Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Mon Sep  1 04:09:02 2025
| Host         : wangjiakun-Inspiron-14-Plus-7430 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_wrapper_timing_summary_routed.rpt -pb top_wrapper_timing_summary_routed.pb -rpx top_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : top_wrapper
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                  Violations  
---------  --------  -------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                 6           
TIMING-9   Warning   Unknown CDC Logic                            1           
TIMING-20  Warning   Non-clocked latch                            48          
XDCB-5     Warning   Runtime inefficient way to find pin objects  2           
LATCH-1    Advisory  Existing latches in the design               1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (363)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (48)
5. checking no_input_delay (3)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (363)
--------------------------
 There are 5 register/latch pins with no clock driven by root clock pin: top_i/mmio_subsystem_1/inst/control/FSM_onehot_r_state_reg[0]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: top_i/mmio_subsystem_1/inst/control/FSM_onehot_r_state_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: top_i/mmio_subsystem_1/inst/control/FSM_onehot_r_state_reg[2]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: top_i/mmio_subsystem_1/inst/control/FSM_onehot_r_state_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: top_i/mmio_subsystem_1/inst/control/FSM_onehot_r_state_reg[4]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: top_i/mmio_subsystem_1/inst/control/r_addr_reg[0]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: top_i/mmio_subsystem_1/inst/control/r_addr_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_i/mmio_subsystem_1/inst/control/r_addr_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_i/mmio_subsystem_1/inst/control/r_addr_reg[3]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: top_i/mmio_subsystem_1/inst/control/r_addr_reg[4]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: top_i/mmio_subsystem_1/inst/control/r_addr_reg[5]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: top_i/mmio_subsystem_1/inst/control/r_addr_reg[6]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: top_i/mmio_subsystem_1/inst/control/r_addr_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: top_i/mmio_subsystem_1/inst/emperor_gpio/r_state_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: top_i/mmio_subsystem_1/inst/emperor_gpio/r_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: top_i/mmio_subsystem_1/inst/emperor_timer/FSM_onehot_r_state_reg[0]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: top_i/mmio_subsystem_1/inst/emperor_timer/FSM_onehot_r_state_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: top_i/mmio_subsystem_1/inst/emperor_timer/FSM_onehot_r_state_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: top_i/mmio_subsystem_1/inst/emperor_uart/FSM_onehot_r_state_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: top_i/mmio_subsystem_1/inst/emperor_uart/FSM_onehot_r_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: top_i/mmio_subsystem_1/inst/emperor_uart/FSM_onehot_r_state_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (48)
-------------------------------------------------
 There are 48 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.054        0.000                      0                12945        0.061        0.000                      0                12929        1.100        0.000                       0                  6237  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                         Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                         ------------         ----------      --------------
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK    {0.000 16.500}       33.000          30.303          
sys_diff_clock_clk_p                                                                          {0.000 2.500}        5.000           200.000         
  clk_out1_top_clk_wiz_2                                                                      {0.000 5.000}        10.000          100.000         
  clkfbout_top_clk_wiz_2                                                                      {0.000 2.500}        5.000           200.000         
top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK                                            {0.000 16.666}       33.333          30.000          
  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {0.000 33.333}       66.666          15.000          
top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                                         {0.000 16.666}       33.333          30.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK         26.410        0.000                      0                  928        0.093        0.000                      0                  928       15.370        0.000                       0                   483  
sys_diff_clock_clk_p                                                                                                                                                                                                                            1.100        0.000                       0                     1  
  clk_out1_top_clk_wiz_2                                                                            1.054        0.000                      0                10755        0.061        0.000                      0                10755        3.870        0.000                       0                  5369  
  clkfbout_top_clk_wiz_2                                                                                                                                                                                                                        3.408        0.000                       0                     3  
top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK                                                  9.113        0.000                      0                  427        0.121        0.000                      0                  427       15.812        0.000                       0                   282  
  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O       60.797        0.000                      0                   88        0.223        0.000                      0                   88       32.833        0.000                       0                    99  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_top_clk_wiz_2                                                                      dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK        8.870        0.000                      0                    8                                                                        
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_out1_top_clk_wiz_2                                                                           31.757        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_out1_top_clk_wiz_2                                                                      clk_out1_top_clk_wiz_2                                                                            3.689        0.000                      0                  631        0.397        0.000                      0                  631  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       29.455        0.000                      0                  100        0.362        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                  
----------                                                                                  ----------                                                                                  --------                                                                                  
(none)                                                                                                                                                                                  clk_out1_top_clk_wiz_2                                                                      
(none)                                                                                      clk_out1_top_clk_wiz_2                                                                      clk_out1_top_clk_wiz_2                                                                      
(none)                                                                                      dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_out1_top_clk_wiz_2                                                                      
(none)                                                                                      top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  clk_out1_top_clk_wiz_2                                                                      
(none)                                                                                      top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK                                          clk_out1_top_clk_wiz_2                                                                      
(none)                                                                                      clk_out1_top_clk_wiz_2                                                                      dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  
(none)                                                                                      clk_out1_top_clk_wiz_2                                                                      top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  
(none)                                                                                      top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK                                          top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  
(none)                                                                                                                                                                                  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK                                          
(none)                                                                                      clk_out1_top_clk_wiz_2                                                                      top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK                                          
(none)                                                                                      top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK                                          
(none)                                                                                      top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                                       top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK                                          


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                  
----------                                                                                  ----------                                                                                  --------                                                                                  
(none)                                                                                      clk_out1_top_clk_wiz_2                                                                                                                                                                  
(none)                                                                                      clkfbout_top_clk_wiz_2                                                                                                                                                                  
(none)                                                                                                                                                                                  clk_out1_top_clk_wiz_2                                                                      
(none)                                                                                                                                                                                  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  
(none)                                                                                                                                                                                  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK                                          


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       26.410ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.370ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.410ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.556ns  (logic 1.809ns (27.592%)  route 4.747ns (72.408%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.972ns = ( 36.972 - 33.000 ) 
    Source Clock Delay      (SCD):    4.439ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.565     2.565    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.646 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.793     4.439    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X25Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y49         FDRE (Prop_fdre_C_Q)         0.348     4.787 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.367     6.154    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X24Y45         LUT4 (Prop_lut4_I2_O)        0.260     6.414 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_24/O
                         net (fo=2, routed)           1.003     7.417    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[8]
    SLICE_X21Y44         LUT6 (Prop_lut6_I3_O)        0.275     7.692 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     7.692    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X21Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     8.132 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.132    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X21Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.230 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.334     9.564    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X25Y50         LUT5 (Prop_lut5_I1_O)        0.114     9.678 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           1.043    10.721    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X25Y47         LUT3 (Prop_lut3_I1_O)        0.274    10.995 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000    10.995    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X25Y47         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.225    35.225    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    35.302 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.670    36.972    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X25Y47         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.439    37.411    
                         clock uncertainty           -0.035    37.375    
    SLICE_X25Y47         FDRE (Setup_fdre_C_D)        0.030    37.405    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         37.405    
                         arrival time                         -10.995    
  -------------------------------------------------------------------
                         slack                                 26.410    

Slack (MET) :             26.609ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.359ns  (logic 1.809ns (28.447%)  route 4.550ns (71.553%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.972ns = ( 36.972 - 33.000 ) 
    Source Clock Delay      (SCD):    4.439ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.565     2.565    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.646 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.793     4.439    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X25Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y49         FDRE (Prop_fdre_C_Q)         0.348     4.787 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.367     6.154    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X24Y45         LUT4 (Prop_lut4_I2_O)        0.260     6.414 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_24/O
                         net (fo=2, routed)           1.003     7.417    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[8]
    SLICE_X21Y44         LUT6 (Prop_lut6_I3_O)        0.275     7.692 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     7.692    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X21Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     8.132 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.132    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X21Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.230 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.334     9.564    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X25Y50         LUT5 (Prop_lut5_I1_O)        0.114     9.678 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.846    10.524    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X25Y47         LUT3 (Prop_lut3_I1_O)        0.274    10.798 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000    10.798    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X25Y47         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.225    35.225    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    35.302 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.670    36.972    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X25Y47         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.439    37.411    
                         clock uncertainty           -0.035    37.375    
    SLICE_X25Y47         FDRE (Setup_fdre_C_D)        0.032    37.407    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         37.407    
                         arrival time                         -10.798    
  -------------------------------------------------------------------
                         slack                                 26.609    

Slack (MET) :             26.693ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.042ns  (logic 1.631ns (26.994%)  route 4.411ns (73.006%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.823ns = ( 36.823 - 33.000 ) 
    Source Clock Delay      (SCD):    4.439ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.565     2.565    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.646 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.793     4.439    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X25Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y49         FDRE (Prop_fdre_C_Q)         0.348     4.787 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.367     6.154    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X24Y45         LUT4 (Prop_lut4_I2_O)        0.260     6.414 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_24/O
                         net (fo=2, routed)           1.003     7.417    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[8]
    SLICE_X21Y44         LUT6 (Prop_lut6_I3_O)        0.275     7.692 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     7.692    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X21Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     8.132 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.132    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X21Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.230 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.286     9.515    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X25Y49         LUT6 (Prop_lut6_I0_O)        0.105     9.620 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2/O
                         net (fo=1, routed)           0.755    10.376    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2_n_0
    SLICE_X25Y50         LUT6 (Prop_lut6_I0_O)        0.105    10.481 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.000    10.481    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X25Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.225    35.225    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    35.302 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.521    36.823    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X25Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.357    37.180    
                         clock uncertainty           -0.035    37.144    
    SLICE_X25Y50         FDRE (Setup_fdre_C_D)        0.030    37.174    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         37.174    
                         arrival time                         -10.481    
  -------------------------------------------------------------------
                         slack                                 26.693    

Slack (MET) :             26.719ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.249ns  (logic 1.809ns (28.946%)  route 4.440ns (71.054%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.972ns = ( 36.972 - 33.000 ) 
    Source Clock Delay      (SCD):    4.439ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.565     2.565    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.646 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.793     4.439    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X25Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y49         FDRE (Prop_fdre_C_Q)         0.348     4.787 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.367     6.154    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X24Y45         LUT4 (Prop_lut4_I2_O)        0.260     6.414 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_24/O
                         net (fo=2, routed)           1.003     7.417    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[8]
    SLICE_X21Y44         LUT6 (Prop_lut6_I3_O)        0.275     7.692 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     7.692    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X21Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     8.132 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.132    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X21Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.230 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.334     9.564    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X25Y50         LUT5 (Prop_lut5_I1_O)        0.114     9.678 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.737    10.414    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X24Y48         LUT3 (Prop_lut3_I1_O)        0.274    10.688 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000    10.688    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X24Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.225    35.225    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    35.302 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.670    36.972    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X24Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.439    37.411    
                         clock uncertainty           -0.035    37.375    
    SLICE_X24Y48         FDRE (Setup_fdre_C_D)        0.032    37.407    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         37.407    
                         arrival time                         -10.688    
  -------------------------------------------------------------------
                         slack                                 26.719    

Slack (MET) :             26.723ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.246ns  (logic 1.809ns (28.961%)  route 4.437ns (71.039%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.972ns = ( 36.972 - 33.000 ) 
    Source Clock Delay      (SCD):    4.439ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.565     2.565    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.646 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.793     4.439    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X25Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y49         FDRE (Prop_fdre_C_Q)         0.348     4.787 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.367     6.154    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X24Y45         LUT4 (Prop_lut4_I2_O)        0.260     6.414 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_24/O
                         net (fo=2, routed)           1.003     7.417    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[8]
    SLICE_X21Y44         LUT6 (Prop_lut6_I3_O)        0.275     7.692 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     7.692    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X21Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     8.132 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.132    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X21Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.230 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.334     9.564    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X25Y50         LUT5 (Prop_lut5_I1_O)        0.114     9.678 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.733    10.411    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X24Y48         LUT3 (Prop_lut3_I1_O)        0.274    10.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000    10.685    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X24Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.225    35.225    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    35.302 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.670    36.972    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X24Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.439    37.411    
                         clock uncertainty           -0.035    37.375    
    SLICE_X24Y48         FDRE (Setup_fdre_C_D)        0.033    37.408    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         37.408    
                         arrival time                         -10.685    
  -------------------------------------------------------------------
                         slack                                 26.723    

Slack (MET) :             26.944ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.022ns  (logic 1.809ns (30.038%)  route 4.213ns (69.962%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.972ns = ( 36.972 - 33.000 ) 
    Source Clock Delay      (SCD):    4.439ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.565     2.565    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.646 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.793     4.439    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X25Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y49         FDRE (Prop_fdre_C_Q)         0.348     4.787 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.367     6.154    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X24Y45         LUT4 (Prop_lut4_I2_O)        0.260     6.414 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_24/O
                         net (fo=2, routed)           1.003     7.417    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[8]
    SLICE_X21Y44         LUT6 (Prop_lut6_I3_O)        0.275     7.692 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     7.692    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X21Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     8.132 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.132    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X21Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.230 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.334     9.564    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X25Y50         LUT5 (Prop_lut5_I1_O)        0.114     9.678 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.509    10.187    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X24Y48         LUT3 (Prop_lut3_I1_O)        0.274    10.461 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000    10.461    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X24Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.225    35.225    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    35.302 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.670    36.972    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X24Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.439    37.411    
                         clock uncertainty           -0.035    37.375    
    SLICE_X24Y48         FDRE (Setup_fdre_C_D)        0.030    37.405    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         37.405    
                         arrival time                         -10.461    
  -------------------------------------------------------------------
                         slack                                 26.944    

Slack (MET) :             26.948ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.020ns  (logic 1.809ns (30.048%)  route 4.211ns (69.952%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.972ns = ( 36.972 - 33.000 ) 
    Source Clock Delay      (SCD):    4.439ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.565     2.565    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.646 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.793     4.439    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X25Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y49         FDRE (Prop_fdre_C_Q)         0.348     4.787 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.367     6.154    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X24Y45         LUT4 (Prop_lut4_I2_O)        0.260     6.414 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_24/O
                         net (fo=2, routed)           1.003     7.417    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[8]
    SLICE_X21Y44         LUT6 (Prop_lut6_I3_O)        0.275     7.692 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     7.692    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X21Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     8.132 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.132    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X21Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.230 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.334     9.564    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X25Y50         LUT5 (Prop_lut5_I1_O)        0.114     9.678 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.508    10.185    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X24Y48         LUT3 (Prop_lut3_I1_O)        0.274    10.459 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000    10.459    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X24Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.225    35.225    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    35.302 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.670    36.972    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X24Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.439    37.411    
                         clock uncertainty           -0.035    37.375    
    SLICE_X24Y48         FDRE (Setup_fdre_C_D)        0.032    37.407    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         37.407    
                         arrival time                         -10.459    
  -------------------------------------------------------------------
                         slack                                 26.948    

Slack (MET) :             27.034ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.962ns  (logic 1.809ns (30.340%)  route 4.153ns (69.660%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.972ns = ( 36.972 - 33.000 ) 
    Source Clock Delay      (SCD):    4.439ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.565     2.565    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.646 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.793     4.439    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X25Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y49         FDRE (Prop_fdre_C_Q)         0.348     4.787 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.367     6.154    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X24Y45         LUT4 (Prop_lut4_I2_O)        0.260     6.414 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_24/O
                         net (fo=2, routed)           1.003     7.417    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[8]
    SLICE_X21Y44         LUT6 (Prop_lut6_I3_O)        0.275     7.692 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     7.692    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X21Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     8.132 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.132    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X21Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.230 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.334     9.564    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X25Y50         LUT5 (Prop_lut5_I1_O)        0.114     9.678 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.450    10.127    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X25Y49         LUT6 (Prop_lut6_I2_O)        0.274    10.401 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000    10.401    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X25Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.225    35.225    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    35.302 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.670    36.972    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X25Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.467    37.439    
                         clock uncertainty           -0.035    37.403    
    SLICE_X25Y49         FDRE (Setup_fdre_C_D)        0.032    37.435    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         37.435    
                         arrival time                         -10.401    
  -------------------------------------------------------------------
                         slack                                 27.034    

Slack (MET) :             27.160ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.835ns  (logic 1.631ns (27.952%)  route 4.204ns (72.048%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.972ns = ( 36.972 - 33.000 ) 
    Source Clock Delay      (SCD):    4.439ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.565     2.565    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.646 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.793     4.439    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X25Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y49         FDRE (Prop_fdre_C_Q)         0.348     4.787 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.367     6.154    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X24Y45         LUT4 (Prop_lut4_I2_O)        0.260     6.414 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_24/O
                         net (fo=2, routed)           1.003     7.417    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[8]
    SLICE_X21Y44         LUT6 (Prop_lut6_I3_O)        0.275     7.692 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     7.692    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X21Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     8.132 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.132    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X21Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.230 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.288     9.517    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X25Y49         LUT6 (Prop_lut6_I5_O)        0.105     9.622 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2/O
                         net (fo=1, routed)           0.546    10.169    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2_n_0
    SLICE_X25Y49         LUT6 (Prop_lut6_I5_O)        0.105    10.274 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000    10.274    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X25Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.225    35.225    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    35.302 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.670    36.972    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X25Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.467    37.439    
                         clock uncertainty           -0.035    37.403    
    SLICE_X25Y49         FDRE (Setup_fdre_C_D)        0.030    37.433    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         37.433    
                         arrival time                         -10.274    
  -------------------------------------------------------------------
                         slack                                 27.160    

Slack (MET) :             28.470ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.564ns  (logic 0.975ns (21.364%)  route 3.589ns (78.636%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.823ns = ( 36.823 - 33.000 ) 
    Source Clock Delay      (SCD):    4.201ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.565     2.565    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.646 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.555     4.201    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X49Y56         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y56         FDPE (Prop_fdpe_C_Q)         0.379     4.580 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/Q
                         net (fo=2, routed)           0.811     5.390    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst_n_20
    SLICE_X45Y57         LUT6 (Prop_lut6_I4_O)        0.105     5.495 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst_i_3/O
                         net (fo=17, routed)          0.813     6.308    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst_i_3_n_0
    SLICE_X47Y57         LUT5 (Prop_lut5_I4_O)        0.119     6.427 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/iTDO_i_6/O
                         net (fo=1, routed)           1.187     7.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTDO_reg_3
    SLICE_X29Y55         LUT6 (Prop_lut6_I0_O)        0.267     7.881 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTDO_i_4/O
                         net (fo=1, routed)           0.778     8.659    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTDO_i_4_n_0
    SLICE_X25Y54         LUT5 (Prop_lut5_I2_O)        0.105     8.764 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTDO_i_1/O
                         net (fo=1, routed)           0.000     8.764    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_next
    SLICE_X25Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.225    35.225    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    35.302 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.521    36.823    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X25Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/C
                         clock pessimism              0.417    37.240    
                         clock uncertainty           -0.035    37.204    
    SLICE_X25Y54         FDRE (Setup_fdre_C_D)        0.030    37.234    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg
  -------------------------------------------------------------------
                         required time                         37.234    
                         arrival time                          -8.764    
  -------------------------------------------------------------------
                         slack                                 28.470    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.727%)  route 0.112ns (44.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.546ns
    Source Clock Delay      (SCD):    2.085ns
    Clock Pessimism Removal (CPR):    0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.378     1.378    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.404 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.681     2.085    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X39Y57         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y57         FDCE (Prop_fdce_C_Q)         0.141     2.226 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/Q
                         net (fo=2, routed)           0.112     2.338    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIC0
    SLICE_X40Y57         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.561     1.561    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.590 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.957     2.546    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X40Y57         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
                         clock pessimism             -0.445     2.101    
    SLICE_X40Y57         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     2.245    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -2.245    
                         arrival time                           2.338    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.399%)  route 0.198ns (51.601%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.552ns
    Source Clock Delay      (SCD):    2.164ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.378     1.378    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.404 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.761     2.164    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X30Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.141     2.305 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_2_reg[1]/Q
                         net (fo=1, routed)           0.198     2.504    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_2[1]
    SLICE_X31Y51         LUT3 (Prop_lut3_I2_O)        0.045     2.549 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in[0]_i_1/O
                         net (fo=1, routed)           0.000     2.549    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in[0]_i_1_n_0
    SLICE_X31Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.561     1.561    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.590 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.963     2.552    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X31Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[0]/C
                         clock pessimism             -0.194     2.358    
    SLICE_X31Y51         FDRE (Hold_fdre_C_D)         0.092     2.450    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.450    
                         arrival time                           2.549    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.591%)  route 0.122ns (46.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.547ns
    Source Clock Delay      (SCD):    2.086ns
    Clock Pessimism Removal (CPR):    0.448ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.378     1.378    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.404 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.682     2.086    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X37Y57         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y57         FDCE (Prop_fdce_C_Q)         0.141     2.227 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/Q
                         net (fo=2, routed)           0.122     2.349    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB0
    SLICE_X36Y57         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.561     1.561    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.590 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.958     2.547    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X36Y57         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.448     2.099    
    SLICE_X36Y57         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     2.245    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -2.245    
                         arrival time                           2.349    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.679%)  route 0.053ns (22.321%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.513ns
    Source Clock Delay      (SCD):    2.054ns
    Clock Pessimism Removal (CPR):    0.446ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.378     1.378    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.404 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.650     2.054    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X49Y60         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y60         FDRE (Prop_fdre_C_Q)         0.141     2.195 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[13]/Q
                         net (fo=1, routed)           0.053     2.248    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/fifo_dout[13]
    SLICE_X48Y60         LUT5 (Prop_lut5_I3_O)        0.045     2.293 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in[12]_i_1/O
                         net (fo=1, routed)           0.000     2.293    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO_n_3
    SLICE_X48Y60         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.561     1.561    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.590 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.924     2.513    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X48Y60         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[12]/C
                         clock pessimism             -0.446     2.067    
    SLICE_X48Y60         FDCE (Hold_fdce_C_D)         0.121     2.188    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.188    
                         arrival time                           2.293    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.708%)  route 0.112ns (44.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.546ns
    Source Clock Delay      (SCD):    2.085ns
    Clock Pessimism Removal (CPR):    0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.378     1.378    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.404 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.681     2.085    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X39Y57         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y57         FDCE (Prop_fdce_C_Q)         0.141     2.226 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/Q
                         net (fo=2, routed)           0.112     2.338    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIB1
    SLICE_X40Y57         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.561     1.561    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.590 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.957     2.546    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X40Y57         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
                         clock pessimism             -0.445     2.101    
    SLICE_X40Y57         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124     2.225    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.225    
                         arrival time                           2.338    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.514ns
    Source Clock Delay      (SCD):    2.055ns
    Clock Pessimism Removal (CPR):    0.459ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.378     1.378    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.404 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.651     2.055    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X51Y58         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y58         FDCE (Prop_fdce_C_Q)         0.141     2.196 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.055     2.251    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X51Y58         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.561     1.561    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.590 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.925     2.514    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X51Y58         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.459     2.055    
    SLICE_X51Y58         FDCE (Hold_fdce_C_D)         0.075     2.130    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.130    
                         arrival time                           2.251    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.547ns
    Source Clock Delay      (SCD):    2.086ns
    Clock Pessimism Removal (CPR):    0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.378     1.378    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.404 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.682     2.086    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X39Y56         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y56         FDCE (Prop_fdce_C_Q)         0.141     2.227 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.055     2.282    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X39Y56         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.561     1.561    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.590 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.958     2.547    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X39Y56         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.461     2.086    
    SLICE_X39Y56         FDCE (Hold_fdce_C_D)         0.075     2.161    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.161    
                         arrival time                           2.282    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.547ns
    Source Clock Delay      (SCD):    2.086ns
    Clock Pessimism Removal (CPR):    0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.378     1.378    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.404 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.682     2.086    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X39Y54         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDPE (Prop_fdpe_C_Q)         0.141     2.227 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/Q
                         net (fo=1, routed)           0.055     2.282    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_wr_reg1
    SLICE_X39Y54         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.561     1.561    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.590 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.958     2.547    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X39Y54         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.461     2.086    
    SLICE_X39Y54         FDPE (Hold_fdpe_C_D)         0.075     2.161    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.161    
                         arrival time                           2.282    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.551ns
    Source Clock Delay      (SCD):    2.090ns
    Clock Pessimism Removal (CPR):    0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.378     1.378    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.404 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.686     2.090    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X29Y55         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y55         FDRE (Prop_fdre_C_Q)         0.141     2.231 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/Q
                         net (fo=1, routed)           0.055     2.286    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1
    SLICE_X29Y55         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.561     1.561    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.590 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.962     2.551    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X29Y55         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/C
                         clock pessimism             -0.461     2.090    
    SLICE_X29Y55         FDRE (Hold_fdre_C_D)         0.075     2.165    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg
  -------------------------------------------------------------------
                         required time                         -2.165    
                         arrival time                           2.286    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.246ns (41.948%)  route 0.340ns (58.052%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.593ns
    Source Clock Delay      (SCD):    2.057ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.378     1.378    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.404 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.653     2.057    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X44Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y50         FDRE (Prop_fdre_C_Q)         0.148     2.205 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state_reg[0]/Q
                         net (fo=34, routed)          0.340     2.545    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[0]
    SLICE_X44Y49         LUT2 (Prop_lut2_I0_O)        0.098     2.643 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[21]_i_1/O
                         net (fo=1, routed)           0.000     2.643    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[21]_i_1_n_0
    SLICE_X44Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.561     1.561    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.590 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.004     2.593    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X44Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[21]/C
                         clock pessimism             -0.194     2.399    
    SLICE_X44Y49         FDRE (Hold_fdre_C_D)         0.121     2.520    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.520    
                         arrival time                           2.643    
  -------------------------------------------------------------------
                         slack                                  0.123    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.592         33.000      31.408     BUFGCTRL_X0Y3  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X21Y52   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X20Y51   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X20Y51   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X20Y50   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X20Y50   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X20Y50   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X20Y50   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X19Y50   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[16]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X19Y50   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[17]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X36Y57   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X36Y57   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X36Y57   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X36Y57   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X36Y57   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X36Y57   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X36Y57   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X36Y57   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X36Y57   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X36Y57   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X36Y57   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X36Y57   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X36Y57   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X36Y57   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X36Y57   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X36Y57   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X36Y57   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X36Y57   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X36Y57   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X36Y57   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_diff_clock_clk_p
  To Clock:  sys_diff_clock_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_diff_clock_clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_diff_clock_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y2  top_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y2  top_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y2  top_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y2  top_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y2  top_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y2  top_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_top_clk_wiz_2
  To Clock:  clk_out1_top_clk_wiz_2

Setup :            0  Failing Endpoints,  Worst Slack        1.054ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.054ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_top_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_top_clk_wiz_2 rise@10.000ns - clk_out1_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        8.557ns  (logic 0.379ns (4.429%)  route 8.178ns (95.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 8.492 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.160ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.317 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.793    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.712 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.552    -1.160    <hidden>
    SLICE_X58Y90         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y90         FDRE (Prop_fdre_C_Q)         0.379    -0.781 r  <hidden>
                         net (fo=959, routed)         8.178     7.397    <hidden>
    SLICE_X32Y79         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    R3                                                0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850    10.850 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.854    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399     5.455 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     6.907    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     6.984 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.508     8.492    <hidden>
    SLICE_X32Y79         FDRE                                         r  <hidden>
                         clock pessimism              0.376     8.869    
                         clock uncertainty           -0.066     8.802    
    SLICE_X32Y79         FDRE (Setup_fdre_C_R)       -0.352     8.450    <hidden>
  -------------------------------------------------------------------
                         required time                          8.450    
                         arrival time                          -7.397    
  -------------------------------------------------------------------
                         slack                                  1.054    

Slack (MET) :             1.054ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_top_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_top_clk_wiz_2 rise@10.000ns - clk_out1_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        8.564ns  (logic 0.379ns (4.425%)  route 8.185ns (95.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 8.500 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.160ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.317 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.793    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.712 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.552    -1.160    <hidden>
    SLICE_X58Y90         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y90         FDRE (Prop_fdre_C_Q)         0.379    -0.781 r  <hidden>
                         net (fo=959, routed)         8.185     7.404    <hidden>
    SLICE_X24Y85         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    R3                                                0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850    10.850 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.854    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399     5.455 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     6.907    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     6.984 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.516     8.500    <hidden>
    SLICE_X24Y85         FDRE                                         r  <hidden>
                         clock pessimism              0.376     8.877    
                         clock uncertainty           -0.066     8.810    
    SLICE_X24Y85         FDRE (Setup_fdre_C_R)       -0.352     8.458    <hidden>
  -------------------------------------------------------------------
                         required time                          8.458    
                         arrival time                          -7.404    
  -------------------------------------------------------------------
                         slack                                  1.054    

Slack (MET) :             1.054ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_top_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_top_clk_wiz_2 rise@10.000ns - clk_out1_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        8.564ns  (logic 0.379ns (4.425%)  route 8.185ns (95.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 8.500 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.160ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.317 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.793    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.712 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.552    -1.160    <hidden>
    SLICE_X58Y90         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y90         FDRE (Prop_fdre_C_Q)         0.379    -0.781 r  <hidden>
                         net (fo=959, routed)         8.185     7.404    <hidden>
    SLICE_X24Y85         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    R3                                                0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850    10.850 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.854    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399     5.455 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     6.907    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     6.984 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.516     8.500    <hidden>
    SLICE_X24Y85         FDRE                                         r  <hidden>
                         clock pessimism              0.376     8.877    
                         clock uncertainty           -0.066     8.810    
    SLICE_X24Y85         FDRE (Setup_fdre_C_R)       -0.352     8.458    <hidden>
  -------------------------------------------------------------------
                         required time                          8.458    
                         arrival time                          -7.404    
  -------------------------------------------------------------------
                         slack                                  1.054    

Slack (MET) :             1.054ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_top_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_top_clk_wiz_2 rise@10.000ns - clk_out1_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        8.564ns  (logic 0.379ns (4.425%)  route 8.185ns (95.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 8.500 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.160ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.317 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.793    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.712 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.552    -1.160    <hidden>
    SLICE_X58Y90         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y90         FDRE (Prop_fdre_C_Q)         0.379    -0.781 r  <hidden>
                         net (fo=959, routed)         8.185     7.404    <hidden>
    SLICE_X24Y85         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    R3                                                0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850    10.850 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.854    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399     5.455 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     6.907    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     6.984 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.516     8.500    <hidden>
    SLICE_X24Y85         FDRE                                         r  <hidden>
                         clock pessimism              0.376     8.877    
                         clock uncertainty           -0.066     8.810    
    SLICE_X24Y85         FDRE (Setup_fdre_C_R)       -0.352     8.458    <hidden>
  -------------------------------------------------------------------
                         required time                          8.458    
                         arrival time                          -7.404    
  -------------------------------------------------------------------
                         slack                                  1.054    

Slack (MET) :             1.054ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_top_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_top_clk_wiz_2 rise@10.000ns - clk_out1_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        8.564ns  (logic 0.379ns (4.425%)  route 8.185ns (95.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 8.500 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.160ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.317 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.793    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.712 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.552    -1.160    <hidden>
    SLICE_X58Y90         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y90         FDRE (Prop_fdre_C_Q)         0.379    -0.781 r  <hidden>
                         net (fo=959, routed)         8.185     7.404    <hidden>
    SLICE_X24Y85         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    R3                                                0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850    10.850 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.854    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399     5.455 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     6.907    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     6.984 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.516     8.500    <hidden>
    SLICE_X24Y85         FDRE                                         r  <hidden>
                         clock pessimism              0.376     8.877    
                         clock uncertainty           -0.066     8.810    
    SLICE_X24Y85         FDRE (Setup_fdre_C_R)       -0.352     8.458    <hidden>
  -------------------------------------------------------------------
                         required time                          8.458    
                         arrival time                          -7.404    
  -------------------------------------------------------------------
                         slack                                  1.054    

Slack (MET) :             1.087ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_top_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_top_clk_wiz_2 rise@10.000ns - clk_out1_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        8.525ns  (logic 0.379ns (4.446%)  route 8.146ns (95.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 8.493 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.160ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.317 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.793    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.712 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.552    -1.160    <hidden>
    SLICE_X58Y90         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y90         FDRE (Prop_fdre_C_Q)         0.379    -0.781 r  <hidden>
                         net (fo=959, routed)         8.146     7.364    <hidden>
    SLICE_X32Y80         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    R3                                                0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850    10.850 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.854    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399     5.455 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     6.907    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     6.984 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.509     8.493    <hidden>
    SLICE_X32Y80         FDRE                                         r  <hidden>
                         clock pessimism              0.376     8.870    
                         clock uncertainty           -0.066     8.803    
    SLICE_X32Y80         FDRE (Setup_fdre_C_R)       -0.352     8.451    <hidden>
  -------------------------------------------------------------------
                         required time                          8.451    
                         arrival time                          -7.364    
  -------------------------------------------------------------------
                         slack                                  1.087    

Slack (MET) :             1.087ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_top_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_top_clk_wiz_2 rise@10.000ns - clk_out1_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        8.525ns  (logic 0.379ns (4.446%)  route 8.146ns (95.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 8.493 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.160ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.317 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.793    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.712 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.552    -1.160    <hidden>
    SLICE_X58Y90         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y90         FDRE (Prop_fdre_C_Q)         0.379    -0.781 r  <hidden>
                         net (fo=959, routed)         8.146     7.364    <hidden>
    SLICE_X32Y80         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    R3                                                0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850    10.850 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.854    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399     5.455 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     6.907    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     6.984 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.509     8.493    <hidden>
    SLICE_X32Y80         FDRE                                         r  <hidden>
                         clock pessimism              0.376     8.870    
                         clock uncertainty           -0.066     8.803    
    SLICE_X32Y80         FDRE (Setup_fdre_C_R)       -0.352     8.451    <hidden>
  -------------------------------------------------------------------
                         required time                          8.451    
                         arrival time                          -7.364    
  -------------------------------------------------------------------
                         slack                                  1.087    

Slack (MET) :             1.158ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_top_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_top_clk_wiz_2 rise@10.000ns - clk_out1_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        8.838ns  (logic 0.484ns (5.476%)  route 8.354ns (94.524%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 8.494 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.160ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.317 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.793    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.712 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.552    -1.160    <hidden>
    SLICE_X58Y90         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y90         FDRE (Prop_fdre_C_Q)         0.379    -0.781 f  <hidden>
                         net (fo=959, routed)         8.354     7.573    <hidden>
    SLICE_X30Y79         LUT5 (Prop_lut5_I4_O)        0.105     7.678 r  <hidden>
                         net (fo=1, routed)           0.000     7.678    <hidden>
    SLICE_X30Y79         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    R3                                                0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850    10.850 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.854    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399     5.455 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     6.907    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     6.984 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.510     8.494    <hidden>
    SLICE_X30Y79         FDRE                                         r  <hidden>
                         clock pessimism              0.376     8.871    
                         clock uncertainty           -0.066     8.804    
    SLICE_X30Y79         FDRE (Setup_fdre_C_D)        0.032     8.836    <hidden>
  -------------------------------------------------------------------
                         required time                          8.836    
                         arrival time                          -7.678    
  -------------------------------------------------------------------
                         slack                                  1.158    

Slack (MET) :             1.209ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_top_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_top_clk_wiz_2 rise@10.000ns - clk_out1_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        8.406ns  (logic 0.379ns (4.509%)  route 8.027ns (95.492%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 8.497 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.160ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.317 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.793    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.712 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.552    -1.160    <hidden>
    SLICE_X58Y90         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y90         FDRE (Prop_fdre_C_Q)         0.379    -0.781 r  <hidden>
                         net (fo=959, routed)         8.027     7.246    <hidden>
    SLICE_X30Y82         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    R3                                                0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850    10.850 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.854    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399     5.455 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     6.907    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     6.984 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.513     8.497    <hidden>
    SLICE_X30Y82         FDRE                                         r  <hidden>
                         clock pessimism              0.376     8.874    
                         clock uncertainty           -0.066     8.807    
    SLICE_X30Y82         FDRE (Setup_fdre_C_R)       -0.352     8.455    <hidden>
  -------------------------------------------------------------------
                         required time                          8.455    
                         arrival time                          -7.246    
  -------------------------------------------------------------------
                         slack                                  1.209    

Slack (MET) :             1.209ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_top_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_top_clk_wiz_2 rise@10.000ns - clk_out1_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        8.406ns  (logic 0.379ns (4.509%)  route 8.027ns (95.492%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 8.497 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.160ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.317 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.793    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.712 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.552    -1.160    <hidden>
    SLICE_X58Y90         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y90         FDRE (Prop_fdre_C_Q)         0.379    -0.781 r  <hidden>
                         net (fo=959, routed)         8.027     7.246    <hidden>
    SLICE_X30Y82         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    R3                                                0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850    10.850 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.854    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399     5.455 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     6.907    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     6.984 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.513     8.497    <hidden>
    SLICE_X30Y82         FDRE                                         r  <hidden>
                         clock pessimism              0.376     8.874    
                         clock uncertainty           -0.066     8.807    
    SLICE_X30Y82         FDRE (Setup_fdre_C_R)       -0.352     8.455    <hidden>
  -------------------------------------------------------------------
                         required time                          8.455    
                         arrival time                          -7.246    
  -------------------------------------------------------------------
                         slack                                  1.209    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_top_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_clk_wiz_2 rise@0.000ns - clk_out1_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.164ns (61.116%)  route 0.104ns (38.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.408ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.713 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.182    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.156 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        0.680    -0.476    <hidden>
    SLICE_X22Y78         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y78         FDRE (Prop_fdre_C_Q)         0.164    -0.312 r  <hidden>
                         net (fo=1, routed)           0.104    -0.208    <hidden>
    RAMB36_X1Y15         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.431 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.852    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.823 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        0.992    -0.831    <hidden>
    RAMB36_X1Y15         RAMB36E1                                     r  <hidden>
                         clock pessimism              0.408    -0.423    
    RAMB36_X1Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.155    -0.268    <hidden>
  -------------------------------------------------------------------
                         required time                          0.268    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_top_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_clk_wiz_2 rise@0.000ns - clk_out1_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.164ns (61.116%)  route 0.104ns (38.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.408ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.713 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.182    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.156 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        0.678    -0.478    <hidden>
    SLICE_X22Y73         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y73         FDRE (Prop_fdre_C_Q)         0.164    -0.314 r  <hidden>
                         net (fo=1, routed)           0.104    -0.210    <hidden>
    RAMB36_X1Y14         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.431 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.852    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.823 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        0.989    -0.834    <hidden>
    RAMB36_X1Y14         RAMB36E1                                     r  <hidden>
                         clock pessimism              0.408    -0.426    
    RAMB36_X1Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.155    -0.271    <hidden>
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_top_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_clk_wiz_2 rise@0.000ns - clk_out1_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.164ns (61.116%)  route 0.104ns (38.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.408ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.713 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.182    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.156 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        0.681    -0.475    <hidden>
    SLICE_X22Y79         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y79         FDRE (Prop_fdre_C_Q)         0.164    -0.311 r  <hidden>
                         net (fo=1, routed)           0.104    -0.207    <hidden>
    RAMB36_X1Y15         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.431 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.852    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.823 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        0.992    -0.831    <hidden>
    RAMB36_X1Y15         RAMB36E1                                     r  <hidden>
                         clock pessimism              0.408    -0.423    
    RAMB36_X1Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[13])
                                                      0.155    -0.268    <hidden>
  -------------------------------------------------------------------
                         required time                          0.268    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_top_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_clk_wiz_2 rise@0.000ns - clk_out1_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.506%)  route 0.103ns (38.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.409ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.713 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.182    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.156 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        0.642    -0.514    <hidden>
    SLICE_X42Y71         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.350 r  <hidden>
                         net (fo=1, routed)           0.103    -0.247    <hidden>
    RAMB18_X2Y28         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.431 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.852    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.823 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        0.950    -0.873    <hidden>
    RAMB18_X2Y28         RAMB18E1                                     r  <hidden>
                         clock pessimism              0.409    -0.464    
    RAMB18_X2Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.155    -0.309    <hidden>
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_top_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_clk_wiz_2 rise@0.000ns - clk_out1_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.506%)  route 0.103ns (38.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.409ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.713 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.182    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.156 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        0.642    -0.514    <hidden>
    SLICE_X42Y71         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.350 r  <hidden>
                         net (fo=1, routed)           0.103    -0.247    <hidden>
    RAMB18_X2Y28         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.431 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.852    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.823 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        0.950    -0.873    <hidden>
    RAMB18_X2Y28         RAMB18E1                                     r  <hidden>
                         clock pessimism              0.409    -0.464    
    RAMB18_X2Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[2])
                                                      0.155    -0.309    <hidden>
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_top_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_clk_wiz_2 rise@0.000ns - clk_out1_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.506%)  route 0.103ns (38.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.409ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.713 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.182    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.156 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        0.642    -0.514    <hidden>
    SLICE_X42Y71         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.350 r  <hidden>
                         net (fo=1, routed)           0.103    -0.247    <hidden>
    RAMB18_X2Y28         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.431 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.852    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.823 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        0.950    -0.873    <hidden>
    RAMB18_X2Y28         RAMB18E1                                     r  <hidden>
                         clock pessimism              0.409    -0.464    
    RAMB18_X2Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[3])
                                                      0.155    -0.309    <hidden>
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_top_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_clk_wiz_2 rise@0.000ns - clk_out1_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.818%)  route 0.125ns (43.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.409ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.713 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.182    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.156 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        0.642    -0.514    <hidden>
    SLICE_X42Y71         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.350 r  <hidden>
                         net (fo=1, routed)           0.125    -0.225    <hidden>
    RAMB18_X2Y28         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.431 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.852    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.823 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        0.950    -0.873    <hidden>
    RAMB18_X2Y28         RAMB18E1                                     r  <hidden>
                         clock pessimism              0.409    -0.464    
    RAMB18_X2Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[0])
                                                      0.155    -0.309    <hidden>
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_top_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_clk_wiz_2 rise@0.000ns - clk_out1_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.138%)  route 0.272ns (65.862%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.899ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.713 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.182    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.156 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        0.652    -0.504    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X47Y56         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y56         FDCE (Prop_fdce_C_Q)         0.141    -0.363 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.272    -0.091    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD1
    SLICE_X46Y58         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.431 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.852    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.823 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        0.925    -0.899    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X46Y58         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism              0.410    -0.489    
    SLICE_X46Y58         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.180    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.180    
                         arrival time                          -0.091    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_top_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_clk_wiz_2 rise@0.000ns - clk_out1_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.138%)  route 0.272ns (65.862%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.899ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.713 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.182    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.156 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        0.652    -0.504    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X47Y56         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y56         FDCE (Prop_fdce_C_Q)         0.141    -0.363 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.272    -0.091    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD1
    SLICE_X46Y58         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.431 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.852    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.823 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        0.925    -0.899    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X46Y58         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism              0.410    -0.489    
    SLICE_X46Y58         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.180    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.180    
                         arrival time                          -0.091    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_top_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_clk_wiz_2 rise@0.000ns - clk_out1_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.138%)  route 0.272ns (65.862%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.899ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.713 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.182    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.156 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        0.652    -0.504    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X47Y56         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y56         FDCE (Prop_fdce_C_Q)         0.141    -0.363 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.272    -0.091    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD1
    SLICE_X46Y58         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.431 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.852    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.823 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        0.925    -0.899    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X46Y58         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism              0.410    -0.489    
    SLICE_X46Y58         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.180    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.180    
                         arrival time                          -0.091    
  -------------------------------------------------------------------
                         slack                                  0.089    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_top_clk_wiz_2
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         10.000      7.528      RAMB18_X2Y28     <hidden>
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         10.000      7.528      RAMB18_X2Y28     <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         10.000      7.528      RAMB36_X2Y13     <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         10.000      7.528      RAMB36_X2Y13     <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         10.000      7.528      RAMB36_X1Y14     <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         10.000      7.528      RAMB36_X1Y14     <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         10.000      7.528      RAMB36_X1Y13     <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         10.000      7.528      RAMB36_X1Y13     <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         10.000      7.528      RAMB36_X1Y15     <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         10.000      7.528      RAMB36_X1Y15     <hidden>
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X46Y58     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X46Y58     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X46Y58     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X46Y58     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X46Y58     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X46Y58     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X46Y58     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X46Y58     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X46Y58     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X46Y58     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X46Y58     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X46Y58     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X46Y58     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X46Y58     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X46Y58     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X46Y58     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X46Y58     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X46Y58     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X46Y58     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X46Y58     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_top_clk_wiz_2
  To Clock:  clkfbout_top_clk_wiz_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_top_clk_wiz_2
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { top_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         5.000       3.408      BUFGCTRL_X0Y7    top_i/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y2  top_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y2  top_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y2  top_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y2  top_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  To Clock:  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK

Setup :            0  Failing Endpoints,  Worst Slack        9.113ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.812ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.113ns  (required time - arrival time)
  Source:                 top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C
                            (falling edge-triggered cell FDRE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@33.333ns - top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall@16.667ns)
  Data Path Delay:        7.658ns  (logic 1.396ns (18.229%)  route 6.262ns (81.771%))
  Logic Levels:           9  (LUT3=1 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.269ns = ( 36.602 - 33.333 ) 
    Source Clock Delay      (SCD):    3.463ns = ( 20.130 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.828    18.495    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    18.576 f  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.554    20.130    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X60Y97         FDRE                                         r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y97         FDRE (Prop_fdre_C_Q)         0.437    20.567 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/Q
                         net (fo=19, routed)          1.149    21.715    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg_0
    SLICE_X58Y91         LUT4 (Prop_lut4_I2_O)        0.105    21.820 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.604    22.425    <hidden>
    SLICE_X54Y90         LUT3 (Prop_lut3_I2_O)        0.105    22.530 r  <hidden>
                         net (fo=5, routed)           0.538    23.067    <hidden>
    SLICE_X54Y92         LUT6 (Prop_lut6_I3_O)        0.105    23.172 f  <hidden>
                         net (fo=2, routed)           0.619    23.791    <hidden>
    SLICE_X44Y93         LUT5 (Prop_lut5_I0_O)        0.105    23.896 r  <hidden>
                         net (fo=1, routed)           0.470    24.366    <hidden>
    SLICE_X44Y92         LUT6 (Prop_lut6_I1_O)        0.105    24.471 f  <hidden>
                         net (fo=1, routed)           0.801    25.272    <hidden>
    SLICE_X51Y92         LUT6 (Prop_lut6_I0_O)        0.105    25.377 r  <hidden>
                         net (fo=3, routed)           0.794    26.171    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_TDO_0
    SLICE_X59Y92         LUT6 (Prop_lut6_I0_O)        0.105    26.276 f  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_i_6/O
                         net (fo=1, routed)           0.503    26.778    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_i_6_n_0
    SLICE_X58Y97         LUT6 (Prop_lut6_I4_O)        0.105    26.883 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_i_1/O
                         net (fo=2, routed)           0.786    27.669    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_dtm
    SLICE_X59Y94         LUT4 (Prop_lut4_I0_O)        0.119    27.788 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat[1]_i_1/O
                         net (fo=1, routed)           0.000    27.788    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat[1]_i_1_n_0
    SLICE_X59Y94         FDRE                                         r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.567    34.900    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    34.977 r  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.112    35.089    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    35.166 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.436    36.602    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X59Y94         FDRE                                         r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_reg[1]/C
                         clock pessimism              0.265    36.867    
                         clock uncertainty           -0.035    36.832    
    SLICE_X59Y94         FDRE (Setup_fdre_C_D)        0.069    36.901    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_reg[1]
  -------------------------------------------------------------------
                         required time                         36.901    
                         arrival time                         -27.788    
  -------------------------------------------------------------------
                         slack                                  9.113    

Slack (MET) :             9.193ns  (required time - arrival time)
  Source:                 top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C
                            (falling edge-triggered cell FDRE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_reg/D
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@33.333ns - top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall@16.667ns)
  Data Path Delay:        7.142ns  (logic 1.277ns (17.879%)  route 5.865ns (82.121%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.943ns = ( 36.276 - 33.333 ) 
    Source Clock Delay      (SCD):    3.463ns = ( 20.130 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.828    18.495    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    18.576 f  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.554    20.130    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X60Y97         FDRE                                         r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y97         FDRE (Prop_fdre_C_Q)         0.437    20.567 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/Q
                         net (fo=19, routed)          1.149    21.715    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg_0
    SLICE_X58Y91         LUT4 (Prop_lut4_I2_O)        0.105    21.820 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.604    22.425    <hidden>
    SLICE_X54Y90         LUT3 (Prop_lut3_I2_O)        0.105    22.530 r  <hidden>
                         net (fo=5, routed)           0.538    23.067    <hidden>
    SLICE_X54Y92         LUT6 (Prop_lut6_I3_O)        0.105    23.172 f  <hidden>
                         net (fo=2, routed)           0.619    23.791    <hidden>
    SLICE_X44Y93         LUT5 (Prop_lut5_I0_O)        0.105    23.896 r  <hidden>
                         net (fo=1, routed)           0.470    24.366    <hidden>
    SLICE_X44Y92         LUT6 (Prop_lut6_I1_O)        0.105    24.471 f  <hidden>
                         net (fo=1, routed)           0.801    25.272    <hidden>
    SLICE_X51Y92         LUT6 (Prop_lut6_I0_O)        0.105    25.377 r  <hidden>
                         net (fo=3, routed)           0.794    26.171    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_TDO_0
    SLICE_X59Y92         LUT6 (Prop_lut6_I0_O)        0.105    26.276 f  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_i_6/O
                         net (fo=1, routed)           0.503    26.778    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_i_6_n_0
    SLICE_X58Y97         LUT6 (Prop_lut6_I4_O)        0.105    26.883 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_i_1/O
                         net (fo=2, routed)           0.389    27.272    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_dtm
    SLICE_X58Y100        FDRE                                         r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.567    34.900    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    34.977 r  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.299    36.276    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X58Y100        FDRE                                         r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_reg/C
                         clock pessimism              0.271    36.547    
                         clock uncertainty           -0.035    36.512    
    SLICE_X58Y100        FDRE (Setup_fdre_C_D)       -0.047    36.465    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_reg
  -------------------------------------------------------------------
                         required time                         36.465    
                         arrival time                         -27.272    
  -------------------------------------------------------------------
                         slack                                  9.193    

Slack (MET) :             11.018ns  (required time - arrival time)
  Source:                 top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C
                            (falling edge-triggered cell FDRE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/haltsum0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@33.333ns - top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall@16.667ns)
  Data Path Delay:        5.716ns  (logic 1.172ns (20.505%)  route 4.544ns (79.495%))
  Logic Levels:           7  (LUT3=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.271ns = ( 36.604 - 33.333 ) 
    Source Clock Delay      (SCD):    3.463ns = ( 20.130 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.828    18.495    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    18.576 f  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.554    20.130    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X60Y97         FDRE                                         r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y97         FDRE (Prop_fdre_C_Q)         0.437    20.567 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/Q
                         net (fo=19, routed)          1.149    21.715    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg_0
    SLICE_X58Y91         LUT4 (Prop_lut4_I2_O)        0.105    21.820 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.604    22.425    <hidden>
    SLICE_X54Y90         LUT3 (Prop_lut3_I2_O)        0.105    22.530 r  <hidden>
                         net (fo=5, routed)           0.538    23.067    <hidden>
    SLICE_X54Y92         LUT6 (Prop_lut6_I3_O)        0.105    23.172 f  <hidden>
                         net (fo=2, routed)           0.619    23.791    <hidden>
    SLICE_X44Y93         LUT5 (Prop_lut5_I0_O)        0.105    23.896 r  <hidden>
                         net (fo=1, routed)           0.470    24.366    <hidden>
    SLICE_X44Y92         LUT6 (Prop_lut6_I1_O)        0.105    24.471 f  <hidden>
                         net (fo=1, routed)           0.801    25.272    <hidden>
    SLICE_X51Y92         LUT6 (Prop_lut6_I0_O)        0.105    25.377 r  <hidden>
                         net (fo=3, routed)           0.363    25.740    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_TDO_0
    SLICE_X57Y93         LUT3 (Prop_lut3_I0_O)        0.105    25.845 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/haltsum0[0]_i_1/O
                         net (fo=1, routed)           0.000    25.845    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/haltsum0[0]_i_1_n_0
    SLICE_X57Y93         FDRE                                         r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/haltsum0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.567    34.900    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    34.977 r  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.112    35.089    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    35.166 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.438    36.604    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X57Y93         FDRE                                         r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/haltsum0_reg[0]/C
                         clock pessimism              0.265    36.869    
                         clock uncertainty           -0.035    36.834    
    SLICE_X57Y93         FDRE (Setup_fdre_C_D)        0.030    36.864    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/haltsum0_reg[0]
  -------------------------------------------------------------------
                         required time                         36.864    
                         arrival time                         -25.845    
  -------------------------------------------------------------------
                         slack                                 11.018    

Slack (MET) :             11.776ns  (required time - arrival time)
  Source:                 top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_tck_reg/C
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/CE0
                            (falling edge-triggered cell BUFGCTRL clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall@16.667ns - top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@0.000ns)
  Data Path Delay:        3.288ns  (logic 0.590ns (17.942%)  route 2.698ns (82.058%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.756ns = ( 18.423 - 16.667 ) 
    Source Clock Delay      (SCD):    3.463ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.828     1.828    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.909 r  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.554     3.463    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X61Y99         FDRE                                         r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_tck_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y99         FDRE (Prop_fdre_C_Q)         0.348     3.811 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_tck_reg/Q
                         net (fo=4, routed)           0.375     4.186    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native_2
    SLICE_X61Y99         LUT2 (Prop_lut2_I1_O)        0.242     4.428 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           2.324     6.751    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Test_Access_Port.drck_ena
    BUFGCTRL_X0Y0        BUFGCTRL                                     r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/CE0
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.567    18.234    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    18.311 f  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.112    18.423    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL                                     f  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/I0
                         clock pessimism              0.265    18.688    
                         clock uncertainty           -0.035    18.652    
    BUFGCTRL_X0Y0        BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.125    18.527    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         18.527    
                         arrival time                          -6.751    
  -------------------------------------------------------------------
                         slack                                 11.776    

Slack (MET) :             12.075ns  (required time - arrival time)
  Source:                 top_i/mdm_1/U0/Use_JTAG_BSCAN.tms_ok_reg/C
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/CE0
                            (falling edge-triggered cell BUFGCTRL clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall@16.667ns - top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@0.000ns)
  Data Path Delay:        2.567ns  (logic 0.379ns (14.762%)  route 2.188ns (85.238%))
  Logic Levels:           0  
  Clock Path Skew:        -1.864ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.567ns = ( 18.234 - 16.667 ) 
    Source Clock Delay      (SCD):    3.431ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.939     1.939    top_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     2.020 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          1.411     3.431    top_i/mdm_1/U0/tck
    SLICE_X57Y105        FDRE                                         r  top_i/mdm_1/U0/Use_JTAG_BSCAN.tms_ok_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y105        FDRE (Prop_fdre_C_Q)         0.379     3.810 r  top_i/mdm_1/U0/Use_JTAG_BSCAN.tms_ok_reg/Q
                         net (fo=3, routed)           2.188     5.998    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native_0
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/CE0
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.567    18.234    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL                                     f  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/I0
                         clock pessimism              0.000    18.234    
                         clock uncertainty           -0.035    18.198    
    BUFGCTRL_X0Y1        BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.125    18.073    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         18.073    
                         arrival time                          -5.998    
  -------------------------------------------------------------------
                         slack                                 12.075    

Slack (MET) :             13.806ns  (required time - arrival time)
  Source:                 top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.capture_dtm_reg/C
                            (falling edge-triggered cell FDRE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@33.333ns - top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall@16.667ns)
  Data Path Delay:        2.807ns  (logic 0.437ns (15.566%)  route 2.370ns (84.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.348ns = ( 36.681 - 33.333 ) 
    Source Clock Delay      (SCD):    3.463ns = ( 20.130 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.828    18.495    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    18.576 f  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.554    20.130    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X60Y97         FDRE                                         r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.capture_dtm_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y97         FDRE (Prop_fdre_C_Q)         0.437    20.567 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.capture_dtm_reg/Q
                         net (fo=138, routed)         2.370    22.937    <hidden>
    SLICE_X37Y92         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.567    34.900    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    34.977 r  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.112    35.089    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    35.166 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.515    36.681    <hidden>
    SLICE_X37Y92         FDRE                                         r  <hidden>
                         clock pessimism              0.265    36.946    
                         clock uncertainty           -0.035    36.911    
    SLICE_X37Y92         FDRE (Setup_fdre_C_CE)      -0.168    36.743    <hidden>
  -------------------------------------------------------------------
                         required time                         36.743    
                         arrival time                         -22.937    
  -------------------------------------------------------------------
                         slack                                 13.806    

Slack (MET) :             13.806ns  (required time - arrival time)
  Source:                 top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.capture_dtm_reg/C
                            (falling edge-triggered cell FDRE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@33.333ns - top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall@16.667ns)
  Data Path Delay:        2.807ns  (logic 0.437ns (15.566%)  route 2.370ns (84.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.348ns = ( 36.681 - 33.333 ) 
    Source Clock Delay      (SCD):    3.463ns = ( 20.130 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.828    18.495    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    18.576 f  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.554    20.130    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X60Y97         FDRE                                         r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.capture_dtm_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y97         FDRE (Prop_fdre_C_Q)         0.437    20.567 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.capture_dtm_reg/Q
                         net (fo=138, routed)         2.370    22.937    <hidden>
    SLICE_X37Y92         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.567    34.900    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    34.977 r  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.112    35.089    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    35.166 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.515    36.681    <hidden>
    SLICE_X37Y92         FDRE                                         r  <hidden>
                         clock pessimism              0.265    36.946    
                         clock uncertainty           -0.035    36.911    
    SLICE_X37Y92         FDRE (Setup_fdre_C_CE)      -0.168    36.743    <hidden>
  -------------------------------------------------------------------
                         required time                         36.743    
                         arrival time                         -22.937    
  -------------------------------------------------------------------
                         slack                                 13.806    

Slack (MET) :             13.806ns  (required time - arrival time)
  Source:                 top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.capture_dtm_reg/C
                            (falling edge-triggered cell FDRE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@33.333ns - top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall@16.667ns)
  Data Path Delay:        2.807ns  (logic 0.437ns (15.566%)  route 2.370ns (84.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.348ns = ( 36.681 - 33.333 ) 
    Source Clock Delay      (SCD):    3.463ns = ( 20.130 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.828    18.495    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    18.576 f  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.554    20.130    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X60Y97         FDRE                                         r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.capture_dtm_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y97         FDRE (Prop_fdre_C_Q)         0.437    20.567 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.capture_dtm_reg/Q
                         net (fo=138, routed)         2.370    22.937    <hidden>
    SLICE_X37Y92         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.567    34.900    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    34.977 r  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.112    35.089    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    35.166 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.515    36.681    <hidden>
    SLICE_X37Y92         FDRE                                         r  <hidden>
                         clock pessimism              0.265    36.946    
                         clock uncertainty           -0.035    36.911    
    SLICE_X37Y92         FDRE (Setup_fdre_C_CE)      -0.168    36.743    <hidden>
  -------------------------------------------------------------------
                         required time                         36.743    
                         arrival time                         -22.937    
  -------------------------------------------------------------------
                         slack                                 13.806    

Slack (MET) :             13.806ns  (required time - arrival time)
  Source:                 top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.capture_dtm_reg/C
                            (falling edge-triggered cell FDRE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@33.333ns - top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall@16.667ns)
  Data Path Delay:        2.807ns  (logic 0.437ns (15.566%)  route 2.370ns (84.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.348ns = ( 36.681 - 33.333 ) 
    Source Clock Delay      (SCD):    3.463ns = ( 20.130 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.828    18.495    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    18.576 f  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.554    20.130    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X60Y97         FDRE                                         r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.capture_dtm_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y97         FDRE (Prop_fdre_C_Q)         0.437    20.567 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.capture_dtm_reg/Q
                         net (fo=138, routed)         2.370    22.937    <hidden>
    SLICE_X37Y92         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.567    34.900    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    34.977 r  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.112    35.089    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    35.166 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.515    36.681    <hidden>
    SLICE_X37Y92         FDRE                                         r  <hidden>
                         clock pessimism              0.265    36.946    
                         clock uncertainty           -0.035    36.911    
    SLICE_X37Y92         FDRE (Setup_fdre_C_CE)      -0.168    36.743    <hidden>
  -------------------------------------------------------------------
                         required time                         36.743    
                         arrival time                         -22.937    
  -------------------------------------------------------------------
                         slack                                 13.806    

Slack (MET) :             13.976ns  (required time - arrival time)
  Source:                 top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.capture_dtm_reg/C
                            (falling edge-triggered cell FDRE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@33.333ns - top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall@16.667ns)
  Data Path Delay:        2.757ns  (logic 0.647ns (23.471%)  route 2.110ns (76.529%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.269ns = ( 36.602 - 33.333 ) 
    Source Clock Delay      (SCD):    3.463ns = ( 20.130 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.828    18.495    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    18.576 f  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.554    20.130    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X60Y97         FDRE                                         r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.capture_dtm_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y97         FDRE (Prop_fdre_C_Q)         0.437    20.567 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.capture_dtm_reg/Q
                         net (fo=138, routed)         1.592    22.159    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.capture_dtm_reg_0
    SLICE_X59Y94         LUT6 (Prop_lut6_I2_O)        0.105    22.264 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat[1]_i_2/O
                         net (fo=2, routed)           0.517    22.781    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat[1]_i_2_n_0
    SLICE_X59Y94         LUT4 (Prop_lut4_I2_O)        0.105    22.886 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat[0]_i_1/O
                         net (fo=1, routed)           0.000    22.886    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat[0]_i_1_n_0
    SLICE_X59Y94         FDRE                                         r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.567    34.900    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    34.977 r  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.112    35.089    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    35.166 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.436    36.602    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X59Y94         FDRE                                         r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_reg[0]/C
                         clock pessimism              0.265    36.867    
                         clock uncertainty           -0.035    36.832    
    SLICE_X59Y94         FDRE (Setup_fdre_C_D)        0.030    36.862    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_reg[0]
  -------------------------------------------------------------------
                         required time                         36.862    
                         arrival time                         -22.886    
  -------------------------------------------------------------------
                         slack                                 13.976    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 top_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@0.000ns - top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.422ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.937     0.937    top_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.963 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.587     1.550    top_i/mdm_1/U0/tck
    SLICE_X53Y102        FDRE                                         r  top_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y102        FDRE (Prop_fdre_C_Q)         0.141     1.691 r  top_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[1]/Q
                         net (fo=1, routed)           0.055     1.746    top_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid__0[1]
    SLICE_X53Y102        FDSE                                         r  top_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.086     1.086    top_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.115 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.857     1.972    top_i/mdm_1/U0/tck
    SLICE_X53Y102        FDSE                                         r  top_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[0]/C
                         clock pessimism             -0.422     1.550    
    SLICE_X53Y102        FDSE (Hold_fdse_C_D)         0.075     1.625    top_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 top_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@0.000ns - top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.422ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.937     0.937    top_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.963 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.587     1.550    top_i/mdm_1/U0/tck
    SLICE_X53Y101        FDRE                                         r  top_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y101        FDRE (Prop_fdre_C_Q)         0.141     1.691 r  top_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[11]/Q
                         net (fo=1, routed)           0.055     1.746    top_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid__0[11]
    SLICE_X53Y101        FDSE                                         r  top_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.086     1.086    top_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.115 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.857     1.972    top_i/mdm_1/U0/tck
    SLICE_X53Y101        FDSE                                         r  top_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[10]/C
                         clock pessimism             -0.422     1.550    
    SLICE_X53Y101        FDSE (Hold_fdse_C_D)         0.075     1.625    top_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 top_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[3]_srl6___Use_JTAG_BSCAN.bscanid_reg_r_4/D
                            (rising edge-triggered cell SRL16E clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@0.000ns - top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.856%)  route 0.111ns (44.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.406ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.937     0.937    top_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.963 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.587     1.550    top_i/mdm_1/U0/tck
    SLICE_X53Y101        FDSE                                         r  top_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y101        FDSE (Prop_fdse_C_Q)         0.141     1.691 r  top_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[9]/Q
                         net (fo=1, routed)           0.111     1.802    top_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid__0[9]
    SLICE_X52Y100        SRL16E                                       r  top_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[3]_srl6___Use_JTAG_BSCAN.bscanid_reg_r_4/D
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.086     1.086    top_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.115 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.857     1.972    top_i/mdm_1/U0/tck
    SLICE_X52Y100        SRL16E                                       r  top_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[3]_srl6___Use_JTAG_BSCAN.bscanid_reg_r_4/CLK
                         clock pessimism             -0.406     1.566    
    SLICE_X52Y100        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.675    top_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[3]_srl6___Use_JTAG_BSCAN.bscanid_reg_r_4
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi_reg[32]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@0.000ns - top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.364%)  route 0.123ns (46.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.406ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.882     0.882    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.908 r  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.030     0.938    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.964 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         0.648     1.612    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X58Y92         FDRE                                         r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y92         FDRE (Prop_fdre_C_Q)         0.141     1.753 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi_reg[34]/Q
                         net (fo=4, routed)           0.123     1.877    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_0_in[0]
    SLICE_X60Y92         SRL16E                                       r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi_reg[32]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.021     1.021    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.050 r  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.033     1.083    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.112 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         0.923     2.035    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X60Y92         SRL16E                                       r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi_reg[32]_srl2/CLK
                         clock pessimism             -0.406     1.628    
    SLICE_X60Y92         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.745    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi_reg[32]_srl2
  -------------------------------------------------------------------
                         required time                         -1.745    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.idcode_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.idcode_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@0.000ns - top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.189ns (68.616%)  route 0.086ns (31.384%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.409ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.882     0.882    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.908 r  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.030     0.938    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.964 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         0.652     1.616    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X57Y97         FDRE                                         r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.idcode_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y97         FDRE (Prop_fdre_C_Q)         0.141     1.757 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.idcode_reg[12]/Q
                         net (fo=1, routed)           0.086     1.844    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.idcode[12]
    SLICE_X56Y97         LUT2 (Prop_lut2_I0_O)        0.048     1.892 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.idcode[11]_i_1/O
                         net (fo=1, routed)           0.000     1.892    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.idcode[11]_i_1_n_0
    SLICE_X56Y97         FDRE                                         r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.idcode_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.021     1.021    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.050 r  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.033     1.083    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.112 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         0.927     2.039    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X56Y97         FDRE                                         r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.idcode_reg[11]/C
                         clock pessimism             -0.409     1.629    
    SLICE_X56Y97         FDRE (Hold_fdre_C_D)         0.131     1.760    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.idcode_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.760    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.sel_dmi_reg/C
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@0.000ns - top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.186ns (32.871%)  route 0.380ns (67.129%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.142ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.882     0.882    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.908 r  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.650     1.558    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X58Y98         FDRE                                         r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.sel_dmi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y98         FDRE (Prop_fdre_C_Q)         0.141     1.699 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.sel_dmi_reg/Q
                         net (fo=24, routed)          0.380     2.079    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.sel_dmi_reg_n_0
    SLICE_X59Y94         LUT6 (Prop_lut6_I2_O)        0.045     2.124 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current[0]_i_1/O
                         net (fo=1, routed)           0.000     2.124    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current[0]_i_1_n_0
    SLICE_X59Y94         FDRE                                         r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.021     1.021    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.050 r  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.033     1.083    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.112 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         0.924     2.036    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X59Y94         FDRE                                         r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current_reg[0]/C
                         clock pessimism             -0.142     1.894    
    SLICE_X59Y94         FDRE (Hold_fdre_C_D)         0.092     1.986    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.986    
                         arrival time                           2.124    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.sel_dmi_reg/C
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@0.000ns - top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.186ns (32.540%)  route 0.386ns (67.460%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.142ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.882     0.882    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.908 r  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.650     1.558    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X58Y98         FDRE                                         r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.sel_dmi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y98         FDRE (Prop_fdre_C_Q)         0.141     1.699 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.sel_dmi_reg/Q
                         net (fo=24, routed)          0.386     2.085    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.sel_dmi_reg_n_0
    SLICE_X59Y94         LUT6 (Prop_lut6_I2_O)        0.045     2.130 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current[1]_i_1/O
                         net (fo=1, routed)           0.000     2.130    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current[1]_i_1_n_0
    SLICE_X59Y94         FDRE                                         r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.021     1.021    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.050 r  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.033     1.083    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.112 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         0.924     2.036    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X59Y94         FDRE                                         r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current_reg[1]/C
                         clock pessimism             -0.142     1.894    
    SLICE_X59Y94         FDRE (Hold_fdre_C_D)         0.092     1.986    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.986    
                         arrival time                           2.130    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/haltsum0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/haltsum0_read_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@0.000ns - top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.189ns (65.196%)  route 0.101ns (34.804%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.409ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.882     0.882    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.908 r  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.030     0.938    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.964 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         0.651     1.615    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X57Y93         FDRE                                         r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/haltsum0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y93         FDRE (Prop_fdre_C_Q)         0.141     1.756 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/haltsum0_reg[0]/Q
                         net (fo=2, routed)           0.101     1.857    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/haltsum0
    SLICE_X56Y93         LUT2 (Prop_lut2_I1_O)        0.048     1.905 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/haltsum0_read[2]_i_2/O
                         net (fo=1, routed)           0.000     1.905    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/haltsum0_read[2]_i_2_n_0
    SLICE_X56Y93         FDRE                                         r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/haltsum0_read_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.021     1.021    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.050 r  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.033     1.083    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.112 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         0.926     2.038    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X56Y93         FDRE                                         r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/haltsum0_read_reg[2]/C
                         clock pessimism             -0.409     1.628    
    SLICE_X56Y93         FDRE (Hold_fdre_C_D)         0.131     1.759    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/haltsum0_read_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 top_i/mdm_1/U0/Internal_BSCANID.bscanid_sel_reg/C
                            (rising edge-triggered cell FDCE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_i/mdm_1/U0/Use_JTAG_BSCAN.id_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@0.000ns - top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.189ns (63.534%)  route 0.108ns (36.466%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.409ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.937     0.937    top_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.963 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.586     1.549    top_i/mdm_1/U0/tck
    SLICE_X53Y105        FDCE                                         r  top_i/mdm_1/U0/Internal_BSCANID.bscanid_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y105        FDCE (Prop_fdce_C_Q)         0.141     1.690 r  top_i/mdm_1/U0/Internal_BSCANID.bscanid_sel_reg/Q
                         net (fo=4, routed)           0.108     1.798    top_i/mdm_1/U0/Use_E2.BSCAN_I/Internal_BSCANID.bscanid_sel
    SLICE_X52Y105        LUT4 (Prop_lut4_I3_O)        0.048     1.846 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.id_flag_i_1/O
                         net (fo=1, routed)           0.000     1.846    top_i/mdm_1/U0/Use_E2.BSCAN_I_n_12
    SLICE_X52Y105        FDRE                                         r  top_i/mdm_1/U0/Use_JTAG_BSCAN.id_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.086     1.086    top_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.115 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.856     1.971    top_i/mdm_1/U0/tck
    SLICE_X52Y105        FDRE                                         r  top_i/mdm_1/U0/Use_JTAG_BSCAN.id_flag_reg/C
                         clock pessimism             -0.409     1.562    
    SLICE_X52Y105        FDRE (Hold_fdre_C_D)         0.133     1.695    top_i/mdm_1/U0/Use_JTAG_BSCAN.id_flag_reg
  -------------------------------------------------------------------
                         required time                         -1.695    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@0.000ns - top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.329%)  route 0.109ns (43.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.406ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.882     0.882    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.908 r  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.030     0.938    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.964 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         0.649     1.613    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X61Y93         FDRE                                         r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y93         FDRE (Prop_fdre_C_Q)         0.141     1.754 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi_reg[2]/Q
                         net (fo=2, routed)           0.109     1.864    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi_reg_n_0_[2]
    SLICE_X59Y92         FDRE                                         r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.021     1.021    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.050 r  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.033     1.083    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.112 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         0.923     2.035    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X59Y92         FDRE                                         r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi_reg[1]/C
                         clock pessimism             -0.406     1.628    
    SLICE_X59Y92         FDRE (Hold_fdre_C_D)         0.070     1.698    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.165    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCTRL/I0  n/a            1.592         33.333      31.741     BUFGCTRL_X0Y0  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/I0
Min Period        n/a     BUFG/I       n/a            1.592         33.333      31.741     BUFGCTRL_X0Y5  top_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/I
Min Period        n/a     BUFGCTRL/I0  n/a            1.592         33.333      31.741     BUFGCTRL_X0Y1  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/I0
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X53Y105  top_i/mdm_1/U0/Internal_BSCANID.bscanid_done_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X53Y105  top_i/mdm_1/U0/Internal_BSCANID.bscanid_sel_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X59Y105  top_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X59Y105  top_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X59Y105  top_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X58Y105  top_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X58Y105  top_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[4]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X52Y100  top_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[13]_srl7___Use_JTAG_BSCAN.bscanid_reg_r_5/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X52Y100  top_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[13]_srl7___Use_JTAG_BSCAN.bscanid_reg_r_5/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X52Y100  top_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[29]_srl3___Use_JTAG_BSCAN.bscanid_reg_r_1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X52Y100  top_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[29]_srl3___Use_JTAG_BSCAN.bscanid_reg_r_1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X52Y100  top_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[3]_srl6___Use_JTAG_BSCAN.bscanid_reg_r_4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X52Y100  top_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[3]_srl6___Use_JTAG_BSCAN.bscanid_reg_r_4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X60Y92   top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi_reg[32]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X60Y92   top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi_reg[32]_srl2/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.854         16.666      15.812     SLICE_X60Y93   top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi_reg[4]_srl27/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.854         16.666      15.812     SLICE_X60Y93   top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi_reg[4]_srl27/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X52Y100  top_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[13]_srl7___Use_JTAG_BSCAN.bscanid_reg_r_5/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.854         16.667      15.813     SLICE_X52Y100  top_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[13]_srl7___Use_JTAG_BSCAN.bscanid_reg_r_5/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X52Y100  top_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[29]_srl3___Use_JTAG_BSCAN.bscanid_reg_r_1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.854         16.667      15.813     SLICE_X52Y100  top_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[29]_srl3___Use_JTAG_BSCAN.bscanid_reg_r_1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X52Y100  top_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[3]_srl6___Use_JTAG_BSCAN.bscanid_reg_r_4/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.854         16.667      15.813     SLICE_X52Y100  top_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[3]_srl6___Use_JTAG_BSCAN.bscanid_reg_r_4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X60Y92   top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi_reg[32]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X60Y92   top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi_reg[32]_srl2/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.854         16.666      15.812     SLICE_X60Y93   top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi_reg[4]_srl27/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.854         16.666      15.812     SLICE_X60Y93   top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi_reg[4]_srl27/CLK



---------------------------------------------------------------------------------------------------
From Clock:  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  To Clock:  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O

Setup :            0  Failing Endpoints,  Worst Slack       60.797ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.223ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       32.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             60.797ns  (required time - arrival time)
  Source:                 top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.666ns  (top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@66.666ns - top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        5.619ns  (logic 1.112ns (19.789%)  route 4.507ns (80.211%))
  Logic Levels:           6  (LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.697ns = ( 73.363 - 66.666 ) 
    Source Clock Delay      (SCD):    7.586ns
    Clock Pessimism Removal (CPR):    0.843ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.828     1.828    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.909 f  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.405     3.314    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X64Y102        FDRE (Prop_fdre_C_Q)         0.437     3.751 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           2.200     5.951    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     6.032 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.554     7.586    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X57Y92         FDRE                                         r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y92         FDRE (Prop_fdre_C_Q)         0.348     7.934 f  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/Q
                         net (fo=6, routed)           0.659     8.593    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[4]
    SLICE_X57Y91         LUT4 (Prop_lut4_I3_O)        0.239     8.832 f  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=6, routed)           0.838     9.670    <hidden>
    SLICE_X54Y91         LUT5 (Prop_lut5_I2_O)        0.105     9.775 r  <hidden>
                         net (fo=3, routed)           0.343    10.118    <hidden>
    SLICE_X54Y90         LUT5 (Prop_lut5_I2_O)        0.105    10.223 r  <hidden>
                         net (fo=2, routed)           0.678    10.901    <hidden>
    SLICE_X50Y90         LUT6 (Prop_lut6_I5_O)        0.105    11.006 f  <hidden>
                         net (fo=4, routed)           0.463    11.469    <hidden>
    SLICE_X52Y89         LUT5 (Prop_lut5_I4_O)        0.105    11.574 f  <hidden>
                         net (fo=1, routed)           0.324    11.898    <hidden>
    SLICE_X53Y87         LUT6 (Prop_lut6_I5_O)        0.105    12.003 r  <hidden>
                         net (fo=32, routed)          1.203    13.206    <hidden>
    SLICE_X43Y86         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                     66.666    66.666 f  
    BSCAN_X0Y1           BSCANE2                      0.000    66.666 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.567    68.233    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    68.310 f  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.294    69.604    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X64Y102        FDRE (Prop_fdre_C_Q)         0.351    69.955 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.896    71.851    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    71.928 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.435    73.363    <hidden>
    SLICE_X43Y86         FDRE                                         r  <hidden>
                         clock pessimism              0.843    74.206    
                         clock uncertainty           -0.035    74.171    
    SLICE_X43Y86         FDRE (Setup_fdre_C_CE)      -0.168    74.003    <hidden>
  -------------------------------------------------------------------
                         required time                         74.003    
                         arrival time                         -13.206    
  -------------------------------------------------------------------
                         slack                                 60.797    

Slack (MET) :             60.797ns  (required time - arrival time)
  Source:                 top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.666ns  (top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@66.666ns - top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        5.619ns  (logic 1.112ns (19.789%)  route 4.507ns (80.211%))
  Logic Levels:           6  (LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.697ns = ( 73.363 - 66.666 ) 
    Source Clock Delay      (SCD):    7.586ns
    Clock Pessimism Removal (CPR):    0.843ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.828     1.828    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.909 f  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.405     3.314    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X64Y102        FDRE (Prop_fdre_C_Q)         0.437     3.751 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           2.200     5.951    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     6.032 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.554     7.586    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X57Y92         FDRE                                         r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y92         FDRE (Prop_fdre_C_Q)         0.348     7.934 f  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/Q
                         net (fo=6, routed)           0.659     8.593    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[4]
    SLICE_X57Y91         LUT4 (Prop_lut4_I3_O)        0.239     8.832 f  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=6, routed)           0.838     9.670    <hidden>
    SLICE_X54Y91         LUT5 (Prop_lut5_I2_O)        0.105     9.775 r  <hidden>
                         net (fo=3, routed)           0.343    10.118    <hidden>
    SLICE_X54Y90         LUT5 (Prop_lut5_I2_O)        0.105    10.223 r  <hidden>
                         net (fo=2, routed)           0.678    10.901    <hidden>
    SLICE_X50Y90         LUT6 (Prop_lut6_I5_O)        0.105    11.006 f  <hidden>
                         net (fo=4, routed)           0.463    11.469    <hidden>
    SLICE_X52Y89         LUT5 (Prop_lut5_I4_O)        0.105    11.574 f  <hidden>
                         net (fo=1, routed)           0.324    11.898    <hidden>
    SLICE_X53Y87         LUT6 (Prop_lut6_I5_O)        0.105    12.003 r  <hidden>
                         net (fo=32, routed)          1.203    13.206    <hidden>
    SLICE_X43Y86         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                     66.666    66.666 f  
    BSCAN_X0Y1           BSCANE2                      0.000    66.666 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.567    68.233    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    68.310 f  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.294    69.604    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X64Y102        FDRE (Prop_fdre_C_Q)         0.351    69.955 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.896    71.851    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    71.928 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.435    73.363    <hidden>
    SLICE_X43Y86         FDRE                                         r  <hidden>
                         clock pessimism              0.843    74.206    
                         clock uncertainty           -0.035    74.171    
    SLICE_X43Y86         FDRE (Setup_fdre_C_CE)      -0.168    74.003    <hidden>
  -------------------------------------------------------------------
                         required time                         74.003    
                         arrival time                         -13.206    
  -------------------------------------------------------------------
                         slack                                 60.797    

Slack (MET) :             60.797ns  (required time - arrival time)
  Source:                 top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.666ns  (top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@66.666ns - top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        5.619ns  (logic 1.112ns (19.789%)  route 4.507ns (80.211%))
  Logic Levels:           6  (LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.697ns = ( 73.363 - 66.666 ) 
    Source Clock Delay      (SCD):    7.586ns
    Clock Pessimism Removal (CPR):    0.843ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.828     1.828    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.909 f  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.405     3.314    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X64Y102        FDRE (Prop_fdre_C_Q)         0.437     3.751 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           2.200     5.951    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     6.032 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.554     7.586    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X57Y92         FDRE                                         r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y92         FDRE (Prop_fdre_C_Q)         0.348     7.934 f  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/Q
                         net (fo=6, routed)           0.659     8.593    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[4]
    SLICE_X57Y91         LUT4 (Prop_lut4_I3_O)        0.239     8.832 f  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=6, routed)           0.838     9.670    <hidden>
    SLICE_X54Y91         LUT5 (Prop_lut5_I2_O)        0.105     9.775 r  <hidden>
                         net (fo=3, routed)           0.343    10.118    <hidden>
    SLICE_X54Y90         LUT5 (Prop_lut5_I2_O)        0.105    10.223 r  <hidden>
                         net (fo=2, routed)           0.678    10.901    <hidden>
    SLICE_X50Y90         LUT6 (Prop_lut6_I5_O)        0.105    11.006 f  <hidden>
                         net (fo=4, routed)           0.463    11.469    <hidden>
    SLICE_X52Y89         LUT5 (Prop_lut5_I4_O)        0.105    11.574 f  <hidden>
                         net (fo=1, routed)           0.324    11.898    <hidden>
    SLICE_X53Y87         LUT6 (Prop_lut6_I5_O)        0.105    12.003 r  <hidden>
                         net (fo=32, routed)          1.203    13.206    <hidden>
    SLICE_X43Y86         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                     66.666    66.666 f  
    BSCAN_X0Y1           BSCANE2                      0.000    66.666 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.567    68.233    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    68.310 f  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.294    69.604    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X64Y102        FDRE (Prop_fdre_C_Q)         0.351    69.955 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.896    71.851    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    71.928 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.435    73.363    <hidden>
    SLICE_X43Y86         FDRE                                         r  <hidden>
                         clock pessimism              0.843    74.206    
                         clock uncertainty           -0.035    74.171    
    SLICE_X43Y86         FDRE (Setup_fdre_C_CE)      -0.168    74.003    <hidden>
  -------------------------------------------------------------------
                         required time                         74.003    
                         arrival time                         -13.206    
  -------------------------------------------------------------------
                         slack                                 60.797    

Slack (MET) :             60.797ns  (required time - arrival time)
  Source:                 top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.666ns  (top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@66.666ns - top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        5.619ns  (logic 1.112ns (19.789%)  route 4.507ns (80.211%))
  Logic Levels:           6  (LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.697ns = ( 73.363 - 66.666 ) 
    Source Clock Delay      (SCD):    7.586ns
    Clock Pessimism Removal (CPR):    0.843ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.828     1.828    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.909 f  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.405     3.314    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X64Y102        FDRE (Prop_fdre_C_Q)         0.437     3.751 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           2.200     5.951    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     6.032 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.554     7.586    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X57Y92         FDRE                                         r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y92         FDRE (Prop_fdre_C_Q)         0.348     7.934 f  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/Q
                         net (fo=6, routed)           0.659     8.593    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[4]
    SLICE_X57Y91         LUT4 (Prop_lut4_I3_O)        0.239     8.832 f  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=6, routed)           0.838     9.670    <hidden>
    SLICE_X54Y91         LUT5 (Prop_lut5_I2_O)        0.105     9.775 r  <hidden>
                         net (fo=3, routed)           0.343    10.118    <hidden>
    SLICE_X54Y90         LUT5 (Prop_lut5_I2_O)        0.105    10.223 r  <hidden>
                         net (fo=2, routed)           0.678    10.901    <hidden>
    SLICE_X50Y90         LUT6 (Prop_lut6_I5_O)        0.105    11.006 f  <hidden>
                         net (fo=4, routed)           0.463    11.469    <hidden>
    SLICE_X52Y89         LUT5 (Prop_lut5_I4_O)        0.105    11.574 f  <hidden>
                         net (fo=1, routed)           0.324    11.898    <hidden>
    SLICE_X53Y87         LUT6 (Prop_lut6_I5_O)        0.105    12.003 r  <hidden>
                         net (fo=32, routed)          1.203    13.206    <hidden>
    SLICE_X43Y86         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                     66.666    66.666 f  
    BSCAN_X0Y1           BSCANE2                      0.000    66.666 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.567    68.233    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    68.310 f  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.294    69.604    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X64Y102        FDRE (Prop_fdre_C_Q)         0.351    69.955 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.896    71.851    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    71.928 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.435    73.363    <hidden>
    SLICE_X43Y86         FDRE                                         r  <hidden>
                         clock pessimism              0.843    74.206    
                         clock uncertainty           -0.035    74.171    
    SLICE_X43Y86         FDRE (Setup_fdre_C_CE)      -0.168    74.003    <hidden>
  -------------------------------------------------------------------
                         required time                         74.003    
                         arrival time                         -13.206    
  -------------------------------------------------------------------
                         slack                                 60.797    

Slack (MET) :             60.829ns  (required time - arrival time)
  Source:                 top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.666ns  (top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@66.666ns - top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        5.619ns  (logic 1.112ns (19.789%)  route 4.507ns (80.211%))
  Logic Levels:           6  (LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.697ns = ( 73.363 - 66.666 ) 
    Source Clock Delay      (SCD):    7.586ns
    Clock Pessimism Removal (CPR):    0.843ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.828     1.828    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.909 f  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.405     3.314    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X64Y102        FDRE (Prop_fdre_C_Q)         0.437     3.751 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           2.200     5.951    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     6.032 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.554     7.586    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X57Y92         FDRE                                         r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y92         FDRE (Prop_fdre_C_Q)         0.348     7.934 f  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/Q
                         net (fo=6, routed)           0.659     8.593    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[4]
    SLICE_X57Y91         LUT4 (Prop_lut4_I3_O)        0.239     8.832 f  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=6, routed)           0.838     9.670    <hidden>
    SLICE_X54Y91         LUT5 (Prop_lut5_I2_O)        0.105     9.775 r  <hidden>
                         net (fo=3, routed)           0.343    10.118    <hidden>
    SLICE_X54Y90         LUT5 (Prop_lut5_I2_O)        0.105    10.223 r  <hidden>
                         net (fo=2, routed)           0.678    10.901    <hidden>
    SLICE_X50Y90         LUT6 (Prop_lut6_I5_O)        0.105    11.006 f  <hidden>
                         net (fo=4, routed)           0.463    11.469    <hidden>
    SLICE_X52Y89         LUT5 (Prop_lut5_I4_O)        0.105    11.574 f  <hidden>
                         net (fo=1, routed)           0.324    11.898    <hidden>
    SLICE_X53Y87         LUT6 (Prop_lut6_I5_O)        0.105    12.003 r  <hidden>
                         net (fo=32, routed)          1.203    13.206    <hidden>
    SLICE_X42Y86         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                     66.666    66.666 f  
    BSCAN_X0Y1           BSCANE2                      0.000    66.666 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.567    68.233    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    68.310 f  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.294    69.604    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X64Y102        FDRE (Prop_fdre_C_Q)         0.351    69.955 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.896    71.851    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    71.928 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.435    73.363    <hidden>
    SLICE_X42Y86         FDRE                                         r  <hidden>
                         clock pessimism              0.843    74.206    
                         clock uncertainty           -0.035    74.171    
    SLICE_X42Y86         FDRE (Setup_fdre_C_CE)      -0.136    74.035    <hidden>
  -------------------------------------------------------------------
                         required time                         74.035    
                         arrival time                         -13.206    
  -------------------------------------------------------------------
                         slack                                 60.829    

Slack (MET) :             60.829ns  (required time - arrival time)
  Source:                 top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.666ns  (top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@66.666ns - top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        5.619ns  (logic 1.112ns (19.789%)  route 4.507ns (80.211%))
  Logic Levels:           6  (LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.697ns = ( 73.363 - 66.666 ) 
    Source Clock Delay      (SCD):    7.586ns
    Clock Pessimism Removal (CPR):    0.843ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.828     1.828    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.909 f  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.405     3.314    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X64Y102        FDRE (Prop_fdre_C_Q)         0.437     3.751 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           2.200     5.951    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     6.032 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.554     7.586    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X57Y92         FDRE                                         r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y92         FDRE (Prop_fdre_C_Q)         0.348     7.934 f  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/Q
                         net (fo=6, routed)           0.659     8.593    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[4]
    SLICE_X57Y91         LUT4 (Prop_lut4_I3_O)        0.239     8.832 f  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=6, routed)           0.838     9.670    <hidden>
    SLICE_X54Y91         LUT5 (Prop_lut5_I2_O)        0.105     9.775 r  <hidden>
                         net (fo=3, routed)           0.343    10.118    <hidden>
    SLICE_X54Y90         LUT5 (Prop_lut5_I2_O)        0.105    10.223 r  <hidden>
                         net (fo=2, routed)           0.678    10.901    <hidden>
    SLICE_X50Y90         LUT6 (Prop_lut6_I5_O)        0.105    11.006 f  <hidden>
                         net (fo=4, routed)           0.463    11.469    <hidden>
    SLICE_X52Y89         LUT5 (Prop_lut5_I4_O)        0.105    11.574 f  <hidden>
                         net (fo=1, routed)           0.324    11.898    <hidden>
    SLICE_X53Y87         LUT6 (Prop_lut6_I5_O)        0.105    12.003 r  <hidden>
                         net (fo=32, routed)          1.203    13.206    <hidden>
    SLICE_X42Y86         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                     66.666    66.666 f  
    BSCAN_X0Y1           BSCANE2                      0.000    66.666 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.567    68.233    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    68.310 f  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.294    69.604    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X64Y102        FDRE (Prop_fdre_C_Q)         0.351    69.955 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.896    71.851    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    71.928 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.435    73.363    <hidden>
    SLICE_X42Y86         FDRE                                         r  <hidden>
                         clock pessimism              0.843    74.206    
                         clock uncertainty           -0.035    74.171    
    SLICE_X42Y86         FDRE (Setup_fdre_C_CE)      -0.136    74.035    <hidden>
  -------------------------------------------------------------------
                         required time                         74.035    
                         arrival time                         -13.206    
  -------------------------------------------------------------------
                         slack                                 60.829    

Slack (MET) :             60.963ns  (required time - arrival time)
  Source:                 top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.666ns  (top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@66.666ns - top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        5.454ns  (logic 1.112ns (20.388%)  route 4.342ns (79.612%))
  Logic Levels:           6  (LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.698ns = ( 73.364 - 66.666 ) 
    Source Clock Delay      (SCD):    7.586ns
    Clock Pessimism Removal (CPR):    0.843ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.828     1.828    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.909 f  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.405     3.314    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X64Y102        FDRE (Prop_fdre_C_Q)         0.437     3.751 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           2.200     5.951    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     6.032 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.554     7.586    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X57Y92         FDRE                                         r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y92         FDRE (Prop_fdre_C_Q)         0.348     7.934 f  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/Q
                         net (fo=6, routed)           0.659     8.593    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[4]
    SLICE_X57Y91         LUT4 (Prop_lut4_I3_O)        0.239     8.832 f  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=6, routed)           0.838     9.670    <hidden>
    SLICE_X54Y91         LUT5 (Prop_lut5_I2_O)        0.105     9.775 r  <hidden>
                         net (fo=3, routed)           0.343    10.118    <hidden>
    SLICE_X54Y90         LUT5 (Prop_lut5_I2_O)        0.105    10.223 r  <hidden>
                         net (fo=2, routed)           0.678    10.901    <hidden>
    SLICE_X50Y90         LUT6 (Prop_lut6_I5_O)        0.105    11.006 f  <hidden>
                         net (fo=4, routed)           0.463    11.469    <hidden>
    SLICE_X52Y89         LUT5 (Prop_lut5_I4_O)        0.105    11.574 f  <hidden>
                         net (fo=1, routed)           0.324    11.898    <hidden>
    SLICE_X53Y87         LUT6 (Prop_lut6_I5_O)        0.105    12.003 r  <hidden>
                         net (fo=32, routed)          1.038    13.041    <hidden>
    SLICE_X50Y87         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                     66.666    66.666 f  
    BSCAN_X0Y1           BSCANE2                      0.000    66.666 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.567    68.233    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    68.310 f  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.294    69.604    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X64Y102        FDRE (Prop_fdre_C_Q)         0.351    69.955 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.896    71.851    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    71.928 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.436    73.364    <hidden>
    SLICE_X50Y87         FDRE                                         r  <hidden>
                         clock pessimism              0.843    74.207    
                         clock uncertainty           -0.035    74.172    
    SLICE_X50Y87         FDRE (Setup_fdre_C_CE)      -0.168    74.004    <hidden>
  -------------------------------------------------------------------
                         required time                         74.004    
                         arrival time                         -13.041    
  -------------------------------------------------------------------
                         slack                                 60.963    

Slack (MET) :             60.970ns  (required time - arrival time)
  Source:                 top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.666ns  (top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@66.666ns - top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        5.446ns  (logic 1.112ns (20.419%)  route 4.334ns (79.581%))
  Logic Levels:           6  (LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.696ns = ( 73.362 - 66.666 ) 
    Source Clock Delay      (SCD):    7.586ns
    Clock Pessimism Removal (CPR):    0.843ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.828     1.828    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.909 f  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.405     3.314    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X64Y102        FDRE (Prop_fdre_C_Q)         0.437     3.751 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           2.200     5.951    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     6.032 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.554     7.586    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X57Y92         FDRE                                         r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y92         FDRE (Prop_fdre_C_Q)         0.348     7.934 f  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/Q
                         net (fo=6, routed)           0.659     8.593    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[4]
    SLICE_X57Y91         LUT4 (Prop_lut4_I3_O)        0.239     8.832 f  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=6, routed)           0.838     9.670    <hidden>
    SLICE_X54Y91         LUT5 (Prop_lut5_I2_O)        0.105     9.775 r  <hidden>
                         net (fo=3, routed)           0.343    10.118    <hidden>
    SLICE_X54Y90         LUT5 (Prop_lut5_I2_O)        0.105    10.223 r  <hidden>
                         net (fo=2, routed)           0.678    10.901    <hidden>
    SLICE_X50Y90         LUT6 (Prop_lut6_I5_O)        0.105    11.006 f  <hidden>
                         net (fo=4, routed)           0.463    11.469    <hidden>
    SLICE_X52Y89         LUT5 (Prop_lut5_I4_O)        0.105    11.574 f  <hidden>
                         net (fo=1, routed)           0.324    11.898    <hidden>
    SLICE_X53Y87         LUT6 (Prop_lut6_I5_O)        0.105    12.003 r  <hidden>
                         net (fo=32, routed)          1.030    13.032    <hidden>
    SLICE_X49Y85         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                     66.666    66.666 f  
    BSCAN_X0Y1           BSCANE2                      0.000    66.666 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.567    68.233    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    68.310 f  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.294    69.604    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X64Y102        FDRE (Prop_fdre_C_Q)         0.351    69.955 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.896    71.851    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    71.928 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.434    73.362    <hidden>
    SLICE_X49Y85         FDRE                                         r  <hidden>
                         clock pessimism              0.843    74.205    
                         clock uncertainty           -0.035    74.170    
    SLICE_X49Y85         FDRE (Setup_fdre_C_CE)      -0.168    74.002    <hidden>
  -------------------------------------------------------------------
                         required time                         74.002    
                         arrival time                         -13.032    
  -------------------------------------------------------------------
                         slack                                 60.970    

Slack (MET) :             61.031ns  (required time - arrival time)
  Source:                 top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.666ns  (top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@66.666ns - top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        5.388ns  (logic 1.112ns (20.637%)  route 4.276ns (79.363%))
  Logic Levels:           6  (LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.700ns = ( 73.366 - 66.666 ) 
    Source Clock Delay      (SCD):    7.586ns
    Clock Pessimism Removal (CPR):    0.843ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.828     1.828    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.909 f  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.405     3.314    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X64Y102        FDRE (Prop_fdre_C_Q)         0.437     3.751 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           2.200     5.951    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     6.032 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.554     7.586    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X57Y92         FDRE                                         r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y92         FDRE (Prop_fdre_C_Q)         0.348     7.934 f  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/Q
                         net (fo=6, routed)           0.659     8.593    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[4]
    SLICE_X57Y91         LUT4 (Prop_lut4_I3_O)        0.239     8.832 f  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=6, routed)           0.838     9.670    <hidden>
    SLICE_X54Y91         LUT5 (Prop_lut5_I2_O)        0.105     9.775 r  <hidden>
                         net (fo=3, routed)           0.343    10.118    <hidden>
    SLICE_X54Y90         LUT5 (Prop_lut5_I2_O)        0.105    10.223 r  <hidden>
                         net (fo=2, routed)           0.678    10.901    <hidden>
    SLICE_X50Y90         LUT6 (Prop_lut6_I5_O)        0.105    11.006 f  <hidden>
                         net (fo=4, routed)           0.463    11.469    <hidden>
    SLICE_X52Y89         LUT5 (Prop_lut5_I4_O)        0.105    11.574 f  <hidden>
                         net (fo=1, routed)           0.324    11.898    <hidden>
    SLICE_X53Y87         LUT6 (Prop_lut6_I5_O)        0.105    12.003 r  <hidden>
                         net (fo=32, routed)          0.972    12.975    <hidden>
    SLICE_X43Y90         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                     66.666    66.666 f  
    BSCAN_X0Y1           BSCANE2                      0.000    66.666 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.567    68.233    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    68.310 f  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.294    69.604    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X64Y102        FDRE (Prop_fdre_C_Q)         0.351    69.955 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.896    71.851    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    71.928 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.438    73.366    <hidden>
    SLICE_X43Y90         FDRE                                         r  <hidden>
                         clock pessimism              0.843    74.209    
                         clock uncertainty           -0.035    74.174    
    SLICE_X43Y90         FDRE (Setup_fdre_C_CE)      -0.168    74.006    <hidden>
  -------------------------------------------------------------------
                         required time                         74.006    
                         arrival time                         -12.975    
  -------------------------------------------------------------------
                         slack                                 61.031    

Slack (MET) :             61.031ns  (required time - arrival time)
  Source:                 top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.666ns  (top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@66.666ns - top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        5.388ns  (logic 1.112ns (20.637%)  route 4.276ns (79.363%))
  Logic Levels:           6  (LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.700ns = ( 73.366 - 66.666 ) 
    Source Clock Delay      (SCD):    7.586ns
    Clock Pessimism Removal (CPR):    0.843ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.828     1.828    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.909 f  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.405     3.314    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X64Y102        FDRE (Prop_fdre_C_Q)         0.437     3.751 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           2.200     5.951    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     6.032 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.554     7.586    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X57Y92         FDRE                                         r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y92         FDRE (Prop_fdre_C_Q)         0.348     7.934 f  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/Q
                         net (fo=6, routed)           0.659     8.593    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[4]
    SLICE_X57Y91         LUT4 (Prop_lut4_I3_O)        0.239     8.832 f  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=6, routed)           0.838     9.670    <hidden>
    SLICE_X54Y91         LUT5 (Prop_lut5_I2_O)        0.105     9.775 r  <hidden>
                         net (fo=3, routed)           0.343    10.118    <hidden>
    SLICE_X54Y90         LUT5 (Prop_lut5_I2_O)        0.105    10.223 r  <hidden>
                         net (fo=2, routed)           0.678    10.901    <hidden>
    SLICE_X50Y90         LUT6 (Prop_lut6_I5_O)        0.105    11.006 f  <hidden>
                         net (fo=4, routed)           0.463    11.469    <hidden>
    SLICE_X52Y89         LUT5 (Prop_lut5_I4_O)        0.105    11.574 f  <hidden>
                         net (fo=1, routed)           0.324    11.898    <hidden>
    SLICE_X53Y87         LUT6 (Prop_lut6_I5_O)        0.105    12.003 r  <hidden>
                         net (fo=32, routed)          0.972    12.975    <hidden>
    SLICE_X43Y90         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                     66.666    66.666 f  
    BSCAN_X0Y1           BSCANE2                      0.000    66.666 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.567    68.233    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    68.310 f  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.294    69.604    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X64Y102        FDRE (Prop_fdre_C_Q)         0.351    69.955 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.896    71.851    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    71.928 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.438    73.366    <hidden>
    SLICE_X43Y90         FDRE                                         r  <hidden>
                         clock pessimism              0.843    74.209    
                         clock uncertainty           -0.035    74.174    
    SLICE_X43Y90         FDRE (Setup_fdre_C_CE)      -0.168    74.006    <hidden>
  -------------------------------------------------------------------
                         required time                         74.006    
                         arrival time                         -12.975    
  -------------------------------------------------------------------
                         slack                                 61.031    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns - top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (58.955%)  route 0.129ns (41.045%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.350ns
    Source Clock Delay      (SCD):    3.458ns
    Clock Pessimism Removal (CPR):    0.891ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.882     0.882    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.908 f  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.581     1.489    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X64Y102        FDRE (Prop_fdre_C_Q)         0.167     1.656 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.126     2.782    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.808 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.650     3.458    <hidden>
    SLICE_X51Y89         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y89         FDRE (Prop_fdre_C_Q)         0.141     3.599 r  <hidden>
                         net (fo=4, routed)           0.129     3.729    <hidden>
    SLICE_X51Y89         LUT5 (Prop_lut5_I4_O)        0.045     3.774 r  <hidden>
                         net (fo=1, routed)           0.000     3.774    <hidden>
    SLICE_X51Y89         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.021     1.021    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.050 f  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.852     1.902    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X64Y102        FDRE (Prop_fdre_C_Q)         0.208     2.110 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.287     3.397    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     3.426 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.924     4.350    <hidden>
    SLICE_X51Y89         FDRE                                         r  <hidden>
                         clock pessimism             -0.891     3.458    
    SLICE_X51Y89         FDRE (Hold_fdre_C_D)         0.092     3.550    <hidden>
  -------------------------------------------------------------------
                         required time                         -3.550    
                         arrival time                           3.774    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_dmactive_reg/C
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_ndmreset_reg/D
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns - top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.183ns (50.766%)  route 0.177ns (49.234%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.350ns
    Source Clock Delay      (SCD):    3.457ns
    Clock Pessimism Removal (CPR):    0.892ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.882     0.882    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.908 f  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.581     1.489    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X64Y102        FDRE (Prop_fdre_C_Q)         0.167     1.656 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.126     2.782    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.808 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.649     3.457    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X59Y93         FDRE                                         r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_dmactive_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y93         FDRE (Prop_fdre_C_Q)         0.141     3.598 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_dmactive_reg/Q
                         net (fo=4, routed)           0.177     3.776    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol[0]
    SLICE_X59Y93         LUT4 (Prop_lut4_I1_O)        0.042     3.818 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_ndmreset_i_1/O
                         net (fo=1, routed)           0.000     3.818    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_ndmreset_i_1_n_0
    SLICE_X59Y93         FDRE                                         r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_ndmreset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.021     1.021    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.050 f  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.852     1.902    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X64Y102        FDRE (Prop_fdre_C_Q)         0.208     2.110 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.287     3.397    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     3.426 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.924     4.350    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X59Y93         FDRE                                         r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_ndmreset_reg/C
                         clock pessimism             -0.892     3.457    
    SLICE_X59Y93         FDRE (Hold_fdre_C_D)         0.107     3.564    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_ndmreset_reg
  -------------------------------------------------------------------
                         required time                         -3.564    
                         arrival time                           3.818    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns - top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.687%)  route 0.167ns (47.313%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.351ns
    Source Clock Delay      (SCD):    3.459ns
    Clock Pessimism Removal (CPR):    0.891ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.882     0.882    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.908 f  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.581     1.489    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X64Y102        FDRE (Prop_fdre_C_Q)         0.167     1.656 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.126     2.782    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.808 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.651     3.459    <hidden>
    SLICE_X49Y91         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y91         FDRE (Prop_fdre_C_Q)         0.141     3.600 r  <hidden>
                         net (fo=2, routed)           0.167     3.768    <hidden>
    SLICE_X49Y91         LUT5 (Prop_lut5_I4_O)        0.045     3.813 r  <hidden>
                         net (fo=1, routed)           0.000     3.813    <hidden>
    SLICE_X49Y91         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.021     1.021    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.050 f  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.852     1.902    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X64Y102        FDRE (Prop_fdre_C_Q)         0.208     2.110 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.287     3.397    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     3.426 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.925     4.351    <hidden>
    SLICE_X49Y91         FDRE                                         r  <hidden>
                         clock pessimism             -0.891     3.459    
    SLICE_X49Y91         FDRE (Hold_fdre_C_D)         0.091     3.550    <hidden>
  -------------------------------------------------------------------
                         required time                         -3.550    
                         arrival time                           3.813    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns - top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.687%)  route 0.167ns (47.313%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.350ns
    Source Clock Delay      (SCD):    3.458ns
    Clock Pessimism Removal (CPR):    0.891ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.882     0.882    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.908 f  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.581     1.489    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X64Y102        FDRE (Prop_fdre_C_Q)         0.167     1.656 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.126     2.782    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.808 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.650     3.458    <hidden>
    SLICE_X51Y89         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y89         FDRE (Prop_fdre_C_Q)         0.141     3.599 r  <hidden>
                         net (fo=5, routed)           0.167     3.767    <hidden>
    SLICE_X51Y89         LUT4 (Prop_lut4_I3_O)        0.045     3.812 r  <hidden>
                         net (fo=1, routed)           0.000     3.812    <hidden>
    SLICE_X51Y89         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.021     1.021    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.050 f  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.852     1.902    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X64Y102        FDRE (Prop_fdre_C_Q)         0.208     2.110 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.287     3.397    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     3.426 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.924     4.350    <hidden>
    SLICE_X51Y89         FDRE                                         r  <hidden>
                         clock pessimism             -0.891     3.458    
    SLICE_X51Y89         FDRE (Hold_fdre_C_D)         0.091     3.549    <hidden>
  -------------------------------------------------------------------
                         required time                         -3.549    
                         arrival time                           3.812    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns - top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.674%)  route 0.167ns (47.326%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.352ns
    Source Clock Delay      (SCD):    3.460ns
    Clock Pessimism Removal (CPR):    0.891ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.882     0.882    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.908 f  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.581     1.489    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X64Y102        FDRE (Prop_fdre_C_Q)         0.167     1.656 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.126     2.782    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.808 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.652     3.460    <hidden>
    SLICE_X49Y94         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDCE (Prop_fdce_C_Q)         0.141     3.601 r  <hidden>
                         net (fo=2, routed)           0.167     3.769    <hidden>
    SLICE_X49Y94         LUT6 (Prop_lut6_I5_O)        0.045     3.814 r  <hidden>
                         net (fo=1, routed)           0.000     3.814    <hidden>
    SLICE_X49Y94         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.021     1.021    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.050 f  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.852     1.902    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X64Y102        FDRE (Prop_fdre_C_Q)         0.208     2.110 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.287     3.397    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     3.426 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.926     4.352    <hidden>
    SLICE_X49Y94         FDCE                                         r  <hidden>
                         clock pessimism             -0.891     3.460    
    SLICE_X49Y94         FDCE (Hold_fdce_C_D)         0.091     3.551    <hidden>
  -------------------------------------------------------------------
                         required time                         -3.551    
                         arrival time                           3.814    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns - top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.565%)  route 0.174ns (45.435%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.350ns
    Source Clock Delay      (SCD):    3.458ns
    Clock Pessimism Removal (CPR):    0.891ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.882     0.882    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.908 f  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.581     1.489    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X64Y102        FDRE (Prop_fdre_C_Q)         0.167     1.656 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.126     2.782    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.808 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.650     3.458    <hidden>
    SLICE_X52Y89         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y89         FDRE (Prop_fdre_C_Q)         0.164     3.622 r  <hidden>
                         net (fo=4, routed)           0.174     3.797    <hidden>
    SLICE_X52Y89         LUT4 (Prop_lut4_I3_O)        0.045     3.842 r  <hidden>
                         net (fo=1, routed)           0.000     3.842    <hidden>
    SLICE_X52Y89         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.021     1.021    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.050 f  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.852     1.902    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X64Y102        FDRE (Prop_fdre_C_Q)         0.208     2.110 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.287     3.397    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     3.426 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.924     4.350    <hidden>
    SLICE_X52Y89         FDRE                                         r  <hidden>
                         clock pessimism             -0.891     3.458    
    SLICE_X52Y89         FDRE (Hold_fdre_C_D)         0.120     3.578    <hidden>
  -------------------------------------------------------------------
                         required time                         -3.578    
                         arrival time                           3.842    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_dmactive_reg/C
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_dmactive_reg/D
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns - top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.172%)  route 0.177ns (48.827%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.350ns
    Source Clock Delay      (SCD):    3.457ns
    Clock Pessimism Removal (CPR):    0.892ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.882     0.882    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.908 f  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.581     1.489    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X64Y102        FDRE (Prop_fdre_C_Q)         0.167     1.656 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.126     2.782    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.808 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.649     3.457    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X59Y93         FDRE                                         r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_dmactive_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y93         FDRE (Prop_fdre_C_Q)         0.141     3.598 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_dmactive_reg/Q
                         net (fo=4, routed)           0.177     3.776    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol[0]
    SLICE_X59Y93         LUT3 (Prop_lut3_I2_O)        0.045     3.821 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_dmactive_i_1/O
                         net (fo=1, routed)           0.000     3.821    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_dmactive_i_1_n_0
    SLICE_X59Y93         FDRE                                         r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_dmactive_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.021     1.021    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.050 f  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.852     1.902    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X64Y102        FDRE (Prop_fdre_C_Q)         0.208     2.110 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.287     3.397    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     3.426 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.924     4.350    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X59Y93         FDRE                                         r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_dmactive_reg/C
                         clock pessimism             -0.892     3.457    
    SLICE_X59Y93         FDRE (Hold_fdre_C_D)         0.091     3.548    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_dmactive_reg
  -------------------------------------------------------------------
                         required time                         -3.548    
                         arrival time                           3.821    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDPE clocked by top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns - top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.144%)  route 0.178ns (48.856%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.352ns
    Source Clock Delay      (SCD):    3.460ns
    Clock Pessimism Removal (CPR):    0.891ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.882     0.882    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.908 f  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.581     1.489    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X64Y102        FDRE (Prop_fdre_C_Q)         0.167     1.656 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.126     2.782    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.808 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.652     3.460    <hidden>
    SLICE_X50Y94         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y94         FDPE (Prop_fdpe_C_Q)         0.141     3.601 r  <hidden>
                         net (fo=2, routed)           0.178     3.779    <hidden>
    SLICE_X50Y94         LUT5 (Prop_lut5_I2_O)        0.045     3.824 r  <hidden>
                         net (fo=1, routed)           0.000     3.824    <hidden>
    SLICE_X50Y94         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.021     1.021    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.050 f  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.852     1.902    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X64Y102        FDRE (Prop_fdre_C_Q)         0.208     2.110 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.287     3.397    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     3.426 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.926     4.352    <hidden>
    SLICE_X50Y94         FDPE                                         r  <hidden>
                         clock pessimism             -0.891     3.460    
    SLICE_X50Y94         FDPE (Hold_fdpe_C_D)         0.091     3.551    <hidden>
  -------------------------------------------------------------------
                         required time                         -3.551    
                         arrival time                           3.824    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_dmactive_reg/C
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_hartreset_reg/D
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns - top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.892%)  route 0.179ns (49.108%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.350ns
    Source Clock Delay      (SCD):    3.457ns
    Clock Pessimism Removal (CPR):    0.892ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.882     0.882    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.908 f  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.581     1.489    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X64Y102        FDRE (Prop_fdre_C_Q)         0.167     1.656 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.126     2.782    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.808 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.649     3.457    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X59Y93         FDRE                                         r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_dmactive_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y93         FDRE (Prop_fdre_C_Q)         0.141     3.598 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_dmactive_reg/Q
                         net (fo=4, routed)           0.179     3.778    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol[0]
    SLICE_X59Y93         LUT4 (Prop_lut4_I0_O)        0.045     3.823 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_hartreset_i_1/O
                         net (fo=1, routed)           0.000     3.823    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_hartreset_i_1_n_0
    SLICE_X59Y93         FDRE                                         r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_hartreset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.021     1.021    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.050 f  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.852     1.902    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X64Y102        FDRE (Prop_fdre_C_Q)         0.208     2.110 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.287     3.397    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     3.426 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.924     4.350    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X59Y93         FDRE                                         r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_hartreset_reg/C
                         clock pessimism             -0.892     3.457    
    SLICE_X59Y93         FDRE (Hold_fdre_C_D)         0.092     3.549    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_hartreset_reg
  -------------------------------------------------------------------
                         required time                         -3.549    
                         arrival time                           3.823    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns - top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.186ns (46.971%)  route 0.210ns (53.028%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.350ns
    Source Clock Delay      (SCD):    3.458ns
    Clock Pessimism Removal (CPR):    0.891ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.882     0.882    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.908 f  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.581     1.489    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X64Y102        FDRE (Prop_fdre_C_Q)         0.167     1.656 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.126     2.782    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.808 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.650     3.458    <hidden>
    SLICE_X50Y89         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y89         FDCE (Prop_fdce_C_Q)         0.141     3.599 r  <hidden>
                         net (fo=8, routed)           0.210     3.809    <hidden>
    SLICE_X50Y89         LUT3 (Prop_lut3_I2_O)        0.045     3.854 r  <hidden>
                         net (fo=1, routed)           0.000     3.854    <hidden>
    SLICE_X50Y89         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.021     1.021    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.050 f  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.852     1.902    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X64Y102        FDRE (Prop_fdre_C_Q)         0.208     2.110 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.287     3.397    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     3.426 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.924     4.350    <hidden>
    SLICE_X50Y89         FDCE                                         r  <hidden>
                         clock pessimism             -0.891     3.458    
    SLICE_X50Y89         FDCE (Hold_fdce_C_D)         0.091     3.549    <hidden>
  -------------------------------------------------------------------
                         required time                         -3.549    
                         arrival time                           3.854    
  -------------------------------------------------------------------
                         slack                                  0.305    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
Waveform(ns):       { 0.000 33.333 }
Period(ns):         66.666
Sources:            { top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         66.666      65.666     SLICE_X56Y92  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         66.666      65.666     SLICE_X57Y92  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         66.666      65.666     SLICE_X54Y92  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         66.666      65.666     SLICE_X54Y91  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         66.666      65.666     SLICE_X57Y92  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         66.666      65.666     SLICE_X55Y91  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         66.666      65.666     SLICE_X59Y91  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         66.666      65.666     SLICE_X57Y91  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         66.666      65.666     SLICE_X59Y93  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_dmactive_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         66.666      65.666     SLICE_X59Y93  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_hartreset_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         33.333      32.833     SLICE_X56Y92  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         33.333      32.833     SLICE_X56Y92  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         33.333      32.833     SLICE_X57Y92  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         33.333      32.833     SLICE_X57Y92  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         33.333      32.833     SLICE_X54Y92  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         33.333      32.833     SLICE_X54Y92  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         33.333      32.833     SLICE_X54Y91  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         33.333      32.833     SLICE_X54Y91  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         33.333      32.833     SLICE_X57Y92  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         33.333      32.833     SLICE_X57Y92  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         33.333      32.833     SLICE_X56Y92  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         33.333      32.833     SLICE_X56Y92  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         33.333      32.833     SLICE_X57Y92  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         33.333      32.833     SLICE_X57Y92  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         33.333      32.833     SLICE_X54Y92  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         33.333      32.833     SLICE_X54Y92  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         33.333      32.833     SLICE_X54Y91  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         33.333      32.833     SLICE_X54Y91  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         33.333      32.833     SLICE_X57Y92  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         33.333      32.833     SLICE_X57Y92  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_top_clk_wiz_2
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack        8.870ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.870ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.097ns  (logic 0.433ns (39.477%)  route 0.664ns (60.523%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y55                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X40Y55         FDCE (Prop_fdce_C_Q)         0.433     0.433 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.664     1.097    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X42Y55         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X42Y55         FDCE (Setup_fdce_C_D)       -0.033     9.967    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.967    
                         arrival time                          -1.097    
  -------------------------------------------------------------------
                         slack                                  8.870    

Slack (MET) :             8.918ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.880ns  (logic 0.398ns (45.233%)  route 0.482ns (54.767%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y56                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X48Y56         FDCE (Prop_fdce_C_Q)         0.398     0.398 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.482     0.880    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X50Y58         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X50Y58         FDCE (Setup_fdce_C_D)       -0.202     9.798    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.798    
                         arrival time                          -0.880    
  -------------------------------------------------------------------
                         slack                                  8.918    

Slack (MET) :             9.055ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.736ns  (logic 0.348ns (47.258%)  route 0.388ns (52.742%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y55                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X38Y55         FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.388     0.736    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X39Y56         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X39Y56         FDCE (Setup_fdce_C_D)       -0.209     9.791    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.791    
                         arrival time                          -0.736    
  -------------------------------------------------------------------
                         slack                                  9.055    

Slack (MET) :             9.064ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.778ns  (logic 0.398ns (51.170%)  route 0.380ns (48.830%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y56                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X48Y56         FDCE (Prop_fdce_C_Q)         0.398     0.398 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.380     0.778    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X48Y57         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X48Y57         FDCE (Setup_fdce_C_D)       -0.158     9.842    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.842    
                         arrival time                          -0.778    
  -------------------------------------------------------------------
                         slack                                  9.064    

Slack (MET) :             9.122ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.803ns  (logic 0.433ns (53.915%)  route 0.370ns (46.085%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y56                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X48Y56         FDCE (Prop_fdce_C_Q)         0.433     0.433 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.370     0.803    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X51Y58         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X51Y58         FDCE (Setup_fdce_C_D)       -0.075     9.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.925    
                         arrival time                          -0.803    
  -------------------------------------------------------------------
                         slack                                  9.122    

Slack (MET) :             9.131ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.713ns  (logic 0.398ns (55.848%)  route 0.315ns (44.152%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y55                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X40Y55         FDCE (Prop_fdce_C_Q)         0.398     0.398 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.315     0.713    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X42Y55         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X42Y55         FDCE (Setup_fdce_C_D)       -0.156     9.844    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.844    
                         arrival time                          -0.713    
  -------------------------------------------------------------------
                         slack                                  9.131    

Slack (MET) :             9.173ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.794ns  (logic 0.433ns (54.552%)  route 0.361ns (45.448%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y56                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X48Y56         FDCE (Prop_fdce_C_Q)         0.433     0.433 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.361     0.794    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X48Y57         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X48Y57         FDCE (Setup_fdce_C_D)       -0.033     9.967    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.967    
                         arrival time                          -0.794    
  -------------------------------------------------------------------
                         slack                                  9.173    

Slack (MET) :             9.220ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.749ns  (logic 0.433ns (57.827%)  route 0.316ns (42.173%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y55                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X40Y55         FDCE (Prop_fdce_C_Q)         0.433     0.433 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.316     0.749    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X42Y55         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X42Y55         FDCE (Setup_fdce_C_D)       -0.031     9.969    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.969    
                         arrival time                          -0.749    
  -------------------------------------------------------------------
                         slack                                  9.220    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_out1_top_clk_wiz_2

Setup :            0  Failing Endpoints,  Worst Slack       31.757ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.757ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_top_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.036ns  (logic 0.348ns (33.598%)  route 0.688ns (66.402%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y56                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X39Y56         FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.688     1.036    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X38Y56         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X38Y56         FDCE (Setup_fdce_C_D)       -0.207    32.793    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.793    
                         arrival time                          -1.036    
  -------------------------------------------------------------------
                         slack                                 31.757    

Slack (MET) :             31.915ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_top_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.012ns  (logic 0.433ns (42.787%)  route 0.579ns (57.213%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y57                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X52Y57         FDCE (Prop_fdce_C_Q)         0.433     0.433 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.579     1.012    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X51Y56         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X51Y56         FDCE (Setup_fdce_C_D)       -0.073    32.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.927    
                         arrival time                          -1.012    
  -------------------------------------------------------------------
                         slack                                 31.915    

Slack (MET) :             32.051ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_top_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.739ns  (logic 0.348ns (47.063%)  route 0.391ns (52.937%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y56                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X39Y56         FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.391     0.739    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X38Y55         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X38Y55         FDCE (Setup_fdce_C_D)       -0.210    32.790    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.790    
                         arrival time                          -0.739    
  -------------------------------------------------------------------
                         slack                                 32.051    

Slack (MET) :             32.081ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_top_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.759ns  (logic 0.398ns (52.467%)  route 0.361ns (47.533%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y57                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X48Y57         FDCE (Prop_fdce_C_Q)         0.398     0.398 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.361     0.759    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X48Y56         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X48Y56         FDCE (Setup_fdce_C_D)       -0.160    32.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.840    
                         arrival time                          -0.759    
  -------------------------------------------------------------------
                         slack                                 32.081    

Slack (MET) :             32.087ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_top_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.840ns  (logic 0.379ns (45.096%)  route 0.461ns (54.904%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y56                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X39Y56         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.461     0.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X38Y56         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X38Y56         FDCE (Setup_fdce_C_D)       -0.073    32.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.927    
                         arrival time                          -0.840    
  -------------------------------------------------------------------
                         slack                                 32.087    

Slack (MET) :             32.088ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_top_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.837ns  (logic 0.379ns (45.305%)  route 0.458ns (54.695%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y58                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X51Y58         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.458     0.837    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X51Y56         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X51Y56         FDCE (Setup_fdce_C_D)       -0.075    32.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.925    
                         arrival time                          -0.837    
  -------------------------------------------------------------------
                         slack                                 32.088    

Slack (MET) :             32.147ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_top_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.824ns  (logic 0.433ns (52.552%)  route 0.391ns (47.448%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y57                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X48Y57         FDCE (Prop_fdce_C_Q)         0.433     0.433 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.391     0.824    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X48Y56         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X48Y56         FDCE (Setup_fdce_C_D)       -0.029    32.971    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.971    
                         arrival time                          -0.824    
  -------------------------------------------------------------------
                         slack                                 32.147    

Slack (MET) :             32.173ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_top_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.752ns  (logic 0.379ns (50.380%)  route 0.373ns (49.620%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y56                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X39Y56         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.373     0.752    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X38Y56         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X38Y56         FDCE (Setup_fdce_C_D)       -0.075    32.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.925    
                         arrival time                          -0.752    
  -------------------------------------------------------------------
                         slack                                 32.173    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_top_clk_wiz_2
  To Clock:  clk_out1_top_clk_wiz_2

Setup :            0  Failing Endpoints,  Worst Slack        3.689ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.397ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.689ns  (required time - arrival time)
  Source:                 top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/mmio_subsystem_1/inst/emperor_uart/core/rx_fifo/rf/r_reg_array_reg[5][0]/CLR
                            (recovery check against rising-edge clock clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_top_clk_wiz_2 rise@10.000ns - clk_out1_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        5.962ns  (logic 0.484ns (8.117%)  route 5.478ns (91.883%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.160ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.317 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.793    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.712 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.552    -1.160    top_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X55Y89         FDRE                                         r  top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y89         FDRE (Prop_fdre_C_Q)         0.379    -0.781 r  top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.473    -0.309    top_i/mmio_subsystem_1/inst/emperor_uart/core/tx_fifo/rf/arst_n
    SLICE_X53Y89         LUT1 (Prop_lut1_I0_O)        0.105    -0.204 f  top_i/mmio_subsystem_1/inst/emperor_uart/core/tx_fifo/rf/FSM_onehot_r_state[0]_i_1/O
                         net (fo=526, routed)         5.006     4.802    top_i/mmio_subsystem_1/inst/emperor_uart/core/rx_fifo/rf/r_reg_array_reg[0][7]_0
    SLICE_X13Y94         FDCE                                         f  top_i/mmio_subsystem_1/inst/emperor_uart/core/rx_fifo/rf/r_reg_array_reg[5][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    R3                                                0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850    10.850 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.854    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399     5.455 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     6.907    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     6.984 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.528     8.512    top_i/mmio_subsystem_1/inst/emperor_uart/core/rx_fifo/rf/aclk
    SLICE_X13Y94         FDCE                                         r  top_i/mmio_subsystem_1/inst/emperor_uart/core/rx_fifo/rf/r_reg_array_reg[5][0]/C
                         clock pessimism              0.376     8.889    
                         clock uncertainty           -0.066     8.822    
    SLICE_X13Y94         FDCE (Recov_fdce_C_CLR)     -0.331     8.491    top_i/mmio_subsystem_1/inst/emperor_uart/core/rx_fifo/rf/r_reg_array_reg[5][0]
  -------------------------------------------------------------------
                         required time                          8.491    
                         arrival time                          -4.802    
  -------------------------------------------------------------------
                         slack                                  3.689    

Slack (MET) :             3.689ns  (required time - arrival time)
  Source:                 top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/mmio_subsystem_1/inst/emperor_uart/core/rx_fifo/rf/r_reg_array_reg[5][4]/CLR
                            (recovery check against rising-edge clock clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_top_clk_wiz_2 rise@10.000ns - clk_out1_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        5.962ns  (logic 0.484ns (8.117%)  route 5.478ns (91.883%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.160ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.317 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.793    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.712 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.552    -1.160    top_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X55Y89         FDRE                                         r  top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y89         FDRE (Prop_fdre_C_Q)         0.379    -0.781 r  top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.473    -0.309    top_i/mmio_subsystem_1/inst/emperor_uart/core/tx_fifo/rf/arst_n
    SLICE_X53Y89         LUT1 (Prop_lut1_I0_O)        0.105    -0.204 f  top_i/mmio_subsystem_1/inst/emperor_uart/core/tx_fifo/rf/FSM_onehot_r_state[0]_i_1/O
                         net (fo=526, routed)         5.006     4.802    top_i/mmio_subsystem_1/inst/emperor_uart/core/rx_fifo/rf/r_reg_array_reg[0][7]_0
    SLICE_X13Y94         FDCE                                         f  top_i/mmio_subsystem_1/inst/emperor_uart/core/rx_fifo/rf/r_reg_array_reg[5][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    R3                                                0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850    10.850 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.854    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399     5.455 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     6.907    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     6.984 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.528     8.512    top_i/mmio_subsystem_1/inst/emperor_uart/core/rx_fifo/rf/aclk
    SLICE_X13Y94         FDCE                                         r  top_i/mmio_subsystem_1/inst/emperor_uart/core/rx_fifo/rf/r_reg_array_reg[5][4]/C
                         clock pessimism              0.376     8.889    
                         clock uncertainty           -0.066     8.822    
    SLICE_X13Y94         FDCE (Recov_fdce_C_CLR)     -0.331     8.491    top_i/mmio_subsystem_1/inst/emperor_uart/core/rx_fifo/rf/r_reg_array_reg[5][4]
  -------------------------------------------------------------------
                         required time                          8.491    
                         arrival time                          -4.802    
  -------------------------------------------------------------------
                         slack                                  3.689    

Slack (MET) :             3.689ns  (required time - arrival time)
  Source:                 top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/mmio_subsystem_1/inst/emperor_uart/core/rx_fifo/rf/r_reg_array_reg[5][5]/CLR
                            (recovery check against rising-edge clock clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_top_clk_wiz_2 rise@10.000ns - clk_out1_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        5.962ns  (logic 0.484ns (8.117%)  route 5.478ns (91.883%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.160ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.317 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.793    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.712 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.552    -1.160    top_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X55Y89         FDRE                                         r  top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y89         FDRE (Prop_fdre_C_Q)         0.379    -0.781 r  top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.473    -0.309    top_i/mmio_subsystem_1/inst/emperor_uart/core/tx_fifo/rf/arst_n
    SLICE_X53Y89         LUT1 (Prop_lut1_I0_O)        0.105    -0.204 f  top_i/mmio_subsystem_1/inst/emperor_uart/core/tx_fifo/rf/FSM_onehot_r_state[0]_i_1/O
                         net (fo=526, routed)         5.006     4.802    top_i/mmio_subsystem_1/inst/emperor_uart/core/rx_fifo/rf/r_reg_array_reg[0][7]_0
    SLICE_X13Y94         FDCE                                         f  top_i/mmio_subsystem_1/inst/emperor_uart/core/rx_fifo/rf/r_reg_array_reg[5][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    R3                                                0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850    10.850 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.854    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399     5.455 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     6.907    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     6.984 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.528     8.512    top_i/mmio_subsystem_1/inst/emperor_uart/core/rx_fifo/rf/aclk
    SLICE_X13Y94         FDCE                                         r  top_i/mmio_subsystem_1/inst/emperor_uart/core/rx_fifo/rf/r_reg_array_reg[5][5]/C
                         clock pessimism              0.376     8.889    
                         clock uncertainty           -0.066     8.822    
    SLICE_X13Y94         FDCE (Recov_fdce_C_CLR)     -0.331     8.491    top_i/mmio_subsystem_1/inst/emperor_uart/core/rx_fifo/rf/r_reg_array_reg[5][5]
  -------------------------------------------------------------------
                         required time                          8.491    
                         arrival time                          -4.802    
  -------------------------------------------------------------------
                         slack                                  3.689    

Slack (MET) :             3.689ns  (required time - arrival time)
  Source:                 top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/mmio_subsystem_1/inst/emperor_uart/core/rx_fifo/rf/r_reg_array_reg[5][6]/CLR
                            (recovery check against rising-edge clock clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_top_clk_wiz_2 rise@10.000ns - clk_out1_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        5.962ns  (logic 0.484ns (8.117%)  route 5.478ns (91.883%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.160ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.317 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.793    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.712 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.552    -1.160    top_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X55Y89         FDRE                                         r  top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y89         FDRE (Prop_fdre_C_Q)         0.379    -0.781 r  top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.473    -0.309    top_i/mmio_subsystem_1/inst/emperor_uart/core/tx_fifo/rf/arst_n
    SLICE_X53Y89         LUT1 (Prop_lut1_I0_O)        0.105    -0.204 f  top_i/mmio_subsystem_1/inst/emperor_uart/core/tx_fifo/rf/FSM_onehot_r_state[0]_i_1/O
                         net (fo=526, routed)         5.006     4.802    top_i/mmio_subsystem_1/inst/emperor_uart/core/rx_fifo/rf/r_reg_array_reg[0][7]_0
    SLICE_X13Y94         FDCE                                         f  top_i/mmio_subsystem_1/inst/emperor_uart/core/rx_fifo/rf/r_reg_array_reg[5][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    R3                                                0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850    10.850 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.854    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399     5.455 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     6.907    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     6.984 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.528     8.512    top_i/mmio_subsystem_1/inst/emperor_uart/core/rx_fifo/rf/aclk
    SLICE_X13Y94         FDCE                                         r  top_i/mmio_subsystem_1/inst/emperor_uart/core/rx_fifo/rf/r_reg_array_reg[5][6]/C
                         clock pessimism              0.376     8.889    
                         clock uncertainty           -0.066     8.822    
    SLICE_X13Y94         FDCE (Recov_fdce_C_CLR)     -0.331     8.491    top_i/mmio_subsystem_1/inst/emperor_uart/core/rx_fifo/rf/r_reg_array_reg[5][6]
  -------------------------------------------------------------------
                         required time                          8.491    
                         arrival time                          -4.802    
  -------------------------------------------------------------------
                         slack                                  3.689    

Slack (MET) :             3.728ns  (required time - arrival time)
  Source:                 top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/mmio_subsystem_1/inst/emperor_uart/core/rx_fifo/rf/r_reg_array_reg[13][4]/CLR
                            (recovery check against rising-edge clock clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_top_clk_wiz_2 rise@10.000ns - clk_out1_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        5.962ns  (logic 0.484ns (8.117%)  route 5.478ns (91.883%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.160ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.317 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.793    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.712 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.552    -1.160    top_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X55Y89         FDRE                                         r  top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y89         FDRE (Prop_fdre_C_Q)         0.379    -0.781 r  top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.473    -0.309    top_i/mmio_subsystem_1/inst/emperor_uart/core/tx_fifo/rf/arst_n
    SLICE_X53Y89         LUT1 (Prop_lut1_I0_O)        0.105    -0.204 f  top_i/mmio_subsystem_1/inst/emperor_uart/core/tx_fifo/rf/FSM_onehot_r_state[0]_i_1/O
                         net (fo=526, routed)         5.006     4.802    top_i/mmio_subsystem_1/inst/emperor_uart/core/rx_fifo/rf/r_reg_array_reg[0][7]_0
    SLICE_X12Y94         FDCE                                         f  top_i/mmio_subsystem_1/inst/emperor_uart/core/rx_fifo/rf/r_reg_array_reg[13][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    R3                                                0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850    10.850 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.854    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399     5.455 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     6.907    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     6.984 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.528     8.512    top_i/mmio_subsystem_1/inst/emperor_uart/core/rx_fifo/rf/aclk
    SLICE_X12Y94         FDCE                                         r  top_i/mmio_subsystem_1/inst/emperor_uart/core/rx_fifo/rf/r_reg_array_reg[13][4]/C
                         clock pessimism              0.376     8.889    
                         clock uncertainty           -0.066     8.822    
    SLICE_X12Y94         FDCE (Recov_fdce_C_CLR)     -0.292     8.530    top_i/mmio_subsystem_1/inst/emperor_uart/core/rx_fifo/rf/r_reg_array_reg[13][4]
  -------------------------------------------------------------------
                         required time                          8.530    
                         arrival time                          -4.802    
  -------------------------------------------------------------------
                         slack                                  3.728    

Slack (MET) :             3.728ns  (required time - arrival time)
  Source:                 top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/mmio_subsystem_1/inst/emperor_uart/core/rx_fifo/rf/r_reg_array_reg[13][5]/CLR
                            (recovery check against rising-edge clock clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_top_clk_wiz_2 rise@10.000ns - clk_out1_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        5.962ns  (logic 0.484ns (8.117%)  route 5.478ns (91.883%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.160ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.317 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.793    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.712 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.552    -1.160    top_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X55Y89         FDRE                                         r  top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y89         FDRE (Prop_fdre_C_Q)         0.379    -0.781 r  top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.473    -0.309    top_i/mmio_subsystem_1/inst/emperor_uart/core/tx_fifo/rf/arst_n
    SLICE_X53Y89         LUT1 (Prop_lut1_I0_O)        0.105    -0.204 f  top_i/mmio_subsystem_1/inst/emperor_uart/core/tx_fifo/rf/FSM_onehot_r_state[0]_i_1/O
                         net (fo=526, routed)         5.006     4.802    top_i/mmio_subsystem_1/inst/emperor_uart/core/rx_fifo/rf/r_reg_array_reg[0][7]_0
    SLICE_X12Y94         FDCE                                         f  top_i/mmio_subsystem_1/inst/emperor_uart/core/rx_fifo/rf/r_reg_array_reg[13][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    R3                                                0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850    10.850 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.854    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399     5.455 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     6.907    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     6.984 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.528     8.512    top_i/mmio_subsystem_1/inst/emperor_uart/core/rx_fifo/rf/aclk
    SLICE_X12Y94         FDCE                                         r  top_i/mmio_subsystem_1/inst/emperor_uart/core/rx_fifo/rf/r_reg_array_reg[13][5]/C
                         clock pessimism              0.376     8.889    
                         clock uncertainty           -0.066     8.822    
    SLICE_X12Y94         FDCE (Recov_fdce_C_CLR)     -0.292     8.530    top_i/mmio_subsystem_1/inst/emperor_uart/core/rx_fifo/rf/r_reg_array_reg[13][5]
  -------------------------------------------------------------------
                         required time                          8.530    
                         arrival time                          -4.802    
  -------------------------------------------------------------------
                         slack                                  3.728    

Slack (MET) :             3.728ns  (required time - arrival time)
  Source:                 top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/mmio_subsystem_1/inst/emperor_uart/core/rx_fifo/rf/r_reg_array_reg[13][6]/CLR
                            (recovery check against rising-edge clock clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_top_clk_wiz_2 rise@10.000ns - clk_out1_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        5.962ns  (logic 0.484ns (8.117%)  route 5.478ns (91.883%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.160ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.317 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.793    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.712 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.552    -1.160    top_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X55Y89         FDRE                                         r  top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y89         FDRE (Prop_fdre_C_Q)         0.379    -0.781 r  top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.473    -0.309    top_i/mmio_subsystem_1/inst/emperor_uart/core/tx_fifo/rf/arst_n
    SLICE_X53Y89         LUT1 (Prop_lut1_I0_O)        0.105    -0.204 f  top_i/mmio_subsystem_1/inst/emperor_uart/core/tx_fifo/rf/FSM_onehot_r_state[0]_i_1/O
                         net (fo=526, routed)         5.006     4.802    top_i/mmio_subsystem_1/inst/emperor_uart/core/rx_fifo/rf/r_reg_array_reg[0][7]_0
    SLICE_X12Y94         FDCE                                         f  top_i/mmio_subsystem_1/inst/emperor_uart/core/rx_fifo/rf/r_reg_array_reg[13][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    R3                                                0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850    10.850 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.854    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399     5.455 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     6.907    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     6.984 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.528     8.512    top_i/mmio_subsystem_1/inst/emperor_uart/core/rx_fifo/rf/aclk
    SLICE_X12Y94         FDCE                                         r  top_i/mmio_subsystem_1/inst/emperor_uart/core/rx_fifo/rf/r_reg_array_reg[13][6]/C
                         clock pessimism              0.376     8.889    
                         clock uncertainty           -0.066     8.822    
    SLICE_X12Y94         FDCE (Recov_fdce_C_CLR)     -0.292     8.530    top_i/mmio_subsystem_1/inst/emperor_uart/core/rx_fifo/rf/r_reg_array_reg[13][6]
  -------------------------------------------------------------------
                         required time                          8.530    
                         arrival time                          -4.802    
  -------------------------------------------------------------------
                         slack                                  3.728    

Slack (MET) :             3.728ns  (required time - arrival time)
  Source:                 top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/mmio_subsystem_1/inst/emperor_uart/core/rx_fifo/rf/r_reg_array_reg[13][7]/CLR
                            (recovery check against rising-edge clock clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_top_clk_wiz_2 rise@10.000ns - clk_out1_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        5.962ns  (logic 0.484ns (8.117%)  route 5.478ns (91.883%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.160ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.317 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.793    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.712 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.552    -1.160    top_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X55Y89         FDRE                                         r  top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y89         FDRE (Prop_fdre_C_Q)         0.379    -0.781 r  top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.473    -0.309    top_i/mmio_subsystem_1/inst/emperor_uart/core/tx_fifo/rf/arst_n
    SLICE_X53Y89         LUT1 (Prop_lut1_I0_O)        0.105    -0.204 f  top_i/mmio_subsystem_1/inst/emperor_uart/core/tx_fifo/rf/FSM_onehot_r_state[0]_i_1/O
                         net (fo=526, routed)         5.006     4.802    top_i/mmio_subsystem_1/inst/emperor_uart/core/rx_fifo/rf/r_reg_array_reg[0][7]_0
    SLICE_X12Y94         FDCE                                         f  top_i/mmio_subsystem_1/inst/emperor_uart/core/rx_fifo/rf/r_reg_array_reg[13][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    R3                                                0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850    10.850 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.854    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399     5.455 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     6.907    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     6.984 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.528     8.512    top_i/mmio_subsystem_1/inst/emperor_uart/core/rx_fifo/rf/aclk
    SLICE_X12Y94         FDCE                                         r  top_i/mmio_subsystem_1/inst/emperor_uart/core/rx_fifo/rf/r_reg_array_reg[13][7]/C
                         clock pessimism              0.376     8.889    
                         clock uncertainty           -0.066     8.822    
    SLICE_X12Y94         FDCE (Recov_fdce_C_CLR)     -0.292     8.530    top_i/mmio_subsystem_1/inst/emperor_uart/core/rx_fifo/rf/r_reg_array_reg[13][7]
  -------------------------------------------------------------------
                         required time                          8.530    
                         arrival time                          -4.802    
  -------------------------------------------------------------------
                         slack                                  3.728    

Slack (MET) :             3.762ns  (required time - arrival time)
  Source:                 top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/mmio_subsystem_1/inst/emperor_uart/core/rx_fifo/rf/r_reg_array_reg[13][0]/CLR
                            (recovery check against rising-edge clock clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_top_clk_wiz_2 rise@10.000ns - clk_out1_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        5.962ns  (logic 0.484ns (8.117%)  route 5.478ns (91.883%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.160ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.317 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.793    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.712 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.552    -1.160    top_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X55Y89         FDRE                                         r  top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y89         FDRE (Prop_fdre_C_Q)         0.379    -0.781 r  top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.473    -0.309    top_i/mmio_subsystem_1/inst/emperor_uart/core/tx_fifo/rf/arst_n
    SLICE_X53Y89         LUT1 (Prop_lut1_I0_O)        0.105    -0.204 f  top_i/mmio_subsystem_1/inst/emperor_uart/core/tx_fifo/rf/FSM_onehot_r_state[0]_i_1/O
                         net (fo=526, routed)         5.006     4.802    top_i/mmio_subsystem_1/inst/emperor_uart/core/rx_fifo/rf/r_reg_array_reg[0][7]_0
    SLICE_X12Y94         FDCE                                         f  top_i/mmio_subsystem_1/inst/emperor_uart/core/rx_fifo/rf/r_reg_array_reg[13][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    R3                                                0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850    10.850 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.854    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399     5.455 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     6.907    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     6.984 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.528     8.512    top_i/mmio_subsystem_1/inst/emperor_uart/core/rx_fifo/rf/aclk
    SLICE_X12Y94         FDCE                                         r  top_i/mmio_subsystem_1/inst/emperor_uart/core/rx_fifo/rf/r_reg_array_reg[13][0]/C
                         clock pessimism              0.376     8.889    
                         clock uncertainty           -0.066     8.822    
    SLICE_X12Y94         FDCE (Recov_fdce_C_CLR)     -0.258     8.564    top_i/mmio_subsystem_1/inst/emperor_uart/core/rx_fifo/rf/r_reg_array_reg[13][0]
  -------------------------------------------------------------------
                         required time                          8.564    
                         arrival time                          -4.802    
  -------------------------------------------------------------------
                         slack                                  3.762    

Slack (MET) :             3.762ns  (required time - arrival time)
  Source:                 top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/mmio_subsystem_1/inst/emperor_uart/core/rx_fifo/rf/r_reg_array_reg[13][1]/CLR
                            (recovery check against rising-edge clock clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_top_clk_wiz_2 rise@10.000ns - clk_out1_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        5.962ns  (logic 0.484ns (8.117%)  route 5.478ns (91.883%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.160ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.317 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.793    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.712 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.552    -1.160    top_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X55Y89         FDRE                                         r  top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y89         FDRE (Prop_fdre_C_Q)         0.379    -0.781 r  top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.473    -0.309    top_i/mmio_subsystem_1/inst/emperor_uart/core/tx_fifo/rf/arst_n
    SLICE_X53Y89         LUT1 (Prop_lut1_I0_O)        0.105    -0.204 f  top_i/mmio_subsystem_1/inst/emperor_uart/core/tx_fifo/rf/FSM_onehot_r_state[0]_i_1/O
                         net (fo=526, routed)         5.006     4.802    top_i/mmio_subsystem_1/inst/emperor_uart/core/rx_fifo/rf/r_reg_array_reg[0][7]_0
    SLICE_X12Y94         FDCE                                         f  top_i/mmio_subsystem_1/inst/emperor_uart/core/rx_fifo/rf/r_reg_array_reg[13][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    R3                                                0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850    10.850 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.854    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399     5.455 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     6.907    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     6.984 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.528     8.512    top_i/mmio_subsystem_1/inst/emperor_uart/core/rx_fifo/rf/aclk
    SLICE_X12Y94         FDCE                                         r  top_i/mmio_subsystem_1/inst/emperor_uart/core/rx_fifo/rf/r_reg_array_reg[13][1]/C
                         clock pessimism              0.376     8.889    
                         clock uncertainty           -0.066     8.822    
    SLICE_X12Y94         FDCE (Recov_fdce_C_CLR)     -0.258     8.564    top_i/mmio_subsystem_1/inst/emperor_uart/core/rx_fifo/rf/r_reg_array_reg[13][1]
  -------------------------------------------------------------------
                         required time                          8.564    
                         arrival time                          -4.802    
  -------------------------------------------------------------------
                         slack                                  3.762    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_clk_wiz_2 rise@0.000ns - clk_out1_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.866%)  route 0.180ns (56.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.408ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.713 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.182    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.156 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        0.683    -0.473    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X37Y53         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y53         FDPE (Prop_fdpe_C_Q)         0.141    -0.332 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.180    -0.152    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X37Y55         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.431 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.852    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.823 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        0.959    -0.865    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X37Y55         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.408    -0.457    
    SLICE_X37Y55         FDCE (Remov_fdce_C_CLR)     -0.092    -0.549    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.549    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_clk_wiz_2 rise@0.000ns - clk_out1_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.866%)  route 0.180ns (56.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.408ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.713 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.182    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.156 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        0.683    -0.473    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X37Y53         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y53         FDPE (Prop_fdpe_C_Q)         0.141    -0.332 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.180    -0.152    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X37Y55         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.431 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.852    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.823 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        0.959    -0.865    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X37Y55         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.408    -0.457    
    SLICE_X37Y55         FDCE (Remov_fdce_C_CLR)     -0.092    -0.549    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.549    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_clk_wiz_2 rise@0.000ns - clk_out1_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.866%)  route 0.180ns (56.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.408ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.713 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.182    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.156 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        0.683    -0.473    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X37Y53         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y53         FDPE (Prop_fdpe_C_Q)         0.141    -0.332 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.180    -0.152    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X37Y55         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.431 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.852    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.823 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        0.959    -0.865    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X37Y55         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.408    -0.457    
    SLICE_X37Y55         FDCE (Remov_fdce_C_CLR)     -0.092    -0.549    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.549    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_clk_wiz_2 rise@0.000ns - clk_out1_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.866%)  route 0.180ns (56.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.408ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.713 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.182    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.156 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        0.683    -0.473    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X37Y53         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y53         FDPE (Prop_fdpe_C_Q)         0.141    -0.332 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.180    -0.152    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X37Y55         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.431 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.852    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.823 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        0.959    -0.865    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X37Y55         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.408    -0.457    
    SLICE_X37Y55         FDCE (Remov_fdce_C_CLR)     -0.092    -0.549    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.549    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_clk_wiz_2 rise@0.000ns - clk_out1_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.866%)  route 0.180ns (56.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.408ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.713 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.182    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.156 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        0.683    -0.473    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X37Y53         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y53         FDPE (Prop_fdpe_C_Q)         0.141    -0.332 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.180    -0.152    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X37Y55         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.431 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.852    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.823 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        0.959    -0.865    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X37Y55         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.408    -0.457    
    SLICE_X37Y55         FDCE (Remov_fdce_C_CLR)     -0.092    -0.549    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.549    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_clk_wiz_2 rise@0.000ns - clk_out1_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.866%)  route 0.180ns (56.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.408ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.713 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.182    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.156 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        0.683    -0.473    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X37Y53         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y53         FDPE (Prop_fdpe_C_Q)         0.141    -0.332 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.180    -0.152    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X37Y55         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.431 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.852    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.823 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        0.959    -0.865    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X37Y55         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.408    -0.457    
    SLICE_X37Y55         FDCE (Remov_fdce_C_CLR)     -0.092    -0.549    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.549    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_clk_wiz_2 rise@0.000ns - clk_out1_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.072%)  route 0.220ns (60.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.430ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.713 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.182    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.156 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        0.685    -0.471    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X32Y53         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y53         FDCE (Prop_fdce_C_Q)         0.141    -0.330 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.220    -0.110    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X31Y54         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.431 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.852    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.823 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        0.962    -0.862    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLICE_X31Y54         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism              0.430    -0.432    
    SLICE_X31Y54         FDCE (Remov_fdce_C_CLR)     -0.092    -0.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.110    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_clk_wiz_2 rise@0.000ns - clk_out1_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.164ns (42.770%)  route 0.219ns (57.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.713 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.182    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.156 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        0.652    -0.504    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X46Y55         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y55         FDPE (Prop_fdpe_C_Q)         0.164    -0.340 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.219    -0.121    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X46Y56         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.431 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.852    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.823 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        0.926    -0.898    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X46Y56         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/C
                         clock pessimism              0.410    -0.488    
    SLICE_X46Y56         FDCE (Remov_fdce_C_CLR)     -0.067    -0.555    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                          0.555    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_clk_wiz_2 rise@0.000ns - clk_out1_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.164ns (42.770%)  route 0.219ns (57.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.713 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.182    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.156 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        0.652    -0.504    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X46Y55         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y55         FDPE (Prop_fdpe_C_Q)         0.164    -0.340 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.219    -0.121    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X46Y56         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.431 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.852    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.823 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        0.926    -0.898    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X46Y56         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/C
                         clock pessimism              0.410    -0.488    
    SLICE_X46Y56         FDCE (Remov_fdce_C_CLR)     -0.067    -0.555    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                          0.555    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_clk_wiz_2 rise@0.000ns - clk_out1_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.164ns (42.770%)  route 0.219ns (57.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.713 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.182    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.156 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        0.652    -0.504    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X46Y55         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y55         FDPE (Prop_fdpe_C_Q)         0.164    -0.340 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.219    -0.121    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X46Y56         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.431 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.852    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.823 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        0.926    -0.898    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X46Y56         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/C
                         clock pessimism              0.410    -0.488    
    SLICE_X46Y56         FDCE (Remov_fdce_C_CLR)     -0.067    -0.555    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                          0.555    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.434    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       29.455ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.362ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.455ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.919ns  (logic 0.880ns (30.145%)  route 2.039ns (69.855%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.823ns = ( 36.823 - 33.000 ) 
    Source Clock Delay      (SCD):    4.439ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.565     2.565    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.646 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.793     4.439    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X24Y47         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y47         FDRE (Prop_fdre_C_Q)         0.379     4.818 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.698     5.515    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X24Y47         LUT6 (Prop_lut6_I3_O)        0.105     5.620 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.614     6.235    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X24Y49         LUT4 (Prop_lut4_I3_O)        0.128     6.363 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.347     6.710    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X24Y50         LUT1 (Prop_lut1_I0_O)        0.268     6.978 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.380     7.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X24Y52         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.225    35.225    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    35.302 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.521    36.823    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X24Y52         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.357    37.180    
                         clock uncertainty           -0.035    37.144    
    SLICE_X24Y52         FDCE (Recov_fdce_C_CLR)     -0.331    36.813    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         36.813    
                         arrival time                          -7.358    
  -------------------------------------------------------------------
                         slack                                 29.455    

Slack (MET) :             29.455ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.919ns  (logic 0.880ns (30.145%)  route 2.039ns (69.855%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.823ns = ( 36.823 - 33.000 ) 
    Source Clock Delay      (SCD):    4.439ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.565     2.565    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.646 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.793     4.439    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X24Y47         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y47         FDRE (Prop_fdre_C_Q)         0.379     4.818 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.698     5.515    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X24Y47         LUT6 (Prop_lut6_I3_O)        0.105     5.620 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.614     6.235    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X24Y49         LUT4 (Prop_lut4_I3_O)        0.128     6.363 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.347     6.710    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X24Y50         LUT1 (Prop_lut1_I0_O)        0.268     6.978 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.380     7.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X24Y52         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.225    35.225    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    35.302 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.521    36.823    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X24Y52         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.357    37.180    
                         clock uncertainty           -0.035    37.144    
    SLICE_X24Y52         FDCE (Recov_fdce_C_CLR)     -0.331    36.813    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         36.813    
                         arrival time                          -7.358    
  -------------------------------------------------------------------
                         slack                                 29.455    

Slack (MET) :             29.455ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.919ns  (logic 0.880ns (30.145%)  route 2.039ns (69.855%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.823ns = ( 36.823 - 33.000 ) 
    Source Clock Delay      (SCD):    4.439ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.565     2.565    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.646 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.793     4.439    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X24Y47         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y47         FDRE (Prop_fdre_C_Q)         0.379     4.818 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.698     5.515    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X24Y47         LUT6 (Prop_lut6_I3_O)        0.105     5.620 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.614     6.235    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X24Y49         LUT4 (Prop_lut4_I3_O)        0.128     6.363 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.347     6.710    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X24Y50         LUT1 (Prop_lut1_I0_O)        0.268     6.978 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.380     7.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X24Y52         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.225    35.225    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    35.302 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.521    36.823    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X24Y52         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.357    37.180    
                         clock uncertainty           -0.035    37.144    
    SLICE_X24Y52         FDCE (Recov_fdce_C_CLR)     -0.331    36.813    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         36.813    
                         arrival time                          -7.358    
  -------------------------------------------------------------------
                         slack                                 29.455    

Slack (MET) :             29.455ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.919ns  (logic 0.880ns (30.145%)  route 2.039ns (69.855%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.823ns = ( 36.823 - 33.000 ) 
    Source Clock Delay      (SCD):    4.439ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.565     2.565    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.646 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.793     4.439    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X24Y47         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y47         FDRE (Prop_fdre_C_Q)         0.379     4.818 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.698     5.515    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X24Y47         LUT6 (Prop_lut6_I3_O)        0.105     5.620 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.614     6.235    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X24Y49         LUT4 (Prop_lut4_I3_O)        0.128     6.363 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.347     6.710    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X24Y50         LUT1 (Prop_lut1_I0_O)        0.268     6.978 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.380     7.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X24Y52         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.225    35.225    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    35.302 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.521    36.823    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X24Y52         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.357    37.180    
                         clock uncertainty           -0.035    37.144    
    SLICE_X24Y52         FDCE (Recov_fdce_C_CLR)     -0.331    36.813    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         36.813    
                         arrival time                          -7.358    
  -------------------------------------------------------------------
                         slack                                 29.455    

Slack (MET) :             29.455ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.919ns  (logic 0.880ns (30.145%)  route 2.039ns (69.855%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.823ns = ( 36.823 - 33.000 ) 
    Source Clock Delay      (SCD):    4.439ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.565     2.565    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.646 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.793     4.439    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X24Y47         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y47         FDRE (Prop_fdre_C_Q)         0.379     4.818 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.698     5.515    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X24Y47         LUT6 (Prop_lut6_I3_O)        0.105     5.620 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.614     6.235    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X24Y49         LUT4 (Prop_lut4_I3_O)        0.128     6.363 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.347     6.710    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X24Y50         LUT1 (Prop_lut1_I0_O)        0.268     6.978 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.380     7.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X24Y52         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.225    35.225    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    35.302 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.521    36.823    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X24Y52         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.357    37.180    
                         clock uncertainty           -0.035    37.144    
    SLICE_X24Y52         FDCE (Recov_fdce_C_CLR)     -0.331    36.813    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         36.813    
                         arrival time                          -7.358    
  -------------------------------------------------------------------
                         slack                                 29.455    

Slack (MET) :             29.459ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.916ns  (logic 0.880ns (30.183%)  route 2.036ns (69.817%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.823ns = ( 36.823 - 33.000 ) 
    Source Clock Delay      (SCD):    4.439ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.565     2.565    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.646 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.793     4.439    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X24Y47         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y47         FDRE (Prop_fdre_C_Q)         0.379     4.818 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.698     5.515    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X24Y47         LUT6 (Prop_lut6_I3_O)        0.105     5.620 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.614     6.235    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X24Y49         LUT4 (Prop_lut4_I3_O)        0.128     6.363 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.347     6.710    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X24Y50         LUT1 (Prop_lut1_I0_O)        0.268     6.978 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.376     7.354    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X25Y52         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.225    35.225    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    35.302 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.521    36.823    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X25Y52         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.357    37.180    
                         clock uncertainty           -0.035    37.144    
    SLICE_X25Y52         FDCE (Recov_fdce_C_CLR)     -0.331    36.813    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         36.813    
                         arrival time                          -7.354    
  -------------------------------------------------------------------
                         slack                                 29.459    

Slack (MET) :             29.459ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.916ns  (logic 0.880ns (30.183%)  route 2.036ns (69.817%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.823ns = ( 36.823 - 33.000 ) 
    Source Clock Delay      (SCD):    4.439ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.565     2.565    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.646 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.793     4.439    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X24Y47         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y47         FDRE (Prop_fdre_C_Q)         0.379     4.818 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.698     5.515    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X24Y47         LUT6 (Prop_lut6_I3_O)        0.105     5.620 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.614     6.235    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X24Y49         LUT4 (Prop_lut4_I3_O)        0.128     6.363 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.347     6.710    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X24Y50         LUT1 (Prop_lut1_I0_O)        0.268     6.978 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.376     7.354    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X25Y52         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.225    35.225    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    35.302 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.521    36.823    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X25Y52         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.357    37.180    
                         clock uncertainty           -0.035    37.144    
    SLICE_X25Y52         FDCE (Recov_fdce_C_CLR)     -0.331    36.813    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         36.813    
                         arrival time                          -7.354    
  -------------------------------------------------------------------
                         slack                                 29.459    

Slack (MET) :             29.459ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.916ns  (logic 0.880ns (30.183%)  route 2.036ns (69.817%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.823ns = ( 36.823 - 33.000 ) 
    Source Clock Delay      (SCD):    4.439ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.565     2.565    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.646 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.793     4.439    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X24Y47         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y47         FDRE (Prop_fdre_C_Q)         0.379     4.818 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.698     5.515    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X24Y47         LUT6 (Prop_lut6_I3_O)        0.105     5.620 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.614     6.235    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X24Y49         LUT4 (Prop_lut4_I3_O)        0.128     6.363 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.347     6.710    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X24Y50         LUT1 (Prop_lut1_I0_O)        0.268     6.978 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.376     7.354    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X25Y52         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.225    35.225    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    35.302 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.521    36.823    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X25Y52         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.357    37.180    
                         clock uncertainty           -0.035    37.144    
    SLICE_X25Y52         FDCE (Recov_fdce_C_CLR)     -0.331    36.813    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         36.813    
                         arrival time                          -7.354    
  -------------------------------------------------------------------
                         slack                                 29.459    

Slack (MET) :             29.459ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.916ns  (logic 0.880ns (30.183%)  route 2.036ns (69.817%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.823ns = ( 36.823 - 33.000 ) 
    Source Clock Delay      (SCD):    4.439ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.565     2.565    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.646 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.793     4.439    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X24Y47         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y47         FDRE (Prop_fdre_C_Q)         0.379     4.818 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.698     5.515    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X24Y47         LUT6 (Prop_lut6_I3_O)        0.105     5.620 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.614     6.235    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X24Y49         LUT4 (Prop_lut4_I3_O)        0.128     6.363 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.347     6.710    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X24Y50         LUT1 (Prop_lut1_I0_O)        0.268     6.978 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.376     7.354    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X25Y52         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.225    35.225    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    35.302 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.521    36.823    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X25Y52         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.357    37.180    
                         clock uncertainty           -0.035    37.144    
    SLICE_X25Y52         FDCE (Recov_fdce_C_CLR)     -0.331    36.813    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         36.813    
                         arrival time                          -7.354    
  -------------------------------------------------------------------
                         slack                                 29.459    

Slack (MET) :             29.459ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.916ns  (logic 0.880ns (30.183%)  route 2.036ns (69.817%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.823ns = ( 36.823 - 33.000 ) 
    Source Clock Delay      (SCD):    4.439ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.565     2.565    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.646 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.793     4.439    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X24Y47         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y47         FDRE (Prop_fdre_C_Q)         0.379     4.818 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.698     5.515    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X24Y47         LUT6 (Prop_lut6_I3_O)        0.105     5.620 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.614     6.235    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X24Y49         LUT4 (Prop_lut4_I3_O)        0.128     6.363 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.347     6.710    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X24Y50         LUT1 (Prop_lut1_I0_O)        0.268     6.978 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.376     7.354    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X25Y52         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.225    35.225    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    35.302 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.521    36.823    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X25Y52         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.357    37.180    
                         clock uncertainty           -0.035    37.144    
    SLICE_X25Y52         FDCE (Recov_fdce_C_CLR)     -0.331    36.813    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         36.813    
                         arrival time                          -7.354    
  -------------------------------------------------------------------
                         slack                                 29.459    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.518%)  route 0.144ns (50.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.514ns
    Source Clock Delay      (SCD):    2.056ns
    Clock Pessimism Removal (CPR):    0.443ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.378     1.378    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.404 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.652     2.056    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X50Y56         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y56         FDPE (Prop_fdpe_C_Q)         0.141     2.197 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.144     2.340    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X51Y57         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.561     1.561    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.590 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.925     2.514    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X51Y57         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.443     2.071    
    SLICE_X51Y57         FDCE (Remov_fdce_C_CLR)     -0.092     1.979    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.979    
                         arrival time                           2.340    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.518%)  route 0.144ns (50.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.514ns
    Source Clock Delay      (SCD):    2.056ns
    Clock Pessimism Removal (CPR):    0.443ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.378     1.378    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.404 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.652     2.056    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X50Y56         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y56         FDPE (Prop_fdpe_C_Q)         0.141     2.197 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.144     2.340    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X51Y57         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.561     1.561    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.590 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.925     2.514    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X51Y57         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.443     2.071    
    SLICE_X51Y57         FDPE (Remov_fdpe_C_PRE)     -0.095     1.976    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.976    
                         arrival time                           2.340    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.020%)  route 0.172ns (54.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.514ns
    Source Clock Delay      (SCD):    2.056ns
    Clock Pessimism Removal (CPR):    0.443ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.378     1.378    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.404 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.652     2.056    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X50Y56         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y56         FDPE (Prop_fdpe_C_Q)         0.141     2.197 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.172     2.369    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X52Y57         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.561     1.561    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.590 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.925     2.514    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X52Y57         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                         clock pessimism             -0.443     2.071    
    SLICE_X52Y57         FDCE (Remov_fdce_C_CLR)     -0.067     2.004    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.004    
                         arrival time                           2.369    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.877%)  route 0.147ns (51.123%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.514ns
    Source Clock Delay      (SCD):    2.056ns
    Clock Pessimism Removal (CPR):    0.443ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.378     1.378    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.404 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.652     2.056    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X50Y56         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y56         FDPE (Prop_fdpe_C_Q)         0.141     2.197 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.147     2.344    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X50Y57         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.561     1.561    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.590 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.925     2.514    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X50Y57         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.443     2.071    
    SLICE_X50Y57         FDCE (Remov_fdce_C_CLR)     -0.092     1.979    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.979    
                         arrival time                           2.344    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.877%)  route 0.147ns (51.123%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.514ns
    Source Clock Delay      (SCD):    2.056ns
    Clock Pessimism Removal (CPR):    0.443ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.378     1.378    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.404 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.652     2.056    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X50Y56         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y56         FDPE (Prop_fdpe_C_Q)         0.141     2.197 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.147     2.344    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X50Y57         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.561     1.561    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.590 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.925     2.514    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X50Y57         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.443     2.071    
    SLICE_X50Y57         FDCE (Remov_fdce_C_CLR)     -0.092     1.979    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.979    
                         arrival time                           2.344    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.877%)  route 0.147ns (51.123%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.514ns
    Source Clock Delay      (SCD):    2.056ns
    Clock Pessimism Removal (CPR):    0.443ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.378     1.378    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.404 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.652     2.056    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X50Y56         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y56         FDPE (Prop_fdpe_C_Q)         0.141     2.197 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.147     2.344    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X50Y57         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.561     1.561    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.590 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.925     2.514    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X50Y57         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.443     2.071    
    SLICE_X50Y57         FDCE (Remov_fdce_C_CLR)     -0.092     1.979    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.979    
                         arrival time                           2.344    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.877%)  route 0.147ns (51.123%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.514ns
    Source Clock Delay      (SCD):    2.056ns
    Clock Pessimism Removal (CPR):    0.443ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.378     1.378    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.404 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.652     2.056    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X50Y56         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y56         FDPE (Prop_fdpe_C_Q)         0.141     2.197 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.147     2.344    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X50Y57         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.561     1.561    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.590 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.925     2.514    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X50Y57         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.443     2.071    
    SLICE_X50Y57         FDCE (Remov_fdce_C_CLR)     -0.092     1.979    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.979    
                         arrival time                           2.344    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.877%)  route 0.147ns (51.123%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.514ns
    Source Clock Delay      (SCD):    2.056ns
    Clock Pessimism Removal (CPR):    0.443ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.378     1.378    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.404 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.652     2.056    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X50Y56         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y56         FDPE (Prop_fdpe_C_Q)         0.141     2.197 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.147     2.344    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X50Y57         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.561     1.561    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.590 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.925     2.514    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X50Y57         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.443     2.071    
    SLICE_X50Y57         FDCE (Remov_fdce_C_CLR)     -0.092     1.979    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.979    
                         arrival time                           2.344    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.877%)  route 0.147ns (51.123%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.514ns
    Source Clock Delay      (SCD):    2.056ns
    Clock Pessimism Removal (CPR):    0.443ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.378     1.378    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.404 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.652     2.056    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X50Y56         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y56         FDPE (Prop_fdpe_C_Q)         0.141     2.197 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.147     2.344    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X50Y57         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.561     1.561    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.590 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.925     2.514    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X50Y57         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.443     2.071    
    SLICE_X50Y57         FDCE (Remov_fdce_C_CLR)     -0.092     1.979    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.979    
                         arrival time                           2.344    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.463%)  route 0.199ns (58.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.514ns
    Source Clock Delay      (SCD):    2.056ns
    Clock Pessimism Removal (CPR):    0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.378     1.378    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.404 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.652     2.056    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X50Y56         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y56         FDPE (Prop_fdpe_C_Q)         0.141     2.197 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.199     2.396    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X48Y57         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.561     1.561    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.590 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.925     2.514    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X48Y57         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.423     2.091    
    SLICE_X48Y57         FDCE (Remov_fdce_C_CLR)     -0.067     2.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.024    
                         arrival time                           2.396    
  -------------------------------------------------------------------
                         slack                                  0.372    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_top_clk_wiz_2

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            top_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.028ns  (logic 1.038ns (20.639%)  route 3.990ns (79.361%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.578ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.578ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U4                   IBUF (Prop_ibuf_I_O)         0.933     0.933 r  reset_IBUF_inst/O
                         net (fo=2, routed)           3.635     4.568    top_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X58Y99         LUT2 (Prop_lut2_I0_O)        0.105     4.673 r  top_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.355     5.028    top_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/exr_d1
    SLICE_X55Y99         FDRE                                         r  top_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.854    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    -4.545 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    -3.093    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -3.016 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.438    -1.578    top_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X55Y99         FDRE                                         r  top_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            top_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.414ns  (logic 0.204ns (8.432%)  route 2.210ns (91.568%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.897ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U4                   IBUF (Prop_ibuf_I_O)         0.159     0.159 r  reset_IBUF_inst/O
                         net (fo=2, routed)           2.056     2.214    top_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X58Y99         LUT2 (Prop_lut2_I0_O)        0.045     2.259 r  top_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.154     2.414    top_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/exr_d1
    SLICE_X55Y99         FDRE                                         r  top_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.431 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.852    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.823 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        0.927    -0.897    top_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X55Y99         FDRE                                         r  top_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_top_clk_wiz_2
  To Clock:  clk_out1_top_clk_wiz_2

Max Delay           121 Endpoints
Min Delay           121 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.869ns  (logic 1.988ns (51.377%)  route 1.881ns (48.623%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.589ns
    Source Clock Delay      (SCD):    -1.175ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.317 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.793    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.712 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.537    -1.175    <hidden>
    SLICE_X56Y73         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y73         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.345     0.170 r  <hidden>
                         net (fo=1, routed)           0.539     0.708    <hidden>
    SLICE_X52Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.528     1.236 r  <hidden>
                         net (fo=1, routed)           1.054     2.290    <hidden>
    SLICE_X49Y71         LUT2 (Prop_lut2_I1_O)        0.115     2.405 r  <hidden>
                         net (fo=1, routed)           0.289     2.694    <hidden>
    SLICE_X49Y72         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.854    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    -4.545 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    -3.093    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -3.016 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.427    -1.589    <hidden>
    SLICE_X49Y72         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.538ns  (logic 1.986ns (56.127%)  route 1.552ns (43.873%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.589ns
    Source Clock Delay      (SCD):    -1.169ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.317 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.793    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.712 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.543    -1.169    <hidden>
    SLICE_X48Y79         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y79         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.332     0.163 r  <hidden>
                         net (fo=1, routed)           0.649     0.811    <hidden>
    SLICE_X48Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.549     1.360 r  <hidden>
                         net (fo=1, routed)           0.904     2.264    <hidden>
    SLICE_X49Y71         LUT2 (Prop_lut2_I1_O)        0.105     2.369 r  <hidden>
                         net (fo=1, routed)           0.000     2.369    <hidden>
    SLICE_X49Y71         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.854    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    -4.545 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    -3.093    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -3.016 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.427    -1.589    <hidden>
    SLICE_X49Y71         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.444ns  (logic 2.056ns (59.694%)  route 1.388ns (40.306%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.418ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.591ns
    Source Clock Delay      (SCD):    -1.172ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.317 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.793    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.712 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.540    -1.172    <hidden>
    SLICE_X52Y77         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y77         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.343     0.171 r  <hidden>
                         net (fo=1, routed)           0.492     0.662    <hidden>
    SLICE_X52Y76         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.608     1.270 r  <hidden>
                         net (fo=1, routed)           0.896     2.167    <hidden>
    SLICE_X49Y73         LUT2 (Prop_lut2_I1_O)        0.105     2.272 r  <hidden>
                         net (fo=1, routed)           0.000     2.272    <hidden>
    SLICE_X49Y73         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.854    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    -4.545 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    -3.093    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -3.016 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.425    -1.591    <hidden>
    SLICE_X49Y73         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.767ns  (logic 1.437ns (51.925%)  route 1.330ns (48.075%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.591ns
    Source Clock Delay      (SCD):    -1.171ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.317 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.793    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.712 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.541    -1.171    <hidden>
    SLICE_X46Y71         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y71         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.332     0.161 r  <hidden>
                         net (fo=1, routed)           0.658     0.818    <hidden>
    SLICE_X49Y71         LUT3 (Prop_lut3_I2_O)        0.105     0.923 r  <hidden>
                         net (fo=3, routed)           0.673     1.596    <hidden>
    SLICE_X49Y73         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.854    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    -4.545 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    -3.093    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -3.016 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.425    -1.591    <hidden>
    SLICE_X49Y73         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.742ns  (logic 1.447ns (52.779%)  route 1.295ns (47.221%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.591ns
    Source Clock Delay      (SCD):    -1.171ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.317 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.793    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.712 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.541    -1.171    <hidden>
    SLICE_X48Y71         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y71         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.332     0.161 r  <hidden>
                         net (fo=1, routed)           0.540     0.700    <hidden>
    SLICE_X49Y71         LUT3 (Prop_lut3_I2_O)        0.115     0.815 r  <hidden>
                         net (fo=10, routed)          0.755     1.570    <hidden>
    SLICE_X47Y76         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.854    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    -4.545 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    -3.093    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -3.016 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.425    -1.591    <hidden>
    SLICE_X47Y76         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.742ns  (logic 1.447ns (52.779%)  route 1.295ns (47.221%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.591ns
    Source Clock Delay      (SCD):    -1.171ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.317 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.793    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.712 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.541    -1.171    <hidden>
    SLICE_X48Y71         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y71         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.332     0.161 r  <hidden>
                         net (fo=1, routed)           0.540     0.700    <hidden>
    SLICE_X49Y71         LUT3 (Prop_lut3_I2_O)        0.115     0.815 r  <hidden>
                         net (fo=10, routed)          0.755     1.570    <hidden>
    SLICE_X47Y76         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.854    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    -4.545 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    -3.093    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -3.016 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.425    -1.591    <hidden>
    SLICE_X47Y76         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.742ns  (logic 1.447ns (52.779%)  route 1.295ns (47.221%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.591ns
    Source Clock Delay      (SCD):    -1.171ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.317 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.793    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.712 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.541    -1.171    <hidden>
    SLICE_X48Y71         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y71         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.332     0.161 r  <hidden>
                         net (fo=1, routed)           0.540     0.700    <hidden>
    SLICE_X49Y71         LUT3 (Prop_lut3_I2_O)        0.115     0.815 r  <hidden>
                         net (fo=10, routed)          0.755     1.570    <hidden>
    SLICE_X47Y76         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.854    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    -4.545 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    -3.093    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -3.016 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.425    -1.591    <hidden>
    SLICE_X47Y76         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.742ns  (logic 1.447ns (52.779%)  route 1.295ns (47.221%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.591ns
    Source Clock Delay      (SCD):    -1.171ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.317 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.793    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.712 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.541    -1.171    <hidden>
    SLICE_X48Y71         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y71         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.332     0.161 r  <hidden>
                         net (fo=1, routed)           0.540     0.700    <hidden>
    SLICE_X49Y71         LUT3 (Prop_lut3_I2_O)        0.115     0.815 r  <hidden>
                         net (fo=10, routed)          0.755     1.570    <hidden>
    SLICE_X47Y76         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.854    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    -4.545 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    -3.093    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -3.016 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.425    -1.591    <hidden>
    SLICE_X47Y76         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.742ns  (logic 1.447ns (52.779%)  route 1.295ns (47.221%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.591ns
    Source Clock Delay      (SCD):    -1.171ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.317 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.793    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.712 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.541    -1.171    <hidden>
    SLICE_X48Y71         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y71         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.332     0.161 r  <hidden>
                         net (fo=1, routed)           0.540     0.700    <hidden>
    SLICE_X49Y71         LUT3 (Prop_lut3_I2_O)        0.115     0.815 r  <hidden>
                         net (fo=10, routed)          0.755     1.570    <hidden>
    SLICE_X47Y76         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.854    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    -4.545 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    -3.093    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -3.016 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.425    -1.591    <hidden>
    SLICE_X47Y76         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.634ns  (logic 1.447ns (54.941%)  route 1.187ns (45.059%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.591ns
    Source Clock Delay      (SCD):    -1.171ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.317 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.793    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.712 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.541    -1.171    <hidden>
    SLICE_X48Y71         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y71         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.332     0.161 r  <hidden>
                         net (fo=1, routed)           0.540     0.700    <hidden>
    SLICE_X49Y71         LUT3 (Prop_lut3_I2_O)        0.115     0.815 r  <hidden>
                         net (fo=10, routed)          0.647     1.462    <hidden>
    SLICE_X49Y76         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.854    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    -4.545 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    -3.093    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -3.016 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.425    -1.591    <hidden>
    SLICE_X49Y76         FDRE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.511ns  (logic 0.304ns (59.490%)  route 0.207ns (40.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.417ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.177ns
    Source Clock Delay      (SCD):    -1.595ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.854    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    -4.545 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    -3.093    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -3.016 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.421    -1.595    <hidden>
    SLICE_X59Y75         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y75         FDRE (Prop_fdre_C_Q)         0.304    -1.291 r  <hidden>
                         net (fo=2, routed)           0.207    -1.084    <hidden>
    SLICE_X60Y75         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.317 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.793    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.712 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.535    -1.177    <hidden>
    SLICE_X60Y75         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.509ns  (logic 0.279ns (54.848%)  route 0.230ns (45.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.174ns
    Source Clock Delay      (SCD):    -1.591ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.854    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    -4.545 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    -3.093    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -3.016 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.425    -1.591    <hidden>
    SLICE_X50Y76         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y76         FDRE (Prop_fdre_C_Q)         0.279    -1.312 r  <hidden>
                         net (fo=2, routed)           0.230    -1.082    <hidden>
    SLICE_X51Y76         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.317 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.793    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.712 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.538    -1.174    <hidden>
    SLICE_X51Y76         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.519ns  (logic 0.279ns (53.742%)  route 0.240ns (46.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.417ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.173ns
    Source Clock Delay      (SCD):    -1.591ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.854    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    -4.545 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    -3.093    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -3.016 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.425    -1.591    <hidden>
    SLICE_X53Y73         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y73         FDRE (Prop_fdre_C_Q)         0.279    -1.312 r  <hidden>
                         net (fo=1, routed)           0.240    -1.072    <hidden>
    SLICE_X54Y72         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.317 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.793    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.712 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.539    -1.173    <hidden>
    SLICE_X54Y72         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.530ns  (logic 0.279ns (52.689%)  route 0.251ns (47.311%))
  Logic Levels:           0  
  Clock Path Skew:        0.417ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.172ns
    Source Clock Delay      (SCD):    -1.590ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.854    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    -4.545 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    -3.093    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -3.016 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.426    -1.590    <hidden>
    SLICE_X55Y71         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDRE (Prop_fdre_C_Q)         0.279    -1.311 r  <hidden>
                         net (fo=2, routed)           0.251    -1.060    <hidden>
    SLICE_X55Y71         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.317 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.793    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.712 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.540    -1.172    <hidden>
    SLICE_X55Y71         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.534ns  (logic 0.304ns (56.921%)  route 0.230ns (43.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.175ns
    Source Clock Delay      (SCD):    -1.591ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.854    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    -4.545 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    -3.093    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -3.016 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.425    -1.591    <hidden>
    SLICE_X53Y73         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y73         FDRE (Prop_fdre_C_Q)         0.304    -1.287 r  <hidden>
                         net (fo=1, routed)           0.230    -1.057    <hidden>
    SLICE_X54Y73         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.317 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.793    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.712 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.537    -1.175    <hidden>
    SLICE_X54Y73         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.532ns  (logic 0.279ns (52.415%)  route 0.253ns (47.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.417ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.169ns
    Source Clock Delay      (SCD):    -1.587ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.854    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    -4.545 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    -3.093    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -3.016 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.429    -1.587    <hidden>
    SLICE_X50Y70         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y70         FDRE (Prop_fdre_C_Q)         0.279    -1.308 r  <hidden>
                         net (fo=4, routed)           0.253    -1.055    <hidden>
    SLICE_X50Y70         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.317 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.793    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.712 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.543    -1.169    <hidden>
    SLICE_X50Y70         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.534ns  (logic 0.279ns (52.283%)  route 0.255ns (47.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.417ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.168ns
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.854    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    -4.545 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    -3.093    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -3.016 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.430    -1.586    <hidden>
    SLICE_X53Y69         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y69         FDRE (Prop_fdre_C_Q)         0.279    -1.307 r  <hidden>
                         net (fo=2, routed)           0.255    -1.052    <hidden>
    SLICE_X53Y69         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.317 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.793    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.712 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.544    -1.168    <hidden>
    SLICE_X53Y69         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.545ns  (logic 0.304ns (55.812%)  route 0.241ns (44.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.176ns
    Source Clock Delay      (SCD):    -1.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.854    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    -4.545 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    -3.093    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -3.016 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.423    -1.593    <hidden>
    SLICE_X54Y74         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y74         FDRE (Prop_fdre_C_Q)         0.304    -1.289 r  <hidden>
                         net (fo=1, routed)           0.241    -1.048    <hidden>
    SLICE_X55Y74         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.317 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.793    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.712 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.536    -1.176    <hidden>
    SLICE_X55Y74         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.539ns  (logic 0.304ns (56.370%)  route 0.235ns (43.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.417ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.169ns
    Source Clock Delay      (SCD):    -1.587ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.854    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    -4.545 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    -3.093    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -3.016 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.429    -1.587    <hidden>
    SLICE_X50Y70         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y70         FDRE (Prop_fdre_C_Q)         0.304    -1.283 r  <hidden>
                         net (fo=2, routed)           0.235    -1.048    <hidden>
    SLICE_X50Y70         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.317 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.793    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.712 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.543    -1.169    <hidden>
    SLICE_X50Y70         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.547ns  (logic 0.347ns (63.410%)  route 0.200ns (36.590%))
  Logic Levels:           0  
  Clock Path Skew:        0.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.172ns
    Source Clock Delay      (SCD):    -1.589ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.854    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    -4.545 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    -3.093    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -3.016 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.427    -1.589    <hidden>
    SLICE_X48Y77         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y77         FDRE (Prop_fdre_C_Q)         0.347    -1.242 r  <hidden>
                         net (fo=2, routed)           0.200    -1.042    <hidden>
    SLICE_X47Y77         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.317 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.793    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.712 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.540    -1.172    <hidden>
    SLICE_X47Y77         FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_out1_top_clk_wiz_2

Max Delay            78 Endpoints
Min Delay            86 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.568ns  (logic 1.100ns (70.133%)  route 0.468ns (29.867%))
  Logic Levels:           0  
  Clock Path Skew:        -5.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns
    Source Clock Delay      (SCD):    4.275ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.565     2.565    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.646 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.629     4.275    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X40Y57         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y57         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.100     5.375 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/O
                         net (fo=1, routed)           0.468     5.843    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[10]
    SLICE_X38Y58         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.854    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    -4.545 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    -3.093    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -3.016 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.512    -1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X38Y58         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_en_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.561ns  (logic 0.379ns (24.276%)  route 1.182ns (75.724%))
  Logic Levels:           0  
  Clock Path Skew:        -5.632ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns
    Source Clock Delay      (SCD):    4.282ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.565     2.565    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.646 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.636     4.282    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X28Y53         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y53         FDRE (Prop_fdre_C_Q)         0.379     4.661 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg/Q
                         net (fo=29, routed)          1.182     5.843    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp
    SLICE_X33Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_en_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.854    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    -4.545 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    -3.093    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -3.016 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.665    -1.351    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X33Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_en_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.556ns  (logic 1.081ns (69.482%)  route 0.475ns (30.518%))
  Logic Levels:           0  
  Clock Path Skew:        -5.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns
    Source Clock Delay      (SCD):    4.275ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.565     2.565    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.646 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.629     4.275    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X40Y57         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y57         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.081     5.356 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/O
                         net (fo=1, routed)           0.475     5.830    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[7]
    SLICE_X39Y58         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.854    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    -4.545 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    -3.093    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -3.016 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.512    -1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X39Y58         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.510ns  (logic 1.107ns (73.325%)  route 0.403ns (26.675%))
  Logic Levels:           0  
  Clock Path Skew:        -5.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns
    Source Clock Delay      (SCD):    4.275ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.565     2.565    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.646 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.629     4.275    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X40Y57         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y57         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.107     5.382 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/O
                         net (fo=1, routed)           0.403     5.784    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[8]
    SLICE_X38Y58         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.854    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    -4.545 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    -3.093    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -3.016 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.512    -1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X38Y58         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.507ns  (logic 1.107ns (73.435%)  route 0.400ns (26.565%))
  Logic Levels:           0  
  Clock Path Skew:        -5.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns
    Source Clock Delay      (SCD):    4.277ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.565     2.565    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.646 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.631     4.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X36Y57         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y57         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.107     5.384 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/O
                         net (fo=1, routed)           0.400     5.784    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[2]
    SLICE_X36Y58         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.854    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    -4.545 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    -3.093    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -3.016 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.514    -1.502    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X36Y58         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.481ns  (logic 1.084ns (73.194%)  route 0.397ns (26.806%))
  Logic Levels:           0  
  Clock Path Skew:        -5.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns
    Source Clock Delay      (SCD):    4.275ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.565     2.565    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.646 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.629     4.275    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X40Y57         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y57         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.084     5.359 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/O
                         net (fo=1, routed)           0.397     5.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[11]
    SLICE_X39Y58         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.854    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    -4.545 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    -3.093    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -3.016 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.512    -1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X39Y58         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.480ns  (logic 1.109ns (74.948%)  route 0.371ns (25.052%))
  Logic Levels:           0  
  Clock Path Skew:        -5.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns
    Source Clock Delay      (SCD):    4.275ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.565     2.565    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.646 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.629     4.275    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X40Y57         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y57         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.109     5.384 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/O
                         net (fo=1, routed)           0.371     5.754    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[6]
    SLICE_X38Y58         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.854    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    -4.545 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    -3.093    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -3.016 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.512    -1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X38Y58         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.466ns  (logic 1.081ns (73.728%)  route 0.385ns (26.272%))
  Logic Levels:           0  
  Clock Path Skew:        -5.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns
    Source Clock Delay      (SCD):    4.277ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.565     2.565    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.646 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.631     4.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X36Y57         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y57         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.081     5.358 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/O
                         net (fo=1, routed)           0.385     5.743    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[1]
    SLICE_X36Y58         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.854    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    -4.545 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    -3.093    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -3.016 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.514    -1.502    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X36Y58         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.453ns  (logic 1.081ns (74.384%)  route 0.372ns (25.616%))
  Logic Levels:           0  
  Clock Path Skew:        -5.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns
    Source Clock Delay      (SCD):    4.274ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.565     2.565    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.646 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.628     4.274    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X40Y58         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y58         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.081     5.355 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/O
                         net (fo=1, routed)           0.372     5.727    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[13]
    SLICE_X38Y58         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.854    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    -4.545 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    -3.093    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -3.016 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.512    -1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X38Y58         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.448ns  (logic 1.087ns (75.044%)  route 0.361ns (24.956%))
  Logic Levels:           0  
  Clock Path Skew:        -5.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns
    Source Clock Delay      (SCD):    4.277ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.565     2.565    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.646 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.631     4.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X36Y57         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y57         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.087     5.364 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/O
                         net (fo=1, routed)           0.361     5.725    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[3]
    SLICE_X36Y58         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.854    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    -4.545 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    -3.093    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -3.016 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.514    -1.502    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X36Y58         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.242ns  (logic 0.128ns (52.784%)  route 0.114ns (47.216%))
  Logic Levels:           0  
  Clock Path Skew:        -2.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    2.090ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.378     1.378    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.404 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.686     2.090    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X33Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y51         FDRE (Prop_fdre_C_Q)         0.128     2.218 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/Q
                         net (fo=2, routed)           0.114     2.332    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[10]
    SLICE_X34Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.431 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.852    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.823 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        0.962    -0.862    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X34Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[10]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.243ns  (logic 0.128ns (52.781%)  route 0.115ns (47.219%))
  Logic Levels:           0  
  Clock Path Skew:        -2.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    2.090ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.378     1.378    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.404 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.686     2.090    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X33Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDRE (Prop_fdre_C_Q)         0.128     2.218 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[18]/Q
                         net (fo=2, routed)           0.115     2.332    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[18]
    SLICE_X34Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.431 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.852    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.823 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        0.962    -0.862    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X34Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[18]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.753%)  route 0.103ns (42.247%))
  Logic Levels:           0  
  Clock Path Skew:        -2.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    2.090ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.378     1.378    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.404 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.686     2.090    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X33Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDRE (Prop_fdre_C_Q)         0.141     2.231 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[17]/Q
                         net (fo=2, routed)           0.103     2.334    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[17]
    SLICE_X35Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.431 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.852    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.823 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        0.962    -0.862    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X35Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[17]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.246ns  (logic 0.128ns (52.136%)  route 0.118ns (47.864%))
  Logic Levels:           0  
  Clock Path Skew:        -2.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    2.090ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.378     1.378    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.404 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.686     2.090    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X33Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y51         FDRE (Prop_fdre_C_Q)         0.128     2.218 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]/Q
                         net (fo=2, routed)           0.118     2.335    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[6]
    SLICE_X34Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.431 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.852    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.823 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        0.962    -0.862    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X34Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[6]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.252ns  (logic 0.128ns (50.859%)  route 0.124ns (49.141%))
  Logic Levels:           0  
  Clock Path Skew:        -2.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    2.089ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.378     1.378    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.404 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.685     2.089    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X28Y58         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y58         FDRE (Prop_fdre_C_Q)         0.128     2.217 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[12]/Q
                         net (fo=2, routed)           0.124     2.340    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[12]
    SLICE_X29Y58         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.431 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.852    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.823 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        0.961    -0.863    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X29Y58         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[12]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.240%)  route 0.110ns (43.760%))
  Logic Levels:           0  
  Clock Path Skew:        -2.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    2.090ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.378     1.378    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.404 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.686     2.090    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X33Y52         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y52         FDRE (Prop_fdre_C_Q)         0.141     2.231 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[3]/Q
                         net (fo=2, routed)           0.110     2.340    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[3]
    SLICE_X35Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.431 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.852    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.823 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        0.962    -0.862    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X35Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.240%)  route 0.110ns (43.760%))
  Logic Levels:           0  
  Clock Path Skew:        -2.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    2.090ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.378     1.378    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.404 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.686     2.090    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X33Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y51         FDRE (Prop_fdre_C_Q)         0.141     2.231 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[9]/Q
                         net (fo=2, routed)           0.110     2.340    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[9]
    SLICE_X35Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.431 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.852    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.823 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        0.962    -0.862    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X35Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[9]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.254ns  (logic 0.128ns (50.403%)  route 0.126ns (49.597%))
  Logic Levels:           0  
  Clock Path Skew:        -2.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    2.089ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.378     1.378    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.404 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.685     2.089    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X28Y59         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y59         FDRE (Prop_fdre_C_Q)         0.128     2.217 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[6]/Q
                         net (fo=2, routed)           0.126     2.343    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[6]
    SLICE_X29Y58         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.431 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.852    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.823 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        0.961    -0.863    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X29Y58         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[6]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.256ns  (logic 0.128ns (49.909%)  route 0.128ns (50.091%))
  Logic Levels:           0  
  Clock Path Skew:        -2.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    2.089ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.378     1.378    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.404 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.685     2.089    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X28Y59         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y59         FDRE (Prop_fdre_C_Q)         0.128     2.217 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[4]/Q
                         net (fo=2, routed)           0.128     2.345    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[4]
    SLICE_X29Y58         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.431 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.852    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.823 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        0.961    -0.863    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X29Y58         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.004%)  route 0.115ns (44.996%))
  Logic Levels:           0  
  Clock Path Skew:        -2.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    2.090ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.378     1.378    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.404 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.686     2.090    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X33Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDRE (Prop_fdre_C_Q)         0.141     2.231 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[13]/Q
                         net (fo=2, routed)           0.115     2.346    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[13]
    SLICE_X34Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.431 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.852    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.823 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        0.962    -0.862    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X34Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[13]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  To Clock:  clk_out1_top_clk_wiz_2

Max Delay           940 Endpoints
Min Delay           940 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_ndmreset_reg/C
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            top_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.460ns  (logic 0.590ns (40.420%)  route 0.870ns (59.580%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -9.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.578ns
    Source Clock Delay      (SCD):    7.585ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.828     1.828    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.909 f  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.405     3.314    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X64Y102        FDRE (Prop_fdre_C_Q)         0.437     3.751 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           2.200     5.951    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     6.032 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.553     7.585    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X59Y93         FDRE                                         r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_ndmreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y93         FDRE (Prop_fdre_C_Q)         0.348     7.933 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_ndmreset_reg/Q
                         net (fo=3, routed)           0.514     8.448    top_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/mb_debug_sys_rst
    SLICE_X58Y99         LUT2 (Prop_lut2_I1_O)        0.242     8.690 r  top_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.355     9.045    top_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/exr_d1
    SLICE_X55Y99         FDRE                                         r  top_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.854    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    -4.545 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    -3.093    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -3.016 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.438    -1.578    top_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X55Y99         FDRE                                         r  top_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.786ns  (logic 0.612ns (16.166%)  route 3.174ns (83.834%))
  Logic Levels:           2  (LUT2=1 RAMD32=1)
  Clock Path Skew:        -9.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns
    Source Clock Delay      (SCD):    7.588ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.828     1.828    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.909 f  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.405     3.314    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X64Y102        FDRE (Prop_fdre_C_Q)         0.437     3.751 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           2.200     5.951    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     6.032 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.556     7.588    <hidden>
    SLICE_X43Y94         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDRE (Prop_fdre_C_Q)         0.379     7.967 r  <hidden>
                         net (fo=2, routed)           0.632     8.599    <hidden>
    SLICE_X43Y94         LUT2 (Prop_lut2_I1_O)        0.105     8.704 r  <hidden>
                         net (fo=32, routed)          2.542    11.246    <hidden>
    SLICE_X36Y96         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.128    11.374 r  <hidden>
                         net (fo=1, routed)           0.000    11.374    <hidden>
    SLICE_X36Y96         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.854    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    -4.545 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    -3.093    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -3.016 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.515    -1.501    <hidden>
    SLICE_X36Y96         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.763ns  (logic 0.589ns (15.653%)  route 3.174ns (84.347%))
  Logic Levels:           2  (LUT2=1 RAMD32=1)
  Clock Path Skew:        -9.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns
    Source Clock Delay      (SCD):    7.588ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.828     1.828    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.909 f  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.405     3.314    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X64Y102        FDRE (Prop_fdre_C_Q)         0.437     3.751 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           2.200     5.951    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     6.032 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.556     7.588    <hidden>
    SLICE_X43Y94         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDRE (Prop_fdre_C_Q)         0.379     7.967 r  <hidden>
                         net (fo=2, routed)           0.632     8.599    <hidden>
    SLICE_X43Y94         LUT2 (Prop_lut2_I1_O)        0.105     8.704 r  <hidden>
                         net (fo=32, routed)          2.542    11.246    <hidden>
    SLICE_X36Y96         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.105    11.351 r  <hidden>
                         net (fo=1, routed)           0.000    11.351    <hidden>
    SLICE_X36Y96         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.854    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    -4.545 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    -3.093    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -3.016 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.515    -1.501    <hidden>
    SLICE_X36Y96         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.551ns  (logic 0.504ns (14.191%)  route 3.047ns (85.809%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -9.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns
    Source Clock Delay      (SCD):    7.588ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.828     1.828    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.909 f  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.405     3.314    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X64Y102        FDRE (Prop_fdre_C_Q)         0.437     3.751 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           2.200     5.951    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     6.032 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.556     7.588    <hidden>
    SLICE_X43Y94         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDRE (Prop_fdre_C_Q)         0.379     7.967 r  <hidden>
                         net (fo=2, routed)           0.632     8.599    <hidden>
    SLICE_X43Y94         LUT3 (Prop_lut3_I0_O)        0.125     8.724 r  <hidden>
                         net (fo=128, routed)         2.416    11.140    <hidden>
    SLICE_X36Y88         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.854    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    -4.545 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    -3.093    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -3.016 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.512    -1.504    <hidden>
    SLICE_X36Y88         RAMD32                                       r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.551ns  (logic 0.504ns (14.191%)  route 3.047ns (85.809%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -9.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns
    Source Clock Delay      (SCD):    7.588ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.828     1.828    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.909 f  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.405     3.314    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X64Y102        FDRE (Prop_fdre_C_Q)         0.437     3.751 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           2.200     5.951    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     6.032 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.556     7.588    <hidden>
    SLICE_X43Y94         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDRE (Prop_fdre_C_Q)         0.379     7.967 r  <hidden>
                         net (fo=2, routed)           0.632     8.599    <hidden>
    SLICE_X43Y94         LUT3 (Prop_lut3_I0_O)        0.125     8.724 r  <hidden>
                         net (fo=128, routed)         2.416    11.140    <hidden>
    SLICE_X36Y88         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.854    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    -4.545 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    -3.093    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -3.016 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.512    -1.504    <hidden>
    SLICE_X36Y88         RAMD32                                       r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.551ns  (logic 0.504ns (14.191%)  route 3.047ns (85.809%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -9.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns
    Source Clock Delay      (SCD):    7.588ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.828     1.828    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.909 f  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.405     3.314    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X64Y102        FDRE (Prop_fdre_C_Q)         0.437     3.751 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           2.200     5.951    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     6.032 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.556     7.588    <hidden>
    SLICE_X43Y94         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDRE (Prop_fdre_C_Q)         0.379     7.967 r  <hidden>
                         net (fo=2, routed)           0.632     8.599    <hidden>
    SLICE_X43Y94         LUT3 (Prop_lut3_I0_O)        0.125     8.724 r  <hidden>
                         net (fo=128, routed)         2.416    11.140    <hidden>
    SLICE_X36Y88         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.854    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    -4.545 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    -3.093    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -3.016 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.512    -1.504    <hidden>
    SLICE_X36Y88         RAMD32                                       r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.551ns  (logic 0.504ns (14.191%)  route 3.047ns (85.809%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -9.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns
    Source Clock Delay      (SCD):    7.588ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.828     1.828    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.909 f  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.405     3.314    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X64Y102        FDRE (Prop_fdre_C_Q)         0.437     3.751 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           2.200     5.951    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     6.032 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.556     7.588    <hidden>
    SLICE_X43Y94         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDRE (Prop_fdre_C_Q)         0.379     7.967 r  <hidden>
                         net (fo=2, routed)           0.632     8.599    <hidden>
    SLICE_X43Y94         LUT3 (Prop_lut3_I0_O)        0.125     8.724 r  <hidden>
                         net (fo=128, routed)         2.416    11.140    <hidden>
    SLICE_X36Y88         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.854    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    -4.545 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    -3.093    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -3.016 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.512    -1.504    <hidden>
    SLICE_X36Y88         RAMD32                                       r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.551ns  (logic 0.504ns (14.191%)  route 3.047ns (85.809%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -9.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns
    Source Clock Delay      (SCD):    7.588ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.828     1.828    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.909 f  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.405     3.314    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X64Y102        FDRE (Prop_fdre_C_Q)         0.437     3.751 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           2.200     5.951    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     6.032 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.556     7.588    <hidden>
    SLICE_X43Y94         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDRE (Prop_fdre_C_Q)         0.379     7.967 r  <hidden>
                         net (fo=2, routed)           0.632     8.599    <hidden>
    SLICE_X43Y94         LUT3 (Prop_lut3_I0_O)        0.125     8.724 r  <hidden>
                         net (fo=128, routed)         2.416    11.140    <hidden>
    SLICE_X36Y88         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.854    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    -4.545 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    -3.093    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -3.016 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.512    -1.504    <hidden>
    SLICE_X36Y88         RAMD32                                       r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.551ns  (logic 0.504ns (14.191%)  route 3.047ns (85.809%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -9.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns
    Source Clock Delay      (SCD):    7.588ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.828     1.828    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.909 f  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.405     3.314    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X64Y102        FDRE (Prop_fdre_C_Q)         0.437     3.751 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           2.200     5.951    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     6.032 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.556     7.588    <hidden>
    SLICE_X43Y94         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDRE (Prop_fdre_C_Q)         0.379     7.967 r  <hidden>
                         net (fo=2, routed)           0.632     8.599    <hidden>
    SLICE_X43Y94         LUT3 (Prop_lut3_I0_O)        0.125     8.724 r  <hidden>
                         net (fo=128, routed)         2.416    11.140    <hidden>
    SLICE_X36Y88         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.854    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    -4.545 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    -3.093    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -3.016 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.512    -1.504    <hidden>
    SLICE_X36Y88         RAMD32                                       r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.551ns  (logic 0.504ns (14.191%)  route 3.047ns (85.809%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -9.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns
    Source Clock Delay      (SCD):    7.588ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.828     1.828    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.909 f  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.405     3.314    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X64Y102        FDRE (Prop_fdre_C_Q)         0.437     3.751 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           2.200     5.951    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     6.032 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.556     7.588    <hidden>
    SLICE_X43Y94         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDRE (Prop_fdre_C_Q)         0.379     7.967 r  <hidden>
                         net (fo=2, routed)           0.632     8.599    <hidden>
    SLICE_X43Y94         LUT3 (Prop_lut3_I0_O)        0.125     8.724 r  <hidden>
                         net (fo=128, routed)         2.416    11.140    <hidden>
    SLICE_X36Y88         RAMS32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.854    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    -4.545 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    -3.093    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -3.016 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.512    -1.504    <hidden>
    SLICE_X36Y88         RAMS32                                       r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_ndmreset_reg/C
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            top_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.644ns  (logic 0.227ns (35.267%)  route 0.417ns (64.733%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -4.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    3.457ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.882     0.882    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.908 f  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.581     1.489    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X64Y102        FDRE (Prop_fdre_C_Q)         0.167     1.656 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.126     2.782    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.808 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.649     3.457    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X59Y93         FDRE                                         r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_ndmreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y93         FDRE (Prop_fdre_C_Q)         0.128     3.585 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_ndmreset_reg/Q
                         net (fo=3, routed)           0.262     3.848    top_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/mb_debug_sys_rst
    SLICE_X58Y99         LUT2 (Prop_lut2_I1_O)        0.099     3.947 r  top_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.154     4.101    top_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/exr_d1
    SLICE_X55Y99         FDRE                                         r  top_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.431 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.852    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.823 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        0.927    -0.897    top_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X55Y99         FDRE                                         r  top_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.252ns  (logic 0.148ns (58.634%)  route 0.104ns (41.366%))
  Logic Levels:           0  
  Clock Path Skew:        -4.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.903ns
    Source Clock Delay      (SCD):    3.457ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.882     0.882    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.908 f  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.581     1.489    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X64Y102        FDRE (Prop_fdre_C_Q)         0.167     1.656 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.126     2.782    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.808 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.649     3.457    <hidden>
    SLICE_X52Y87         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y87         FDCE (Prop_fdce_C_Q)         0.148     3.605 r  <hidden>
                         net (fo=1, routed)           0.104     3.710    <hidden>
    SLICE_X53Y86         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.431 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.852    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.823 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        0.921    -0.903    <hidden>
    SLICE_X53Y86         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.447%)  route 0.169ns (54.553%))
  Logic Levels:           0  
  Clock Path Skew:        -4.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    3.460ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.882     0.882    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.908 f  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.581     1.489    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X64Y102        FDRE (Prop_fdre_C_Q)         0.167     1.656 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.126     2.782    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.808 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.652     3.460    <hidden>
    SLICE_X49Y95         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDCE (Prop_fdce_C_Q)         0.141     3.601 r  <hidden>
                         net (fo=1, routed)           0.169     3.771    <hidden>
    SLICE_X48Y96         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.431 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.852    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.823 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        0.926    -0.898    <hidden>
    SLICE_X48Y96         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.317ns  (logic 0.164ns (51.777%)  route 0.153ns (48.223%))
  Logic Levels:           0  
  Clock Path Skew:        -4.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.902ns
    Source Clock Delay      (SCD):    3.457ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.882     0.882    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.908 f  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.581     1.489    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X64Y102        FDRE (Prop_fdre_C_Q)         0.167     1.656 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.126     2.782    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.808 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.649     3.457    <hidden>
    SLICE_X52Y87         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y87         FDCE (Prop_fdce_C_Q)         0.164     3.621 r  <hidden>
                         net (fo=1, routed)           0.153     3.774    <hidden>
    SLICE_X55Y87         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.431 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.852    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.823 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        0.922    -0.902    <hidden>
    SLICE_X55Y87         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.326ns  (logic 0.164ns (50.268%)  route 0.162ns (49.732%))
  Logic Levels:           0  
  Clock Path Skew:        -4.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.903ns
    Source Clock Delay      (SCD):    3.457ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.882     0.882    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.908 f  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.581     1.489    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X64Y102        FDRE (Prop_fdre_C_Q)         0.167     1.656 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.126     2.782    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.808 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.649     3.457    <hidden>
    SLICE_X52Y87         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y87         FDCE (Prop_fdce_C_Q)         0.164     3.621 r  <hidden>
                         net (fo=1, routed)           0.162     3.784    <hidden>
    SLICE_X53Y86         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.431 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.852    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.823 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        0.921    -0.903    <hidden>
    SLICE_X53Y86         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.323ns  (logic 0.164ns (50.708%)  route 0.159ns (49.292%))
  Logic Levels:           0  
  Clock Path Skew:        -4.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    3.460ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.882     0.882    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.908 f  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.581     1.489    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X64Y102        FDRE (Prop_fdre_C_Q)         0.167     1.656 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.126     2.782    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.808 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.652     3.460    <hidden>
    SLICE_X48Y94         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y94         FDCE (Prop_fdce_C_Q)         0.164     3.624 r  <hidden>
                         net (fo=1, routed)           0.159     3.784    <hidden>
    SLICE_X48Y95         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.431 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.852    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.823 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        0.926    -0.898    <hidden>
    SLICE_X48Y95         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.822%)  route 0.188ns (57.178%))
  Logic Levels:           0  
  Clock Path Skew:        -4.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    3.460ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.882     0.882    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.908 f  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.581     1.489    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X64Y102        FDRE (Prop_fdre_C_Q)         0.167     1.656 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.126     2.782    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.808 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.652     3.460    <hidden>
    SLICE_X49Y94         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDCE (Prop_fdce_C_Q)         0.141     3.601 r  <hidden>
                         net (fo=2, routed)           0.188     3.790    <hidden>
    SLICE_X50Y95         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.431 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.852    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.823 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        0.926    -0.898    <hidden>
    SLICE_X50Y95         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.341ns  (logic 0.164ns (48.025%)  route 0.177ns (51.975%))
  Logic Levels:           0  
  Clock Path Skew:        -4.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.903ns
    Source Clock Delay      (SCD):    3.458ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.882     0.882    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.908 f  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.581     1.489    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X64Y102        FDRE (Prop_fdre_C_Q)         0.167     1.656 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.126     2.782    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.808 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.650     3.458    <hidden>
    SLICE_X52Y88         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y88         FDCE (Prop_fdce_C_Q)         0.164     3.622 r  <hidden>
                         net (fo=1, routed)           0.177     3.800    <hidden>
    SLICE_X54Y86         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.431 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.852    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.823 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        0.921    -0.903    <hidden>
    SLICE_X54Y86         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.608%)  route 0.206ns (59.392%))
  Logic Levels:           0  
  Clock Path Skew:        -4.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.902ns
    Source Clock Delay      (SCD):    3.457ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.882     0.882    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.908 f  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.581     1.489    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X64Y102        FDRE (Prop_fdre_C_Q)         0.167     1.656 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.126     2.782    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.808 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.649     3.457    <hidden>
    SLICE_X51Y87         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y87         FDCE (Prop_fdce_C_Q)         0.141     3.598 r  <hidden>
                         net (fo=1, routed)           0.206     3.805    <hidden>
    SLICE_X55Y87         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.431 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.852    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.823 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        0.922    -0.902    <hidden>
    SLICE_X55Y87         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.057%)  route 0.273ns (65.943%))
  Logic Levels:           0  
  Clock Path Skew:        -4.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.899ns
    Source Clock Delay      (SCD):    3.459ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.882     0.882    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.908 f  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.581     1.489    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X64Y102        FDRE (Prop_fdre_C_Q)         0.167     1.656 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.126     2.782    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.808 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.651     3.459    <hidden>
    SLICE_X49Y91         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y91         FDRE (Prop_fdre_C_Q)         0.141     3.600 r  <hidden>
                         net (fo=2, routed)           0.273     3.873    <hidden>
    SLICE_X47Y91         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.431 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.852    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.823 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        0.925    -0.899    <hidden>
    SLICE_X47Y91         FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  To Clock:  clk_out1_top_clk_wiz_2

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.821ns  (logic 0.379ns (46.163%)  route 0.442ns (53.837%))
  Logic Levels:           0  
  Clock Path Skew:        -5.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.581ns
    Source Clock Delay      (SCD):    3.660ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.828     1.828    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.909 r  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.118     2.027    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     2.108 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.552     3.660    <hidden>
    SLICE_X54Y89         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y89         FDRE (Prop_fdre_C_Q)         0.379     4.039 f  <hidden>
                         net (fo=1, routed)           0.442     4.481    <hidden>
    SLICE_X54Y88         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.854    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    -4.545 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    -3.093    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -3.016 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.435    -1.581    <hidden>
    SLICE_X54Y88         FDCE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.519%)  route 0.183ns (56.481%))
  Logic Levels:           0  
  Clock Path Skew:        -2.513ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.900ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.882     0.882    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.908 r  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.030     0.938    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.964 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         0.649     1.613    <hidden>
    SLICE_X54Y89         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y89         FDRE (Prop_fdre_C_Q)         0.141     1.754 f  <hidden>
                         net (fo=1, routed)           0.183     1.937    <hidden>
    SLICE_X54Y88         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.431 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.852    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.823 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        0.924    -0.900    <hidden>
    SLICE_X54Y88         FDCE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_top_clk_wiz_2
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Max Delay            94 Endpoints
Min Delay           102 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.203ns  (logic 0.379ns (17.204%)  route 1.824ns (82.796%))
  Logic Levels:           0  
  Clock Path Skew:        5.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.971ns
    Source Clock Delay      (SCD):    -1.075ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.317 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.793    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.712 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.637    -1.075    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X27Y55         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y55         FDRE (Prop_fdre_C_Q)         0.379    -0.696 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.824     1.128    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/out
    SLICE_X28Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.225     2.225    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     2.302 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.669     3.971    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X28Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.203ns  (logic 0.379ns (17.204%)  route 1.824ns (82.796%))
  Logic Levels:           0  
  Clock Path Skew:        5.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.971ns
    Source Clock Delay      (SCD):    -1.075ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.317 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.793    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.712 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.637    -1.075    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X27Y55         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y55         FDRE (Prop_fdre_C_Q)         0.379    -0.696 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.824     1.128    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/out
    SLICE_X28Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.225     2.225    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     2.302 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.669     3.971    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X28Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.203ns  (logic 0.379ns (17.204%)  route 1.824ns (82.796%))
  Logic Levels:           0  
  Clock Path Skew:        5.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.971ns
    Source Clock Delay      (SCD):    -1.075ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.317 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.793    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.712 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.637    -1.075    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X27Y55         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y55         FDRE (Prop_fdre_C_Q)         0.379    -0.696 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.824     1.128    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/out
    SLICE_X28Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.225     2.225    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     2.302 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.669     3.971    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X28Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.693ns  (logic 0.379ns (22.382%)  route 1.314ns (77.618%))
  Logic Levels:           0  
  Clock Path Skew:        5.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.967ns
    Source Clock Delay      (SCD):    -1.075ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.317 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.793    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.712 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.637    -1.075    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X27Y55         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y55         FDRE (Prop_fdre_C_Q)         0.379    -0.696 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.314     0.618    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X33Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.225     2.225    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     2.302 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.665     3.967    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X33Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.693ns  (logic 0.379ns (22.382%)  route 1.314ns (77.618%))
  Logic Levels:           0  
  Clock Path Skew:        5.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.967ns
    Source Clock Delay      (SCD):    -1.075ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.317 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.793    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.712 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.637    -1.075    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X27Y55         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y55         FDRE (Prop_fdre_C_Q)         0.379    -0.696 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.314     0.618    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X33Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.225     2.225    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     2.302 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.665     3.967    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X33Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.693ns  (logic 0.379ns (22.382%)  route 1.314ns (77.618%))
  Logic Levels:           0  
  Clock Path Skew:        5.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.967ns
    Source Clock Delay      (SCD):    -1.075ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.317 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.793    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.712 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.637    -1.075    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X27Y55         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y55         FDRE (Prop_fdre_C_Q)         0.379    -0.696 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.314     0.618    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X33Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.225     2.225    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     2.302 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.665     3.967    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X33Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.693ns  (logic 0.379ns (22.382%)  route 1.314ns (77.618%))
  Logic Levels:           0  
  Clock Path Skew:        5.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.967ns
    Source Clock Delay      (SCD):    -1.075ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.317 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.793    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.712 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.637    -1.075    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X27Y55         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y55         FDRE (Prop_fdre_C_Q)         0.379    -0.696 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.314     0.618    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X33Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.225     2.225    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     2.302 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.665     3.967    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X33Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.693ns  (logic 0.379ns (22.382%)  route 1.314ns (77.618%))
  Logic Levels:           0  
  Clock Path Skew:        5.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.967ns
    Source Clock Delay      (SCD):    -1.075ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.317 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.793    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.712 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.637    -1.075    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X27Y55         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y55         FDRE (Prop_fdre_C_Q)         0.379    -0.696 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.314     0.618    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X33Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.225     2.225    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     2.302 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.665     3.967    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X33Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.693ns  (logic 0.379ns (22.382%)  route 1.314ns (77.618%))
  Logic Levels:           0  
  Clock Path Skew:        5.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.967ns
    Source Clock Delay      (SCD):    -1.075ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.317 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.793    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.712 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.637    -1.075    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X27Y55         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y55         FDRE (Prop_fdre_C_Q)         0.379    -0.696 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.314     0.618    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X33Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.225     2.225    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     2.302 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.665     3.967    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X33Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.693ns  (logic 0.379ns (22.382%)  route 1.314ns (77.618%))
  Logic Levels:           0  
  Clock Path Skew:        5.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.967ns
    Source Clock Delay      (SCD):    -1.075ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.317 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.793    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.712 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.637    -1.075    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X27Y55         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y55         FDRE (Prop_fdre_C_Q)         0.379    -0.696 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.314     0.618    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X33Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.225     2.225    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     2.302 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.665     3.967    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X33Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.497ns  (logic 0.279ns (56.169%)  route 0.218ns (43.831%))
  Logic Levels:           0  
  Clock Path Skew:        5.777ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.282ns
    Source Clock Delay      (SCD):    -1.496ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.854    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    -4.545 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    -3.093    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -3.016 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.520    -1.496    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X30Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDRE (Prop_fdre_C_Q)         0.279    -1.217 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/Q
                         net (fo=1, routed)           0.218    -0.999    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[0]
    SLICE_X30Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.565     2.565    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.646 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.636     4.282    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X30Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.497ns  (logic 0.279ns (56.169%)  route 0.218ns (43.831%))
  Logic Levels:           0  
  Clock Path Skew:        5.777ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.282ns
    Source Clock Delay      (SCD):    -1.496ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.854    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    -4.545 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    -3.093    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -3.016 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.520    -1.496    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X28Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y50         FDRE (Prop_fdre_C_Q)         0.279    -1.217 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/Q
                         net (fo=1, routed)           0.218    -0.999    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[0]
    SLICE_X28Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.565     2.565    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.646 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.636     4.282    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X28Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.497ns  (logic 0.279ns (56.169%)  route 0.218ns (43.831%))
  Logic Levels:           0  
  Clock Path Skew:        5.777ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.283ns
    Source Clock Delay      (SCD):    -1.495ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.854    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    -4.545 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    -3.093    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -3.016 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.521    -1.495    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X26Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y50         FDRE (Prop_fdre_C_Q)         0.279    -1.216 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/Q
                         net (fo=1, routed)           0.218    -0.998    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[1]
    SLICE_X26Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.565     2.565    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.646 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.637     4.283    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X26Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.638ns  (logic 0.319ns (50.015%)  route 0.319ns (49.985%))
  Logic Levels:           0  
  Clock Path Skew:        5.777ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.201ns
    Source Clock Delay      (SCD):    -1.577ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.854    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    -4.545 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    -3.093    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -3.016 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.439    -1.577    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X48Y56         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y56         FDCE (Prop_fdce_C_Q)         0.319    -1.258 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.319    -0.939    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X48Y57         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.565     2.565    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.646 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.555     4.201    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X48Y57         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.649ns  (logic 0.347ns (53.488%)  route 0.302ns (46.512%))
  Logic Levels:           0  
  Clock Path Skew:        5.777ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.201ns
    Source Clock Delay      (SCD):    -1.577ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.854    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    -4.545 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    -3.093    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -3.016 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.439    -1.577    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X48Y56         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y56         FDCE (Prop_fdce_C_Q)         0.347    -1.230 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.302    -0.928    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X48Y57         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.565     2.565    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.646 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.555     4.201    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X48Y57         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.660ns  (logic 0.347ns (52.567%)  route 0.313ns (47.433%))
  Logic Levels:           0  
  Clock Path Skew:        5.776ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.200ns
    Source Clock Delay      (SCD):    -1.577ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.854    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    -4.545 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    -3.093    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -3.016 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.439    -1.577    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X48Y56         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y56         FDCE (Prop_fdce_C_Q)         0.347    -1.230 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.313    -0.917    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X51Y58         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.565     2.565    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.646 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.554     4.200    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X51Y58         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.595ns  (logic 0.319ns (53.645%)  route 0.276ns (46.355%))
  Logic Levels:           0  
  Clock Path Skew:        5.704ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.202ns
    Source Clock Delay      (SCD):    -1.503ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.854    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    -4.545 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    -3.093    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -3.016 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.513    -1.503    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X40Y55         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y55         FDCE (Prop_fdce_C_Q)         0.319    -1.184 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.276    -0.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X42Y55         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.565     2.565    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.646 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.556     4.202    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X42Y55         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.610ns  (logic 0.279ns (45.709%)  route 0.331ns (54.291%))
  Logic Levels:           0  
  Clock Path Skew:        5.777ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.275ns
    Source Clock Delay      (SCD):    -1.503ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.854    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    -4.545 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    -3.093    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -3.016 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.513    -1.503    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X38Y55         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y55         FDCE (Prop_fdce_C_Q)         0.279    -1.224 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.331    -0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X39Y56         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.565     2.565    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.646 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.629     4.275    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X39Y56         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.613ns  (logic 0.279ns (45.493%)  route 0.334ns (54.507%))
  Logic Levels:           0  
  Clock Path Skew:        5.777ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.283ns
    Source Clock Delay      (SCD):    -1.495ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.854    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    -4.545 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    -3.093    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -3.016 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.521    -1.495    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X27Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y50         FDRE (Prop_fdre_C_Q)         0.279    -1.216 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]/Q
                         net (fo=1, routed)           0.334    -0.882    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[2]
    SLICE_X27Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.565     2.565    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.646 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.637     4.283    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X27Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.624ns  (logic 0.347ns (55.628%)  route 0.277ns (44.372%))
  Logic Levels:           0  
  Clock Path Skew:        5.704ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.202ns
    Source Clock Delay      (SCD):    -1.503ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.854    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    -4.545 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    -3.093    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -3.016 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.513    -1.503    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X40Y55         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y55         FDCE (Prop_fdce_C_Q)         0.347    -1.156 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.277    -0.879    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X42Y55         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.565     2.565    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.646 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.556     4.202    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X42Y55         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_top_clk_wiz_2
  To Clock:  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O

Max Delay            84 Endpoints
Min Delay            84 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.107ns  (logic 1.008ns (19.739%)  route 4.099ns (80.261%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        7.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.697ns
    Source Clock Delay      (SCD):    -1.155ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.317 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.793    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.712 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.557    -1.155    <hidden>
    SLICE_X45Y98         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y98         FDRE (Prop_fdre_C_Q)         0.348    -0.807 f  <hidden>
                         net (fo=3, routed)           0.829     0.021    <hidden>
    SLICE_X45Y98         LUT5 (Prop_lut5_I3_O)        0.240     0.261 r  <hidden>
                         net (fo=4, routed)           0.383     0.644    <hidden>
    SLICE_X47Y97         LUT6 (Prop_lut6_I5_O)        0.105     0.749 r  <hidden>
                         net (fo=15, routed)          0.898     1.647    <hidden>
    SLICE_X50Y90         LUT6 (Prop_lut6_I3_O)        0.105     1.752 f  <hidden>
                         net (fo=4, routed)           0.463     2.214    <hidden>
    SLICE_X52Y89         LUT5 (Prop_lut5_I4_O)        0.105     2.319 f  <hidden>
                         net (fo=1, routed)           0.324     2.643    <hidden>
    SLICE_X53Y87         LUT6 (Prop_lut6_I5_O)        0.105     2.748 r  <hidden>
                         net (fo=32, routed)          1.203     3.951    <hidden>
    SLICE_X42Y86         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.567     1.567    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.644 f  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.294     2.938    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X64Y102        FDRE (Prop_fdre_C_Q)         0.351     3.289 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.896     5.185    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     5.262 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.435     6.697    <hidden>
    SLICE_X42Y86         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.107ns  (logic 1.008ns (19.739%)  route 4.099ns (80.261%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        7.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.697ns
    Source Clock Delay      (SCD):    -1.155ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.317 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.793    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.712 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.557    -1.155    <hidden>
    SLICE_X45Y98         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y98         FDRE (Prop_fdre_C_Q)         0.348    -0.807 f  <hidden>
                         net (fo=3, routed)           0.829     0.021    <hidden>
    SLICE_X45Y98         LUT5 (Prop_lut5_I3_O)        0.240     0.261 r  <hidden>
                         net (fo=4, routed)           0.383     0.644    <hidden>
    SLICE_X47Y97         LUT6 (Prop_lut6_I5_O)        0.105     0.749 r  <hidden>
                         net (fo=15, routed)          0.898     1.647    <hidden>
    SLICE_X50Y90         LUT6 (Prop_lut6_I3_O)        0.105     1.752 f  <hidden>
                         net (fo=4, routed)           0.463     2.214    <hidden>
    SLICE_X52Y89         LUT5 (Prop_lut5_I4_O)        0.105     2.319 f  <hidden>
                         net (fo=1, routed)           0.324     2.643    <hidden>
    SLICE_X53Y87         LUT6 (Prop_lut6_I5_O)        0.105     2.748 r  <hidden>
                         net (fo=32, routed)          1.203     3.951    <hidden>
    SLICE_X42Y86         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.567     1.567    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.644 f  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.294     2.938    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X64Y102        FDRE (Prop_fdre_C_Q)         0.351     3.289 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.896     5.185    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     5.262 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.435     6.697    <hidden>
    SLICE_X42Y86         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.107ns  (logic 1.008ns (19.739%)  route 4.099ns (80.261%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        7.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.697ns
    Source Clock Delay      (SCD):    -1.155ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.317 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.793    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.712 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.557    -1.155    <hidden>
    SLICE_X45Y98         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y98         FDRE (Prop_fdre_C_Q)         0.348    -0.807 f  <hidden>
                         net (fo=3, routed)           0.829     0.021    <hidden>
    SLICE_X45Y98         LUT5 (Prop_lut5_I3_O)        0.240     0.261 r  <hidden>
                         net (fo=4, routed)           0.383     0.644    <hidden>
    SLICE_X47Y97         LUT6 (Prop_lut6_I5_O)        0.105     0.749 r  <hidden>
                         net (fo=15, routed)          0.898     1.647    <hidden>
    SLICE_X50Y90         LUT6 (Prop_lut6_I3_O)        0.105     1.752 f  <hidden>
                         net (fo=4, routed)           0.463     2.214    <hidden>
    SLICE_X52Y89         LUT5 (Prop_lut5_I4_O)        0.105     2.319 f  <hidden>
                         net (fo=1, routed)           0.324     2.643    <hidden>
    SLICE_X53Y87         LUT6 (Prop_lut6_I5_O)        0.105     2.748 r  <hidden>
                         net (fo=32, routed)          1.203     3.951    <hidden>
    SLICE_X43Y86         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.567     1.567    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.644 f  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.294     2.938    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X64Y102        FDRE (Prop_fdre_C_Q)         0.351     3.289 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.896     5.185    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     5.262 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.435     6.697    <hidden>
    SLICE_X43Y86         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.107ns  (logic 1.008ns (19.739%)  route 4.099ns (80.261%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        7.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.697ns
    Source Clock Delay      (SCD):    -1.155ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.317 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.793    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.712 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.557    -1.155    <hidden>
    SLICE_X45Y98         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y98         FDRE (Prop_fdre_C_Q)         0.348    -0.807 f  <hidden>
                         net (fo=3, routed)           0.829     0.021    <hidden>
    SLICE_X45Y98         LUT5 (Prop_lut5_I3_O)        0.240     0.261 r  <hidden>
                         net (fo=4, routed)           0.383     0.644    <hidden>
    SLICE_X47Y97         LUT6 (Prop_lut6_I5_O)        0.105     0.749 r  <hidden>
                         net (fo=15, routed)          0.898     1.647    <hidden>
    SLICE_X50Y90         LUT6 (Prop_lut6_I3_O)        0.105     1.752 f  <hidden>
                         net (fo=4, routed)           0.463     2.214    <hidden>
    SLICE_X52Y89         LUT5 (Prop_lut5_I4_O)        0.105     2.319 f  <hidden>
                         net (fo=1, routed)           0.324     2.643    <hidden>
    SLICE_X53Y87         LUT6 (Prop_lut6_I5_O)        0.105     2.748 r  <hidden>
                         net (fo=32, routed)          1.203     3.951    <hidden>
    SLICE_X43Y86         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.567     1.567    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.644 f  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.294     2.938    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X64Y102        FDRE (Prop_fdre_C_Q)         0.351     3.289 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.896     5.185    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     5.262 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.435     6.697    <hidden>
    SLICE_X43Y86         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.107ns  (logic 1.008ns (19.739%)  route 4.099ns (80.261%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        7.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.697ns
    Source Clock Delay      (SCD):    -1.155ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.317 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.793    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.712 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.557    -1.155    <hidden>
    SLICE_X45Y98         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y98         FDRE (Prop_fdre_C_Q)         0.348    -0.807 f  <hidden>
                         net (fo=3, routed)           0.829     0.021    <hidden>
    SLICE_X45Y98         LUT5 (Prop_lut5_I3_O)        0.240     0.261 r  <hidden>
                         net (fo=4, routed)           0.383     0.644    <hidden>
    SLICE_X47Y97         LUT6 (Prop_lut6_I5_O)        0.105     0.749 r  <hidden>
                         net (fo=15, routed)          0.898     1.647    <hidden>
    SLICE_X50Y90         LUT6 (Prop_lut6_I3_O)        0.105     1.752 f  <hidden>
                         net (fo=4, routed)           0.463     2.214    <hidden>
    SLICE_X52Y89         LUT5 (Prop_lut5_I4_O)        0.105     2.319 f  <hidden>
                         net (fo=1, routed)           0.324     2.643    <hidden>
    SLICE_X53Y87         LUT6 (Prop_lut6_I5_O)        0.105     2.748 r  <hidden>
                         net (fo=32, routed)          1.203     3.951    <hidden>
    SLICE_X43Y86         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.567     1.567    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.644 f  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.294     2.938    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X64Y102        FDRE (Prop_fdre_C_Q)         0.351     3.289 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.896     5.185    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     5.262 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.435     6.697    <hidden>
    SLICE_X43Y86         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.107ns  (logic 1.008ns (19.739%)  route 4.099ns (80.261%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        7.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.697ns
    Source Clock Delay      (SCD):    -1.155ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.317 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.793    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.712 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.557    -1.155    <hidden>
    SLICE_X45Y98         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y98         FDRE (Prop_fdre_C_Q)         0.348    -0.807 f  <hidden>
                         net (fo=3, routed)           0.829     0.021    <hidden>
    SLICE_X45Y98         LUT5 (Prop_lut5_I3_O)        0.240     0.261 r  <hidden>
                         net (fo=4, routed)           0.383     0.644    <hidden>
    SLICE_X47Y97         LUT6 (Prop_lut6_I5_O)        0.105     0.749 r  <hidden>
                         net (fo=15, routed)          0.898     1.647    <hidden>
    SLICE_X50Y90         LUT6 (Prop_lut6_I3_O)        0.105     1.752 f  <hidden>
                         net (fo=4, routed)           0.463     2.214    <hidden>
    SLICE_X52Y89         LUT5 (Prop_lut5_I4_O)        0.105     2.319 f  <hidden>
                         net (fo=1, routed)           0.324     2.643    <hidden>
    SLICE_X53Y87         LUT6 (Prop_lut6_I5_O)        0.105     2.748 r  <hidden>
                         net (fo=32, routed)          1.203     3.951    <hidden>
    SLICE_X43Y86         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.567     1.567    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.644 f  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.294     2.938    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X64Y102        FDRE (Prop_fdre_C_Q)         0.351     3.289 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.896     5.185    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     5.262 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.435     6.697    <hidden>
    SLICE_X43Y86         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.942ns  (logic 1.008ns (20.398%)  route 3.934ns (79.602%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        7.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.698ns
    Source Clock Delay      (SCD):    -1.155ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.317 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.793    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.712 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.557    -1.155    <hidden>
    SLICE_X45Y98         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y98         FDRE (Prop_fdre_C_Q)         0.348    -0.807 f  <hidden>
                         net (fo=3, routed)           0.829     0.021    <hidden>
    SLICE_X45Y98         LUT5 (Prop_lut5_I3_O)        0.240     0.261 r  <hidden>
                         net (fo=4, routed)           0.383     0.644    <hidden>
    SLICE_X47Y97         LUT6 (Prop_lut6_I5_O)        0.105     0.749 r  <hidden>
                         net (fo=15, routed)          0.898     1.647    <hidden>
    SLICE_X50Y90         LUT6 (Prop_lut6_I3_O)        0.105     1.752 f  <hidden>
                         net (fo=4, routed)           0.463     2.214    <hidden>
    SLICE_X52Y89         LUT5 (Prop_lut5_I4_O)        0.105     2.319 f  <hidden>
                         net (fo=1, routed)           0.324     2.643    <hidden>
    SLICE_X53Y87         LUT6 (Prop_lut6_I5_O)        0.105     2.748 r  <hidden>
                         net (fo=32, routed)          1.038     3.786    <hidden>
    SLICE_X50Y87         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.567     1.567    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.644 f  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.294     2.938    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X64Y102        FDRE (Prop_fdre_C_Q)         0.351     3.289 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.896     5.185    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     5.262 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.436     6.698    <hidden>
    SLICE_X50Y87         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.933ns  (logic 1.008ns (20.433%)  route 3.925ns (79.567%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        7.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.696ns
    Source Clock Delay      (SCD):    -1.155ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.317 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.793    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.712 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.557    -1.155    <hidden>
    SLICE_X45Y98         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y98         FDRE (Prop_fdre_C_Q)         0.348    -0.807 f  <hidden>
                         net (fo=3, routed)           0.829     0.021    <hidden>
    SLICE_X45Y98         LUT5 (Prop_lut5_I3_O)        0.240     0.261 r  <hidden>
                         net (fo=4, routed)           0.383     0.644    <hidden>
    SLICE_X47Y97         LUT6 (Prop_lut6_I5_O)        0.105     0.749 r  <hidden>
                         net (fo=15, routed)          0.898     1.647    <hidden>
    SLICE_X50Y90         LUT6 (Prop_lut6_I3_O)        0.105     1.752 f  <hidden>
                         net (fo=4, routed)           0.463     2.214    <hidden>
    SLICE_X52Y89         LUT5 (Prop_lut5_I4_O)        0.105     2.319 f  <hidden>
                         net (fo=1, routed)           0.324     2.643    <hidden>
    SLICE_X53Y87         LUT6 (Prop_lut6_I5_O)        0.105     2.748 r  <hidden>
                         net (fo=32, routed)          1.030     3.778    <hidden>
    SLICE_X49Y85         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.567     1.567    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.644 f  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.294     2.938    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X64Y102        FDRE (Prop_fdre_C_Q)         0.351     3.289 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.896     5.185    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     5.262 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.434     6.696    <hidden>
    SLICE_X49Y85         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.876ns  (logic 1.008ns (20.674%)  route 3.868ns (79.326%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        7.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.700ns
    Source Clock Delay      (SCD):    -1.155ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.317 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.793    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.712 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.557    -1.155    <hidden>
    SLICE_X45Y98         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y98         FDRE (Prop_fdre_C_Q)         0.348    -0.807 f  <hidden>
                         net (fo=3, routed)           0.829     0.021    <hidden>
    SLICE_X45Y98         LUT5 (Prop_lut5_I3_O)        0.240     0.261 r  <hidden>
                         net (fo=4, routed)           0.383     0.644    <hidden>
    SLICE_X47Y97         LUT6 (Prop_lut6_I5_O)        0.105     0.749 r  <hidden>
                         net (fo=15, routed)          0.898     1.647    <hidden>
    SLICE_X50Y90         LUT6 (Prop_lut6_I3_O)        0.105     1.752 f  <hidden>
                         net (fo=4, routed)           0.463     2.214    <hidden>
    SLICE_X52Y89         LUT5 (Prop_lut5_I4_O)        0.105     2.319 f  <hidden>
                         net (fo=1, routed)           0.324     2.643    <hidden>
    SLICE_X53Y87         LUT6 (Prop_lut6_I5_O)        0.105     2.748 r  <hidden>
                         net (fo=32, routed)          0.972     3.720    <hidden>
    SLICE_X43Y90         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.567     1.567    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.644 f  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.294     2.938    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X64Y102        FDRE (Prop_fdre_C_Q)         0.351     3.289 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.896     5.185    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     5.262 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.438     6.700    <hidden>
    SLICE_X43Y90         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.876ns  (logic 1.008ns (20.674%)  route 3.868ns (79.326%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        7.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.700ns
    Source Clock Delay      (SCD):    -1.155ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.317 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.793    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.712 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.557    -1.155    <hidden>
    SLICE_X45Y98         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y98         FDRE (Prop_fdre_C_Q)         0.348    -0.807 f  <hidden>
                         net (fo=3, routed)           0.829     0.021    <hidden>
    SLICE_X45Y98         LUT5 (Prop_lut5_I3_O)        0.240     0.261 r  <hidden>
                         net (fo=4, routed)           0.383     0.644    <hidden>
    SLICE_X47Y97         LUT6 (Prop_lut6_I5_O)        0.105     0.749 r  <hidden>
                         net (fo=15, routed)          0.898     1.647    <hidden>
    SLICE_X50Y90         LUT6 (Prop_lut6_I3_O)        0.105     1.752 f  <hidden>
                         net (fo=4, routed)           0.463     2.214    <hidden>
    SLICE_X52Y89         LUT5 (Prop_lut5_I4_O)        0.105     2.319 f  <hidden>
                         net (fo=1, routed)           0.324     2.643    <hidden>
    SLICE_X53Y87         LUT6 (Prop_lut6_I5_O)        0.105     2.748 r  <hidden>
                         net (fo=32, routed)          0.972     3.720    <hidden>
    SLICE_X43Y90         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.567     1.567    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.644 f  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.294     2.938    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X64Y102        FDRE (Prop_fdre_C_Q)         0.351     3.289 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.896     5.185    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     5.262 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.438     6.700    <hidden>
    SLICE_X43Y90         FDRE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.645ns  (logic 0.304ns (47.160%)  route 0.341ns (52.840%))
  Logic Levels:           0  
  Clock Path Skew:        9.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.584ns
    Source Clock Delay      (SCD):    -1.582ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.854    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    -4.545 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    -3.093    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -3.016 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.434    -1.582    <hidden>
    SLICE_X54Y86         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y86         FDRE (Prop_fdre_C_Q)         0.304    -1.278 f  <hidden>
                         net (fo=5, routed)           0.341    -0.937    <hidden>
    SLICE_X52Y87         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.828     1.828    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.909 f  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.405     3.314    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X64Y102        FDRE (Prop_fdre_C_Q)         0.437     3.751 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           2.200     5.951    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     6.032 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.552     7.584    <hidden>
    SLICE_X52Y87         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.645ns  (logic 0.304ns (47.160%)  route 0.341ns (52.840%))
  Logic Levels:           0  
  Clock Path Skew:        9.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.584ns
    Source Clock Delay      (SCD):    -1.582ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.854    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    -4.545 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    -3.093    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -3.016 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.434    -1.582    <hidden>
    SLICE_X54Y86         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y86         FDRE (Prop_fdre_C_Q)         0.304    -1.278 f  <hidden>
                         net (fo=5, routed)           0.341    -0.937    <hidden>
    SLICE_X52Y87         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.828     1.828    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.909 f  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.405     3.314    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X64Y102        FDRE (Prop_fdre_C_Q)         0.437     3.751 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           2.200     5.951    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     6.032 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.552     7.584    <hidden>
    SLICE_X52Y87         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.645ns  (logic 0.304ns (47.160%)  route 0.341ns (52.840%))
  Logic Levels:           0  
  Clock Path Skew:        9.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.584ns
    Source Clock Delay      (SCD):    -1.582ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.854    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    -4.545 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    -3.093    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -3.016 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.434    -1.582    <hidden>
    SLICE_X54Y86         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y86         FDRE (Prop_fdre_C_Q)         0.304    -1.278 f  <hidden>
                         net (fo=5, routed)           0.341    -0.937    <hidden>
    SLICE_X52Y87         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.828     1.828    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.909 f  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.405     3.314    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X64Y102        FDRE (Prop_fdre_C_Q)         0.437     3.751 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           2.200     5.951    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     6.032 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.552     7.584    <hidden>
    SLICE_X52Y87         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.660ns  (logic 0.304ns (46.075%)  route 0.356ns (53.925%))
  Logic Levels:           0  
  Clock Path Skew:        9.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.584ns
    Source Clock Delay      (SCD):    -1.581ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.854    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    -4.545 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    -3.093    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -3.016 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.435    -1.581    <hidden>
    SLICE_X55Y87         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y87         FDRE (Prop_fdre_C_Q)         0.304    -1.277 f  <hidden>
                         net (fo=33, routed)          0.356    -0.921    <hidden>
    SLICE_X51Y87         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.828     1.828    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.909 f  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.405     3.314    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X64Y102        FDRE (Prop_fdre_C_Q)         0.437     3.751 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           2.200     5.951    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     6.032 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.552     7.584    <hidden>
    SLICE_X51Y87         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.700ns  (logic 0.347ns (49.572%)  route 0.353ns (50.428%))
  Logic Levels:           0  
  Clock Path Skew:        9.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.588ns
    Source Clock Delay      (SCD):    -1.577ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.854    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    -4.545 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    -3.093    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -3.016 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.439    -1.577    <hidden>
    SLICE_X48Y96         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDRE (Prop_fdre_C_Q)         0.347    -1.230 f  <hidden>
                         net (fo=6, routed)           0.353    -0.877    <hidden>
    SLICE_X49Y95         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.828     1.828    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.909 f  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.405     3.314    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X64Y102        FDRE (Prop_fdre_C_Q)         0.437     3.751 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           2.200     5.951    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     6.032 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.556     7.588    <hidden>
    SLICE_X49Y95         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.741ns  (logic 0.304ns (41.053%)  route 0.437ns (58.947%))
  Logic Levels:           0  
  Clock Path Skew:        9.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.584ns
    Source Clock Delay      (SCD):    -1.582ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.854    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    -4.545 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    -3.093    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -3.016 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.434    -1.582    <hidden>
    SLICE_X54Y86         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y86         FDRE (Prop_fdre_C_Q)         0.304    -1.278 f  <hidden>
                         net (fo=34, routed)          0.437    -0.841    <hidden>
    SLICE_X52Y88         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.828     1.828    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.909 f  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.405     3.314    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X64Y102        FDRE (Prop_fdre_C_Q)         0.437     3.751 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           2.200     5.951    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     6.032 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.552     7.584    <hidden>
    SLICE_X52Y88         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.790ns  (logic 0.347ns (43.939%)  route 0.443ns (56.061%))
  Logic Levels:           0  
  Clock Path Skew:        9.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.588ns
    Source Clock Delay      (SCD):    -1.577ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.854    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    -4.545 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    -3.093    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -3.016 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.439    -1.577    <hidden>
    SLICE_X48Y96         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDRE (Prop_fdre_C_Q)         0.347    -1.230 f  <hidden>
                         net (fo=8, routed)           0.443    -0.787    <hidden>
    SLICE_X48Y94         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.828     1.828    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.909 f  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.405     3.314    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X64Y102        FDRE (Prop_fdre_C_Q)         0.437     3.751 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           2.200     5.951    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     6.032 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.556     7.588    <hidden>
    SLICE_X48Y94         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.965ns  (logic 0.304ns (31.487%)  route 0.661ns (68.513%))
  Logic Levels:           0  
  Clock Path Skew:        9.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.588ns
    Source Clock Delay      (SCD):    -1.577ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.854    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    -4.545 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    -3.093    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -3.016 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.439    -1.577    <hidden>
    SLICE_X47Y95         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y95         FDRE (Prop_fdre_C_Q)         0.304    -1.273 f  <hidden>
                         net (fo=12, routed)          0.661    -0.611    <hidden>
    SLICE_X49Y94         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.828     1.828    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.909 f  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.405     3.314    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X64Y102        FDRE (Prop_fdre_C_Q)         0.437     3.751 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           2.200     5.951    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     6.032 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.556     7.588    <hidden>
    SLICE_X49Y94         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.137ns  (logic 0.388ns (34.123%)  route 0.749ns (65.877%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        9.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.588ns
    Source Clock Delay      (SCD):    -1.577ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.854    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    -4.545 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    -3.093    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -3.016 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.439    -1.577    <hidden>
    SLICE_X47Y95         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y95         FDRE (Prop_fdre_C_Q)         0.304    -1.273 f  <hidden>
                         net (fo=12, routed)          0.417    -0.856    <hidden>
    SLICE_X47Y94         LUT2 (Prop_lut2_I1_O)        0.084    -0.772 f  <hidden>
                         net (fo=1, routed)           0.333    -0.440    <hidden>
    SLICE_X50Y94         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.828     1.828    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.909 f  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.405     3.314    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X64Y102        FDRE (Prop_fdre_C_Q)         0.437     3.751 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           2.200     5.951    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     6.032 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.556     7.588    <hidden>
    SLICE_X50Y94         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.451ns  (logic 0.556ns (38.311%)  route 0.895ns (61.689%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        9.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.585ns
    Source Clock Delay      (SCD):    -1.577ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.854    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    -4.545 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    -3.093    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -3.016 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.439    -1.577    <hidden>
    SLICE_X47Y94         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDRE (Prop_fdre_C_Q)         0.304    -1.273 f  <hidden>
                         net (fo=3, routed)           0.606    -0.667    <hidden>
    SLICE_X50Y90         LUT6 (Prop_lut6_I5_O)        0.084    -0.583 r  <hidden>
                         net (fo=2, routed)           0.193    -0.390    <hidden>
    SLICE_X51Y89         LUT6 (Prop_lut6_I3_O)        0.084    -0.306 r  <hidden>
                         net (fo=1, routed)           0.097    -0.210    <hidden>
    SLICE_X51Y89         LUT4 (Prop_lut4_I0_O)        0.084    -0.126 r  <hidden>
                         net (fo=1, routed)           0.000    -0.126    <hidden>
    SLICE_X51Y89         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.828     1.828    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.909 f  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.405     3.314    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X64Y102        FDRE (Prop_fdre_C_Q)         0.437     3.751 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           2.200     5.951    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     6.032 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.553     7.585    <hidden>
    SLICE_X51Y89         FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  To Clock:  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O

Max Delay           175 Endpoints
Min Delay           175 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C
                            (falling edge-triggered cell FDRE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.060ns  (logic 1.067ns (17.607%)  route 4.993ns (82.393%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        3.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.697ns
    Source Clock Delay      (SCD):    3.463ns = ( 20.130 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.828    18.495    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    18.576 f  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.554    20.130    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X60Y97         FDRE                                         r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y97         FDRE (Prop_fdre_C_Q)         0.437    20.567 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/Q
                         net (fo=19, routed)          1.149    21.715    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg_0
    SLICE_X58Y91         LUT4 (Prop_lut4_I2_O)        0.105    21.820 f  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.604    22.425    <hidden>
    SLICE_X54Y90         LUT3 (Prop_lut3_I2_O)        0.105    22.530 f  <hidden>
                         net (fo=5, routed)           0.572    23.102    <hidden>
    SLICE_X54Y90         LUT5 (Prop_lut5_I3_O)        0.105    23.207 r  <hidden>
                         net (fo=2, routed)           0.678    23.885    <hidden>
    SLICE_X50Y90         LUT6 (Prop_lut6_I5_O)        0.105    23.990 f  <hidden>
                         net (fo=4, routed)           0.463    24.453    <hidden>
    SLICE_X52Y89         LUT5 (Prop_lut5_I4_O)        0.105    24.558 f  <hidden>
                         net (fo=1, routed)           0.324    24.882    <hidden>
    SLICE_X53Y87         LUT6 (Prop_lut6_I5_O)        0.105    24.987 r  <hidden>
                         net (fo=32, routed)          1.203    26.190    <hidden>
    SLICE_X42Y86         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.567     1.567    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.644 f  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.294     2.938    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X64Y102        FDRE (Prop_fdre_C_Q)         0.351     3.289 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.896     5.185    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     5.262 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.435     6.697    <hidden>
    SLICE_X42Y86         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C
                            (falling edge-triggered cell FDRE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.060ns  (logic 1.067ns (17.607%)  route 4.993ns (82.393%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        3.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.697ns
    Source Clock Delay      (SCD):    3.463ns = ( 20.130 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.828    18.495    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    18.576 f  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.554    20.130    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X60Y97         FDRE                                         r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y97         FDRE (Prop_fdre_C_Q)         0.437    20.567 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/Q
                         net (fo=19, routed)          1.149    21.715    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg_0
    SLICE_X58Y91         LUT4 (Prop_lut4_I2_O)        0.105    21.820 f  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.604    22.425    <hidden>
    SLICE_X54Y90         LUT3 (Prop_lut3_I2_O)        0.105    22.530 f  <hidden>
                         net (fo=5, routed)           0.572    23.102    <hidden>
    SLICE_X54Y90         LUT5 (Prop_lut5_I3_O)        0.105    23.207 r  <hidden>
                         net (fo=2, routed)           0.678    23.885    <hidden>
    SLICE_X50Y90         LUT6 (Prop_lut6_I5_O)        0.105    23.990 f  <hidden>
                         net (fo=4, routed)           0.463    24.453    <hidden>
    SLICE_X52Y89         LUT5 (Prop_lut5_I4_O)        0.105    24.558 f  <hidden>
                         net (fo=1, routed)           0.324    24.882    <hidden>
    SLICE_X53Y87         LUT6 (Prop_lut6_I5_O)        0.105    24.987 r  <hidden>
                         net (fo=32, routed)          1.203    26.190    <hidden>
    SLICE_X42Y86         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.567     1.567    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.644 f  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.294     2.938    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X64Y102        FDRE (Prop_fdre_C_Q)         0.351     3.289 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.896     5.185    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     5.262 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.435     6.697    <hidden>
    SLICE_X42Y86         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C
                            (falling edge-triggered cell FDRE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.060ns  (logic 1.067ns (17.607%)  route 4.993ns (82.393%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        3.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.697ns
    Source Clock Delay      (SCD):    3.463ns = ( 20.130 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.828    18.495    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    18.576 f  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.554    20.130    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X60Y97         FDRE                                         r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y97         FDRE (Prop_fdre_C_Q)         0.437    20.567 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/Q
                         net (fo=19, routed)          1.149    21.715    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg_0
    SLICE_X58Y91         LUT4 (Prop_lut4_I2_O)        0.105    21.820 f  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.604    22.425    <hidden>
    SLICE_X54Y90         LUT3 (Prop_lut3_I2_O)        0.105    22.530 f  <hidden>
                         net (fo=5, routed)           0.572    23.102    <hidden>
    SLICE_X54Y90         LUT5 (Prop_lut5_I3_O)        0.105    23.207 r  <hidden>
                         net (fo=2, routed)           0.678    23.885    <hidden>
    SLICE_X50Y90         LUT6 (Prop_lut6_I5_O)        0.105    23.990 f  <hidden>
                         net (fo=4, routed)           0.463    24.453    <hidden>
    SLICE_X52Y89         LUT5 (Prop_lut5_I4_O)        0.105    24.558 f  <hidden>
                         net (fo=1, routed)           0.324    24.882    <hidden>
    SLICE_X53Y87         LUT6 (Prop_lut6_I5_O)        0.105    24.987 r  <hidden>
                         net (fo=32, routed)          1.203    26.190    <hidden>
    SLICE_X43Y86         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.567     1.567    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.644 f  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.294     2.938    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X64Y102        FDRE (Prop_fdre_C_Q)         0.351     3.289 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.896     5.185    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     5.262 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.435     6.697    <hidden>
    SLICE_X43Y86         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C
                            (falling edge-triggered cell FDRE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.060ns  (logic 1.067ns (17.607%)  route 4.993ns (82.393%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        3.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.697ns
    Source Clock Delay      (SCD):    3.463ns = ( 20.130 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.828    18.495    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    18.576 f  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.554    20.130    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X60Y97         FDRE                                         r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y97         FDRE (Prop_fdre_C_Q)         0.437    20.567 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/Q
                         net (fo=19, routed)          1.149    21.715    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg_0
    SLICE_X58Y91         LUT4 (Prop_lut4_I2_O)        0.105    21.820 f  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.604    22.425    <hidden>
    SLICE_X54Y90         LUT3 (Prop_lut3_I2_O)        0.105    22.530 f  <hidden>
                         net (fo=5, routed)           0.572    23.102    <hidden>
    SLICE_X54Y90         LUT5 (Prop_lut5_I3_O)        0.105    23.207 r  <hidden>
                         net (fo=2, routed)           0.678    23.885    <hidden>
    SLICE_X50Y90         LUT6 (Prop_lut6_I5_O)        0.105    23.990 f  <hidden>
                         net (fo=4, routed)           0.463    24.453    <hidden>
    SLICE_X52Y89         LUT5 (Prop_lut5_I4_O)        0.105    24.558 f  <hidden>
                         net (fo=1, routed)           0.324    24.882    <hidden>
    SLICE_X53Y87         LUT6 (Prop_lut6_I5_O)        0.105    24.987 r  <hidden>
                         net (fo=32, routed)          1.203    26.190    <hidden>
    SLICE_X43Y86         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.567     1.567    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.644 f  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.294     2.938    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X64Y102        FDRE (Prop_fdre_C_Q)         0.351     3.289 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.896     5.185    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     5.262 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.435     6.697    <hidden>
    SLICE_X43Y86         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C
                            (falling edge-triggered cell FDRE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.060ns  (logic 1.067ns (17.607%)  route 4.993ns (82.393%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        3.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.697ns
    Source Clock Delay      (SCD):    3.463ns = ( 20.130 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.828    18.495    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    18.576 f  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.554    20.130    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X60Y97         FDRE                                         r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y97         FDRE (Prop_fdre_C_Q)         0.437    20.567 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/Q
                         net (fo=19, routed)          1.149    21.715    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg_0
    SLICE_X58Y91         LUT4 (Prop_lut4_I2_O)        0.105    21.820 f  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.604    22.425    <hidden>
    SLICE_X54Y90         LUT3 (Prop_lut3_I2_O)        0.105    22.530 f  <hidden>
                         net (fo=5, routed)           0.572    23.102    <hidden>
    SLICE_X54Y90         LUT5 (Prop_lut5_I3_O)        0.105    23.207 r  <hidden>
                         net (fo=2, routed)           0.678    23.885    <hidden>
    SLICE_X50Y90         LUT6 (Prop_lut6_I5_O)        0.105    23.990 f  <hidden>
                         net (fo=4, routed)           0.463    24.453    <hidden>
    SLICE_X52Y89         LUT5 (Prop_lut5_I4_O)        0.105    24.558 f  <hidden>
                         net (fo=1, routed)           0.324    24.882    <hidden>
    SLICE_X53Y87         LUT6 (Prop_lut6_I5_O)        0.105    24.987 r  <hidden>
                         net (fo=32, routed)          1.203    26.190    <hidden>
    SLICE_X43Y86         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.567     1.567    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.644 f  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.294     2.938    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X64Y102        FDRE (Prop_fdre_C_Q)         0.351     3.289 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.896     5.185    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     5.262 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.435     6.697    <hidden>
    SLICE_X43Y86         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C
                            (falling edge-triggered cell FDRE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.060ns  (logic 1.067ns (17.607%)  route 4.993ns (82.393%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        3.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.697ns
    Source Clock Delay      (SCD):    3.463ns = ( 20.130 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.828    18.495    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    18.576 f  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.554    20.130    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X60Y97         FDRE                                         r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y97         FDRE (Prop_fdre_C_Q)         0.437    20.567 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/Q
                         net (fo=19, routed)          1.149    21.715    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg_0
    SLICE_X58Y91         LUT4 (Prop_lut4_I2_O)        0.105    21.820 f  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.604    22.425    <hidden>
    SLICE_X54Y90         LUT3 (Prop_lut3_I2_O)        0.105    22.530 f  <hidden>
                         net (fo=5, routed)           0.572    23.102    <hidden>
    SLICE_X54Y90         LUT5 (Prop_lut5_I3_O)        0.105    23.207 r  <hidden>
                         net (fo=2, routed)           0.678    23.885    <hidden>
    SLICE_X50Y90         LUT6 (Prop_lut6_I5_O)        0.105    23.990 f  <hidden>
                         net (fo=4, routed)           0.463    24.453    <hidden>
    SLICE_X52Y89         LUT5 (Prop_lut5_I4_O)        0.105    24.558 f  <hidden>
                         net (fo=1, routed)           0.324    24.882    <hidden>
    SLICE_X53Y87         LUT6 (Prop_lut6_I5_O)        0.105    24.987 r  <hidden>
                         net (fo=32, routed)          1.203    26.190    <hidden>
    SLICE_X43Y86         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.567     1.567    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.644 f  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.294     2.938    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X64Y102        FDRE (Prop_fdre_C_Q)         0.351     3.289 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.896     5.185    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     5.262 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.435     6.697    <hidden>
    SLICE_X43Y86         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C
                            (falling edge-triggered cell FDRE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.895ns  (logic 1.067ns (18.100%)  route 4.828ns (81.900%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        3.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.698ns
    Source Clock Delay      (SCD):    3.463ns = ( 20.130 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.828    18.495    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    18.576 f  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.554    20.130    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X60Y97         FDRE                                         r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y97         FDRE (Prop_fdre_C_Q)         0.437    20.567 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/Q
                         net (fo=19, routed)          1.149    21.715    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg_0
    SLICE_X58Y91         LUT4 (Prop_lut4_I2_O)        0.105    21.820 f  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.604    22.425    <hidden>
    SLICE_X54Y90         LUT3 (Prop_lut3_I2_O)        0.105    22.530 f  <hidden>
                         net (fo=5, routed)           0.572    23.102    <hidden>
    SLICE_X54Y90         LUT5 (Prop_lut5_I3_O)        0.105    23.207 r  <hidden>
                         net (fo=2, routed)           0.678    23.885    <hidden>
    SLICE_X50Y90         LUT6 (Prop_lut6_I5_O)        0.105    23.990 f  <hidden>
                         net (fo=4, routed)           0.463    24.453    <hidden>
    SLICE_X52Y89         LUT5 (Prop_lut5_I4_O)        0.105    24.558 f  <hidden>
                         net (fo=1, routed)           0.324    24.882    <hidden>
    SLICE_X53Y87         LUT6 (Prop_lut6_I5_O)        0.105    24.987 r  <hidden>
                         net (fo=32, routed)          1.038    26.025    <hidden>
    SLICE_X50Y87         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.567     1.567    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.644 f  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.294     2.938    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X64Y102        FDRE (Prop_fdre_C_Q)         0.351     3.289 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.896     5.185    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     5.262 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.436     6.698    <hidden>
    SLICE_X50Y87         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C
                            (falling edge-triggered cell FDRE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.887ns  (logic 1.067ns (18.126%)  route 4.820ns (81.874%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        3.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.696ns
    Source Clock Delay      (SCD):    3.463ns = ( 20.130 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.828    18.495    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    18.576 f  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.554    20.130    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X60Y97         FDRE                                         r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y97         FDRE (Prop_fdre_C_Q)         0.437    20.567 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/Q
                         net (fo=19, routed)          1.149    21.715    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg_0
    SLICE_X58Y91         LUT4 (Prop_lut4_I2_O)        0.105    21.820 f  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.604    22.425    <hidden>
    SLICE_X54Y90         LUT3 (Prop_lut3_I2_O)        0.105    22.530 f  <hidden>
                         net (fo=5, routed)           0.572    23.102    <hidden>
    SLICE_X54Y90         LUT5 (Prop_lut5_I3_O)        0.105    23.207 r  <hidden>
                         net (fo=2, routed)           0.678    23.885    <hidden>
    SLICE_X50Y90         LUT6 (Prop_lut6_I5_O)        0.105    23.990 f  <hidden>
                         net (fo=4, routed)           0.463    24.453    <hidden>
    SLICE_X52Y89         LUT5 (Prop_lut5_I4_O)        0.105    24.558 f  <hidden>
                         net (fo=1, routed)           0.324    24.882    <hidden>
    SLICE_X53Y87         LUT6 (Prop_lut6_I5_O)        0.105    24.987 r  <hidden>
                         net (fo=32, routed)          1.030    26.016    <hidden>
    SLICE_X49Y85         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.567     1.567    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.644 f  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.294     2.938    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X64Y102        FDRE (Prop_fdre_C_Q)         0.351     3.289 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.896     5.185    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     5.262 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.434     6.696    <hidden>
    SLICE_X49Y85         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C
                            (falling edge-triggered cell FDRE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.829ns  (logic 1.067ns (18.305%)  route 4.762ns (81.695%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        3.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.700ns
    Source Clock Delay      (SCD):    3.463ns = ( 20.130 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.828    18.495    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    18.576 f  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.554    20.130    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X60Y97         FDRE                                         r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y97         FDRE (Prop_fdre_C_Q)         0.437    20.567 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/Q
                         net (fo=19, routed)          1.149    21.715    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg_0
    SLICE_X58Y91         LUT4 (Prop_lut4_I2_O)        0.105    21.820 f  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.604    22.425    <hidden>
    SLICE_X54Y90         LUT3 (Prop_lut3_I2_O)        0.105    22.530 f  <hidden>
                         net (fo=5, routed)           0.572    23.102    <hidden>
    SLICE_X54Y90         LUT5 (Prop_lut5_I3_O)        0.105    23.207 r  <hidden>
                         net (fo=2, routed)           0.678    23.885    <hidden>
    SLICE_X50Y90         LUT6 (Prop_lut6_I5_O)        0.105    23.990 f  <hidden>
                         net (fo=4, routed)           0.463    24.453    <hidden>
    SLICE_X52Y89         LUT5 (Prop_lut5_I4_O)        0.105    24.558 f  <hidden>
                         net (fo=1, routed)           0.324    24.882    <hidden>
    SLICE_X53Y87         LUT6 (Prop_lut6_I5_O)        0.105    24.987 r  <hidden>
                         net (fo=32, routed)          0.972    25.959    <hidden>
    SLICE_X43Y90         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.567     1.567    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.644 f  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.294     2.938    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X64Y102        FDRE (Prop_fdre_C_Q)         0.351     3.289 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.896     5.185    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     5.262 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.438     6.700    <hidden>
    SLICE_X43Y90         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C
                            (falling edge-triggered cell FDRE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.829ns  (logic 1.067ns (18.305%)  route 4.762ns (81.695%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        3.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.700ns
    Source Clock Delay      (SCD):    3.463ns = ( 20.130 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.828    18.495    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    18.576 f  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.554    20.130    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X60Y97         FDRE                                         r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y97         FDRE (Prop_fdre_C_Q)         0.437    20.567 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/Q
                         net (fo=19, routed)          1.149    21.715    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg_0
    SLICE_X58Y91         LUT4 (Prop_lut4_I2_O)        0.105    21.820 f  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.604    22.425    <hidden>
    SLICE_X54Y90         LUT3 (Prop_lut3_I2_O)        0.105    22.530 f  <hidden>
                         net (fo=5, routed)           0.572    23.102    <hidden>
    SLICE_X54Y90         LUT5 (Prop_lut5_I3_O)        0.105    23.207 r  <hidden>
                         net (fo=2, routed)           0.678    23.885    <hidden>
    SLICE_X50Y90         LUT6 (Prop_lut6_I5_O)        0.105    23.990 f  <hidden>
                         net (fo=4, routed)           0.463    24.453    <hidden>
    SLICE_X52Y89         LUT5 (Prop_lut5_I4_O)        0.105    24.558 f  <hidden>
                         net (fo=1, routed)           0.324    24.882    <hidden>
    SLICE_X53Y87         LUT6 (Prop_lut6_I5_O)        0.105    24.987 r  <hidden>
                         net (fo=32, routed)          0.972    25.959    <hidden>
    SLICE_X43Y90         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.567     1.567    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.644 f  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.294     2.938    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X64Y102        FDRE (Prop_fdre_C_Q)         0.351     3.289 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.896     5.185    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     5.262 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.438     6.700    <hidden>
    SLICE_X43Y90         FDRE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.979%)  route 0.125ns (47.021%))
  Logic Levels:           0  
  Clock Path Skew:        2.735ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.350ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.882     0.882    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.908 r  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.030     0.938    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.964 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         0.650     1.614    <hidden>
    SLICE_X47Y88         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y88         FDRE (Prop_fdre_C_Q)         0.141     1.755 r  <hidden>
                         net (fo=5, routed)           0.125     1.881    <hidden>
    SLICE_X46Y88         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.021     1.021    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.050 f  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.852     1.902    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X64Y102        FDRE (Prop_fdre_C_Q)         0.208     2.110 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.287     3.397    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     3.426 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.924     4.350    <hidden>
    SLICE_X46Y88         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.889%)  route 0.126ns (47.112%))
  Logic Levels:           0  
  Clock Path Skew:        2.735ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.350ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.882     0.882    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.908 r  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.030     0.938    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.964 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         0.650     1.614    <hidden>
    SLICE_X47Y88         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y88         FDRE (Prop_fdre_C_Q)         0.141     1.755 r  <hidden>
                         net (fo=3, routed)           0.126     1.881    <hidden>
    SLICE_X46Y88         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.021     1.021    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.050 f  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.852     1.902    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X64Y102        FDRE (Prop_fdre_C_Q)         0.208     2.110 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.287     3.397    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     3.426 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.924     4.350    <hidden>
    SLICE_X46Y88         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.274ns  (logic 0.128ns (46.694%)  route 0.146ns (53.306%))
  Logic Levels:           0  
  Clock Path Skew:        2.736ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.350ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.882     0.882    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.908 r  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.030     0.938    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.964 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         0.649     1.613    <hidden>
    SLICE_X49Y87         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y87         FDRE (Prop_fdre_C_Q)         0.128     1.741 r  <hidden>
                         net (fo=4, routed)           0.146     1.888    <hidden>
    SLICE_X49Y88         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.021     1.021    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.050 f  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.852     1.902    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X64Y102        FDRE (Prop_fdre_C_Q)         0.208     2.110 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.287     3.397    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     3.426 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.924     4.350    <hidden>
    SLICE_X49Y88         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.274ns  (logic 0.128ns (46.665%)  route 0.146ns (53.335%))
  Logic Levels:           0  
  Clock Path Skew:        2.736ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.350ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.882     0.882    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.908 r  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.030     0.938    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.964 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         0.649     1.613    <hidden>
    SLICE_X49Y87         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y87         FDRE (Prop_fdre_C_Q)         0.128     1.741 r  <hidden>
                         net (fo=5, routed)           0.146     1.888    <hidden>
    SLICE_X50Y88         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.021     1.021    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.050 f  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.852     1.902    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X64Y102        FDRE (Prop_fdre_C_Q)         0.208     2.110 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.287     3.397    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     3.426 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.924     4.350    <hidden>
    SLICE_X50Y88         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.950%)  route 0.136ns (49.050%))
  Logic Levels:           0  
  Clock Path Skew:        2.737ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.353ns
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.882     0.882    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.908 r  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.030     0.938    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.964 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         0.651     1.615    <hidden>
    SLICE_X45Y92         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y92         FDRE (Prop_fdre_C_Q)         0.141     1.756 r  <hidden>
                         net (fo=4, routed)           0.136     1.892    <hidden>
    SLICE_X43Y93         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.021     1.021    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.050 f  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.852     1.902    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X64Y102        FDRE (Prop_fdre_C_Q)         0.208     2.110 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.287     3.397    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     3.426 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.927     4.353    <hidden>
    SLICE_X43Y93         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.293ns  (logic 0.209ns (71.338%)  route 0.084ns (28.662%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.735ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.351ns
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.882     0.882    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.908 r  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.030     0.938    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.964 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         0.651     1.615    <hidden>
    SLICE_X48Y91         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDRE (Prop_fdre_C_Q)         0.164     1.779 r  <hidden>
                         net (fo=6, routed)           0.084     1.863    <hidden>
    SLICE_X49Y91         LUT5 (Prop_lut5_I2_O)        0.045     1.908 r  <hidden>
                         net (fo=1, routed)           0.000     1.908    <hidden>
    SLICE_X49Y91         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.021     1.021    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.050 f  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.852     1.902    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X64Y102        FDRE (Prop_fdre_C_Q)         0.208     2.110 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.287     3.397    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     3.426 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.925     4.351    <hidden>
    SLICE_X49Y91         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.293ns  (logic 0.164ns (55.972%)  route 0.129ns (44.028%))
  Logic Levels:           0  
  Clock Path Skew:        2.735ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.351ns
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.882     0.882    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.908 r  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.030     0.938    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.964 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         0.651     1.615    <hidden>
    SLICE_X46Y91         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y91         FDRE (Prop_fdre_C_Q)         0.164     1.779 r  <hidden>
                         net (fo=4, routed)           0.129     1.908    <hidden>
    SLICE_X46Y90         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.021     1.021    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.050 f  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.852     1.902    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X64Y102        FDRE (Prop_fdre_C_Q)         0.208     2.110 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.287     3.397    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     3.426 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.925     4.351    <hidden>
    SLICE_X46Y90         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.304ns  (logic 0.164ns (53.907%)  route 0.140ns (46.093%))
  Logic Levels:           0  
  Clock Path Skew:        2.735ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.351ns
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.882     0.882    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.908 r  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.030     0.938    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.964 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         0.651     1.615    <hidden>
    SLICE_X48Y91         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDRE (Prop_fdre_C_Q)         0.164     1.779 r  <hidden>
                         net (fo=5, routed)           0.140     1.920    <hidden>
    SLICE_X49Y90         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.021     1.021    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.050 f  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.852     1.902    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X64Y102        FDRE (Prop_fdre_C_Q)         0.208     2.110 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.287     3.397    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     3.426 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.925     4.351    <hidden>
    SLICE_X49Y90         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.207%)  route 0.171ns (54.793%))
  Logic Levels:           0  
  Clock Path Skew:        2.735ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.350ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.882     0.882    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.908 r  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.030     0.938    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.964 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         0.650     1.614    <hidden>
    SLICE_X47Y88         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y88         FDRE (Prop_fdre_C_Q)         0.141     1.755 r  <hidden>
                         net (fo=5, routed)           0.171     1.926    <hidden>
    SLICE_X49Y88         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.021     1.021    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.050 f  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.852     1.902    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X64Y102        FDRE (Prop_fdre_C_Q)         0.208     2.110 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.287     3.397    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     3.426 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.924     4.350    <hidden>
    SLICE_X49Y88         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.314ns  (logic 0.164ns (52.219%)  route 0.150ns (47.781%))
  Logic Levels:           0  
  Clock Path Skew:        2.736ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.350ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.882     0.882    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.908 r  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.030     0.938    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.964 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         0.649     1.613    <hidden>
    SLICE_X48Y87         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y87         FDRE (Prop_fdre_C_Q)         0.164     1.777 r  <hidden>
                         net (fo=11, routed)          0.150     1.927    <hidden>
    SLICE_X49Y88         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.021     1.021    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.050 f  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.852     1.902    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X64Y102        FDRE (Prop_fdre_C_Q)         0.208     2.110 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.287     3.397    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     3.426 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.924     4.350    <hidden>
    SLICE_X49Y88         FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK

Max Delay            60 Endpoints
Min Delay            60 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDI
                            (internal pin)
  Destination:            top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.896ns  (logic 0.434ns (11.141%)  route 3.462ns (88.859%))
  Logic Levels:           4  (LUT1=1 LUT4=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDI
                         net (fo=1, routed)           1.557     1.557    top_i/mdm_1/U0/Use_E2.LUT1_I/I0
    SLICE_X52Y105        LUT1 (Prop_lut1_I0_O)        0.105     1.662 r  top_i/mdm_1/U0/Use_E2.LUT1_I/Using_FPGA.Native/O
                         net (fo=11, routed)          0.610     2.272    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/O
    SLICE_X58Y98         LUT4 (Prop_lut4_I1_O)        0.105     2.377 f  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_i_2/O
                         net (fo=1, routed)           0.509     2.886    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_i_2_n_0
    SLICE_X58Y97         LUT6 (Prop_lut6_I0_O)        0.105     2.991 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_i_1/O
                         net (fo=2, routed)           0.786     3.777    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_dtm
    SLICE_X59Y94         LUT4 (Prop_lut4_I0_O)        0.119     3.896 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat[1]_i_1/O
                         net (fo=1, routed)           0.000     3.896    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat[1]_i_1_n_0
    SLICE_X59Y94         FDRE                                         r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.567     1.567    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.644 r  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.112     1.756    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.833 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.436     3.269    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X59Y94         FDRE                                         r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_reg[1]/C

Slack:                    inf
  Source:                 top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDI
                            (internal pin)
  Destination:            top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_reg/D
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.380ns  (logic 0.315ns (9.320%)  route 3.065ns (90.680%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDI
                         net (fo=1, routed)           1.557     1.557    top_i/mdm_1/U0/Use_E2.LUT1_I/I0
    SLICE_X52Y105        LUT1 (Prop_lut1_I0_O)        0.105     1.662 r  top_i/mdm_1/U0/Use_E2.LUT1_I/Using_FPGA.Native/O
                         net (fo=11, routed)          0.610     2.272    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/O
    SLICE_X58Y98         LUT4 (Prop_lut4_I1_O)        0.105     2.377 f  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_i_2/O
                         net (fo=1, routed)           0.509     2.886    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_i_2_n_0
    SLICE_X58Y97         LUT6 (Prop_lut6_I0_O)        0.105     2.991 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_i_1/O
                         net (fo=2, routed)           0.389     3.380    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_dtm
    SLICE_X58Y100        FDRE                                         r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.567     1.567    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.644 r  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.299     2.943    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X58Y100        FDRE                                         r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_reg/C

Slack:                    inf
  Source:                 top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDI
                            (internal pin)
  Destination:            top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dtmcs_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.062ns  (logic 0.210ns (6.858%)  route 2.852ns (93.142%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDI
                         net (fo=1, routed)           1.557     1.557    top_i/mdm_1/U0/Use_E2.LUT1_I/I0
    SLICE_X52Y105        LUT1 (Prop_lut1_I0_O)        0.105     1.662 r  top_i/mdm_1/U0/Use_E2.LUT1_I/Using_FPGA.Native/O
                         net (fo=11, routed)          1.295     2.957    top_i/mdm_1/U0/Use_E2.LUT1_I/Using_FPGA.lut1_o
    SLICE_X58Y94         LUT2 (Prop_lut2_I0_O)        0.105     3.062 r  top_i/mdm_1/U0/Use_E2.LUT1_I/dtmcs[31]_i_1/O
                         net (fo=1, routed)           0.000     3.062    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dtmcs_reg[31]_0
    SLICE_X58Y94         FDRE                                         r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dtmcs_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.567     1.567    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.644 r  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.112     1.756    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.833 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.436     3.269    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X58Y94         FDRE                                         r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dtmcs_reg[31]/C

Slack:                    inf
  Source:                 top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDI
                            (internal pin)
  Destination:            top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.017ns  (logic 0.210ns (6.961%)  route 2.807ns (93.039%))
  Logic Levels:           2  (LUT1=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDI
                         net (fo=1, routed)           1.557     1.557    top_i/mdm_1/U0/Use_E2.LUT1_I/I0
    SLICE_X52Y105        LUT1 (Prop_lut1_I0_O)        0.105     1.662 r  top_i/mdm_1/U0/Use_E2.LUT1_I/Using_FPGA.Native/O
                         net (fo=11, routed)          1.250     2.912    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/O
    SLICE_X56Y93         LUT3 (Prop_lut3_I2_O)        0.105     3.017 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read[31]_i_1/O
                         net (fo=1, routed)           0.000     3.017    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read[31]_i_1_n_0
    SLICE_X56Y93         FDRE                                         r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.567     1.567    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.644 r  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.112     1.756    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.833 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.438     3.271    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X56Y93         FDRE                                         r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_reg[31]/C

Slack:                    inf
  Source:                 top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            top_i/mdm_1/U0/Use_JTAG_BSCAN.tms_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.990ns  (logic 0.210ns (7.024%)  route 2.780ns (92.976%))
  Logic Levels:           2  (LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=9, routed)           1.823     1.823    top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_1
    SLICE_X53Y105        LUT5 (Prop_lut5_I2_O)        0.105     1.928 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bit_cnt[7]_i_1/O
                         net (fo=11, routed)          0.957     2.885    top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.tms_ok
    SLICE_X57Y104        LUT5 (Prop_lut5_I4_O)        0.105     2.990 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.tms_reg_i_1/O
                         net (fo=1, routed)           0.000     2.990    top_i/mdm_1/U0/Use_E2.BSCAN_I_n_13
    SLICE_X57Y104        FDRE                                         r  top_i/mdm_1/U0/Use_JTAG_BSCAN.tms_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.660     1.660    top_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     1.737 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          1.301     3.038    top_i/mdm_1/U0/tck
    SLICE_X57Y104        FDRE                                         r  top_i/mdm_1/U0/Use_JTAG_BSCAN.tms_reg_reg/C

Slack:                    inf
  Source:                 top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDI
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.968ns  (logic 0.105ns (3.537%)  route 2.863ns (96.463%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDI
                         net (fo=1, routed)           1.557     1.557    top_i/mdm_1/U0/Use_E2.LUT1_I/I0
    SLICE_X52Y105        LUT1 (Prop_lut1_I0_O)        0.105     1.662 r  top_i/mdm_1/U0/Use_E2.LUT1_I/Using_FPGA.Native/O
                         net (fo=11, routed)          1.306     2.968    <hidden>
    SLICE_X54Y87         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.567     1.567    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.644 r  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.112     1.756    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.833 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.435     3.268    <hidden>
    SLICE_X54Y87         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            top_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[20]/S
                            (rising edge-triggered cell FDSE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.926ns  (logic 0.105ns (3.589%)  route 2.821ns (96.411%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=9, routed)           1.984     1.984    top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_1
    SLICE_X52Y105        LUT5 (Prop_lut5_I2_O)        0.105     2.089 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bscanid[26]_i_1/O
                         net (fo=21, routed)          0.837     2.926    top_i/mdm_1/U0/Use_E2.BSCAN_I_n_11
    SLICE_X53Y100        FDSE                                         r  top_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[20]/S
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.660     1.660    top_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     1.737 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          1.302     3.039    top_i/mdm_1/U0/tck
    SLICE_X53Y100        FDSE                                         r  top_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[20]/C

Slack:                    inf
  Source:                 top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            top_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.926ns  (logic 0.105ns (3.589%)  route 2.821ns (96.411%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=9, routed)           1.984     1.984    top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_1
    SLICE_X52Y105        LUT5 (Prop_lut5_I2_O)        0.105     2.089 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bscanid[26]_i_1/O
                         net (fo=21, routed)          0.837     2.926    top_i/mdm_1/U0/Use_E2.BSCAN_I_n_11
    SLICE_X53Y100        FDRE                                         r  top_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.660     1.660    top_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     1.737 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          1.302     3.039    top_i/mdm_1/U0/tck
    SLICE_X53Y100        FDRE                                         r  top_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[21]/C

Slack:                    inf
  Source:                 top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            top_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.926ns  (logic 0.105ns (3.589%)  route 2.821ns (96.411%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=9, routed)           1.984     1.984    top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_1
    SLICE_X52Y105        LUT5 (Prop_lut5_I2_O)        0.105     2.089 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bscanid[26]_i_1/O
                         net (fo=21, routed)          0.837     2.926    top_i/mdm_1/U0/Use_E2.BSCAN_I_n_11
    SLICE_X53Y100        FDRE                                         r  top_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.660     1.660    top_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     1.737 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          1.302     3.039    top_i/mdm_1/U0/tck
    SLICE_X53Y100        FDRE                                         r  top_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[22]/C

Slack:                    inf
  Source:                 top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            top_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[23]/S
                            (rising edge-triggered cell FDSE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.926ns  (logic 0.105ns (3.589%)  route 2.821ns (96.411%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=9, routed)           1.984     1.984    top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_1
    SLICE_X52Y105        LUT5 (Prop_lut5_I2_O)        0.105     2.089 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bscanid[26]_i_1/O
                         net (fo=21, routed)          0.837     2.926    top_i/mdm_1/U0/Use_E2.BSCAN_I_n_11
    SLICE_X53Y100        FDSE                                         r  top_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[23]/S
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.660     1.660    top_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     1.737 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          1.302     3.039    top_i/mdm_1/U0/tck
    SLICE_X53Y100        FDSE                                         r  top_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[23]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            top_i/mdm_1/U0/Use_JTAG_BSCAN.id_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.785ns  (logic 0.046ns (5.861%)  route 0.739ns (94.139%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=5, routed)           0.739     0.739    top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_0
    SLICE_X52Y105        LUT4 (Prop_lut4_I1_O)        0.046     0.785 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.id_flag_i_1/O
                         net (fo=1, routed)           0.000     0.785    top_i/mdm_1/U0/Use_E2.BSCAN_I_n_12
    SLICE_X52Y105        FDRE                                         r  top_i/mdm_1/U0/Use_JTAG_BSCAN.id_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.086     1.086    top_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.115 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.856     1.971    top_i/mdm_1/U0/tck
    SLICE_X52Y105        FDRE                                         r  top_i/mdm_1/U0/Use_JTAG_BSCAN.id_flag_reg/C

Slack:                    inf
  Source:                 top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            top_i/mdm_1/U0/Internal_BSCANID.bscanid_sel_reg/D
                            (rising edge-triggered cell FDCE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.890ns  (logic 0.045ns (5.059%)  route 0.845ns (94.941%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=2, routed)           0.845     0.845    top_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X53Y105        LUT4 (Prop_lut4_I2_O)        0.045     0.890 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Internal_BSCANID.bscanid_sel_i_1/O
                         net (fo=1, routed)           0.000     0.890    top_i/mdm_1/U0/Use_E2.BSCAN_I_n_14
    SLICE_X53Y105        FDCE                                         r  top_i/mdm_1/U0/Internal_BSCANID.bscanid_sel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.086     1.086    top_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.115 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.856     1.971    top_i/mdm_1/U0/tck
    SLICE_X53Y105        FDCE                                         r  top_i/mdm_1/U0/Internal_BSCANID.bscanid_sel_reg/C

Slack:                    inf
  Source:                 top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TMS
                            (internal pin)
  Destination:            top_i/mdm_1/U0/Use_JTAG_BSCAN.mode_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.936ns  (logic 0.090ns (9.611%)  route 0.846ns (90.389%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TMS
                         net (fo=1, routed)           0.721     0.721    top_i/mdm_1/U0/Use_E2.BSCAN_I/tms
    SLICE_X53Y105        LUT5 (Prop_lut5_I4_O)        0.045     0.766 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bit_cnt[7]_i_1/O
                         net (fo=11, routed)          0.125     0.891    top_i/mdm_1/U0/Use_E2.LUT1_I/SR[0]
    SLICE_X57Y105        LUT3 (Prop_lut3_I2_O)        0.045     0.936 r  top_i/mdm_1/U0/Use_E2.LUT1_I/Use_JTAG_BSCAN.mode_reg_i_1/O
                         net (fo=1, routed)           0.000     0.936    top_i/mdm_1/U0/Use_E2.LUT1_I_n_0
    SLICE_X57Y105        FDRE                                         r  top_i/mdm_1/U0/Use_JTAG_BSCAN.mode_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.086     1.086    top_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.115 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.856     1.971    top_i/mdm_1/U0/tck
    SLICE_X57Y105        FDRE                                         r  top_i/mdm_1/U0/Use_JTAG_BSCAN.mode_reg_reg/C

Slack:                    inf
  Source:                 top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDI
                            (internal pin)
  Destination:            top_i/mdm_1/U0/Use_JTAG_BSCAN.tms_ok_reg/D
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.969ns  (logic 0.090ns (9.289%)  route 0.879ns (90.711%))
  Logic Levels:           2  (LUT1=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDI
                         net (fo=1, routed)           0.744     0.744    top_i/mdm_1/U0/Use_E2.LUT1_I/I0
    SLICE_X52Y105        LUT1 (Prop_lut1_I0_O)        0.045     0.789 r  top_i/mdm_1/U0/Use_E2.LUT1_I/Using_FPGA.Native/O
                         net (fo=11, routed)          0.135     0.924    top_i/mdm_1/U0/Use_E2.BSCAN_I/O
    SLICE_X57Y105        LUT6 (Prop_lut6_I2_O)        0.045     0.969 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.tms_ok_i_1/O
                         net (fo=1, routed)           0.000     0.969    top_i/mdm_1/U0/Use_E2.BSCAN_I_n_4
    SLICE_X57Y105        FDRE                                         r  top_i/mdm_1/U0/Use_JTAG_BSCAN.tms_ok_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.086     1.086    top_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.115 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.856     1.971    top_i/mdm_1/U0/tck
    SLICE_X57Y105        FDRE                                         r  top_i/mdm_1/U0/Use_JTAG_BSCAN.tms_ok_reg/C

Slack:                    inf
  Source:                 top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            top_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.021ns  (logic 0.045ns (4.406%)  route 0.976ns (95.594%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=5, routed)           0.739     0.739    top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_0
    SLICE_X52Y105        LUT5 (Prop_lut5_I3_O)        0.045     0.784 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bscanid[26]_i_1/O
                         net (fo=21, routed)          0.238     1.021    top_i/mdm_1/U0/Use_E2.BSCAN_I_n_11
    SLICE_X53Y102        FDSE                                         r  top_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.086     1.086    top_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.115 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.857     1.972    top_i/mdm_1/U0/tck
    SLICE_X53Y102        FDSE                                         r  top_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[0]/C

Slack:                    inf
  Source:                 top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            top_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.021ns  (logic 0.045ns (4.406%)  route 0.976ns (95.594%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=5, routed)           0.739     0.739    top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_0
    SLICE_X52Y105        LUT5 (Prop_lut5_I3_O)        0.045     0.784 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bscanid[26]_i_1/O
                         net (fo=21, routed)          0.238     1.021    top_i/mdm_1/U0/Use_E2.BSCAN_I_n_11
    SLICE_X53Y102        FDRE                                         r  top_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.086     1.086    top_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.115 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.857     1.972    top_i/mdm_1/U0/tck
    SLICE_X53Y102        FDRE                                         r  top_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[1]/C

Slack:                    inf
  Source:                 top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            top_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r_1/R
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.021ns  (logic 0.045ns (4.406%)  route 0.976ns (95.594%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=5, routed)           0.739     0.739    top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_0
    SLICE_X52Y105        LUT5 (Prop_lut5_I3_O)        0.045     0.784 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bscanid[26]_i_1/O
                         net (fo=21, routed)          0.238     1.021    top_i/mdm_1/U0/Use_E2.BSCAN_I_n_11
    SLICE_X53Y102        FDRE                                         r  top_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r_1/R
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.086     1.086    top_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.115 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.857     1.972    top_i/mdm_1/U0/tck
    SLICE_X53Y102        FDRE                                         r  top_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r_1/C

Slack:                    inf
  Source:                 top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            top_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r_2/R
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.021ns  (logic 0.045ns (4.406%)  route 0.976ns (95.594%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=5, routed)           0.739     0.739    top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_0
    SLICE_X52Y105        LUT5 (Prop_lut5_I3_O)        0.045     0.784 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bscanid[26]_i_1/O
                         net (fo=21, routed)          0.238     1.021    top_i/mdm_1/U0/Use_E2.BSCAN_I_n_11
    SLICE_X53Y102        FDRE                                         r  top_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r_2/R
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.086     1.086    top_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.115 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.857     1.972    top_i/mdm_1/U0/tck
    SLICE_X53Y102        FDRE                                         r  top_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r_2/C

Slack:                    inf
  Source:                 top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            top_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r_3/R
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.021ns  (logic 0.045ns (4.406%)  route 0.976ns (95.594%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=5, routed)           0.739     0.739    top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_0
    SLICE_X52Y105        LUT5 (Prop_lut5_I3_O)        0.045     0.784 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bscanid[26]_i_1/O
                         net (fo=21, routed)          0.238     1.021    top_i/mdm_1/U0/Use_E2.BSCAN_I_n_11
    SLICE_X53Y102        FDRE                                         r  top_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r_3/R
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.086     1.086    top_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.115 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.857     1.972    top_i/mdm_1/U0/tck
    SLICE_X53Y102        FDRE                                         r  top_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r_3/C

Slack:                    inf
  Source:                 top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            top_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r_4/R
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.021ns  (logic 0.045ns (4.406%)  route 0.976ns (95.594%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=5, routed)           0.739     0.739    top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_0
    SLICE_X52Y105        LUT5 (Prop_lut5_I3_O)        0.045     0.784 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bscanid[26]_i_1/O
                         net (fo=21, routed)          0.238     1.021    top_i/mdm_1/U0/Use_E2.BSCAN_I_n_11
    SLICE_X52Y102        FDRE                                         r  top_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r_4/R
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.086     1.086    top_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.115 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.857     1.972    top_i/mdm_1/U0/tck
    SLICE_X52Y102        FDRE                                         r  top_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r_4/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_top_clk_wiz_2
  To Clock:  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK

Max Delay            35 Endpoints
Min Delay            35 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.457ns  (logic 0.398ns (27.312%)  route 1.059ns (72.688%))
  Logic Levels:           0  
  Clock Path Skew:        4.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.346ns
    Source Clock Delay      (SCD):    -1.082ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.317 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.793    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.712 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.630    -1.082    <hidden>
    SLICE_X40Y95         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y95         FDRE (Prop_fdre_C_Q)         0.398    -0.684 r  <hidden>
                         net (fo=1, routed)           1.059     0.375    <hidden>
    SLICE_X38Y93         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.567     1.567    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.644 r  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.112     1.756    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.833 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.513     3.346    <hidden>
    SLICE_X38Y93         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.324ns  (logic 0.433ns (32.707%)  route 0.891ns (67.293%))
  Logic Levels:           0  
  Clock Path Skew:        4.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.348ns
    Source Clock Delay      (SCD):    -1.083ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.317 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.793    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.712 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.629    -1.083    <hidden>
    SLICE_X36Y89         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDRE (Prop_fdre_C_Q)         0.433    -0.650 r  <hidden>
                         net (fo=1, routed)           0.891     0.240    <hidden>
    SLICE_X37Y92         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.567     1.567    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.644 r  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.112     1.756    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.833 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.515     3.348    <hidden>
    SLICE_X37Y92         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.319ns  (logic 0.398ns (30.172%)  route 0.921ns (69.828%))
  Logic Levels:           0  
  Clock Path Skew:        4.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.346ns
    Source Clock Delay      (SCD):    -1.084ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.317 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.793    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.712 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.628    -1.084    <hidden>
    SLICE_X40Y90         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y90         FDRE (Prop_fdre_C_Q)         0.398    -0.686 r  <hidden>
                         net (fo=1, routed)           0.921     0.235    <hidden>
    SLICE_X40Y92         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.567     1.567    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.644 r  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.112     1.756    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.833 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.513     3.346    <hidden>
    SLICE_X40Y92         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.222ns  (logic 0.398ns (32.575%)  route 0.824ns (67.425%))
  Logic Levels:           0  
  Clock Path Skew:        4.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.348ns
    Source Clock Delay      (SCD):    -1.082ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.317 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.793    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.712 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.630    -1.082    <hidden>
    SLICE_X36Y90         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y90         FDRE (Prop_fdre_C_Q)         0.398    -0.684 r  <hidden>
                         net (fo=1, routed)           0.824     0.139    <hidden>
    SLICE_X37Y92         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.567     1.567    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.644 r  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.112     1.756    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.833 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.515     3.348    <hidden>
    SLICE_X37Y92         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.205ns  (logic 0.433ns (35.947%)  route 0.772ns (64.053%))
  Logic Levels:           0  
  Clock Path Skew:        4.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.346ns
    Source Clock Delay      (SCD):    -1.082ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.317 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.793    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.712 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.630    -1.082    <hidden>
    SLICE_X40Y96         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y96         FDRE (Prop_fdre_C_Q)         0.433    -0.649 r  <hidden>
                         net (fo=1, routed)           0.772     0.122    <hidden>
    SLICE_X40Y94         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.567     1.567    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.644 r  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.112     1.756    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.833 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.513     3.346    <hidden>
    SLICE_X40Y94         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.193ns  (logic 0.398ns (33.356%)  route 0.795ns (66.644%))
  Logic Levels:           0  
  Clock Path Skew:        4.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.348ns
    Source Clock Delay      (SCD):    -1.084ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.317 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.793    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.712 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.628    -1.084    <hidden>
    SLICE_X36Y88         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y88         FDRE (Prop_fdre_C_Q)         0.398    -0.686 r  <hidden>
                         net (fo=1, routed)           0.795     0.109    <hidden>
    SLICE_X37Y92         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.567     1.567    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.644 r  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.112     1.756    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.833 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.515     3.348    <hidden>
    SLICE_X37Y92         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.180ns  (logic 0.398ns (33.737%)  route 0.782ns (66.263%))
  Logic Levels:           0  
  Clock Path Skew:        4.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.346ns
    Source Clock Delay      (SCD):    -1.085ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.317 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.793    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.712 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.627    -1.085    <hidden>
    SLICE_X40Y89         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y89         FDRE (Prop_fdre_C_Q)         0.398    -0.687 r  <hidden>
                         net (fo=1, routed)           0.782     0.094    <hidden>
    SLICE_X38Y92         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.567     1.567    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.644 r  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.112     1.756    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.833 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.513     3.346    <hidden>
    SLICE_X38Y92         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.165ns  (logic 0.433ns (37.170%)  route 0.732ns (62.830%))
  Logic Levels:           0  
  Clock Path Skew:        4.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.272ns
    Source Clock Delay      (SCD):    -1.086ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.317 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.793    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.712 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.626    -1.086    <hidden>
    SLICE_X40Y87         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y87         FDRE (Prop_fdre_C_Q)         0.433    -0.653 r  <hidden>
                         net (fo=1, routed)           0.732     0.079    <hidden>
    SLICE_X43Y92         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.567     1.567    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.644 r  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.112     1.756    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.833 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.439     3.272    <hidden>
    SLICE_X43Y92         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.138ns  (logic 0.398ns (34.962%)  route 0.740ns (65.038%))
  Logic Levels:           0  
  Clock Path Skew:        4.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.272ns
    Source Clock Delay      (SCD):    -1.086ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.317 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.793    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.712 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.626    -1.086    <hidden>
    SLICE_X40Y87         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y87         FDRE (Prop_fdre_C_Q)         0.398    -0.688 r  <hidden>
                         net (fo=1, routed)           0.740     0.052    <hidden>
    SLICE_X43Y92         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.567     1.567    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.644 r  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.112     1.756    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.833 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.439     3.272    <hidden>
    SLICE_X43Y92         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.116ns  (logic 0.433ns (38.796%)  route 0.683ns (61.204%))
  Logic Levels:           0  
  Clock Path Skew:        4.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.348ns
    Source Clock Delay      (SCD):    -1.080ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.317 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.793    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.712 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.632    -1.080    <hidden>
    SLICE_X36Y96         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y96         FDRE (Prop_fdre_C_Q)         0.433    -0.647 r  <hidden>
                         net (fo=1, routed)           0.683     0.036    <hidden>
    SLICE_X37Y96         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.567     1.567    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.644 r  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.112     1.756    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.833 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.515     3.348    <hidden>
    SLICE_X37Y96         FDRE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.543ns  (logic 0.319ns (58.795%)  route 0.224ns (41.205%))
  Logic Levels:           0  
  Clock Path Skew:        5.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.738ns
    Source Clock Delay      (SCD):    -1.503ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.854    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    -4.545 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    -3.093    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -3.016 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.513    -1.503    <hidden>
    SLICE_X40Y96         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y96         FDRE (Prop_fdre_C_Q)         0.319    -1.184 r  <hidden>
                         net (fo=1, routed)           0.224    -0.960    <hidden>
    SLICE_X40Y94         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.828     1.828    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.909 r  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.118     2.027    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     2.108 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.630     3.738    <hidden>
    SLICE_X40Y94         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.563ns  (logic 0.347ns (61.635%)  route 0.216ns (38.365%))
  Logic Levels:           0  
  Clock Path Skew:        5.240ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.737ns
    Source Clock Delay      (SCD):    -1.503ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.854    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    -4.545 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    -3.093    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -3.016 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.513    -1.503    <hidden>
    SLICE_X40Y93         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y93         FDRE (Prop_fdre_C_Q)         0.347    -1.156 r  <hidden>
                         net (fo=1, routed)           0.216    -0.940    <hidden>
    SLICE_X38Y93         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.828     1.828    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.909 r  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.118     2.027    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     2.108 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.629     3.737    <hidden>
    SLICE_X38Y93         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.580ns  (logic 0.319ns (54.964%)  route 0.261ns (45.036%))
  Logic Levels:           0  
  Clock Path Skew:        5.240ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.739ns
    Source Clock Delay      (SCD):    -1.501ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.854    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    -4.545 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    -3.093    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -3.016 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.515    -1.501    <hidden>
    SLICE_X36Y92         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y92         FDRE (Prop_fdre_C_Q)         0.319    -1.182 r  <hidden>
                         net (fo=1, routed)           0.261    -0.920    <hidden>
    SLICE_X37Y92         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.828     1.828    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.909 r  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.118     2.027    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     2.108 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.631     3.739    <hidden>
    SLICE_X37Y92         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.626ns  (logic 0.319ns (50.972%)  route 0.307ns (49.028%))
  Logic Levels:           0  
  Clock Path Skew:        5.239ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.738ns
    Source Clock Delay      (SCD):    -1.501ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.854    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    -4.545 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    -3.093    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -3.016 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.515    -1.501    <hidden>
    SLICE_X36Y95         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDRE (Prop_fdre_C_Q)         0.319    -1.182 r  <hidden>
                         net (fo=1, routed)           0.307    -0.875    <hidden>
    SLICE_X40Y94         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.828     1.828    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.909 r  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.118     2.027    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     2.108 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.630     3.738    <hidden>
    SLICE_X40Y94         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.641ns  (logic 0.319ns (49.787%)  route 0.322ns (50.213%))
  Logic Levels:           0  
  Clock Path Skew:        5.240ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.737ns
    Source Clock Delay      (SCD):    -1.503ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.854    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    -4.545 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    -3.093    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -3.016 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.513    -1.503    <hidden>
    SLICE_X40Y93         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y93         FDRE (Prop_fdre_C_Q)         0.319    -1.184 r  <hidden>
                         net (fo=1, routed)           0.322    -0.862    <hidden>
    SLICE_X38Y93         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.828     1.828    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.909 r  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.118     2.027    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     2.108 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.629     3.737    <hidden>
    SLICE_X38Y93         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.642ns  (logic 0.319ns (49.682%)  route 0.323ns (50.318%))
  Logic Levels:           0  
  Clock Path Skew:        5.240ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.738ns
    Source Clock Delay      (SCD):    -1.502ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.854    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    -4.545 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    -3.093    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -3.016 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.514    -1.502    <hidden>
    SLICE_X36Y91         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y91         FDRE (Prop_fdre_C_Q)         0.319    -1.183 r  <hidden>
                         net (fo=1, routed)           0.323    -0.860    <hidden>
    SLICE_X37Y91         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.828     1.828    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.909 r  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.118     2.027    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     2.108 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.630     3.738    <hidden>
    SLICE_X37Y91         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.642ns  (logic 0.319ns (49.682%)  route 0.323ns (50.318%))
  Logic Levels:           0  
  Clock Path Skew:        5.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.740ns
    Source Clock Delay      (SCD):    -1.501ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.854    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    -4.545 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    -3.093    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -3.016 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.515    -1.501    <hidden>
    SLICE_X36Y96         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y96         FDRE (Prop_fdre_C_Q)         0.319    -1.182 r  <hidden>
                         net (fo=1, routed)           0.323    -0.859    <hidden>
    SLICE_X37Y96         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.828     1.828    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.909 r  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.118     2.027    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     2.108 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.632     3.740    <hidden>
    SLICE_X37Y96         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.650ns  (logic 0.319ns (49.078%)  route 0.331ns (50.922%))
  Logic Levels:           0  
  Clock Path Skew:        5.239ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.738ns
    Source Clock Delay      (SCD):    -1.501ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.854    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    -4.545 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    -3.093    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -3.016 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.515    -1.501    <hidden>
    SLICE_X36Y94         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y94         FDRE (Prop_fdre_C_Q)         0.319    -1.182 r  <hidden>
                         net (fo=1, routed)           0.331    -0.851    <hidden>
    SLICE_X40Y94         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.828     1.828    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.909 r  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.118     2.027    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     2.108 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.630     3.738    <hidden>
    SLICE_X40Y94         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.659ns  (logic 0.347ns (52.687%)  route 0.312ns (47.313%))
  Logic Levels:           0  
  Clock Path Skew:        5.242ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.737ns
    Source Clock Delay      (SCD):    -1.505ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.854    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    -4.545 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    -3.093    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -3.016 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.511    -1.505    <hidden>
    SLICE_X40Y89         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y89         FDRE (Prop_fdre_C_Q)         0.347    -1.158 r  <hidden>
                         net (fo=1, routed)           0.312    -0.846    <hidden>
    SLICE_X40Y92         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.828     1.828    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.909 r  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.118     2.027    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     2.108 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.629     3.737    <hidden>
    SLICE_X40Y92         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.742ns  (logic 0.304ns (40.977%)  route 0.438ns (59.023%))
  Logic Levels:           0  
  Clock Path Skew:        5.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.662ns
    Source Clock Delay      (SCD):    -1.581ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.854    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    -4.545 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    -3.093    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -3.016 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.435    -1.581    <hidden>
    SLICE_X54Y88         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDCE (Prop_fdce_C_Q)         0.304    -1.277 r  <hidden>
                         net (fo=3, routed)           0.438    -0.839    <hidden>
    SLICE_X52Y90         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.828     1.828    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.909 r  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.118     2.027    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     2.108 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.554     3.662    <hidden>
    SLICE_X52Y90         FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  To Clock:  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.783ns  (logic 1.338ns (19.727%)  route 5.445ns (80.273%))
  Logic Levels:           9  (LUT3=1 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -4.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.269ns
    Source Clock Delay      (SCD):    7.585ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.828     1.828    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.909 f  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.405     3.314    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X64Y102        FDRE (Prop_fdre_C_Q)         0.437     3.751 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           2.200     5.951    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     6.032 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.553     7.585    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X55Y91         FDRE                                         r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDRE (Prop_fdre_C_Q)         0.379     7.964 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/Q
                         net (fo=5, routed)           0.407     8.372    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[5]
    SLICE_X55Y91         LUT4 (Prop_lut4_I3_O)        0.105     8.477 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=4, routed)           0.528     9.005    <hidden>
    SLICE_X54Y90         LUT3 (Prop_lut3_I0_O)        0.105     9.110 r  <hidden>
                         net (fo=5, routed)           0.538     9.647    <hidden>
    SLICE_X54Y92         LUT6 (Prop_lut6_I3_O)        0.105     9.752 f  <hidden>
                         net (fo=2, routed)           0.619    10.371    <hidden>
    SLICE_X44Y93         LUT5 (Prop_lut5_I0_O)        0.105    10.476 r  <hidden>
                         net (fo=1, routed)           0.470    10.946    <hidden>
    SLICE_X44Y92         LUT6 (Prop_lut6_I1_O)        0.105    11.051 f  <hidden>
                         net (fo=1, routed)           0.801    11.852    <hidden>
    SLICE_X51Y92         LUT6 (Prop_lut6_I0_O)        0.105    11.957 r  <hidden>
                         net (fo=3, routed)           0.794    12.751    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_TDO_0
    SLICE_X59Y92         LUT6 (Prop_lut6_I0_O)        0.105    12.856 f  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_i_6/O
                         net (fo=1, routed)           0.503    13.358    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_i_6_n_0
    SLICE_X58Y97         LUT6 (Prop_lut6_I4_O)        0.105    13.463 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_i_1/O
                         net (fo=2, routed)           0.786    14.249    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_dtm
    SLICE_X59Y94         LUT4 (Prop_lut4_I0_O)        0.119    14.368 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat[1]_i_1/O
                         net (fo=1, routed)           0.000    14.368    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat[1]_i_1_n_0
    SLICE_X59Y94         FDRE                                         r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.567     1.567    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.644 r  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.112     1.756    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.833 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.436     3.269    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X59Y94         FDRE                                         r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_reg[1]/C

Slack:                    inf
  Source:                 top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_reg/D
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.267ns  (logic 1.219ns (19.452%)  route 5.048ns (80.548%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -4.642ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.943ns
    Source Clock Delay      (SCD):    7.585ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.828     1.828    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.909 f  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.405     3.314    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X64Y102        FDRE (Prop_fdre_C_Q)         0.437     3.751 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           2.200     5.951    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     6.032 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.553     7.585    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X55Y91         FDRE                                         r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDRE (Prop_fdre_C_Q)         0.379     7.964 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/Q
                         net (fo=5, routed)           0.407     8.372    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[5]
    SLICE_X55Y91         LUT4 (Prop_lut4_I3_O)        0.105     8.477 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=4, routed)           0.528     9.005    <hidden>
    SLICE_X54Y90         LUT3 (Prop_lut3_I0_O)        0.105     9.110 r  <hidden>
                         net (fo=5, routed)           0.538     9.647    <hidden>
    SLICE_X54Y92         LUT6 (Prop_lut6_I3_O)        0.105     9.752 f  <hidden>
                         net (fo=2, routed)           0.619    10.371    <hidden>
    SLICE_X44Y93         LUT5 (Prop_lut5_I0_O)        0.105    10.476 r  <hidden>
                         net (fo=1, routed)           0.470    10.946    <hidden>
    SLICE_X44Y92         LUT6 (Prop_lut6_I1_O)        0.105    11.051 f  <hidden>
                         net (fo=1, routed)           0.801    11.852    <hidden>
    SLICE_X51Y92         LUT6 (Prop_lut6_I0_O)        0.105    11.957 r  <hidden>
                         net (fo=3, routed)           0.794    12.751    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_TDO_0
    SLICE_X59Y92         LUT6 (Prop_lut6_I0_O)        0.105    12.856 f  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_i_6/O
                         net (fo=1, routed)           0.503    13.358    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_i_6_n_0
    SLICE_X58Y97         LUT6 (Prop_lut6_I4_O)        0.105    13.463 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_i_1/O
                         net (fo=2, routed)           0.389    13.852    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_dtm
    SLICE_X58Y100        FDRE                                         r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.567     1.567    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.644 r  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.299     2.943    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X58Y100        FDRE                                         r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_reg/C

Slack:                    inf
  Source:                 top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/haltsum0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.840ns  (logic 1.114ns (23.016%)  route 3.726ns (76.984%))
  Logic Levels:           7  (LUT3=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -4.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.271ns
    Source Clock Delay      (SCD):    7.585ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.828     1.828    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.909 f  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.405     3.314    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X64Y102        FDRE (Prop_fdre_C_Q)         0.437     3.751 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           2.200     5.951    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     6.032 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.553     7.585    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X55Y91         FDRE                                         r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDRE (Prop_fdre_C_Q)         0.379     7.964 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/Q
                         net (fo=5, routed)           0.407     8.372    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[5]
    SLICE_X55Y91         LUT4 (Prop_lut4_I3_O)        0.105     8.477 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=4, routed)           0.528     9.005    <hidden>
    SLICE_X54Y90         LUT3 (Prop_lut3_I0_O)        0.105     9.110 r  <hidden>
                         net (fo=5, routed)           0.538     9.647    <hidden>
    SLICE_X54Y92         LUT6 (Prop_lut6_I3_O)        0.105     9.752 f  <hidden>
                         net (fo=2, routed)           0.619    10.371    <hidden>
    SLICE_X44Y93         LUT5 (Prop_lut5_I0_O)        0.105    10.476 r  <hidden>
                         net (fo=1, routed)           0.470    10.946    <hidden>
    SLICE_X44Y92         LUT6 (Prop_lut6_I1_O)        0.105    11.051 f  <hidden>
                         net (fo=1, routed)           0.801    11.852    <hidden>
    SLICE_X51Y92         LUT6 (Prop_lut6_I0_O)        0.105    11.957 r  <hidden>
                         net (fo=3, routed)           0.363    12.321    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_TDO_0
    SLICE_X57Y93         LUT3 (Prop_lut3_I0_O)        0.105    12.426 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/haltsum0[0]_i_1/O
                         net (fo=1, routed)           0.000    12.426    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/haltsum0[0]_i_1_n_0
    SLICE_X57Y93         FDRE                                         r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/haltsum0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.567     1.567    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.644 r  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.112     1.756    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.833 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.438     3.271    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X57Y93         FDRE                                         r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/haltsum0_reg[0]/C

Slack:                    inf
  Source:                 top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/idle_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.287ns  (logic 0.694ns (30.345%)  route 1.593ns (69.655%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -4.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.269ns
    Source Clock Delay      (SCD):    7.586ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.828     1.828    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.909 f  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.405     3.314    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X64Y102        FDRE (Prop_fdre_C_Q)         0.437     3.751 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           2.200     5.951    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     6.032 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.554     7.586    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X57Y92         FDRE                                         r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/idle_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y92         FDRE (Prop_fdre_C_Q)         0.379     7.965 f  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/idle_reg_reg/Q
                         net (fo=3, routed)           0.852     8.818    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/idle_reg
    SLICE_X58Y93         LUT5 (Prop_lut5_I0_O)        0.105     8.923 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat[1]_i_3/O
                         net (fo=1, routed)           0.224     9.146    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat[1]_i_3_n_0
    SLICE_X59Y94         LUT6 (Prop_lut6_I5_O)        0.105     9.251 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat[1]_i_2/O
                         net (fo=2, routed)           0.517     9.769    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat[1]_i_2_n_0
    SLICE_X59Y94         LUT4 (Prop_lut4_I2_O)        0.105     9.874 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat[0]_i_1/O
                         net (fo=1, routed)           0.000     9.874    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat[0]_i_1_n_0
    SLICE_X59Y94         FDRE                                         r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.567     1.567    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.644 r  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.112     1.756    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.833 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.436     3.269    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X59Y94         FDRE                                         r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_reg[0]/C

Slack:                    inf
  Source:                 top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmireset_reg/C
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_shift_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.583ns  (logic 0.589ns (37.208%)  route 0.994ns (62.792%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -4.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.269ns
    Source Clock Delay      (SCD):    7.586ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.828     1.828    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.909 f  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.405     3.314    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X64Y102        FDRE (Prop_fdre_C_Q)         0.437     3.751 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           2.200     5.951    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     6.032 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.554     7.586    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X59Y97         FDRE                                         r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmireset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y97         FDRE (Prop_fdre_C_Q)         0.379     7.965 f  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmireset_reg/Q
                         net (fo=4, routed)           0.658     8.623    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmireset_reg_n_0
    SLICE_X58Y94         LUT4 (Prop_lut4_I2_O)        0.105     8.728 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_shift_count[1]_i_2/O
                         net (fo=2, routed)           0.336     9.064    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current
    SLICE_X58Y93         LUT6 (Prop_lut6_I1_O)        0.105     9.169 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_shift_count[1]_i_1/O
                         net (fo=1, routed)           0.000     9.169    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_shift_count[1]_i_1_n_0
    SLICE_X58Y93         FDRE                                         r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.567     1.567    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.644 r  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.112     1.756    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.833 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.436     3.269    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X58Y93         FDRE                                         r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_shift_count_reg[1]/C

Slack:                    inf
  Source:                 top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmireset_reg/C
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_shift_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.576ns  (logic 0.589ns (37.383%)  route 0.987ns (62.617%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -4.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.269ns
    Source Clock Delay      (SCD):    7.586ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.828     1.828    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.909 f  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.405     3.314    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X64Y102        FDRE (Prop_fdre_C_Q)         0.437     3.751 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           2.200     5.951    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     6.032 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.554     7.586    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X59Y97         FDRE                                         r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmireset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y97         FDRE (Prop_fdre_C_Q)         0.379     7.965 f  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmireset_reg/Q
                         net (fo=4, routed)           0.658     8.623    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmireset_reg_n_0
    SLICE_X58Y94         LUT4 (Prop_lut4_I2_O)        0.105     8.728 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_shift_count[1]_i_2/O
                         net (fo=2, routed)           0.329     9.057    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current
    SLICE_X58Y93         LUT6 (Prop_lut6_I0_O)        0.105     9.162 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_shift_count[0]_i_1/O
                         net (fo=1, routed)           0.000     9.162    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_shift_count[0]_i_1_n_0
    SLICE_X58Y93         FDRE                                         r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.567     1.567    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.644 r  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.112     1.756    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.833 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.436     3.269    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X58Y93         FDRE                                         r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_shift_count_reg[0]/C

Slack:                    inf
  Source:                 top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmihardreset_reg/C
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.317ns  (logic 0.484ns (36.741%)  route 0.833ns (63.259%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -4.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.269ns
    Source Clock Delay      (SCD):    7.586ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.828     1.828    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.909 f  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.405     3.314    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X64Y102        FDRE (Prop_fdre_C_Q)         0.437     3.751 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           2.200     5.951    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     6.032 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.554     7.586    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X58Y95         FDRE                                         r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmihardreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y95         FDRE (Prop_fdre_C_Q)         0.379     7.965 f  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmihardreset_reg/Q
                         net (fo=4, routed)           0.833     8.799    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmihardreset_reg_n_0
    SLICE_X59Y94         LUT6 (Prop_lut6_I4_O)        0.105     8.904 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current[1]_i_1/O
                         net (fo=1, routed)           0.000     8.904    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current[1]_i_1_n_0
    SLICE_X59Y94         FDRE                                         r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.567     1.567    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.644 r  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.112     1.756    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.833 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.436     3.269    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X59Y94         FDRE                                         r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current_reg[1]/C

Slack:                    inf
  Source:                 top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmireset_reg/C
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.287ns  (logic 0.484ns (37.598%)  route 0.803ns (62.402%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -4.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.269ns
    Source Clock Delay      (SCD):    7.586ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.828     1.828    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.909 f  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.405     3.314    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X64Y102        FDRE (Prop_fdre_C_Q)         0.437     3.751 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           2.200     5.951    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     6.032 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.554     7.586    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X59Y97         FDRE                                         r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmireset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y97         FDRE (Prop_fdre_C_Q)         0.379     7.965 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmireset_reg/Q
                         net (fo=4, routed)           0.803     8.769    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmireset_reg_n_0
    SLICE_X59Y94         LUT6 (Prop_lut6_I3_O)        0.105     8.874 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current[0]_i_1/O
                         net (fo=1, routed)           0.000     8.874    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current[0]_i_1_n_0
    SLICE_X59Y94         FDRE                                         r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.567     1.567    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.644 r  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.112     1.756    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.833 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.436     3.269    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X59Y94         FDRE                                         r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current_reg[0]/C

Slack:                    inf
  Source:                 top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_hartreset_reg/C
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.174ns  (logic 0.484ns (41.243%)  route 0.690ns (58.757%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -4.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.271ns
    Source Clock Delay      (SCD):    7.585ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.828     1.828    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.909 f  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.405     3.314    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X64Y102        FDRE (Prop_fdre_C_Q)         0.437     3.751 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           2.200     5.951    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     6.032 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.553     7.585    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X59Y93         FDRE                                         r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_hartreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y93         FDRE (Prop_fdre_C_Q)         0.379     7.964 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_hartreset_reg/Q
                         net (fo=3, routed)           0.690     8.654    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Rst_0
    SLICE_X56Y93         LUT3 (Prop_lut3_I0_O)        0.105     8.759 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read[31]_i_1/O
                         net (fo=1, routed)           0.000     8.759    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read[31]_i_1_n_0
    SLICE_X56Y93         FDRE                                         r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.567     1.567    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.644 r  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.112     1.756    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.833 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.438     3.271    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X56Y93         FDRE                                         r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_reg[31]/C

Slack:                    inf
  Source:                 top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_ndmreset_reg/C
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.161ns  (logic 0.590ns (50.815%)  route 0.571ns (49.185%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -4.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.271ns
    Source Clock Delay      (SCD):    7.585ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.828     1.828    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.909 f  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.405     3.314    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X64Y102        FDRE (Prop_fdre_C_Q)         0.437     3.751 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           2.200     5.951    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     6.032 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.553     7.585    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X59Y93         FDRE                                         r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_ndmreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y93         FDRE (Prop_fdre_C_Q)         0.348     7.933 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_ndmreset_reg/Q
                         net (fo=3, routed)           0.571     8.505    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst
    SLICE_X56Y93         LUT3 (Prop_lut3_I0_O)        0.242     8.747 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read[3]_i_1/O
                         net (fo=1, routed)           0.000     8.747    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read[3]_i_1_n_0
    SLICE_X56Y93         FDRE                                         r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.567     1.567    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.644 r  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.112     1.756    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.833 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.438     3.271    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X56Y93         FDRE                                         r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.877%)  route 0.180ns (56.123%))
  Logic Levels:           0  
  Clock Path Skew:        -1.423ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    3.459ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.882     0.882    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.908 f  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.581     1.489    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X64Y102        FDRE (Prop_fdre_C_Q)         0.167     1.656 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.126     2.782    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.808 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.651     3.459    <hidden>
    SLICE_X50Y91         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y91         FDRE (Prop_fdre_C_Q)         0.141     3.600 r  <hidden>
                         net (fo=2, routed)           0.180     3.781    <hidden>
    SLICE_X51Y91         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.021     1.021    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.050 r  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.033     1.083    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.112 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         0.925     2.037    <hidden>
    SLICE_X51Y91         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.901%)  route 0.180ns (56.099%))
  Logic Levels:           0  
  Clock Path Skew:        -1.424ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    3.460ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.882     0.882    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.908 f  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.581     1.489    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X64Y102        FDRE (Prop_fdre_C_Q)         0.167     1.656 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.126     2.782    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.808 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.652     3.460    <hidden>
    SLICE_X50Y94         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y94         FDPE (Prop_fdpe_C_Q)         0.141     3.601 r  <hidden>
                         net (fo=2, routed)           0.180     3.782    <hidden>
    SLICE_X50Y92         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.021     1.021    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.050 r  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.033     1.083    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.112 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         0.925     2.037    <hidden>
    SLICE_X50Y92         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.199%)  route 0.193ns (57.801%))
  Logic Levels:           0  
  Clock Path Skew:        -1.422ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    3.458ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.882     0.882    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.908 f  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.581     1.489    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X64Y102        FDRE (Prop_fdre_C_Q)         0.167     1.656 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.126     2.782    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.808 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.650     3.458    <hidden>
    SLICE_X51Y89         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y89         FDRE (Prop_fdre_C_Q)         0.141     3.599 r  <hidden>
                         net (fo=4, routed)           0.193     3.793    <hidden>
    SLICE_X50Y92         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.021     1.021    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.050 r  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.033     1.083    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.112 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         0.925     2.037    <hidden>
    SLICE_X50Y92         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmireset_reg/C
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.405ns  (logic 0.186ns (45.892%)  route 0.219ns (54.108%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.423ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    3.458ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.882     0.882    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.908 f  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.581     1.489    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X64Y102        FDRE (Prop_fdre_C_Q)         0.167     1.656 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.126     2.782    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.808 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.650     3.458    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X59Y97         FDRE                                         r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmireset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y97         FDRE (Prop_fdre_C_Q)         0.141     3.599 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmireset_reg/Q
                         net (fo=4, routed)           0.219     3.819    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmireset_reg_n_0
    SLICE_X59Y94         LUT6 (Prop_lut6_I3_O)        0.045     3.864 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current[1]_i_1/O
                         net (fo=1, routed)           0.000     3.864    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current[1]_i_1_n_0
    SLICE_X59Y94         FDRE                                         r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.021     1.021    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.050 r  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.033     1.083    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.112 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         0.924     2.036    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X59Y94         FDRE                                         r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current_reg[1]/C

Slack:                    inf
  Source:                 top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_dmactive_reg/C
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.408ns  (logic 0.186ns (45.622%)  route 0.222ns (54.378%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.420ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    3.457ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.882     0.882    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.908 f  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.581     1.489    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X64Y102        FDRE (Prop_fdre_C_Q)         0.167     1.656 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.126     2.782    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.808 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.649     3.457    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X59Y93         FDRE                                         r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_dmactive_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y93         FDRE (Prop_fdre_C_Q)         0.141     3.598 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_dmactive_reg/Q
                         net (fo=4, routed)           0.222     3.820    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol[0]
    SLICE_X56Y93         LUT3 (Prop_lut3_I0_O)        0.045     3.865 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read[2]_i_1/O
                         net (fo=1, routed)           0.000     3.865    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read[2]_i_1_n_0
    SLICE_X56Y93         FDRE                                         r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.021     1.021    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.050 r  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.033     1.083    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.112 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         0.926     2.038    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X56Y93         FDRE                                         r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_reg[2]/C

Slack:                    inf
  Source:                 top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmihardreset_reg/C
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.412ns  (logic 0.186ns (45.111%)  route 0.226ns (54.889%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.422ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    3.457ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.882     0.882    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.908 f  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.581     1.489    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X64Y102        FDRE (Prop_fdre_C_Q)         0.167     1.656 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.126     2.782    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.808 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.649     3.457    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X58Y95         FDRE                                         r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmihardreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y95         FDRE (Prop_fdre_C_Q)         0.141     3.598 f  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmihardreset_reg/Q
                         net (fo=4, routed)           0.226     3.825    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmihardreset_reg_n_0
    SLICE_X59Y94         LUT6 (Prop_lut6_I4_O)        0.045     3.870 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current[0]_i_1/O
                         net (fo=1, routed)           0.000     3.870    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current[0]_i_1_n_0
    SLICE_X59Y94         FDRE                                         r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.021     1.021    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.050 r  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.033     1.083    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.112 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         0.924     2.036    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X59Y94         FDRE                                         r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current_reg[0]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.447ns  (logic 0.141ns (31.519%)  route 0.306ns (68.481%))
  Logic Levels:           0  
  Clock Path Skew:        -1.422ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    3.458ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.882     0.882    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.908 f  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.581     1.489    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X64Y102        FDRE (Prop_fdre_C_Q)         0.167     1.656 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.126     2.782    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.808 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.650     3.458    <hidden>
    SLICE_X50Y89         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y89         FDCE (Prop_fdce_C_Q)         0.141     3.599 r  <hidden>
                         net (fo=8, routed)           0.306     3.906    <hidden>
    SLICE_X50Y92         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.021     1.021    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.050 r  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.033     1.083    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.112 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         0.925     2.037    <hidden>
    SLICE_X50Y92         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.459ns  (logic 0.164ns (35.752%)  route 0.295ns (64.248%))
  Logic Levels:           0  
  Clock Path Skew:        -1.421ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    3.458ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.882     0.882    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.908 f  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.581     1.489    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X64Y102        FDRE (Prop_fdre_C_Q)         0.167     1.656 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.126     2.782    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.808 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.650     3.458    <hidden>
    SLICE_X52Y89         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y89         FDRE (Prop_fdre_C_Q)         0.164     3.622 r  <hidden>
                         net (fo=4, routed)           0.295     3.917    <hidden>
    SLICE_X51Y93         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.021     1.021    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.050 r  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.033     1.083    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.112 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         0.926     2.038    <hidden>
    SLICE_X51Y93         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.462ns  (logic 0.141ns (30.527%)  route 0.321ns (69.473%))
  Logic Levels:           0  
  Clock Path Skew:        -1.421ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    3.458ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.882     0.882    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.908 f  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.581     1.489    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X64Y102        FDRE (Prop_fdre_C_Q)         0.167     1.656 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.126     2.782    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.808 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.650     3.458    <hidden>
    SLICE_X51Y89         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y89         FDRE (Prop_fdre_C_Q)         0.141     3.599 r  <hidden>
                         net (fo=5, routed)           0.321     3.920    <hidden>
    SLICE_X51Y93         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.021     1.021    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.050 r  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.033     1.083    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.112 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         0.926     2.038    <hidden>
    SLICE_X51Y93         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_ndmreset_reg/C
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.478ns  (logic 0.227ns (47.483%)  route 0.251ns (52.517%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.420ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    3.457ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.882     0.882    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.908 f  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.581     1.489    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X64Y102        FDRE (Prop_fdre_C_Q)         0.167     1.656 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.126     2.782    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.808 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.649     3.457    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X59Y93         FDRE                                         r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_ndmreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y93         FDRE (Prop_fdre_C_Q)         0.128     3.585 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_ndmreset_reg/Q
                         net (fo=3, routed)           0.251     3.837    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst
    SLICE_X56Y93         LUT3 (Prop_lut3_I0_O)        0.099     3.936 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read[3]_i_1/O
                         net (fo=1, routed)           0.000     3.936    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read[3]_i_1_n_0
    SLICE_X56Y93         FDRE                                         r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.021     1.021    top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.050 r  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.033     1.083    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.112 r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         0.926     2.038    top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X56Y93         FDRE                                         r  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_reg[3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_i/mdm_1/U0/Use_JTAG_BSCAN.tms_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.725ns  (logic 0.210ns (7.706%)  route 2.515ns (92.294%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        3.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.038ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=5, routed)           1.558    18.225    top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_9
    SLICE_X53Y105        LUT5 (Prop_lut5_I1_O)        0.105    18.330 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bit_cnt[7]_i_1/O
                         net (fo=11, routed)          0.957    19.287    top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.tms_ok
    SLICE_X57Y104        LUT5 (Prop_lut5_I4_O)        0.105    19.392 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.tms_reg_i_1/O
                         net (fo=1, routed)           0.000    19.392    top_i/mdm_1/U0/Use_E2.BSCAN_I_n_13
    SLICE_X57Y104        FDRE                                         r  top_i/mdm_1/U0/Use_JTAG_BSCAN.tms_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.660     1.660    top_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     1.737 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          1.301     3.038    top_i/mdm_1/U0/tck
    SLICE_X57Y104        FDRE                                         r  top_i/mdm_1/U0/Use_JTAG_BSCAN.tms_reg_reg/C

Slack:                    inf
  Source:                 top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.447ns  (logic 0.105ns (4.290%)  route 2.342ns (95.710%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.036ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=5, routed)           1.558    18.225    top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_9
    SLICE_X53Y105        LUT5 (Prop_lut5_I1_O)        0.105    18.330 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bit_cnt[7]_i_1/O
                         net (fo=11, routed)          0.784    19.114    top_i/mdm_1/U0/Use_JTAG_BSCAN.tms_ok
    SLICE_X58Y104        FDRE                                         f  top_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.660     1.660    top_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     1.737 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          1.299     3.036    top_i/mdm_1/U0/tck
    SLICE_X58Y104        FDRE                                         r  top_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[6]/C

Slack:                    inf
  Source:                 top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.447ns  (logic 0.105ns (4.290%)  route 2.342ns (95.710%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.036ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=5, routed)           1.558    18.225    top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_9
    SLICE_X53Y105        LUT5 (Prop_lut5_I1_O)        0.105    18.330 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bit_cnt[7]_i_1/O
                         net (fo=11, routed)          0.784    19.114    top_i/mdm_1/U0/Use_JTAG_BSCAN.tms_ok
    SLICE_X58Y104        FDRE                                         f  top_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.660     1.660    top_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     1.737 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          1.299     3.036    top_i/mdm_1/U0/tck
    SLICE_X58Y104        FDRE                                         r  top_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[7]/C

Slack:                    inf
  Source:                 top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_i/mdm_1/U0/Use_JTAG_BSCAN.tms_ok_reg/D
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.244ns  (logic 0.210ns (9.360%)  route 2.034ns (90.640%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        3.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.038ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=5, routed)           1.558    18.225    top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_9
    SLICE_X53Y105        LUT5 (Prop_lut5_I1_O)        0.105    18.330 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bit_cnt[7]_i_1/O
                         net (fo=11, routed)          0.475    18.805    top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.tms_ok
    SLICE_X57Y105        LUT6 (Prop_lut6_I5_O)        0.105    18.910 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.tms_ok_i_1/O
                         net (fo=1, routed)           0.000    18.910    top_i/mdm_1/U0/Use_E2.BSCAN_I_n_4
    SLICE_X57Y105        FDRE                                         r  top_i/mdm_1/U0/Use_JTAG_BSCAN.tms_ok_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.660     1.660    top_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     1.737 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          1.301     3.038    top_i/mdm_1/U0/tck
    SLICE_X57Y105        FDRE                                         r  top_i/mdm_1/U0/Use_JTAG_BSCAN.tms_ok_reg/C

Slack:                    inf
  Source:                 top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.224ns  (logic 0.105ns (4.721%)  route 2.119ns (95.278%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.036ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=5, routed)           1.558    18.225    top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_9
    SLICE_X53Y105        LUT5 (Prop_lut5_I1_O)        0.105    18.330 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bit_cnt[7]_i_1/O
                         net (fo=11, routed)          0.561    18.890    top_i/mdm_1/U0/Use_JTAG_BSCAN.tms_ok
    SLICE_X58Y105        FDRE                                         f  top_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.660     1.660    top_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     1.737 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          1.299     3.036    top_i/mdm_1/U0/tck
    SLICE_X58Y105        FDRE                                         r  top_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[3]/C

Slack:                    inf
  Source:                 top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.224ns  (logic 0.105ns (4.721%)  route 2.119ns (95.278%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.036ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=5, routed)           1.558    18.225    top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_9
    SLICE_X53Y105        LUT5 (Prop_lut5_I1_O)        0.105    18.330 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bit_cnt[7]_i_1/O
                         net (fo=11, routed)          0.561    18.890    top_i/mdm_1/U0/Use_JTAG_BSCAN.tms_ok
    SLICE_X58Y105        FDRE                                         f  top_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.660     1.660    top_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     1.737 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          1.299     3.036    top_i/mdm_1/U0/tck
    SLICE_X58Y105        FDRE                                         r  top_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[4]/C

Slack:                    inf
  Source:                 top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.224ns  (logic 0.105ns (4.721%)  route 2.119ns (95.278%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.036ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=5, routed)           1.558    18.225    top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_9
    SLICE_X53Y105        LUT5 (Prop_lut5_I1_O)        0.105    18.330 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bit_cnt[7]_i_1/O
                         net (fo=11, routed)          0.561    18.890    top_i/mdm_1/U0/Use_JTAG_BSCAN.tms_ok
    SLICE_X58Y105        FDRE                                         f  top_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.660     1.660    top_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     1.737 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          1.299     3.036    top_i/mdm_1/U0/tck
    SLICE_X58Y105        FDRE                                         r  top_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[5]/C

Slack:                    inf
  Source:                 top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.220ns  (logic 0.105ns (4.729%)  route 2.115ns (95.270%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.036ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=5, routed)           1.558    18.225    top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_9
    SLICE_X53Y105        LUT5 (Prop_lut5_I1_O)        0.105    18.330 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bit_cnt[7]_i_1/O
                         net (fo=11, routed)          0.557    18.887    top_i/mdm_1/U0/Use_JTAG_BSCAN.tms_ok
    SLICE_X59Y105        FDRE                                         f  top_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.660     1.660    top_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     1.737 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          1.299     3.036    top_i/mdm_1/U0/tck
    SLICE_X59Y105        FDRE                                         r  top_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[0]/C

Slack:                    inf
  Source:                 top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.220ns  (logic 0.105ns (4.729%)  route 2.115ns (95.270%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.036ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=5, routed)           1.558    18.225    top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_9
    SLICE_X53Y105        LUT5 (Prop_lut5_I1_O)        0.105    18.330 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bit_cnt[7]_i_1/O
                         net (fo=11, routed)          0.557    18.887    top_i/mdm_1/U0/Use_JTAG_BSCAN.tms_ok
    SLICE_X59Y105        FDRE                                         f  top_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.660     1.660    top_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     1.737 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          1.299     3.036    top_i/mdm_1/U0/tck
    SLICE_X59Y105        FDRE                                         r  top_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[1]/C

Slack:                    inf
  Source:                 top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.220ns  (logic 0.105ns (4.729%)  route 2.115ns (95.270%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.036ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=5, routed)           1.558    18.225    top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_9
    SLICE_X53Y105        LUT5 (Prop_lut5_I1_O)        0.105    18.330 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bit_cnt[7]_i_1/O
                         net (fo=11, routed)          0.557    18.887    top_i/mdm_1/U0/Use_JTAG_BSCAN.tms_ok
    SLICE_X59Y105        FDRE                                         f  top_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.660     1.660    top_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     1.737 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          1.299     3.036    top_i/mdm_1/U0/tck
    SLICE_X59Y105        FDRE                                         r  top_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_i/mdm_1/U0/Internal_BSCANID.bscanid_sel_reg/D
                            (rising edge-triggered cell FDCE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.758ns  (logic 0.045ns (5.937%)  route 0.713ns (94.063%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.971ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=5, routed)           0.713     0.713    top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_9
    SLICE_X53Y105        LUT4 (Prop_lut4_I0_O)        0.045     0.758 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Internal_BSCANID.bscanid_sel_i_1/O
                         net (fo=1, routed)           0.000     0.758    top_i/mdm_1/U0/Use_E2.BSCAN_I_n_14
    SLICE_X53Y105        FDCE                                         f  top_i/mdm_1/U0/Internal_BSCANID.bscanid_sel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.086     1.086    top_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.115 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.856     1.971    top_i/mdm_1/U0/tck
    SLICE_X53Y105        FDCE                                         r  top_i/mdm_1/U0/Internal_BSCANID.bscanid_sel_reg/C

Slack:                    inf
  Source:                 top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_i/mdm_1/U0/Internal_BSCANID.bscanid_done_reg/D
                            (rising edge-triggered cell FDCE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.868ns  (logic 0.045ns (5.183%)  route 0.823ns (94.817%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.971ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=5, routed)           0.823     0.823    top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_9
    SLICE_X53Y105        LUT2 (Prop_lut2_I0_O)        0.045     0.868 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Internal_BSCANID.bscanid_done_i_1/O
                         net (fo=1, routed)           0.000     0.868    top_i/mdm_1/U0/Use_E2.BSCAN_I_n_15
    SLICE_X53Y105        FDCE                                         r  top_i/mdm_1/U0/Internal_BSCANID.bscanid_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.086     1.086    top_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.115 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.856     1.971    top_i/mdm_1/U0/tck
    SLICE_X53Y105        FDCE                                         r  top_i/mdm_1/U0/Internal_BSCANID.bscanid_done_reg/C

Slack:                    inf
  Source:                 top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_i/mdm_1/U0/Use_JTAG_BSCAN.mode_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.978ns  (logic 0.090ns (9.206%)  route 0.888ns (90.794%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        1.971ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=5, routed)           0.762     0.762    top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_9
    SLICE_X53Y105        LUT5 (Prop_lut5_I1_O)        0.045     0.807 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bit_cnt[7]_i_1/O
                         net (fo=11, routed)          0.125     0.933    top_i/mdm_1/U0/Use_E2.LUT1_I/SR[0]
    SLICE_X57Y105        LUT3 (Prop_lut3_I2_O)        0.045     0.978 f  top_i/mdm_1/U0/Use_E2.LUT1_I/Use_JTAG_BSCAN.mode_reg_i_1/O
                         net (fo=1, routed)           0.000     0.978    top_i/mdm_1/U0/Use_E2.LUT1_I_n_0
    SLICE_X57Y105        FDRE                                         f  top_i/mdm_1/U0/Use_JTAG_BSCAN.mode_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.086     1.086    top_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.115 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.856     1.971    top_i/mdm_1/U0/tck
    SLICE_X57Y105        FDRE                                         r  top_i/mdm_1/U0/Use_JTAG_BSCAN.mode_reg_reg/C

Slack:                    inf
  Source:                 top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.029ns  (logic 0.042ns (4.080%)  route 0.987ns (95.920%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.969ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=5, routed)           0.762     0.762    top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_9
    SLICE_X53Y105        LUT4 (Prop_lut4_I1_O)        0.042     0.804 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.tap_cnt[7]_i_1/O
                         net (fo=8, routed)           0.225     1.029    top_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt
    SLICE_X59Y104        FDRE                                         f  top_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.086     1.086    top_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.115 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.854     1.969    top_i/mdm_1/U0/tck
    SLICE_X59Y104        FDRE                                         r  top_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[0]/C

Slack:                    inf
  Source:                 top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.029ns  (logic 0.042ns (4.080%)  route 0.987ns (95.920%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.969ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=5, routed)           0.762     0.762    top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_9
    SLICE_X53Y105        LUT4 (Prop_lut4_I1_O)        0.042     0.804 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.tap_cnt[7]_i_1/O
                         net (fo=8, routed)           0.225     1.029    top_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt
    SLICE_X59Y104        FDRE                                         f  top_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.086     1.086    top_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.115 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.854     1.969    top_i/mdm_1/U0/tck
    SLICE_X59Y104        FDRE                                         r  top_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[1]/C

Slack:                    inf
  Source:                 top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.029ns  (logic 0.042ns (4.080%)  route 0.987ns (95.920%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.969ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=5, routed)           0.762     0.762    top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_9
    SLICE_X53Y105        LUT4 (Prop_lut4_I1_O)        0.042     0.804 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.tap_cnt[7]_i_1/O
                         net (fo=8, routed)           0.225     1.029    top_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt
    SLICE_X59Y104        FDRE                                         f  top_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.086     1.086    top_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.115 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.854     1.969    top_i/mdm_1/U0/tck
    SLICE_X59Y104        FDRE                                         r  top_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[2]/C

Slack:                    inf
  Source:                 top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.029ns  (logic 0.042ns (4.080%)  route 0.987ns (95.920%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.969ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=5, routed)           0.762     0.762    top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_9
    SLICE_X53Y105        LUT4 (Prop_lut4_I1_O)        0.042     0.804 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.tap_cnt[7]_i_1/O
                         net (fo=8, routed)           0.225     1.029    top_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt
    SLICE_X59Y104        FDRE                                         f  top_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.086     1.086    top_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.115 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.854     1.969    top_i/mdm_1/U0/tck
    SLICE_X59Y104        FDRE                                         r  top_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[3]/C

Slack:                    inf
  Source:                 top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.031ns  (logic 0.042ns (4.074%)  route 0.989ns (95.926%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.969ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=5, routed)           0.762     0.762    top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_9
    SLICE_X53Y105        LUT4 (Prop_lut4_I1_O)        0.042     0.804 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.tap_cnt[7]_i_1/O
                         net (fo=8, routed)           0.227     1.031    top_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt
    SLICE_X60Y104        FDRE                                         f  top_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.086     1.086    top_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.115 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.854     1.969    top_i/mdm_1/U0/tck
    SLICE_X60Y104        FDRE                                         r  top_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[4]/C

Slack:                    inf
  Source:                 top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.031ns  (logic 0.042ns (4.074%)  route 0.989ns (95.926%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.969ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=5, routed)           0.762     0.762    top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_9
    SLICE_X53Y105        LUT4 (Prop_lut4_I1_O)        0.042     0.804 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.tap_cnt[7]_i_1/O
                         net (fo=8, routed)           0.227     1.031    top_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt
    SLICE_X60Y104        FDRE                                         f  top_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.086     1.086    top_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.115 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.854     1.969    top_i/mdm_1/U0/tck
    SLICE_X60Y104        FDRE                                         r  top_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[5]/C

Slack:                    inf
  Source:                 top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.031ns  (logic 0.042ns (4.074%)  route 0.989ns (95.926%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.969ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=5, routed)           0.762     0.762    top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_9
    SLICE_X53Y105        LUT4 (Prop_lut4_I1_O)        0.042     0.804 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.tap_cnt[7]_i_1/O
                         net (fo=8, routed)           0.227     1.031    top_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt
    SLICE_X60Y104        FDRE                                         f  top_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.086     1.086    top_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.115 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.854     1.969    top_i/mdm_1/U0/tck
    SLICE_X60Y104        FDRE                                         r  top_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[6]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_top_clk_wiz_2
  To Clock:  

Max Delay            53 Endpoints
Min Delay            53 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/mmio_subsystem_1/inst/emperor_gpio/out_ports_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GPO[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.168ns  (logic 3.689ns (59.815%)  route 2.478ns (40.185%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.317 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.793    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.712 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.633    -1.079    top_i/mmio_subsystem_1/inst/emperor_gpio/aclk
    SLICE_X17Y80         FDCE                                         r  top_i/mmio_subsystem_1/inst/emperor_gpio/out_ports_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y80         FDCE (Prop_fdce_C_Q)         0.379    -0.700 r  top_i/mmio_subsystem_1/inst/emperor_gpio/out_ports_reg[3]/Q
                         net (fo=2, routed)           2.478     1.778    GPO_OBUF[3]
    R26                  OBUF (Prop_obuf_I_O)         3.310     5.088 r  GPO_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.088    GPO[3]
    R26                                                               r  GPO[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/mmio_subsystem_1/inst/emperor_gpio/out_ports_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GPO[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.134ns  (logic 3.671ns (59.851%)  route 2.463ns (40.149%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.317 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.793    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.712 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.633    -1.079    top_i/mmio_subsystem_1/inst/emperor_gpio/aclk
    SLICE_X17Y80         FDCE                                         r  top_i/mmio_subsystem_1/inst/emperor_gpio/out_ports_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y80         FDCE (Prop_fdce_C_Q)         0.379    -0.700 r  top_i/mmio_subsystem_1/inst/emperor_gpio/out_ports_reg[2]/Q
                         net (fo=2, routed)           2.463     1.763    GPO_OBUF[2]
    T25                  OBUF (Prop_obuf_I_O)         3.292     5.055 r  GPO_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.055    GPO[2]
    T25                                                               r  GPO[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/mmio_subsystem_1/inst/emperor_gpio/out_ports_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GPO[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.089ns  (logic 3.689ns (60.579%)  route 2.400ns (39.421%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.317 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.793    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.712 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.632    -1.080    top_i/mmio_subsystem_1/inst/emperor_gpio/aclk
    SLICE_X17Y79         FDCE                                         r  top_i/mmio_subsystem_1/inst/emperor_gpio/out_ports_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y79         FDCE (Prop_fdce_C_Q)         0.379    -0.701 r  top_i/mmio_subsystem_1/inst/emperor_gpio/out_ports_reg[0]/Q
                         net (fo=2, routed)           2.400     1.699    GPO_OBUF[0]
    M26                  OBUF (Prop_obuf_I_O)         3.310     5.009 r  GPO_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.009    GPO[0]
    M26                                                               r  GPO[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/mmio_subsystem_1/inst/emperor_uart/core/tx_inst/FSM_sequential_r_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.058ns  (logic 3.020ns (49.857%)  route 3.038ns (50.143%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.317 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.793    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.712 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.633    -1.079    top_i/mmio_subsystem_1/inst/emperor_uart/core/tx_inst/aclk
    SLICE_X15Y80         FDCE                                         r  top_i/mmio_subsystem_1/inst/emperor_uart/core/tx_inst/FSM_sequential_r_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y80         FDCE (Prop_fdce_C_Q)         0.379    -0.700 r  top_i/mmio_subsystem_1/inst/emperor_uart/core/tx_inst/FSM_sequential_r_state_reg[1]/Q
                         net (fo=24, routed)          0.865     0.164    top_i/mmio_subsystem_1/inst/emperor_uart/core/tx_inst/r_state[1]
    SLICE_X13Y82         LUT3 (Prop_lut3_I1_O)        0.121     0.285 r  top_i/mmio_subsystem_1/inst/emperor_uart/core/tx_inst/tx_INST_0/O
                         net (fo=3, routed)           2.173     2.458    TX_OBUF
    U19                  OBUF (Prop_obuf_I_O)         2.520     4.979 r  TX_OBUF_inst/O
                         net (fo=0)                   0.000     4.979    TX
    U19                                                               r  TX (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/mmio_subsystem_1/inst/emperor_gpio/out_ports_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GPO[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.050ns  (logic 3.669ns (60.642%)  route 2.381ns (39.358%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.317 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.793    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.712 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.633    -1.079    top_i/mmio_subsystem_1/inst/emperor_gpio/aclk
    SLICE_X17Y80         FDCE                                         r  top_i/mmio_subsystem_1/inst/emperor_gpio/out_ports_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y80         FDCE (Prop_fdce_C_Q)         0.379    -0.700 r  top_i/mmio_subsystem_1/inst/emperor_gpio/out_ports_reg[1]/Q
                         net (fo=2, routed)           2.381     1.681    GPO_OBUF[1]
    T24                  OBUF (Prop_obuf_I_O)         3.290     4.970 r  GPO_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.970    GPO[1]
    T24                                                               r  GPO[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/mmio_subsystem_1/inst/control/r_addr_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/mmio_subsystem_1/inst/control/FSM_onehot_w_next_state_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.258ns  (logic 0.694ns (16.297%)  route 3.564ns (83.703%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.317 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.793    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.712 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.622    -1.090    top_i/mmio_subsystem_1/inst/control/aclk
    SLICE_X34Y79         FDCE                                         r  top_i/mmio_subsystem_1/inst/control/r_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y79         FDCE (Prop_fdce_C_Q)         0.379    -0.711 f  top_i/mmio_subsystem_1/inst/control/r_addr_reg[10]/Q
                         net (fo=46, routed)          1.224     0.512    top_i/mmio_subsystem_1/inst/control/w_slot_addr[2]
    SLICE_X25Y76         LUT2 (Prop_lut2_I0_O)        0.105     0.617 f  top_i/mmio_subsystem_1/inst/control/S_AXI_bresp[1]_INST_0_i_3/O
                         net (fo=3, routed)           0.671     1.289    top_i/mmio_subsystem_1/inst/control/S_AXI_bresp[1]_INST_0_i_3_n_0
    SLICE_X24Y76         LUT6 (Prop_lut6_I5_O)        0.105     1.394 r  top_i/mmio_subsystem_1/inst/control/FSM_onehot_w_next_state_reg[4]_i_3/O
                         net (fo=2, routed)           1.049     2.443    top_i/mmio_subsystem_1/inst/control/FSM_onehot_w_next_state_reg[4]_i_3_n_0
    SLICE_X37Y76         LUT2 (Prop_lut2_I0_O)        0.105     2.548 r  top_i/mmio_subsystem_1/inst/control/FSM_onehot_w_next_state_reg[4]_i_1/O
                         net (fo=1, routed)           0.620     3.168    top_i/mmio_subsystem_1/inst/control/FSM_onehot_w_next_state_reg[4]_i_1_n_0
    SLICE_X40Y79         LDCE                                         r  top_i/mmio_subsystem_1/inst/control/FSM_onehot_w_next_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/mmio_subsystem_1/inst/control/r_addr_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/mmio_subsystem_1/inst/control/FSM_onehot_w_next_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.076ns  (logic 0.694ns (17.026%)  route 3.382ns (82.974%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.317 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.793    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.712 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.622    -1.090    top_i/mmio_subsystem_1/inst/control/aclk
    SLICE_X34Y79         FDCE                                         r  top_i/mmio_subsystem_1/inst/control/r_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y79         FDCE (Prop_fdce_C_Q)         0.379    -0.711 r  top_i/mmio_subsystem_1/inst/control/r_addr_reg[10]/Q
                         net (fo=46, routed)          1.224     0.512    top_i/mmio_subsystem_1/inst/control/w_slot_addr[2]
    SLICE_X25Y76         LUT2 (Prop_lut2_I0_O)        0.105     0.617 r  top_i/mmio_subsystem_1/inst/control/S_AXI_bresp[1]_INST_0_i_3/O
                         net (fo=3, routed)           0.671     1.289    top_i/mmio_subsystem_1/inst/control/S_AXI_bresp[1]_INST_0_i_3_n_0
    SLICE_X24Y76         LUT6 (Prop_lut6_I5_O)        0.105     1.394 f  top_i/mmio_subsystem_1/inst/control/FSM_onehot_w_next_state_reg[4]_i_3/O
                         net (fo=2, routed)           0.819     2.212    top_i/mmio_subsystem_1/inst/control/FSM_onehot_w_next_state_reg[4]_i_3_n_0
    SLICE_X34Y77         LUT5 (Prop_lut5_I3_O)        0.105     2.317 r  top_i/mmio_subsystem_1/inst/control/FSM_onehot_w_next_state_reg[3]_i_1/O
                         net (fo=1, routed)           0.669     2.986    top_i/mmio_subsystem_1/inst/control/FSM_onehot_w_next_state_reg[3]_i_1_n_0
    SLICE_X40Y79         LDCE                                         r  top_i/mmio_subsystem_1/inst/control/FSM_onehot_w_next_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/mmio_subsystem_1/inst/control/r_addr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/mmio_subsystem_1/inst/emperor_timer/w_rd_data_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.912ns  (logic 0.484ns (12.374%)  route 3.428ns (87.626%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.317 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.793    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.712 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.620    -1.092    top_i/mmio_subsystem_1/inst/control/aclk
    SLICE_X33Y78         FDCE                                         r  top_i/mmio_subsystem_1/inst/control/r_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDCE (Prop_fdce_C_Q)         0.379    -0.713 f  top_i/mmio_subsystem_1/inst/control/r_addr_reg[3]/Q
                         net (fo=62, routed)          2.959     2.246    top_i/mmio_subsystem_1/inst/emperor_timer/rd_data_reg[31]_1[1]
    SLICE_X23Y78         LUT4 (Prop_lut4_I2_O)        0.105     2.351 r  top_i/mmio_subsystem_1/inst/emperor_timer/w_rd_data_reg[3]_i_1/O
                         net (fo=1, routed)           0.468     2.819    top_i/mmio_subsystem_1/inst/emperor_timer/w_rd_data_reg[3]_i_1_n_0
    SLICE_X21Y78         LDCE                                         r  top_i/mmio_subsystem_1/inst/emperor_timer/w_rd_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/mmio_subsystem_1/inst/control/r_addr_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/mmio_subsystem_1/inst/control/FSM_onehot_w_next_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.805ns  (logic 0.712ns (18.710%)  route 3.093ns (81.290%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.317 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.793    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.712 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.622    -1.090    top_i/mmio_subsystem_1/inst/control/aclk
    SLICE_X34Y79         FDCE                                         r  top_i/mmio_subsystem_1/inst/control/r_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y79         FDCE (Prop_fdce_C_Q)         0.379    -0.711 f  top_i/mmio_subsystem_1/inst/control/r_addr_reg[10]/Q
                         net (fo=46, routed)          1.224     0.512    top_i/mmio_subsystem_1/inst/control/w_slot_addr[2]
    SLICE_X25Y76         LUT2 (Prop_lut2_I0_O)        0.105     0.617 f  top_i/mmio_subsystem_1/inst/control/S_AXI_bresp[1]_INST_0_i_3/O
                         net (fo=3, routed)           0.674     1.292    top_i/mmio_subsystem_1/inst/control/S_AXI_bresp[1]_INST_0_i_3_n_0
    SLICE_X24Y76         LUT6 (Prop_lut6_I5_O)        0.105     1.397 r  top_i/mmio_subsystem_1/inst/control/FSM_onehot_w_next_state_reg[2]_i_2/O
                         net (fo=2, routed)           0.633     2.030    top_i/mmio_subsystem_1/inst/control/FSM_onehot_w_next_state_reg[2]_i_2_n_0
    SLICE_X30Y76         LUT2 (Prop_lut2_I0_O)        0.123     2.153 r  top_i/mmio_subsystem_1/inst/control/FSM_onehot_w_next_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.562     2.715    top_i/mmio_subsystem_1/inst/control/FSM_onehot_w_next_state_reg[2]_i_1_n_0
    SLICE_X40Y79         LDCE                                         r  top_i/mmio_subsystem_1/inst/control/FSM_onehot_w_next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/mmio_subsystem_1/inst/control/r_addr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/mmio_subsystem_1/inst/emperor_timer/w_rd_data_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.753ns  (logic 0.484ns (12.898%)  route 3.269ns (87.102%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.317 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.793    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.712 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.620    -1.092    top_i/mmio_subsystem_1/inst/control/aclk
    SLICE_X33Y78         FDCE                                         r  top_i/mmio_subsystem_1/inst/control/r_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDCE (Prop_fdce_C_Q)         0.379    -0.713 r  top_i/mmio_subsystem_1/inst/control/r_addr_reg[3]/Q
                         net (fo=62, routed)          2.818     2.104    top_i/mmio_subsystem_1/inst/emperor_timer/rd_data_reg[31]_1[1]
    SLICE_X21Y77         LUT5 (Prop_lut5_I4_O)        0.105     2.209 r  top_i/mmio_subsystem_1/inst/emperor_timer/w_rd_data_reg[1]_i_1/O
                         net (fo=1, routed)           0.451     2.660    top_i/mmio_subsystem_1/inst/emperor_timer/w_rd_data_reg[1]_i_1_n_0
    SLICE_X21Y78         LDCE                                         r  top_i/mmio_subsystem_1/inst/emperor_timer/w_rd_data_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/mmio_subsystem_1/inst/emperor_gpio/r_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/mmio_subsystem_1/inst/emperor_gpio/w_next_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.564ns  (logic 0.304ns (53.913%)  route 0.260ns (46.087%))
  Logic Levels:           0  
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.854    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    -4.545 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    -3.093    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -3.016 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.507    -1.509    top_i/mmio_subsystem_1/inst/emperor_gpio/aclk
    SLICE_X25Y76         FDCE                                         r  top_i/mmio_subsystem_1/inst/emperor_gpio/r_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y76         FDCE (Prop_fdce_C_Q)         0.304    -1.205 r  top_i/mmio_subsystem_1/inst/emperor_gpio/r_state_reg[0]/Q
                         net (fo=10, routed)          0.260    -0.945    top_i/mmio_subsystem_1/inst/emperor_gpio/Q[0]
    SLICE_X25Y75         LDCE                                         r  top_i/mmio_subsystem_1/inst/emperor_gpio/w_next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/mmio_subsystem_1/inst/emperor_uart/FSM_onehot_r_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/mmio_subsystem_1/inst/emperor_uart/FSM_onehot_w_next_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.602ns  (logic 0.319ns (52.957%)  route 0.283ns (47.043%))
  Logic Levels:           0  
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.854    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    -4.545 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    -3.093    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -3.016 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.516    -1.500    top_i/mmio_subsystem_1/inst/emperor_uart/aclk
    SLICE_X16Y78         FDCE                                         r  top_i/mmio_subsystem_1/inst/emperor_uart/FSM_onehot_r_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y78         FDCE (Prop_fdce_C_Q)         0.319    -1.181 r  top_i/mmio_subsystem_1/inst/emperor_uart/FSM_onehot_r_state_reg[1]/Q
                         net (fo=13, routed)          0.283    -0.897    top_i/mmio_subsystem_1/inst/emperor_uart/FSM_onehot_r_state_reg[2]_0[1]
    SLICE_X15Y78         LDCE                                         r  top_i/mmio_subsystem_1/inst/emperor_uart/FSM_onehot_w_next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/mmio_subsystem_1/inst/emperor_uart/FSM_onehot_r_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/mmio_subsystem_1/inst/emperor_uart/FSM_onehot_w_next_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.610ns  (logic 0.431ns (70.652%)  route 0.179ns (29.348%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.854    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    -4.545 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    -3.093    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -3.016 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.516    -1.500    top_i/mmio_subsystem_1/inst/emperor_uart/aclk
    SLICE_X14Y78         FDCE                                         r  top_i/mmio_subsystem_1/inst/emperor_uart/FSM_onehot_r_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y78         FDCE (Prop_fdce_C_Q)         0.347    -1.153 r  top_i/mmio_subsystem_1/inst/emperor_uart/FSM_onehot_r_state_reg[2]/Q
                         net (fo=7, routed)           0.179    -0.974    top_i/mmio_subsystem_1/inst/control/FSM_onehot_r_state_reg[0]_2[2]
    SLICE_X15Y78         LUT3 (Prop_lut3_I0_O)        0.084    -0.890 r  top_i/mmio_subsystem_1/inst/control/FSM_onehot_w_next_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.890    top_i/mmio_subsystem_1/inst/emperor_uart/D[0]
    SLICE_X15Y78         LDCE                                         r  top_i/mmio_subsystem_1/inst/emperor_uart/FSM_onehot_w_next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/mmio_subsystem_1/inst/emperor_timer/FSM_onehot_r_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/mmio_subsystem_1/inst/emperor_timer/FSM_onehot_w_next_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.643ns  (logic 0.304ns (47.285%)  route 0.339ns (52.715%))
  Logic Levels:           0  
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.854    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    -4.545 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    -3.093    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -3.016 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.509    -1.507    top_i/mmio_subsystem_1/inst/emperor_timer/aclk
    SLICE_X25Y78         FDCE                                         r  top_i/mmio_subsystem_1/inst/emperor_timer/FSM_onehot_r_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y78         FDCE (Prop_fdce_C_Q)         0.304    -1.203 r  top_i/mmio_subsystem_1/inst/emperor_timer/FSM_onehot_r_state_reg[1]/Q
                         net (fo=10, routed)          0.339    -0.864    top_i/mmio_subsystem_1/inst/emperor_timer/Q[1]
    SLICE_X26Y78         LDCE                                         r  top_i/mmio_subsystem_1/inst/emperor_timer/FSM_onehot_w_next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/mmio_subsystem_1/inst/emperor_timer/r_counter_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/mmio_subsystem_1/inst/emperor_timer/w_rd_data_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.803ns  (logic 0.388ns (48.307%)  route 0.415ns (51.693%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.854    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    -4.545 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    -3.093    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -3.016 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.515    -1.501    top_i/mmio_subsystem_1/inst/emperor_timer/aclk
    SLICE_X27Y84         FDCE                                         r  top_i/mmio_subsystem_1/inst/emperor_timer/r_counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y84         FDCE (Prop_fdce_C_Q)         0.304    -1.197 r  top_i/mmio_subsystem_1/inst/emperor_timer/r_counter_reg[27]/Q
                         net (fo=7, routed)           0.202    -0.995    top_i/mmio_subsystem_1/inst/emperor_timer/r_counter[27]
    SLICE_X26Y84         LUT4 (Prop_lut4_I3_O)        0.084    -0.911 r  top_i/mmio_subsystem_1/inst/emperor_timer/w_rd_data_reg[27]_i_1/O
                         net (fo=1, routed)           0.214    -0.698    top_i/mmio_subsystem_1/inst/emperor_timer/w_rd_data_reg[27]_i_1_n_0
    SLICE_X26Y84         LDCE                                         r  top_i/mmio_subsystem_1/inst/emperor_timer/w_rd_data_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/mmio_subsystem_1/inst/emperor_timer/r_counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/mmio_subsystem_1/inst/emperor_timer/w_rd_data_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.837ns  (logic 0.431ns (51.516%)  route 0.406ns (48.484%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.854    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    -4.545 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    -3.093    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -3.016 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.520    -1.496    top_i/mmio_subsystem_1/inst/emperor_timer/aclk
    SLICE_X22Y84         FDCE                                         r  top_i/mmio_subsystem_1/inst/emperor_timer/r_counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y84         FDCE (Prop_fdce_C_Q)         0.347    -1.149 r  top_i/mmio_subsystem_1/inst/emperor_timer/r_counter_reg[22]/Q
                         net (fo=7, routed)           0.406    -0.743    top_i/mmio_subsystem_1/inst/emperor_timer/r_counter[22]
    SLICE_X25Y84         LUT4 (Prop_lut4_I3_O)        0.084    -0.659 r  top_i/mmio_subsystem_1/inst/emperor_timer/w_rd_data_reg[22]_i_1/O
                         net (fo=1, routed)           0.000    -0.659    top_i/mmio_subsystem_1/inst/emperor_timer/w_rd_data_reg[22]_i_1_n_0
    SLICE_X25Y84         LDCE                                         r  top_i/mmio_subsystem_1/inst/emperor_timer/w_rd_data_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/mmio_subsystem_1/inst/emperor_timer/FSM_onehot_r_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/mmio_subsystem_1/inst/emperor_timer/FSM_onehot_w_next_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.871ns  (logic 0.388ns (44.541%)  route 0.483ns (55.459%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.854    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    -4.545 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    -3.093    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -3.016 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.509    -1.507    top_i/mmio_subsystem_1/inst/emperor_timer/aclk
    SLICE_X25Y78         FDPE                                         r  top_i/mmio_subsystem_1/inst/emperor_timer/FSM_onehot_r_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y78         FDPE (Prop_fdpe_C_Q)         0.304    -1.203 r  top_i/mmio_subsystem_1/inst/emperor_timer/FSM_onehot_r_state_reg[0]/Q
                         net (fo=4, routed)           0.269    -0.933    top_i/mmio_subsystem_1/inst/control/decode_error_reg[0]
    SLICE_X25Y78         LUT6 (Prop_lut6_I0_O)        0.084    -0.849 r  top_i/mmio_subsystem_1/inst/control/FSM_onehot_w_next_state_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.214    -0.636    top_i/mmio_subsystem_1/inst/emperor_timer/D[1]
    SLICE_X26Y78         LDCE                                         r  top_i/mmio_subsystem_1/inst/emperor_timer/FSM_onehot_w_next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/mmio_subsystem_1/inst/emperor_timer/r_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/mmio_subsystem_1/inst/emperor_timer/w_rd_data_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.881ns  (logic 0.388ns (44.049%)  route 0.493ns (55.951%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.854    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    -4.545 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    -3.093    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -3.016 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.516    -1.500    top_i/mmio_subsystem_1/inst/emperor_timer/aclk
    SLICE_X19Y78         FDCE                                         r  top_i/mmio_subsystem_1/inst/emperor_timer/r_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y78         FDCE (Prop_fdce_C_Q)         0.304    -1.196 r  top_i/mmio_subsystem_1/inst/emperor_timer/r_counter_reg[4]/Q
                         net (fo=7, routed)           0.281    -0.915    top_i/mmio_subsystem_1/inst/emperor_timer/r_counter[4]
    SLICE_X19Y78         LUT4 (Prop_lut4_I3_O)        0.084    -0.831 r  top_i/mmio_subsystem_1/inst/emperor_timer/w_rd_data_reg[4]_i_1/O
                         net (fo=1, routed)           0.212    -0.619    top_i/mmio_subsystem_1/inst/emperor_timer/w_rd_data_reg[4]_i_1_n_0
    SLICE_X17Y78         LDCE                                         r  top_i/mmio_subsystem_1/inst/emperor_timer/w_rd_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/mmio_subsystem_1/inst/emperor_timer/r_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/mmio_subsystem_1/inst/emperor_timer/w_rd_data_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.890ns  (logic 0.388ns (43.589%)  route 0.502ns (56.411%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.854    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    -4.545 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    -3.093    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -3.016 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.518    -1.498    top_i/mmio_subsystem_1/inst/emperor_timer/aclk
    SLICE_X19Y79         FDCE                                         r  top_i/mmio_subsystem_1/inst/emperor_timer/r_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y79         FDCE (Prop_fdce_C_Q)         0.304    -1.194 r  top_i/mmio_subsystem_1/inst/emperor_timer/r_counter_reg[5]/Q
                         net (fo=7, routed)           0.281    -0.913    top_i/mmio_subsystem_1/inst/emperor_timer/r_counter[5]
    SLICE_X19Y79         LUT4 (Prop_lut4_I3_O)        0.084    -0.829 r  top_i/mmio_subsystem_1/inst/emperor_timer/w_rd_data_reg[5]_i_1/O
                         net (fo=1, routed)           0.221    -0.608    top_i/mmio_subsystem_1/inst/emperor_timer/w_rd_data_reg[5]_i_1_n_0
    SLICE_X17Y78         LDCE                                         r  top_i/mmio_subsystem_1/inst/emperor_timer/w_rd_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/mmio_subsystem_1/inst/emperor_timer/r_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/mmio_subsystem_1/inst/emperor_timer/w_rd_data_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.916ns  (logic 0.388ns (42.368%)  route 0.528ns (57.632%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.854    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    -4.545 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    -3.093    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -3.016 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.512    -1.504    top_i/mmio_subsystem_1/inst/emperor_timer/aclk
    SLICE_X24Y80         FDCE                                         r  top_i/mmio_subsystem_1/inst/emperor_timer/r_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y80         FDCE (Prop_fdce_C_Q)         0.304    -1.200 r  top_i/mmio_subsystem_1/inst/emperor_timer/r_counter_reg[10]/Q
                         net (fo=7, routed)           0.196    -1.004    top_i/mmio_subsystem_1/inst/emperor_timer/r_counter[10]
    SLICE_X25Y80         LUT4 (Prop_lut4_I3_O)        0.084    -0.920 r  top_i/mmio_subsystem_1/inst/emperor_timer/w_rd_data_reg[10]_i_1/O
                         net (fo=1, routed)           0.332    -0.588    top_i/mmio_subsystem_1/inst/emperor_timer/w_rd_data_reg[10]_i_1_n_0
    SLICE_X29Y81         LDCE                                         r  top_i/mmio_subsystem_1/inst/emperor_timer/w_rd_data_reg[10]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_top_clk_wiz_2
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_top_clk_wiz_2'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.479ns  (logic 0.029ns (1.961%)  route 1.450ns (98.039%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_top_clk_wiz_2 fall edge)
                                                      2.500     2.500 f  
    R3                                                0.000     2.500 f  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     2.500    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     2.921 f  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     3.401    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.332     0.069 f  top_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.579     0.648    top_i/clk_wiz/inst/clkfbout_top_clk_wiz_2
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.677 f  top_i/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           0.872     1.548    top_i/clk_wiz/inst/clkfbout_buf_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  top_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_top_clk_wiz_2'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.927ns  (logic 0.077ns (2.630%)  route 2.850ns (97.370%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.854    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.399    -4.545 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.452    -3.093    top_i/clk_wiz/inst/clkfbout_top_clk_wiz_2
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    -3.016 r  top_i/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.398    -1.618    top_i/clk_wiz/inst/clkfbout_buf_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_top_clk_wiz_2

Max Delay            56 Endpoints
Min Delay            56 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 GPI[0]
                            (input port)
  Destination:            top_i/mmio_subsystem_1/inst/emperor_gpio/r_input_data_sync_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.419ns  (logic 0.738ns (16.708%)  route 3.681ns (83.292%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.500ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  GPI[0] (IN)
                         net (fo=0)                   0.000     0.000    GPI[0]
    P6                   IBUF (Prop_ibuf_I_O)         0.738     0.738 r  GPI_IBUF[0]_inst/O
                         net (fo=1, routed)           3.681     4.419    top_i/mmio_subsystem_1/inst/emperor_gpio/in_ports[0]
    SLICE_X18Y77         FDCE                                         r  top_i/mmio_subsystem_1/inst/emperor_gpio/r_input_data_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.854    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    -4.545 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    -3.093    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -3.016 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.516    -1.500    top_i/mmio_subsystem_1/inst/emperor_gpio/aclk
    SLICE_X18Y77         FDCE                                         r  top_i/mmio_subsystem_1/inst/emperor_gpio/r_input_data_sync_reg[0]/C

Slack:                    inf
  Source:                 top_i/clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            top_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.936ns  (logic 0.105ns (2.668%)  route 3.831ns (97.332%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  top_i/clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           3.831     3.831    top_i/rst_clk_wiz_100M/U0/EXT_LPF/dcm_locked
    SLICE_X55Y101        LUT4 (Prop_lut4_I0_O)        0.105     3.936 r  top_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     3.936    top_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int0__0
    SLICE_X55Y101        FDRE                                         r  top_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.854    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    -4.545 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    -3.093    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -3.016 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.301    -1.715    top_i/rst_clk_wiz_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X55Y101        FDRE                                         r  top_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int_reg/C

Slack:                    inf
  Source:                 RX
                            (input port)
  Destination:            top_i/mmio_subsystem_1/inst/emperor_uart/core/rx_inst/FSM_sequential_r_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.183ns  (logic 0.984ns (30.921%)  route 2.199ns (69.079%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T19                                               0.000     0.000 f  RX (IN)
                         net (fo=0)                   0.000     0.000    RX
    T19                  IBUF (Prop_ibuf_I_O)         0.879     0.879 f  RX_IBUF_inst/O
                         net (fo=2, routed)           2.199     3.078    top_i/mmio_subsystem_1/inst/emperor_uart/core/rx_inst/rx
    SLICE_X14Y85         LUT6 (Prop_lut6_I2_O)        0.105     3.183 r  top_i/mmio_subsystem_1/inst/emperor_uart/core/rx_inst/FSM_sequential_r_state[0]_i_1/O
                         net (fo=1, routed)           0.000     3.183    top_i/mmio_subsystem_1/inst/emperor_uart/core/rx_inst/w_next_state[0]
    SLICE_X14Y85         FDCE                                         r  top_i/mmio_subsystem_1/inst/emperor_uart/core/rx_inst/FSM_sequential_r_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.854    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    -4.545 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    -3.093    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -3.016 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.523    -1.493    top_i/mmio_subsystem_1/inst/emperor_uart/core/rx_inst/aclk
    SLICE_X14Y85         FDCE                                         r  top_i/mmio_subsystem_1/inst/emperor_uart/core/rx_inst/FSM_sequential_r_state_reg[0]/C

Slack:                    inf
  Source:                 RX
                            (input port)
  Destination:            top_i/mmio_subsystem_1/inst/emperor_uart/core/rx_inst/dout_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.146ns  (logic 1.004ns (31.924%)  route 2.141ns (68.076%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T19                                               0.000     0.000 r  RX (IN)
                         net (fo=0)                   0.000     0.000    RX
    T19                  IBUF (Prop_ibuf_I_O)         0.879     0.879 r  RX_IBUF_inst/O
                         net (fo=2, routed)           2.141     3.021    top_i/mmio_subsystem_1/inst/emperor_uart/core/rx_inst/rx
    SLICE_X13Y89         LUT2 (Prop_lut2_I1_O)        0.125     3.146 r  top_i/mmio_subsystem_1/inst/emperor_uart/core/rx_inst/dout[7]_i_1/O
                         net (fo=1, routed)           0.000     3.146    top_i/mmio_subsystem_1/inst/emperor_uart/core/rx_inst/w_out_shift[7]
    SLICE_X13Y89         FDCE                                         r  top_i/mmio_subsystem_1/inst/emperor_uart/core/rx_inst/dout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.854    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    -4.545 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    -3.093    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -3.016 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.526    -1.490    top_i/mmio_subsystem_1/inst/emperor_uart/core/rx_inst/aclk
    SLICE_X13Y89         FDCE                                         r  top_i/mmio_subsystem_1/inst/emperor_uart/core/rx_inst/dout_reg[7]/C

Slack:                    inf
  Source:                 top_i/mmio_subsystem_1/inst/emperor_gpio/w_next_state_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.638ns  (logic 0.588ns (35.901%)  route 1.050ns (64.099%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y75         LDCE                         0.000     0.000 r  top_i/mmio_subsystem_1/inst/emperor_gpio/w_next_state_reg[0]/G
    SLICE_X25Y75         LDCE (EnToQ_ldce_G_Q)        0.464     0.464 r  top_i/mmio_subsystem_1/inst/emperor_gpio/w_next_state_reg[0]/Q
                         net (fo=3, routed)           1.050     1.514    <hidden>
    SLICE_X21Y68         LUT2 (Prop_lut2_I0_O)        0.124     1.638 r  <hidden>
                         net (fo=1, routed)           0.000     1.638    <hidden>
    SLICE_X21Y68         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.854    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    -4.545 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    -3.093    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -3.016 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.519    -1.497    <hidden>
    SLICE_X21Y68         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 top_i/mmio_subsystem_1/inst/emperor_gpio/w_next_state_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.554ns  (logic 0.569ns (36.605%)  route 0.985ns (63.395%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y75         LDCE                         0.000     0.000 r  top_i/mmio_subsystem_1/inst/emperor_gpio/w_next_state_reg[1]/G
    SLICE_X25Y75         LDCE (EnToQ_ldce_G_Q)        0.464     0.464 r  top_i/mmio_subsystem_1/inst/emperor_gpio/w_next_state_reg[1]/Q
                         net (fo=3, routed)           0.985     1.449    <hidden>
    SLICE_X21Y71         LUT2 (Prop_lut2_I0_O)        0.105     1.554 r  <hidden>
                         net (fo=1, routed)           0.000     1.554    <hidden>
    SLICE_X21Y71         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.854    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    -4.545 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    -3.093    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -3.016 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.515    -1.501    <hidden>
    SLICE_X21Y71         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 top_i/mmio_subsystem_1/inst/emperor_timer/w_rd_data_reg[27]/G
                            (positive level-sensitive latch)
  Destination:            top_i/mmio_subsystem_1/inst/emperor_timer/rd_data_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.394ns  (logic 0.464ns (33.287%)  route 0.930ns (66.713%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y84         LDCE                         0.000     0.000 r  top_i/mmio_subsystem_1/inst/emperor_timer/w_rd_data_reg[27]/G
    SLICE_X26Y84         LDCE (EnToQ_ldce_G_Q)        0.464     0.464 r  top_i/mmio_subsystem_1/inst/emperor_timer/w_rd_data_reg[27]/Q
                         net (fo=1, routed)           0.930     1.394    top_i/mmio_subsystem_1/inst/emperor_timer/w_rd_data[27]
    SLICE_X28Y83         FDCE                                         r  top_i/mmio_subsystem_1/inst/emperor_timer/rd_data_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.854    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    -4.545 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    -3.093    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -3.016 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.514    -1.502    top_i/mmio_subsystem_1/inst/emperor_timer/aclk
    SLICE_X28Y83         FDCE                                         r  top_i/mmio_subsystem_1/inst/emperor_timer/rd_data_reg[27]/C

Slack:                    inf
  Source:                 top_i/mmio_subsystem_1/inst/control/FSM_onehot_w_next_state_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            top_i/mmio_subsystem_1/inst/control/FSM_onehot_r_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.187ns  (logic 0.521ns (43.910%)  route 0.666ns (56.090%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y79         LDCE                         0.000     0.000 r  top_i/mmio_subsystem_1/inst/control/FSM_onehot_w_next_state_reg[0]/G
    SLICE_X40Y79         LDCE (EnToQ_ldce_G_Q)        0.521     0.521 r  top_i/mmio_subsystem_1/inst/control/FSM_onehot_w_next_state_reg[0]/Q
                         net (fo=1, routed)           0.666     1.187    top_i/mmio_subsystem_1/inst/control/FSM_onehot_w_next_state_reg_n_0_[0]
    SLICE_X40Y76         FDPE                                         r  top_i/mmio_subsystem_1/inst/control/FSM_onehot_r_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.854    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    -4.545 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    -3.093    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -3.016 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.499    -1.517    top_i/mmio_subsystem_1/inst/control/aclk
    SLICE_X40Y76         FDPE                                         r  top_i/mmio_subsystem_1/inst/control/FSM_onehot_r_state_reg[0]/C

Slack:                    inf
  Source:                 top_i/mmio_subsystem_1/inst/emperor_timer/w_rd_data_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            top_i/mmio_subsystem_1/inst/emperor_timer/rd_data_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.171ns  (logic 0.521ns (44.508%)  route 0.650ns (55.492%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y82         LDCE                         0.000     0.000 r  top_i/mmio_subsystem_1/inst/emperor_timer/w_rd_data_reg[9]/G
    SLICE_X20Y82         LDCE (EnToQ_ldce_G_Q)        0.521     0.521 r  top_i/mmio_subsystem_1/inst/emperor_timer/w_rd_data_reg[9]/Q
                         net (fo=1, routed)           0.650     1.171    top_i/mmio_subsystem_1/inst/emperor_timer/w_rd_data[9]
    SLICE_X21Y81         FDCE                                         r  top_i/mmio_subsystem_1/inst/emperor_timer/rd_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.854    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    -4.545 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    -3.093    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -3.016 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.519    -1.497    top_i/mmio_subsystem_1/inst/emperor_timer/aclk
    SLICE_X21Y81         FDCE                                         r  top_i/mmio_subsystem_1/inst/emperor_timer/rd_data_reg[9]/C

Slack:                    inf
  Source:                 top_i/mmio_subsystem_1/inst/emperor_timer/w_rd_data_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            top_i/mmio_subsystem_1/inst/emperor_timer/rd_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.147ns  (logic 0.464ns (40.450%)  route 0.683ns (59.550%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y78         LDCE                         0.000     0.000 r  top_i/mmio_subsystem_1/inst/emperor_timer/w_rd_data_reg[3]/G
    SLICE_X21Y78         LDCE (EnToQ_ldce_G_Q)        0.464     0.464 r  top_i/mmio_subsystem_1/inst/emperor_timer/w_rd_data_reg[3]/Q
                         net (fo=1, routed)           0.683     1.147    top_i/mmio_subsystem_1/inst/emperor_timer/w_rd_data[3]
    SLICE_X20Y78         FDCE                                         r  top_i/mmio_subsystem_1/inst/emperor_timer/rd_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.854    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    -4.545 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    -3.093    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -3.016 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        1.515    -1.501    top_i/mmio_subsystem_1/inst/emperor_timer/aclk
    SLICE_X20Y78         FDCE                                         r  top_i/mmio_subsystem_1/inst/emperor_timer/rd_data_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/mmio_subsystem_1/inst/emperor_timer/w_rd_data_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            top_i/mmio_subsystem_1/inst/emperor_timer/rd_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.237ns  (logic 0.158ns (66.541%)  route 0.079ns (33.459%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y84         LDCE                         0.000     0.000 r  top_i/mmio_subsystem_1/inst/emperor_timer/w_rd_data_reg[7]/G
    SLICE_X21Y84         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  top_i/mmio_subsystem_1/inst/emperor_timer/w_rd_data_reg[7]/Q
                         net (fo=1, routed)           0.079     0.237    top_i/mmio_subsystem_1/inst/emperor_timer/w_rd_data[7]
    SLICE_X20Y84         FDCE                                         r  top_i/mmio_subsystem_1/inst/emperor_timer/rd_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.431 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.852    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.823 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        0.962    -0.862    top_i/mmio_subsystem_1/inst/emperor_timer/aclk
    SLICE_X20Y84         FDCE                                         r  top_i/mmio_subsystem_1/inst/emperor_timer/rd_data_reg[7]/C

Slack:                    inf
  Source:                 top_i/mmio_subsystem_1/inst/emperor_timer/w_rd_data_reg[21]/G
                            (positive level-sensitive latch)
  Destination:            top_i/mmio_subsystem_1/inst/emperor_timer/rd_data_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.244ns  (logic 0.158ns (64.636%)  route 0.086ns (35.364%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y84         LDCE                         0.000     0.000 r  top_i/mmio_subsystem_1/inst/emperor_timer/w_rd_data_reg[21]/G
    SLICE_X21Y84         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  top_i/mmio_subsystem_1/inst/emperor_timer/w_rd_data_reg[21]/Q
                         net (fo=1, routed)           0.086     0.244    top_i/mmio_subsystem_1/inst/emperor_timer/w_rd_data[21]
    SLICE_X20Y84         FDCE                                         r  top_i/mmio_subsystem_1/inst/emperor_timer/rd_data_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.431 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.852    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.823 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        0.962    -0.862    top_i/mmio_subsystem_1/inst/emperor_timer/aclk
    SLICE_X20Y84         FDCE                                         r  top_i/mmio_subsystem_1/inst/emperor_timer/rd_data_reg[21]/C

Slack:                    inf
  Source:                 top_i/mmio_subsystem_1/inst/emperor_timer/w_decode_error_reg/G
                            (positive level-sensitive latch)
  Destination:            top_i/mmio_subsystem_1/inst/emperor_timer/decode_error_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.256ns  (logic 0.158ns (61.783%)  route 0.098ns (38.217%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y78         LDCE                         0.000     0.000 r  top_i/mmio_subsystem_1/inst/emperor_timer/w_decode_error_reg/G
    SLICE_X27Y78         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  top_i/mmio_subsystem_1/inst/emperor_timer/w_decode_error_reg/Q
                         net (fo=1, routed)           0.098     0.256    top_i/mmio_subsystem_1/inst/emperor_timer/w_decode_error
    SLICE_X25Y78         FDPE                                         r  top_i/mmio_subsystem_1/inst/emperor_timer/decode_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.431 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.852    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.823 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        0.952    -0.872    top_i/mmio_subsystem_1/inst/emperor_timer/aclk
    SLICE_X25Y78         FDPE                                         r  top_i/mmio_subsystem_1/inst/emperor_timer/decode_error_reg/C

Slack:                    inf
  Source:                 top_i/mmio_subsystem_1/inst/emperor_timer/w_rd_data_reg[24]/G
                            (positive level-sensitive latch)
  Destination:            top_i/mmio_subsystem_1/inst/emperor_timer/rd_data_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.256ns  (logic 0.158ns (61.783%)  route 0.098ns (38.217%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y84         LDCE                         0.000     0.000 r  top_i/mmio_subsystem_1/inst/emperor_timer/w_rd_data_reg[24]/G
    SLICE_X31Y84         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  top_i/mmio_subsystem_1/inst/emperor_timer/w_rd_data_reg[24]/Q
                         net (fo=1, routed)           0.098     0.256    top_i/mmio_subsystem_1/inst/emperor_timer/w_rd_data[24]
    SLICE_X28Y83         FDCE                                         r  top_i/mmio_subsystem_1/inst/emperor_timer/rd_data_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.431 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.852    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.823 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        0.955    -0.869    top_i/mmio_subsystem_1/inst/emperor_timer/aclk
    SLICE_X28Y83         FDCE                                         r  top_i/mmio_subsystem_1/inst/emperor_timer/rd_data_reg[24]/C

Slack:                    inf
  Source:                 top_i/mmio_subsystem_1/inst/emperor_timer/w_rd_data_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            top_i/mmio_subsystem_1/inst/emperor_timer/rd_data_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.266ns  (logic 0.158ns (59.301%)  route 0.108ns (40.699%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y78         LDCE                         0.000     0.000 r  top_i/mmio_subsystem_1/inst/emperor_timer/w_rd_data_reg[8]/G
    SLICE_X17Y78         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  top_i/mmio_subsystem_1/inst/emperor_timer/w_rd_data_reg[8]/Q
                         net (fo=1, routed)           0.108     0.266    top_i/mmio_subsystem_1/inst/emperor_timer/w_rd_data[8]
    SLICE_X17Y79         FDCE                                         r  top_i/mmio_subsystem_1/inst/emperor_timer/rd_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.431 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.852    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.823 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        0.958    -0.866    top_i/mmio_subsystem_1/inst/emperor_timer/aclk
    SLICE_X17Y79         FDCE                                         r  top_i/mmio_subsystem_1/inst/emperor_timer/rd_data_reg[8]/C

Slack:                    inf
  Source:                 top_i/mmio_subsystem_1/inst/emperor_timer/w_rd_data_reg[28]/G
                            (positive level-sensitive latch)
  Destination:            top_i/mmio_subsystem_1/inst/emperor_timer/rd_data_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.268ns  (logic 0.158ns (58.859%)  route 0.110ns (41.141%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y84         LDCE                         0.000     0.000 r  top_i/mmio_subsystem_1/inst/emperor_timer/w_rd_data_reg[28]/G
    SLICE_X25Y84         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  top_i/mmio_subsystem_1/inst/emperor_timer/w_rd_data_reg[28]/Q
                         net (fo=1, routed)           0.110     0.268    top_i/mmio_subsystem_1/inst/emperor_timer/w_rd_data[28]
    SLICE_X24Y84         FDCE                                         r  top_i/mmio_subsystem_1/inst/emperor_timer/rd_data_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.431 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.852    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.823 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        0.958    -0.866    top_i/mmio_subsystem_1/inst/emperor_timer/aclk
    SLICE_X24Y84         FDCE                                         r  top_i/mmio_subsystem_1/inst/emperor_timer/rd_data_reg[28]/C

Slack:                    inf
  Source:                 top_i/mmio_subsystem_1/inst/emperor_timer/w_rd_data_reg[17]/G
                            (positive level-sensitive latch)
  Destination:            top_i/mmio_subsystem_1/inst/emperor_timer/rd_data_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.272ns  (logic 0.158ns (58.130%)  route 0.114ns (41.870%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y84         LDCE                         0.000     0.000 r  top_i/mmio_subsystem_1/inst/emperor_timer/w_rd_data_reg[17]/G
    SLICE_X31Y84         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  top_i/mmio_subsystem_1/inst/emperor_timer/w_rd_data_reg[17]/Q
                         net (fo=1, routed)           0.114     0.272    top_i/mmio_subsystem_1/inst/emperor_timer/w_rd_data[17]
    SLICE_X33Y83         FDCE                                         r  top_i/mmio_subsystem_1/inst/emperor_timer/rd_data_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.431 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.852    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.823 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        0.954    -0.870    top_i/mmio_subsystem_1/inst/emperor_timer/aclk
    SLICE_X33Y83         FDCE                                         r  top_i/mmio_subsystem_1/inst/emperor_timer/rd_data_reg[17]/C

Slack:                    inf
  Source:                 top_i/mmio_subsystem_1/inst/emperor_timer/w_rd_data_reg[19]/G
                            (positive level-sensitive latch)
  Destination:            top_i/mmio_subsystem_1/inst/emperor_timer/rd_data_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.274ns  (logic 0.158ns (57.561%)  route 0.116ns (42.439%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y84         LDCE                         0.000     0.000 r  top_i/mmio_subsystem_1/inst/emperor_timer/w_rd_data_reg[19]/G
    SLICE_X26Y84         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  top_i/mmio_subsystem_1/inst/emperor_timer/w_rd_data_reg[19]/Q
                         net (fo=1, routed)           0.116     0.274    top_i/mmio_subsystem_1/inst/emperor_timer/w_rd_data[19]
    SLICE_X26Y82         FDCE                                         r  top_i/mmio_subsystem_1/inst/emperor_timer/rd_data_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.431 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.852    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.823 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        0.956    -0.868    top_i/mmio_subsystem_1/inst/emperor_timer/aclk
    SLICE_X26Y82         FDCE                                         r  top_i/mmio_subsystem_1/inst/emperor_timer/rd_data_reg[19]/C

Slack:                    inf
  Source:                 top_i/mmio_subsystem_1/inst/emperor_timer/w_rd_data_reg[13]/G
                            (positive level-sensitive latch)
  Destination:            top_i/mmio_subsystem_1/inst/emperor_timer/rd_data_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.275ns  (logic 0.158ns (57.460%)  route 0.117ns (42.540%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y81         LDCE                         0.000     0.000 r  top_i/mmio_subsystem_1/inst/emperor_timer/w_rd_data_reg[13]/G
    SLICE_X28Y81         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  top_i/mmio_subsystem_1/inst/emperor_timer/w_rd_data_reg[13]/Q
                         net (fo=1, routed)           0.117     0.275    top_i/mmio_subsystem_1/inst/emperor_timer/w_rd_data[13]
    SLICE_X28Y80         FDCE                                         r  top_i/mmio_subsystem_1/inst/emperor_timer/rd_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.431 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.852    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.823 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        0.952    -0.872    top_i/mmio_subsystem_1/inst/emperor_timer/aclk
    SLICE_X28Y80         FDCE                                         r  top_i/mmio_subsystem_1/inst/emperor_timer/rd_data_reg[13]/C

Slack:                    inf
  Source:                 top_i/mmio_subsystem_1/inst/emperor_timer/w_rd_data_reg[26]/G
                            (positive level-sensitive latch)
  Destination:            top_i/mmio_subsystem_1/inst/emperor_timer/rd_data_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.275ns  (logic 0.158ns (57.360%)  route 0.117ns (42.640%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y81         LDCE                         0.000     0.000 r  top_i/mmio_subsystem_1/inst/emperor_timer/w_rd_data_reg[26]/G
    SLICE_X28Y81         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  top_i/mmio_subsystem_1/inst/emperor_timer/w_rd_data_reg[26]/Q
                         net (fo=1, routed)           0.117     0.275    top_i/mmio_subsystem_1/inst/emperor_timer/w_rd_data[26]
    SLICE_X28Y83         FDCE                                         r  top_i/mmio_subsystem_1/inst/emperor_timer/rd_data_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  top_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    top_i/clk_wiz/inst/clk_in1_top_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.431 r  top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.852    top_i/clk_wiz/inst/clk_out1_top_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.823 r  top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5367, routed)        0.955    -0.869    top_i/mmio_subsystem_1/inst/emperor_timer/aclk
    SLICE_X28Y83         FDCE                                         r  top_i/mmio_subsystem_1/inst/emperor_timer/rd_data_reg[26]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Max Delay           257 Endpoints
Min Delay           257 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.750ns  (logic 0.210ns (3.652%)  route 5.540ns (96.348%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          3.779     3.779    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X24Y49         LUT5 (Prop_lut5_I0_O)        0.105     3.884 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          1.761     5.645    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X17Y51         LUT4 (Prop_lut4_I2_O)        0.105     5.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[24]_i_1/O
                         net (fo=1, routed)           0.000     5.750    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[24]
    SLICE_X17Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.225     2.225    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     2.302 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.528     3.830    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X17Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[24]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.750ns  (logic 0.210ns (3.652%)  route 5.540ns (96.348%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          3.779     3.779    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X24Y49         LUT5 (Prop_lut5_I0_O)        0.105     3.884 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          1.761     5.645    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X17Y51         LUT4 (Prop_lut4_I2_O)        0.105     5.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[25]_i_1/O
                         net (fo=1, routed)           0.000     5.750    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[25]
    SLICE_X17Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.225     2.225    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     2.302 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.528     3.830    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X17Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[25]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[20]/D
                            (rising edge-triggered cell FDSE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.613ns  (logic 0.210ns (3.741%)  route 5.403ns (96.259%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          3.779     3.779    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X24Y49         LUT5 (Prop_lut5_I0_O)        0.105     3.884 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          1.624     5.508    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X19Y51         LUT4 (Prop_lut4_I1_O)        0.105     5.613 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[20]_i_1/O
                         net (fo=1, routed)           0.000     5.613    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[20]
    SLICE_X19Y51         FDSE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.225     2.225    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     2.302 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.528     3.830    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X19Y51         FDSE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[20]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.549ns  (logic 0.210ns (3.784%)  route 5.339ns (96.216%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          3.779     3.779    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X24Y49         LUT5 (Prop_lut5_I0_O)        0.105     3.884 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          1.560     5.444    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X17Y51         LUT4 (Prop_lut4_I2_O)        0.105     5.549 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[27]_i_1/O
                         net (fo=1, routed)           0.000     5.549    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[27]
    SLICE_X17Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.225     2.225    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     2.302 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.528     3.830    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X17Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[27]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[26]/D
                            (rising edge-triggered cell FDSE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.408ns  (logic 0.210ns (3.883%)  route 5.198ns (96.117%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          3.779     3.779    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X24Y49         LUT5 (Prop_lut5_I0_O)        0.105     3.884 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          1.419     5.303    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X17Y51         LUT4 (Prop_lut4_I1_O)        0.105     5.408 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[26]_i_1/O
                         net (fo=1, routed)           0.000     5.408    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[26]
    SLICE_X17Y51         FDSE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.225     2.225    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     2.302 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.528     3.830    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X17Y51         FDSE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[26]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.373ns  (logic 0.231ns (4.300%)  route 5.142ns (95.700%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          3.779     3.779    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X24Y49         LUT5 (Prop_lut5_I0_O)        0.105     3.884 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          1.362     5.247    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X17Y52         LUT3 (Prop_lut3_I2_O)        0.126     5.373 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_2/O
                         net (fo=1, routed)           0.000     5.373    dbg_hub/inst/BSCANID.u_xsdbm_id/p_0_in__0[1]
    SLICE_X17Y52         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.225     2.225    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     2.302 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.528     3.830    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X17Y52         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.358ns  (logic 0.315ns (5.879%)  route 5.043ns (94.121%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          3.631     3.631    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X24Y50         LUT5 (Prop_lut5_I4_O)        0.105     3.736 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.475     4.211    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X24Y52         LUT4 (Prop_lut4_I1_O)        0.105     4.316 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.353     4.670    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X24Y52         LUT5 (Prop_lut5_I4_O)        0.105     4.775 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.583     5.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X22Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.225     2.225    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     2.302 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.526     3.828    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X22Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.358ns  (logic 0.315ns (5.879%)  route 5.043ns (94.121%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          3.631     3.631    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X24Y50         LUT5 (Prop_lut5_I4_O)        0.105     3.736 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.475     4.211    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X24Y52         LUT4 (Prop_lut4_I1_O)        0.105     4.316 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.353     4.670    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X24Y52         LUT5 (Prop_lut5_I4_O)        0.105     4.775 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.583     5.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X22Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.225     2.225    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     2.302 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.526     3.828    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X22Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.358ns  (logic 0.315ns (5.879%)  route 5.043ns (94.121%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          3.631     3.631    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X24Y50         LUT5 (Prop_lut5_I4_O)        0.105     3.736 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.475     4.211    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X24Y52         LUT4 (Prop_lut4_I1_O)        0.105     4.316 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.353     4.670    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X24Y52         LUT5 (Prop_lut5_I4_O)        0.105     4.775 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.583     5.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X22Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.225     2.225    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     2.302 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.526     3.828    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X22Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.358ns  (logic 0.315ns (5.879%)  route 5.043ns (94.121%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          3.631     3.631    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X24Y50         LUT5 (Prop_lut5_I4_O)        0.105     3.736 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.475     4.211    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X24Y52         LUT4 (Prop_lut4_I1_O)        0.105     4.316 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.353     4.670    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X24Y52         LUT5 (Prop_lut5_I4_O)        0.105     4.775 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.583     5.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X22Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.225     2.225    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     2.302 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.526     3.828    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X22Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.210ns  (logic 0.000ns (0.000%)  route 1.210ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          1.210     1.210    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X39Y48         FDSE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.561     1.561    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.590 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.034     2.623    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X39Y48         FDSE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.217ns  (logic 0.000ns (0.000%)  route 1.217ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          1.217     1.217    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X41Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.561     1.561    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.590 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.034     2.623    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X41Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[10]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.217ns  (logic 0.000ns (0.000%)  route 1.217ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          1.217     1.217    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X40Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.561     1.561    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.590 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.034     2.623    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X40Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[5]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.217ns  (logic 0.000ns (0.000%)  route 1.217ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          1.217     1.217    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X40Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.561     1.561    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.590 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.034     2.623    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X40Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[6]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.217ns  (logic 0.000ns (0.000%)  route 1.217ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          1.217     1.217    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X41Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.561     1.561    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.590 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.034     2.623    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X41Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[7]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.217ns  (logic 0.000ns (0.000%)  route 1.217ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          1.217     1.217    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X41Y49         FDSE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.561     1.561    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.590 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.034     2.623    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X41Y49         FDSE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[8]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.217ns  (logic 0.000ns (0.000%)  route 1.217ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          1.217     1.217    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X41Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.561     1.561    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.590 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.034     2.623    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X41Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[9]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.270ns  (logic 0.000ns (0.000%)  route 1.270ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          1.270     1.270    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X40Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.561     1.561    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.590 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.034     2.623    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X40Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.270ns  (logic 0.000ns (0.000%)  route 1.270ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          1.270     1.270    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X41Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.561     1.561    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.590 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.034     2.623    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X41Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[29]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.270ns  (logic 0.000ns (0.000%)  route 1.270ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          1.270     1.270    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X40Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.561     1.561    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.590 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.034     2.623    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X40Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                            (internal pin)
  Destination:            top_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[20]/S
                            (rising edge-triggered cell FDSE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.642ns  (logic 0.105ns (3.974%)  route 2.537ns (96.026%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                         net (fo=5, routed)           1.700     1.700    top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X52Y105        LUT5 (Prop_lut5_I4_O)        0.105     1.805 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bscanid[26]_i_1/O
                         net (fo=21, routed)          0.837     2.642    top_i/mdm_1/U0/Use_E2.BSCAN_I_n_11
    SLICE_X53Y100        FDSE                                         r  top_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[20]/S
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.660     1.660    top_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     1.737 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          1.302     3.039    top_i/mdm_1/U0/tck
    SLICE_X53Y100        FDSE                                         r  top_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[20]/C

Slack:                    inf
  Source:                 top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                            (internal pin)
  Destination:            top_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.642ns  (logic 0.105ns (3.974%)  route 2.537ns (96.026%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                         net (fo=5, routed)           1.700     1.700    top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X52Y105        LUT5 (Prop_lut5_I4_O)        0.105     1.805 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bscanid[26]_i_1/O
                         net (fo=21, routed)          0.837     2.642    top_i/mdm_1/U0/Use_E2.BSCAN_I_n_11
    SLICE_X53Y100        FDRE                                         r  top_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.660     1.660    top_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     1.737 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          1.302     3.039    top_i/mdm_1/U0/tck
    SLICE_X53Y100        FDRE                                         r  top_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[21]/C

Slack:                    inf
  Source:                 top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                            (internal pin)
  Destination:            top_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.642ns  (logic 0.105ns (3.974%)  route 2.537ns (96.026%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                         net (fo=5, routed)           1.700     1.700    top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X52Y105        LUT5 (Prop_lut5_I4_O)        0.105     1.805 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bscanid[26]_i_1/O
                         net (fo=21, routed)          0.837     2.642    top_i/mdm_1/U0/Use_E2.BSCAN_I_n_11
    SLICE_X53Y100        FDRE                                         r  top_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.660     1.660    top_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     1.737 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          1.302     3.039    top_i/mdm_1/U0/tck
    SLICE_X53Y100        FDRE                                         r  top_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[22]/C

Slack:                    inf
  Source:                 top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                            (internal pin)
  Destination:            top_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[23]/S
                            (rising edge-triggered cell FDSE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.642ns  (logic 0.105ns (3.974%)  route 2.537ns (96.026%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                         net (fo=5, routed)           1.700     1.700    top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X52Y105        LUT5 (Prop_lut5_I4_O)        0.105     1.805 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bscanid[26]_i_1/O
                         net (fo=21, routed)          0.837     2.642    top_i/mdm_1/U0/Use_E2.BSCAN_I_n_11
    SLICE_X53Y100        FDSE                                         r  top_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[23]/S
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.660     1.660    top_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     1.737 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          1.302     3.039    top_i/mdm_1/U0/tck
    SLICE_X53Y100        FDSE                                         r  top_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[23]/C

Slack:                    inf
  Source:                 top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                            (internal pin)
  Destination:            top_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.642ns  (logic 0.105ns (3.974%)  route 2.537ns (96.026%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                         net (fo=5, routed)           1.700     1.700    top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X52Y105        LUT5 (Prop_lut5_I4_O)        0.105     1.805 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bscanid[26]_i_1/O
                         net (fo=21, routed)          0.837     2.642    top_i/mdm_1/U0/Use_E2.BSCAN_I_n_11
    SLICE_X53Y100        FDRE                                         r  top_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.660     1.660    top_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     1.737 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          1.302     3.039    top_i/mdm_1/U0/tck
    SLICE_X53Y100        FDRE                                         r  top_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[24]/C

Slack:                    inf
  Source:                 top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                            (internal pin)
  Destination:            top_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.642ns  (logic 0.105ns (3.974%)  route 2.537ns (96.026%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                         net (fo=5, routed)           1.700     1.700    top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X52Y105        LUT5 (Prop_lut5_I4_O)        0.105     1.805 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bscanid[26]_i_1/O
                         net (fo=21, routed)          0.837     2.642    top_i/mdm_1/U0/Use_E2.BSCAN_I_n_11
    SLICE_X53Y100        FDRE                                         r  top_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.660     1.660    top_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     1.737 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          1.302     3.039    top_i/mdm_1/U0/tck
    SLICE_X53Y100        FDRE                                         r  top_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[25]/C

Slack:                    inf
  Source:                 top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                            (internal pin)
  Destination:            top_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[26]/S
                            (rising edge-triggered cell FDSE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.642ns  (logic 0.105ns (3.974%)  route 2.537ns (96.026%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                         net (fo=5, routed)           1.700     1.700    top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X52Y105        LUT5 (Prop_lut5_I4_O)        0.105     1.805 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bscanid[26]_i_1/O
                         net (fo=21, routed)          0.837     2.642    top_i/mdm_1/U0/Use_E2.BSCAN_I_n_11
    SLICE_X53Y100        FDSE                                         r  top_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[26]/S
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.660     1.660    top_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     1.737 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          1.302     3.039    top_i/mdm_1/U0/tck
    SLICE_X53Y100        FDSE                                         r  top_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[26]/C

Slack:                    inf
  Source:                 top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                            (internal pin)
  Destination:            top_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.642ns  (logic 0.105ns (3.974%)  route 2.537ns (96.026%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                         net (fo=5, routed)           1.700     1.700    top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X52Y105        LUT5 (Prop_lut5_I4_O)        0.105     1.805 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bscanid[26]_i_1/O
                         net (fo=21, routed)          0.837     2.642    top_i/mdm_1/U0/Use_E2.BSCAN_I_n_11
    SLICE_X53Y100        FDRE                                         r  top_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.660     1.660    top_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     1.737 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          1.302     3.039    top_i/mdm_1/U0/tck
    SLICE_X53Y100        FDRE                                         r  top_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[27]/C

Slack:                    inf
  Source:                 top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                            (internal pin)
  Destination:            top_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.425ns  (logic 0.105ns (4.331%)  route 2.320ns (95.669%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                         net (fo=5, routed)           1.700     1.700    top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X52Y105        LUT5 (Prop_lut5_I4_O)        0.105     1.805 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bscanid[26]_i_1/O
                         net (fo=21, routed)          0.619     2.425    top_i/mdm_1/U0/Use_E2.BSCAN_I_n_11
    SLICE_X53Y101        FDSE                                         r  top_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.660     1.660    top_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     1.737 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          1.302     3.039    top_i/mdm_1/U0/tck
    SLICE_X53Y101        FDSE                                         r  top_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[10]/C

Slack:                    inf
  Source:                 top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                            (internal pin)
  Destination:            top_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.425ns  (logic 0.105ns (4.331%)  route 2.320ns (95.669%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                         net (fo=5, routed)           1.700     1.700    top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X52Y105        LUT5 (Prop_lut5_I4_O)        0.105     1.805 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bscanid[26]_i_1/O
                         net (fo=21, routed)          0.619     2.425    top_i/mdm_1/U0/Use_E2.BSCAN_I_n_11
    SLICE_X53Y101        FDRE                                         r  top_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.660     1.660    top_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     1.737 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          1.302     3.039    top_i/mdm_1/U0/tck
    SLICE_X53Y101        FDRE                                         r  top_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                            (internal pin)
  Destination:            top_i/mdm_1/U0/Internal_BSCANID.bscanid_done_reg/CLR
                            (removal check against rising-edge clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.716ns  (logic 0.000ns (0.000%)  route 0.716ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                         net (fo=5, routed)           0.716     0.716    top_i/mdm_1/U0/Use_E2.BSCAN_I_n_0
    SLICE_X53Y105        FDCE                                         f  top_i/mdm_1/U0/Internal_BSCANID.bscanid_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.086     1.086    top_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.115 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.856     1.971    top_i/mdm_1/U0/tck
    SLICE_X53Y105        FDCE                                         r  top_i/mdm_1/U0/Internal_BSCANID.bscanid_done_reg/C

Slack:                    inf
  Source:                 top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                            (internal pin)
  Destination:            top_i/mdm_1/U0/Internal_BSCANID.bscanid_sel_reg/CLR
                            (removal check against rising-edge clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.716ns  (logic 0.000ns (0.000%)  route 0.716ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                         net (fo=5, routed)           0.716     0.716    top_i/mdm_1/U0/Use_E2.BSCAN_I_n_0
    SLICE_X53Y105        FDCE                                         f  top_i/mdm_1/U0/Internal_BSCANID.bscanid_sel_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.086     1.086    top_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.115 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.856     1.971    top_i/mdm_1/U0/tck
    SLICE_X53Y105        FDCE                                         r  top_i/mdm_1/U0/Internal_BSCANID.bscanid_sel_reg/C

Slack:                    inf
  Source:                 top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                            (internal pin)
  Destination:            top_i/mdm_1/U0/Use_JTAG_BSCAN.id_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.865ns  (logic 0.044ns (5.086%)  route 0.821ns (94.914%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                         net (fo=5, routed)           0.821     0.821    top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X52Y105        LUT4 (Prop_lut4_I0_O)        0.044     0.865 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.id_flag_i_1/O
                         net (fo=1, routed)           0.000     0.865    top_i/mdm_1/U0/Use_E2.BSCAN_I_n_12
    SLICE_X52Y105        FDRE                                         r  top_i/mdm_1/U0/Use_JTAG_BSCAN.id_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.086     1.086    top_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.115 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.856     1.971    top_i/mdm_1/U0/tck
    SLICE_X52Y105        FDRE                                         r  top_i/mdm_1/U0/Use_JTAG_BSCAN.id_flag_reg/C

Slack:                    inf
  Source:                 top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                            (internal pin)
  Destination:            top_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_ok_reg/D
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.956ns  (logic 0.045ns (4.709%)  route 0.911ns (95.291%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                         net (fo=5, routed)           0.733     0.733    top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X53Y105        LUT4 (Prop_lut4_I3_O)        0.045     0.778 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.tap_cnt_ok_i_1/O
                         net (fo=1, routed)           0.177     0.956    top_i/mdm_1/U0/Use_E2.BSCAN_I_n_7
    SLICE_X54Y105        FDRE                                         r  top_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_ok_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.086     1.086    top_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.115 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.856     1.971    top_i/mdm_1/U0/tck
    SLICE_X54Y105        FDRE                                         r  top_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_ok_reg/C

Slack:                    inf
  Source:                 top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                            (internal pin)
  Destination:            top_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.104ns  (logic 0.045ns (4.077%)  route 1.059ns (95.923%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                         net (fo=5, routed)           0.821     0.821    top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X52Y105        LUT5 (Prop_lut5_I4_O)        0.045     0.866 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bscanid[26]_i_1/O
                         net (fo=21, routed)          0.238     1.104    top_i/mdm_1/U0/Use_E2.BSCAN_I_n_11
    SLICE_X53Y102        FDSE                                         r  top_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.086     1.086    top_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.115 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.857     1.972    top_i/mdm_1/U0/tck
    SLICE_X53Y102        FDSE                                         r  top_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[0]/C

Slack:                    inf
  Source:                 top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                            (internal pin)
  Destination:            top_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.104ns  (logic 0.045ns (4.077%)  route 1.059ns (95.923%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                         net (fo=5, routed)           0.821     0.821    top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X52Y105        LUT5 (Prop_lut5_I4_O)        0.045     0.866 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bscanid[26]_i_1/O
                         net (fo=21, routed)          0.238     1.104    top_i/mdm_1/U0/Use_E2.BSCAN_I_n_11
    SLICE_X53Y102        FDRE                                         r  top_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.086     1.086    top_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.115 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.857     1.972    top_i/mdm_1/U0/tck
    SLICE_X53Y102        FDRE                                         r  top_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[1]/C

Slack:                    inf
  Source:                 top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                            (internal pin)
  Destination:            top_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r_1/R
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.104ns  (logic 0.045ns (4.077%)  route 1.059ns (95.923%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                         net (fo=5, routed)           0.821     0.821    top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X52Y105        LUT5 (Prop_lut5_I4_O)        0.045     0.866 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bscanid[26]_i_1/O
                         net (fo=21, routed)          0.238     1.104    top_i/mdm_1/U0/Use_E2.BSCAN_I_n_11
    SLICE_X53Y102        FDRE                                         r  top_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r_1/R
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.086     1.086    top_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.115 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.857     1.972    top_i/mdm_1/U0/tck
    SLICE_X53Y102        FDRE                                         r  top_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r_1/C

Slack:                    inf
  Source:                 top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                            (internal pin)
  Destination:            top_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r_2/R
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.104ns  (logic 0.045ns (4.077%)  route 1.059ns (95.923%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                         net (fo=5, routed)           0.821     0.821    top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X52Y105        LUT5 (Prop_lut5_I4_O)        0.045     0.866 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bscanid[26]_i_1/O
                         net (fo=21, routed)          0.238     1.104    top_i/mdm_1/U0/Use_E2.BSCAN_I_n_11
    SLICE_X53Y102        FDRE                                         r  top_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r_2/R
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.086     1.086    top_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.115 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.857     1.972    top_i/mdm_1/U0/tck
    SLICE_X53Y102        FDRE                                         r  top_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r_2/C

Slack:                    inf
  Source:                 top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                            (internal pin)
  Destination:            top_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r_3/R
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.104ns  (logic 0.045ns (4.077%)  route 1.059ns (95.923%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                         net (fo=5, routed)           0.821     0.821    top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X52Y105        LUT5 (Prop_lut5_I4_O)        0.045     0.866 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bscanid[26]_i_1/O
                         net (fo=21, routed)          0.238     1.104    top_i/mdm_1/U0/Use_E2.BSCAN_I_n_11
    SLICE_X53Y102        FDRE                                         r  top_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r_3/R
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.086     1.086    top_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.115 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.857     1.972    top_i/mdm_1/U0/tck
    SLICE_X53Y102        FDRE                                         r  top_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r_3/C

Slack:                    inf
  Source:                 top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                            (internal pin)
  Destination:            top_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r_4/R
                            (rising edge-triggered cell FDRE clocked by top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.104ns  (logic 0.045ns (4.077%)  route 1.059ns (95.923%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                         net (fo=5, routed)           0.821     0.821    top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X52Y105        LUT5 (Prop_lut5_I4_O)        0.045     0.866 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bscanid[26]_i_1/O
                         net (fo=21, routed)          0.238     1.104    top_i/mdm_1/U0/Use_E2.BSCAN_I_n_11
    SLICE_X52Y102        FDRE                                         r  top_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r_4/R
  -------------------------------------------------------------------    -------------------

                         (clock top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.086     1.086    top_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.115 r  top_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.857     1.972    top_i/mdm_1/U0/tck
    SLICE_X52Y102        FDRE                                         r  top_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r_4/C





