// Seed: 3532470456
module module_0 (
    input uwire id_0,
    output wire id_1,
    output wand id_2,
    input tri0 id_3,
    input supply1 id_4,
    input tri0 id_5,
    output wor id_6,
    output wire id_7,
    output supply1 id_8
);
  wire id_10;
  wire id_11;
  assign module_1.id_4 = 0;
  wire id_12;
  wire id_13;
endmodule
module module_1 (
    output tri0 id_0,
    output wor id_1,
    input uwire id_2
    , id_17,
    output wor id_3,
    input uwire id_4,
    input tri1 id_5,
    output wor id_6,
    output supply0 id_7,
    output uwire id_8,
    input wire id_9,
    input uwire id_10,
    input tri0 id_11,
    input tri1 id_12,
    output tri0 id_13,
    output uwire id_14,
    output wire id_15
);
  module_0 modCall_1 (
      id_4,
      id_8,
      id_3,
      id_5,
      id_4,
      id_5,
      id_8,
      id_1,
      id_8
  );
  generate
    wire id_18;
  endgenerate
endmodule
