Task "Perform Place and Route" successful.
Generated logfile: 
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Intel and sold by Intel or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Tue Feb 04 20:33:45 2020
Info: Command: quartus_sta -t Sines_topde2_Altera_QUARTUS_II_run.tcl
### Open existing Altera QUARTUS II 17.0.0 project hdl_prj\quartus_prj\Sines_topde2_quartus.qpf
### Running PAR in Altera QUARTUS II 17.0.0 ...
Info: *******************************************************************
Info: Running Quartus Prime Fitter
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Tue Feb 04 20:33:46 2020
Info: Command: quartus_fit --read_settings_files=on --write_settings_files=off Sines_topde2_quartus -c Sines_topde2_quartus
Info: qfit2_default_script.tcl version: #1
Info: Project  = Sines_topde2_quartus
Info: Revision = Sines_topde2_quartus
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device EP4CE115F29C7 for design "Sines_topde2_quartus"
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (15535): Implemented PLL "Sines_topde2_clock_module:u_Sines_topde2_clock_module_inst|altpll:u_altpll|altpll_8cm:auto_generated|pll1" as Cyclone IV E PLL type File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/quartus_prj/db/altpll_8cm.tdf Line: 31
    Info (15099): Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for Sines_topde2_clock_module:u_Sines_topde2_clock_module_inst|altpll:u_altpll|altpll_8cm:auto_generated|clk[0] port File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/quartus_prj/db/altpll_8cm.tdf Line: 31
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE40F29C7 is compatible
    Info (176445): Device EP4CE40F29I7 is compatible
    Info (176445): Device EP4CE30F29C7 is compatible
    Info (176445): Device EP4CE30F29I7 is compatible
    Info (176445): Device EP4CE55F29C7 is compatible
    Info (176445): Device EP4CE55F29I7 is compatible
    Info (176445): Device EP4CE75F29C7 is compatible
    Info (176445): Device EP4CE75F29I7 is compatible
    Info (176445): Device EP4CE115F29I7 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location P3
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location N7
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location P28
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (332104): Reading SDC File: '../hdlsrc/ThreeSines_DrSaher/Sines_topde2.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {u_Sines_topde2_clock_module_inst|u_altpll|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {u_Sines_topde2_clock_module_inst|u_altpll|auto_generated|pll1|clk[0]} {u_Sines_topde2_clock_module_inst|u_altpll|auto_generated|pll1|clk[0]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 2 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   20.000        CLKIN
    Info (332111):   20.000 u_Sines_topde2_clock_module_inst|u_altpll|auto_generated|pll1|clk[0]
Info (176353): Automatically promoted node Sines_topde2_clock_module:u_Sines_topde2_clock_module_inst|altpll:u_altpll|altpll_8cm:auto_generated|clk[0] (placed in counter C0 of PLL_1) File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/quartus_prj/db/altpll_8cm.tdf Line: 37
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 2587 registers into blocks of type Embedded multiplier block
    Extra Info (176218): Packed 30 registers into blocks of type Embedded multiplier output
    Extra Info (176220): Created 1361 register duplicates
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:12
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:03
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:10
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 5% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X46_Y24 to location X57_Y36
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:05
Info (11888): Total time spent on timing analysis during the Fitter is 5.07 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:05
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info (144001): Generated suppressed messages file T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/quartus_prj/Sines_topde2_quartus.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 5996 megabytes
    Info: Processing ended: Tue Feb 04 20:34:39 2020
    Info: Elapsed time: 00:00:53
    Info: Total CPU time (on all processors): 00:01:17
### PAR Complete.
### Running PostPARTiming in Altera QUARTUS II 17.0.0 ...
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (332104): Reading SDC File: '../hdlsrc/ThreeSines_DrSaher/Sines_topde2.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {u_Sines_topde2_clock_module_inst|u_altpll|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {u_Sines_topde2_clock_module_inst|u_altpll|auto_generated|pll1|clk[0]} {u_Sines_topde2_clock_module_inst|u_altpll|auto_generated|pll1|clk[0]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332155): Fmax Summary
    Info (332156):                Restricted
    Info (332156):         Fmax         Fmax      Clock Note
    Info (332156): ============ ============ ========== =====================
    Info (332156):    65.89 MHz    65.89 MHz u_Sines_topde2_clock_module_inst|u_altpll|auto_generated|pll1|clk[0]   
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 4.824
    Info (332115): -setup
    Info (332115): -npaths 1
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 4.824 
    Info (332115): ===================================================================
    Info (332115): From Node    : Sines:u_Sines|altshift_taps:delayMatch14_reg_rtl_0|shift_taps_tlm:auto_generated|altsyncram_i5b1:altsyncram2|ram_block5a15
    Info (332115): To Node      : Sines:u_Sines|delayMatch63_reg[0]
    Info (332115): Launch Clock : u_Sines_topde2_clock_module_inst|u_altpll|auto_generated|pll1|clk[0]
    Info (332115): Latch Clock  : u_Sines_topde2_clock_module_inst|u_altpll|auto_generated|pll1|clk[0]
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.666      0.666  R        clock network delay
    Info (332115):      0.962      0.296     uTco  Sines:u_Sines|altshift_taps:delayMatch14_reg_rtl_0|shift_taps_tlm:auto_generated|altsyncram_i5b1:altsyncram2|ram_block5a15
    Info (332115):      1.009      0.047 RR  CELL  u_Sines|delayMatch14_reg_rtl_0|auto_generated|altsyncram2|ram_block5a0|portbdataout[15]
    Info (332115):      3.076      2.067 RR    IC  u_Sines|LessThan17~77|dataa
    Info (332115):      3.513      0.437 RF  CELL  u_Sines|LessThan17~77|combout
    Info (332115):      3.780      0.267 FF    IC  u_Sines|LessThan17~78|datab
    Info (332115):      4.184      0.404 FF  CELL  u_Sines|LessThan17~78|combout
    Info (332115):      6.250      2.066 FF    IC  u_Sines|LessThan17~80|datac
    Info (332115):      6.530      0.280 FF  CELL  u_Sines|LessThan17~80|combout
    Info (332115):      6.756      0.226 FF    IC  u_Sines|LessThan17~81|datad
    Info (332115):      6.881      0.125 FF  CELL  u_Sines|LessThan17~81|combout
    Info (332115):      7.244      0.363 FF    IC  u_Sines|LessThan17~82|datad
    Info (332115):      7.369      0.125 FF  CELL  u_Sines|LessThan17~82|combout
    Info (332115):      7.597      0.228 FF    IC  u_Sines|LessThan17~93|datad
    Info (332115):      7.722      0.125 FF  CELL  u_Sines|LessThan17~93|combout
    Info (332115):      9.088      1.366 FF    IC  u_Sines|LessThan17~96|datac
    Info (332115):      9.369      0.281 FF  CELL  u_Sines|LessThan17~96|combout
    Info (332115):      9.785      0.416 FF    IC  u_Sines|LessThan17~107|dataa
    Info (332115):     10.116      0.331 FF  CELL  u_Sines|LessThan17~107|combout
    Info (332115):     10.386      0.270 FF    IC  u_Sines|LessThan17~118|datab
    Info (332115):     10.811      0.425 FF  CELL  u_Sines|LessThan17~118|combout
    Info (332115):     11.082      0.271 FF    IC  u_Sines|LessThan17~121|datab
    Info (332115):     11.475      0.393 FF  CELL  u_Sines|LessThan17~121|combout
    Info (332115):     11.746      0.271 FF    IC  u_Sines|LessThan17~123|datab
    Info (332115):     12.150      0.404 FF  CELL  u_Sines|LessThan17~123|combout
    Info (332115):     12.420      0.270 FF    IC  u_Sines|LessThan17~124|datab
    Info (332115):     12.824      0.404 FF  CELL  u_Sines|LessThan17~124|combout
    Info (332115):     14.181      1.357 FF    IC  u_Sines|Logical_Operator51_out1|datac
    Info (332115):     14.441      0.260 FR  CELL  u_Sines|Logical_Operator51_out1|combout
    Info (332115):     15.039      0.598 RR    IC  u_Sines|delayMatch63_reg[0]|asdata
    Info (332115):     15.445      0.406 RR  CELL  Sines:u_Sines|delayMatch63_reg[0]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     19.866     -0.134  R        clock network delay
    Info (332115):     20.271      0.405           clock pessimism removed
    Info (332115):     20.251     -0.020           clock uncertainty
    Info (332115):     20.269      0.018     uTsu  Sines:u_Sines|delayMatch63_reg[0]
    Info (332115): Data Arrival Time  :    15.445
    Info (332115): Data Required Time :    20.269
    Info (332115): Slack              :     4.824 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 3 setup paths (0 violated).  Worst case slack is 4.824
    Info (332115): -setup
    Info (332115): -npaths 3
    Info (332115): -file {Sines_topde2_postroute.tqr}
### PostPARTiming Complete.
### Close Altera QUARTUS II 17.0.0 project.
Info (23030): Evaluation of Tcl script Sines_topde2_Altera_QUARTUS_II_run.tcl was successful
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4976 megabytes
    Info: Processing ended: Tue Feb 04 20:34:42 2020
    Info: Elapsed time: 00:00:57
    Info: Total CPU time (on all processors): 00:00:03

Elapsed time is 56.7826 seconds.
