
*** Running vivado
    with args -log soc_div_gen_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source soc_div_gen_0_0.tcl


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source soc_div_gen_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 407.195 ; gain = 99.176
INFO: [Synth 8-638] synthesizing module 'soc_div_gen_0_0' [c:/Users/dell_/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_div_gen_0_0/synth/soc_div_gen_0_0.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'soc_div_gen_0_0' (12#1) [c:/Users/dell_/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_div_gen_0_0/synth/soc_div_gen_0_0.vhd:70]
Finished RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 494.742 ; gain = 186.723
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 494.742 ; gain = 186.723
INFO: [Device 21-403] Loading part xc7z045ffg900-2
Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.104 . Memory (MB): peak = 853.266 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:34 ; elapsed = 00:00:43 . Memory (MB): peak = 853.266 ; gain = 545.246
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:34 ; elapsed = 00:00:43 . Memory (MB): peak = 853.266 ; gain = 545.246
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:43 . Memory (MB): peak = 853.266 ; gain = 545.246
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:35 ; elapsed = 00:00:45 . Memory (MB): peak = 853.266 ; gain = 545.246
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:50 . Memory (MB): peak = 853.266 ; gain = 545.246
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:48 ; elapsed = 00:01:02 . Memory (MB): peak = 853.266 ; gain = 545.246
Finished Timing Optimization : Time (s): cpu = 00:00:49 ; elapsed = 00:01:02 . Memory (MB): peak = 853.266 ; gain = 545.246
Finished Technology Mapping : Time (s): cpu = 00:00:50 ; elapsed = 00:01:03 . Memory (MB): peak = 853.266 ; gain = 545.246
Finished IO Insertion : Time (s): cpu = 00:00:51 ; elapsed = 00:01:04 . Memory (MB): peak = 853.266 ; gain = 545.246
Finished Renaming Generated Instances : Time (s): cpu = 00:00:51 ; elapsed = 00:01:05 . Memory (MB): peak = 853.266 ; gain = 545.246
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:52 ; elapsed = 00:01:06 . Memory (MB): peak = 853.266 ; gain = 545.246
Finished Renaming Generated Ports : Time (s): cpu = 00:00:57 ; elapsed = 00:01:12 . Memory (MB): peak = 853.266 ; gain = 545.246
Finished Handling Custom Attributes : Time (s): cpu = 00:00:57 ; elapsed = 00:01:12 . Memory (MB): peak = 853.266 ; gain = 545.246
Finished Renaming Generated Nets : Time (s): cpu = 00:00:57 ; elapsed = 00:01:12 . Memory (MB): peak = 853.266 ; gain = 545.246

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    40|
|2     |LUT1   |    82|
|3     |LUT2   |   237|
|4     |LUT3   |  1584|
|5     |MUXCY  |  1617|
|6     |XORCY  |  1617|
|7     |FDRE   |  1715|
+------+-------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:57 ; elapsed = 00:01:12 . Memory (MB): peak = 853.266 ; gain = 545.246
synth_design: Time (s): cpu = 00:01:08 ; elapsed = 00:01:27 . Memory (MB): peak = 863.367 ; gain = 565.242
