0.7
2020.2
May  7 2023
15:24:31
C:/Codes/Verilog/half_adder/half_adder.sim/sim_1/behav/xsim/glbl.v,1683266558,verilog,,,,glbl,,,,,,,,
C:/Codes/Verilog/half_adder/half_adder.srcs/sim_1/new/half_adder_tb.v,1694023761,verilog,,,,half_adder_tb,,,,,,,,
C:/Codes/Verilog/half_adder/half_adder.srcs/sources_1/new/half_adder.v,1694023374,verilog,,C:/Codes/Verilog/half_adder/half_adder.srcs/sim_1/new/half_adder_tb.v,,half_adder,,,,,,,,
