{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 29 16:30:15 2016 " "Info: Processing started: Mon Feb 29 16:30:15 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off train -c train --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off train -c train --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "PB\[2\] " "Info: Assuming node \"PB\[2\]\" is an undefined clock" {  } { { "TrainTop.bdf" "" { Schematic "C:/Users/Caitlyn/Documents/train/TrainTop.bdf" { { 168 656 824 184 "PB\[2..1\]" "" } { 24 576 656 40 "PB\[1\]" "" } { 40 576 656 56 "PB\[2\]" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PB\[2\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "30 " "Warning: Found 30 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "TrainSetSimulator:inst5\|inst24 " "Info: Detected gated clock \"TrainSetSimulator:inst5\|inst24\" as buffer" {  } { { "TrainSetSimulator.bdf" "" { Schematic "TrainSetSimulator.bdf" { { 936 240 304 984 "inst24" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TrainSetSimulator:inst5\|inst24" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "TrainSetSimulator:inst5\|inst25 " "Info: Detected gated clock \"TrainSetSimulator:inst5\|inst25\" as buffer" {  } { { "TrainSetSimulator.bdf" "" { Schematic "TrainSetSimulator.bdf" { { 984 240 304 1032 "inst25" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TrainSetSimulator:inst5\|inst25" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "TrainSetSimulator:inst5\|inst42 " "Info: Detected gated clock \"TrainSetSimulator:inst5\|inst42\" as buffer" {  } { { "TrainSetSimulator.bdf" "" { Schematic "TrainSetSimulator.bdf" { { 1128 240 304 1176 "inst42" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TrainSetSimulator:inst5\|inst42" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "TrainSetSimulator:inst5\|inst23~0 " "Info: Detected gated clock \"TrainSetSimulator:inst5\|inst23~0\" as buffer" {  } { { "TrainSetSimulator.bdf" "" { Schematic "TrainSetSimulator.bdf" { { 888 240 304 936 "inst23~0" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TrainSetSimulator:inst5\|inst23~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|lpm_clshift:SHIFTER\|lpm_clshift_fuc:auto_generated\|sbit_w\[42\]~28 " "Info: Detected gated clock \"TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|lpm_clshift:SHIFTER\|lpm_clshift_fuc:auto_generated\|sbit_w\[42\]~28\" as buffer" {  } { { "db/lpm_clshift_fuc.tdf" "" { Text "db/lpm_clshift_fuc.tdf" 36 0 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|lpm_clshift:SHIFTER\|lpm_clshift_fuc:auto_generated\|sbit_w\[42\]~28" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "TrainSetSimulator:inst5\|inst51~2 " "Info: Detected gated clock \"TrainSetSimulator:inst5\|inst51~2\" as buffer" {  } { { "TrainSetSimulator.bdf" "" { Schematic "TrainSetSimulator.bdf" { { 1224 240 304 1272 "inst51~2" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TrainSetSimulator:inst5\|inst51~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "TrainSetSimulator:inst5\|inst51 " "Info: Detected gated clock \"TrainSetSimulator:inst5\|inst51\" as buffer" {  } { { "TrainSetSimulator.bdf" "" { Schematic "TrainSetSimulator.bdf" { { 1224 240 304 1272 "inst51" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TrainSetSimulator:inst5\|inst51" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "TrainSetSimulator:inst5\|inst23 " "Info: Detected gated clock \"TrainSetSimulator:inst5\|inst23\" as buffer" {  } { { "TrainSetSimulator.bdf" "" { Schematic "TrainSetSimulator.bdf" { { 888 240 304 936 "inst23" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TrainSetSimulator:inst5\|inst23" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "TrainSetSimulator:inst5\|inst53 " "Info: Detected gated clock \"TrainSetSimulator:inst5\|inst53\" as buffer" {  } { { "TrainSetSimulator.bdf" "" { Schematic "TrainSetSimulator.bdf" { { 1320 240 304 1368 "inst53" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TrainSetSimulator:inst5\|inst53" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "TrainSetSimulator:inst5\|VGA_SYNC:inst3\|vert_sync_out " "Info: Detected ripple clock \"TrainSetSimulator:inst5\|VGA_SYNC:inst3\|vert_sync_out\" as buffer" {  } { { "VGA_SYNC.vhd" "" { Text "VGA_SYNC.vhd" 10 0 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TrainSetSimulator:inst5\|VGA_SYNC:inst3\|vert_sync_out" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "TrainSetSimulator:inst5\|VGA_SYNC:inst3\|row_end " "Info: Detected ripple clock \"TrainSetSimulator:inst5\|VGA_SYNC:inst3\|row_end\" as buffer" {  } { { "VGA_SYNC.vhd" "" { Text "VGA_SYNC.vhd" 10 0 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TrainSetSimulator:inst5\|VGA_SYNC:inst3\|row_end" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|STATE.EX_OUT2 " "Info: Detected ripple clock \"TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|STATE.EX_OUT2\" as buffer" {  } { { "SCOMP_TRAIN.vhd" "" { Text "SCOMP_TRAIN.vhd" 42 0 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|STATE.EX_OUT2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|STATE.EX_IN2 " "Info: Detected ripple clock \"TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|STATE.EX_IN2\" as buffer" {  } { { "SCOMP_TRAIN.vhd" "" { Text "SCOMP_TRAIN.vhd" 42 0 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|STATE.EX_IN2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "TrainSetSimulator:inst5\|inst42~0 " "Info: Detected gated clock \"TrainSetSimulator:inst5\|inst42~0\" as buffer" {  } { { "TrainSetSimulator.bdf" "" { Schematic "TrainSetSimulator.bdf" { { 1128 240 304 1176 "inst42~0" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TrainSetSimulator:inst5\|inst42~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|IR\[1\] " "Info: Detected ripple clock \"TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|IR\[1\]\" as buffer" {  } { { "SCOMP_TRAIN.vhd" "" { Text "SCOMP_TRAIN.vhd" 171 0 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|IR\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|IR\[0\] " "Info: Detected ripple clock \"TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|IR\[0\]\" as buffer" {  } { { "SCOMP_TRAIN.vhd" "" { Text "SCOMP_TRAIN.vhd" 171 0 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|IR\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|IR\[2\] " "Info: Detected ripple clock \"TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|IR\[2\]\" as buffer" {  } { { "SCOMP_TRAIN.vhd" "" { Text "SCOMP_TRAIN.vhd" 171 0 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|IR\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|IR\[5\] " "Info: Detected ripple clock \"TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|IR\[5\]\" as buffer" {  } { { "SCOMP_TRAIN.vhd" "" { Text "SCOMP_TRAIN.vhd" 171 0 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|IR\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|IR\[6\] " "Info: Detected ripple clock \"TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|IR\[6\]\" as buffer" {  } { { "SCOMP_TRAIN.vhd" "" { Text "SCOMP_TRAIN.vhd" 171 0 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|IR\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|IR\[7\] " "Info: Detected ripple clock \"TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|IR\[7\]\" as buffer" {  } { { "SCOMP_TRAIN.vhd" "" { Text "SCOMP_TRAIN.vhd" 171 0 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|IR\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "TrainSetSimulator:inst5\|lpm_decode_io:inst17\|lpm_decode:lpm_decode_component\|decode_duf:auto_generated\|w_anode3w\[2\]~0 " "Info: Detected gated clock \"TrainSetSimulator:inst5\|lpm_decode_io:inst17\|lpm_decode:lpm_decode_component\|decode_duf:auto_generated\|w_anode3w\[2\]~0\" as buffer" {  } { { "db/decode_duf.tdf" "" { Text "db/decode_duf.tdf" 262 0 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TrainSetSimulator:inst5\|lpm_decode_io:inst17\|lpm_decode:lpm_decode_component\|decode_duf:auto_generated\|w_anode3w\[2\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|IR\[4\] " "Info: Detected ripple clock \"TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|IR\[4\]\" as buffer" {  } { { "SCOMP_TRAIN.vhd" "" { Text "SCOMP_TRAIN.vhd" 171 0 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|IR\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|IR\[3\] " "Info: Detected ripple clock \"TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|IR\[3\]\" as buffer" {  } { { "SCOMP_TRAIN.vhd" "" { Text "SCOMP_TRAIN.vhd" 171 0 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|IR\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "TrainSetSimulator:inst5\|inst31 " "Info: Detected gated clock \"TrainSetSimulator:inst5\|inst31\" as buffer" {  } { { "TrainSetSimulator.bdf" "" { Schematic "TrainSetSimulator.bdf" { { 1032 240 304 1080 "inst31" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TrainSetSimulator:inst5\|inst31" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|Equal3~0 " "Info: Detected gated clock \"TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|Equal3~0\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 0 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|Equal3~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "TrainSetSimulator:inst5\|lpm_decode_io:inst17\|lpm_decode:lpm_decode_component\|decode_duf:auto_generated\|w_anode18w\[3\]~0 " "Info: Detected gated clock \"TrainSetSimulator:inst5\|lpm_decode_io:inst17\|lpm_decode:lpm_decode_component\|decode_duf:auto_generated\|w_anode18w\[3\]~0\" as buffer" {  } { { "db/decode_duf.tdf" "" { Text "db/decode_duf.tdf" 129 0 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TrainSetSimulator:inst5\|lpm_decode_io:inst17\|lpm_decode:lpm_decode_component\|decode_duf:auto_generated\|w_anode18w\[3\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|IO_WRITE_INT " "Info: Detected ripple clock \"TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|IO_WRITE_INT\" as buffer" {  } { { "SCOMP_TRAIN.vhd" "" { Text "SCOMP_TRAIN.vhd" 171 0 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|IO_WRITE_INT" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|lpm_clshift:SHIFTER\|lpm_clshift_fuc:auto_generated\|sbit_w\[78\]~29 " "Info: Detected gated clock \"TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|lpm_clshift:SHIFTER\|lpm_clshift_fuc:auto_generated\|sbit_w\[78\]~29\" as buffer" {  } { { "db/lpm_clshift_fuc.tdf" "" { Text "db/lpm_clshift_fuc.tdf" 36 0 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|lpm_clshift:SHIFTER\|lpm_clshift_fuc:auto_generated\|sbit_w\[78\]~29" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "TrainSetSimulator:inst5\|inst40 " "Info: Detected gated clock \"TrainSetSimulator:inst5\|inst40\" as buffer" {  } { { "TrainSetSimulator.bdf" "" { Schematic "TrainSetSimulator.bdf" { { 1080 240 304 1128 "inst40" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TrainSetSimulator:inst5\|inst40" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "TrainSetSimulator:inst5\|DIG_OUT:inst39\|BLED\[0\] " "Info: Detected ripple clock \"TrainSetSimulator:inst5\|DIG_OUT:inst39\|BLED\[0\]\" as buffer" {  } { { "DIG_OUT.vhd" "" { Text "DIG_OUT.vhd" 33 0 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TrainSetSimulator:inst5\|DIG_OUT:inst39\|BLED\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk0 register TrainSetSimulator:inst5\|SRAM_CTLR_DFFC:inst4\|lpm_dff_simp:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\] register TrainSetSimulator:inst5\|SRAM_CTLR_DFFC:inst4\|lpm_dff_simp:inst1\|lpm_ff:lpm_ff_component\|dffs\[0\] -4.77 ns " "Info: Slack time is -4.77 ns for clock \"TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk0\" between source register \"TrainSetSimulator:inst5\|SRAM_CTLR_DFFC:inst4\|lpm_dff_simp:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\]\" and destination register \"TrainSetSimulator:inst5\|SRAM_CTLR_DFFC:inst4\|lpm_dff_simp:inst1\|lpm_ff:lpm_ff_component\|dffs\[0\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-4.237 ns + Largest register register " "Info: + Largest register to register requirement is -4.237 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "1.666 ns + " "Info: + Setup relationship between source and destination is 1.666 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 2.640 ns " "Info: + Latch edge is 2.640 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk0 6.666 ns -2.358 ns  50 " "Info: Clock period of Destination clock \"TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk0\" is 6.666 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.974 ns " "Info: - Launch edge is 0.974 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1 25.000 ns -2.358 ns  50 " "Info: Clock period of Source clock \"TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1\" is 25.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-5.689 ns + Largest " "Info: + Largest clock skew is -5.689 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk0 destination 2.660 ns + Shortest register " "Info: + Shortest clock path from clock \"TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk0\" to destination register is 2.660 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 7 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 7; COMB Node = 'TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0 TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.032 ns) + CELL(0.537 ns) 2.660 ns TrainSetSimulator:inst5\|SRAM_CTLR_DFFC:inst4\|lpm_dff_simp:inst1\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X29_Y14_N25 6 " "Info: 3: + IC(1.032 ns) + CELL(0.537 ns) = 2.660 ns; Loc. = LCFF_X29_Y14_N25; Fanout = 6; REG Node = 'TrainSetSimulator:inst5\|SRAM_CTLR_DFFC:inst4\|lpm_dff_simp:inst1\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0~clkctrl TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_simp:inst1|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.19 % ) " "Info: Total cell delay = 0.537 ns ( 20.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.123 ns ( 79.81 % ) " "Info: Total interconnect delay = 2.123 ns ( 79.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.660 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0 TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0~clkctrl TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_simp:inst1|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.660 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0 {} TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0~clkctrl {} TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_simp:inst1|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.091ns 1.032ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1 source 8.349 ns - Longest register " "Info: - Longest clock path from clock \"TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1\" to source register is 8.349 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 530 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 530; COMB Node = 'TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.036 ns) + CELL(0.787 ns) 2.914 ns TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|IR\[4\] 3 REG LCFF_X27_Y15_N15 61 " "Info: 3: + IC(1.036 ns) + CELL(0.787 ns) = 2.914 ns; Loc. = LCFF_X27_Y15_N15; Fanout = 61; REG Node = 'TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|IR\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.823 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl TrainSetSimulator:inst5|SCOMP_TRAIN:inst|IR[4] } "NODE_NAME" } } { "SCOMP_TRAIN.vhd" "" { Text "SCOMP_TRAIN.vhd" 171 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.578 ns) + CELL(0.398 ns) 3.890 ns TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|lpm_clshift:SHIFTER\|lpm_clshift_fuc:auto_generated\|sbit_w\[42\]~28 4 COMB LCCOMB_X28_Y15_N6 13 " "Info: 4: + IC(0.578 ns) + CELL(0.398 ns) = 3.890 ns; Loc. = LCCOMB_X28_Y15_N6; Fanout = 13; COMB Node = 'TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|lpm_clshift:SHIFTER\|lpm_clshift_fuc:auto_generated\|sbit_w\[42\]~28'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.976 ns" { TrainSetSimulator:inst5|SCOMP_TRAIN:inst|IR[4] TrainSetSimulator:inst5|SCOMP_TRAIN:inst|lpm_clshift:SHIFTER|lpm_clshift_fuc:auto_generated|sbit_w[42]~28 } "NODE_NAME" } } { "db/lpm_clshift_fuc.tdf" "" { Text "db/lpm_clshift_fuc.tdf" 36 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.150 ns) 4.292 ns TrainSetSimulator:inst5\|inst23~0 5 COMB LCCOMB_X28_Y15_N22 2 " "Info: 5: + IC(0.252 ns) + CELL(0.150 ns) = 4.292 ns; Loc. = LCCOMB_X28_Y15_N22; Fanout = 2; COMB Node = 'TrainSetSimulator:inst5\|inst23~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.402 ns" { TrainSetSimulator:inst5|SCOMP_TRAIN:inst|lpm_clshift:SHIFTER|lpm_clshift_fuc:auto_generated|sbit_w[42]~28 TrainSetSimulator:inst5|inst23~0 } "NODE_NAME" } } { "TrainSetSimulator.bdf" "" { Schematic "TrainSetSimulator.bdf" { { 888 240 304 936 "inst23~0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.393 ns) 4.945 ns TrainSetSimulator:inst5\|inst23 6 COMB LCCOMB_X28_Y15_N28 1 " "Info: 6: + IC(0.260 ns) + CELL(0.393 ns) = 4.945 ns; Loc. = LCCOMB_X28_Y15_N28; Fanout = 1; COMB Node = 'TrainSetSimulator:inst5\|inst23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { TrainSetSimulator:inst5|inst23~0 TrainSetSimulator:inst5|inst23 } "NODE_NAME" } } { "TrainSetSimulator.bdf" "" { Schematic "TrainSetSimulator.bdf" { { 888 240 304 936 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.833 ns) + CELL(0.000 ns) 6.778 ns TrainSetSimulator:inst5\|inst23~clkctrl 7 COMB CLKCTRL_G0 17 " "Info: 7: + IC(1.833 ns) + CELL(0.000 ns) = 6.778 ns; Loc. = CLKCTRL_G0; Fanout = 17; COMB Node = 'TrainSetSimulator:inst5\|inst23~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.833 ns" { TrainSetSimulator:inst5|inst23 TrainSetSimulator:inst5|inst23~clkctrl } "NODE_NAME" } } { "TrainSetSimulator.bdf" "" { Schematic "TrainSetSimulator.bdf" { { 888 240 304 936 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.034 ns) + CELL(0.537 ns) 8.349 ns TrainSetSimulator:inst5\|SRAM_CTLR_DFFC:inst4\|lpm_dff_simp:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\] 8 REG LCFF_X29_Y14_N1 1 " "Info: 8: + IC(1.034 ns) + CELL(0.537 ns) = 8.349 ns; Loc. = LCFF_X29_Y14_N1; Fanout = 1; REG Node = 'TrainSetSimulator:inst5\|SRAM_CTLR_DFFC:inst4\|lpm_dff_simp:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.571 ns" { TrainSetSimulator:inst5|inst23~clkctrl TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_simp:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.265 ns ( 27.13 % ) " "Info: Total cell delay = 2.265 ns ( 27.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.084 ns ( 72.87 % ) " "Info: Total interconnect delay = 6.084 ns ( 72.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.349 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl TrainSetSimulator:inst5|SCOMP_TRAIN:inst|IR[4] TrainSetSimulator:inst5|SCOMP_TRAIN:inst|lpm_clshift:SHIFTER|lpm_clshift_fuc:auto_generated|sbit_w[42]~28 TrainSetSimulator:inst5|inst23~0 TrainSetSimulator:inst5|inst23 TrainSetSimulator:inst5|inst23~clkctrl TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_simp:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.349 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 {} TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|IR[4] {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|lpm_clshift:SHIFTER|lpm_clshift_fuc:auto_generated|sbit_w[42]~28 {} TrainSetSimulator:inst5|inst23~0 {} TrainSetSimulator:inst5|inst23 {} TrainSetSimulator:inst5|inst23~clkctrl {} TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_simp:inst8|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.091ns 1.036ns 0.578ns 0.252ns 0.260ns 1.833ns 1.034ns } { 0.000ns 0.000ns 0.787ns 0.398ns 0.150ns 0.393ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.660 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0 TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0~clkctrl TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_simp:inst1|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.660 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0 {} TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0~clkctrl {} TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_simp:inst1|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.091ns 1.032ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.349 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl TrainSetSimulator:inst5|SCOMP_TRAIN:inst|IR[4] TrainSetSimulator:inst5|SCOMP_TRAIN:inst|lpm_clshift:SHIFTER|lpm_clshift_fuc:auto_generated|sbit_w[42]~28 TrainSetSimulator:inst5|inst23~0 TrainSetSimulator:inst5|inst23 TrainSetSimulator:inst5|inst23~clkctrl TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_simp:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.349 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 {} TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|IR[4] {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|lpm_clshift:SHIFTER|lpm_clshift_fuc:auto_generated|sbit_w[42]~28 {} TrainSetSimulator:inst5|inst23~0 {} TrainSetSimulator:inst5|inst23 {} TrainSetSimulator:inst5|inst23~clkctrl {} TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_simp:inst8|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.091ns 1.036ns 0.578ns 0.252ns 0.260ns 1.833ns 1.034ns } { 0.000ns 0.000ns 0.787ns 0.398ns 0.150ns 0.393ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.660 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0 TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0~clkctrl TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_simp:inst1|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.660 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0 {} TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0~clkctrl {} TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_simp:inst1|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.091ns 1.032ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.349 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl TrainSetSimulator:inst5|SCOMP_TRAIN:inst|IR[4] TrainSetSimulator:inst5|SCOMP_TRAIN:inst|lpm_clshift:SHIFTER|lpm_clshift_fuc:auto_generated|sbit_w[42]~28 TrainSetSimulator:inst5|inst23~0 TrainSetSimulator:inst5|inst23 TrainSetSimulator:inst5|inst23~clkctrl TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_simp:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.349 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 {} TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|IR[4] {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|lpm_clshift:SHIFTER|lpm_clshift_fuc:auto_generated|sbit_w[42]~28 {} TrainSetSimulator:inst5|inst23~0 {} TrainSetSimulator:inst5|inst23 {} TrainSetSimulator:inst5|inst23~clkctrl {} TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_simp:inst8|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.091ns 1.036ns 0.578ns 0.252ns 0.260ns 1.833ns 1.034ns } { 0.000ns 0.000ns 0.787ns 0.398ns 0.150ns 0.393ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.533 ns - Longest register register " "Info: - Longest register to register delay is 0.533 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns TrainSetSimulator:inst5\|SRAM_CTLR_DFFC:inst4\|lpm_dff_simp:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LCFF_X29_Y14_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y14_N1; Fanout = 1; REG Node = 'TrainSetSimulator:inst5\|SRAM_CTLR_DFFC:inst4\|lpm_dff_simp:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_simp:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.149 ns) 0.449 ns TrainSetSimulator:inst5\|SRAM_CTLR_DFFC:inst4\|lpm_dff_simp:inst1\|lpm_ff:lpm_ff_component\|dffs\[0\]~feeder 2 COMB LCCOMB_X29_Y14_N24 1 " "Info: 2: + IC(0.300 ns) + CELL(0.149 ns) = 0.449 ns; Loc. = LCCOMB_X29_Y14_N24; Fanout = 1; COMB Node = 'TrainSetSimulator:inst5\|SRAM_CTLR_DFFC:inst4\|lpm_dff_simp:inst1\|lpm_ff:lpm_ff_component\|dffs\[0\]~feeder'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.449 ns" { TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_simp:inst8|lpm_ff:lpm_ff_component|dffs[0] TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_simp:inst1|lpm_ff:lpm_ff_component|dffs[0]~feeder } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.533 ns TrainSetSimulator:inst5\|SRAM_CTLR_DFFC:inst4\|lpm_dff_simp:inst1\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X29_Y14_N25 6 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.533 ns; Loc. = LCFF_X29_Y14_N25; Fanout = 6; REG Node = 'TrainSetSimulator:inst5\|SRAM_CTLR_DFFC:inst4\|lpm_dff_simp:inst1\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_simp:inst1|lpm_ff:lpm_ff_component|dffs[0]~feeder TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_simp:inst1|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.233 ns ( 43.71 % ) " "Info: Total cell delay = 0.233 ns ( 43.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.300 ns ( 56.29 % ) " "Info: Total interconnect delay = 0.300 ns ( 56.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.533 ns" { TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_simp:inst8|lpm_ff:lpm_ff_component|dffs[0] TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_simp:inst1|lpm_ff:lpm_ff_component|dffs[0]~feeder TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_simp:inst1|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.533 ns" { TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_simp:inst8|lpm_ff:lpm_ff_component|dffs[0] {} TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_simp:inst1|lpm_ff:lpm_ff_component|dffs[0]~feeder {} TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_simp:inst1|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.300ns 0.000ns } { 0.000ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.660 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0 TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0~clkctrl TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_simp:inst1|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.660 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0 {} TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0~clkctrl {} TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_simp:inst1|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.091ns 1.032ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.349 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl TrainSetSimulator:inst5|SCOMP_TRAIN:inst|IR[4] TrainSetSimulator:inst5|SCOMP_TRAIN:inst|lpm_clshift:SHIFTER|lpm_clshift_fuc:auto_generated|sbit_w[42]~28 TrainSetSimulator:inst5|inst23~0 TrainSetSimulator:inst5|inst23 TrainSetSimulator:inst5|inst23~clkctrl TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_simp:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.349 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 {} TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|IR[4] {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|lpm_clshift:SHIFTER|lpm_clshift_fuc:auto_generated|sbit_w[42]~28 {} TrainSetSimulator:inst5|inst23~0 {} TrainSetSimulator:inst5|inst23 {} TrainSetSimulator:inst5|inst23~clkctrl {} TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_simp:inst8|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.091ns 1.036ns 0.578ns 0.252ns 0.260ns 1.833ns 1.034ns } { 0.000ns 0.000ns 0.787ns 0.398ns 0.150ns 0.393ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.533 ns" { TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_simp:inst8|lpm_ff:lpm_ff_component|dffs[0] TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_simp:inst1|lpm_ff:lpm_ff_component|dffs[0]~feeder TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_simp:inst1|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.533 ns" { TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_simp:inst8|lpm_ff:lpm_ff_component|dffs[0] {} TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_simp:inst1|lpm_ff:lpm_ff_component|dffs[0]~feeder {} TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_simp:inst1|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.300ns 0.000ns } { 0.000ns 0.149ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "Clock Setup: 'TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk0' 1 " "Warning: Can't achieve timing requirement Clock Setup: 'TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk0' along 1 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1 memory TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|altsyncram:MEMORY\|altsyncram_frt3:auto_generated\|ram_block1a0~porta_address_reg10 register TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|AC\[0\] 4.57 ns " "Info: Slack time is 4.57 ns for clock \"TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1\" between source memory \"TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|altsyncram:MEMORY\|altsyncram_frt3:auto_generated\|ram_block1a0~porta_address_reg10\" and destination register \"TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|AC\[0\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "63.05 MHz 15.86 ns " "Info: Fmax is 63.05 MHz (period= 15.86 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "12.263 ns + Largest memory register " "Info: + Largest memory to register requirement is 12.263 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "12.500 ns + " "Info: + Setup relationship between source and destination is 12.500 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 22.642 ns " "Info: + Latch edge is 22.642 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1 25.000 ns -2.358 ns  50 " "Info: Clock period of Destination clock \"TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1\" is 25.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 10.142 ns " "Info: - Launch edge is 10.142 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1 25.000 ns 10.142 ns inverted 50 " "Info: Clock period of Source clock \"TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1\" is 25.000 ns with inverted offset of 10.142 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.064 ns + Largest " "Info: + Largest clock skew is -0.064 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1 destination 2.657 ns + Shortest register " "Info: + Shortest clock path from clock \"TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1\" to destination register is 2.657 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 530 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 530; COMB Node = 'TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.537 ns) 2.657 ns TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|AC\[0\] 3 REG LCFF_X22_Y15_N17 14 " "Info: 3: + IC(1.029 ns) + CELL(0.537 ns) = 2.657 ns; Loc. = LCFF_X22_Y15_N17; Fanout = 14; REG Node = 'TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|AC\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl TrainSetSimulator:inst5|SCOMP_TRAIN:inst|AC[0] } "NODE_NAME" } } { "SCOMP_TRAIN.vhd" "" { Text "SCOMP_TRAIN.vhd" 171 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.21 % ) " "Info: Total cell delay = 0.537 ns ( 20.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.120 ns ( 79.79 % ) " "Info: Total interconnect delay = 2.120 ns ( 79.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.657 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl TrainSetSimulator:inst5|SCOMP_TRAIN:inst|AC[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.657 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 {} TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|AC[0] {} } { 0.000ns 1.091ns 1.029ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1 source 2.721 ns - Longest memory " "Info: - Longest clock path from clock \"TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1\" to source memory is 2.721 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 530 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 530; COMB Node = 'TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.969 ns) + CELL(0.661 ns) 2.721 ns TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|altsyncram:MEMORY\|altsyncram_frt3:auto_generated\|ram_block1a0~porta_address_reg10 3 MEM M4K_X26_Y15 2 " "Info: 3: + IC(0.969 ns) + CELL(0.661 ns) = 2.721 ns; Loc. = M4K_X26_Y15; Fanout = 2; MEM Node = 'TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|altsyncram:MEMORY\|altsyncram_frt3:auto_generated\|ram_block1a0~porta_address_reg10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.630 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl TrainSetSimulator:inst5|SCOMP_TRAIN:inst|altsyncram:MEMORY|altsyncram_frt3:auto_generated|ram_block1a0~porta_address_reg10 } "NODE_NAME" } } { "db/altsyncram_frt3.tdf" "" { Text "db/altsyncram_frt3.tdf" 36 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.661 ns ( 24.29 % ) " "Info: Total cell delay = 0.661 ns ( 24.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.060 ns ( 75.71 % ) " "Info: Total interconnect delay = 2.060 ns ( 75.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.721 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl TrainSetSimulator:inst5|SCOMP_TRAIN:inst|altsyncram:MEMORY|altsyncram_frt3:auto_generated|ram_block1a0~porta_address_reg10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.721 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 {} TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|altsyncram:MEMORY|altsyncram_frt3:auto_generated|ram_block1a0~porta_address_reg10 {} } { 0.000ns 1.091ns 0.969ns } { 0.000ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.657 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl TrainSetSimulator:inst5|SCOMP_TRAIN:inst|AC[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.657 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 {} TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|AC[0] {} } { 0.000ns 1.091ns 1.029ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.721 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl TrainSetSimulator:inst5|SCOMP_TRAIN:inst|altsyncram:MEMORY|altsyncram_frt3:auto_generated|ram_block1a0~porta_address_reg10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.721 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 {} TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|altsyncram:MEMORY|altsyncram_frt3:auto_generated|ram_block1a0~porta_address_reg10 {} } { 0.000ns 1.091ns 0.969ns } { 0.000ns 0.000ns 0.661ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns - " "Info: - Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_frt3.tdf" "" { Text "db/altsyncram_frt3.tdf" 36 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "SCOMP_TRAIN.vhd" "" { Text "SCOMP_TRAIN.vhd" 171 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.657 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl TrainSetSimulator:inst5|SCOMP_TRAIN:inst|AC[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.657 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 {} TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|AC[0] {} } { 0.000ns 1.091ns 1.029ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.721 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl TrainSetSimulator:inst5|SCOMP_TRAIN:inst|altsyncram:MEMORY|altsyncram_frt3:auto_generated|ram_block1a0~porta_address_reg10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.721 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 {} TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|altsyncram:MEMORY|altsyncram_frt3:auto_generated|ram_block1a0~porta_address_reg10 {} } { 0.000ns 1.091ns 0.969ns } { 0.000ns 0.000ns 0.661ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.693 ns - Longest memory register " "Info: - Longest memory to register delay is 7.693 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|altsyncram:MEMORY\|altsyncram_frt3:auto_generated\|ram_block1a0~porta_address_reg10 1 MEM M4K_X26_Y15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X26_Y15; Fanout = 2; MEM Node = 'TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|altsyncram:MEMORY\|altsyncram_frt3:auto_generated\|ram_block1a0~porta_address_reg10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { TrainSetSimulator:inst5|SCOMP_TRAIN:inst|altsyncram:MEMORY|altsyncram_frt3:auto_generated|ram_block1a0~porta_address_reg10 } "NODE_NAME" } } { "db/altsyncram_frt3.tdf" "" { Text "db/altsyncram_frt3.tdf" 36 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.993 ns) 2.993 ns TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|altsyncram:MEMORY\|altsyncram_frt3:auto_generated\|q_a\[0\] 2 MEM M4K_X26_Y15 9 " "Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X26_Y15; Fanout = 9; MEM Node = 'TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|altsyncram:MEMORY\|altsyncram_frt3:auto_generated\|q_a\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.993 ns" { TrainSetSimulator:inst5|SCOMP_TRAIN:inst|altsyncram:MEMORY|altsyncram_frt3:auto_generated|ram_block1a0~porta_address_reg10 TrainSetSimulator:inst5|SCOMP_TRAIN:inst|altsyncram:MEMORY|altsyncram_frt3:auto_generated|q_a[0] } "NODE_NAME" } } { "db/altsyncram_frt3.tdf" "" { Text "db/altsyncram_frt3.tdf" 32 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.713 ns) + CELL(0.275 ns) 3.981 ns TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|Selector27~4 3 COMB LCCOMB_X29_Y15_N8 1 " "Info: 3: + IC(0.713 ns) + CELL(0.275 ns) = 3.981 ns; Loc. = LCCOMB_X29_Y15_N8; Fanout = 1; COMB Node = 'TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|Selector27~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.988 ns" { TrainSetSimulator:inst5|SCOMP_TRAIN:inst|altsyncram:MEMORY|altsyncram_frt3:auto_generated|q_a[0] TrainSetSimulator:inst5|SCOMP_TRAIN:inst|Selector27~4 } "NODE_NAME" } } { "SCOMP_TRAIN.vhd" "" { Text "SCOMP_TRAIN.vhd" 174 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.420 ns) 4.651 ns TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|Selector27~5 4 COMB LCCOMB_X29_Y15_N26 1 " "Info: 4: + IC(0.250 ns) + CELL(0.420 ns) = 4.651 ns; Loc. = LCCOMB_X29_Y15_N26; Fanout = 1; COMB Node = 'TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|Selector27~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.670 ns" { TrainSetSimulator:inst5|SCOMP_TRAIN:inst|Selector27~4 TrainSetSimulator:inst5|SCOMP_TRAIN:inst|Selector27~5 } "NODE_NAME" } } { "SCOMP_TRAIN.vhd" "" { Text "SCOMP_TRAIN.vhd" 174 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.553 ns) + CELL(0.419 ns) 6.623 ns TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|Selector27~8 5 COMB LCCOMB_X23_Y15_N6 1 " "Info: 5: + IC(1.553 ns) + CELL(0.419 ns) = 6.623 ns; Loc. = LCCOMB_X23_Y15_N6; Fanout = 1; COMB Node = 'TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|Selector27~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.972 ns" { TrainSetSimulator:inst5|SCOMP_TRAIN:inst|Selector27~5 TrainSetSimulator:inst5|SCOMP_TRAIN:inst|Selector27~8 } "NODE_NAME" } } { "SCOMP_TRAIN.vhd" "" { Text "SCOMP_TRAIN.vhd" 174 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.439 ns) + CELL(0.150 ns) 7.212 ns TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|Selector27~9 6 COMB LCCOMB_X22_Y15_N22 1 " "Info: 6: + IC(0.439 ns) + CELL(0.150 ns) = 7.212 ns; Loc. = LCCOMB_X22_Y15_N22; Fanout = 1; COMB Node = 'TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|Selector27~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.589 ns" { TrainSetSimulator:inst5|SCOMP_TRAIN:inst|Selector27~8 TrainSetSimulator:inst5|SCOMP_TRAIN:inst|Selector27~9 } "NODE_NAME" } } { "SCOMP_TRAIN.vhd" "" { Text "SCOMP_TRAIN.vhd" 174 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 7.609 ns TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|Selector27~10 7 COMB LCCOMB_X22_Y15_N16 1 " "Info: 7: + IC(0.247 ns) + CELL(0.150 ns) = 7.609 ns; Loc. = LCCOMB_X22_Y15_N16; Fanout = 1; COMB Node = 'TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|Selector27~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { TrainSetSimulator:inst5|SCOMP_TRAIN:inst|Selector27~9 TrainSetSimulator:inst5|SCOMP_TRAIN:inst|Selector27~10 } "NODE_NAME" } } { "SCOMP_TRAIN.vhd" "" { Text "SCOMP_TRAIN.vhd" 174 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.693 ns TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|AC\[0\] 8 REG LCFF_X22_Y15_N17 14 " "Info: 8: + IC(0.000 ns) + CELL(0.084 ns) = 7.693 ns; Loc. = LCFF_X22_Y15_N17; Fanout = 14; REG Node = 'TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|AC\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { TrainSetSimulator:inst5|SCOMP_TRAIN:inst|Selector27~10 TrainSetSimulator:inst5|SCOMP_TRAIN:inst|AC[0] } "NODE_NAME" } } { "SCOMP_TRAIN.vhd" "" { Text "SCOMP_TRAIN.vhd" 171 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.491 ns ( 58.38 % ) " "Info: Total cell delay = 4.491 ns ( 58.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.202 ns ( 41.62 % ) " "Info: Total interconnect delay = 3.202 ns ( 41.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.693 ns" { TrainSetSimulator:inst5|SCOMP_TRAIN:inst|altsyncram:MEMORY|altsyncram_frt3:auto_generated|ram_block1a0~porta_address_reg10 TrainSetSimulator:inst5|SCOMP_TRAIN:inst|altsyncram:MEMORY|altsyncram_frt3:auto_generated|q_a[0] TrainSetSimulator:inst5|SCOMP_TRAIN:inst|Selector27~4 TrainSetSimulator:inst5|SCOMP_TRAIN:inst|Selector27~5 TrainSetSimulator:inst5|SCOMP_TRAIN:inst|Selector27~8 TrainSetSimulator:inst5|SCOMP_TRAIN:inst|Selector27~9 TrainSetSimulator:inst5|SCOMP_TRAIN:inst|Selector27~10 TrainSetSimulator:inst5|SCOMP_TRAIN:inst|AC[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.693 ns" { TrainSetSimulator:inst5|SCOMP_TRAIN:inst|altsyncram:MEMORY|altsyncram_frt3:auto_generated|ram_block1a0~porta_address_reg10 {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|altsyncram:MEMORY|altsyncram_frt3:auto_generated|q_a[0] {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|Selector27~4 {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|Selector27~5 {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|Selector27~8 {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|Selector27~9 {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|Selector27~10 {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|AC[0] {} } { 0.000ns 0.000ns 0.713ns 0.250ns 1.553ns 0.439ns 0.247ns 0.000ns } { 0.000ns 2.993ns 0.275ns 0.420ns 0.419ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.657 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl TrainSetSimulator:inst5|SCOMP_TRAIN:inst|AC[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.657 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 {} TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|AC[0] {} } { 0.000ns 1.091ns 1.029ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.721 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl TrainSetSimulator:inst5|SCOMP_TRAIN:inst|altsyncram:MEMORY|altsyncram_frt3:auto_generated|ram_block1a0~porta_address_reg10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.721 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 {} TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|altsyncram:MEMORY|altsyncram_frt3:auto_generated|ram_block1a0~porta_address_reg10 {} } { 0.000ns 1.091ns 0.969ns } { 0.000ns 0.000ns 0.661ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.693 ns" { TrainSetSimulator:inst5|SCOMP_TRAIN:inst|altsyncram:MEMORY|altsyncram_frt3:auto_generated|ram_block1a0~porta_address_reg10 TrainSetSimulator:inst5|SCOMP_TRAIN:inst|altsyncram:MEMORY|altsyncram_frt3:auto_generated|q_a[0] TrainSetSimulator:inst5|SCOMP_TRAIN:inst|Selector27~4 TrainSetSimulator:inst5|SCOMP_TRAIN:inst|Selector27~5 TrainSetSimulator:inst5|SCOMP_TRAIN:inst|Selector27~8 TrainSetSimulator:inst5|SCOMP_TRAIN:inst|Selector27~9 TrainSetSimulator:inst5|SCOMP_TRAIN:inst|Selector27~10 TrainSetSimulator:inst5|SCOMP_TRAIN:inst|AC[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.693 ns" { TrainSetSimulator:inst5|SCOMP_TRAIN:inst|altsyncram:MEMORY|altsyncram_frt3:auto_generated|ram_block1a0~porta_address_reg10 {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|altsyncram:MEMORY|altsyncram_frt3:auto_generated|q_a[0] {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|Selector27~4 {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|Selector27~5 {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|Selector27~8 {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|Selector27~9 {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|Selector27~10 {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|AC[0] {} } { 0.000ns 0.000ns 0.713ns 0.250ns 1.553ns 0.439ns 0.247ns 0.000ns } { 0.000ns 2.993ns 0.275ns 0.420ns 0.419ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CLK_50 " "Info: No valid register-to-register data paths exist for clock \"CLK_50\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "PB\[2\] " "Info: No valid register-to-register data paths exist for clock \"PB\[2\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk0 register TrainSetSimulator:inst5\|SRAM_CTLR_DFFC:inst4\|lpm_dff_chain:inst2\|lpm_ff:lpm_ff_component\|dffs\[0\] register TrainSetSimulator:inst5\|SRAM_CTLR_DFFC:inst4\|lpm_dff_chain:inst2\|lpm_ff:lpm_ff_component\|dffs\[1\] 529 ps " "Info: Minimum slack time is 529 ps for clock \"TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk0\" between source register \"TrainSetSimulator:inst5\|SRAM_CTLR_DFFC:inst4\|lpm_dff_chain:inst2\|lpm_ff:lpm_ff_component\|dffs\[0\]\" and destination register \"TrainSetSimulator:inst5\|SRAM_CTLR_DFFC:inst4\|lpm_dff_chain:inst2\|lpm_ff:lpm_ff_component\|dffs\[1\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.545 ns + Shortest register register " "Info: + Shortest register to register delay is 0.545 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns TrainSetSimulator:inst5\|SRAM_CTLR_DFFC:inst4\|lpm_dff_chain:inst2\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LCFF_X29_Y14_N27 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y14_N27; Fanout = 3; REG Node = 'TrainSetSimulator:inst5\|SRAM_CTLR_DFFC:inst4\|lpm_dff_chain:inst2\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_chain:inst2|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.312 ns) + CELL(0.149 ns) 0.461 ns TrainSetSimulator:inst5\|SRAM_CTLR_DFFC:inst4\|lpm_dff_chain:inst2\|lpm_ff:lpm_ff_component\|dffs\[1\]~feeder 2 COMB LCCOMB_X29_Y14_N22 1 " "Info: 2: + IC(0.312 ns) + CELL(0.149 ns) = 0.461 ns; Loc. = LCCOMB_X29_Y14_N22; Fanout = 1; COMB Node = 'TrainSetSimulator:inst5\|SRAM_CTLR_DFFC:inst4\|lpm_dff_chain:inst2\|lpm_ff:lpm_ff_component\|dffs\[1\]~feeder'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.461 ns" { TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_chain:inst2|lpm_ff:lpm_ff_component|dffs[0] TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_chain:inst2|lpm_ff:lpm_ff_component|dffs[1]~feeder } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.545 ns TrainSetSimulator:inst5\|SRAM_CTLR_DFFC:inst4\|lpm_dff_chain:inst2\|lpm_ff:lpm_ff_component\|dffs\[1\] 3 REG LCFF_X29_Y14_N23 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.545 ns; Loc. = LCFF_X29_Y14_N23; Fanout = 2; REG Node = 'TrainSetSimulator:inst5\|SRAM_CTLR_DFFC:inst4\|lpm_dff_chain:inst2\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_chain:inst2|lpm_ff:lpm_ff_component|dffs[1]~feeder TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_chain:inst2|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.233 ns ( 42.75 % ) " "Info: Total cell delay = 0.233 ns ( 42.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.312 ns ( 57.25 % ) " "Info: Total interconnect delay = 0.312 ns ( 57.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.545 ns" { TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_chain:inst2|lpm_ff:lpm_ff_component|dffs[0] TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_chain:inst2|lpm_ff:lpm_ff_component|dffs[1]~feeder TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_chain:inst2|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.545 ns" { TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_chain:inst2|lpm_ff:lpm_ff_component|dffs[0] {} TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_chain:inst2|lpm_ff:lpm_ff_component|dffs[1]~feeder {} TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_chain:inst2|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.312ns 0.000ns } { 0.000ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.358 ns " "Info: + Latch edge is -2.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk0 6.666 ns -2.358 ns  50 " "Info: Clock period of Destination clock \"TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk0\" is 6.666 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.358 ns " "Info: - Launch edge is -2.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk0 6.666 ns -2.358 ns  50 " "Info: Clock period of Source clock \"TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk0\" is 6.666 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk0 destination 2.660 ns + Longest register " "Info: + Longest clock path from clock \"TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk0\" to destination register is 2.660 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 7 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 7; COMB Node = 'TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0 TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.032 ns) + CELL(0.537 ns) 2.660 ns TrainSetSimulator:inst5\|SRAM_CTLR_DFFC:inst4\|lpm_dff_chain:inst2\|lpm_ff:lpm_ff_component\|dffs\[1\] 3 REG LCFF_X29_Y14_N23 2 " "Info: 3: + IC(1.032 ns) + CELL(0.537 ns) = 2.660 ns; Loc. = LCFF_X29_Y14_N23; Fanout = 2; REG Node = 'TrainSetSimulator:inst5\|SRAM_CTLR_DFFC:inst4\|lpm_dff_chain:inst2\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0~clkctrl TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_chain:inst2|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.19 % ) " "Info: Total cell delay = 0.537 ns ( 20.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.123 ns ( 79.81 % ) " "Info: Total interconnect delay = 2.123 ns ( 79.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.660 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0 TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0~clkctrl TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_chain:inst2|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.660 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0 {} TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0~clkctrl {} TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_chain:inst2|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 1.091ns 1.032ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk0 source 2.660 ns - Shortest register " "Info: - Shortest clock path from clock \"TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk0\" to source register is 2.660 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 7 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 7; COMB Node = 'TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0 TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.032 ns) + CELL(0.537 ns) 2.660 ns TrainSetSimulator:inst5\|SRAM_CTLR_DFFC:inst4\|lpm_dff_chain:inst2\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X29_Y14_N27 3 " "Info: 3: + IC(1.032 ns) + CELL(0.537 ns) = 2.660 ns; Loc. = LCFF_X29_Y14_N27; Fanout = 3; REG Node = 'TrainSetSimulator:inst5\|SRAM_CTLR_DFFC:inst4\|lpm_dff_chain:inst2\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0~clkctrl TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_chain:inst2|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.19 % ) " "Info: Total cell delay = 0.537 ns ( 20.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.123 ns ( 79.81 % ) " "Info: Total interconnect delay = 2.123 ns ( 79.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.660 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0 TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0~clkctrl TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_chain:inst2|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.660 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0 {} TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0~clkctrl {} TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_chain:inst2|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.091ns 1.032ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.660 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0 TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0~clkctrl TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_chain:inst2|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.660 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0 {} TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0~clkctrl {} TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_chain:inst2|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 1.091ns 1.032ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.660 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0 TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0~clkctrl TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_chain:inst2|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.660 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0 {} TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0~clkctrl {} TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_chain:inst2|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.091ns 1.032ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.660 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0 TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0~clkctrl TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_chain:inst2|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.660 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0 {} TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0~clkctrl {} TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_chain:inst2|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 1.091ns 1.032ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.660 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0 TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0~clkctrl TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_chain:inst2|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.660 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0 {} TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0~clkctrl {} TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_chain:inst2|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.091ns 1.032ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.545 ns" { TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_chain:inst2|lpm_ff:lpm_ff_component|dffs[0] TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_chain:inst2|lpm_ff:lpm_ff_component|dffs[1]~feeder TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_chain:inst2|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.545 ns" { TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_chain:inst2|lpm_ff:lpm_ff_component|dffs[0] {} TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_chain:inst2|lpm_ff:lpm_ff_component|dffs[1]~feeder {} TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_chain:inst2|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.312ns 0.000ns } { 0.000ns 0.149ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.660 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0 TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0~clkctrl TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_chain:inst2|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.660 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0 {} TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0~clkctrl {} TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_chain:inst2|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 1.091ns 1.032ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.660 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0 TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0~clkctrl TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_chain:inst2|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.660 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0 {} TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0~clkctrl {} TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_chain:inst2|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.091ns 1.032ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1 register TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|IO_DATA_O\[9\] register TrainSetSimulator:inst5\|QUAD_HEX:inst18\|HEX_DISP:inst21\|latched_hex\[1\] -5.35 ns " "Info: Minimum slack time is -5.35 ns for clock \"TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1\" between source register \"TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|IO_DATA_O\[9\]\" and destination register \"TrainSetSimulator:inst5\|QUAD_HEX:inst18\|HEX_DISP:inst21\|latched_hex\[1\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.164 ns + Shortest register register " "Info: + Shortest register to register delay is 1.164 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|IO_DATA_O\[9\] 1 REG LCFF_X23_Y13_N19 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y13_N19; Fanout = 4; REG Node = 'TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|IO_DATA_O\[9\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { TrainSetSimulator:inst5|SCOMP_TRAIN:inst|IO_DATA_O[9] } "NODE_NAME" } } { "SCOMP_TRAIN.vhd" "" { Text "SCOMP_TRAIN.vhd" 171 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.931 ns) + CELL(0.149 ns) 1.080 ns TrainSetSimulator:inst5\|QUAD_HEX:inst18\|HEX_DISP:inst21\|latched_hex\[1\]~feeder 2 COMB LCCOMB_X18_Y13_N24 1 " "Info: 2: + IC(0.931 ns) + CELL(0.149 ns) = 1.080 ns; Loc. = LCCOMB_X18_Y13_N24; Fanout = 1; COMB Node = 'TrainSetSimulator:inst5\|QUAD_HEX:inst18\|HEX_DISP:inst21\|latched_hex\[1\]~feeder'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.080 ns" { TrainSetSimulator:inst5|SCOMP_TRAIN:inst|IO_DATA_O[9] TrainSetSimulator:inst5|QUAD_HEX:inst18|HEX_DISP:inst21|latched_hex[1]~feeder } "NODE_NAME" } } { "HEX_DISP.vhd" "" { Text "HEX_DISP.vhd" 27 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.164 ns TrainSetSimulator:inst5\|QUAD_HEX:inst18\|HEX_DISP:inst21\|latched_hex\[1\] 3 REG LCFF_X18_Y13_N25 7 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 1.164 ns; Loc. = LCFF_X18_Y13_N25; Fanout = 7; REG Node = 'TrainSetSimulator:inst5\|QUAD_HEX:inst18\|HEX_DISP:inst21\|latched_hex\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { TrainSetSimulator:inst5|QUAD_HEX:inst18|HEX_DISP:inst21|latched_hex[1]~feeder TrainSetSimulator:inst5|QUAD_HEX:inst18|HEX_DISP:inst21|latched_hex[1] } "NODE_NAME" } } { "HEX_DISP.vhd" "" { Text "HEX_DISP.vhd" 27 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.233 ns ( 20.02 % ) " "Info: Total cell delay = 0.233 ns ( 20.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.931 ns ( 79.98 % ) " "Info: Total interconnect delay = 0.931 ns ( 79.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.164 ns" { TrainSetSimulator:inst5|SCOMP_TRAIN:inst|IO_DATA_O[9] TrainSetSimulator:inst5|QUAD_HEX:inst18|HEX_DISP:inst21|latched_hex[1]~feeder TrainSetSimulator:inst5|QUAD_HEX:inst18|HEX_DISP:inst21|latched_hex[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.164 ns" { TrainSetSimulator:inst5|SCOMP_TRAIN:inst|IO_DATA_O[9] {} TrainSetSimulator:inst5|QUAD_HEX:inst18|HEX_DISP:inst21|latched_hex[1]~feeder {} TrainSetSimulator:inst5|QUAD_HEX:inst18|HEX_DISP:inst21|latched_hex[1] {} } { 0.000ns 0.931ns 0.000ns } { 0.000ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "6.514 ns - Smallest register register " "Info: - Smallest register to register requirement is 6.514 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.358 ns " "Info: + Latch edge is -2.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1 25.000 ns -2.358 ns  50 " "Info: Clock period of Destination clock \"TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1\" is 25.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.358 ns " "Info: - Launch edge is -2.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1 25.000 ns -2.358 ns  50 " "Info: Clock period of Source clock \"TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1\" is 25.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.498 ns + Smallest " "Info: + Smallest clock skew is 6.498 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1 destination 9.147 ns + Longest register " "Info: + Longest clock path from clock \"TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1\" to destination register is 9.147 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 530 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 530; COMB Node = 'TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.039 ns) + CELL(0.787 ns) 2.917 ns TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|STATE.EX_IN2 3 REG LCFF_X28_Y16_N25 12 " "Info: 3: + IC(1.039 ns) + CELL(0.787 ns) = 2.917 ns; Loc. = LCFF_X28_Y16_N25; Fanout = 12; REG Node = 'TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|STATE.EX_IN2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.826 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl TrainSetSimulator:inst5|SCOMP_TRAIN:inst|STATE.EX_IN2 } "NODE_NAME" } } { "SCOMP_TRAIN.vhd" "" { Text "SCOMP_TRAIN.vhd" 42 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.326 ns) + CELL(0.242 ns) 3.485 ns TrainSetSimulator:inst5\|lpm_decode_io:inst17\|lpm_decode:lpm_decode_component\|decode_duf:auto_generated\|w_anode3w\[2\]~0 4 COMB LCCOMB_X28_Y16_N16 1 " "Info: 4: + IC(0.326 ns) + CELL(0.242 ns) = 3.485 ns; Loc. = LCCOMB_X28_Y16_N16; Fanout = 1; COMB Node = 'TrainSetSimulator:inst5\|lpm_decode_io:inst17\|lpm_decode:lpm_decode_component\|decode_duf:auto_generated\|w_anode3w\[2\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.568 ns" { TrainSetSimulator:inst5|SCOMP_TRAIN:inst|STATE.EX_IN2 TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode3w[2]~0 } "NODE_NAME" } } { "db/decode_duf.tdf" "" { Text "db/decode_duf.tdf" 262 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.457 ns) + CELL(0.438 ns) 4.380 ns TrainSetSimulator:inst5\|lpm_decode_io:inst17\|lpm_decode:lpm_decode_component\|decode_duf:auto_generated\|w_anode18w\[3\]~0 5 COMB LCCOMB_X28_Y15_N4 5 " "Info: 5: + IC(0.457 ns) + CELL(0.438 ns) = 4.380 ns; Loc. = LCCOMB_X28_Y15_N4; Fanout = 5; COMB Node = 'TrainSetSimulator:inst5\|lpm_decode_io:inst17\|lpm_decode:lpm_decode_component\|decode_duf:auto_generated\|w_anode18w\[3\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.895 ns" { TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode3w[2]~0 TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode18w[3]~0 } "NODE_NAME" } } { "db/decode_duf.tdf" "" { Text "db/decode_duf.tdf" 129 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.278 ns) + CELL(0.275 ns) 4.933 ns TrainSetSimulator:inst5\|inst42~0 6 COMB LCCOMB_X28_Y15_N2 4 " "Info: 6: + IC(0.278 ns) + CELL(0.275 ns) = 4.933 ns; Loc. = LCCOMB_X28_Y15_N2; Fanout = 4; COMB Node = 'TrainSetSimulator:inst5\|inst42~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.553 ns" { TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode18w[3]~0 TrainSetSimulator:inst5|inst42~0 } "NODE_NAME" } } { "TrainSetSimulator.bdf" "" { Schematic "TrainSetSimulator.bdf" { { 1128 240 304 1176 "inst42~0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.385 ns) 5.585 ns TrainSetSimulator:inst5\|inst24 7 COMB LCCOMB_X28_Y15_N18 1 " "Info: 7: + IC(0.267 ns) + CELL(0.385 ns) = 5.585 ns; Loc. = LCCOMB_X28_Y15_N18; Fanout = 1; COMB Node = 'TrainSetSimulator:inst5\|inst24'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.652 ns" { TrainSetSimulator:inst5|inst42~0 TrainSetSimulator:inst5|inst24 } "NODE_NAME" } } { "TrainSetSimulator.bdf" "" { Schematic "TrainSetSimulator.bdf" { { 936 240 304 984 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.009 ns) + CELL(0.000 ns) 7.594 ns TrainSetSimulator:inst5\|inst24~clkctrl 8 COMB CLKCTRL_G1 16 " "Info: 8: + IC(2.009 ns) + CELL(0.000 ns) = 7.594 ns; Loc. = CLKCTRL_G1; Fanout = 16; COMB Node = 'TrainSetSimulator:inst5\|inst24~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.009 ns" { TrainSetSimulator:inst5|inst24 TrainSetSimulator:inst5|inst24~clkctrl } "NODE_NAME" } } { "TrainSetSimulator.bdf" "" { Schematic "TrainSetSimulator.bdf" { { 936 240 304 984 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.016 ns) + CELL(0.537 ns) 9.147 ns TrainSetSimulator:inst5\|QUAD_HEX:inst18\|HEX_DISP:inst21\|latched_hex\[1\] 9 REG LCFF_X18_Y13_N25 7 " "Info: 9: + IC(1.016 ns) + CELL(0.537 ns) = 9.147 ns; Loc. = LCFF_X18_Y13_N25; Fanout = 7; REG Node = 'TrainSetSimulator:inst5\|QUAD_HEX:inst18\|HEX_DISP:inst21\|latched_hex\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.553 ns" { TrainSetSimulator:inst5|inst24~clkctrl TrainSetSimulator:inst5|QUAD_HEX:inst18|HEX_DISP:inst21|latched_hex[1] } "NODE_NAME" } } { "HEX_DISP.vhd" "" { Text "HEX_DISP.vhd" 27 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.664 ns ( 29.12 % ) " "Info: Total cell delay = 2.664 ns ( 29.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.483 ns ( 70.88 % ) " "Info: Total interconnect delay = 6.483 ns ( 70.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.147 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl TrainSetSimulator:inst5|SCOMP_TRAIN:inst|STATE.EX_IN2 TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode3w[2]~0 TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode18w[3]~0 TrainSetSimulator:inst5|inst42~0 TrainSetSimulator:inst5|inst24 TrainSetSimulator:inst5|inst24~clkctrl TrainSetSimulator:inst5|QUAD_HEX:inst18|HEX_DISP:inst21|latched_hex[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.147 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 {} TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|STATE.EX_IN2 {} TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode3w[2]~0 {} TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode18w[3]~0 {} TrainSetSimulator:inst5|inst42~0 {} TrainSetSimulator:inst5|inst24 {} TrainSetSimulator:inst5|inst24~clkctrl {} TrainSetSimulator:inst5|QUAD_HEX:inst18|HEX_DISP:inst21|latched_hex[1] {} } { 0.000ns 1.091ns 1.039ns 0.326ns 0.457ns 0.278ns 0.267ns 2.009ns 1.016ns } { 0.000ns 0.000ns 0.787ns 0.242ns 0.438ns 0.275ns 0.385ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1 source 2.649 ns - Shortest register " "Info: - Shortest clock path from clock \"TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1\" to source register is 2.649 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 530 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 530; COMB Node = 'TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.021 ns) + CELL(0.537 ns) 2.649 ns TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|IO_DATA_O\[9\] 3 REG LCFF_X23_Y13_N19 4 " "Info: 3: + IC(1.021 ns) + CELL(0.537 ns) = 2.649 ns; Loc. = LCFF_X23_Y13_N19; Fanout = 4; REG Node = 'TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|IO_DATA_O\[9\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.558 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl TrainSetSimulator:inst5|SCOMP_TRAIN:inst|IO_DATA_O[9] } "NODE_NAME" } } { "SCOMP_TRAIN.vhd" "" { Text "SCOMP_TRAIN.vhd" 171 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.27 % ) " "Info: Total cell delay = 0.537 ns ( 20.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.112 ns ( 79.73 % ) " "Info: Total interconnect delay = 2.112 ns ( 79.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.649 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl TrainSetSimulator:inst5|SCOMP_TRAIN:inst|IO_DATA_O[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.649 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 {} TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|IO_DATA_O[9] {} } { 0.000ns 1.091ns 1.021ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.147 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl TrainSetSimulator:inst5|SCOMP_TRAIN:inst|STATE.EX_IN2 TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode3w[2]~0 TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode18w[3]~0 TrainSetSimulator:inst5|inst42~0 TrainSetSimulator:inst5|inst24 TrainSetSimulator:inst5|inst24~clkctrl TrainSetSimulator:inst5|QUAD_HEX:inst18|HEX_DISP:inst21|latched_hex[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.147 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 {} TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|STATE.EX_IN2 {} TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode3w[2]~0 {} TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode18w[3]~0 {} TrainSetSimulator:inst5|inst42~0 {} TrainSetSimulator:inst5|inst24 {} TrainSetSimulator:inst5|inst24~clkctrl {} TrainSetSimulator:inst5|QUAD_HEX:inst18|HEX_DISP:inst21|latched_hex[1] {} } { 0.000ns 1.091ns 1.039ns 0.326ns 0.457ns 0.278ns 0.267ns 2.009ns 1.016ns } { 0.000ns 0.000ns 0.787ns 0.242ns 0.438ns 0.275ns 0.385ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.649 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl TrainSetSimulator:inst5|SCOMP_TRAIN:inst|IO_DATA_O[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.649 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 {} TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|IO_DATA_O[9] {} } { 0.000ns 1.091ns 1.021ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "SCOMP_TRAIN.vhd" "" { Text "SCOMP_TRAIN.vhd" 171 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "HEX_DISP.vhd" "" { Text "HEX_DISP.vhd" 27 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.147 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl TrainSetSimulator:inst5|SCOMP_TRAIN:inst|STATE.EX_IN2 TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode3w[2]~0 TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode18w[3]~0 TrainSetSimulator:inst5|inst42~0 TrainSetSimulator:inst5|inst24 TrainSetSimulator:inst5|inst24~clkctrl TrainSetSimulator:inst5|QUAD_HEX:inst18|HEX_DISP:inst21|latched_hex[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.147 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 {} TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|STATE.EX_IN2 {} TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode3w[2]~0 {} TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode18w[3]~0 {} TrainSetSimulator:inst5|inst42~0 {} TrainSetSimulator:inst5|inst24 {} TrainSetSimulator:inst5|inst24~clkctrl {} TrainSetSimulator:inst5|QUAD_HEX:inst18|HEX_DISP:inst21|latched_hex[1] {} } { 0.000ns 1.091ns 1.039ns 0.326ns 0.457ns 0.278ns 0.267ns 2.009ns 1.016ns } { 0.000ns 0.000ns 0.787ns 0.242ns 0.438ns 0.275ns 0.385ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.649 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl TrainSetSimulator:inst5|SCOMP_TRAIN:inst|IO_DATA_O[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.649 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 {} TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|IO_DATA_O[9] {} } { 0.000ns 1.091ns 1.021ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.164 ns" { TrainSetSimulator:inst5|SCOMP_TRAIN:inst|IO_DATA_O[9] TrainSetSimulator:inst5|QUAD_HEX:inst18|HEX_DISP:inst21|latched_hex[1]~feeder TrainSetSimulator:inst5|QUAD_HEX:inst18|HEX_DISP:inst21|latched_hex[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.164 ns" { TrainSetSimulator:inst5|SCOMP_TRAIN:inst|IO_DATA_O[9] {} TrainSetSimulator:inst5|QUAD_HEX:inst18|HEX_DISP:inst21|latched_hex[1]~feeder {} TrainSetSimulator:inst5|QUAD_HEX:inst18|HEX_DISP:inst21|latched_hex[1] {} } { 0.000ns 0.931ns 0.000ns } { 0.000ns 0.149ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.147 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl TrainSetSimulator:inst5|SCOMP_TRAIN:inst|STATE.EX_IN2 TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode3w[2]~0 TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode18w[3]~0 TrainSetSimulator:inst5|inst42~0 TrainSetSimulator:inst5|inst24 TrainSetSimulator:inst5|inst24~clkctrl TrainSetSimulator:inst5|QUAD_HEX:inst18|HEX_DISP:inst21|latched_hex[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.147 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 {} TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|STATE.EX_IN2 {} TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode3w[2]~0 {} TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode18w[3]~0 {} TrainSetSimulator:inst5|inst42~0 {} TrainSetSimulator:inst5|inst24 {} TrainSetSimulator:inst5|inst24~clkctrl {} TrainSetSimulator:inst5|QUAD_HEX:inst18|HEX_DISP:inst21|latched_hex[1] {} } { 0.000ns 1.091ns 1.039ns 0.326ns 0.457ns 0.278ns 0.267ns 2.009ns 1.016ns } { 0.000ns 0.000ns 0.787ns 0.242ns 0.438ns 0.275ns 0.385ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.649 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl TrainSetSimulator:inst5|SCOMP_TRAIN:inst|IO_DATA_O[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.649 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 {} TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|IO_DATA_O[9] {} } { 0.000ns 1.091ns 1.021ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_MINIMUM_REQUIREMENTS_NOT_MET" "TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1 134 " "Warning: Can't achieve minimum setup and hold requirement TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1 along 134 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve minimum setup and hold requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|AC\[1\] PB\[1\] CLK_50 10.521 ns register " "Info: tsu for register \"TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|AC\[1\]\" (data pin = \"PB\[1\]\", clock pin = \"CLK_50\") is 10.521 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.856 ns + Longest pin register " "Info: + Longest pin to register delay is 10.856 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns PB\[1\] 1 PIN PIN_N23 12 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 12; PIN Node = 'PB\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PB[1] } "NODE_NAME" } } { "TrainTop.bdf" "" { Schematic "C:/Users/Caitlyn/Documents/train/TrainTop.bdf" { { 168 656 824 184 "PB\[2..1\]" "" } { 24 576 656 40 "PB\[1\]" "" } { 40 576 656 56 "PB\[2\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.707 ns) + CELL(0.150 ns) 6.699 ns TrainSetSimulator:inst5\|inst10 2 COMB LCCOMB_X30_Y16_N26 19 " "Info: 2: + IC(5.707 ns) + CELL(0.150 ns) = 6.699 ns; Loc. = LCCOMB_X30_Y16_N26; Fanout = 19; COMB Node = 'TrainSetSimulator:inst5\|inst10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.857 ns" { PB[1] TrainSetSimulator:inst5|inst10 } "NODE_NAME" } } { "TrainSetSimulator.bdf" "" { Schematic "TrainSetSimulator.bdf" { { 136 368 432 184 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.001 ns) + CELL(0.275 ns) 7.975 ns TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|AC\[15\]~11 3 COMB LCCOMB_X28_Y17_N2 1 " "Info: 3: + IC(1.001 ns) + CELL(0.275 ns) = 7.975 ns; Loc. = LCCOMB_X28_Y17_N2; Fanout = 1; COMB Node = 'TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|AC\[15\]~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.276 ns" { TrainSetSimulator:inst5|inst10 TrainSetSimulator:inst5|SCOMP_TRAIN:inst|AC[15]~11 } "NODE_NAME" } } { "SCOMP_TRAIN.vhd" "" { Text "SCOMP_TRAIN.vhd" 171 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.725 ns) + CELL(0.275 ns) 8.975 ns TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|AC\[2\]~12 4 COMB LCCOMB_X28_Y16_N4 16 " "Info: 4: + IC(0.725 ns) + CELL(0.275 ns) = 8.975 ns; Loc. = LCCOMB_X28_Y16_N4; Fanout = 16; COMB Node = 'TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|AC\[2\]~12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { TrainSetSimulator:inst5|SCOMP_TRAIN:inst|AC[15]~11 TrainSetSimulator:inst5|SCOMP_TRAIN:inst|AC[2]~12 } "NODE_NAME" } } { "SCOMP_TRAIN.vhd" "" { Text "SCOMP_TRAIN.vhd" 171 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.221 ns) + CELL(0.660 ns) 10.856 ns TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|AC\[1\] 5 REG LCFF_X22_Y15_N21 15 " "Info: 5: + IC(1.221 ns) + CELL(0.660 ns) = 10.856 ns; Loc. = LCFF_X22_Y15_N21; Fanout = 15; REG Node = 'TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|AC\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.881 ns" { TrainSetSimulator:inst5|SCOMP_TRAIN:inst|AC[2]~12 TrainSetSimulator:inst5|SCOMP_TRAIN:inst|AC[1] } "NODE_NAME" } } { "SCOMP_TRAIN.vhd" "" { Text "SCOMP_TRAIN.vhd" 171 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.202 ns ( 20.28 % ) " "Info: Total cell delay = 2.202 ns ( 20.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.654 ns ( 79.72 % ) " "Info: Total interconnect delay = 8.654 ns ( 79.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.856 ns" { PB[1] TrainSetSimulator:inst5|inst10 TrainSetSimulator:inst5|SCOMP_TRAIN:inst|AC[15]~11 TrainSetSimulator:inst5|SCOMP_TRAIN:inst|AC[2]~12 TrainSetSimulator:inst5|SCOMP_TRAIN:inst|AC[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.856 ns" { PB[1] {} PB[1]~combout {} TrainSetSimulator:inst5|inst10 {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|AC[15]~11 {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|AC[2]~12 {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|AC[1] {} } { 0.000ns 0.000ns 5.707ns 1.001ns 0.725ns 1.221ns } { 0.000ns 0.842ns 0.150ns 0.275ns 0.275ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "SCOMP_TRAIN.vhd" "" { Text "SCOMP_TRAIN.vhd" 171 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_PLL_OFFSET" "CLK_50 TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1 -2.358 ns - " "Info: - Offset between input clock \"CLK_50\" and output clock \"TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1\" is -2.358 ns" {  } { { "TrainTop.bdf" "" { Schematic "C:/Users/Caitlyn/Documents/train/TrainTop.bdf" { { 152 656 824 168 "CLK_50" "" } { 8 576 656 24 "clk_50" "" } } } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 0 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1 destination 2.657 ns - Shortest register " "Info: - Shortest clock path from clock \"TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1\" to destination register is 2.657 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 530 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 530; COMB Node = 'TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.537 ns) 2.657 ns TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|AC\[1\] 3 REG LCFF_X22_Y15_N21 15 " "Info: 3: + IC(1.029 ns) + CELL(0.537 ns) = 2.657 ns; Loc. = LCFF_X22_Y15_N21; Fanout = 15; REG Node = 'TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|AC\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl TrainSetSimulator:inst5|SCOMP_TRAIN:inst|AC[1] } "NODE_NAME" } } { "SCOMP_TRAIN.vhd" "" { Text "SCOMP_TRAIN.vhd" 171 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.21 % ) " "Info: Total cell delay = 0.537 ns ( 20.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.120 ns ( 79.79 % ) " "Info: Total interconnect delay = 2.120 ns ( 79.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.657 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl TrainSetSimulator:inst5|SCOMP_TRAIN:inst|AC[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.657 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 {} TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|AC[1] {} } { 0.000ns 1.091ns 1.029ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.856 ns" { PB[1] TrainSetSimulator:inst5|inst10 TrainSetSimulator:inst5|SCOMP_TRAIN:inst|AC[15]~11 TrainSetSimulator:inst5|SCOMP_TRAIN:inst|AC[2]~12 TrainSetSimulator:inst5|SCOMP_TRAIN:inst|AC[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.856 ns" { PB[1] {} PB[1]~combout {} TrainSetSimulator:inst5|inst10 {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|AC[15]~11 {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|AC[2]~12 {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|AC[1] {} } { 0.000ns 0.000ns 5.707ns 1.001ns 0.725ns 1.221ns } { 0.000ns 0.842ns 0.150ns 0.275ns 0.275ns 0.660ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.657 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl TrainSetSimulator:inst5|SCOMP_TRAIN:inst|AC[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.657 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 {} TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|AC[1] {} } { 0.000ns 1.091ns 1.029ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK_50 sseg_ctrl\[28\] TrainSetSimulator:inst5\|QUAD_HEX:inst19\|HEX_DISP:inst15\|latched_hex\[3\] 13.783 ns register " "Info: tco from clock \"CLK_50\" to destination pin \"sseg_ctrl\[28\]\" through register \"TrainSetSimulator:inst5\|QUAD_HEX:inst19\|HEX_DISP:inst15\|latched_hex\[3\]\" is 13.783 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "CLK_50 TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1 -2.358 ns + " "Info: + Offset between input clock \"CLK_50\" and output clock \"TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1\" is -2.358 ns" {  } { { "TrainTop.bdf" "" { Schematic "C:/Users/Caitlyn/Documents/train/TrainTop.bdf" { { 152 656 824 168 "CLK_50" "" } { 8 576 656 24 "clk_50" "" } } } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 0 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1 source 9.501 ns + Longest register " "Info: + Longest clock path from clock \"TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1\" to source register is 9.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 530 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 530; COMB Node = 'TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.039 ns) + CELL(0.787 ns) 2.917 ns TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|STATE.EX_IN2 3 REG LCFF_X28_Y16_N25 12 " "Info: 3: + IC(1.039 ns) + CELL(0.787 ns) = 2.917 ns; Loc. = LCFF_X28_Y16_N25; Fanout = 12; REG Node = 'TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|STATE.EX_IN2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.826 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl TrainSetSimulator:inst5|SCOMP_TRAIN:inst|STATE.EX_IN2 } "NODE_NAME" } } { "SCOMP_TRAIN.vhd" "" { Text "SCOMP_TRAIN.vhd" 42 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.326 ns) + CELL(0.242 ns) 3.485 ns TrainSetSimulator:inst5\|lpm_decode_io:inst17\|lpm_decode:lpm_decode_component\|decode_duf:auto_generated\|w_anode3w\[2\]~0 4 COMB LCCOMB_X28_Y16_N16 1 " "Info: 4: + IC(0.326 ns) + CELL(0.242 ns) = 3.485 ns; Loc. = LCCOMB_X28_Y16_N16; Fanout = 1; COMB Node = 'TrainSetSimulator:inst5\|lpm_decode_io:inst17\|lpm_decode:lpm_decode_component\|decode_duf:auto_generated\|w_anode3w\[2\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.568 ns" { TrainSetSimulator:inst5|SCOMP_TRAIN:inst|STATE.EX_IN2 TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode3w[2]~0 } "NODE_NAME" } } { "db/decode_duf.tdf" "" { Text "db/decode_duf.tdf" 262 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.457 ns) + CELL(0.438 ns) 4.380 ns TrainSetSimulator:inst5\|lpm_decode_io:inst17\|lpm_decode:lpm_decode_component\|decode_duf:auto_generated\|w_anode18w\[3\]~0 5 COMB LCCOMB_X28_Y15_N4 5 " "Info: 5: + IC(0.457 ns) + CELL(0.438 ns) = 4.380 ns; Loc. = LCCOMB_X28_Y15_N4; Fanout = 5; COMB Node = 'TrainSetSimulator:inst5\|lpm_decode_io:inst17\|lpm_decode:lpm_decode_component\|decode_duf:auto_generated\|w_anode18w\[3\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.895 ns" { TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode3w[2]~0 TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode18w[3]~0 } "NODE_NAME" } } { "db/decode_duf.tdf" "" { Text "db/decode_duf.tdf" 129 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.278 ns) + CELL(0.275 ns) 4.933 ns TrainSetSimulator:inst5\|inst42~0 6 COMB LCCOMB_X28_Y15_N2 4 " "Info: 6: + IC(0.278 ns) + CELL(0.275 ns) = 4.933 ns; Loc. = LCCOMB_X28_Y15_N2; Fanout = 4; COMB Node = 'TrainSetSimulator:inst5\|inst42~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.553 ns" { TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode18w[3]~0 TrainSetSimulator:inst5|inst42~0 } "NODE_NAME" } } { "TrainSetSimulator.bdf" "" { Schematic "TrainSetSimulator.bdf" { { 1128 240 304 1176 "inst42~0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.683 ns) + CELL(0.275 ns) 5.891 ns TrainSetSimulator:inst5\|inst25 7 COMB LCCOMB_X29_Y15_N24 1 " "Info: 7: + IC(0.683 ns) + CELL(0.275 ns) = 5.891 ns; Loc. = LCCOMB_X29_Y15_N24; Fanout = 1; COMB Node = 'TrainSetSimulator:inst5\|inst25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.958 ns" { TrainSetSimulator:inst5|inst42~0 TrainSetSimulator:inst5|inst25 } "NODE_NAME" } } { "TrainSetSimulator.bdf" "" { Schematic "TrainSetSimulator.bdf" { { 984 240 304 1032 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.039 ns) + CELL(0.000 ns) 7.930 ns TrainSetSimulator:inst5\|inst25~clkctrl 8 COMB CLKCTRL_G14 16 " "Info: 8: + IC(2.039 ns) + CELL(0.000 ns) = 7.930 ns; Loc. = CLKCTRL_G14; Fanout = 16; COMB Node = 'TrainSetSimulator:inst5\|inst25~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.039 ns" { TrainSetSimulator:inst5|inst25 TrainSetSimulator:inst5|inst25~clkctrl } "NODE_NAME" } } { "TrainSetSimulator.bdf" "" { Schematic "TrainSetSimulator.bdf" { { 984 240 304 1032 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.034 ns) + CELL(0.537 ns) 9.501 ns TrainSetSimulator:inst5\|QUAD_HEX:inst19\|HEX_DISP:inst15\|latched_hex\[3\] 9 REG LCFF_X32_Y4_N11 7 " "Info: 9: + IC(1.034 ns) + CELL(0.537 ns) = 9.501 ns; Loc. = LCFF_X32_Y4_N11; Fanout = 7; REG Node = 'TrainSetSimulator:inst5\|QUAD_HEX:inst19\|HEX_DISP:inst15\|latched_hex\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.571 ns" { TrainSetSimulator:inst5|inst25~clkctrl TrainSetSimulator:inst5|QUAD_HEX:inst19|HEX_DISP:inst15|latched_hex[3] } "NODE_NAME" } } { "HEX_DISP.vhd" "" { Text "HEX_DISP.vhd" 27 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.554 ns ( 26.88 % ) " "Info: Total cell delay = 2.554 ns ( 26.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.947 ns ( 73.12 % ) " "Info: Total interconnect delay = 6.947 ns ( 73.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.501 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl TrainSetSimulator:inst5|SCOMP_TRAIN:inst|STATE.EX_IN2 TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode3w[2]~0 TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode18w[3]~0 TrainSetSimulator:inst5|inst42~0 TrainSetSimulator:inst5|inst25 TrainSetSimulator:inst5|inst25~clkctrl TrainSetSimulator:inst5|QUAD_HEX:inst19|HEX_DISP:inst15|latched_hex[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.501 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 {} TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|STATE.EX_IN2 {} TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode3w[2]~0 {} TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode18w[3]~0 {} TrainSetSimulator:inst5|inst42~0 {} TrainSetSimulator:inst5|inst25 {} TrainSetSimulator:inst5|inst25~clkctrl {} TrainSetSimulator:inst5|QUAD_HEX:inst19|HEX_DISP:inst15|latched_hex[3] {} } { 0.000ns 1.091ns 1.039ns 0.326ns 0.457ns 0.278ns 0.683ns 2.039ns 1.034ns } { 0.000ns 0.000ns 0.787ns 0.242ns 0.438ns 0.275ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "HEX_DISP.vhd" "" { Text "HEX_DISP.vhd" 27 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.390 ns + Longest register pin " "Info: + Longest register to pin delay is 6.390 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns TrainSetSimulator:inst5\|QUAD_HEX:inst19\|HEX_DISP:inst15\|latched_hex\[3\] 1 REG LCFF_X32_Y4_N11 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X32_Y4_N11; Fanout = 7; REG Node = 'TrainSetSimulator:inst5\|QUAD_HEX:inst19\|HEX_DISP:inst15\|latched_hex\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { TrainSetSimulator:inst5|QUAD_HEX:inst19|HEX_DISP:inst15|latched_hex[3] } "NODE_NAME" } } { "HEX_DISP.vhd" "" { Text "HEX_DISP.vhd" 27 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.146 ns) + CELL(0.413 ns) 1.559 ns TrainSetSimulator:inst5\|QUAD_HEX:inst19\|HEX_DISP:inst15\|Mux6~0 2 COMB LCCOMB_X36_Y8_N16 1 " "Info: 2: + IC(1.146 ns) + CELL(0.413 ns) = 1.559 ns; Loc. = LCCOMB_X36_Y8_N16; Fanout = 1; COMB Node = 'TrainSetSimulator:inst5\|QUAD_HEX:inst19\|HEX_DISP:inst15\|Mux6~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.559 ns" { TrainSetSimulator:inst5|QUAD_HEX:inst19|HEX_DISP:inst15|latched_hex[3] TrainSetSimulator:inst5|QUAD_HEX:inst19|HEX_DISP:inst15|Mux6~0 } "NODE_NAME" } } { "HEX_DISP.vhd" "" { Text "HEX_DISP.vhd" 38 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.199 ns) + CELL(2.632 ns) 6.390 ns sseg_ctrl\[28\] 3 PIN PIN_Y23 0 " "Info: 3: + IC(2.199 ns) + CELL(2.632 ns) = 6.390 ns; Loc. = PIN_Y23; Fanout = 0; PIN Node = 'sseg_ctrl\[28\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.831 ns" { TrainSetSimulator:inst5|QUAD_HEX:inst19|HEX_DISP:inst15|Mux6~0 sseg_ctrl[28] } "NODE_NAME" } } { "TrainTop.bdf" "" { Schematic "C:/Users/Caitlyn/Documents/train/TrainTop.bdf" { { 80 968 1144 96 "sseg_ctrl\[55..0\]" "" } { 72 888 974 88 "sseg_ctrl\[55..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.045 ns ( 47.65 % ) " "Info: Total cell delay = 3.045 ns ( 47.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.345 ns ( 52.35 % ) " "Info: Total interconnect delay = 3.345 ns ( 52.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.390 ns" { TrainSetSimulator:inst5|QUAD_HEX:inst19|HEX_DISP:inst15|latched_hex[3] TrainSetSimulator:inst5|QUAD_HEX:inst19|HEX_DISP:inst15|Mux6~0 sseg_ctrl[28] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.390 ns" { TrainSetSimulator:inst5|QUAD_HEX:inst19|HEX_DISP:inst15|latched_hex[3] {} TrainSetSimulator:inst5|QUAD_HEX:inst19|HEX_DISP:inst15|Mux6~0 {} sseg_ctrl[28] {} } { 0.000ns 1.146ns 2.199ns } { 0.000ns 0.413ns 2.632ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.501 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl TrainSetSimulator:inst5|SCOMP_TRAIN:inst|STATE.EX_IN2 TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode3w[2]~0 TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode18w[3]~0 TrainSetSimulator:inst5|inst42~0 TrainSetSimulator:inst5|inst25 TrainSetSimulator:inst5|inst25~clkctrl TrainSetSimulator:inst5|QUAD_HEX:inst19|HEX_DISP:inst15|latched_hex[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.501 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 {} TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|STATE.EX_IN2 {} TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode3w[2]~0 {} TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode18w[3]~0 {} TrainSetSimulator:inst5|inst42~0 {} TrainSetSimulator:inst5|inst25 {} TrainSetSimulator:inst5|inst25~clkctrl {} TrainSetSimulator:inst5|QUAD_HEX:inst19|HEX_DISP:inst15|latched_hex[3] {} } { 0.000ns 1.091ns 1.039ns 0.326ns 0.457ns 0.278ns 0.683ns 2.039ns 1.034ns } { 0.000ns 0.000ns 0.787ns 0.242ns 0.438ns 0.275ns 0.275ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.390 ns" { TrainSetSimulator:inst5|QUAD_HEX:inst19|HEX_DISP:inst15|latched_hex[3] TrainSetSimulator:inst5|QUAD_HEX:inst19|HEX_DISP:inst15|Mux6~0 sseg_ctrl[28] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.390 ns" { TrainSetSimulator:inst5|QUAD_HEX:inst19|HEX_DISP:inst15|latched_hex[3] {} TrainSetSimulator:inst5|QUAD_HEX:inst19|HEX_DISP:inst15|Mux6~0 {} sseg_ctrl[28] {} } { 0.000ns 1.146ns 2.199ns } { 0.000ns 0.413ns 2.632ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "sram_data\[1\] vga_ctrl\[25\] 13.111 ns Longest " "Info: Longest tpd from source pin \"sram_data\[1\]\" to destination pin \"vga_ctrl\[25\]\" is 13.111 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sram_data\[1\] 1 PIN PIN_AE6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_AE6; Fanout = 1; PIN Node = 'sram_data\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sram_data[1] } "NODE_NAME" } } { "TrainTop.bdf" "" { Schematic "C:/Users/Caitlyn/Documents/train/TrainTop.bdf" { { 48 968 1146 64 "sram_data\[15..0\]" "" } { 40 888 981 56 "sram_data\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.860 ns) 0.860 ns TrainSetSimulator:inst5\|SRAM_CTLR_DFFC:inst4\|RD_OUT\[1\] 2 COMB IOC_X11_Y0_N2 2 " "Info: 2: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = IOC_X11_Y0_N2; Fanout = 2; COMB Node = 'TrainSetSimulator:inst5\|SRAM_CTLR_DFFC:inst4\|RD_OUT\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.860 ns" { sram_data[1] TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|RD_OUT[1] } "NODE_NAME" } } { "SRAM_CTLR_DFFC.bdf" "" { Schematic "SRAM_CTLR_DFFC.bdf" { { -3384 896 1072 -3368 "RD_OUT\[1\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.088 ns) + CELL(0.438 ns) 7.386 ns TrainSetSimulator:inst5\|busmux:inst9\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[1\]~0 3 COMB LCCOMB_X21_Y14_N10 5 " "Info: 3: + IC(6.088 ns) + CELL(0.438 ns) = 7.386 ns; Loc. = LCCOMB_X21_Y14_N10; Fanout = 5; COMB Node = 'TrainSetSimulator:inst5\|busmux:inst9\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[1\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.526 ns" { TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|RD_OUT[1] TrainSetSimulator:inst5|busmux:inst9|lpm_mux:$00000|mux_smc:auto_generated|result_node[1]~0 } "NODE_NAME" } } { "db/mux_smc.tdf" "" { Text "db/mux_smc.tdf" 29 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.947 ns) + CELL(2.778 ns) 13.111 ns vga_ctrl\[25\] 4 PIN PIN_J14 0 " "Info: 4: + IC(2.947 ns) + CELL(2.778 ns) = 13.111 ns; Loc. = PIN_J14; Fanout = 0; PIN Node = 'vga_ctrl\[25\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.725 ns" { TrainSetSimulator:inst5|busmux:inst9|lpm_mux:$00000|mux_smc:auto_generated|result_node[1]~0 vga_ctrl[25] } "NODE_NAME" } } { "TrainTop.bdf" "" { Schematic "C:/Users/Caitlyn/Documents/train/TrainTop.bdf" { { 16 968 1144 32 "vga_ctrl\[33..0\]" "" } { 8 888 969 24 "vga_ctrl\[33..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.076 ns ( 31.09 % ) " "Info: Total cell delay = 4.076 ns ( 31.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.035 ns ( 68.91 % ) " "Info: Total interconnect delay = 9.035 ns ( 68.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.111 ns" { sram_data[1] TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|RD_OUT[1] TrainSetSimulator:inst5|busmux:inst9|lpm_mux:$00000|mux_smc:auto_generated|result_node[1]~0 vga_ctrl[25] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.111 ns" { sram_data[1] {} TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|RD_OUT[1] {} TrainSetSimulator:inst5|busmux:inst9|lpm_mux:$00000|mux_smc:auto_generated|result_node[1]~0 {} vga_ctrl[25] {} } { 0.000ns 0.000ns 6.088ns 2.947ns } { 0.000ns 0.860ns 0.438ns 2.778ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "TrainSetSimulator:inst5\|DIG_IN:inst38\|B_DI\[6\] SLIDESW\[6\] CLK_50 3.735 ns register " "Info: th for register \"TrainSetSimulator:inst5\|DIG_IN:inst38\|B_DI\[6\]\" (data pin = \"SLIDESW\[6\]\", clock pin = \"CLK_50\") is 3.735 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "CLK_50 TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1 -2.358 ns + " "Info: + Offset between input clock \"CLK_50\" and output clock \"TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1\" is -2.358 ns" {  } { { "TrainTop.bdf" "" { Schematic "C:/Users/Caitlyn/Documents/train/TrainTop.bdf" { { 152 656 824 168 "CLK_50" "" } { 8 576 656 24 "clk_50" "" } } } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 0 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1 destination 8.688 ns + Longest register " "Info: + Longest clock path from clock \"TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1\" to destination register is 8.688 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 530 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 530; COMB Node = 'TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.039 ns) + CELL(0.787 ns) 2.917 ns TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|STATE.EX_IN2 3 REG LCFF_X28_Y16_N25 12 " "Info: 3: + IC(1.039 ns) + CELL(0.787 ns) = 2.917 ns; Loc. = LCFF_X28_Y16_N25; Fanout = 12; REG Node = 'TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|STATE.EX_IN2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.826 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl TrainSetSimulator:inst5|SCOMP_TRAIN:inst|STATE.EX_IN2 } "NODE_NAME" } } { "SCOMP_TRAIN.vhd" "" { Text "SCOMP_TRAIN.vhd" 42 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.326 ns) + CELL(0.242 ns) 3.485 ns TrainSetSimulator:inst5\|lpm_decode_io:inst17\|lpm_decode:lpm_decode_component\|decode_duf:auto_generated\|w_anode3w\[2\]~0 4 COMB LCCOMB_X28_Y16_N16 1 " "Info: 4: + IC(0.326 ns) + CELL(0.242 ns) = 3.485 ns; Loc. = LCCOMB_X28_Y16_N16; Fanout = 1; COMB Node = 'TrainSetSimulator:inst5\|lpm_decode_io:inst17\|lpm_decode:lpm_decode_component\|decode_duf:auto_generated\|w_anode3w\[2\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.568 ns" { TrainSetSimulator:inst5|SCOMP_TRAIN:inst|STATE.EX_IN2 TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode3w[2]~0 } "NODE_NAME" } } { "db/decode_duf.tdf" "" { Text "db/decode_duf.tdf" 262 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.457 ns) + CELL(0.438 ns) 4.380 ns TrainSetSimulator:inst5\|lpm_decode_io:inst17\|lpm_decode:lpm_decode_component\|decode_duf:auto_generated\|w_anode18w\[3\]~0 5 COMB LCCOMB_X28_Y15_N4 5 " "Info: 5: + IC(0.457 ns) + CELL(0.438 ns) = 4.380 ns; Loc. = LCCOMB_X28_Y15_N4; Fanout = 5; COMB Node = 'TrainSetSimulator:inst5\|lpm_decode_io:inst17\|lpm_decode:lpm_decode_component\|decode_duf:auto_generated\|w_anode18w\[3\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.895 ns" { TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode3w[2]~0 TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode18w[3]~0 } "NODE_NAME" } } { "db/decode_duf.tdf" "" { Text "db/decode_duf.tdf" 129 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.282 ns) + CELL(0.275 ns) 4.937 ns TrainSetSimulator:inst5\|inst51~2 6 COMB LCCOMB_X28_Y15_N30 2 " "Info: 6: + IC(0.282 ns) + CELL(0.275 ns) = 4.937 ns; Loc. = LCCOMB_X28_Y15_N30; Fanout = 2; COMB Node = 'TrainSetSimulator:inst5\|inst51~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.557 ns" { TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode18w[3]~0 TrainSetSimulator:inst5|inst51~2 } "NODE_NAME" } } { "TrainSetSimulator.bdf" "" { Schematic "TrainSetSimulator.bdf" { { 1224 240 304 1272 "inst51~2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.463 ns) + CELL(0.275 ns) 5.675 ns TrainSetSimulator:inst5\|inst53 7 COMB LCCOMB_X29_Y15_N6 1 " "Info: 7: + IC(0.463 ns) + CELL(0.275 ns) = 5.675 ns; Loc. = LCCOMB_X29_Y15_N6; Fanout = 1; COMB Node = 'TrainSetSimulator:inst5\|inst53'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.738 ns" { TrainSetSimulator:inst5|inst51~2 TrainSetSimulator:inst5|inst53 } "NODE_NAME" } } { "TrainSetSimulator.bdf" "" { Schematic "TrainSetSimulator.bdf" { { 1320 240 304 1368 "inst53" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.454 ns) + CELL(0.000 ns) 7.129 ns TrainSetSimulator:inst5\|inst53~clkctrl 8 COMB CLKCTRL_G12 8 " "Info: 8: + IC(1.454 ns) + CELL(0.000 ns) = 7.129 ns; Loc. = CLKCTRL_G12; Fanout = 8; COMB Node = 'TrainSetSimulator:inst5\|inst53~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.454 ns" { TrainSetSimulator:inst5|inst53 TrainSetSimulator:inst5|inst53~clkctrl } "NODE_NAME" } } { "TrainSetSimulator.bdf" "" { Schematic "TrainSetSimulator.bdf" { { 1320 240 304 1368 "inst53" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.022 ns) + CELL(0.537 ns) 8.688 ns TrainSetSimulator:inst5\|DIG_IN:inst38\|B_DI\[6\] 9 REG LCFF_X24_Y12_N25 1 " "Info: 9: + IC(1.022 ns) + CELL(0.537 ns) = 8.688 ns; Loc. = LCFF_X24_Y12_N25; Fanout = 1; REG Node = 'TrainSetSimulator:inst5\|DIG_IN:inst38\|B_DI\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.559 ns" { TrainSetSimulator:inst5|inst53~clkctrl TrainSetSimulator:inst5|DIG_IN:inst38|B_DI[6] } "NODE_NAME" } } { "DIG_IN.vhd" "" { Text "DIG_IN.vhd" 27 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.554 ns ( 29.40 % ) " "Info: Total cell delay = 2.554 ns ( 29.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.134 ns ( 70.60 % ) " "Info: Total interconnect delay = 6.134 ns ( 70.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.688 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl TrainSetSimulator:inst5|SCOMP_TRAIN:inst|STATE.EX_IN2 TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode3w[2]~0 TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode18w[3]~0 TrainSetSimulator:inst5|inst51~2 TrainSetSimulator:inst5|inst53 TrainSetSimulator:inst5|inst53~clkctrl TrainSetSimulator:inst5|DIG_IN:inst38|B_DI[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.688 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 {} TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|STATE.EX_IN2 {} TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode3w[2]~0 {} TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode18w[3]~0 {} TrainSetSimulator:inst5|inst51~2 {} TrainSetSimulator:inst5|inst53 {} TrainSetSimulator:inst5|inst53~clkctrl {} TrainSetSimulator:inst5|DIG_IN:inst38|B_DI[6] {} } { 0.000ns 1.091ns 1.039ns 0.326ns 0.457ns 0.282ns 0.463ns 1.454ns 1.022ns } { 0.000ns 0.000ns 0.787ns 0.242ns 0.438ns 0.275ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "DIG_IN.vhd" "" { Text "DIG_IN.vhd" 27 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.861 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.861 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns SLIDESW\[6\] 1 PIN PIN_AC13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_AC13; Fanout = 1; PIN Node = 'SLIDESW\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SLIDESW[6] } "NODE_NAME" } } { "TrainTop.bdf" "" { Schematic "C:/Users/Caitlyn/Documents/train/TrainTop.bdf" { { 184 656 824 200 "SLIDESW\[7..0\]" "" } { 56 576 661 72 "SLIDESW\[3..0\]" "" } { 72 576 661 88 "SLIDESW\[7..4\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.506 ns) + CELL(0.366 ns) 2.861 ns TrainSetSimulator:inst5\|DIG_IN:inst38\|B_DI\[6\] 2 REG LCFF_X24_Y12_N25 1 " "Info: 2: + IC(1.506 ns) + CELL(0.366 ns) = 2.861 ns; Loc. = LCFF_X24_Y12_N25; Fanout = 1; REG Node = 'TrainSetSimulator:inst5\|DIG_IN:inst38\|B_DI\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.872 ns" { SLIDESW[6] TrainSetSimulator:inst5|DIG_IN:inst38|B_DI[6] } "NODE_NAME" } } { "DIG_IN.vhd" "" { Text "DIG_IN.vhd" 27 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.355 ns ( 47.36 % ) " "Info: Total cell delay = 1.355 ns ( 47.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.506 ns ( 52.64 % ) " "Info: Total interconnect delay = 1.506 ns ( 52.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.861 ns" { SLIDESW[6] TrainSetSimulator:inst5|DIG_IN:inst38|B_DI[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.861 ns" { SLIDESW[6] {} SLIDESW[6]~combout {} TrainSetSimulator:inst5|DIG_IN:inst38|B_DI[6] {} } { 0.000ns 0.000ns 1.506ns } { 0.000ns 0.989ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.688 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl TrainSetSimulator:inst5|SCOMP_TRAIN:inst|STATE.EX_IN2 TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode3w[2]~0 TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode18w[3]~0 TrainSetSimulator:inst5|inst51~2 TrainSetSimulator:inst5|inst53 TrainSetSimulator:inst5|inst53~clkctrl TrainSetSimulator:inst5|DIG_IN:inst38|B_DI[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.688 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 {} TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|STATE.EX_IN2 {} TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode3w[2]~0 {} TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode18w[3]~0 {} TrainSetSimulator:inst5|inst51~2 {} TrainSetSimulator:inst5|inst53 {} TrainSetSimulator:inst5|inst53~clkctrl {} TrainSetSimulator:inst5|DIG_IN:inst38|B_DI[6] {} } { 0.000ns 1.091ns 1.039ns 0.326ns 0.457ns 0.282ns 0.463ns 1.454ns 1.022ns } { 0.000ns 0.000ns 0.787ns 0.242ns 0.438ns 0.275ns 0.275ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.861 ns" { SLIDESW[6] TrainSetSimulator:inst5|DIG_IN:inst38|B_DI[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.861 ns" { SLIDESW[6] {} SLIDESW[6]~combout {} TrainSetSimulator:inst5|DIG_IN:inst38|B_DI[6] {} } { 0.000ns 0.000ns 1.506ns } { 0.000ns 0.989ns 0.366ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 6 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "200 " "Info: Peak virtual memory: 200 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 29 16:30:16 2016 " "Info: Processing ended: Mon Feb 29 16:30:16 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
