`timescale 1ns/1ns
module tb_counter();

reg sys_clk;
reg sys_rst_n;       
wire led_out;            
wire [24:0] cnt;

counter counter_instance (
     .sys_clk(sys_clk),
     .sys_rst_n(sys_rst_n),
     .led_out(led_out),
     .cnt(cnt)
);

 initial begin
   sys_clk = 1'b0; 
   forever #10 sys_clk = ~sys_clk; 
 end

initial begin
   sys_rst_n = 1'b0;
   #100 sys_rst_n = 1'b1; 
end

initial begin
	$timeformat(-9, 1, " ns", 6); 
   $monitor("Time: %t | sys_clk: %b | sys_rst_n: %b | cnt: %d | led_out: %b",
   $time, sys_clk, sys_rst_n, cnt, led_out);
end


endmodule