Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Sep  7 00:26:48 2020
| Host         : LPHPOMEN running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xczu7ev
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    11 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              10 |            5 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              32 |           12 |
| Yes          | No                    | No                     |               2 |            2 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               5 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------+--------------------------------------------------+------------------------------------------------+------------------+----------------+
|                 Clock Signal                 |                   Enable Signal                  |                Set/Reset Signal                | Slice Load Count | Bel Load Count |
+----------------------------------------------+--------------------------------------------------+------------------------------------------------+------------------+----------------+
|  clock_gen/inst/clk_out1                     | processor_zipi8/state_machine_i/t_state_value4   |                                                |                2 |              2 |
|  processor_zipi8/state_machine_i/flag_enable |                                                  | processor_zipi8/state_machine_i/internal_reset |                1 |              2 |
|  clock_gen/inst/clk_out1                     | processor_zipi8/stack_i/stack_pointer[4]_i_1_n_0 | processor_zipi8/state_machine_i/internal_reset |                2 |              5 |
|  clock_gen/inst/clk_out1                     |                                                  | processor_zipi8/state_machine_i/SR[0]          |                2 |             12 |
|  clock_gen/inst/clk_out1                     |                                                  | processor_zipi8/state_machine_i/internal_reset |                9 |             18 |
|  clock_gen/inst/clk_out1                     | processor_zipi8/state_machine_i/spm_enable       |                                                |                4 |             32 |
|  clock_gen/inst/clk_out1                     |                                                  |                                                |               10 |             86 |
+----------------------------------------------+--------------------------------------------------+------------------------------------------------+------------------+----------------+


