{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 04 13:18:48 2009 " "Info: Processing started: Sat Jul 04 13:18:48 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off NgControlCpld -c NgControlCpld " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off NgControlCpld -c NgControlCpld" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "FSReset " "Info: Assuming node \"FSReset\" is an undefined clock" {  } { { "NgControlCpld.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/NgControlCpld.v" 90 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FSReset" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "nReg15Fault " "Info: Assuming node \"nReg15Fault\" is an undefined clock" {  } { { "NgControlCpld.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/NgControlCpld.v" 92 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "nReg15Fault" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "nReg5Fault " "Info: Assuming node \"nReg5Fault\" is an undefined clock" {  } { { "NgControlCpld.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/NgControlCpld.v" 92 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "nReg5Fault" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "nVoltFault " "Info: Assuming node \"nVoltFault\" is an undefined clock" {  } { { "NgControlCpld.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/NgControlCpld.v" 92 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "nVoltFault" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "nFPGAReset " "Info: Assuming node \"nFPGAReset\" is an undefined clock" {  } { { "NgControlCpld.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/NgControlCpld.v" 90 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "nFPGAReset" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "nMSPReset " "Info: Assuming node \"nMSPReset\" is an undefined clock" {  } { { "NgControlCpld.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/NgControlCpld.v" 91 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "nMSPReset" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "board:board\|latch_reset " "Info: Detected gated clock \"board:board\|latch_reset\" as buffer" {  } { { "board.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/board.v" 67 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "board:board\|latch_reset" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "WideAnd1~0 " "Info: Detected gated clock \"WideAnd1~0\" as buffer" {  } { { "NgControlCpld.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/NgControlCpld.v" 128 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "WideAnd1~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "clk register board:board\|reg11:aux_overlap_reg\|FF0 register board:board\|signal:MAINSIG\|reg11:retreg\|FF10 16.673 ns " "Info: Slack time is 16.673 ns for clock \"clk\" between source register \"board:board\|reg11:aux_overlap_reg\|FF0\" and destination register \"board:board\|signal:MAINSIG\|reg11:retreg\|FF10\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "120.09 MHz 8.327 ns " "Info: Fmax is 120.09 MHz (period= 8.327 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "24.424 ns + Largest register register " "Info: + Largest register to register requirement is 24.424 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "25.000 ns + " "Info: + Setup relationship between source and destination is 25.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 25.000 ns " "Info: + Latch edge is 25.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clk 25.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"clk\" is 25.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clk 25.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"clk\" is 25.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Largest " "Info: + Largest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.991 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.991 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns clk 1 CLK PIN_14 100 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_14; Fanout = 100; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "NgControlCpld.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/NgControlCpld.v" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(0.746 ns) 2.991 ns board:board\|signal:MAINSIG\|reg11:retreg\|FF10 2 REG LC_X6_Y6_N5 2 " "Info: 2: + IC(1.300 ns) + CELL(0.746 ns) = 2.991 ns; Loc. = LC_X6_Y6_N5; Fanout = 2; REG Node = 'board:board\|signal:MAINSIG\|reg11:retreg\|FF10'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.046 ns" { clk board:board|signal:MAINSIG|reg11:retreg|FF10 } "NODE_NAME" } } { "reg11.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/reg11.v" 47 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.691 ns ( 56.54 % ) " "Info: Total cell delay = 1.691 ns ( 56.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.300 ns ( 43.46 % ) " "Info: Total interconnect delay = 1.300 ns ( 43.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.991 ns" { clk board:board|signal:MAINSIG|reg11:retreg|FF10 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.991 ns" { clk {} clk~combout {} board:board|signal:MAINSIG|reg11:retreg|FF10 {} } { 0.000ns 0.000ns 1.300ns } { 0.000ns 0.945ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.991 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.991 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns clk 1 CLK PIN_14 100 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_14; Fanout = 100; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "NgControlCpld.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/NgControlCpld.v" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(0.746 ns) 2.991 ns board:board\|reg11:aux_overlap_reg\|FF0 2 REG LC_X4_Y7_N5 4 " "Info: 2: + IC(1.300 ns) + CELL(0.746 ns) = 2.991 ns; Loc. = LC_X4_Y7_N5; Fanout = 4; REG Node = 'board:board\|reg11:aux_overlap_reg\|FF0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.046 ns" { clk board:board|reg11:aux_overlap_reg|FF0 } "NODE_NAME" } } { "reg11.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/reg11.v" 37 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.691 ns ( 56.54 % ) " "Info: Total cell delay = 1.691 ns ( 56.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.300 ns ( 43.46 % ) " "Info: Total interconnect delay = 1.300 ns ( 43.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.991 ns" { clk board:board|reg11:aux_overlap_reg|FF0 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.991 ns" { clk {} clk~combout {} board:board|reg11:aux_overlap_reg|FF0 {} } { 0.000ns 0.000ns 1.300ns } { 0.000ns 0.945ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.991 ns" { clk board:board|signal:MAINSIG|reg11:retreg|FF10 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.991 ns" { clk {} clk~combout {} board:board|signal:MAINSIG|reg11:retreg|FF10 {} } { 0.000ns 0.000ns 1.300ns } { 0.000ns 0.945ns 0.746ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.991 ns" { clk board:board|reg11:aux_overlap_reg|FF0 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.991 ns" { clk {} clk~combout {} board:board|reg11:aux_overlap_reg|FF0 {} } { 0.000ns 0.000ns 1.300ns } { 0.000ns 0.945ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.305 ns - " "Info: - Micro clock to output delay of source is 0.305 ns" {  } { { "reg11.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/reg11.v" 37 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.271 ns - " "Info: - Micro setup delay of destination is 0.271 ns" {  } { { "reg11.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/reg11.v" 47 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.991 ns" { clk board:board|signal:MAINSIG|reg11:retreg|FF10 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.991 ns" { clk {} clk~combout {} board:board|signal:MAINSIG|reg11:retreg|FF10 {} } { 0.000ns 0.000ns 1.300ns } { 0.000ns 0.945ns 0.746ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.991 ns" { clk board:board|reg11:aux_overlap_reg|FF0 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.991 ns" { clk {} clk~combout {} board:board|reg11:aux_overlap_reg|FF0 {} } { 0.000ns 0.000ns 1.300ns } { 0.000ns 0.945ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.751 ns - Longest register register " "Info: - Longest register to register delay is 7.751 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns board:board\|reg11:aux_overlap_reg\|FF0 1 REG LC_X4_Y7_N5 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X4_Y7_N5; Fanout = 4; REG Node = 'board:board\|reg11:aux_overlap_reg\|FF0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { board:board|reg11:aux_overlap_reg|FF0 } "NODE_NAME" } } { "reg11.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/reg11.v" 37 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.039 ns) + CELL(0.794 ns) 1.833 ns board:board\|sub11:comb_13\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~21 2 COMB LC_X5_Y7_N5 3 " "Info: 2: + IC(1.039 ns) + CELL(0.794 ns) = 1.833 ns; Loc. = LC_X5_Y7_N5; Fanout = 3; COMB Node = 'board:board\|sub11:comb_13\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~21'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.833 ns" { board:board|reg11:aux_overlap_reg|FF0 board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~21 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.100 ns) 1.933 ns board:board\|sub11:comb_13\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~19 3 COMB LC_X5_Y7_N6 3 " "Info: 3: + IC(0.000 ns) + CELL(0.100 ns) = 1.933 ns; Loc. = LC_X5_Y7_N6; Fanout = 3; COMB Node = 'board:board\|sub11:comb_13\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~19'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.100 ns" { board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~21 board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~19 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.100 ns) 2.033 ns board:board\|sub11:comb_13\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~17 4 COMB LC_X5_Y7_N7 3 " "Info: 4: + IC(0.000 ns) + CELL(0.100 ns) = 2.033 ns; Loc. = LC_X5_Y7_N7; Fanout = 3; COMB Node = 'board:board\|sub11:comb_13\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~17'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.100 ns" { board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~19 board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~17 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.100 ns) 2.133 ns board:board\|sub11:comb_13\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~15 5 COMB LC_X5_Y7_N8 3 " "Info: 5: + IC(0.000 ns) + CELL(0.100 ns) = 2.133 ns; Loc. = LC_X5_Y7_N8; Fanout = 3; COMB Node = 'board:board\|sub11:comb_13\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~15'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.100 ns" { board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~17 board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~15 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.324 ns) 2.457 ns board:board\|sub11:comb_13\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~13 6 COMB LC_X5_Y7_N9 11 " "Info: 6: + IC(0.000 ns) + CELL(0.324 ns) = 2.457 ns; Loc. = LC_X5_Y7_N9; Fanout = 11; COMB Node = 'board:board\|sub11:comb_13\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~13'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.324 ns" { board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~15 board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~13 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.002 ns) 3.459 ns board:board\|sub11:comb_13\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~2 7 COMB LC_X6_Y7_N4 2 " "Info: 7: + IC(0.000 ns) + CELL(1.002 ns) = 3.459 ns; Loc. = LC_X6_Y7_N4; Fanout = 2; COMB Node = 'board:board\|sub11:comb_13\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~2'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.002 ns" { board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~13 board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~2 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.407 ns) + CELL(0.775 ns) 6.641 ns board:board\|signal:MAINSIG\|reg11:retreg\|FF9~1 8 COMB LC_X6_Y6_N4 1 " "Info: 8: + IC(2.407 ns) + CELL(0.775 ns) = 6.641 ns; Loc. = LC_X6_Y6_N4; Fanout = 1; COMB Node = 'board:board\|signal:MAINSIG\|reg11:retreg\|FF9~1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.182 ns" { board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~2 board:board|signal:MAINSIG|reg11:retreg|FF9~1 } "NODE_NAME" } } { "reg11.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/reg11.v" 46 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 7.751 ns board:board\|signal:MAINSIG\|reg11:retreg\|FF10 9 REG LC_X6_Y6_N5 2 " "Info: 9: + IC(0.000 ns) + CELL(1.110 ns) = 7.751 ns; Loc. = LC_X6_Y6_N5; Fanout = 2; REG Node = 'board:board\|signal:MAINSIG\|reg11:retreg\|FF10'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.110 ns" { board:board|signal:MAINSIG|reg11:retreg|FF9~1 board:board|signal:MAINSIG|reg11:retreg|FF10 } "NODE_NAME" } } { "reg11.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/reg11.v" 47 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.305 ns ( 55.54 % ) " "Info: Total cell delay = 4.305 ns ( 55.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.446 ns ( 44.46 % ) " "Info: Total interconnect delay = 3.446 ns ( 44.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.751 ns" { board:board|reg11:aux_overlap_reg|FF0 board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~21 board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~19 board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~17 board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~15 board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~13 board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~2 board:board|signal:MAINSIG|reg11:retreg|FF9~1 board:board|signal:MAINSIG|reg11:retreg|FF10 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.751 ns" { board:board|reg11:aux_overlap_reg|FF0 {} board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~21 {} board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~19 {} board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~17 {} board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~15 {} board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~13 {} board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~2 {} board:board|signal:MAINSIG|reg11:retreg|FF9~1 {} board:board|signal:MAINSIG|reg11:retreg|FF10 {} } { 0.000ns 1.039ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 2.407ns 0.000ns } { 0.000ns 0.794ns 0.100ns 0.100ns 0.100ns 0.324ns 1.002ns 0.775ns 1.110ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.991 ns" { clk board:board|signal:MAINSIG|reg11:retreg|FF10 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.991 ns" { clk {} clk~combout {} board:board|signal:MAINSIG|reg11:retreg|FF10 {} } { 0.000ns 0.000ns 1.300ns } { 0.000ns 0.945ns 0.746ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.991 ns" { clk board:board|reg11:aux_overlap_reg|FF0 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.991 ns" { clk {} clk~combout {} board:board|reg11:aux_overlap_reg|FF0 {} } { 0.000ns 0.000ns 1.300ns } { 0.000ns 0.945ns 0.746ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.751 ns" { board:board|reg11:aux_overlap_reg|FF0 board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~21 board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~19 board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~17 board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~15 board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~13 board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~2 board:board|signal:MAINSIG|reg11:retreg|FF9~1 board:board|signal:MAINSIG|reg11:retreg|FF10 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.751 ns" { board:board|reg11:aux_overlap_reg|FF0 {} board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~21 {} board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~19 {} board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~17 {} board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~15 {} board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~13 {} board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~2 {} board:board|signal:MAINSIG|reg11:retreg|FF9~1 {} board:board|signal:MAINSIG|reg11:retreg|FF10 {} } { 0.000ns 1.039ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 2.407ns 0.000ns } { 0.000ns 0.794ns 0.100ns 0.100ns 0.100ns 0.324ns 1.002ns 0.775ns 1.110ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "mspclk register inblock:inblock\|sreg16:SHIFT\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[9\] register inblock:inblock\|sreg16:SHIFT\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[10\] 130.887 ns " "Info: Slack time is 130.887 ns for clock \"mspclk\" between source register \"inblock:inblock\|sreg16:SHIFT\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[9\]\" and destination register \"inblock:inblock\|sreg16:SHIFT\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[10\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "210.7 MHz 4.746 ns " "Info: Fmax is 210.7 MHz (period= 4.746 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "135.057 ns + Largest register register " "Info: + Largest register to register requirement is 135.057 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "135.633 ns + " "Info: + Setup relationship between source and destination is 135.633 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 135.633 ns " "Info: + Latch edge is 135.633 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination mspclk 135.633 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"mspclk\" is 135.633 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source mspclk 135.633 ns 0.000 ns  50 " "Info: Clock period of Source clock \"mspclk\" is 135.633 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Largest " "Info: + Largest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "mspclk destination 2.882 ns + Shortest register " "Info: + Shortest clock path from clock \"mspclk\" to destination register is 2.882 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns mspclk 1 CLK PIN_62 16 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_62; Fanout = 16; CLK Node = 'mspclk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mspclk } "NODE_NAME" } } { "NgControlCpld.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/NgControlCpld.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.191 ns) + CELL(0.746 ns) 2.882 ns inblock:inblock\|sreg16:SHIFT\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[10\] 2 REG LC_X7_Y5_N4 5 " "Info: 2: + IC(1.191 ns) + CELL(0.746 ns) = 2.882 ns; Loc. = LC_X7_Y5_N4; Fanout = 5; REG Node = 'inblock:inblock\|sreg16:SHIFT\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[10\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.937 ns" { mspclk inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[10] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.691 ns ( 58.67 % ) " "Info: Total cell delay = 1.691 ns ( 58.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.191 ns ( 41.33 % ) " "Info: Total interconnect delay = 1.191 ns ( 41.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.882 ns" { mspclk inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[10] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.882 ns" { mspclk {} mspclk~combout {} inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[10] {} } { 0.000ns 0.000ns 1.191ns } { 0.000ns 0.945ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "mspclk source 2.882 ns - Longest register " "Info: - Longest clock path from clock \"mspclk\" to source register is 2.882 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns mspclk 1 CLK PIN_62 16 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_62; Fanout = 16; CLK Node = 'mspclk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mspclk } "NODE_NAME" } } { "NgControlCpld.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/NgControlCpld.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.191 ns) + CELL(0.746 ns) 2.882 ns inblock:inblock\|sreg16:SHIFT\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[9\] 2 REG LC_X4_Y7_N9 5 " "Info: 2: + IC(1.191 ns) + CELL(0.746 ns) = 2.882 ns; Loc. = LC_X4_Y7_N9; Fanout = 5; REG Node = 'inblock:inblock\|sreg16:SHIFT\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[9\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.937 ns" { mspclk inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[9] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.691 ns ( 58.67 % ) " "Info: Total cell delay = 1.691 ns ( 58.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.191 ns ( 41.33 % ) " "Info: Total interconnect delay = 1.191 ns ( 41.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.882 ns" { mspclk inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[9] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.882 ns" { mspclk {} mspclk~combout {} inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[9] {} } { 0.000ns 0.000ns 1.191ns } { 0.000ns 0.945ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.882 ns" { mspclk inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[10] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.882 ns" { mspclk {} mspclk~combout {} inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[10] {} } { 0.000ns 0.000ns 1.191ns } { 0.000ns 0.945ns 0.746ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.882 ns" { mspclk inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[9] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.882 ns" { mspclk {} mspclk~combout {} inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[9] {} } { 0.000ns 0.000ns 1.191ns } { 0.000ns 0.945ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.305 ns - " "Info: - Micro clock to output delay of source is 0.305 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.271 ns - " "Info: - Micro setup delay of destination is 0.271 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.882 ns" { mspclk inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[10] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.882 ns" { mspclk {} mspclk~combout {} inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[10] {} } { 0.000ns 0.000ns 1.191ns } { 0.000ns 0.945ns 0.746ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.882 ns" { mspclk inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[9] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.882 ns" { mspclk {} mspclk~combout {} inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[9] {} } { 0.000ns 0.000ns 1.191ns } { 0.000ns 0.945ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.170 ns - Longest register register " "Info: - Longest register to register delay is 4.170 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inblock:inblock\|sreg16:SHIFT\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[9\] 1 REG LC_X4_Y7_N9 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X4_Y7_N9; Fanout = 5; REG Node = 'inblock:inblock\|sreg16:SHIFT\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[9\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[9] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.690 ns) + CELL(0.480 ns) 4.170 ns inblock:inblock\|sreg16:SHIFT\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[10\] 2 REG LC_X7_Y5_N4 5 " "Info: 2: + IC(3.690 ns) + CELL(0.480 ns) = 4.170 ns; Loc. = LC_X7_Y5_N4; Fanout = 5; REG Node = 'inblock:inblock\|sreg16:SHIFT\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[10\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.170 ns" { inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[9] inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[10] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.480 ns ( 11.51 % ) " "Info: Total cell delay = 0.480 ns ( 11.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.690 ns ( 88.49 % ) " "Info: Total interconnect delay = 3.690 ns ( 88.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.170 ns" { inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[9] inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[10] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.170 ns" { inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[9] {} inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[10] {} } { 0.000ns 3.690ns } { 0.000ns 0.480ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.882 ns" { mspclk inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[10] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.882 ns" { mspclk {} mspclk~combout {} inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[10] {} } { 0.000ns 0.000ns 1.191ns } { 0.000ns 0.945ns 0.746ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.882 ns" { mspclk inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[9] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.882 ns" { mspclk {} mspclk~combout {} inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[9] {} } { 0.000ns 0.000ns 1.191ns } { 0.000ns 0.945ns 0.746ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.170 ns" { inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[9] inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[10] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.170 ns" { inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[9] {} inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[10] {} } { 0.000ns 3.690ns } { 0.000ns 0.480ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "FSReset " "Info: No valid register-to-register data paths exist for clock \"FSReset\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "nReg15Fault " "Info: No valid register-to-register data paths exist for clock \"nReg15Fault\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "nReg5Fault " "Info: No valid register-to-register data paths exist for clock \"nReg5Fault\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "nVoltFault " "Info: No valid register-to-register data paths exist for clock \"nVoltFault\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "nFPGAReset " "Info: No valid register-to-register data paths exist for clock \"nFPGAReset\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "nMSPReset " "Info: No valid register-to-register data paths exist for clock \"nMSPReset\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "clk register board:board\|reg11:aux_length_reg\|FF10 register board:board\|signal:AUXSIG\|reg11:retreg\|FF10 1.121 ns " "Info: Minimum slack time is 1.121 ns for clock \"clk\" between source register \"board:board\|reg11:aux_length_reg\|FF10\" and destination register \"board:board\|signal:AUXSIG\|reg11:retreg\|FF10\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.995 ns + Shortest register register " "Info: + Shortest register to register delay is 0.995 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns board:board\|reg11:aux_length_reg\|FF10 1 REG LC_X7_Y7_N4 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X7_Y7_N4; Fanout = 3; REG Node = 'board:board\|reg11:aux_length_reg\|FF10'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { board:board|reg11:aux_length_reg|FF10 } "NODE_NAME" } } { "reg11.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/reg11.v" 47 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.767 ns) + CELL(0.228 ns) 0.995 ns board:board\|signal:AUXSIG\|reg11:retreg\|FF10 2 REG LC_X7_Y7_N5 1 " "Info: 2: + IC(0.767 ns) + CELL(0.228 ns) = 0.995 ns; Loc. = LC_X7_Y7_N5; Fanout = 1; REG Node = 'board:board\|signal:AUXSIG\|reg11:retreg\|FF10'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.995 ns" { board:board|reg11:aux_length_reg|FF10 board:board|signal:AUXSIG|reg11:retreg|FF10 } "NODE_NAME" } } { "reg11.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/reg11.v" 47 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.228 ns ( 22.91 % ) " "Info: Total cell delay = 0.228 ns ( 22.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.767 ns ( 77.09 % ) " "Info: Total interconnect delay = 0.767 ns ( 77.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.995 ns" { board:board|reg11:aux_length_reg|FF10 board:board|signal:AUXSIG|reg11:retreg|FF10 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "0.995 ns" { board:board|reg11:aux_length_reg|FF10 {} board:board|signal:AUXSIG|reg11:retreg|FF10 {} } { 0.000ns 0.767ns } { 0.000ns 0.228ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-0.126 ns - Smallest register register " "Info: - Smallest register to register requirement is -0.126 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clk 25.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"clk\" is 25.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clk 25.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"clk\" is 25.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.991 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.991 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns clk 1 CLK PIN_14 100 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_14; Fanout = 100; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "NgControlCpld.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/NgControlCpld.v" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(0.746 ns) 2.991 ns board:board\|signal:AUXSIG\|reg11:retreg\|FF10 2 REG LC_X7_Y7_N5 1 " "Info: 2: + IC(1.300 ns) + CELL(0.746 ns) = 2.991 ns; Loc. = LC_X7_Y7_N5; Fanout = 1; REG Node = 'board:board\|signal:AUXSIG\|reg11:retreg\|FF10'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.046 ns" { clk board:board|signal:AUXSIG|reg11:retreg|FF10 } "NODE_NAME" } } { "reg11.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/reg11.v" 47 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.691 ns ( 56.54 % ) " "Info: Total cell delay = 1.691 ns ( 56.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.300 ns ( 43.46 % ) " "Info: Total interconnect delay = 1.300 ns ( 43.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.991 ns" { clk board:board|signal:AUXSIG|reg11:retreg|FF10 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.991 ns" { clk {} clk~combout {} board:board|signal:AUXSIG|reg11:retreg|FF10 {} } { 0.000ns 0.000ns 1.300ns } { 0.000ns 0.945ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.991 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.991 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns clk 1 CLK PIN_14 100 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_14; Fanout = 100; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "NgControlCpld.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/NgControlCpld.v" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(0.746 ns) 2.991 ns board:board\|reg11:aux_length_reg\|FF10 2 REG LC_X7_Y7_N4 3 " "Info: 2: + IC(1.300 ns) + CELL(0.746 ns) = 2.991 ns; Loc. = LC_X7_Y7_N4; Fanout = 3; REG Node = 'board:board\|reg11:aux_length_reg\|FF10'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.046 ns" { clk board:board|reg11:aux_length_reg|FF10 } "NODE_NAME" } } { "reg11.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/reg11.v" 47 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.691 ns ( 56.54 % ) " "Info: Total cell delay = 1.691 ns ( 56.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.300 ns ( 43.46 % ) " "Info: Total interconnect delay = 1.300 ns ( 43.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.991 ns" { clk board:board|reg11:aux_length_reg|FF10 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.991 ns" { clk {} clk~combout {} board:board|reg11:aux_length_reg|FF10 {} } { 0.000ns 0.000ns 1.300ns } { 0.000ns 0.945ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.991 ns" { clk board:board|signal:AUXSIG|reg11:retreg|FF10 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.991 ns" { clk {} clk~combout {} board:board|signal:AUXSIG|reg11:retreg|FF10 {} } { 0.000ns 0.000ns 1.300ns } { 0.000ns 0.945ns 0.746ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.991 ns" { clk board:board|reg11:aux_length_reg|FF10 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.991 ns" { clk {} clk~combout {} board:board|reg11:aux_length_reg|FF10 {} } { 0.000ns 0.000ns 1.300ns } { 0.000ns 0.945ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.305 ns - " "Info: - Micro clock to output delay of source is 0.305 ns" {  } { { "reg11.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/reg11.v" 47 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.179 ns + " "Info: + Micro hold delay of destination is 0.179 ns" {  } { { "reg11.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/reg11.v" 47 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.991 ns" { clk board:board|signal:AUXSIG|reg11:retreg|FF10 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.991 ns" { clk {} clk~combout {} board:board|signal:AUXSIG|reg11:retreg|FF10 {} } { 0.000ns 0.000ns 1.300ns } { 0.000ns 0.945ns 0.746ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.991 ns" { clk board:board|reg11:aux_length_reg|FF10 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.991 ns" { clk {} clk~combout {} board:board|reg11:aux_length_reg|FF10 {} } { 0.000ns 0.000ns 1.300ns } { 0.000ns 0.945ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.995 ns" { board:board|reg11:aux_length_reg|FF10 board:board|signal:AUXSIG|reg11:retreg|FF10 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "0.995 ns" { board:board|reg11:aux_length_reg|FF10 {} board:board|signal:AUXSIG|reg11:retreg|FF10 {} } { 0.000ns 0.767ns } { 0.000ns 0.228ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.991 ns" { clk board:board|signal:AUXSIG|reg11:retreg|FF10 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.991 ns" { clk {} clk~combout {} board:board|signal:AUXSIG|reg11:retreg|FF10 {} } { 0.000ns 0.000ns 1.300ns } { 0.000ns 0.945ns 0.746ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.991 ns" { clk board:board|reg11:aux_length_reg|FF10 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.991 ns" { clk {} clk~combout {} board:board|reg11:aux_length_reg|FF10 {} } { 0.000ns 0.000ns 1.300ns } { 0.000ns 0.945ns 0.746ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "mspclk register inblock:inblock\|sreg16:SHIFT\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[5\] register inblock:inblock\|sreg16:SHIFT\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[6\] 1.126 ns " "Info: Minimum slack time is 1.126 ns for clock \"mspclk\" between source register \"inblock:inblock\|sreg16:SHIFT\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[5\]\" and destination register \"inblock:inblock\|sreg16:SHIFT\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[6\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.000 ns + Shortest register register " "Info: + Shortest register to register delay is 1.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inblock:inblock\|sreg16:SHIFT\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[5\] 1 REG LC_X3_Y7_N5 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y7_N5; Fanout = 5; REG Node = 'inblock:inblock\|sreg16:SHIFT\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[5\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[5] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.772 ns) + CELL(0.228 ns) 1.000 ns inblock:inblock\|sreg16:SHIFT\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[6\] 2 REG LC_X3_Y7_N6 5 " "Info: 2: + IC(0.772 ns) + CELL(0.228 ns) = 1.000 ns; Loc. = LC_X3_Y7_N6; Fanout = 5; REG Node = 'inblock:inblock\|sreg16:SHIFT\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[6\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[5] inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[6] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.228 ns ( 22.80 % ) " "Info: Total cell delay = 0.228 ns ( 22.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.772 ns ( 77.20 % ) " "Info: Total interconnect delay = 0.772 ns ( 77.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[5] inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[6] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "1.000 ns" { inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[5] {} inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[6] {} } { 0.000ns 0.772ns } { 0.000ns 0.228ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-0.126 ns - Smallest register register " "Info: - Smallest register to register requirement is -0.126 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination mspclk 135.633 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"mspclk\" is 135.633 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source mspclk 135.633 ns 0.000 ns  50 " "Info: Clock period of Source clock \"mspclk\" is 135.633 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "mspclk destination 2.882 ns + Longest register " "Info: + Longest clock path from clock \"mspclk\" to destination register is 2.882 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns mspclk 1 CLK PIN_62 16 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_62; Fanout = 16; CLK Node = 'mspclk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mspclk } "NODE_NAME" } } { "NgControlCpld.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/NgControlCpld.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.191 ns) + CELL(0.746 ns) 2.882 ns inblock:inblock\|sreg16:SHIFT\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[6\] 2 REG LC_X3_Y7_N6 5 " "Info: 2: + IC(1.191 ns) + CELL(0.746 ns) = 2.882 ns; Loc. = LC_X3_Y7_N6; Fanout = 5; REG Node = 'inblock:inblock\|sreg16:SHIFT\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[6\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.937 ns" { mspclk inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[6] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.691 ns ( 58.67 % ) " "Info: Total cell delay = 1.691 ns ( 58.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.191 ns ( 41.33 % ) " "Info: Total interconnect delay = 1.191 ns ( 41.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.882 ns" { mspclk inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[6] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.882 ns" { mspclk {} mspclk~combout {} inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[6] {} } { 0.000ns 0.000ns 1.191ns } { 0.000ns 0.945ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "mspclk source 2.882 ns - Shortest register " "Info: - Shortest clock path from clock \"mspclk\" to source register is 2.882 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns mspclk 1 CLK PIN_62 16 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_62; Fanout = 16; CLK Node = 'mspclk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mspclk } "NODE_NAME" } } { "NgControlCpld.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/NgControlCpld.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.191 ns) + CELL(0.746 ns) 2.882 ns inblock:inblock\|sreg16:SHIFT\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[5\] 2 REG LC_X3_Y7_N5 5 " "Info: 2: + IC(1.191 ns) + CELL(0.746 ns) = 2.882 ns; Loc. = LC_X3_Y7_N5; Fanout = 5; REG Node = 'inblock:inblock\|sreg16:SHIFT\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[5\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.937 ns" { mspclk inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[5] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.691 ns ( 58.67 % ) " "Info: Total cell delay = 1.691 ns ( 58.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.191 ns ( 41.33 % ) " "Info: Total interconnect delay = 1.191 ns ( 41.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.882 ns" { mspclk inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[5] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.882 ns" { mspclk {} mspclk~combout {} inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[5] {} } { 0.000ns 0.000ns 1.191ns } { 0.000ns 0.945ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.882 ns" { mspclk inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[6] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.882 ns" { mspclk {} mspclk~combout {} inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[6] {} } { 0.000ns 0.000ns 1.191ns } { 0.000ns 0.945ns 0.746ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.882 ns" { mspclk inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[5] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.882 ns" { mspclk {} mspclk~combout {} inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[5] {} } { 0.000ns 0.000ns 1.191ns } { 0.000ns 0.945ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.305 ns - " "Info: - Micro clock to output delay of source is 0.305 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.179 ns + " "Info: + Micro hold delay of destination is 0.179 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.882 ns" { mspclk inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[6] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.882 ns" { mspclk {} mspclk~combout {} inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[6] {} } { 0.000ns 0.000ns 1.191ns } { 0.000ns 0.945ns 0.746ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.882 ns" { mspclk inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[5] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.882 ns" { mspclk {} mspclk~combout {} inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[5] {} } { 0.000ns 0.000ns 1.191ns } { 0.000ns 0.945ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[5] inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[6] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "1.000 ns" { inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[5] {} inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[6] {} } { 0.000ns 0.772ns } { 0.000ns 0.228ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.882 ns" { mspclk inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[6] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.882 ns" { mspclk {} mspclk~combout {} inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[6] {} } { 0.000ns 0.000ns 1.191ns } { 0.000ns 0.945ns 0.746ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.882 ns" { mspclk inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[5] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.882 ns" { mspclk {} mspclk~combout {} inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[5] {} } { 0.000ns 0.000ns 1.191ns } { 0.000ns 0.945ns 0.746ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "board:board\|reg11:period_reg\|FF10 nchpsel clk 8.532 ns register " "Info: tsu for register \"board:board\|reg11:period_reg\|FF10\" (data pin = \"nchpsel\", clock pin = \"clk\") is 8.532 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.252 ns + Longest pin register " "Info: + Longest pin to register delay is 11.252 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.920 ns) 0.920 ns nchpsel 1 PIN PIN_61 18 " "Info: 1: + IC(0.000 ns) + CELL(0.920 ns) = 0.920 ns; Loc. = PIN_61; Fanout = 18; PIN Node = 'nchpsel'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nchpsel } "NODE_NAME" } } { "NgControlCpld.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/NgControlCpld.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.003 ns) + CELL(0.742 ns) 5.665 ns inblock:inblock\|edecode4:BOARDSEL\|lpm_decode:lpm_decode_component\|decode_ndf:auto_generated\|w_anode1w\[2\]~2 2 COMB LC_X8_Y7_N1 4 " "Info: 2: + IC(4.003 ns) + CELL(0.742 ns) = 5.665 ns; Loc. = LC_X8_Y7_N1; Fanout = 4; COMB Node = 'inblock:inblock\|edecode4:BOARDSEL\|lpm_decode:lpm_decode_component\|decode_ndf:auto_generated\|w_anode1w\[2\]~2'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.745 ns" { nchpsel inblock:inblock|edecode4:BOARDSEL|lpm_decode:lpm_decode_component|decode_ndf:auto_generated|w_anode1w[2]~2 } "NODE_NAME" } } { "db/decode_ndf.tdf" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/db/decode_ndf.tdf" 34 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.620 ns) + CELL(0.601 ns) 6.886 ns board:board\|countload 3 COMB LC_X8_Y7_N7 11 " "Info: 3: + IC(0.620 ns) + CELL(0.601 ns) = 6.886 ns; Loc. = LC_X8_Y7_N7; Fanout = 11; COMB Node = 'board:board\|countload'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.221 ns" { inblock:inblock|edecode4:BOARDSEL|lpm_decode:lpm_decode_component|decode_ndf:auto_generated|w_anode1w[2]~2 board:board|countload } "NODE_NAME" } } { "board.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/board.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.356 ns) + CELL(1.010 ns) 11.252 ns board:board\|reg11:period_reg\|FF10 4 REG LC_X5_Y5_N2 2 " "Info: 4: + IC(3.356 ns) + CELL(1.010 ns) = 11.252 ns; Loc. = LC_X5_Y5_N2; Fanout = 2; REG Node = 'board:board\|reg11:period_reg\|FF10'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.366 ns" { board:board|countload board:board|reg11:period_reg|FF10 } "NODE_NAME" } } { "reg11.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/reg11.v" 47 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.273 ns ( 29.09 % ) " "Info: Total cell delay = 3.273 ns ( 29.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.979 ns ( 70.91 % ) " "Info: Total interconnect delay = 7.979 ns ( 70.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "11.252 ns" { nchpsel inblock:inblock|edecode4:BOARDSEL|lpm_decode:lpm_decode_component|decode_ndf:auto_generated|w_anode1w[2]~2 board:board|countload board:board|reg11:period_reg|FF10 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "11.252 ns" { nchpsel {} nchpsel~combout {} inblock:inblock|edecode4:BOARDSEL|lpm_decode:lpm_decode_component|decode_ndf:auto_generated|w_anode1w[2]~2 {} board:board|countload {} board:board|reg11:period_reg|FF10 {} } { 0.000ns 0.000ns 4.003ns 0.620ns 3.356ns } { 0.000ns 0.920ns 0.742ns 0.601ns 1.010ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.271 ns + " "Info: + Micro setup delay of destination is 0.271 ns" {  } { { "reg11.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/reg11.v" 47 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.991 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.991 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns clk 1 CLK PIN_14 100 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_14; Fanout = 100; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "NgControlCpld.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/NgControlCpld.v" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(0.746 ns) 2.991 ns board:board\|reg11:period_reg\|FF10 2 REG LC_X5_Y5_N2 2 " "Info: 2: + IC(1.300 ns) + CELL(0.746 ns) = 2.991 ns; Loc. = LC_X5_Y5_N2; Fanout = 2; REG Node = 'board:board\|reg11:period_reg\|FF10'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.046 ns" { clk board:board|reg11:period_reg|FF10 } "NODE_NAME" } } { "reg11.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/reg11.v" 47 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.691 ns ( 56.54 % ) " "Info: Total cell delay = 1.691 ns ( 56.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.300 ns ( 43.46 % ) " "Info: Total interconnect delay = 1.300 ns ( 43.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.991 ns" { clk board:board|reg11:period_reg|FF10 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.991 ns" { clk {} clk~combout {} board:board|reg11:period_reg|FF10 {} } { 0.000ns 0.000ns 1.300ns } { 0.000ns 0.945ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "11.252 ns" { nchpsel inblock:inblock|edecode4:BOARDSEL|lpm_decode:lpm_decode_component|decode_ndf:auto_generated|w_anode1w[2]~2 board:board|countload board:board|reg11:period_reg|FF10 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "11.252 ns" { nchpsel {} nchpsel~combout {} inblock:inblock|edecode4:BOARDSEL|lpm_decode:lpm_decode_component|decode_ndf:auto_generated|w_anode1w[2]~2 {} board:board|countload {} board:board|reg11:period_reg|FF10 {} } { 0.000ns 0.000ns 4.003ns 0.620ns 3.356ns } { 0.000ns 0.920ns 0.742ns 0.601ns 1.010ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.991 ns" { clk board:board|reg11:period_reg|FF10 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.991 ns" { clk {} clk~combout {} board:board|reg11:period_reg|FF10 {} } { 0.000ns 0.000ns 1.300ns } { 0.000ns 0.945ns 0.746ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "nReg5Fault aux board:board\|enable 12.574 ns register " "Info: tco from clock \"nReg5Fault\" to destination pin \"aux\" through register \"board:board\|enable\" is 12.574 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "nReg5Fault source 5.749 ns + Longest register " "Info: + Longest clock path from clock \"nReg5Fault\" to source register is 5.749 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.920 ns) 0.920 ns nReg5Fault 1 CLK PIN_100 1 " "Info: 1: + IC(0.000 ns) + CELL(0.920 ns) = 0.920 ns; Loc. = PIN_100; Fanout = 1; CLK Node = 'nReg5Fault'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nReg5Fault } "NODE_NAME" } } { "NgControlCpld.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/NgControlCpld.v" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.710 ns) + CELL(0.415 ns) 4.045 ns WideAnd1~0 2 COMB LC_X9_Y6_N5 3 " "Info: 2: + IC(2.710 ns) + CELL(0.415 ns) = 4.045 ns; Loc. = LC_X9_Y6_N5; Fanout = 3; COMB Node = 'WideAnd1~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.125 ns" { nReg5Fault WideAnd1~0 } "NODE_NAME" } } { "NgControlCpld.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/NgControlCpld.v" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.163 ns) 4.456 ns board:board\|latch_reset 3 COMB LC_X9_Y6_N6 1 " "Info: 3: + IC(0.248 ns) + CELL(0.163 ns) = 4.456 ns; Loc. = LC_X9_Y6_N6; Fanout = 1; COMB Node = 'board:board\|latch_reset'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { WideAnd1~0 board:board|latch_reset } "NODE_NAME" } } { "board.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/board.v" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.547 ns) + CELL(0.746 ns) 5.749 ns board:board\|enable 4 REG LC_X9_Y6_N4 16 " "Info: 4: + IC(0.547 ns) + CELL(0.746 ns) = 5.749 ns; Loc. = LC_X9_Y6_N4; Fanout = 16; REG Node = 'board:board\|enable'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.293 ns" { board:board|latch_reset board:board|enable } "NODE_NAME" } } { "board.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/board.v" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.244 ns ( 39.03 % ) " "Info: Total cell delay = 2.244 ns ( 39.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.505 ns ( 60.97 % ) " "Info: Total interconnect delay = 3.505 ns ( 60.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.749 ns" { nReg5Fault WideAnd1~0 board:board|latch_reset board:board|enable } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "5.749 ns" { nReg5Fault {} nReg5Fault~combout {} WideAnd1~0 {} board:board|latch_reset {} board:board|enable {} } { 0.000ns 0.000ns 2.710ns 0.248ns 0.547ns } { 0.000ns 0.920ns 0.415ns 0.163ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.305 ns + " "Info: + Micro clock to output delay of source is 0.305 ns" {  } { { "board.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/board.v" 60 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.520 ns + Longest register pin " "Info: + Longest register to pin delay is 6.520 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns board:board\|enable 1 REG LC_X9_Y6_N4 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X9_Y6_N4; Fanout = 16; REG Node = 'board:board\|enable'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { board:board|enable } "NODE_NAME" } } { "board.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/board.v" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.261 ns) + CELL(0.163 ns) 2.424 ns board:board\|signal:AUXSIG\|sds~0 2 COMB LC_X7_Y4_N9 1 " "Info: 2: + IC(2.261 ns) + CELL(0.163 ns) = 2.424 ns; Loc. = LC_X7_Y4_N9; Fanout = 1; COMB Node = 'board:board\|signal:AUXSIG\|sds~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.424 ns" { board:board|enable board:board|signal:AUXSIG|sds~0 } "NODE_NAME" } } { "signal.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/signal.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.213 ns) + CELL(1.883 ns) 6.520 ns aux 3 PIN PIN_98 0 " "Info: 3: + IC(2.213 ns) + CELL(1.883 ns) = 6.520 ns; Loc. = PIN_98; Fanout = 0; PIN Node = 'aux'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.096 ns" { board:board|signal:AUXSIG|sds~0 aux } "NODE_NAME" } } { "NgControlCpld.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/NgControlCpld.v" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.046 ns ( 31.38 % ) " "Info: Total cell delay = 2.046 ns ( 31.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.474 ns ( 68.62 % ) " "Info: Total interconnect delay = 4.474 ns ( 68.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.520 ns" { board:board|enable board:board|signal:AUXSIG|sds~0 aux } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "6.520 ns" { board:board|enable {} board:board|signal:AUXSIG|sds~0 {} aux {} } { 0.000ns 2.261ns 2.213ns } { 0.000ns 0.163ns 1.883ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.749 ns" { nReg5Fault WideAnd1~0 board:board|latch_reset board:board|enable } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "5.749 ns" { nReg5Fault {} nReg5Fault~combout {} WideAnd1~0 {} board:board|latch_reset {} board:board|enable {} } { 0.000ns 0.000ns 2.710ns 0.248ns 0.547ns } { 0.000ns 0.920ns 0.415ns 0.163ns 0.746ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.520 ns" { board:board|enable board:board|signal:AUXSIG|sds~0 aux } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "6.520 ns" { board:board|enable {} board:board|signal:AUXSIG|sds~0 {} aux {} } { 0.000ns 2.261ns 2.213ns } { 0.000ns 0.163ns 1.883ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "nReg5Fault LED2 9.038 ns Longest " "Info: Longest tpd from source pin \"nReg5Fault\" to destination pin \"LED2\" is 9.038 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.920 ns) 0.920 ns nReg5Fault 1 CLK PIN_100 1 " "Info: 1: + IC(0.000 ns) + CELL(0.920 ns) = 0.920 ns; Loc. = PIN_100; Fanout = 1; CLK Node = 'nReg5Fault'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nReg5Fault } "NODE_NAME" } } { "NgControlCpld.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/NgControlCpld.v" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.710 ns) + CELL(0.415 ns) 4.045 ns WideAnd1~0 2 COMB LC_X9_Y6_N5 3 " "Info: 2: + IC(2.710 ns) + CELL(0.415 ns) = 4.045 ns; Loc. = LC_X9_Y6_N5; Fanout = 3; COMB Node = 'WideAnd1~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.125 ns" { nReg5Fault WideAnd1~0 } "NODE_NAME" } } { "NgControlCpld.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/NgControlCpld.v" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.110 ns) + CELL(1.883 ns) 9.038 ns LED2 3 PIN PIN_30 0 " "Info: 3: + IC(3.110 ns) + CELL(1.883 ns) = 9.038 ns; Loc. = PIN_30; Fanout = 0; PIN Node = 'LED2'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.993 ns" { WideAnd1~0 LED2 } "NODE_NAME" } } { "NgControlCpld.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/NgControlCpld.v" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.218 ns ( 35.61 % ) " "Info: Total cell delay = 3.218 ns ( 35.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.820 ns ( 64.39 % ) " "Info: Total interconnect delay = 5.820 ns ( 64.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.038 ns" { nReg5Fault WideAnd1~0 LED2 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "9.038 ns" { nReg5Fault {} nReg5Fault~combout {} WideAnd1~0 {} LED2 {} } { 0.000ns 0.000ns 2.710ns 3.110ns } { 0.000ns 0.920ns 0.415ns 1.883ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "inblock:inblock\|sreg16:SHIFT\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\] serialin mspclk -2.238 ns register " "Info: th for register \"inblock:inblock\|sreg16:SHIFT\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\]\" (data pin = \"serialin\", clock pin = \"mspclk\") is -2.238 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "mspclk destination 2.882 ns + Longest register " "Info: + Longest clock path from clock \"mspclk\" to destination register is 2.882 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns mspclk 1 CLK PIN_62 16 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_62; Fanout = 16; CLK Node = 'mspclk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mspclk } "NODE_NAME" } } { "NgControlCpld.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/NgControlCpld.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.191 ns) + CELL(0.746 ns) 2.882 ns inblock:inblock\|sreg16:SHIFT\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\] 2 REG LC_X6_Y5_N9 5 " "Info: 2: + IC(1.191 ns) + CELL(0.746 ns) = 2.882 ns; Loc. = LC_X6_Y5_N9; Fanout = 5; REG Node = 'inblock:inblock\|sreg16:SHIFT\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.937 ns" { mspclk inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.691 ns ( 58.67 % ) " "Info: Total cell delay = 1.691 ns ( 58.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.191 ns ( 41.33 % ) " "Info: Total interconnect delay = 1.191 ns ( 41.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.882 ns" { mspclk inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.882 ns" { mspclk {} mspclk~combout {} inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[0] {} } { 0.000ns 0.000ns 1.191ns } { 0.000ns 0.945ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.179 ns + " "Info: + Micro hold delay of destination is 0.179 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.299 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.299 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.920 ns) 0.920 ns serialin 1 PIN PIN_66 1 " "Info: 1: + IC(0.000 ns) + CELL(0.920 ns) = 0.920 ns; Loc. = PIN_66; Fanout = 1; PIN Node = 'serialin'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { serialin } "NODE_NAME" } } { "NgControlCpld.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/NgControlCpld.v" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.899 ns) + CELL(0.480 ns) 5.299 ns inblock:inblock\|sreg16:SHIFT\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\] 2 REG LC_X6_Y5_N9 5 " "Info: 2: + IC(3.899 ns) + CELL(0.480 ns) = 5.299 ns; Loc. = LC_X6_Y5_N9; Fanout = 5; REG Node = 'inblock:inblock\|sreg16:SHIFT\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.379 ns" { serialin inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.400 ns ( 26.42 % ) " "Info: Total cell delay = 1.400 ns ( 26.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.899 ns ( 73.58 % ) " "Info: Total interconnect delay = 3.899 ns ( 73.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.299 ns" { serialin inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "5.299 ns" { serialin {} serialin~combout {} inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[0] {} } { 0.000ns 0.000ns 3.899ns } { 0.000ns 0.920ns 0.480ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.882 ns" { mspclk inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.882 ns" { mspclk {} mspclk~combout {} inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[0] {} } { 0.000ns 0.000ns 1.191ns } { 0.000ns 0.945ns 0.746ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.299 ns" { serialin inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "5.299 ns" { serialin {} serialin~combout {} inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[0] {} } { 0.000ns 0.000ns 3.899ns } { 0.000ns 0.920ns 0.480ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "130 " "Info: Peak virtual memory: 130 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 04 13:18:50 2009 " "Info: Processing ended: Sat Jul 04 13:18:50 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
