// Seed: 3128406870
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  output wire id_12;
  output wire id_11;
  output wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  supply0 id_14 = 1'h0;
  assign module_1.id_8 = 0;
  id_15(
      -1 - 'b0, 1, 1
  );
  wire id_16, id_17;
endmodule
module module_1 (
    input tri1 id_0,
    output supply1 id_1,
    input tri1 id_2,
    output tri1 id_3,
    input wor id_4,
    input tri0 id_5,
    output uwire id_6,
    input tri0 id_7,
    input supply0 id_8,
    input supply1 id_9
);
  supply0 id_11;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11
  );
  assign id_3 = 1'd0;
  logic [7:0][-1 : 1 'b0] id_12;
  assign id_11 = -1;
endmodule
