srcscan starts
-- Analyzing VHDL file "C:/Xilinx/Vivado/2017.4/data/vhdl/src/std/standard.vhd" into library std (VHDL-9003)
INFO: analyzing package STANDARD (VHDL-1014)
-- Analyzing VHDL file "C:/Xilinx/Vivado/2017.4/data/vhdl/src/std/textio.vhd" into library std (VHDL-9003)
INFO: analyzing package TEXTIO (VHDL-1014)
INFO: analyzing package body TEXTIO (VHDL-1013)
-- Analyzing VHDL file "C:/Xilinx/Vivado/2017.4/data/vhdl/src/synopsys/compileToSynopsys/attributes.vhd" into library synopsys (VHDL-9003)
INFO: analyzing package ATTRIBUTES (VHDL-1014)
-- Analyzing VHDL file "C:/Xilinx/Vivado/2017.4/data/vhdl/src/ieee/distributable/std_logic_1164.vhd" into library ieee (VHDL-9003)
INFO: analyzing package std_logic_1164 (VHDL-1014)
INFO: analyzing package body std_logic_1164 (VHDL-1013)
-- Analyzing VHDL file "C:/Xilinx/Vivado/2017.4/data/vhdl/src/ieee/distributable/numeric_std.vhd" into library ieee (VHDL-9003)
INFO: analyzing package NUMERIC_STD (VHDL-1014)
INFO: analyzing package body NUMERIC_STD (VHDL-1013)
-- Analyzing VHDL file "C:/Xilinx/Vivado/2017.4/data/vhdl/src/ieee/distributable/numeric_bit.vhd" into library ieee (VHDL-9003)
INFO: analyzing package NUMERIC_BIT (VHDL-1014)
INFO: analyzing package body NUMERIC_BIT (VHDL-1013)
-- Analyzing VHDL file "C:/Xilinx/Vivado/2017.4/data/vhdl/src/synopsys/compileToIeee/std_logic_arith.vhd" into library ieee (VHDL-9003)
INFO: analyzing package std_logic_arith (VHDL-1014)
INFO: analyzing package body std_logic_arith (VHDL-1013)
-- Analyzing VHDL file "C:/Xilinx/Vivado/2017.4/data/vhdl/src/synopsys/compileToIeee/std_logic_unsigned.vhd" into library ieee (VHDL-9003)
INFO: analyzing package STD_LOGIC_UNSIGNED (VHDL-1014)
INFO: analyzing package body STD_LOGIC_UNSIGNED (VHDL-1013)
-- Analyzing VHDL file "C:/Xilinx/Vivado/2017.4/data/vhdl/src/synopsys/compileToIeee/std_logic_signed.vhd" into library ieee (VHDL-9003)
INFO: analyzing package STD_LOGIC_SIGNED (VHDL-1014)
INFO: analyzing package body STD_LOGIC_SIGNED (VHDL-1013)
-- Analyzing VHDL file "C:/Xilinx/Vivado/2017.4/data/vhdl/src/synopsys/compileToIeee/std_logic_misc.vhd" into library ieee (VHDL-9003)
INFO: analyzing package std_logic_misc (VHDL-1014)
INFO: analyzing package body std_logic_misc (VHDL-1013)
C:/Xilinx/Vivado/2017.4/data/vhdl/src/synopsys/compileToIeee/std_logic_misc.vhd(972): WARNING: directive wired_three_state expects one argument (VHDL-1382)
-- Analyzing VHDL file "C:/Xilinx/Vivado/2017.4/data/vhdl/src/synopsys/compileToIeee/std_logic_textio.vhd" into library ieee (VHDL-9003)
INFO: analyzing package STD_LOGIC_TEXTIO (VHDL-1014)
INFO: analyzing package body STD_LOGIC_TEXTIO (VHDL-1013)
ERROR: cannot open vhdl file C:/Xilinx/Vivado/2017.4/data/vhdl/src/ieee/restricted/math_real.vhd (VHDL-1515)
-- Analyzing VHDL file "C:/Xilinx/Vivado/2017.4/data/vhdl/src/unisims/unisim_retarget_VCOMP.vhd" into library unisim (VHDL-9003)
INFO: analyzing package VCOMPONENTS (VHDL-1014)
-- Analyzing VHDL file "C:/Xilinx/Vivado/2017.4/data/vhdl/src/unimacro/unimacro_VCOMP.vhd" into library unimacro (VHDL-9003)
INFO: analyzing package VCOMPONENTS (VHDL-1014)
INFO: analyzing package body VCOMPONENTS (VHDL-1013)
-- Analyzing VHDL file "C:/Xilinx/Vivado/2017.4/data/vhdl/src/../../parts/xilinx/rtl/lib/vhdl/xst/src/mixed_lang_vltype.vhd" into library vl (VHDL-9003)
INFO: analyzing package vl_types (VHDL-1014)
INFO: analyzing package body vl_types (VHDL-1013)
-- Analyzing VHDL file "C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_VCOMP.vhd" into library xpm (VHDL-9003)
INFO: analyzing package VCOMPONENTS (VHDL-1014)
-- Analyzing VHDL file "C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/Adder.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity Adder (VHDL-1012)
INFO: analyzing architecture Behavioral of entity adder (VHDL-9006)
-- Analyzing VHDL file "C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/BinToBCD.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity BinToBCD (VHDL-1012)
INFO: analyzing architecture Behavioral of entity bintobcd (VHDL-9006)
C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/BinToBCD.vhd(18): WARNING: syntax error near begin (VHDL-1261)
-- Analyzing VHDL file "C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/Main.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity Main (VHDL-1012)
INFO: analyzing architecture Behavioral of entity main (VHDL-9006)
C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/Main.vhd(32): ERROR: variable outside of subprogram or process must be 'shared' (VHDL-1294)
C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/Main.vhd(33): ERROR: variable outside of subprogram or process must be 'shared' (VHDL-1294)
C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/Main.vhd(34): ERROR: variable outside of subprogram or process must be 'shared' (VHDL-1294)
C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/Main.vhd(37): ERROR: use := to assign to variable inpa (VHDL-1289)
C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/Main.vhd(38): ERROR: use := to assign to variable inpb (VHDL-1289)
C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/Main.vhd(39): WARNING: syntax error near := (VHDL-1261)
C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/Main.vhd(39): WARNING: syntax error near + (VHDL-1261)
C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/Main.vhd(39): WARNING: syntax error near ; (VHDL-1261)
Listing tops:
VHDL top: library:xil_defaultlib entity:adder arch:
VHDL top: library:xil_defaultlib entity:adder arch:
VHDL top: library:xil_defaultlib entity:main arch:
VHDL top: library:xil_defaultlib entity:main arch:
END of tops
C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/Adder.vhd(6): INFO: executing Adder(Behavioral) (VHDL-1067)
C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/Main.vhd(4): INFO: executing Main(Behavioral) (VHDL-1067)
C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/Main.vhd(25): ERROR: expression has 9 elements ; expected 16 (VHDL-1077)
C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/Main.vhd(25): ERROR: expression has 9 elements ; expected 16 (VHDL-1077)
C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/BinToBCD.vhd(5): INFO: executing BinToBCD_default() (VHDL-1067)
srcscan exits with return value 0
