
HC-10 BlueTooth.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00008850  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00408850  00408850  00018850  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000008b4  20400000  00408858  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          000000dc  204008b4  0040910c  000208b4  2**2
                  ALLOC
  4 .stack        00002000  20400990  004091e8  000208b4  2**0
                  ALLOC
  5 .heap         00000200  20402990  0040b1e8  000208b4  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  000208b4  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  000208e2  2**0
                  CONTENTS, READONLY
  8 .debug_info   00009a02  00000000  00000000  0002093b  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 000015d5  00000000  00000000  0002a33d  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00006436  00000000  00000000  0002b912  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000ac0  00000000  00000000  00031d48  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000009e0  00000000  00000000  00032808  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0001dc71  00000000  00000000  000331e8  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000a096  00000000  00000000  00050e59  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0008aa9a  00000000  00000000  0005aeef  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00003e4c  00000000  00000000  000e598c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <_sfixed>:
  400000:	20402990 	.word	0x20402990
  400004:	00401241 	.word	0x00401241
  400008:	004012f1 	.word	0x004012f1
  40000c:	004012f1 	.word	0x004012f1
  400010:	004012f1 	.word	0x004012f1
  400014:	004012f1 	.word	0x004012f1
  400018:	004012f1 	.word	0x004012f1
	...
  40002c:	004012f1 	.word	0x004012f1
  400030:	004012f1 	.word	0x004012f1
  400034:	00000000 	.word	0x00000000
  400038:	004012f1 	.word	0x004012f1
  40003c:	004012f1 	.word	0x004012f1
  400040:	004012f1 	.word	0x004012f1
  400044:	004012f1 	.word	0x004012f1
  400048:	004012f1 	.word	0x004012f1
  40004c:	004012f1 	.word	0x004012f1
  400050:	004012f1 	.word	0x004012f1
  400054:	004012f1 	.word	0x004012f1
  400058:	004012f1 	.word	0x004012f1
  40005c:	004012f1 	.word	0x004012f1
  400060:	004012f1 	.word	0x004012f1
  400064:	00000000 	.word	0x00000000
  400068:	00400a81 	.word	0x00400a81
  40006c:	00400a99 	.word	0x00400a99
  400070:	00400ab1 	.word	0x00400ab1
  400074:	004012f1 	.word	0x004012f1
  400078:	004012f1 	.word	0x004012f1
  40007c:	004012f1 	.word	0x004012f1
  400080:	00400ac9 	.word	0x00400ac9
  400084:	00400ae1 	.word	0x00400ae1
  400088:	004012f1 	.word	0x004012f1
  40008c:	004012f1 	.word	0x004012f1
  400090:	004012f1 	.word	0x004012f1
  400094:	004012f1 	.word	0x004012f1
  400098:	004012f1 	.word	0x004012f1
  40009c:	004012f1 	.word	0x004012f1
  4000a0:	004012f1 	.word	0x004012f1
  4000a4:	004012f1 	.word	0x004012f1
  4000a8:	004012f1 	.word	0x004012f1
  4000ac:	004012f1 	.word	0x004012f1
  4000b0:	004012f1 	.word	0x004012f1
  4000b4:	004012f1 	.word	0x004012f1
  4000b8:	004012f1 	.word	0x004012f1
  4000bc:	004012f1 	.word	0x004012f1
  4000c0:	004012f1 	.word	0x004012f1
  4000c4:	004012f1 	.word	0x004012f1
  4000c8:	004012f1 	.word	0x004012f1
  4000cc:	004012f1 	.word	0x004012f1
  4000d0:	00000000 	.word	0x00000000
  4000d4:	004012f1 	.word	0x004012f1
  4000d8:	00000000 	.word	0x00000000
  4000dc:	004012f1 	.word	0x004012f1
  4000e0:	004012f1 	.word	0x004012f1
  4000e4:	004012f1 	.word	0x004012f1
  4000e8:	004012f1 	.word	0x004012f1
  4000ec:	004012f1 	.word	0x004012f1
  4000f0:	004012f1 	.word	0x004012f1
  4000f4:	004012f1 	.word	0x004012f1
  4000f8:	004012f1 	.word	0x004012f1
  4000fc:	004012f1 	.word	0x004012f1
  400100:	004012f1 	.word	0x004012f1
  400104:	004012f1 	.word	0x004012f1
  400108:	004012f1 	.word	0x004012f1
  40010c:	004012f1 	.word	0x004012f1
  400110:	004012f1 	.word	0x004012f1
	...
  400120:	004012f1 	.word	0x004012f1
  400124:	004012f1 	.word	0x004012f1
  400128:	004012f1 	.word	0x004012f1
  40012c:	004012f1 	.word	0x004012f1
  400130:	004012f1 	.word	0x004012f1
  400134:	00000000 	.word	0x00000000
  400138:	004012f1 	.word	0x004012f1
  40013c:	004012f1 	.word	0x004012f1

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	204008b4 	.word	0x204008b4
  40015c:	00000000 	.word	0x00000000
  400160:	00408858 	.word	0x00408858

00400164 <frame_dummy>:
  400164:	4b08      	ldr	r3, [pc, #32]	; (400188 <frame_dummy+0x24>)
  400166:	b510      	push	{r4, lr}
  400168:	b11b      	cbz	r3, 400172 <frame_dummy+0xe>
  40016a:	4908      	ldr	r1, [pc, #32]	; (40018c <frame_dummy+0x28>)
  40016c:	4808      	ldr	r0, [pc, #32]	; (400190 <frame_dummy+0x2c>)
  40016e:	f3af 8000 	nop.w
  400172:	4808      	ldr	r0, [pc, #32]	; (400194 <frame_dummy+0x30>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b903      	cbnz	r3, 40017a <frame_dummy+0x16>
  400178:	bd10      	pop	{r4, pc}
  40017a:	4b07      	ldr	r3, [pc, #28]	; (400198 <frame_dummy+0x34>)
  40017c:	2b00      	cmp	r3, #0
  40017e:	d0fb      	beq.n	400178 <frame_dummy+0x14>
  400180:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400184:	4718      	bx	r3
  400186:	bf00      	nop
  400188:	00000000 	.word	0x00000000
  40018c:	204008b8 	.word	0x204008b8
  400190:	00408858 	.word	0x00408858
  400194:	00408858 	.word	0x00408858
  400198:	00000000 	.word	0x00000000

0040019c <osc_enable>:
#define OSC_MAINCK_XTAL_HZ      BOARD_FREQ_MAINCK_XTAL    //!< External crystal oscillator.
#define OSC_MAINCK_BYPASS_HZ    BOARD_FREQ_MAINCK_BYPASS  //!< External bypass oscillator.
//@}

static inline void osc_enable(uint32_t ul_id)
{
  40019c:	b580      	push	{r7, lr}
  40019e:	b082      	sub	sp, #8
  4001a0:	af00      	add	r7, sp, #0
  4001a2:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4001a4:	687b      	ldr	r3, [r7, #4]
  4001a6:	2b07      	cmp	r3, #7
  4001a8:	d831      	bhi.n	40020e <osc_enable+0x72>
  4001aa:	a201      	add	r2, pc, #4	; (adr r2, 4001b0 <osc_enable+0x14>)
  4001ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4001b0:	0040020d 	.word	0x0040020d
  4001b4:	004001d1 	.word	0x004001d1
  4001b8:	004001d9 	.word	0x004001d9
  4001bc:	004001e1 	.word	0x004001e1
  4001c0:	004001e9 	.word	0x004001e9
  4001c4:	004001f1 	.word	0x004001f1
  4001c8:	004001f9 	.word	0x004001f9
  4001cc:	00400203 	.word	0x00400203
	case OSC_SLCK_32K_RC:
		break;

	case OSC_SLCK_32K_XTAL:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL);
  4001d0:	2000      	movs	r0, #0
  4001d2:	4b11      	ldr	r3, [pc, #68]	; (400218 <osc_enable+0x7c>)
  4001d4:	4798      	blx	r3
		break;
  4001d6:	e01a      	b.n	40020e <osc_enable+0x72>

	case OSC_SLCK_32K_BYPASS:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_BYPASS);
  4001d8:	2001      	movs	r0, #1
  4001da:	4b0f      	ldr	r3, [pc, #60]	; (400218 <osc_enable+0x7c>)
  4001dc:	4798      	blx	r3
		break;
  4001de:	e016      	b.n	40020e <osc_enable+0x72>


	case OSC_MAINCK_4M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_4_MHz);
  4001e0:	2000      	movs	r0, #0
  4001e2:	4b0e      	ldr	r3, [pc, #56]	; (40021c <osc_enable+0x80>)
  4001e4:	4798      	blx	r3
		break;
  4001e6:	e012      	b.n	40020e <osc_enable+0x72>

	case OSC_MAINCK_8M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_8_MHz);
  4001e8:	2010      	movs	r0, #16
  4001ea:	4b0c      	ldr	r3, [pc, #48]	; (40021c <osc_enable+0x80>)
  4001ec:	4798      	blx	r3
		break;
  4001ee:	e00e      	b.n	40020e <osc_enable+0x72>

	case OSC_MAINCK_12M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
  4001f0:	2020      	movs	r0, #32
  4001f2:	4b0a      	ldr	r3, [pc, #40]	; (40021c <osc_enable+0x80>)
  4001f4:	4798      	blx	r3
		break;
  4001f6:	e00a      	b.n	40020e <osc_enable+0x72>


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  4001f8:	213e      	movs	r1, #62	; 0x3e
  4001fa:	2000      	movs	r0, #0
  4001fc:	4b08      	ldr	r3, [pc, #32]	; (400220 <osc_enable+0x84>)
  4001fe:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  400200:	e005      	b.n	40020e <osc_enable+0x72>

	case OSC_MAINCK_BYPASS:
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS,
  400202:	213e      	movs	r1, #62	; 0x3e
  400204:	2001      	movs	r0, #1
  400206:	4b06      	ldr	r3, [pc, #24]	; (400220 <osc_enable+0x84>)
  400208:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  40020a:	e000      	b.n	40020e <osc_enable+0x72>

static inline void osc_enable(uint32_t ul_id)
{
	switch (ul_id) {
	case OSC_SLCK_32K_RC:
		break;
  40020c:	bf00      	nop
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS,
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
	}
}
  40020e:	bf00      	nop
  400210:	3708      	adds	r7, #8
  400212:	46bd      	mov	sp, r7
  400214:	bd80      	pop	{r7, pc}
  400216:	bf00      	nop
  400218:	00400bf9 	.word	0x00400bf9
  40021c:	00400c65 	.word	0x00400c65
  400220:	00400cd5 	.word	0x00400cd5

00400224 <osc_is_ready>:
		break;
	}
}

static inline bool osc_is_ready(uint32_t ul_id)
{
  400224:	b580      	push	{r7, lr}
  400226:	b082      	sub	sp, #8
  400228:	af00      	add	r7, sp, #0
  40022a:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  40022c:	687b      	ldr	r3, [r7, #4]
  40022e:	2b07      	cmp	r3, #7
  400230:	d826      	bhi.n	400280 <osc_is_ready+0x5c>
  400232:	a201      	add	r2, pc, #4	; (adr r2, 400238 <osc_is_ready+0x14>)
  400234:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400238:	00400259 	.word	0x00400259
  40023c:	0040025d 	.word	0x0040025d
  400240:	0040025d 	.word	0x0040025d
  400244:	0040026f 	.word	0x0040026f
  400248:	0040026f 	.word	0x0040026f
  40024c:	0040026f 	.word	0x0040026f
  400250:	0040026f 	.word	0x0040026f
  400254:	0040026f 	.word	0x0040026f
	case OSC_SLCK_32K_RC:
		return 1;
  400258:	2301      	movs	r3, #1
  40025a:	e012      	b.n	400282 <osc_is_ready+0x5e>

	case OSC_SLCK_32K_XTAL:
	case OSC_SLCK_32K_BYPASS:
		return pmc_osc_is_ready_32kxtal();
  40025c:	4b0b      	ldr	r3, [pc, #44]	; (40028c <osc_is_ready+0x68>)
  40025e:	4798      	blx	r3
  400260:	4603      	mov	r3, r0
  400262:	2b00      	cmp	r3, #0
  400264:	bf14      	ite	ne
  400266:	2301      	movne	r3, #1
  400268:	2300      	moveq	r3, #0
  40026a:	b2db      	uxtb	r3, r3
  40026c:	e009      	b.n	400282 <osc_is_ready+0x5e>
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  40026e:	4b08      	ldr	r3, [pc, #32]	; (400290 <osc_is_ready+0x6c>)
  400270:	4798      	blx	r3
  400272:	4603      	mov	r3, r0
  400274:	2b00      	cmp	r3, #0
  400276:	bf14      	ite	ne
  400278:	2301      	movne	r3, #1
  40027a:	2300      	moveq	r3, #0
  40027c:	b2db      	uxtb	r3, r3
  40027e:	e000      	b.n	400282 <osc_is_ready+0x5e>
	}

	return 0;
  400280:	2300      	movs	r3, #0
}
  400282:	4618      	mov	r0, r3
  400284:	3708      	adds	r7, #8
  400286:	46bd      	mov	sp, r7
  400288:	bd80      	pop	{r7, pc}
  40028a:	bf00      	nop
  40028c:	00400c31 	.word	0x00400c31
  400290:	00400d4d 	.word	0x00400d4d

00400294 <osc_get_rate>:

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  400294:	b480      	push	{r7}
  400296:	b083      	sub	sp, #12
  400298:	af00      	add	r7, sp, #0
  40029a:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  40029c:	687b      	ldr	r3, [r7, #4]
  40029e:	2b07      	cmp	r3, #7
  4002a0:	d825      	bhi.n	4002ee <osc_get_rate+0x5a>
  4002a2:	a201      	add	r2, pc, #4	; (adr r2, 4002a8 <osc_get_rate+0x14>)
  4002a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4002a8:	004002c9 	.word	0x004002c9
  4002ac:	004002cf 	.word	0x004002cf
  4002b0:	004002d5 	.word	0x004002d5
  4002b4:	004002db 	.word	0x004002db
  4002b8:	004002df 	.word	0x004002df
  4002bc:	004002e3 	.word	0x004002e3
  4002c0:	004002e7 	.word	0x004002e7
  4002c4:	004002eb 	.word	0x004002eb
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  4002c8:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  4002cc:	e010      	b.n	4002f0 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  4002ce:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4002d2:	e00d      	b.n	4002f0 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  4002d4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4002d8:	e00a      	b.n	4002f0 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  4002da:	4b08      	ldr	r3, [pc, #32]	; (4002fc <osc_get_rate+0x68>)
  4002dc:	e008      	b.n	4002f0 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  4002de:	4b08      	ldr	r3, [pc, #32]	; (400300 <osc_get_rate+0x6c>)
  4002e0:	e006      	b.n	4002f0 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  4002e2:	4b08      	ldr	r3, [pc, #32]	; (400304 <osc_get_rate+0x70>)
  4002e4:	e004      	b.n	4002f0 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  4002e6:	4b07      	ldr	r3, [pc, #28]	; (400304 <osc_get_rate+0x70>)
  4002e8:	e002      	b.n	4002f0 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  4002ea:	4b06      	ldr	r3, [pc, #24]	; (400304 <osc_get_rate+0x70>)
  4002ec:	e000      	b.n	4002f0 <osc_get_rate+0x5c>
	}

	return 0;
  4002ee:	2300      	movs	r3, #0
}
  4002f0:	4618      	mov	r0, r3
  4002f2:	370c      	adds	r7, #12
  4002f4:	46bd      	mov	sp, r7
  4002f6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4002fa:	4770      	bx	lr
  4002fc:	003d0900 	.word	0x003d0900
  400300:	007a1200 	.word	0x007a1200
  400304:	00b71b00 	.word	0x00b71b00

00400308 <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
  400308:	b580      	push	{r7, lr}
  40030a:	b082      	sub	sp, #8
  40030c:	af00      	add	r7, sp, #0
  40030e:	4603      	mov	r3, r0
  400310:	71fb      	strb	r3, [r7, #7]
	while (!osc_is_ready(id)) {
  400312:	bf00      	nop
  400314:	79fb      	ldrb	r3, [r7, #7]
  400316:	4618      	mov	r0, r3
  400318:	4b05      	ldr	r3, [pc, #20]	; (400330 <osc_wait_ready+0x28>)
  40031a:	4798      	blx	r3
  40031c:	4603      	mov	r3, r0
  40031e:	f083 0301 	eor.w	r3, r3, #1
  400322:	b2db      	uxtb	r3, r3
  400324:	2b00      	cmp	r3, #0
  400326:	d1f5      	bne.n	400314 <osc_wait_ready+0xc>
		/* Do nothing */
	}
}
  400328:	bf00      	nop
  40032a:	3708      	adds	r7, #8
  40032c:	46bd      	mov	sp, r7
  40032e:	bd80      	pop	{r7, pc}
  400330:	00400225 	.word	0x00400225

00400334 <pll_config_init>:
 * hardware mul+1 is hidden in this implementation. Use mul as mul effective
 * value.
 */
static inline void pll_config_init(struct pll_config *p_cfg,
		enum pll_source e_src, uint32_t ul_div, uint32_t ul_mul)
{
  400334:	b580      	push	{r7, lr}
  400336:	b086      	sub	sp, #24
  400338:	af00      	add	r7, sp, #0
  40033a:	60f8      	str	r0, [r7, #12]
  40033c:	607a      	str	r2, [r7, #4]
  40033e:	603b      	str	r3, [r7, #0]
  400340:	460b      	mov	r3, r1
  400342:	72fb      	strb	r3, [r7, #11]
	uint32_t vco_hz;

	Assert(e_src < PLL_NR_SOURCES);

	if (ul_div == 0 && ul_mul == 0) { /* Must only be true for UTMI PLL */
  400344:	687b      	ldr	r3, [r7, #4]
  400346:	2b00      	cmp	r3, #0
  400348:	d107      	bne.n	40035a <pll_config_init+0x26>
  40034a:	683b      	ldr	r3, [r7, #0]
  40034c:	2b00      	cmp	r3, #0
  40034e:	d104      	bne.n	40035a <pll_config_init+0x26>
		p_cfg->ctrl = CKGR_UCKR_UPLLCOUNT(PLL_COUNT);
  400350:	68fb      	ldr	r3, [r7, #12]
  400352:	f44f 0270 	mov.w	r2, #15728640	; 0xf00000
  400356:	601a      	str	r2, [r3, #0]
  400358:	e019      	b.n	40038e <pll_config_init+0x5a>
	} else { /* PLLA */
	/* Calculate internal VCO frequency */
	vco_hz = osc_get_rate(e_src) / ul_div;
  40035a:	7afb      	ldrb	r3, [r7, #11]
  40035c:	4618      	mov	r0, r3
  40035e:	4b0e      	ldr	r3, [pc, #56]	; (400398 <pll_config_init+0x64>)
  400360:	4798      	blx	r3
  400362:	4602      	mov	r2, r0
  400364:	687b      	ldr	r3, [r7, #4]
  400366:	fbb2 f3f3 	udiv	r3, r2, r3
  40036a:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_INPUT_MIN_HZ);
	Assert(vco_hz <= PLL_INPUT_MAX_HZ);

	vco_hz *= ul_mul;
  40036c:	697b      	ldr	r3, [r7, #20]
  40036e:	683a      	ldr	r2, [r7, #0]
  400370:	fb02 f303 	mul.w	r3, r2, r3
  400374:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
	Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);

	/* PMC hardware will automatically make it mul+1 */
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div)  \
  400376:	683b      	ldr	r3, [r7, #0]
  400378:	3b01      	subs	r3, #1
  40037a:	041a      	lsls	r2, r3, #16
  40037c:	4b07      	ldr	r3, [pc, #28]	; (40039c <pll_config_init+0x68>)
  40037e:	4013      	ands	r3, r2
  400380:	687a      	ldr	r2, [r7, #4]
  400382:	b2d2      	uxtb	r2, r2
  400384:	4313      	orrs	r3, r2
		| CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
  400386:	f443 527c 	orr.w	r2, r3, #16128	; 0x3f00
	vco_hz *= ul_mul;
	Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
	Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);

	/* PMC hardware will automatically make it mul+1 */
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div)  \
  40038a:	68fb      	ldr	r3, [r7, #12]
  40038c:	601a      	str	r2, [r3, #0]
		| CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
	}
}
  40038e:	bf00      	nop
  400390:	3718      	adds	r7, #24
  400392:	46bd      	mov	sp, r7
  400394:	bd80      	pop	{r7, pc}
  400396:	bf00      	nop
  400398:	00400295 	.word	0x00400295
  40039c:	07ff0000 	.word	0x07ff0000

004003a0 <pll_enable>:
		PMC->CKGR_UCKR = p_cfg->ctrl;
	}
}

static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
  4003a0:	b580      	push	{r7, lr}
  4003a2:	b082      	sub	sp, #8
  4003a4:	af00      	add	r7, sp, #0
  4003a6:	6078      	str	r0, [r7, #4]
  4003a8:	6039      	str	r1, [r7, #0]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  4003aa:	683b      	ldr	r3, [r7, #0]
  4003ac:	2b00      	cmp	r3, #0
  4003ae:	d108      	bne.n	4003c2 <pll_enable+0x22>
		pmc_disable_pllack(); // Always stop PLL first!
  4003b0:	4b09      	ldr	r3, [pc, #36]	; (4003d8 <pll_enable+0x38>)
  4003b2:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  4003b4:	4a09      	ldr	r2, [pc, #36]	; (4003dc <pll_enable+0x3c>)
  4003b6:	687b      	ldr	r3, [r7, #4]
  4003b8:	681b      	ldr	r3, [r3, #0]
  4003ba:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  4003be:	6293      	str	r3, [r2, #40]	; 0x28
	} else {
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
	}
}
  4003c0:	e005      	b.n	4003ce <pll_enable+0x2e>

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
	} else {
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
  4003c2:	4a06      	ldr	r2, [pc, #24]	; (4003dc <pll_enable+0x3c>)
  4003c4:	687b      	ldr	r3, [r7, #4]
  4003c6:	681b      	ldr	r3, [r3, #0]
  4003c8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  4003cc:	61d3      	str	r3, [r2, #28]
	}
}
  4003ce:	bf00      	nop
  4003d0:	3708      	adds	r7, #8
  4003d2:	46bd      	mov	sp, r7
  4003d4:	bd80      	pop	{r7, pc}
  4003d6:	bf00      	nop
  4003d8:	00400d69 	.word	0x00400d69
  4003dc:	400e0600 	.word	0x400e0600

004003e0 <pll_is_locked>:
		PMC->CKGR_UCKR &= ~CKGR_UCKR_UPLLEN;
	}
}

static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
  4003e0:	b580      	push	{r7, lr}
  4003e2:	b082      	sub	sp, #8
  4003e4:	af00      	add	r7, sp, #0
  4003e6:	6078      	str	r0, [r7, #4]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  4003e8:	687b      	ldr	r3, [r7, #4]
  4003ea:	2b00      	cmp	r3, #0
  4003ec:	d103      	bne.n	4003f6 <pll_is_locked+0x16>
	return pmc_is_locked_pllack();
  4003ee:	4b05      	ldr	r3, [pc, #20]	; (400404 <pll_is_locked+0x24>)
  4003f0:	4798      	blx	r3
  4003f2:	4603      	mov	r3, r0
  4003f4:	e002      	b.n	4003fc <pll_is_locked+0x1c>
	} else {
		return pmc_is_locked_upll();
  4003f6:	4b04      	ldr	r3, [pc, #16]	; (400408 <pll_is_locked+0x28>)
  4003f8:	4798      	blx	r3
  4003fa:	4603      	mov	r3, r0
	}
}
  4003fc:	4618      	mov	r0, r3
  4003fe:	3708      	adds	r7, #8
  400400:	46bd      	mov	sp, r7
  400402:	bd80      	pop	{r7, pc}
  400404:	00400d85 	.word	0x00400d85
  400408:	00400da1 	.word	0x00400da1

0040040c <pll_enable_source>:

static inline void pll_enable_source(enum pll_source e_src)
{
  40040c:	b580      	push	{r7, lr}
  40040e:	b082      	sub	sp, #8
  400410:	af00      	add	r7, sp, #0
  400412:	4603      	mov	r3, r0
  400414:	71fb      	strb	r3, [r7, #7]
	switch (e_src) {
  400416:	79fb      	ldrb	r3, [r7, #7]
  400418:	3b03      	subs	r3, #3
  40041a:	2b04      	cmp	r3, #4
  40041c:	d808      	bhi.n	400430 <pll_enable_source+0x24>
	case PLL_SRC_MAINCK_4M_RC:
	case PLL_SRC_MAINCK_8M_RC:
	case PLL_SRC_MAINCK_12M_RC:
	case PLL_SRC_MAINCK_XTAL:
	case PLL_SRC_MAINCK_BYPASS:
		osc_enable(e_src);
  40041e:	79fb      	ldrb	r3, [r7, #7]
  400420:	4618      	mov	r0, r3
  400422:	4b06      	ldr	r3, [pc, #24]	; (40043c <pll_enable_source+0x30>)
  400424:	4798      	blx	r3
		osc_wait_ready(e_src);
  400426:	79fb      	ldrb	r3, [r7, #7]
  400428:	4618      	mov	r0, r3
  40042a:	4b05      	ldr	r3, [pc, #20]	; (400440 <pll_enable_source+0x34>)
  40042c:	4798      	blx	r3
		break;
  40042e:	e000      	b.n	400432 <pll_enable_source+0x26>

	default:
		Assert(false);
		break;
  400430:	bf00      	nop
	}
}
  400432:	bf00      	nop
  400434:	3708      	adds	r7, #8
  400436:	46bd      	mov	sp, r7
  400438:	bd80      	pop	{r7, pc}
  40043a:	bf00      	nop
  40043c:	0040019d 	.word	0x0040019d
  400440:	00400309 	.word	0x00400309

00400444 <pll_wait_for_lock>:
 *
 * \retval STATUS_OK The PLL is now locked.
 * \retval ERR_TIMEOUT Timed out waiting for PLL to become locked.
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
  400444:	b580      	push	{r7, lr}
  400446:	b082      	sub	sp, #8
  400448:	af00      	add	r7, sp, #0
  40044a:	6078      	str	r0, [r7, #4]
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  40044c:	bf00      	nop
  40044e:	6878      	ldr	r0, [r7, #4]
  400450:	4b04      	ldr	r3, [pc, #16]	; (400464 <pll_wait_for_lock+0x20>)
  400452:	4798      	blx	r3
  400454:	4603      	mov	r3, r0
  400456:	2b00      	cmp	r3, #0
  400458:	d0f9      	beq.n	40044e <pll_wait_for_lock+0xa>
		/* Do nothing */
	}

	return 0;
  40045a:	2300      	movs	r3, #0
}
  40045c:	4618      	mov	r0, r3
  40045e:	3708      	adds	r7, #8
  400460:	46bd      	mov	sp, r7
  400462:	bd80      	pop	{r7, pc}
  400464:	004003e1 	.word	0x004003e1

00400468 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  400468:	b580      	push	{r7, lr}
  40046a:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  40046c:	2006      	movs	r0, #6
  40046e:	4b05      	ldr	r3, [pc, #20]	; (400484 <sysclk_get_main_hz+0x1c>)
  400470:	4798      	blx	r3
  400472:	4602      	mov	r2, r0
  400474:	4613      	mov	r3, r2
  400476:	009b      	lsls	r3, r3, #2
  400478:	4413      	add	r3, r2
  40047a:	009a      	lsls	r2, r3, #2
  40047c:	4413      	add	r3, r2
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  40047e:	4618      	mov	r0, r3
  400480:	bd80      	pop	{r7, pc}
  400482:	bf00      	nop
  400484:	00400295 	.word	0x00400295

00400488 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  400488:	b580      	push	{r7, lr}
  40048a:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  40048c:	4b02      	ldr	r3, [pc, #8]	; (400498 <sysclk_get_cpu_hz+0x10>)
  40048e:	4798      	blx	r3
  400490:	4603      	mov	r3, r0
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  400492:	4618      	mov	r0, r3
  400494:	bd80      	pop	{r7, pc}
  400496:	bf00      	nop
  400498:	00400469 	.word	0x00400469

0040049c <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  40049c:	b590      	push	{r4, r7, lr}
  40049e:	b083      	sub	sp, #12
  4004a0:	af00      	add	r7, sp, #0
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  4004a2:	4813      	ldr	r0, [pc, #76]	; (4004f0 <sysclk_init+0x54>)
  4004a4:	4b13      	ldr	r3, [pc, #76]	; (4004f4 <sysclk_init+0x58>)
  4004a6:	4798      	blx	r3
		pmc_switch_mck_to_mainck(CONFIG_SYSCLK_PRES);
	}

#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
  4004a8:	2006      	movs	r0, #6
  4004aa:	4b13      	ldr	r3, [pc, #76]	; (4004f8 <sysclk_init+0x5c>)
  4004ac:	4798      	blx	r3
		pll_config_defaults(&pllcfg, 0);
  4004ae:	1d38      	adds	r0, r7, #4
  4004b0:	2319      	movs	r3, #25
  4004b2:	2201      	movs	r2, #1
  4004b4:	2106      	movs	r1, #6
  4004b6:	4c11      	ldr	r4, [pc, #68]	; (4004fc <sysclk_init+0x60>)
  4004b8:	47a0      	blx	r4
		pll_enable(&pllcfg, 0);
  4004ba:	1d3b      	adds	r3, r7, #4
  4004bc:	2100      	movs	r1, #0
  4004be:	4618      	mov	r0, r3
  4004c0:	4b0f      	ldr	r3, [pc, #60]	; (400500 <sysclk_init+0x64>)
  4004c2:	4798      	blx	r3
		pll_wait_for_lock(0);
  4004c4:	2000      	movs	r0, #0
  4004c6:	4b0f      	ldr	r3, [pc, #60]	; (400504 <sysclk_init+0x68>)
  4004c8:	4798      	blx	r3
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  4004ca:	2002      	movs	r0, #2
  4004cc:	4b0e      	ldr	r3, [pc, #56]	; (400508 <sysclk_init+0x6c>)
  4004ce:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  4004d0:	2000      	movs	r0, #0
  4004d2:	4b0e      	ldr	r3, [pc, #56]	; (40050c <sysclk_init+0x70>)
  4004d4:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  4004d6:	4b0e      	ldr	r3, [pc, #56]	; (400510 <sysclk_init+0x74>)
  4004d8:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  4004da:	4b0e      	ldr	r3, [pc, #56]	; (400514 <sysclk_init+0x78>)
  4004dc:	4798      	blx	r3
  4004de:	4603      	mov	r3, r0
  4004e0:	4618      	mov	r0, r3
  4004e2:	4b04      	ldr	r3, [pc, #16]	; (4004f4 <sysclk_init+0x58>)
  4004e4:	4798      	blx	r3

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = 1;
#endif
}
  4004e6:	bf00      	nop
  4004e8:	370c      	adds	r7, #12
  4004ea:	46bd      	mov	sp, r7
  4004ec:	bd90      	pop	{r4, r7, pc}
  4004ee:	bf00      	nop
  4004f0:	11e1a300 	.word	0x11e1a300
  4004f4:	00401465 	.word	0x00401465
  4004f8:	0040040d 	.word	0x0040040d
  4004fc:	00400335 	.word	0x00400335
  400500:	004003a1 	.word	0x004003a1
  400504:	00400445 	.word	0x00400445
  400508:	00400af9 	.word	0x00400af9
  40050c:	00400b75 	.word	0x00400b75
  400510:	004012f9 	.word	0x004012f9
  400514:	00400489 	.word	0x00400489

00400518 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  400518:	b580      	push	{r7, lr}
  40051a:	b086      	sub	sp, #24
  40051c:	af00      	add	r7, sp, #0
  40051e:	60f8      	str	r0, [r7, #12]
  400520:	60b9      	str	r1, [r7, #8]
  400522:	607a      	str	r2, [r7, #4]
	int nChars = 0;
  400524:	2300      	movs	r3, #0
  400526:	617b      	str	r3, [r7, #20]

	if (file != 0) {
  400528:	68fb      	ldr	r3, [r7, #12]
  40052a:	2b00      	cmp	r3, #0
  40052c:	d012      	beq.n	400554 <_read+0x3c>
		return -1;
  40052e:	f04f 33ff 	mov.w	r3, #4294967295
  400532:	e013      	b.n	40055c <_read+0x44>
	}

	for (; len > 0; --len) {
		ptr_get(stdio_base, ptr);
  400534:	4b0b      	ldr	r3, [pc, #44]	; (400564 <_read+0x4c>)
  400536:	681b      	ldr	r3, [r3, #0]
  400538:	4a0b      	ldr	r2, [pc, #44]	; (400568 <_read+0x50>)
  40053a:	6812      	ldr	r2, [r2, #0]
  40053c:	68b9      	ldr	r1, [r7, #8]
  40053e:	4610      	mov	r0, r2
  400540:	4798      	blx	r3
		ptr++;
  400542:	68bb      	ldr	r3, [r7, #8]
  400544:	3301      	adds	r3, #1
  400546:	60bb      	str	r3, [r7, #8]
		nChars++;
  400548:	697b      	ldr	r3, [r7, #20]
  40054a:	3301      	adds	r3, #1
  40054c:	617b      	str	r3, [r7, #20]

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  40054e:	687b      	ldr	r3, [r7, #4]
  400550:	3b01      	subs	r3, #1
  400552:	607b      	str	r3, [r7, #4]
  400554:	687b      	ldr	r3, [r7, #4]
  400556:	2b00      	cmp	r3, #0
  400558:	dcec      	bgt.n	400534 <_read+0x1c>
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
  40055a:	697b      	ldr	r3, [r7, #20]
}
  40055c:	4618      	mov	r0, r3
  40055e:	3718      	adds	r7, #24
  400560:	46bd      	mov	sp, r7
  400562:	bd80      	pop	{r7, pc}
  400564:	20400980 	.word	0x20400980
  400568:	20400988 	.word	0x20400988

0040056c <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
  40056c:	b580      	push	{r7, lr}
  40056e:	b086      	sub	sp, #24
  400570:	af00      	add	r7, sp, #0
  400572:	60f8      	str	r0, [r7, #12]
  400574:	60b9      	str	r1, [r7, #8]
  400576:	607a      	str	r2, [r7, #4]
	int nChars = 0;
  400578:	2300      	movs	r3, #0
  40057a:	617b      	str	r3, [r7, #20]

	if ((file != 1) && (file != 2) && (file!=3)) {
  40057c:	68fb      	ldr	r3, [r7, #12]
  40057e:	2b01      	cmp	r3, #1
  400580:	d01e      	beq.n	4005c0 <_write+0x54>
  400582:	68fb      	ldr	r3, [r7, #12]
  400584:	2b02      	cmp	r3, #2
  400586:	d01b      	beq.n	4005c0 <_write+0x54>
  400588:	68fb      	ldr	r3, [r7, #12]
  40058a:	2b03      	cmp	r3, #3
  40058c:	d018      	beq.n	4005c0 <_write+0x54>
		return -1;
  40058e:	f04f 33ff 	mov.w	r3, #4294967295
  400592:	e019      	b.n	4005c8 <_write+0x5c>
	}

	for (; len != 0; --len) {
		if (ptr_put(stdio_base, *ptr++) < 0) {
  400594:	4b0e      	ldr	r3, [pc, #56]	; (4005d0 <_write+0x64>)
  400596:	681a      	ldr	r2, [r3, #0]
  400598:	4b0e      	ldr	r3, [pc, #56]	; (4005d4 <_write+0x68>)
  40059a:	6818      	ldr	r0, [r3, #0]
  40059c:	68bb      	ldr	r3, [r7, #8]
  40059e:	1c59      	adds	r1, r3, #1
  4005a0:	60b9      	str	r1, [r7, #8]
  4005a2:	781b      	ldrb	r3, [r3, #0]
  4005a4:	4619      	mov	r1, r3
  4005a6:	4790      	blx	r2
  4005a8:	4603      	mov	r3, r0
  4005aa:	2b00      	cmp	r3, #0
  4005ac:	da02      	bge.n	4005b4 <_write+0x48>
			return -1;
  4005ae:	f04f 33ff 	mov.w	r3, #4294967295
  4005b2:	e009      	b.n	4005c8 <_write+0x5c>
		}
		++nChars;
  4005b4:	697b      	ldr	r3, [r7, #20]
  4005b6:	3301      	adds	r3, #1
  4005b8:	617b      	str	r3, [r7, #20]

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  4005ba:	687b      	ldr	r3, [r7, #4]
  4005bc:	3b01      	subs	r3, #1
  4005be:	607b      	str	r3, [r7, #4]
  4005c0:	687b      	ldr	r3, [r7, #4]
  4005c2:	2b00      	cmp	r3, #0
  4005c4:	d1e6      	bne.n	400594 <_write+0x28>
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
		}
		++nChars;
	}
	return nChars;
  4005c6:	697b      	ldr	r3, [r7, #20]
}
  4005c8:	4618      	mov	r0, r3
  4005ca:	3718      	adds	r7, #24
  4005cc:	46bd      	mov	sp, r7
  4005ce:	bd80      	pop	{r7, pc}
  4005d0:	20400984 	.word	0x20400984
  4005d4:	20400988 	.word	0x20400988

004005d8 <pio_pull_up>:
 * \param ul_pull_up_enable Indicates if the pin(s) internal pull-up shall be
 * configured.
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
  4005d8:	b480      	push	{r7}
  4005da:	b085      	sub	sp, #20
  4005dc:	af00      	add	r7, sp, #0
  4005de:	60f8      	str	r0, [r7, #12]
  4005e0:	60b9      	str	r1, [r7, #8]
  4005e2:	607a      	str	r2, [r7, #4]
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  4005e4:	687b      	ldr	r3, [r7, #4]
  4005e6:	2b00      	cmp	r3, #0
  4005e8:	d003      	beq.n	4005f2 <pio_pull_up+0x1a>
		p_pio->PIO_PUER = ul_mask;
  4005ea:	68fb      	ldr	r3, [r7, #12]
  4005ec:	68ba      	ldr	r2, [r7, #8]
  4005ee:	665a      	str	r2, [r3, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
	}
}
  4005f0:	e002      	b.n	4005f8 <pio_pull_up+0x20>
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
		p_pio->PIO_PUER = ul_mask;
	} else {
		p_pio->PIO_PUDR = ul_mask;
  4005f2:	68fb      	ldr	r3, [r7, #12]
  4005f4:	68ba      	ldr	r2, [r7, #8]
  4005f6:	661a      	str	r2, [r3, #96]	; 0x60
	}
}
  4005f8:	bf00      	nop
  4005fa:	3714      	adds	r7, #20
  4005fc:	46bd      	mov	sp, r7
  4005fe:	f85d 7b04 	ldr.w	r7, [sp], #4
  400602:	4770      	bx	lr

00400604 <pio_set>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set(Pio *p_pio, const uint32_t ul_mask)
{
  400604:	b480      	push	{r7}
  400606:	b083      	sub	sp, #12
  400608:	af00      	add	r7, sp, #0
  40060a:	6078      	str	r0, [r7, #4]
  40060c:	6039      	str	r1, [r7, #0]
	p_pio->PIO_SODR = ul_mask;
  40060e:	687b      	ldr	r3, [r7, #4]
  400610:	683a      	ldr	r2, [r7, #0]
  400612:	631a      	str	r2, [r3, #48]	; 0x30
}
  400614:	bf00      	nop
  400616:	370c      	adds	r7, #12
  400618:	46bd      	mov	sp, r7
  40061a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40061e:	4770      	bx	lr

00400620 <pio_clear>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_clear(Pio *p_pio, const uint32_t ul_mask)
{
  400620:	b480      	push	{r7}
  400622:	b083      	sub	sp, #12
  400624:	af00      	add	r7, sp, #0
  400626:	6078      	str	r0, [r7, #4]
  400628:	6039      	str	r1, [r7, #0]
	p_pio->PIO_CODR = ul_mask;
  40062a:	687b      	ldr	r3, [r7, #4]
  40062c:	683a      	ldr	r2, [r7, #0]
  40062e:	635a      	str	r2, [r3, #52]	; 0x34
}
  400630:	bf00      	nop
  400632:	370c      	adds	r7, #12
  400634:	46bd      	mov	sp, r7
  400636:	f85d 7b04 	ldr.w	r7, [sp], #4
  40063a:	4770      	bx	lr

0040063c <pio_set_peripheral>:
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  40063c:	b480      	push	{r7}
  40063e:	b087      	sub	sp, #28
  400640:	af00      	add	r7, sp, #0
  400642:	60f8      	str	r0, [r7, #12]
  400644:	60b9      	str	r1, [r7, #8]
  400646:	607a      	str	r2, [r7, #4]
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  400648:	68fb      	ldr	r3, [r7, #12]
  40064a:	687a      	ldr	r2, [r7, #4]
  40064c:	645a      	str	r2, [r3, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  40064e:	68bb      	ldr	r3, [r7, #8]
  400650:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  400654:	d04a      	beq.n	4006ec <pio_set_peripheral+0xb0>
  400656:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  40065a:	d808      	bhi.n	40066e <pio_set_peripheral+0x32>
  40065c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  400660:	d016      	beq.n	400690 <pio_set_peripheral+0x54>
  400662:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  400666:	d02c      	beq.n	4006c2 <pio_set_peripheral+0x86>
  400668:	2b00      	cmp	r3, #0
  40066a:	d069      	beq.n	400740 <pio_set_peripheral+0x104>
  40066c:	e064      	b.n	400738 <pio_set_peripheral+0xfc>
  40066e:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  400672:	d065      	beq.n	400740 <pio_set_peripheral+0x104>
  400674:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  400678:	d803      	bhi.n	400682 <pio_set_peripheral+0x46>
  40067a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  40067e:	d04a      	beq.n	400716 <pio_set_peripheral+0xda>
  400680:	e05a      	b.n	400738 <pio_set_peripheral+0xfc>
  400682:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  400686:	d05b      	beq.n	400740 <pio_set_peripheral+0x104>
  400688:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  40068c:	d058      	beq.n	400740 <pio_set_peripheral+0x104>
  40068e:	e053      	b.n	400738 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400690:	68fb      	ldr	r3, [r7, #12]
  400692:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  400694:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400696:	68fb      	ldr	r3, [r7, #12]
  400698:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  40069a:	687b      	ldr	r3, [r7, #4]
  40069c:	43d9      	mvns	r1, r3
  40069e:	697b      	ldr	r3, [r7, #20]
  4006a0:	400b      	ands	r3, r1
  4006a2:	401a      	ands	r2, r3
  4006a4:	68fb      	ldr	r3, [r7, #12]
  4006a6:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4006a8:	68fb      	ldr	r3, [r7, #12]
  4006aa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  4006ac:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  4006ae:	68fb      	ldr	r3, [r7, #12]
  4006b0:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  4006b2:	687b      	ldr	r3, [r7, #4]
  4006b4:	43d9      	mvns	r1, r3
  4006b6:	697b      	ldr	r3, [r7, #20]
  4006b8:	400b      	ands	r3, r1
  4006ba:	401a      	ands	r2, r3
  4006bc:	68fb      	ldr	r3, [r7, #12]
  4006be:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  4006c0:	e03a      	b.n	400738 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4006c2:	68fb      	ldr	r3, [r7, #12]
  4006c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  4006c6:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  4006c8:	687a      	ldr	r2, [r7, #4]
  4006ca:	697b      	ldr	r3, [r7, #20]
  4006cc:	431a      	orrs	r2, r3
  4006ce:	68fb      	ldr	r3, [r7, #12]
  4006d0:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4006d2:	68fb      	ldr	r3, [r7, #12]
  4006d4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  4006d6:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  4006d8:	68fb      	ldr	r3, [r7, #12]
  4006da:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  4006dc:	687b      	ldr	r3, [r7, #4]
  4006de:	43d9      	mvns	r1, r3
  4006e0:	697b      	ldr	r3, [r7, #20]
  4006e2:	400b      	ands	r3, r1
  4006e4:	401a      	ands	r2, r3
  4006e6:	68fb      	ldr	r3, [r7, #12]
  4006e8:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  4006ea:	e025      	b.n	400738 <pio_set_peripheral+0xfc>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4006ec:	68fb      	ldr	r3, [r7, #12]
  4006ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  4006f0:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  4006f2:	68fb      	ldr	r3, [r7, #12]
  4006f4:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  4006f6:	687b      	ldr	r3, [r7, #4]
  4006f8:	43d9      	mvns	r1, r3
  4006fa:	697b      	ldr	r3, [r7, #20]
  4006fc:	400b      	ands	r3, r1
  4006fe:	401a      	ands	r2, r3
  400700:	68fb      	ldr	r3, [r7, #12]
  400702:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400704:	68fb      	ldr	r3, [r7, #12]
  400706:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  400708:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  40070a:	687a      	ldr	r2, [r7, #4]
  40070c:	697b      	ldr	r3, [r7, #20]
  40070e:	431a      	orrs	r2, r3
  400710:	68fb      	ldr	r3, [r7, #12]
  400712:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  400714:	e010      	b.n	400738 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400716:	68fb      	ldr	r3, [r7, #12]
  400718:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  40071a:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  40071c:	687a      	ldr	r2, [r7, #4]
  40071e:	697b      	ldr	r3, [r7, #20]
  400720:	431a      	orrs	r2, r3
  400722:	68fb      	ldr	r3, [r7, #12]
  400724:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400726:	68fb      	ldr	r3, [r7, #12]
  400728:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  40072a:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  40072c:	687a      	ldr	r2, [r7, #4]
  40072e:	697b      	ldr	r3, [r7, #20]
  400730:	431a      	orrs	r2, r3
  400732:	68fb      	ldr	r3, [r7, #12]
  400734:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  400736:	bf00      	nop
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  400738:	68fb      	ldr	r3, [r7, #12]
  40073a:	687a      	ldr	r2, [r7, #4]
  40073c:	605a      	str	r2, [r3, #4]
  40073e:	e000      	b.n	400742 <pio_set_peripheral+0x106>
		/* Other types are invalid in this function */
	case PIO_INPUT:
	case PIO_OUTPUT_0:
	case PIO_OUTPUT_1:
	case PIO_NOT_A_PIN:
		return;
  400740:	bf00      	nop
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
}
  400742:	371c      	adds	r7, #28
  400744:	46bd      	mov	sp, r7
  400746:	f85d 7b04 	ldr.w	r7, [sp], #4
  40074a:	4770      	bx	lr

0040074c <pio_set_input>:
 * \param ul_mask Bitmask indicating which pin(s) to configure as input(s).
 * \param ul_attribute PIO attribute(s).
 */
void pio_set_input(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attribute)
{
  40074c:	b580      	push	{r7, lr}
  40074e:	b084      	sub	sp, #16
  400750:	af00      	add	r7, sp, #0
  400752:	60f8      	str	r0, [r7, #12]
  400754:	60b9      	str	r1, [r7, #8]
  400756:	607a      	str	r2, [r7, #4]
	pio_disable_interrupt(p_pio, ul_mask);
  400758:	68b9      	ldr	r1, [r7, #8]
  40075a:	68f8      	ldr	r0, [r7, #12]
  40075c:	4b19      	ldr	r3, [pc, #100]	; (4007c4 <pio_set_input+0x78>)
  40075e:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);
  400760:	687b      	ldr	r3, [r7, #4]
  400762:	f003 0301 	and.w	r3, r3, #1
  400766:	461a      	mov	r2, r3
  400768:	68b9      	ldr	r1, [r7, #8]
  40076a:	68f8      	ldr	r0, [r7, #12]
  40076c:	4b16      	ldr	r3, [pc, #88]	; (4007c8 <pio_set_input+0x7c>)
  40076e:	4798      	blx	r3

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  400770:	687b      	ldr	r3, [r7, #4]
  400772:	f003 030a 	and.w	r3, r3, #10
  400776:	2b00      	cmp	r3, #0
  400778:	d003      	beq.n	400782 <pio_set_input+0x36>
		p_pio->PIO_IFER = ul_mask;
  40077a:	68fb      	ldr	r3, [r7, #12]
  40077c:	68ba      	ldr	r2, [r7, #8]
  40077e:	621a      	str	r2, [r3, #32]
  400780:	e002      	b.n	400788 <pio_set_input+0x3c>
	} else {
		p_pio->PIO_IFDR = ul_mask;
  400782:	68fb      	ldr	r3, [r7, #12]
  400784:	68ba      	ldr	r2, [r7, #8]
  400786:	625a      	str	r2, [r3, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  400788:	687b      	ldr	r3, [r7, #4]
  40078a:	f003 0302 	and.w	r3, r3, #2
  40078e:	2b00      	cmp	r3, #0
  400790:	d004      	beq.n	40079c <pio_set_input+0x50>
		p_pio->PIO_IFSCDR = ul_mask;
  400792:	68fb      	ldr	r3, [r7, #12]
  400794:	68ba      	ldr	r2, [r7, #8]
  400796:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  40079a:	e008      	b.n	4007ae <pio_set_input+0x62>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  40079c:	687b      	ldr	r3, [r7, #4]
  40079e:	f003 0308 	and.w	r3, r3, #8
  4007a2:	2b00      	cmp	r3, #0
  4007a4:	d003      	beq.n	4007ae <pio_set_input+0x62>
			p_pio->PIO_IFSCER = ul_mask;
  4007a6:	68fb      	ldr	r3, [r7, #12]
  4007a8:	68ba      	ldr	r2, [r7, #8]
  4007aa:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  4007ae:	68fb      	ldr	r3, [r7, #12]
  4007b0:	68ba      	ldr	r2, [r7, #8]
  4007b2:	615a      	str	r2, [r3, #20]
	p_pio->PIO_PER = ul_mask;
  4007b4:	68fb      	ldr	r3, [r7, #12]
  4007b6:	68ba      	ldr	r2, [r7, #8]
  4007b8:	601a      	str	r2, [r3, #0]
}
  4007ba:	bf00      	nop
  4007bc:	3710      	adds	r7, #16
  4007be:	46bd      	mov	sp, r7
  4007c0:	bd80      	pop	{r7, pc}
  4007c2:	bf00      	nop
  4007c4:	004008e1 	.word	0x004008e1
  4007c8:	004005d9 	.word	0x004005d9

004007cc <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  4007cc:	b580      	push	{r7, lr}
  4007ce:	b084      	sub	sp, #16
  4007d0:	af00      	add	r7, sp, #0
  4007d2:	60f8      	str	r0, [r7, #12]
  4007d4:	60b9      	str	r1, [r7, #8]
  4007d6:	607a      	str	r2, [r7, #4]
  4007d8:	603b      	str	r3, [r7, #0]
	pio_disable_interrupt(p_pio, ul_mask);
  4007da:	68b9      	ldr	r1, [r7, #8]
  4007dc:	68f8      	ldr	r0, [r7, #12]
  4007de:	4b12      	ldr	r3, [pc, #72]	; (400828 <pio_set_output+0x5c>)
  4007e0:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);
  4007e2:	69ba      	ldr	r2, [r7, #24]
  4007e4:	68b9      	ldr	r1, [r7, #8]
  4007e6:	68f8      	ldr	r0, [r7, #12]
  4007e8:	4b10      	ldr	r3, [pc, #64]	; (40082c <pio_set_output+0x60>)
  4007ea:	4798      	blx	r3

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  4007ec:	683b      	ldr	r3, [r7, #0]
  4007ee:	2b00      	cmp	r3, #0
  4007f0:	d003      	beq.n	4007fa <pio_set_output+0x2e>
		p_pio->PIO_MDER = ul_mask;
  4007f2:	68fb      	ldr	r3, [r7, #12]
  4007f4:	68ba      	ldr	r2, [r7, #8]
  4007f6:	651a      	str	r2, [r3, #80]	; 0x50
  4007f8:	e002      	b.n	400800 <pio_set_output+0x34>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  4007fa:	68fb      	ldr	r3, [r7, #12]
  4007fc:	68ba      	ldr	r2, [r7, #8]
  4007fe:	655a      	str	r2, [r3, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  400800:	687b      	ldr	r3, [r7, #4]
  400802:	2b00      	cmp	r3, #0
  400804:	d003      	beq.n	40080e <pio_set_output+0x42>
		p_pio->PIO_SODR = ul_mask;
  400806:	68fb      	ldr	r3, [r7, #12]
  400808:	68ba      	ldr	r2, [r7, #8]
  40080a:	631a      	str	r2, [r3, #48]	; 0x30
  40080c:	e002      	b.n	400814 <pio_set_output+0x48>
	} else {
		p_pio->PIO_CODR = ul_mask;
  40080e:	68fb      	ldr	r3, [r7, #12]
  400810:	68ba      	ldr	r2, [r7, #8]
  400812:	635a      	str	r2, [r3, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  400814:	68fb      	ldr	r3, [r7, #12]
  400816:	68ba      	ldr	r2, [r7, #8]
  400818:	611a      	str	r2, [r3, #16]
	p_pio->PIO_PER = ul_mask;
  40081a:	68fb      	ldr	r3, [r7, #12]
  40081c:	68ba      	ldr	r2, [r7, #8]
  40081e:	601a      	str	r2, [r3, #0]
}
  400820:	bf00      	nop
  400822:	3710      	adds	r7, #16
  400824:	46bd      	mov	sp, r7
  400826:	bd80      	pop	{r7, pc}
  400828:	004008e1 	.word	0x004008e1
  40082c:	004005d9 	.word	0x004005d9

00400830 <pio_get_output_data_status>:
 * \retval 1 At least one PIO is configured to output a high level.
 * \retval 0 All PIOs are configured to output a low level.
 */
uint32_t pio_get_output_data_status(const Pio *p_pio,
		const uint32_t ul_mask)
{
  400830:	b480      	push	{r7}
  400832:	b083      	sub	sp, #12
  400834:	af00      	add	r7, sp, #0
  400836:	6078      	str	r0, [r7, #4]
  400838:	6039      	str	r1, [r7, #0]
	if ((p_pio->PIO_ODSR & ul_mask) == 0) {
  40083a:	687b      	ldr	r3, [r7, #4]
  40083c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  40083e:	683b      	ldr	r3, [r7, #0]
  400840:	4013      	ands	r3, r2
  400842:	2b00      	cmp	r3, #0
  400844:	d101      	bne.n	40084a <pio_get_output_data_status+0x1a>
		return 0;
  400846:	2300      	movs	r3, #0
  400848:	e000      	b.n	40084c <pio_get_output_data_status+0x1c>
	} else {
		return 1;
  40084a:	2301      	movs	r3, #1
	}
}
  40084c:	4618      	mov	r0, r3
  40084e:	370c      	adds	r7, #12
  400850:	46bd      	mov	sp, r7
  400852:	f85d 7b04 	ldr.w	r7, [sp], #4
  400856:	4770      	bx	lr

00400858 <pio_configure_interrupt>:
 * \param ul_mask Interrupt source bit map.
 * \param ul_attr Interrupt source attributes.
 */
void pio_configure_interrupt(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attr)
{
  400858:	b480      	push	{r7}
  40085a:	b085      	sub	sp, #20
  40085c:	af00      	add	r7, sp, #0
  40085e:	60f8      	str	r0, [r7, #12]
  400860:	60b9      	str	r1, [r7, #8]
  400862:	607a      	str	r2, [r7, #4]
	/* Configure additional interrupt mode registers. */
	if (ul_attr & PIO_IT_AIME) {
  400864:	687b      	ldr	r3, [r7, #4]
  400866:	f003 0310 	and.w	r3, r3, #16
  40086a:	2b00      	cmp	r3, #0
  40086c:	d020      	beq.n	4008b0 <pio_configure_interrupt+0x58>
		/* Enable additional interrupt mode. */
		p_pio->PIO_AIMER = ul_mask;
  40086e:	68fb      	ldr	r3, [r7, #12]
  400870:	68ba      	ldr	r2, [r7, #8]
  400872:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0

		/* If bit field of the selected pin is 1, set as
		   Rising Edge/High level detection event. */
		if (ul_attr & PIO_IT_RE_OR_HL) {
  400876:	687b      	ldr	r3, [r7, #4]
  400878:	f003 0320 	and.w	r3, r3, #32
  40087c:	2b00      	cmp	r3, #0
  40087e:	d004      	beq.n	40088a <pio_configure_interrupt+0x32>
			/* Rising Edge or High Level */
			p_pio->PIO_REHLSR = ul_mask;
  400880:	68fb      	ldr	r3, [r7, #12]
  400882:	68ba      	ldr	r2, [r7, #8]
  400884:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  400888:	e003      	b.n	400892 <pio_configure_interrupt+0x3a>
		} else {
			/* Falling Edge or Low Level */
			p_pio->PIO_FELLSR = ul_mask;
  40088a:	68fb      	ldr	r3, [r7, #12]
  40088c:	68ba      	ldr	r2, [r7, #8]
  40088e:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
		}

		/* If bit field of the selected pin is 1, set as
		   edge detection source. */
		if (ul_attr & PIO_IT_EDGE) {
  400892:	687b      	ldr	r3, [r7, #4]
  400894:	f003 0340 	and.w	r3, r3, #64	; 0x40
  400898:	2b00      	cmp	r3, #0
  40089a:	d004      	beq.n	4008a6 <pio_configure_interrupt+0x4e>
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
  40089c:	68fb      	ldr	r3, [r7, #12]
  40089e:	68ba      	ldr	r2, [r7, #8]
  4008a0:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
	}
}
  4008a4:	e008      	b.n	4008b8 <pio_configure_interrupt+0x60>
		if (ul_attr & PIO_IT_EDGE) {
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
		} else {
			/* Level select */
			p_pio->PIO_LSR = ul_mask;
  4008a6:	68fb      	ldr	r3, [r7, #12]
  4008a8:	68ba      	ldr	r2, [r7, #8]
  4008aa:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
	}
}
  4008ae:	e003      	b.n	4008b8 <pio_configure_interrupt+0x60>
			/* Level select */
			p_pio->PIO_LSR = ul_mask;
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
  4008b0:	68fb      	ldr	r3, [r7, #12]
  4008b2:	68ba      	ldr	r2, [r7, #8]
  4008b4:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
	}
}
  4008b8:	bf00      	nop
  4008ba:	3714      	adds	r7, #20
  4008bc:	46bd      	mov	sp, r7
  4008be:	f85d 7b04 	ldr.w	r7, [sp], #4
  4008c2:	4770      	bx	lr

004008c4 <pio_enable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_enable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  4008c4:	b480      	push	{r7}
  4008c6:	b083      	sub	sp, #12
  4008c8:	af00      	add	r7, sp, #0
  4008ca:	6078      	str	r0, [r7, #4]
  4008cc:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IER = ul_mask;
  4008ce:	687b      	ldr	r3, [r7, #4]
  4008d0:	683a      	ldr	r2, [r7, #0]
  4008d2:	641a      	str	r2, [r3, #64]	; 0x40
}
  4008d4:	bf00      	nop
  4008d6:	370c      	adds	r7, #12
  4008d8:	46bd      	mov	sp, r7
  4008da:	f85d 7b04 	ldr.w	r7, [sp], #4
  4008de:	4770      	bx	lr

004008e0 <pio_disable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  4008e0:	b480      	push	{r7}
  4008e2:	b083      	sub	sp, #12
  4008e4:	af00      	add	r7, sp, #0
  4008e6:	6078      	str	r0, [r7, #4]
  4008e8:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IDR = ul_mask;
  4008ea:	687b      	ldr	r3, [r7, #4]
  4008ec:	683a      	ldr	r2, [r7, #0]
  4008ee:	645a      	str	r2, [r3, #68]	; 0x44
}
  4008f0:	bf00      	nop
  4008f2:	370c      	adds	r7, #12
  4008f4:	46bd      	mov	sp, r7
  4008f6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4008fa:	4770      	bx	lr

004008fc <pio_get_interrupt_status>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
  4008fc:	b480      	push	{r7}
  4008fe:	b083      	sub	sp, #12
  400900:	af00      	add	r7, sp, #0
  400902:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_ISR;
  400904:	687b      	ldr	r3, [r7, #4]
  400906:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
  400908:	4618      	mov	r0, r3
  40090a:	370c      	adds	r7, #12
  40090c:	46bd      	mov	sp, r7
  40090e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400912:	4770      	bx	lr

00400914 <pio_get_interrupt_mask>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
  400914:	b480      	push	{r7}
  400916:	b083      	sub	sp, #12
  400918:	af00      	add	r7, sp, #0
  40091a:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_IMR;
  40091c:	687b      	ldr	r3, [r7, #4]
  40091e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
}
  400920:	4618      	mov	r0, r3
  400922:	370c      	adds	r7, #12
  400924:	46bd      	mov	sp, r7
  400926:	f85d 7b04 	ldr.w	r7, [sp], #4
  40092a:	4770      	bx	lr

0040092c <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  40092c:	b580      	push	{r7, lr}
  40092e:	b084      	sub	sp, #16
  400930:	af00      	add	r7, sp, #0
  400932:	6078      	str	r0, [r7, #4]
  400934:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400936:	6878      	ldr	r0, [r7, #4]
  400938:	4b26      	ldr	r3, [pc, #152]	; (4009d4 <pio_handler_process+0xa8>)
  40093a:	4798      	blx	r3
  40093c:	60f8      	str	r0, [r7, #12]
	status &= pio_get_interrupt_mask(p_pio);
  40093e:	6878      	ldr	r0, [r7, #4]
  400940:	4b25      	ldr	r3, [pc, #148]	; (4009d8 <pio_handler_process+0xac>)
  400942:	4798      	blx	r3
  400944:	4602      	mov	r2, r0
  400946:	68fb      	ldr	r3, [r7, #12]
  400948:	4013      	ands	r3, r2
  40094a:	60fb      	str	r3, [r7, #12]

	/* Check pending events */
	if (status != 0) {
  40094c:	68fb      	ldr	r3, [r7, #12]
  40094e:	2b00      	cmp	r3, #0
  400950:	d03c      	beq.n	4009cc <pio_handler_process+0xa0>
		/* Find triggering source */
		i = 0;
  400952:	2300      	movs	r3, #0
  400954:	60bb      	str	r3, [r7, #8]
		while (status != 0) {
  400956:	e034      	b.n	4009c2 <pio_handler_process+0x96>
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  400958:	4a20      	ldr	r2, [pc, #128]	; (4009dc <pio_handler_process+0xb0>)
  40095a:	68bb      	ldr	r3, [r7, #8]
  40095c:	011b      	lsls	r3, r3, #4
  40095e:	4413      	add	r3, r2
  400960:	681a      	ldr	r2, [r3, #0]
  400962:	683b      	ldr	r3, [r7, #0]
  400964:	429a      	cmp	r2, r3
  400966:	d126      	bne.n	4009b6 <pio_handler_process+0x8a>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  400968:	4a1c      	ldr	r2, [pc, #112]	; (4009dc <pio_handler_process+0xb0>)
  40096a:	68bb      	ldr	r3, [r7, #8]
  40096c:	011b      	lsls	r3, r3, #4
  40096e:	4413      	add	r3, r2
  400970:	3304      	adds	r3, #4
  400972:	681a      	ldr	r2, [r3, #0]
  400974:	68fb      	ldr	r3, [r7, #12]
  400976:	4013      	ands	r3, r2
  400978:	2b00      	cmp	r3, #0
  40097a:	d01c      	beq.n	4009b6 <pio_handler_process+0x8a>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  40097c:	4a17      	ldr	r2, [pc, #92]	; (4009dc <pio_handler_process+0xb0>)
  40097e:	68bb      	ldr	r3, [r7, #8]
  400980:	011b      	lsls	r3, r3, #4
  400982:	4413      	add	r3, r2
  400984:	330c      	adds	r3, #12
  400986:	681b      	ldr	r3, [r3, #0]
  400988:	4914      	ldr	r1, [pc, #80]	; (4009dc <pio_handler_process+0xb0>)
  40098a:	68ba      	ldr	r2, [r7, #8]
  40098c:	0112      	lsls	r2, r2, #4
  40098e:	440a      	add	r2, r1
  400990:	6810      	ldr	r0, [r2, #0]
  400992:	4912      	ldr	r1, [pc, #72]	; (4009dc <pio_handler_process+0xb0>)
  400994:	68ba      	ldr	r2, [r7, #8]
  400996:	0112      	lsls	r2, r2, #4
  400998:	440a      	add	r2, r1
  40099a:	3204      	adds	r2, #4
  40099c:	6812      	ldr	r2, [r2, #0]
  40099e:	4611      	mov	r1, r2
  4009a0:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  4009a2:	4a0e      	ldr	r2, [pc, #56]	; (4009dc <pio_handler_process+0xb0>)
  4009a4:	68bb      	ldr	r3, [r7, #8]
  4009a6:	011b      	lsls	r3, r3, #4
  4009a8:	4413      	add	r3, r2
  4009aa:	3304      	adds	r3, #4
  4009ac:	681b      	ldr	r3, [r3, #0]
  4009ae:	43db      	mvns	r3, r3
  4009b0:	68fa      	ldr	r2, [r7, #12]
  4009b2:	4013      	ands	r3, r2
  4009b4:	60fb      	str	r3, [r7, #12]
				}
			}
			i++;
  4009b6:	68bb      	ldr	r3, [r7, #8]
  4009b8:	3301      	adds	r3, #1
  4009ba:	60bb      	str	r3, [r7, #8]
			if (i >= MAX_INTERRUPT_SOURCES) {
  4009bc:	68bb      	ldr	r3, [r7, #8]
  4009be:	2b06      	cmp	r3, #6
  4009c0:	d803      	bhi.n	4009ca <pio_handler_process+0x9e>

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
  4009c2:	68fb      	ldr	r3, [r7, #12]
  4009c4:	2b00      	cmp	r3, #0
  4009c6:	d1c7      	bne.n	400958 <pio_handler_process+0x2c>
		if (pio_capture_handler) {
			pio_capture_handler(p_pio);
		}
	}
#endif
}
  4009c8:	e000      	b.n	4009cc <pio_handler_process+0xa0>
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
				break;
  4009ca:	bf00      	nop
		if (pio_capture_handler) {
			pio_capture_handler(p_pio);
		}
	}
#endif
}
  4009cc:	bf00      	nop
  4009ce:	3710      	adds	r7, #16
  4009d0:	46bd      	mov	sp, r7
  4009d2:	bd80      	pop	{r7, pc}
  4009d4:	004008fd 	.word	0x004008fd
  4009d8:	00400915 	.word	0x00400915
  4009dc:	204008d0 	.word	0x204008d0

004009e0 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  4009e0:	b580      	push	{r7, lr}
  4009e2:	b086      	sub	sp, #24
  4009e4:	af00      	add	r7, sp, #0
  4009e6:	60f8      	str	r0, [r7, #12]
  4009e8:	60b9      	str	r1, [r7, #8]
  4009ea:	607a      	str	r2, [r7, #4]
  4009ec:	603b      	str	r3, [r7, #0]
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  4009ee:	4b21      	ldr	r3, [pc, #132]	; (400a74 <pio_handler_set+0x94>)
  4009f0:	681b      	ldr	r3, [r3, #0]
  4009f2:	2b06      	cmp	r3, #6
  4009f4:	d901      	bls.n	4009fa <pio_handler_set+0x1a>
		return 1;
  4009f6:	2301      	movs	r3, #1
  4009f8:	e038      	b.n	400a6c <pio_handler_set+0x8c>

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  4009fa:	2300      	movs	r3, #0
  4009fc:	75fb      	strb	r3, [r7, #23]
  4009fe:	e011      	b.n	400a24 <pio_handler_set+0x44>
		pSource = &(gs_interrupt_sources[i]);
  400a00:	7dfb      	ldrb	r3, [r7, #23]
  400a02:	011b      	lsls	r3, r3, #4
  400a04:	4a1c      	ldr	r2, [pc, #112]	; (400a78 <pio_handler_set+0x98>)
  400a06:	4413      	add	r3, r2
  400a08:	613b      	str	r3, [r7, #16]
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  400a0a:	693b      	ldr	r3, [r7, #16]
  400a0c:	681a      	ldr	r2, [r3, #0]
  400a0e:	68bb      	ldr	r3, [r7, #8]
  400a10:	429a      	cmp	r2, r3
  400a12:	d104      	bne.n	400a1e <pio_handler_set+0x3e>
  400a14:	693b      	ldr	r3, [r7, #16]
  400a16:	685a      	ldr	r2, [r3, #4]
  400a18:	687b      	ldr	r3, [r7, #4]
  400a1a:	429a      	cmp	r2, r3
  400a1c:	d008      	beq.n	400a30 <pio_handler_set+0x50>

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
		return 1;

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  400a1e:	7dfb      	ldrb	r3, [r7, #23]
  400a20:	3301      	adds	r3, #1
  400a22:	75fb      	strb	r3, [r7, #23]
  400a24:	7dfa      	ldrb	r2, [r7, #23]
  400a26:	4b13      	ldr	r3, [pc, #76]	; (400a74 <pio_handler_set+0x94>)
  400a28:	681b      	ldr	r3, [r3, #0]
  400a2a:	429a      	cmp	r2, r3
  400a2c:	d9e8      	bls.n	400a00 <pio_handler_set+0x20>
  400a2e:	e000      	b.n	400a32 <pio_handler_set+0x52>
		pSource = &(gs_interrupt_sources[i]);
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
			break;
  400a30:	bf00      	nop
		}
	}

	/* Define new source */
	pSource->id = ul_id;
  400a32:	693b      	ldr	r3, [r7, #16]
  400a34:	68ba      	ldr	r2, [r7, #8]
  400a36:	601a      	str	r2, [r3, #0]
	pSource->mask = ul_mask;
  400a38:	693b      	ldr	r3, [r7, #16]
  400a3a:	687a      	ldr	r2, [r7, #4]
  400a3c:	605a      	str	r2, [r3, #4]
	pSource->attr = ul_attr;
  400a3e:	693b      	ldr	r3, [r7, #16]
  400a40:	683a      	ldr	r2, [r7, #0]
  400a42:	609a      	str	r2, [r3, #8]
	pSource->handler = p_handler;
  400a44:	693b      	ldr	r3, [r7, #16]
  400a46:	6a3a      	ldr	r2, [r7, #32]
  400a48:	60da      	str	r2, [r3, #12]
	if (i == gs_ul_nb_sources + 1) {
  400a4a:	7dfa      	ldrb	r2, [r7, #23]
  400a4c:	4b09      	ldr	r3, [pc, #36]	; (400a74 <pio_handler_set+0x94>)
  400a4e:	681b      	ldr	r3, [r3, #0]
  400a50:	3301      	adds	r3, #1
  400a52:	429a      	cmp	r2, r3
  400a54:	d104      	bne.n	400a60 <pio_handler_set+0x80>
		gs_ul_nb_sources++;
  400a56:	4b07      	ldr	r3, [pc, #28]	; (400a74 <pio_handler_set+0x94>)
  400a58:	681b      	ldr	r3, [r3, #0]
  400a5a:	3301      	adds	r3, #1
  400a5c:	4a05      	ldr	r2, [pc, #20]	; (400a74 <pio_handler_set+0x94>)
  400a5e:	6013      	str	r3, [r2, #0]
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  400a60:	683a      	ldr	r2, [r7, #0]
  400a62:	6879      	ldr	r1, [r7, #4]
  400a64:	68f8      	ldr	r0, [r7, #12]
  400a66:	4b05      	ldr	r3, [pc, #20]	; (400a7c <pio_handler_set+0x9c>)
  400a68:	4798      	blx	r3

	return 0;
  400a6a:	2300      	movs	r3, #0
}
  400a6c:	4618      	mov	r0, r3
  400a6e:	3718      	adds	r7, #24
  400a70:	46bd      	mov	sp, r7
  400a72:	bd80      	pop	{r7, pc}
  400a74:	20400940 	.word	0x20400940
  400a78:	204008d0 	.word	0x204008d0
  400a7c:	00400859 	.word	0x00400859

00400a80 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  400a80:	b580      	push	{r7, lr}
  400a82:	af00      	add	r7, sp, #0
	pio_handler_process(PIOA, ID_PIOA);
  400a84:	210a      	movs	r1, #10
  400a86:	4802      	ldr	r0, [pc, #8]	; (400a90 <PIOA_Handler+0x10>)
  400a88:	4b02      	ldr	r3, [pc, #8]	; (400a94 <PIOA_Handler+0x14>)
  400a8a:	4798      	blx	r3
}
  400a8c:	bf00      	nop
  400a8e:	bd80      	pop	{r7, pc}
  400a90:	400e0e00 	.word	0x400e0e00
  400a94:	0040092d 	.word	0x0040092d

00400a98 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  400a98:	b580      	push	{r7, lr}
  400a9a:	af00      	add	r7, sp, #0
    pio_handler_process(PIOB, ID_PIOB);
  400a9c:	210b      	movs	r1, #11
  400a9e:	4802      	ldr	r0, [pc, #8]	; (400aa8 <PIOB_Handler+0x10>)
  400aa0:	4b02      	ldr	r3, [pc, #8]	; (400aac <PIOB_Handler+0x14>)
  400aa2:	4798      	blx	r3
}
  400aa4:	bf00      	nop
  400aa6:	bd80      	pop	{r7, pc}
  400aa8:	400e1000 	.word	0x400e1000
  400aac:	0040092d 	.word	0x0040092d

00400ab0 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  400ab0:	b580      	push	{r7, lr}
  400ab2:	af00      	add	r7, sp, #0
	pio_handler_process(PIOC, ID_PIOC);
  400ab4:	210c      	movs	r1, #12
  400ab6:	4802      	ldr	r0, [pc, #8]	; (400ac0 <PIOC_Handler+0x10>)
  400ab8:	4b02      	ldr	r3, [pc, #8]	; (400ac4 <PIOC_Handler+0x14>)
  400aba:	4798      	blx	r3
}
  400abc:	bf00      	nop
  400abe:	bd80      	pop	{r7, pc}
  400ac0:	400e1200 	.word	0x400e1200
  400ac4:	0040092d 	.word	0x0040092d

00400ac8 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  400ac8:	b580      	push	{r7, lr}
  400aca:	af00      	add	r7, sp, #0
	pio_handler_process(PIOD, ID_PIOD);
  400acc:	2110      	movs	r1, #16
  400ace:	4802      	ldr	r0, [pc, #8]	; (400ad8 <PIOD_Handler+0x10>)
  400ad0:	4b02      	ldr	r3, [pc, #8]	; (400adc <PIOD_Handler+0x14>)
  400ad2:	4798      	blx	r3
}
  400ad4:	bf00      	nop
  400ad6:	bd80      	pop	{r7, pc}
  400ad8:	400e1400 	.word	0x400e1400
  400adc:	0040092d 	.word	0x0040092d

00400ae0 <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  400ae0:	b580      	push	{r7, lr}
  400ae2:	af00      	add	r7, sp, #0
	pio_handler_process(PIOE, ID_PIOE);
  400ae4:	2111      	movs	r1, #17
  400ae6:	4802      	ldr	r0, [pc, #8]	; (400af0 <PIOE_Handler+0x10>)
  400ae8:	4b02      	ldr	r3, [pc, #8]	; (400af4 <PIOE_Handler+0x14>)
  400aea:	4798      	blx	r3
}
  400aec:	bf00      	nop
  400aee:	bd80      	pop	{r7, pc}
  400af0:	400e1600 	.word	0x400e1600
  400af4:	0040092d 	.word	0x0040092d

00400af8 <pmc_mck_set_division>:
 * \brief Set the division of the MCK.
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
  400af8:	b480      	push	{r7}
  400afa:	b083      	sub	sp, #12
  400afc:	af00      	add	r7, sp, #0
  400afe:	6078      	str	r0, [r7, #4]
	switch (ul_div) {
  400b00:	687b      	ldr	r3, [r7, #4]
  400b02:	3b01      	subs	r3, #1
  400b04:	2b03      	cmp	r3, #3
  400b06:	d81a      	bhi.n	400b3e <pmc_mck_set_division+0x46>
  400b08:	a201      	add	r2, pc, #4	; (adr r2, 400b10 <pmc_mck_set_division+0x18>)
  400b0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400b0e:	bf00      	nop
  400b10:	00400b21 	.word	0x00400b21
  400b14:	00400b27 	.word	0x00400b27
  400b18:	00400b2f 	.word	0x00400b2f
  400b1c:	00400b37 	.word	0x00400b37
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  400b20:	2300      	movs	r3, #0
  400b22:	607b      	str	r3, [r7, #4]
			break;
  400b24:	e00e      	b.n	400b44 <pmc_mck_set_division+0x4c>
		case 2:
			ul_div = PMC_MCKR_MDIV_PCK_DIV2;
  400b26:	f44f 7380 	mov.w	r3, #256	; 0x100
  400b2a:	607b      	str	r3, [r7, #4]
			break;
  400b2c:	e00a      	b.n	400b44 <pmc_mck_set_division+0x4c>
		case 3:
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  400b2e:	f44f 7340 	mov.w	r3, #768	; 0x300
  400b32:	607b      	str	r3, [r7, #4]
			break;
  400b34:	e006      	b.n	400b44 <pmc_mck_set_division+0x4c>
		case 4:
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  400b36:	f44f 7300 	mov.w	r3, #512	; 0x200
  400b3a:	607b      	str	r3, [r7, #4]
			break;
  400b3c:	e002      	b.n	400b44 <pmc_mck_set_division+0x4c>
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  400b3e:	2300      	movs	r3, #0
  400b40:	607b      	str	r3, [r7, #4]
			break;
  400b42:	bf00      	nop
	}
	PMC->PMC_MCKR =
  400b44:	490a      	ldr	r1, [pc, #40]	; (400b70 <pmc_mck_set_division+0x78>)
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  400b46:	4b0a      	ldr	r3, [pc, #40]	; (400b70 <pmc_mck_set_division+0x78>)
  400b48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400b4a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
  400b4e:	687b      	ldr	r3, [r7, #4]
  400b50:	4313      	orrs	r3, r2
			break;
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
  400b52:	630b      	str	r3, [r1, #48]	; 0x30
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  400b54:	bf00      	nop
  400b56:	4b06      	ldr	r3, [pc, #24]	; (400b70 <pmc_mck_set_division+0x78>)
  400b58:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400b5a:	f003 0308 	and.w	r3, r3, #8
  400b5e:	2b00      	cmp	r3, #0
  400b60:	d0f9      	beq.n	400b56 <pmc_mck_set_division+0x5e>
}
  400b62:	bf00      	nop
  400b64:	370c      	adds	r7, #12
  400b66:	46bd      	mov	sp, r7
  400b68:	f85d 7b04 	ldr.w	r7, [sp], #4
  400b6c:	4770      	bx	lr
  400b6e:	bf00      	nop
  400b70:	400e0600 	.word	0x400e0600

00400b74 <pmc_switch_mck_to_pllack>:
 *
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
  400b74:	b480      	push	{r7}
  400b76:	b085      	sub	sp, #20
  400b78:	af00      	add	r7, sp, #0
  400b7a:	6078      	str	r0, [r7, #4]
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  400b7c:	491d      	ldr	r1, [pc, #116]	; (400bf4 <pmc_switch_mck_to_pllack+0x80>)
  400b7e:	4b1d      	ldr	r3, [pc, #116]	; (400bf4 <pmc_switch_mck_to_pllack+0x80>)
  400b80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400b82:	f023 0270 	bic.w	r2, r3, #112	; 0x70
  400b86:	687b      	ldr	r3, [r7, #4]
  400b88:	4313      	orrs	r3, r2
  400b8a:	630b      	str	r3, [r1, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400b8c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400b90:	60fb      	str	r3, [r7, #12]
  400b92:	e007      	b.n	400ba4 <pmc_switch_mck_to_pllack+0x30>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400b94:	68fb      	ldr	r3, [r7, #12]
  400b96:	2b00      	cmp	r3, #0
  400b98:	d101      	bne.n	400b9e <pmc_switch_mck_to_pllack+0x2a>
			return 1;
  400b9a:	2301      	movs	r3, #1
  400b9c:	e023      	b.n	400be6 <pmc_switch_mck_to_pllack+0x72>
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
  400b9e:	68fb      	ldr	r3, [r7, #12]
  400ba0:	3b01      	subs	r3, #1
  400ba2:	60fb      	str	r3, [r7, #12]
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400ba4:	4b13      	ldr	r3, [pc, #76]	; (400bf4 <pmc_switch_mck_to_pllack+0x80>)
  400ba6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400ba8:	f003 0308 	and.w	r3, r3, #8
  400bac:	2b00      	cmp	r3, #0
  400bae:	d0f1      	beq.n	400b94 <pmc_switch_mck_to_pllack+0x20>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  400bb0:	4a10      	ldr	r2, [pc, #64]	; (400bf4 <pmc_switch_mck_to_pllack+0x80>)
  400bb2:	4b10      	ldr	r3, [pc, #64]	; (400bf4 <pmc_switch_mck_to_pllack+0x80>)
  400bb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400bb6:	f023 0303 	bic.w	r3, r3, #3
  400bba:	f043 0302 	orr.w	r3, r3, #2
  400bbe:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400bc0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400bc4:	60fb      	str	r3, [r7, #12]
  400bc6:	e007      	b.n	400bd8 <pmc_switch_mck_to_pllack+0x64>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400bc8:	68fb      	ldr	r3, [r7, #12]
  400bca:	2b00      	cmp	r3, #0
  400bcc:	d101      	bne.n	400bd2 <pmc_switch_mck_to_pllack+0x5e>
			return 1;
  400bce:	2301      	movs	r3, #1
  400bd0:	e009      	b.n	400be6 <pmc_switch_mck_to_pllack+0x72>

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
  400bd2:	68fb      	ldr	r3, [r7, #12]
  400bd4:	3b01      	subs	r3, #1
  400bd6:	60fb      	str	r3, [r7, #12]
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400bd8:	4b06      	ldr	r3, [pc, #24]	; (400bf4 <pmc_switch_mck_to_pllack+0x80>)
  400bda:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400bdc:	f003 0308 	and.w	r3, r3, #8
  400be0:	2b00      	cmp	r3, #0
  400be2:	d0f1      	beq.n	400bc8 <pmc_switch_mck_to_pllack+0x54>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
  400be4:	2300      	movs	r3, #0
}
  400be6:	4618      	mov	r0, r3
  400be8:	3714      	adds	r7, #20
  400bea:	46bd      	mov	sp, r7
  400bec:	f85d 7b04 	ldr.w	r7, [sp], #4
  400bf0:	4770      	bx	lr
  400bf2:	bf00      	nop
  400bf4:	400e0600 	.word	0x400e0600

00400bf8 <pmc_switch_sclk_to_32kxtal>:
 *       VDDIO power supply.
 *
 * \param ul_bypass 0 for Xtal, 1 for bypass.
 */
void pmc_switch_sclk_to_32kxtal(uint32_t ul_bypass)
{
  400bf8:	b480      	push	{r7}
  400bfa:	b083      	sub	sp, #12
  400bfc:	af00      	add	r7, sp, #0
  400bfe:	6078      	str	r0, [r7, #4]
	/* Set Bypass mode if required */
	if (ul_bypass == 1) {
  400c00:	687b      	ldr	r3, [r7, #4]
  400c02:	2b01      	cmp	r3, #1
  400c04:	d105      	bne.n	400c12 <pmc_switch_sclk_to_32kxtal+0x1a>
		SUPC->SUPC_MR |= SUPC_MR_KEY_PASSWD |
  400c06:	4907      	ldr	r1, [pc, #28]	; (400c24 <pmc_switch_sclk_to_32kxtal+0x2c>)
  400c08:	4b06      	ldr	r3, [pc, #24]	; (400c24 <pmc_switch_sclk_to_32kxtal+0x2c>)
  400c0a:	689a      	ldr	r2, [r3, #8]
  400c0c:	4b06      	ldr	r3, [pc, #24]	; (400c28 <pmc_switch_sclk_to_32kxtal+0x30>)
  400c0e:	4313      	orrs	r3, r2
  400c10:	608b      	str	r3, [r1, #8]
			SUPC_MR_OSCBYPASS;
	}

	SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_XTALSEL;
  400c12:	4b04      	ldr	r3, [pc, #16]	; (400c24 <pmc_switch_sclk_to_32kxtal+0x2c>)
  400c14:	4a05      	ldr	r2, [pc, #20]	; (400c2c <pmc_switch_sclk_to_32kxtal+0x34>)
  400c16:	601a      	str	r2, [r3, #0]
}
  400c18:	bf00      	nop
  400c1a:	370c      	adds	r7, #12
  400c1c:	46bd      	mov	sp, r7
  400c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400c22:	4770      	bx	lr
  400c24:	400e1810 	.word	0x400e1810
  400c28:	a5100000 	.word	0xa5100000
  400c2c:	a5000008 	.word	0xa5000008

00400c30 <pmc_osc_is_ready_32kxtal>:
 *
 * \retval 1 External 32k Xtal is ready.
 * \retval 0 External 32k Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_32kxtal(void)
{
  400c30:	b480      	push	{r7}
  400c32:	af00      	add	r7, sp, #0
	return ((SUPC->SUPC_SR & SUPC_SR_OSCSEL)
  400c34:	4b09      	ldr	r3, [pc, #36]	; (400c5c <pmc_osc_is_ready_32kxtal+0x2c>)
  400c36:	695b      	ldr	r3, [r3, #20]
  400c38:	f003 0380 	and.w	r3, r3, #128	; 0x80
			&& (PMC->PMC_SR & PMC_SR_OSCSELS));
  400c3c:	2b00      	cmp	r3, #0
  400c3e:	d007      	beq.n	400c50 <pmc_osc_is_ready_32kxtal+0x20>
  400c40:	4b07      	ldr	r3, [pc, #28]	; (400c60 <pmc_osc_is_ready_32kxtal+0x30>)
  400c42:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400c44:	f003 0380 	and.w	r3, r3, #128	; 0x80
  400c48:	2b00      	cmp	r3, #0
  400c4a:	d001      	beq.n	400c50 <pmc_osc_is_ready_32kxtal+0x20>
  400c4c:	2301      	movs	r3, #1
  400c4e:	e000      	b.n	400c52 <pmc_osc_is_ready_32kxtal+0x22>
  400c50:	2300      	movs	r3, #0
}
  400c52:	4618      	mov	r0, r3
  400c54:	46bd      	mov	sp, r7
  400c56:	f85d 7b04 	ldr.w	r7, [sp], #4
  400c5a:	4770      	bx	lr
  400c5c:	400e1810 	.word	0x400e1810
  400c60:	400e0600 	.word	0x400e0600

00400c64 <pmc_switch_mainck_to_fastrc>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 * \retval 2 Invalid frequency.
 */
void pmc_switch_mainck_to_fastrc(uint32_t ul_moscrcf)
{
  400c64:	b480      	push	{r7}
  400c66:	b083      	sub	sp, #12
  400c68:	af00      	add	r7, sp, #0
  400c6a:	6078      	str	r0, [r7, #4]
	/* Enable Fast RC oscillator but DO NOT switch to RC now */
	PMC->CKGR_MOR |= (CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN);
  400c6c:	4915      	ldr	r1, [pc, #84]	; (400cc4 <pmc_switch_mainck_to_fastrc+0x60>)
  400c6e:	4b15      	ldr	r3, [pc, #84]	; (400cc4 <pmc_switch_mainck_to_fastrc+0x60>)
  400c70:	6a1a      	ldr	r2, [r3, #32]
  400c72:	4b15      	ldr	r3, [pc, #84]	; (400cc8 <pmc_switch_mainck_to_fastrc+0x64>)
  400c74:	4313      	orrs	r3, r2
  400c76:	620b      	str	r3, [r1, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  400c78:	bf00      	nop
  400c7a:	4b12      	ldr	r3, [pc, #72]	; (400cc4 <pmc_switch_mainck_to_fastrc+0x60>)
  400c7c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400c7e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  400c82:	2b00      	cmp	r3, #0
  400c84:	d0f9      	beq.n	400c7a <pmc_switch_mainck_to_fastrc+0x16>

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  400c86:	490f      	ldr	r1, [pc, #60]	; (400cc4 <pmc_switch_mainck_to_fastrc+0x60>)
  400c88:	4b0e      	ldr	r3, [pc, #56]	; (400cc4 <pmc_switch_mainck_to_fastrc+0x60>)
  400c8a:	6a1a      	ldr	r2, [r3, #32]
  400c8c:	4b0f      	ldr	r3, [pc, #60]	; (400ccc <pmc_switch_mainck_to_fastrc+0x68>)
  400c8e:	4013      	ands	r3, r2
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;
  400c90:	687a      	ldr	r2, [r7, #4]
  400c92:	4313      	orrs	r3, r2
  400c94:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  400c98:	620b      	str	r3, [r1, #32]
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  400c9a:	bf00      	nop
  400c9c:	4b09      	ldr	r3, [pc, #36]	; (400cc4 <pmc_switch_mainck_to_fastrc+0x60>)
  400c9e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400ca0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  400ca4:	2b00      	cmp	r3, #0
  400ca6:	d0f9      	beq.n	400c9c <pmc_switch_mainck_to_fastrc+0x38>

	/* Switch to Fast RC */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  400ca8:	4906      	ldr	r1, [pc, #24]	; (400cc4 <pmc_switch_mainck_to_fastrc+0x60>)
  400caa:	4b06      	ldr	r3, [pc, #24]	; (400cc4 <pmc_switch_mainck_to_fastrc+0x60>)
  400cac:	6a1a      	ldr	r2, [r3, #32]
  400cae:	4b08      	ldr	r3, [pc, #32]	; (400cd0 <pmc_switch_mainck_to_fastrc+0x6c>)
  400cb0:	4013      	ands	r3, r2
  400cb2:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  400cb6:	620b      	str	r3, [r1, #32]
			CKGR_MOR_KEY_PASSWD;
}
  400cb8:	bf00      	nop
  400cba:	370c      	adds	r7, #12
  400cbc:	46bd      	mov	sp, r7
  400cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
  400cc2:	4770      	bx	lr
  400cc4:	400e0600 	.word	0x400e0600
  400cc8:	00370008 	.word	0x00370008
  400ccc:	ffc8ff8f 	.word	0xffc8ff8f
  400cd0:	fec8ffff 	.word	0xfec8ffff

00400cd4 <pmc_switch_mainck_to_xtal>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
  400cd4:	b480      	push	{r7}
  400cd6:	b083      	sub	sp, #12
  400cd8:	af00      	add	r7, sp, #0
  400cda:	6078      	str	r0, [r7, #4]
  400cdc:	6039      	str	r1, [r7, #0]
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  400cde:	687b      	ldr	r3, [r7, #4]
  400ce0:	2b00      	cmp	r3, #0
  400ce2:	d008      	beq.n	400cf6 <pmc_switch_mainck_to_xtal+0x22>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400ce4:	4913      	ldr	r1, [pc, #76]	; (400d34 <pmc_switch_mainck_to_xtal+0x60>)
  400ce6:	4b13      	ldr	r3, [pc, #76]	; (400d34 <pmc_switch_mainck_to_xtal+0x60>)
  400ce8:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  400cea:	4a13      	ldr	r2, [pc, #76]	; (400d38 <pmc_switch_mainck_to_xtal+0x64>)
  400cec:	401a      	ands	r2, r3
  400cee:	4b13      	ldr	r3, [pc, #76]	; (400d3c <pmc_switch_mainck_to_xtal+0x68>)
  400cf0:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400cf2:	620b      	str	r3, [r1, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
	}
}
  400cf4:	e018      	b.n	400d28 <pmc_switch_mainck_to_xtal+0x54>
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400cf6:	490f      	ldr	r1, [pc, #60]	; (400d34 <pmc_switch_mainck_to_xtal+0x60>)
  400cf8:	4b0e      	ldr	r3, [pc, #56]	; (400d34 <pmc_switch_mainck_to_xtal+0x60>)
  400cfa:	6a1a      	ldr	r2, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400cfc:	4b10      	ldr	r3, [pc, #64]	; (400d40 <pmc_switch_mainck_to_xtal+0x6c>)
  400cfe:	4013      	ands	r3, r2
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  400d00:	683a      	ldr	r2, [r7, #0]
  400d02:	0212      	lsls	r2, r2, #8
  400d04:	b292      	uxth	r2, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400d06:	431a      	orrs	r2, r3
  400d08:	4b0e      	ldr	r3, [pc, #56]	; (400d44 <pmc_switch_mainck_to_xtal+0x70>)
  400d0a:	4313      	orrs	r3, r2
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400d0c:	620b      	str	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  400d0e:	bf00      	nop
  400d10:	4b08      	ldr	r3, [pc, #32]	; (400d34 <pmc_switch_mainck_to_xtal+0x60>)
  400d12:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400d14:	f003 0301 	and.w	r3, r3, #1
  400d18:	2b00      	cmp	r3, #0
  400d1a:	d0f9      	beq.n	400d10 <pmc_switch_mainck_to_xtal+0x3c>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  400d1c:	4905      	ldr	r1, [pc, #20]	; (400d34 <pmc_switch_mainck_to_xtal+0x60>)
  400d1e:	4b05      	ldr	r3, [pc, #20]	; (400d34 <pmc_switch_mainck_to_xtal+0x60>)
  400d20:	6a1a      	ldr	r2, [r3, #32]
  400d22:	4b09      	ldr	r3, [pc, #36]	; (400d48 <pmc_switch_mainck_to_xtal+0x74>)
  400d24:	4313      	orrs	r3, r2
  400d26:	620b      	str	r3, [r1, #32]
	}
}
  400d28:	bf00      	nop
  400d2a:	370c      	adds	r7, #12
  400d2c:	46bd      	mov	sp, r7
  400d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400d32:	4770      	bx	lr
  400d34:	400e0600 	.word	0x400e0600
  400d38:	fec8fffc 	.word	0xfec8fffc
  400d3c:	01370002 	.word	0x01370002
  400d40:	ffc8fffc 	.word	0xffc8fffc
  400d44:	00370001 	.word	0x00370001
  400d48:	01370000 	.word	0x01370000

00400d4c <pmc_osc_is_ready_mainck>:
 *
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
  400d4c:	b480      	push	{r7}
  400d4e:	af00      	add	r7, sp, #0
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  400d50:	4b04      	ldr	r3, [pc, #16]	; (400d64 <pmc_osc_is_ready_mainck+0x18>)
  400d52:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400d54:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
  400d58:	4618      	mov	r0, r3
  400d5a:	46bd      	mov	sp, r7
  400d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400d60:	4770      	bx	lr
  400d62:	bf00      	nop
  400d64:	400e0600 	.word	0x400e0600

00400d68 <pmc_disable_pllack>:

/**
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
  400d68:	b480      	push	{r7}
  400d6a:	af00      	add	r7, sp, #0
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  400d6c:	4b04      	ldr	r3, [pc, #16]	; (400d80 <pmc_disable_pllack+0x18>)
  400d6e:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  400d72:	629a      	str	r2, [r3, #40]	; 0x28
#endif
}
  400d74:	bf00      	nop
  400d76:	46bd      	mov	sp, r7
  400d78:	f85d 7b04 	ldr.w	r7, [sp], #4
  400d7c:	4770      	bx	lr
  400d7e:	bf00      	nop
  400d80:	400e0600 	.word	0x400e0600

00400d84 <pmc_is_locked_pllack>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
  400d84:	b480      	push	{r7}
  400d86:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  400d88:	4b04      	ldr	r3, [pc, #16]	; (400d9c <pmc_is_locked_pllack+0x18>)
  400d8a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400d8c:	f003 0302 	and.w	r3, r3, #2
}
  400d90:	4618      	mov	r0, r3
  400d92:	46bd      	mov	sp, r7
  400d94:	f85d 7b04 	ldr.w	r7, [sp], #4
  400d98:	4770      	bx	lr
  400d9a:	bf00      	nop
  400d9c:	400e0600 	.word	0x400e0600

00400da0 <pmc_is_locked_upll>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_upll(void)
{
  400da0:	b480      	push	{r7}
  400da2:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKU);
  400da4:	4b04      	ldr	r3, [pc, #16]	; (400db8 <pmc_is_locked_upll+0x18>)
  400da6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400da8:	f003 0340 	and.w	r3, r3, #64	; 0x40
}
  400dac:	4618      	mov	r0, r3
  400dae:	46bd      	mov	sp, r7
  400db0:	f85d 7b04 	ldr.w	r7, [sp], #4
  400db4:	4770      	bx	lr
  400db6:	bf00      	nop
  400db8:	400e0600 	.word	0x400e0600

00400dbc <pmc_enable_periph_clk>:
 *
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
  400dbc:	b480      	push	{r7}
  400dbe:	b083      	sub	sp, #12
  400dc0:	af00      	add	r7, sp, #0
  400dc2:	6078      	str	r0, [r7, #4]
	if (ul_id > MAX_PERIPH_ID) {
  400dc4:	687b      	ldr	r3, [r7, #4]
  400dc6:	2b3f      	cmp	r3, #63	; 0x3f
  400dc8:	d901      	bls.n	400dce <pmc_enable_periph_clk+0x12>
		return 1;
  400dca:	2301      	movs	r3, #1
  400dcc:	e02f      	b.n	400e2e <pmc_enable_periph_clk+0x72>
	}

	if (ul_id < 32) {
  400dce:	687b      	ldr	r3, [r7, #4]
  400dd0:	2b1f      	cmp	r3, #31
  400dd2:	d813      	bhi.n	400dfc <pmc_enable_periph_clk+0x40>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  400dd4:	4b19      	ldr	r3, [pc, #100]	; (400e3c <pmc_enable_periph_clk+0x80>)
  400dd6:	699a      	ldr	r2, [r3, #24]
  400dd8:	2101      	movs	r1, #1
  400dda:	687b      	ldr	r3, [r7, #4]
  400ddc:	fa01 f303 	lsl.w	r3, r1, r3
  400de0:	401a      	ands	r2, r3
  400de2:	2101      	movs	r1, #1
  400de4:	687b      	ldr	r3, [r7, #4]
  400de6:	fa01 f303 	lsl.w	r3, r1, r3
  400dea:	429a      	cmp	r2, r3
  400dec:	d01e      	beq.n	400e2c <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER0 = 1 << ul_id;
  400dee:	4a13      	ldr	r2, [pc, #76]	; (400e3c <pmc_enable_periph_clk+0x80>)
  400df0:	2101      	movs	r1, #1
  400df2:	687b      	ldr	r3, [r7, #4]
  400df4:	fa01 f303 	lsl.w	r3, r1, r3
  400df8:	6113      	str	r3, [r2, #16]
  400dfa:	e017      	b.n	400e2c <pmc_enable_periph_clk+0x70>
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  400dfc:	687b      	ldr	r3, [r7, #4]
  400dfe:	3b20      	subs	r3, #32
  400e00:	607b      	str	r3, [r7, #4]
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  400e02:	4b0e      	ldr	r3, [pc, #56]	; (400e3c <pmc_enable_periph_clk+0x80>)
  400e04:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  400e08:	2101      	movs	r1, #1
  400e0a:	687b      	ldr	r3, [r7, #4]
  400e0c:	fa01 f303 	lsl.w	r3, r1, r3
  400e10:	401a      	ands	r2, r3
  400e12:	2101      	movs	r1, #1
  400e14:	687b      	ldr	r3, [r7, #4]
  400e16:	fa01 f303 	lsl.w	r3, r1, r3
  400e1a:	429a      	cmp	r2, r3
  400e1c:	d006      	beq.n	400e2c <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER1 = 1 << ul_id;
  400e1e:	4a07      	ldr	r2, [pc, #28]	; (400e3c <pmc_enable_periph_clk+0x80>)
  400e20:	2101      	movs	r1, #1
  400e22:	687b      	ldr	r3, [r7, #4]
  400e24:	fa01 f303 	lsl.w	r3, r1, r3
  400e28:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
		}
#endif
	}

	return 0;
  400e2c:	2300      	movs	r3, #0
}
  400e2e:	4618      	mov	r0, r3
  400e30:	370c      	adds	r7, #12
  400e32:	46bd      	mov	sp, r7
  400e34:	f85d 7b04 	ldr.w	r7, [sp], #4
  400e38:	4770      	bx	lr
  400e3a:	bf00      	nop
  400e3c:	400e0600 	.word	0x400e0600

00400e40 <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
  400e40:	b480      	push	{r7}
  400e42:	b085      	sub	sp, #20
  400e44:	af00      	add	r7, sp, #0
  400e46:	6078      	str	r0, [r7, #4]
  400e48:	6039      	str	r1, [r7, #0]
	uint32_t cd = 0;
  400e4a:	2300      	movs	r3, #0
  400e4c:	60fb      	str	r3, [r7, #12]

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
  400e4e:	687b      	ldr	r3, [r7, #4]
  400e50:	22ac      	movs	r2, #172	; 0xac
  400e52:	601a      	str	r2, [r3, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
  400e54:	683b      	ldr	r3, [r7, #0]
  400e56:	681a      	ldr	r2, [r3, #0]
  400e58:	683b      	ldr	r3, [r7, #0]
  400e5a:	685b      	ldr	r3, [r3, #4]
  400e5c:	fbb2 f3f3 	udiv	r3, r2, r3
  400e60:	091b      	lsrs	r3, r3, #4
  400e62:	60fb      	str	r3, [r7, #12]
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
  400e64:	68fb      	ldr	r3, [r7, #12]
  400e66:	2b00      	cmp	r3, #0
  400e68:	d003      	beq.n	400e72 <uart_init+0x32>
  400e6a:	68fb      	ldr	r3, [r7, #12]
  400e6c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
  400e70:	d301      	bcc.n	400e76 <uart_init+0x36>
		return 1;
  400e72:	2301      	movs	r3, #1
  400e74:	e00a      	b.n	400e8c <uart_init+0x4c>

	p_uart->UART_BRGR = cd;
  400e76:	687b      	ldr	r3, [r7, #4]
  400e78:	68fa      	ldr	r2, [r7, #12]
  400e7a:	621a      	str	r2, [r3, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
  400e7c:	683b      	ldr	r3, [r7, #0]
  400e7e:	689a      	ldr	r2, [r3, #8]
  400e80:	687b      	ldr	r3, [r7, #4]
  400e82:	605a      	str	r2, [r3, #4]
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
  400e84:	687b      	ldr	r3, [r7, #4]
  400e86:	2250      	movs	r2, #80	; 0x50
  400e88:	601a      	str	r2, [r3, #0]

	return 0;
  400e8a:	2300      	movs	r3, #0
}
  400e8c:	4618      	mov	r0, r3
  400e8e:	3714      	adds	r7, #20
  400e90:	46bd      	mov	sp, r7
  400e92:	f85d 7b04 	ldr.w	r7, [sp], #4
  400e96:	4770      	bx	lr

00400e98 <uart_is_tx_empty>:
 *
 * \retval 1 Transmitter is empty.
 * \retval 0 Transmitter is not empty.
 */
uint32_t uart_is_tx_empty(Uart *p_uart)
{
  400e98:	b480      	push	{r7}
  400e9a:	b083      	sub	sp, #12
  400e9c:	af00      	add	r7, sp, #0
  400e9e:	6078      	str	r0, [r7, #4]
	return (p_uart->UART_SR & UART_SR_TXEMPTY) > 0;
  400ea0:	687b      	ldr	r3, [r7, #4]
  400ea2:	695b      	ldr	r3, [r3, #20]
  400ea4:	f403 7300 	and.w	r3, r3, #512	; 0x200
  400ea8:	2b00      	cmp	r3, #0
  400eaa:	bf14      	ite	ne
  400eac:	2301      	movne	r3, #1
  400eae:	2300      	moveq	r3, #0
  400eb0:	b2db      	uxtb	r3, r3
}
  400eb2:	4618      	mov	r0, r3
  400eb4:	370c      	adds	r7, #12
  400eb6:	46bd      	mov	sp, r7
  400eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
  400ebc:	4770      	bx	lr
  400ebe:	bf00      	nop

00400ec0 <uart_write>:
 *
 * \retval 0 Success.
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
  400ec0:	b480      	push	{r7}
  400ec2:	b083      	sub	sp, #12
  400ec4:	af00      	add	r7, sp, #0
  400ec6:	6078      	str	r0, [r7, #4]
  400ec8:	460b      	mov	r3, r1
  400eca:	70fb      	strb	r3, [r7, #3]
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  400ecc:	687b      	ldr	r3, [r7, #4]
  400ece:	695b      	ldr	r3, [r3, #20]
  400ed0:	f003 0302 	and.w	r3, r3, #2
  400ed4:	2b00      	cmp	r3, #0
  400ed6:	d101      	bne.n	400edc <uart_write+0x1c>
		return 1;
  400ed8:	2301      	movs	r3, #1
  400eda:	e003      	b.n	400ee4 <uart_write+0x24>

	/* Send character */
	p_uart->UART_THR = uc_data;
  400edc:	78fa      	ldrb	r2, [r7, #3]
  400ede:	687b      	ldr	r3, [r7, #4]
  400ee0:	61da      	str	r2, [r3, #28]
	return 0;
  400ee2:	2300      	movs	r3, #0
}
  400ee4:	4618      	mov	r0, r3
  400ee6:	370c      	adds	r7, #12
  400ee8:	46bd      	mov	sp, r7
  400eea:	f85d 7b04 	ldr.w	r7, [sp], #4
  400eee:	4770      	bx	lr

00400ef0 <uart_read>:
 *
 * \retval 0 Success.
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
  400ef0:	b480      	push	{r7}
  400ef2:	b083      	sub	sp, #12
  400ef4:	af00      	add	r7, sp, #0
  400ef6:	6078      	str	r0, [r7, #4]
  400ef8:	6039      	str	r1, [r7, #0]
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  400efa:	687b      	ldr	r3, [r7, #4]
  400efc:	695b      	ldr	r3, [r3, #20]
  400efe:	f003 0301 	and.w	r3, r3, #1
  400f02:	2b00      	cmp	r3, #0
  400f04:	d101      	bne.n	400f0a <uart_read+0x1a>
		return 1;
  400f06:	2301      	movs	r3, #1
  400f08:	e005      	b.n	400f16 <uart_read+0x26>

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  400f0a:	687b      	ldr	r3, [r7, #4]
  400f0c:	699b      	ldr	r3, [r3, #24]
  400f0e:	b2da      	uxtb	r2, r3
  400f10:	683b      	ldr	r3, [r7, #0]
  400f12:	701a      	strb	r2, [r3, #0]
	return 0;
  400f14:	2300      	movs	r3, #0
}
  400f16:	4618      	mov	r0, r3
  400f18:	370c      	adds	r7, #12
  400f1a:	46bd      	mov	sp, r7
  400f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400f20:	4770      	bx	lr
  400f22:	bf00      	nop

00400f24 <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  400f24:	b480      	push	{r7}
  400f26:	b089      	sub	sp, #36	; 0x24
  400f28:	af00      	add	r7, sp, #0
  400f2a:	60f8      	str	r0, [r7, #12]
  400f2c:	60b9      	str	r1, [r7, #8]
  400f2e:	607a      	str	r2, [r7, #4]
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  400f30:	68bb      	ldr	r3, [r7, #8]
  400f32:	011a      	lsls	r2, r3, #4
  400f34:	687b      	ldr	r3, [r7, #4]
  400f36:	429a      	cmp	r2, r3
  400f38:	d802      	bhi.n	400f40 <usart_set_async_baudrate+0x1c>
		over = HIGH_FRQ_SAMPLE_DIV;
  400f3a:	2310      	movs	r3, #16
  400f3c:	61fb      	str	r3, [r7, #28]
  400f3e:	e001      	b.n	400f44 <usart_set_async_baudrate+0x20>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
  400f40:	2308      	movs	r3, #8
  400f42:	61fb      	str	r3, [r7, #28]
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  400f44:	687b      	ldr	r3, [r7, #4]
  400f46:	00da      	lsls	r2, r3, #3
  400f48:	69fb      	ldr	r3, [r7, #28]
  400f4a:	68b9      	ldr	r1, [r7, #8]
  400f4c:	fb01 f303 	mul.w	r3, r1, r3
  400f50:	085b      	lsrs	r3, r3, #1
  400f52:	441a      	add	r2, r3
  400f54:	69fb      	ldr	r3, [r7, #28]
  400f56:	68b9      	ldr	r1, [r7, #8]
  400f58:	fb01 f303 	mul.w	r3, r1, r3
  400f5c:	fbb2 f3f3 	udiv	r3, r2, r3
  400f60:	61bb      	str	r3, [r7, #24]
	cd = cd_fp >> 3;
  400f62:	69bb      	ldr	r3, [r7, #24]
  400f64:	08db      	lsrs	r3, r3, #3
  400f66:	617b      	str	r3, [r7, #20]
	fp = cd_fp & 0x07;
  400f68:	69bb      	ldr	r3, [r7, #24]
  400f6a:	f003 0307 	and.w	r3, r3, #7
  400f6e:	613b      	str	r3, [r7, #16]
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  400f70:	697b      	ldr	r3, [r7, #20]
  400f72:	2b00      	cmp	r3, #0
  400f74:	d003      	beq.n	400f7e <usart_set_async_baudrate+0x5a>
  400f76:	697b      	ldr	r3, [r7, #20]
  400f78:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
  400f7c:	d301      	bcc.n	400f82 <usart_set_async_baudrate+0x5e>
		return 1;
  400f7e:	2301      	movs	r3, #1
  400f80:	e00f      	b.n	400fa2 <usart_set_async_baudrate+0x7e>
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
  400f82:	69fb      	ldr	r3, [r7, #28]
  400f84:	2b08      	cmp	r3, #8
  400f86:	d105      	bne.n	400f94 <usart_set_async_baudrate+0x70>
		p_usart->US_MR |= US_MR_OVER;
  400f88:	68fb      	ldr	r3, [r7, #12]
  400f8a:	685b      	ldr	r3, [r3, #4]
  400f8c:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
  400f90:	68fb      	ldr	r3, [r7, #12]
  400f92:	605a      	str	r2, [r3, #4]
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  400f94:	693b      	ldr	r3, [r7, #16]
  400f96:	041a      	lsls	r2, r3, #16
  400f98:	697b      	ldr	r3, [r7, #20]
  400f9a:	431a      	orrs	r2, r3
  400f9c:	68fb      	ldr	r3, [r7, #12]
  400f9e:	621a      	str	r2, [r3, #32]

	return 0;
  400fa0:	2300      	movs	r3, #0
}
  400fa2:	4618      	mov	r0, r3
  400fa4:	3724      	adds	r7, #36	; 0x24
  400fa6:	46bd      	mov	sp, r7
  400fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
  400fac:	4770      	bx	lr
  400fae:	bf00      	nop

00400fb0 <usart_reset>:
 * \brief Reset the USART and disable TX and RX.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset(Usart *p_usart)
{
  400fb0:	b580      	push	{r7, lr}
  400fb2:	b082      	sub	sp, #8
  400fb4:	af00      	add	r7, sp, #0
  400fb6:	6078      	str	r0, [r7, #4]
	/* Disable the Write Protect. */
	usart_disable_writeprotect(p_usart);
  400fb8:	6878      	ldr	r0, [r7, #4]
  400fba:	4b0d      	ldr	r3, [pc, #52]	; (400ff0 <usart_reset+0x40>)
  400fbc:	4798      	blx	r3

	/* Reset registers that could cause unpredictable behavior after reset. */
	p_usart->US_MR = 0;
  400fbe:	687b      	ldr	r3, [r7, #4]
  400fc0:	2200      	movs	r2, #0
  400fc2:	605a      	str	r2, [r3, #4]
	p_usart->US_RTOR = 0;
  400fc4:	687b      	ldr	r3, [r7, #4]
  400fc6:	2200      	movs	r2, #0
  400fc8:	625a      	str	r2, [r3, #36]	; 0x24
	p_usart->US_TTGR = 0;
  400fca:	687b      	ldr	r3, [r7, #4]
  400fcc:	2200      	movs	r2, #0
  400fce:	629a      	str	r2, [r3, #40]	; 0x28

	/* Disable TX and RX. */
	usart_reset_tx(p_usart);
  400fd0:	6878      	ldr	r0, [r7, #4]
  400fd2:	4b08      	ldr	r3, [pc, #32]	; (400ff4 <usart_reset+0x44>)
  400fd4:	4798      	blx	r3
	usart_reset_rx(p_usart);
  400fd6:	6878      	ldr	r0, [r7, #4]
  400fd8:	4b07      	ldr	r3, [pc, #28]	; (400ff8 <usart_reset+0x48>)
  400fda:	4798      	blx	r3
	/* Reset status bits. */
	usart_reset_status(p_usart);
  400fdc:	6878      	ldr	r0, [r7, #4]
  400fde:	4b07      	ldr	r3, [pc, #28]	; (400ffc <usart_reset+0x4c>)
  400fe0:	4798      	blx	r3
	/* Turn off RTS and DTR if exist. */
	usart_drive_RTS_pin_high(p_usart);
  400fe2:	6878      	ldr	r0, [r7, #4]
  400fe4:	4b06      	ldr	r3, [pc, #24]	; (401000 <usart_reset+0x50>)
  400fe6:	4798      	blx	r3
#if (SAM3S || SAM4S || SAM3U || SAM4L || SAM4E)
	usart_drive_DTR_pin_high(p_usart);
#endif
}
  400fe8:	bf00      	nop
  400fea:	3708      	adds	r7, #8
  400fec:	46bd      	mov	sp, r7
  400fee:	bd80      	pop	{r7, pc}
  400ff0:	00401199 	.word	0x00401199
  400ff4:	004010a5 	.word	0x004010a5
  400ff8:	004010dd 	.word	0x004010dd
  400ffc:	004010f9 	.word	0x004010f9
  401000:	00401115 	.word	0x00401115

00401004 <usart_init_rs232>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_init_rs232(Usart *p_usart,
		const sam_usart_opt_t *p_usart_opt, uint32_t ul_mck)
{
  401004:	b580      	push	{r7, lr}
  401006:	b084      	sub	sp, #16
  401008:	af00      	add	r7, sp, #0
  40100a:	60f8      	str	r0, [r7, #12]
  40100c:	60b9      	str	r1, [r7, #8]
  40100e:	607a      	str	r2, [r7, #4]
	static uint32_t ul_reg_val;

	/* Reset the USART and shut down TX and RX. */
	usart_reset(p_usart);
  401010:	68f8      	ldr	r0, [r7, #12]
  401012:	4b1a      	ldr	r3, [pc, #104]	; (40107c <usart_init_rs232+0x78>)
  401014:	4798      	blx	r3

	ul_reg_val = 0;
  401016:	4b1a      	ldr	r3, [pc, #104]	; (401080 <usart_init_rs232+0x7c>)
  401018:	2200      	movs	r2, #0
  40101a:	601a      	str	r2, [r3, #0]
	/* Check whether the input values are legal. */
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  40101c:	68bb      	ldr	r3, [r7, #8]
  40101e:	2b00      	cmp	r3, #0
  401020:	d009      	beq.n	401036 <usart_init_rs232+0x32>
  401022:	68bb      	ldr	r3, [r7, #8]
  401024:	681b      	ldr	r3, [r3, #0]
  401026:	687a      	ldr	r2, [r7, #4]
  401028:	4619      	mov	r1, r3
  40102a:	68f8      	ldr	r0, [r7, #12]
  40102c:	4b15      	ldr	r3, [pc, #84]	; (401084 <usart_init_rs232+0x80>)
  40102e:	4798      	blx	r3
  401030:	4603      	mov	r3, r0
  401032:	2b00      	cmp	r3, #0
  401034:	d001      	beq.n	40103a <usart_init_rs232+0x36>
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
  401036:	2301      	movs	r3, #1
  401038:	e01b      	b.n	401072 <usart_init_rs232+0x6e>
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  40103a:	68bb      	ldr	r3, [r7, #8]
  40103c:	685a      	ldr	r2, [r3, #4]
  40103e:	68bb      	ldr	r3, [r7, #8]
  401040:	689b      	ldr	r3, [r3, #8]
  401042:	431a      	orrs	r2, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  401044:	68bb      	ldr	r3, [r7, #8]
  401046:	691b      	ldr	r3, [r3, #16]
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  401048:	431a      	orrs	r2, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  40104a:	68bb      	ldr	r3, [r7, #8]
  40104c:	68db      	ldr	r3, [r3, #12]
  40104e:	431a      	orrs	r2, r3
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  401050:	4b0b      	ldr	r3, [pc, #44]	; (401080 <usart_init_rs232+0x7c>)
  401052:	681b      	ldr	r3, [r3, #0]
  401054:	4313      	orrs	r3, r2
  401056:	4a0a      	ldr	r2, [pc, #40]	; (401080 <usart_init_rs232+0x7c>)
  401058:	6013      	str	r3, [r2, #0]
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;

	/* Configure the USART mode as normal mode. */
	ul_reg_val |= US_MR_USART_MODE_NORMAL;
  40105a:	4b09      	ldr	r3, [pc, #36]	; (401080 <usart_init_rs232+0x7c>)
  40105c:	681b      	ldr	r3, [r3, #0]
  40105e:	4a08      	ldr	r2, [pc, #32]	; (401080 <usart_init_rs232+0x7c>)
  401060:	6013      	str	r3, [r2, #0]

	p_usart->US_MR |= ul_reg_val;
  401062:	68fb      	ldr	r3, [r7, #12]
  401064:	685a      	ldr	r2, [r3, #4]
  401066:	4b06      	ldr	r3, [pc, #24]	; (401080 <usart_init_rs232+0x7c>)
  401068:	681b      	ldr	r3, [r3, #0]
  40106a:	431a      	orrs	r2, r3
  40106c:	68fb      	ldr	r3, [r7, #12]
  40106e:	605a      	str	r2, [r3, #4]

	return 0;
  401070:	2300      	movs	r3, #0
}
  401072:	4618      	mov	r0, r3
  401074:	3710      	adds	r7, #16
  401076:	46bd      	mov	sp, r7
  401078:	bd80      	pop	{r7, pc}
  40107a:	bf00      	nop
  40107c:	00400fb1 	.word	0x00400fb1
  401080:	20400944 	.word	0x20400944
  401084:	00400f25 	.word	0x00400f25

00401088 <usart_enable_tx>:
 * \brief Enable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_tx(Usart *p_usart)
{
  401088:	b480      	push	{r7}
  40108a:	b083      	sub	sp, #12
  40108c:	af00      	add	r7, sp, #0
  40108e:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_TXEN;
  401090:	687b      	ldr	r3, [r7, #4]
  401092:	2240      	movs	r2, #64	; 0x40
  401094:	601a      	str	r2, [r3, #0]
}
  401096:	bf00      	nop
  401098:	370c      	adds	r7, #12
  40109a:	46bd      	mov	sp, r7
  40109c:	f85d 7b04 	ldr.w	r7, [sp], #4
  4010a0:	4770      	bx	lr
  4010a2:	bf00      	nop

004010a4 <usart_reset_tx>:
 * \brief Immediately stop and disable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_tx(Usart *p_usart)
{
  4010a4:	b480      	push	{r7}
  4010a6:	b083      	sub	sp, #12
  4010a8:	af00      	add	r7, sp, #0
  4010aa:	6078      	str	r0, [r7, #4]
	/* Reset transmitter */
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  4010ac:	687b      	ldr	r3, [r7, #4]
  4010ae:	2288      	movs	r2, #136	; 0x88
  4010b0:	601a      	str	r2, [r3, #0]
}
  4010b2:	bf00      	nop
  4010b4:	370c      	adds	r7, #12
  4010b6:	46bd      	mov	sp, r7
  4010b8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4010bc:	4770      	bx	lr
  4010be:	bf00      	nop

004010c0 <usart_enable_rx>:
 * \brief Enable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_rx(Usart *p_usart)
{
  4010c0:	b480      	push	{r7}
  4010c2:	b083      	sub	sp, #12
  4010c4:	af00      	add	r7, sp, #0
  4010c6:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RXEN;
  4010c8:	687b      	ldr	r3, [r7, #4]
  4010ca:	2210      	movs	r2, #16
  4010cc:	601a      	str	r2, [r3, #0]
}
  4010ce:	bf00      	nop
  4010d0:	370c      	adds	r7, #12
  4010d2:	46bd      	mov	sp, r7
  4010d4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4010d8:	4770      	bx	lr
  4010da:	bf00      	nop

004010dc <usart_reset_rx>:
 * \brief Immediately stop and disable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_rx(Usart *p_usart)
{
  4010dc:	b480      	push	{r7}
  4010de:	b083      	sub	sp, #12
  4010e0:	af00      	add	r7, sp, #0
  4010e2:	6078      	str	r0, [r7, #4]
	/* Reset Receiver */
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  4010e4:	687b      	ldr	r3, [r7, #4]
  4010e6:	2224      	movs	r2, #36	; 0x24
  4010e8:	601a      	str	r2, [r3, #0]
}
  4010ea:	bf00      	nop
  4010ec:	370c      	adds	r7, #12
  4010ee:	46bd      	mov	sp, r7
  4010f0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4010f4:	4770      	bx	lr
  4010f6:	bf00      	nop

004010f8 <usart_reset_status>:
 * \brief Reset status bits (PARE, OVER, MANERR, UNRE and PXBRK in US_CSR).
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_status(Usart *p_usart)
{
  4010f8:	b480      	push	{r7}
  4010fa:	b083      	sub	sp, #12
  4010fc:	af00      	add	r7, sp, #0
  4010fe:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RSTSTA;
  401100:	687b      	ldr	r3, [r7, #4]
  401102:	f44f 7280 	mov.w	r2, #256	; 0x100
  401106:	601a      	str	r2, [r3, #0]
}
  401108:	bf00      	nop
  40110a:	370c      	adds	r7, #12
  40110c:	46bd      	mov	sp, r7
  40110e:	f85d 7b04 	ldr.w	r7, [sp], #4
  401112:	4770      	bx	lr

00401114 <usart_drive_RTS_pin_high>:
 * \brief Drive the pin RTS to 1.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_drive_RTS_pin_high(Usart *p_usart)
{
  401114:	b480      	push	{r7}
  401116:	b083      	sub	sp, #12
  401118:	af00      	add	r7, sp, #0
  40111a:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RTSDIS;
  40111c:	687b      	ldr	r3, [r7, #4]
  40111e:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  401122:	601a      	str	r2, [r3, #0]
}
  401124:	bf00      	nop
  401126:	370c      	adds	r7, #12
  401128:	46bd      	mov	sp, r7
  40112a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40112e:	4770      	bx	lr

00401130 <usart_write>:
 *
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
  401130:	b480      	push	{r7}
  401132:	b083      	sub	sp, #12
  401134:	af00      	add	r7, sp, #0
  401136:	6078      	str	r0, [r7, #4]
  401138:	6039      	str	r1, [r7, #0]
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  40113a:	687b      	ldr	r3, [r7, #4]
  40113c:	695b      	ldr	r3, [r3, #20]
  40113e:	f003 0302 	and.w	r3, r3, #2
  401142:	2b00      	cmp	r3, #0
  401144:	d101      	bne.n	40114a <usart_write+0x1a>
		return 1;
  401146:	2301      	movs	r3, #1
  401148:	e005      	b.n	401156 <usart_write+0x26>
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  40114a:	683b      	ldr	r3, [r7, #0]
  40114c:	f3c3 0208 	ubfx	r2, r3, #0, #9
  401150:	687b      	ldr	r3, [r7, #4]
  401152:	61da      	str	r2, [r3, #28]
	return 0;
  401154:	2300      	movs	r3, #0
}
  401156:	4618      	mov	r0, r3
  401158:	370c      	adds	r7, #12
  40115a:	46bd      	mov	sp, r7
  40115c:	f85d 7b04 	ldr.w	r7, [sp], #4
  401160:	4770      	bx	lr
  401162:	bf00      	nop

00401164 <usart_read>:
 *
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
  401164:	b480      	push	{r7}
  401166:	b083      	sub	sp, #12
  401168:	af00      	add	r7, sp, #0
  40116a:	6078      	str	r0, [r7, #4]
  40116c:	6039      	str	r1, [r7, #0]
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  40116e:	687b      	ldr	r3, [r7, #4]
  401170:	695b      	ldr	r3, [r3, #20]
  401172:	f003 0301 	and.w	r3, r3, #1
  401176:	2b00      	cmp	r3, #0
  401178:	d101      	bne.n	40117e <usart_read+0x1a>
		return 1;
  40117a:	2301      	movs	r3, #1
  40117c:	e006      	b.n	40118c <usart_read+0x28>
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  40117e:	687b      	ldr	r3, [r7, #4]
  401180:	699b      	ldr	r3, [r3, #24]
  401182:	f3c3 0208 	ubfx	r2, r3, #0, #9
  401186:	683b      	ldr	r3, [r7, #0]
  401188:	601a      	str	r2, [r3, #0]

	return 0;
  40118a:	2300      	movs	r3, #0
}
  40118c:	4618      	mov	r0, r3
  40118e:	370c      	adds	r7, #12
  401190:	46bd      	mov	sp, r7
  401192:	f85d 7b04 	ldr.w	r7, [sp], #4
  401196:	4770      	bx	lr

00401198 <usart_disable_writeprotect>:
 * \brief Disable write protect of USART registers.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
  401198:	b480      	push	{r7}
  40119a:	b083      	sub	sp, #12
  40119c:	af00      	add	r7, sp, #0
  40119e:	6078      	str	r0, [r7, #4]
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  4011a0:	687b      	ldr	r3, [r7, #4]
  4011a2:	4a04      	ldr	r2, [pc, #16]	; (4011b4 <usart_disable_writeprotect+0x1c>)
  4011a4:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
}
  4011a8:	bf00      	nop
  4011aa:	370c      	adds	r7, #12
  4011ac:	46bd      	mov	sp, r7
  4011ae:	f85d 7b04 	ldr.w	r7, [sp], #4
  4011b2:	4770      	bx	lr
  4011b4:	55534100 	.word	0x55534100

004011b8 <cpu_irq_save>:

static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
  4011b8:	b480      	push	{r7}
  4011ba:	b083      	sub	sp, #12
  4011bc:	af00      	add	r7, sp, #0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  4011be:	f3ef 8310 	mrs	r3, PRIMASK
  4011c2:	607b      	str	r3, [r7, #4]
  return(result);
  4011c4:	687b      	ldr	r3, [r7, #4]
	volatile irqflags_t flags = cpu_irq_is_enabled();
  4011c6:	2b00      	cmp	r3, #0
  4011c8:	bf0c      	ite	eq
  4011ca:	2301      	moveq	r3, #1
  4011cc:	2300      	movne	r3, #0
  4011ce:	b2db      	uxtb	r3, r3
  4011d0:	603b      	str	r3, [r7, #0]
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
  4011d2:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  4011d4:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  4011d8:	4b04      	ldr	r3, [pc, #16]	; (4011ec <cpu_irq_save+0x34>)
  4011da:	2200      	movs	r2, #0
  4011dc:	701a      	strb	r2, [r3, #0]
	return flags;
  4011de:	683b      	ldr	r3, [r7, #0]
}
  4011e0:	4618      	mov	r0, r3
  4011e2:	370c      	adds	r7, #12
  4011e4:	46bd      	mov	sp, r7
  4011e6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4011ea:	4770      	bx	lr
  4011ec:	2040000c 	.word	0x2040000c

004011f0 <cpu_irq_is_enabled_flags>:

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
  4011f0:	b480      	push	{r7}
  4011f2:	b083      	sub	sp, #12
  4011f4:	af00      	add	r7, sp, #0
  4011f6:	6078      	str	r0, [r7, #4]
	return (flags);
  4011f8:	687b      	ldr	r3, [r7, #4]
  4011fa:	2b00      	cmp	r3, #0
  4011fc:	bf14      	ite	ne
  4011fe:	2301      	movne	r3, #1
  401200:	2300      	moveq	r3, #0
  401202:	b2db      	uxtb	r3, r3
}
  401204:	4618      	mov	r0, r3
  401206:	370c      	adds	r7, #12
  401208:	46bd      	mov	sp, r7
  40120a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40120e:	4770      	bx	lr

00401210 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
  401210:	b580      	push	{r7, lr}
  401212:	b082      	sub	sp, #8
  401214:	af00      	add	r7, sp, #0
  401216:	6078      	str	r0, [r7, #4]
	if (cpu_irq_is_enabled_flags(flags))
  401218:	6878      	ldr	r0, [r7, #4]
  40121a:	4b07      	ldr	r3, [pc, #28]	; (401238 <cpu_irq_restore+0x28>)
  40121c:	4798      	blx	r3
  40121e:	4603      	mov	r3, r0
  401220:	2b00      	cmp	r3, #0
  401222:	d005      	beq.n	401230 <cpu_irq_restore+0x20>
		cpu_irq_enable();
  401224:	4b05      	ldr	r3, [pc, #20]	; (40123c <cpu_irq_restore+0x2c>)
  401226:	2201      	movs	r2, #1
  401228:	701a      	strb	r2, [r3, #0]
  40122a:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
  40122e:	b662      	cpsie	i
}
  401230:	bf00      	nop
  401232:	3708      	adds	r7, #8
  401234:	46bd      	mov	sp, r7
  401236:	bd80      	pop	{r7, pc}
  401238:	004011f1 	.word	0x004011f1
  40123c:	2040000c 	.word	0x2040000c

00401240 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  401240:	b580      	push	{r7, lr}
  401242:	b084      	sub	sp, #16
  401244:	af00      	add	r7, sp, #0
        uint32_t *pSrc, *pDest;

        /* Initialize the relocate segment */
        pSrc = &_etext;
  401246:	4b1e      	ldr	r3, [pc, #120]	; (4012c0 <Reset_Handler+0x80>)
  401248:	60fb      	str	r3, [r7, #12]
        pDest = &_srelocate;
  40124a:	4b1e      	ldr	r3, [pc, #120]	; (4012c4 <Reset_Handler+0x84>)
  40124c:	60bb      	str	r3, [r7, #8]

        if (pSrc != pDest) {
  40124e:	68fa      	ldr	r2, [r7, #12]
  401250:	68bb      	ldr	r3, [r7, #8]
  401252:	429a      	cmp	r2, r3
  401254:	d00c      	beq.n	401270 <Reset_Handler+0x30>
                for (; pDest < &_erelocate;) {
  401256:	e007      	b.n	401268 <Reset_Handler+0x28>
                        *pDest++ = *pSrc++;
  401258:	68bb      	ldr	r3, [r7, #8]
  40125a:	1d1a      	adds	r2, r3, #4
  40125c:	60ba      	str	r2, [r7, #8]
  40125e:	68fa      	ldr	r2, [r7, #12]
  401260:	1d11      	adds	r1, r2, #4
  401262:	60f9      	str	r1, [r7, #12]
  401264:	6812      	ldr	r2, [r2, #0]
  401266:	601a      	str	r2, [r3, #0]
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
  401268:	68bb      	ldr	r3, [r7, #8]
  40126a:	4a17      	ldr	r2, [pc, #92]	; (4012c8 <Reset_Handler+0x88>)
  40126c:	4293      	cmp	r3, r2
  40126e:	d3f3      	bcc.n	401258 <Reset_Handler+0x18>
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  401270:	4b16      	ldr	r3, [pc, #88]	; (4012cc <Reset_Handler+0x8c>)
  401272:	60bb      	str	r3, [r7, #8]
  401274:	e004      	b.n	401280 <Reset_Handler+0x40>
                *pDest++ = 0;
  401276:	68bb      	ldr	r3, [r7, #8]
  401278:	1d1a      	adds	r2, r3, #4
  40127a:	60ba      	str	r2, [r7, #8]
  40127c:	2200      	movs	r2, #0
  40127e:	601a      	str	r2, [r3, #0]
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  401280:	68bb      	ldr	r3, [r7, #8]
  401282:	4a13      	ldr	r2, [pc, #76]	; (4012d0 <Reset_Handler+0x90>)
  401284:	4293      	cmp	r3, r2
  401286:	d3f6      	bcc.n	401276 <Reset_Handler+0x36>
                *pDest++ = 0;
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
  401288:	4b12      	ldr	r3, [pc, #72]	; (4012d4 <Reset_Handler+0x94>)
  40128a:	60fb      	str	r3, [r7, #12]
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  40128c:	4a12      	ldr	r2, [pc, #72]	; (4012d8 <Reset_Handler+0x98>)
  40128e:	68fb      	ldr	r3, [r7, #12]
  401290:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  401294:	6093      	str	r3, [r2, #8]
 * \brief Enable FPU
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
  401296:	4b11      	ldr	r3, [pc, #68]	; (4012dc <Reset_Handler+0x9c>)
  401298:	4798      	blx	r3
  40129a:	6078      	str	r0, [r7, #4]
	REG_CPACR |=  (0xFu << 20);
  40129c:	4a10      	ldr	r2, [pc, #64]	; (4012e0 <Reset_Handler+0xa0>)
  40129e:	4b10      	ldr	r3, [pc, #64]	; (4012e0 <Reset_Handler+0xa0>)
  4012a0:	681b      	ldr	r3, [r3, #0]
  4012a2:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  4012a6:	6013      	str	r3, [r2, #0]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  4012a8:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  4012ac:	f3bf 8f6f 	isb	sy
	__DSB();
	__ISB();
	cpu_irq_restore(flags);
  4012b0:	6878      	ldr	r0, [r7, #4]
  4012b2:	4b0c      	ldr	r3, [pc, #48]	; (4012e4 <Reset_Handler+0xa4>)
  4012b4:	4798      	blx	r3
#if __FPU_USED
	fpu_enable();
#endif

        /* Initialize the C library */
        __libc_init_array();
  4012b6:	4b0c      	ldr	r3, [pc, #48]	; (4012e8 <Reset_Handler+0xa8>)
  4012b8:	4798      	blx	r3

        /* Branch to main function */
        main();
  4012ba:	4b0c      	ldr	r3, [pc, #48]	; (4012ec <Reset_Handler+0xac>)
  4012bc:	4798      	blx	r3

        /* Infinite loop */
        while (1);
  4012be:	e7fe      	b.n	4012be <Reset_Handler+0x7e>
  4012c0:	00408858 	.word	0x00408858
  4012c4:	20400000 	.word	0x20400000
  4012c8:	204008b4 	.word	0x204008b4
  4012cc:	204008b4 	.word	0x204008b4
  4012d0:	20400990 	.word	0x20400990
  4012d4:	00400000 	.word	0x00400000
  4012d8:	e000ed00 	.word	0xe000ed00
  4012dc:	004011b9 	.word	0x004011b9
  4012e0:	e000ed88 	.word	0xe000ed88
  4012e4:	00401211 	.word	0x00401211
  4012e8:	004021e9 	.word	0x004021e9
  4012ec:	00401dd5 	.word	0x00401dd5

004012f0 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  4012f0:	b480      	push	{r7}
  4012f2:	af00      	add	r7, sp, #0
        while (1) {
        }
  4012f4:	e7fe      	b.n	4012f4 <Dummy_Handler+0x4>
  4012f6:	bf00      	nop

004012f8 <SystemCoreClockUpdate>:

  SystemCoreClock = CHIP_FREQ_CPU_MAX;
}

void SystemCoreClockUpdate( void )
{
  4012f8:	b480      	push	{r7}
  4012fa:	af00      	add	r7, sp, #0
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  4012fc:	4b52      	ldr	r3, [pc, #328]	; (401448 <SystemCoreClockUpdate+0x150>)
  4012fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401300:	f003 0303 	and.w	r3, r3, #3
  401304:	2b01      	cmp	r3, #1
  401306:	d014      	beq.n	401332 <SystemCoreClockUpdate+0x3a>
  401308:	2b01      	cmp	r3, #1
  40130a:	d302      	bcc.n	401312 <SystemCoreClockUpdate+0x1a>
  40130c:	2b02      	cmp	r3, #2
  40130e:	d038      	beq.n	401382 <SystemCoreClockUpdate+0x8a>
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
      }
    break;

    default:
    break;
  401310:	e07a      	b.n	401408 <SystemCoreClockUpdate+0x110>
{
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  {
    case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  401312:	4b4e      	ldr	r3, [pc, #312]	; (40144c <SystemCoreClockUpdate+0x154>)
  401314:	695b      	ldr	r3, [r3, #20]
  401316:	f003 0380 	and.w	r3, r3, #128	; 0x80
  40131a:	2b00      	cmp	r3, #0
  40131c:	d004      	beq.n	401328 <SystemCoreClockUpdate+0x30>
      {
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  40131e:	4b4c      	ldr	r3, [pc, #304]	; (401450 <SystemCoreClockUpdate+0x158>)
  401320:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  401324:	601a      	str	r2, [r3, #0]
      }
      else
      {
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
      }
    break;
  401326:	e06f      	b.n	401408 <SystemCoreClockUpdate+0x110>
      {
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
      }
      else
      {
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  401328:	4b49      	ldr	r3, [pc, #292]	; (401450 <SystemCoreClockUpdate+0x158>)
  40132a:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
  40132e:	601a      	str	r2, [r3, #0]
      }
    break;
  401330:	e06a      	b.n	401408 <SystemCoreClockUpdate+0x110>

    case PMC_MCKR_CSS_MAIN_CLK: /* Main clock */
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  401332:	4b45      	ldr	r3, [pc, #276]	; (401448 <SystemCoreClockUpdate+0x150>)
  401334:	6a1b      	ldr	r3, [r3, #32]
  401336:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  40133a:	2b00      	cmp	r3, #0
  40133c:	d003      	beq.n	401346 <SystemCoreClockUpdate+0x4e>
      {
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  40133e:	4b44      	ldr	r3, [pc, #272]	; (401450 <SystemCoreClockUpdate+0x158>)
  401340:	4a44      	ldr	r2, [pc, #272]	; (401454 <SystemCoreClockUpdate+0x15c>)
  401342:	601a      	str	r2, [r3, #0]

          default:
          break;
        }
      }
    break;
  401344:	e060      	b.n	401408 <SystemCoreClockUpdate+0x110>
      {
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
      }
      else
      {
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401346:	4b42      	ldr	r3, [pc, #264]	; (401450 <SystemCoreClockUpdate+0x158>)
  401348:	4a43      	ldr	r2, [pc, #268]	; (401458 <SystemCoreClockUpdate+0x160>)
  40134a:	601a      	str	r2, [r3, #0]

        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  40134c:	4b3e      	ldr	r3, [pc, #248]	; (401448 <SystemCoreClockUpdate+0x150>)
  40134e:	6a1b      	ldr	r3, [r3, #32]
  401350:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401354:	2b10      	cmp	r3, #16
  401356:	d004      	beq.n	401362 <SystemCoreClockUpdate+0x6a>
  401358:	2b20      	cmp	r3, #32
  40135a:	d008      	beq.n	40136e <SystemCoreClockUpdate+0x76>
  40135c:	2b00      	cmp	r3, #0
  40135e:	d00e      	beq.n	40137e <SystemCoreClockUpdate+0x86>
          case CKGR_MOR_MOSCRCF_12_MHz:
            SystemCoreClock *= 3U;
          break;

          default:
          break;
  401360:	e00e      	b.n	401380 <SystemCoreClockUpdate+0x88>
        {
          case CKGR_MOR_MOSCRCF_4_MHz:
          break;

          case CKGR_MOR_MOSCRCF_8_MHz:
            SystemCoreClock *= 2U;
  401362:	4b3b      	ldr	r3, [pc, #236]	; (401450 <SystemCoreClockUpdate+0x158>)
  401364:	681b      	ldr	r3, [r3, #0]
  401366:	005b      	lsls	r3, r3, #1
  401368:	4a39      	ldr	r2, [pc, #228]	; (401450 <SystemCoreClockUpdate+0x158>)
  40136a:	6013      	str	r3, [r2, #0]
          break;
  40136c:	e008      	b.n	401380 <SystemCoreClockUpdate+0x88>

          case CKGR_MOR_MOSCRCF_12_MHz:
            SystemCoreClock *= 3U;
  40136e:	4b38      	ldr	r3, [pc, #224]	; (401450 <SystemCoreClockUpdate+0x158>)
  401370:	681a      	ldr	r2, [r3, #0]
  401372:	4613      	mov	r3, r2
  401374:	005b      	lsls	r3, r3, #1
  401376:	4413      	add	r3, r2
  401378:	4a35      	ldr	r2, [pc, #212]	; (401450 <SystemCoreClockUpdate+0x158>)
  40137a:	6013      	str	r3, [r2, #0]
          break;
  40137c:	e000      	b.n	401380 <SystemCoreClockUpdate+0x88>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;

        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
        {
          case CKGR_MOR_MOSCRCF_4_MHz:
          break;
  40137e:	bf00      	nop

          default:
          break;
        }
      }
    break;
  401380:	e042      	b.n	401408 <SystemCoreClockUpdate+0x110>

    case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  401382:	4b31      	ldr	r3, [pc, #196]	; (401448 <SystemCoreClockUpdate+0x150>)
  401384:	6a1b      	ldr	r3, [r3, #32]
  401386:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  40138a:	2b00      	cmp	r3, #0
  40138c:	d003      	beq.n	401396 <SystemCoreClockUpdate+0x9e>
      {
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  40138e:	4b30      	ldr	r3, [pc, #192]	; (401450 <SystemCoreClockUpdate+0x158>)
  401390:	4a30      	ldr	r2, [pc, #192]	; (401454 <SystemCoreClockUpdate+0x15c>)
  401392:	601a      	str	r2, [r3, #0]
  401394:	e01c      	b.n	4013d0 <SystemCoreClockUpdate+0xd8>
      }
      else
      {
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401396:	4b2e      	ldr	r3, [pc, #184]	; (401450 <SystemCoreClockUpdate+0x158>)
  401398:	4a2f      	ldr	r2, [pc, #188]	; (401458 <SystemCoreClockUpdate+0x160>)
  40139a:	601a      	str	r2, [r3, #0]

        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  40139c:	4b2a      	ldr	r3, [pc, #168]	; (401448 <SystemCoreClockUpdate+0x150>)
  40139e:	6a1b      	ldr	r3, [r3, #32]
  4013a0:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4013a4:	2b10      	cmp	r3, #16
  4013a6:	d004      	beq.n	4013b2 <SystemCoreClockUpdate+0xba>
  4013a8:	2b20      	cmp	r3, #32
  4013aa:	d008      	beq.n	4013be <SystemCoreClockUpdate+0xc6>
  4013ac:	2b00      	cmp	r3, #0
  4013ae:	d00e      	beq.n	4013ce <SystemCoreClockUpdate+0xd6>
          case CKGR_MOR_MOSCRCF_12_MHz:
            SystemCoreClock *= 3U;
          break;

          default:
          break;
  4013b0:	e00e      	b.n	4013d0 <SystemCoreClockUpdate+0xd8>
        {
          case CKGR_MOR_MOSCRCF_4_MHz:
          break;

          case CKGR_MOR_MOSCRCF_8_MHz:
            SystemCoreClock *= 2U;
  4013b2:	4b27      	ldr	r3, [pc, #156]	; (401450 <SystemCoreClockUpdate+0x158>)
  4013b4:	681b      	ldr	r3, [r3, #0]
  4013b6:	005b      	lsls	r3, r3, #1
  4013b8:	4a25      	ldr	r2, [pc, #148]	; (401450 <SystemCoreClockUpdate+0x158>)
  4013ba:	6013      	str	r3, [r2, #0]
          break;
  4013bc:	e008      	b.n	4013d0 <SystemCoreClockUpdate+0xd8>

          case CKGR_MOR_MOSCRCF_12_MHz:
            SystemCoreClock *= 3U;
  4013be:	4b24      	ldr	r3, [pc, #144]	; (401450 <SystemCoreClockUpdate+0x158>)
  4013c0:	681a      	ldr	r2, [r3, #0]
  4013c2:	4613      	mov	r3, r2
  4013c4:	005b      	lsls	r3, r3, #1
  4013c6:	4413      	add	r3, r2
  4013c8:	4a21      	ldr	r2, [pc, #132]	; (401450 <SystemCoreClockUpdate+0x158>)
  4013ca:	6013      	str	r3, [r2, #0]
          break;
  4013cc:	e000      	b.n	4013d0 <SystemCoreClockUpdate+0xd8>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;

        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
        {
          case CKGR_MOR_MOSCRCF_4_MHz:
          break;
  4013ce:	bf00      	nop
          default:
          break;
        }
      }

      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  4013d0:	4b1d      	ldr	r3, [pc, #116]	; (401448 <SystemCoreClockUpdate+0x150>)
  4013d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4013d4:	f003 0303 	and.w	r3, r3, #3
  4013d8:	2b02      	cmp	r3, #2
  4013da:	d114      	bne.n	401406 <SystemCoreClockUpdate+0x10e>
      {
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  4013dc:	4b1a      	ldr	r3, [pc, #104]	; (401448 <SystemCoreClockUpdate+0x150>)
  4013de:	6a9a      	ldr	r2, [r3, #40]	; 0x28
  4013e0:	4b1e      	ldr	r3, [pc, #120]	; (40145c <SystemCoreClockUpdate+0x164>)
  4013e2:	4013      	ands	r3, r2
  4013e4:	0c1b      	lsrs	r3, r3, #16
  4013e6:	3301      	adds	r3, #1
  4013e8:	4a19      	ldr	r2, [pc, #100]	; (401450 <SystemCoreClockUpdate+0x158>)
  4013ea:	6812      	ldr	r2, [r2, #0]
  4013ec:	fb02 f303 	mul.w	r3, r2, r3
  4013f0:	4a17      	ldr	r2, [pc, #92]	; (401450 <SystemCoreClockUpdate+0x158>)
  4013f2:	6013      	str	r3, [r2, #0]
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  4013f4:	4b14      	ldr	r3, [pc, #80]	; (401448 <SystemCoreClockUpdate+0x150>)
  4013f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  4013f8:	b2db      	uxtb	r3, r3
  4013fa:	4a15      	ldr	r2, [pc, #84]	; (401450 <SystemCoreClockUpdate+0x158>)
  4013fc:	6812      	ldr	r2, [r2, #0]
  4013fe:	fbb2 f3f3 	udiv	r3, r2, r3
  401402:	4a13      	ldr	r2, [pc, #76]	; (401450 <SystemCoreClockUpdate+0x158>)
  401404:	6013      	str	r3, [r2, #0]
      }
    break;
  401406:	bf00      	nop

    default:
    break;
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  401408:	4b0f      	ldr	r3, [pc, #60]	; (401448 <SystemCoreClockUpdate+0x150>)
  40140a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40140c:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401410:	2b70      	cmp	r3, #112	; 0x70
  401412:	d108      	bne.n	401426 <SystemCoreClockUpdate+0x12e>
  {
    SystemCoreClock /= 3U;
  401414:	4b0e      	ldr	r3, [pc, #56]	; (401450 <SystemCoreClockUpdate+0x158>)
  401416:	681b      	ldr	r3, [r3, #0]
  401418:	4a11      	ldr	r2, [pc, #68]	; (401460 <SystemCoreClockUpdate+0x168>)
  40141a:	fba2 2303 	umull	r2, r3, r2, r3
  40141e:	085b      	lsrs	r3, r3, #1
  401420:	4a0b      	ldr	r2, [pc, #44]	; (401450 <SystemCoreClockUpdate+0x158>)
  401422:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  }
}
  401424:	e00a      	b.n	40143c <SystemCoreClockUpdate+0x144>
  {
    SystemCoreClock /= 3U;
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  401426:	4b08      	ldr	r3, [pc, #32]	; (401448 <SystemCoreClockUpdate+0x150>)
  401428:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40142a:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40142e:	091b      	lsrs	r3, r3, #4
  401430:	4a07      	ldr	r2, [pc, #28]	; (401450 <SystemCoreClockUpdate+0x158>)
  401432:	6812      	ldr	r2, [r2, #0]
  401434:	fa22 f303 	lsr.w	r3, r2, r3
  401438:	4a05      	ldr	r2, [pc, #20]	; (401450 <SystemCoreClockUpdate+0x158>)
  40143a:	6013      	str	r3, [r2, #0]
  }
}
  40143c:	bf00      	nop
  40143e:	46bd      	mov	sp, r7
  401440:	f85d 7b04 	ldr.w	r7, [sp], #4
  401444:	4770      	bx	lr
  401446:	bf00      	nop
  401448:	400e0600 	.word	0x400e0600
  40144c:	400e1810 	.word	0x400e1810
  401450:	20400010 	.word	0x20400010
  401454:	00b71b00 	.word	0x00b71b00
  401458:	003d0900 	.word	0x003d0900
  40145c:	07ff0000 	.word	0x07ff0000
  401460:	aaaaaaab 	.word	0xaaaaaaab

00401464 <system_init_flash>:
/**
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  401464:	b480      	push	{r7}
  401466:	b083      	sub	sp, #12
  401468:	af00      	add	r7, sp, #0
  40146a:	6078      	str	r0, [r7, #4]
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  40146c:	687b      	ldr	r3, [r7, #4]
  40146e:	4a19      	ldr	r2, [pc, #100]	; (4014d4 <system_init_flash+0x70>)
  401470:	4293      	cmp	r3, r2
  401472:	d804      	bhi.n	40147e <system_init_flash+0x1a>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  401474:	4b18      	ldr	r3, [pc, #96]	; (4014d8 <system_init_flash+0x74>)
  401476:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  40147a:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  40147c:	e023      	b.n	4014c6 <system_init_flash+0x62>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  }
  else
  {
    if (ul_clk < CHIP_FREQ_FWS_1)
  40147e:	687b      	ldr	r3, [r7, #4]
  401480:	4a16      	ldr	r2, [pc, #88]	; (4014dc <system_init_flash+0x78>)
  401482:	4293      	cmp	r3, r2
  401484:	d803      	bhi.n	40148e <system_init_flash+0x2a>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  401486:	4b14      	ldr	r3, [pc, #80]	; (4014d8 <system_init_flash+0x74>)
  401488:	4a15      	ldr	r2, [pc, #84]	; (4014e0 <system_init_flash+0x7c>)
  40148a:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  40148c:	e01b      	b.n	4014c6 <system_init_flash+0x62>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
    }
    else
    {
      if (ul_clk < CHIP_FREQ_FWS_2)
  40148e:	687b      	ldr	r3, [r7, #4]
  401490:	4a14      	ldr	r2, [pc, #80]	; (4014e4 <system_init_flash+0x80>)
  401492:	4293      	cmp	r3, r2
  401494:	d803      	bhi.n	40149e <system_init_flash+0x3a>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  401496:	4b10      	ldr	r3, [pc, #64]	; (4014d8 <system_init_flash+0x74>)
  401498:	4a13      	ldr	r2, [pc, #76]	; (4014e8 <system_init_flash+0x84>)
  40149a:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  40149c:	e013      	b.n	4014c6 <system_init_flash+0x62>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
      }
      else
      {
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  40149e:	687b      	ldr	r3, [r7, #4]
  4014a0:	4a12      	ldr	r2, [pc, #72]	; (4014ec <system_init_flash+0x88>)
  4014a2:	4293      	cmp	r3, r2
  4014a4:	d803      	bhi.n	4014ae <system_init_flash+0x4a>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  4014a6:	4b0c      	ldr	r3, [pc, #48]	; (4014d8 <system_init_flash+0x74>)
  4014a8:	4a11      	ldr	r2, [pc, #68]	; (4014f0 <system_init_flash+0x8c>)
  4014aa:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  4014ac:	e00b      	b.n	4014c6 <system_init_flash+0x62>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
        }
        else
        {
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  4014ae:	687b      	ldr	r3, [r7, #4]
  4014b0:	4a10      	ldr	r2, [pc, #64]	; (4014f4 <system_init_flash+0x90>)
  4014b2:	4293      	cmp	r3, r2
  4014b4:	d804      	bhi.n	4014c0 <system_init_flash+0x5c>
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  4014b6:	4b08      	ldr	r3, [pc, #32]	; (4014d8 <system_init_flash+0x74>)
  4014b8:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  4014bc:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  4014be:	e002      	b.n	4014c6 <system_init_flash+0x62>
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
          }
          else
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  4014c0:	4b05      	ldr	r3, [pc, #20]	; (4014d8 <system_init_flash+0x74>)
  4014c2:	4a0d      	ldr	r2, [pc, #52]	; (4014f8 <system_init_flash+0x94>)
  4014c4:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  4014c6:	bf00      	nop
  4014c8:	370c      	adds	r7, #12
  4014ca:	46bd      	mov	sp, r7
  4014cc:	f85d 7b04 	ldr.w	r7, [sp], #4
  4014d0:	4770      	bx	lr
  4014d2:	bf00      	nop
  4014d4:	01312cff 	.word	0x01312cff
  4014d8:	400e0c00 	.word	0x400e0c00
  4014dc:	026259ff 	.word	0x026259ff
  4014e0:	04000100 	.word	0x04000100
  4014e4:	039386ff 	.word	0x039386ff
  4014e8:	04000200 	.word	0x04000200
  4014ec:	04c4b3ff 	.word	0x04c4b3ff
  4014f0:	04000300 	.word	0x04000300
  4014f4:	05f5e0ff 	.word	0x05f5e0ff
  4014f8:	04000500 	.word	0x04000500

004014fc <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
  4014fc:	b480      	push	{r7}
  4014fe:	b085      	sub	sp, #20
  401500:	af00      	add	r7, sp, #0
  401502:	6078      	str	r0, [r7, #4]
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;
  401504:	4b10      	ldr	r3, [pc, #64]	; (401548 <_sbrk+0x4c>)
  401506:	60fb      	str	r3, [r7, #12]

	if (heap == NULL) {
  401508:	4b10      	ldr	r3, [pc, #64]	; (40154c <_sbrk+0x50>)
  40150a:	681b      	ldr	r3, [r3, #0]
  40150c:	2b00      	cmp	r3, #0
  40150e:	d102      	bne.n	401516 <_sbrk+0x1a>
		heap = (unsigned char *)&_end;
  401510:	4b0e      	ldr	r3, [pc, #56]	; (40154c <_sbrk+0x50>)
  401512:	4a0f      	ldr	r2, [pc, #60]	; (401550 <_sbrk+0x54>)
  401514:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  401516:	4b0d      	ldr	r3, [pc, #52]	; (40154c <_sbrk+0x50>)
  401518:	681b      	ldr	r3, [r3, #0]
  40151a:	60bb      	str	r3, [r7, #8]

	if (((int)prev_heap + incr) > ramend) {
  40151c:	68ba      	ldr	r2, [r7, #8]
  40151e:	687b      	ldr	r3, [r7, #4]
  401520:	441a      	add	r2, r3
  401522:	68fb      	ldr	r3, [r7, #12]
  401524:	429a      	cmp	r2, r3
  401526:	dd02      	ble.n	40152e <_sbrk+0x32>
		return (caddr_t) -1;	
  401528:	f04f 33ff 	mov.w	r3, #4294967295
  40152c:	e006      	b.n	40153c <_sbrk+0x40>
	}

	heap += incr;
  40152e:	4b07      	ldr	r3, [pc, #28]	; (40154c <_sbrk+0x50>)
  401530:	681a      	ldr	r2, [r3, #0]
  401532:	687b      	ldr	r3, [r7, #4]
  401534:	4413      	add	r3, r2
  401536:	4a05      	ldr	r2, [pc, #20]	; (40154c <_sbrk+0x50>)
  401538:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
  40153a:	68bb      	ldr	r3, [r7, #8]
}
  40153c:	4618      	mov	r0, r3
  40153e:	3714      	adds	r7, #20
  401540:	46bd      	mov	sp, r7
  401542:	f85d 7b04 	ldr.w	r7, [sp], #4
  401546:	4770      	bx	lr
  401548:	2045fffc 	.word	0x2045fffc
  40154c:	20400948 	.word	0x20400948
  401550:	20402b90 	.word	0x20402b90

00401554 <_close>:
{
	return -1;
}

extern int _close(int file)
{
  401554:	b480      	push	{r7}
  401556:	b083      	sub	sp, #12
  401558:	af00      	add	r7, sp, #0
  40155a:	6078      	str	r0, [r7, #4]
	return -1;
  40155c:	f04f 33ff 	mov.w	r3, #4294967295
}
  401560:	4618      	mov	r0, r3
  401562:	370c      	adds	r7, #12
  401564:	46bd      	mov	sp, r7
  401566:	f85d 7b04 	ldr.w	r7, [sp], #4
  40156a:	4770      	bx	lr

0040156c <_fstat>:

extern int _fstat(int file, struct stat *st)
{
  40156c:	b480      	push	{r7}
  40156e:	b083      	sub	sp, #12
  401570:	af00      	add	r7, sp, #0
  401572:	6078      	str	r0, [r7, #4]
  401574:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
  401576:	683b      	ldr	r3, [r7, #0]
  401578:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  40157c:	605a      	str	r2, [r3, #4]

	return 0;
  40157e:	2300      	movs	r3, #0
}
  401580:	4618      	mov	r0, r3
  401582:	370c      	adds	r7, #12
  401584:	46bd      	mov	sp, r7
  401586:	f85d 7b04 	ldr.w	r7, [sp], #4
  40158a:	4770      	bx	lr

0040158c <_isatty>:

extern int _isatty(int file)
{
  40158c:	b480      	push	{r7}
  40158e:	b083      	sub	sp, #12
  401590:	af00      	add	r7, sp, #0
  401592:	6078      	str	r0, [r7, #4]
	return 1;
  401594:	2301      	movs	r3, #1
}
  401596:	4618      	mov	r0, r3
  401598:	370c      	adds	r7, #12
  40159a:	46bd      	mov	sp, r7
  40159c:	f85d 7b04 	ldr.w	r7, [sp], #4
  4015a0:	4770      	bx	lr
  4015a2:	bf00      	nop

004015a4 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
  4015a4:	b480      	push	{r7}
  4015a6:	b085      	sub	sp, #20
  4015a8:	af00      	add	r7, sp, #0
  4015aa:	60f8      	str	r0, [r7, #12]
  4015ac:	60b9      	str	r1, [r7, #8]
  4015ae:	607a      	str	r2, [r7, #4]
	return 0;
  4015b0:	2300      	movs	r3, #0
}
  4015b2:	4618      	mov	r0, r3
  4015b4:	3714      	adds	r7, #20
  4015b6:	46bd      	mov	sp, r7
  4015b8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4015bc:	4770      	bx	lr
  4015be:	bf00      	nop

004015c0 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  4015c0:	b480      	push	{r7}
  4015c2:	b083      	sub	sp, #12
  4015c4:	af00      	add	r7, sp, #0
  4015c6:	4603      	mov	r3, r0
  4015c8:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  4015ca:	4909      	ldr	r1, [pc, #36]	; (4015f0 <NVIC_EnableIRQ+0x30>)
  4015cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4015d0:	095b      	lsrs	r3, r3, #5
  4015d2:	79fa      	ldrb	r2, [r7, #7]
  4015d4:	f002 021f 	and.w	r2, r2, #31
  4015d8:	2001      	movs	r0, #1
  4015da:	fa00 f202 	lsl.w	r2, r0, r2
  4015de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  4015e2:	bf00      	nop
  4015e4:	370c      	adds	r7, #12
  4015e6:	46bd      	mov	sp, r7
  4015e8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4015ec:	4770      	bx	lr
  4015ee:	bf00      	nop
  4015f0:	e000e100 	.word	0xe000e100

004015f4 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  4015f4:	b480      	push	{r7}
  4015f6:	b083      	sub	sp, #12
  4015f8:	af00      	add	r7, sp, #0
  4015fa:	4603      	mov	r3, r0
  4015fc:	6039      	str	r1, [r7, #0]
  4015fe:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
  401600:	f997 3007 	ldrsb.w	r3, [r7, #7]
  401604:	2b00      	cmp	r3, #0
  401606:	da0b      	bge.n	401620 <NVIC_SetPriority+0x2c>
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  401608:	490d      	ldr	r1, [pc, #52]	; (401640 <NVIC_SetPriority+0x4c>)
  40160a:	79fb      	ldrb	r3, [r7, #7]
  40160c:	f003 030f 	and.w	r3, r3, #15
  401610:	3b04      	subs	r3, #4
  401612:	683a      	ldr	r2, [r7, #0]
  401614:	b2d2      	uxtb	r2, r2
  401616:	0152      	lsls	r2, r2, #5
  401618:	b2d2      	uxtb	r2, r2
  40161a:	440b      	add	r3, r1
  40161c:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
}
  40161e:	e009      	b.n	401634 <NVIC_SetPriority+0x40>
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  401620:	4908      	ldr	r1, [pc, #32]	; (401644 <NVIC_SetPriority+0x50>)
  401622:	f997 3007 	ldrsb.w	r3, [r7, #7]
  401626:	683a      	ldr	r2, [r7, #0]
  401628:	b2d2      	uxtb	r2, r2
  40162a:	0152      	lsls	r2, r2, #5
  40162c:	b2d2      	uxtb	r2, r2
  40162e:	440b      	add	r3, r1
  401630:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
  401634:	bf00      	nop
  401636:	370c      	adds	r7, #12
  401638:	46bd      	mov	sp, r7
  40163a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40163e:	4770      	bx	lr
  401640:	e000ed00 	.word	0xe000ed00
  401644:	e000e100 	.word	0xe000e100

00401648 <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  401648:	b480      	push	{r7}
  40164a:	b083      	sub	sp, #12
  40164c:	af00      	add	r7, sp, #0
  40164e:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  401650:	687b      	ldr	r3, [r7, #4]
  401652:	2b07      	cmp	r3, #7
  401654:	d825      	bhi.n	4016a2 <osc_get_rate+0x5a>
  401656:	a201      	add	r2, pc, #4	; (adr r2, 40165c <osc_get_rate+0x14>)
  401658:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  40165c:	0040167d 	.word	0x0040167d
  401660:	00401683 	.word	0x00401683
  401664:	00401689 	.word	0x00401689
  401668:	0040168f 	.word	0x0040168f
  40166c:	00401693 	.word	0x00401693
  401670:	00401697 	.word	0x00401697
  401674:	0040169b 	.word	0x0040169b
  401678:	0040169f 	.word	0x0040169f
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  40167c:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  401680:	e010      	b.n	4016a4 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  401682:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  401686:	e00d      	b.n	4016a4 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  401688:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  40168c:	e00a      	b.n	4016a4 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  40168e:	4b08      	ldr	r3, [pc, #32]	; (4016b0 <osc_get_rate+0x68>)
  401690:	e008      	b.n	4016a4 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  401692:	4b08      	ldr	r3, [pc, #32]	; (4016b4 <osc_get_rate+0x6c>)
  401694:	e006      	b.n	4016a4 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  401696:	4b08      	ldr	r3, [pc, #32]	; (4016b8 <osc_get_rate+0x70>)
  401698:	e004      	b.n	4016a4 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  40169a:	4b07      	ldr	r3, [pc, #28]	; (4016b8 <osc_get_rate+0x70>)
  40169c:	e002      	b.n	4016a4 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  40169e:	4b06      	ldr	r3, [pc, #24]	; (4016b8 <osc_get_rate+0x70>)
  4016a0:	e000      	b.n	4016a4 <osc_get_rate+0x5c>
	}

	return 0;
  4016a2:	2300      	movs	r3, #0
}
  4016a4:	4618      	mov	r0, r3
  4016a6:	370c      	adds	r7, #12
  4016a8:	46bd      	mov	sp, r7
  4016aa:	f85d 7b04 	ldr.w	r7, [sp], #4
  4016ae:	4770      	bx	lr
  4016b0:	003d0900 	.word	0x003d0900
  4016b4:	007a1200 	.word	0x007a1200
  4016b8:	00b71b00 	.word	0x00b71b00

004016bc <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  4016bc:	b580      	push	{r7, lr}
  4016be:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  4016c0:	2006      	movs	r0, #6
  4016c2:	4b05      	ldr	r3, [pc, #20]	; (4016d8 <sysclk_get_main_hz+0x1c>)
  4016c4:	4798      	blx	r3
  4016c6:	4602      	mov	r2, r0
  4016c8:	4613      	mov	r3, r2
  4016ca:	009b      	lsls	r3, r3, #2
  4016cc:	4413      	add	r3, r2
  4016ce:	009a      	lsls	r2, r3, #2
  4016d0:	4413      	add	r3, r2
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  4016d2:	4618      	mov	r0, r3
  4016d4:	bd80      	pop	{r7, pc}
  4016d6:	bf00      	nop
  4016d8:	00401649 	.word	0x00401649

004016dc <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  4016dc:	b580      	push	{r7, lr}
  4016de:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  4016e0:	4b02      	ldr	r3, [pc, #8]	; (4016ec <sysclk_get_cpu_hz+0x10>)
  4016e2:	4798      	blx	r3
  4016e4:	4603      	mov	r3, r0
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  4016e6:	4618      	mov	r0, r3
  4016e8:	bd80      	pop	{r7, pc}
  4016ea:	bf00      	nop
  4016ec:	004016bd 	.word	0x004016bd

004016f0 <sysclk_get_peripheral_hz>:
 * \brief Retrieves the current rate in Hz of the peripheral clocks.
 *
 * \return Frequency of the peripheral clocks, in Hz.
 */
static inline uint32_t sysclk_get_peripheral_hz(void)
{
  4016f0:	b580      	push	{r7, lr}
  4016f2:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  4016f4:	4b02      	ldr	r3, [pc, #8]	; (401700 <sysclk_get_peripheral_hz+0x10>)
  4016f6:	4798      	blx	r3
  4016f8:	4603      	mov	r3, r0
  4016fa:	085b      	lsrs	r3, r3, #1
		(((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 : (1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos))) * CONFIG_SYSCLK_DIV);
}
  4016fc:	4618      	mov	r0, r3
  4016fe:	bd80      	pop	{r7, pc}
  401700:	004016bd 	.word	0x004016bd

00401704 <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
  401704:	b580      	push	{r7, lr}
  401706:	b082      	sub	sp, #8
  401708:	af00      	add	r7, sp, #0
  40170a:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  40170c:	6878      	ldr	r0, [r7, #4]
  40170e:	4b03      	ldr	r3, [pc, #12]	; (40171c <sysclk_enable_peripheral_clock+0x18>)
  401710:	4798      	blx	r3
}
  401712:	bf00      	nop
  401714:	3708      	adds	r7, #8
  401716:	46bd      	mov	sp, r7
  401718:	bd80      	pop	{r7, pc}
  40171a:	bf00      	nop
  40171c:	00400dbd 	.word	0x00400dbd

00401720 <usart_serial_init>:
 * \param opt      Options needed to set up RS232 communication (see
 * \ref usart_options_t).
 */
static inline void usart_serial_init(usart_if p_usart,
		usart_serial_options_t *opt)
{
  401720:	b580      	push	{r7, lr}
  401722:	b08c      	sub	sp, #48	; 0x30
  401724:	af00      	add	r7, sp, #0
  401726:	6078      	str	r0, [r7, #4]
  401728:	6039      	str	r1, [r7, #0]
#if ((!SAM4L) && (!SAMG55))
	sam_uart_opt_t uart_settings;
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
  40172a:	4b49      	ldr	r3, [pc, #292]	; (401850 <usart_serial_init+0x130>)
  40172c:	4798      	blx	r3
  40172e:	4603      	mov	r3, r0
  401730:	627b      	str	r3, [r7, #36]	; 0x24
	uart_settings.ul_baudrate = opt->baudrate;
  401732:	683b      	ldr	r3, [r7, #0]
  401734:	681b      	ldr	r3, [r3, #0]
  401736:	62bb      	str	r3, [r7, #40]	; 0x28
	uart_settings.ul_mode = opt->paritytype;
  401738:	683b      	ldr	r3, [r7, #0]
  40173a:	689b      	ldr	r3, [r3, #8]
  40173c:	62fb      	str	r3, [r7, #44]	; 0x2c
#endif

	sam_usart_opt_t usart_settings;
	usart_settings.baudrate = opt->baudrate;
  40173e:	683b      	ldr	r3, [r7, #0]
  401740:	681b      	ldr	r3, [r3, #0]
  401742:	60fb      	str	r3, [r7, #12]
	usart_settings.char_length = opt->charlength;
  401744:	683b      	ldr	r3, [r7, #0]
  401746:	685b      	ldr	r3, [r3, #4]
  401748:	613b      	str	r3, [r7, #16]
	usart_settings.parity_type = opt->paritytype;
  40174a:	683b      	ldr	r3, [r7, #0]
  40174c:	689b      	ldr	r3, [r3, #8]
  40174e:	617b      	str	r3, [r7, #20]
	usart_settings.stop_bits= opt->stopbits;
  401750:	683b      	ldr	r3, [r7, #0]
  401752:	68db      	ldr	r3, [r3, #12]
  401754:	61bb      	str	r3, [r7, #24]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  401756:	2300      	movs	r3, #0
  401758:	61fb      	str	r3, [r7, #28]
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  40175a:	687b      	ldr	r3, [r7, #4]
  40175c:	4a3d      	ldr	r2, [pc, #244]	; (401854 <usart_serial_init+0x134>)
  40175e:	4293      	cmp	r3, r2
  401760:	d108      	bne.n	401774 <usart_serial_init+0x54>
		sysclk_enable_peripheral_clock(ID_UART0);
  401762:	2007      	movs	r0, #7
  401764:	4b3c      	ldr	r3, [pc, #240]	; (401858 <usart_serial_init+0x138>)
  401766:	4798      	blx	r3
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  401768:	f107 0324 	add.w	r3, r7, #36	; 0x24
  40176c:	4619      	mov	r1, r3
  40176e:	6878      	ldr	r0, [r7, #4]
  401770:	4b3a      	ldr	r3, [pc, #232]	; (40185c <usart_serial_init+0x13c>)
  401772:	4798      	blx	r3
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  401774:	687b      	ldr	r3, [r7, #4]
  401776:	4a3a      	ldr	r2, [pc, #232]	; (401860 <usart_serial_init+0x140>)
  401778:	4293      	cmp	r3, r2
  40177a:	d108      	bne.n	40178e <usart_serial_init+0x6e>
		sysclk_enable_peripheral_clock(ID_UART1);
  40177c:	2008      	movs	r0, #8
  40177e:	4b36      	ldr	r3, [pc, #216]	; (401858 <usart_serial_init+0x138>)
  401780:	4798      	blx	r3
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  401782:	f107 0324 	add.w	r3, r7, #36	; 0x24
  401786:	4619      	mov	r1, r3
  401788:	6878      	ldr	r0, [r7, #4]
  40178a:	4b34      	ldr	r3, [pc, #208]	; (40185c <usart_serial_init+0x13c>)
  40178c:	4798      	blx	r3
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  40178e:	687b      	ldr	r3, [r7, #4]
  401790:	4a34      	ldr	r2, [pc, #208]	; (401864 <usart_serial_init+0x144>)
  401792:	4293      	cmp	r3, r2
  401794:	d108      	bne.n	4017a8 <usart_serial_init+0x88>
		sysclk_enable_peripheral_clock(ID_UART2);
  401796:	202c      	movs	r0, #44	; 0x2c
  401798:	4b2f      	ldr	r3, [pc, #188]	; (401858 <usart_serial_init+0x138>)
  40179a:	4798      	blx	r3
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  40179c:	f107 0324 	add.w	r3, r7, #36	; 0x24
  4017a0:	4619      	mov	r1, r3
  4017a2:	6878      	ldr	r0, [r7, #4]
  4017a4:	4b2d      	ldr	r3, [pc, #180]	; (40185c <usart_serial_init+0x13c>)
  4017a6:	4798      	blx	r3
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  4017a8:	687b      	ldr	r3, [r7, #4]
  4017aa:	4a2f      	ldr	r2, [pc, #188]	; (401868 <usart_serial_init+0x148>)
  4017ac:	4293      	cmp	r3, r2
  4017ae:	d108      	bne.n	4017c2 <usart_serial_init+0xa2>
		sysclk_enable_peripheral_clock(ID_UART3);
  4017b0:	202d      	movs	r0, #45	; 0x2d
  4017b2:	4b29      	ldr	r3, [pc, #164]	; (401858 <usart_serial_init+0x138>)
  4017b4:	4798      	blx	r3
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  4017b6:	f107 0324 	add.w	r3, r7, #36	; 0x24
  4017ba:	4619      	mov	r1, r3
  4017bc:	6878      	ldr	r0, [r7, #4]
  4017be:	4b27      	ldr	r3, [pc, #156]	; (40185c <usart_serial_init+0x13c>)
  4017c0:	4798      	blx	r3
		usart_enable_tx(p_usart);
		usart_enable_rx(p_usart);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  4017c2:	687b      	ldr	r3, [r7, #4]
  4017c4:	4a29      	ldr	r2, [pc, #164]	; (40186c <usart_serial_init+0x14c>)
  4017c6:	4293      	cmp	r3, r2
  4017c8:	d111      	bne.n	4017ee <usart_serial_init+0xce>
#if (!SAM4L)
#if (SAMG55)
		flexcom_enable(FLEXCOM0);
		flexcom_set_opmode(FLEXCOM0, FLEXCOM_USART);
#else
		sysclk_enable_peripheral_clock(ID_USART0);
  4017ca:	200d      	movs	r0, #13
  4017cc:	4b22      	ldr	r3, [pc, #136]	; (401858 <usart_serial_init+0x138>)
  4017ce:	4798      	blx	r3
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
  4017d0:	4b1f      	ldr	r3, [pc, #124]	; (401850 <usart_serial_init+0x130>)
  4017d2:	4798      	blx	r3
  4017d4:	4602      	mov	r2, r0
  4017d6:	f107 030c 	add.w	r3, r7, #12
  4017da:	4619      	mov	r1, r3
  4017dc:	6878      	ldr	r0, [r7, #4]
  4017de:	4b24      	ldr	r3, [pc, #144]	; (401870 <usart_serial_init+0x150>)
  4017e0:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
  4017e2:	6878      	ldr	r0, [r7, #4]
  4017e4:	4b23      	ldr	r3, [pc, #140]	; (401874 <usart_serial_init+0x154>)
  4017e6:	4798      	blx	r3
		usart_enable_rx(p_usart);
  4017e8:	6878      	ldr	r0, [r7, #4]
  4017ea:	4b23      	ldr	r3, [pc, #140]	; (401878 <usart_serial_init+0x158>)
  4017ec:	4798      	blx	r3
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  4017ee:	687b      	ldr	r3, [r7, #4]
  4017f0:	4a22      	ldr	r2, [pc, #136]	; (40187c <usart_serial_init+0x15c>)
  4017f2:	4293      	cmp	r3, r2
  4017f4:	d111      	bne.n	40181a <usart_serial_init+0xfa>
#if (!SAM4L)
#if (SAMG55)
		flexcom_enable(FLEXCOM1);
		flexcom_set_opmode(FLEXCOM1, FLEXCOM_USART);
#else
		sysclk_enable_peripheral_clock(ID_USART1);
  4017f6:	200e      	movs	r0, #14
  4017f8:	4b17      	ldr	r3, [pc, #92]	; (401858 <usart_serial_init+0x138>)
  4017fa:	4798      	blx	r3
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
  4017fc:	4b14      	ldr	r3, [pc, #80]	; (401850 <usart_serial_init+0x130>)
  4017fe:	4798      	blx	r3
  401800:	4602      	mov	r2, r0
  401802:	f107 030c 	add.w	r3, r7, #12
  401806:	4619      	mov	r1, r3
  401808:	6878      	ldr	r0, [r7, #4]
  40180a:	4b19      	ldr	r3, [pc, #100]	; (401870 <usart_serial_init+0x150>)
  40180c:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
  40180e:	6878      	ldr	r0, [r7, #4]
  401810:	4b18      	ldr	r3, [pc, #96]	; (401874 <usart_serial_init+0x154>)
  401812:	4798      	blx	r3
		usart_enable_rx(p_usart);
  401814:	6878      	ldr	r0, [r7, #4]
  401816:	4b18      	ldr	r3, [pc, #96]	; (401878 <usart_serial_init+0x158>)
  401818:	4798      	blx	r3
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  40181a:	687b      	ldr	r3, [r7, #4]
  40181c:	4a18      	ldr	r2, [pc, #96]	; (401880 <usart_serial_init+0x160>)
  40181e:	4293      	cmp	r3, r2
  401820:	d111      	bne.n	401846 <usart_serial_init+0x126>
#if (!SAM4L)
#if (SAMG55)
		flexcom_enable(FLEXCOM2);
		flexcom_set_opmode(FLEXCOM2, FLEXCOM_USART);
#else
		sysclk_enable_peripheral_clock(ID_USART2);
  401822:	200f      	movs	r0, #15
  401824:	4b0c      	ldr	r3, [pc, #48]	; (401858 <usart_serial_init+0x138>)
  401826:	4798      	blx	r3
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
  401828:	4b09      	ldr	r3, [pc, #36]	; (401850 <usart_serial_init+0x130>)
  40182a:	4798      	blx	r3
  40182c:	4602      	mov	r2, r0
  40182e:	f107 030c 	add.w	r3, r7, #12
  401832:	4619      	mov	r1, r3
  401834:	6878      	ldr	r0, [r7, #4]
  401836:	4b0e      	ldr	r3, [pc, #56]	; (401870 <usart_serial_init+0x150>)
  401838:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
  40183a:	6878      	ldr	r0, [r7, #4]
  40183c:	4b0d      	ldr	r3, [pc, #52]	; (401874 <usart_serial_init+0x154>)
  40183e:	4798      	blx	r3
		usart_enable_rx(p_usart);
  401840:	6878      	ldr	r0, [r7, #4]
  401842:	4b0d      	ldr	r3, [pc, #52]	; (401878 <usart_serial_init+0x158>)
  401844:	4798      	blx	r3
	}
# endif

#endif /* ifdef USART */

}
  401846:	bf00      	nop
  401848:	3730      	adds	r7, #48	; 0x30
  40184a:	46bd      	mov	sp, r7
  40184c:	bd80      	pop	{r7, pc}
  40184e:	bf00      	nop
  401850:	004016f1 	.word	0x004016f1
  401854:	400e0800 	.word	0x400e0800
  401858:	00401705 	.word	0x00401705
  40185c:	00400e41 	.word	0x00400e41
  401860:	400e0a00 	.word	0x400e0a00
  401864:	400e1a00 	.word	0x400e1a00
  401868:	400e1c00 	.word	0x400e1c00
  40186c:	40024000 	.word	0x40024000
  401870:	00401005 	.word	0x00401005
  401874:	00401089 	.word	0x00401089
  401878:	004010c1 	.word	0x004010c1
  40187c:	40028000 	.word	0x40028000
  401880:	4002c000 	.word	0x4002c000

00401884 <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
  401884:	b580      	push	{r7, lr}
  401886:	b082      	sub	sp, #8
  401888:	af00      	add	r7, sp, #0
  40188a:	6078      	str	r0, [r7, #4]
  40188c:	460b      	mov	r3, r1
  40188e:	70fb      	strb	r3, [r7, #3]
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  401890:	687b      	ldr	r3, [r7, #4]
  401892:	4a36      	ldr	r2, [pc, #216]	; (40196c <usart_serial_putchar+0xe8>)
  401894:	4293      	cmp	r3, r2
  401896:	d10a      	bne.n	4018ae <usart_serial_putchar+0x2a>
		while (uart_write((Uart*)p_usart, c)!=0);
  401898:	bf00      	nop
  40189a:	78fb      	ldrb	r3, [r7, #3]
  40189c:	4619      	mov	r1, r3
  40189e:	6878      	ldr	r0, [r7, #4]
  4018a0:	4b33      	ldr	r3, [pc, #204]	; (401970 <usart_serial_putchar+0xec>)
  4018a2:	4798      	blx	r3
  4018a4:	4603      	mov	r3, r0
  4018a6:	2b00      	cmp	r3, #0
  4018a8:	d1f7      	bne.n	40189a <usart_serial_putchar+0x16>
		return 1;
  4018aa:	2301      	movs	r3, #1
  4018ac:	e05a      	b.n	401964 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  4018ae:	687b      	ldr	r3, [r7, #4]
  4018b0:	4a30      	ldr	r2, [pc, #192]	; (401974 <usart_serial_putchar+0xf0>)
  4018b2:	4293      	cmp	r3, r2
  4018b4:	d10a      	bne.n	4018cc <usart_serial_putchar+0x48>
		while (uart_write((Uart*)p_usart, c)!=0);
  4018b6:	bf00      	nop
  4018b8:	78fb      	ldrb	r3, [r7, #3]
  4018ba:	4619      	mov	r1, r3
  4018bc:	6878      	ldr	r0, [r7, #4]
  4018be:	4b2c      	ldr	r3, [pc, #176]	; (401970 <usart_serial_putchar+0xec>)
  4018c0:	4798      	blx	r3
  4018c2:	4603      	mov	r3, r0
  4018c4:	2b00      	cmp	r3, #0
  4018c6:	d1f7      	bne.n	4018b8 <usart_serial_putchar+0x34>
		return 1;
  4018c8:	2301      	movs	r3, #1
  4018ca:	e04b      	b.n	401964 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  4018cc:	687b      	ldr	r3, [r7, #4]
  4018ce:	4a2a      	ldr	r2, [pc, #168]	; (401978 <usart_serial_putchar+0xf4>)
  4018d0:	4293      	cmp	r3, r2
  4018d2:	d10a      	bne.n	4018ea <usart_serial_putchar+0x66>
		while (uart_write((Uart*)p_usart, c)!=0);
  4018d4:	bf00      	nop
  4018d6:	78fb      	ldrb	r3, [r7, #3]
  4018d8:	4619      	mov	r1, r3
  4018da:	6878      	ldr	r0, [r7, #4]
  4018dc:	4b24      	ldr	r3, [pc, #144]	; (401970 <usart_serial_putchar+0xec>)
  4018de:	4798      	blx	r3
  4018e0:	4603      	mov	r3, r0
  4018e2:	2b00      	cmp	r3, #0
  4018e4:	d1f7      	bne.n	4018d6 <usart_serial_putchar+0x52>
		return 1;
  4018e6:	2301      	movs	r3, #1
  4018e8:	e03c      	b.n	401964 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  4018ea:	687b      	ldr	r3, [r7, #4]
  4018ec:	4a23      	ldr	r2, [pc, #140]	; (40197c <usart_serial_putchar+0xf8>)
  4018ee:	4293      	cmp	r3, r2
  4018f0:	d10a      	bne.n	401908 <usart_serial_putchar+0x84>
		while (uart_write((Uart*)p_usart, c)!=0);
  4018f2:	bf00      	nop
  4018f4:	78fb      	ldrb	r3, [r7, #3]
  4018f6:	4619      	mov	r1, r3
  4018f8:	6878      	ldr	r0, [r7, #4]
  4018fa:	4b1d      	ldr	r3, [pc, #116]	; (401970 <usart_serial_putchar+0xec>)
  4018fc:	4798      	blx	r3
  4018fe:	4603      	mov	r3, r0
  401900:	2b00      	cmp	r3, #0
  401902:	d1f7      	bne.n	4018f4 <usart_serial_putchar+0x70>
		return 1;
  401904:	2301      	movs	r3, #1
  401906:	e02d      	b.n	401964 <usart_serial_putchar+0xe0>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  401908:	687b      	ldr	r3, [r7, #4]
  40190a:	4a1d      	ldr	r2, [pc, #116]	; (401980 <usart_serial_putchar+0xfc>)
  40190c:	4293      	cmp	r3, r2
  40190e:	d10a      	bne.n	401926 <usart_serial_putchar+0xa2>
		while (usart_write(p_usart, c)!=0);
  401910:	bf00      	nop
  401912:	78fb      	ldrb	r3, [r7, #3]
  401914:	4619      	mov	r1, r3
  401916:	6878      	ldr	r0, [r7, #4]
  401918:	4b1a      	ldr	r3, [pc, #104]	; (401984 <usart_serial_putchar+0x100>)
  40191a:	4798      	blx	r3
  40191c:	4603      	mov	r3, r0
  40191e:	2b00      	cmp	r3, #0
  401920:	d1f7      	bne.n	401912 <usart_serial_putchar+0x8e>
		return 1;
  401922:	2301      	movs	r3, #1
  401924:	e01e      	b.n	401964 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  401926:	687b      	ldr	r3, [r7, #4]
  401928:	4a17      	ldr	r2, [pc, #92]	; (401988 <usart_serial_putchar+0x104>)
  40192a:	4293      	cmp	r3, r2
  40192c:	d10a      	bne.n	401944 <usart_serial_putchar+0xc0>
		while (usart_write(p_usart, c)!=0);
  40192e:	bf00      	nop
  401930:	78fb      	ldrb	r3, [r7, #3]
  401932:	4619      	mov	r1, r3
  401934:	6878      	ldr	r0, [r7, #4]
  401936:	4b13      	ldr	r3, [pc, #76]	; (401984 <usart_serial_putchar+0x100>)
  401938:	4798      	blx	r3
  40193a:	4603      	mov	r3, r0
  40193c:	2b00      	cmp	r3, #0
  40193e:	d1f7      	bne.n	401930 <usart_serial_putchar+0xac>
		return 1;
  401940:	2301      	movs	r3, #1
  401942:	e00f      	b.n	401964 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  401944:	687b      	ldr	r3, [r7, #4]
  401946:	4a11      	ldr	r2, [pc, #68]	; (40198c <usart_serial_putchar+0x108>)
  401948:	4293      	cmp	r3, r2
  40194a:	d10a      	bne.n	401962 <usart_serial_putchar+0xde>
		while (usart_write(p_usart, c)!=0);
  40194c:	bf00      	nop
  40194e:	78fb      	ldrb	r3, [r7, #3]
  401950:	4619      	mov	r1, r3
  401952:	6878      	ldr	r0, [r7, #4]
  401954:	4b0b      	ldr	r3, [pc, #44]	; (401984 <usart_serial_putchar+0x100>)
  401956:	4798      	blx	r3
  401958:	4603      	mov	r3, r0
  40195a:	2b00      	cmp	r3, #0
  40195c:	d1f7      	bne.n	40194e <usart_serial_putchar+0xca>
		return 1;
  40195e:	2301      	movs	r3, #1
  401960:	e000      	b.n	401964 <usart_serial_putchar+0xe0>
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
  401962:	2300      	movs	r3, #0
}
  401964:	4618      	mov	r0, r3
  401966:	3708      	adds	r7, #8
  401968:	46bd      	mov	sp, r7
  40196a:	bd80      	pop	{r7, pc}
  40196c:	400e0800 	.word	0x400e0800
  401970:	00400ec1 	.word	0x00400ec1
  401974:	400e0a00 	.word	0x400e0a00
  401978:	400e1a00 	.word	0x400e1a00
  40197c:	400e1c00 	.word	0x400e1c00
  401980:	40024000 	.word	0x40024000
  401984:	00401131 	.word	0x00401131
  401988:	40028000 	.word	0x40028000
  40198c:	4002c000 	.word	0x4002c000

00401990 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  401990:	b580      	push	{r7, lr}
  401992:	b084      	sub	sp, #16
  401994:	af00      	add	r7, sp, #0
  401996:	6078      	str	r0, [r7, #4]
  401998:	6039      	str	r1, [r7, #0]
	uint32_t val = 0;
  40199a:	2300      	movs	r3, #0
  40199c:	60fb      	str	r3, [r7, #12]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  40199e:	687b      	ldr	r3, [r7, #4]
  4019a0:	4a34      	ldr	r2, [pc, #208]	; (401a74 <usart_serial_getchar+0xe4>)
  4019a2:	4293      	cmp	r3, r2
  4019a4:	d107      	bne.n	4019b6 <usart_serial_getchar+0x26>
		while (uart_read((Uart*)p_usart, data));
  4019a6:	bf00      	nop
  4019a8:	6839      	ldr	r1, [r7, #0]
  4019aa:	6878      	ldr	r0, [r7, #4]
  4019ac:	4b32      	ldr	r3, [pc, #200]	; (401a78 <usart_serial_getchar+0xe8>)
  4019ae:	4798      	blx	r3
  4019b0:	4603      	mov	r3, r0
  4019b2:	2b00      	cmp	r3, #0
  4019b4:	d1f8      	bne.n	4019a8 <usart_serial_getchar+0x18>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  4019b6:	687b      	ldr	r3, [r7, #4]
  4019b8:	4a30      	ldr	r2, [pc, #192]	; (401a7c <usart_serial_getchar+0xec>)
  4019ba:	4293      	cmp	r3, r2
  4019bc:	d107      	bne.n	4019ce <usart_serial_getchar+0x3e>
		while (uart_read((Uart*)p_usart, data));
  4019be:	bf00      	nop
  4019c0:	6839      	ldr	r1, [r7, #0]
  4019c2:	6878      	ldr	r0, [r7, #4]
  4019c4:	4b2c      	ldr	r3, [pc, #176]	; (401a78 <usart_serial_getchar+0xe8>)
  4019c6:	4798      	blx	r3
  4019c8:	4603      	mov	r3, r0
  4019ca:	2b00      	cmp	r3, #0
  4019cc:	d1f8      	bne.n	4019c0 <usart_serial_getchar+0x30>
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  4019ce:	687b      	ldr	r3, [r7, #4]
  4019d0:	4a2b      	ldr	r2, [pc, #172]	; (401a80 <usart_serial_getchar+0xf0>)
  4019d2:	4293      	cmp	r3, r2
  4019d4:	d107      	bne.n	4019e6 <usart_serial_getchar+0x56>
		while (uart_read((Uart*)p_usart, data));
  4019d6:	bf00      	nop
  4019d8:	6839      	ldr	r1, [r7, #0]
  4019da:	6878      	ldr	r0, [r7, #4]
  4019dc:	4b26      	ldr	r3, [pc, #152]	; (401a78 <usart_serial_getchar+0xe8>)
  4019de:	4798      	blx	r3
  4019e0:	4603      	mov	r3, r0
  4019e2:	2b00      	cmp	r3, #0
  4019e4:	d1f8      	bne.n	4019d8 <usart_serial_getchar+0x48>
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  4019e6:	687b      	ldr	r3, [r7, #4]
  4019e8:	4a26      	ldr	r2, [pc, #152]	; (401a84 <usart_serial_getchar+0xf4>)
  4019ea:	4293      	cmp	r3, r2
  4019ec:	d107      	bne.n	4019fe <usart_serial_getchar+0x6e>
		while (uart_read((Uart*)p_usart, data));
  4019ee:	bf00      	nop
  4019f0:	6839      	ldr	r1, [r7, #0]
  4019f2:	6878      	ldr	r0, [r7, #4]
  4019f4:	4b20      	ldr	r3, [pc, #128]	; (401a78 <usart_serial_getchar+0xe8>)
  4019f6:	4798      	blx	r3
  4019f8:	4603      	mov	r3, r0
  4019fa:	2b00      	cmp	r3, #0
  4019fc:	d1f8      	bne.n	4019f0 <usart_serial_getchar+0x60>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  4019fe:	687b      	ldr	r3, [r7, #4]
  401a00:	4a21      	ldr	r2, [pc, #132]	; (401a88 <usart_serial_getchar+0xf8>)
  401a02:	4293      	cmp	r3, r2
  401a04:	d10d      	bne.n	401a22 <usart_serial_getchar+0x92>
		while (usart_read(p_usart, &val));
  401a06:	bf00      	nop
  401a08:	f107 030c 	add.w	r3, r7, #12
  401a0c:	4619      	mov	r1, r3
  401a0e:	6878      	ldr	r0, [r7, #4]
  401a10:	4b1e      	ldr	r3, [pc, #120]	; (401a8c <usart_serial_getchar+0xfc>)
  401a12:	4798      	blx	r3
  401a14:	4603      	mov	r3, r0
  401a16:	2b00      	cmp	r3, #0
  401a18:	d1f6      	bne.n	401a08 <usart_serial_getchar+0x78>
		*data = (uint8_t)(val & 0xFF);
  401a1a:	68fb      	ldr	r3, [r7, #12]
  401a1c:	b2da      	uxtb	r2, r3
  401a1e:	683b      	ldr	r3, [r7, #0]
  401a20:	701a      	strb	r2, [r3, #0]
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  401a22:	687b      	ldr	r3, [r7, #4]
  401a24:	4a1a      	ldr	r2, [pc, #104]	; (401a90 <usart_serial_getchar+0x100>)
  401a26:	4293      	cmp	r3, r2
  401a28:	d10d      	bne.n	401a46 <usart_serial_getchar+0xb6>
		while (usart_read(p_usart, &val));
  401a2a:	bf00      	nop
  401a2c:	f107 030c 	add.w	r3, r7, #12
  401a30:	4619      	mov	r1, r3
  401a32:	6878      	ldr	r0, [r7, #4]
  401a34:	4b15      	ldr	r3, [pc, #84]	; (401a8c <usart_serial_getchar+0xfc>)
  401a36:	4798      	blx	r3
  401a38:	4603      	mov	r3, r0
  401a3a:	2b00      	cmp	r3, #0
  401a3c:	d1f6      	bne.n	401a2c <usart_serial_getchar+0x9c>
		*data = (uint8_t)(val & 0xFF);
  401a3e:	68fb      	ldr	r3, [r7, #12]
  401a40:	b2da      	uxtb	r2, r3
  401a42:	683b      	ldr	r3, [r7, #0]
  401a44:	701a      	strb	r2, [r3, #0]
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  401a46:	687b      	ldr	r3, [r7, #4]
  401a48:	4a12      	ldr	r2, [pc, #72]	; (401a94 <usart_serial_getchar+0x104>)
  401a4a:	4293      	cmp	r3, r2
  401a4c:	d10d      	bne.n	401a6a <usart_serial_getchar+0xda>
		while (usart_read(p_usart, &val));
  401a4e:	bf00      	nop
  401a50:	f107 030c 	add.w	r3, r7, #12
  401a54:	4619      	mov	r1, r3
  401a56:	6878      	ldr	r0, [r7, #4]
  401a58:	4b0c      	ldr	r3, [pc, #48]	; (401a8c <usart_serial_getchar+0xfc>)
  401a5a:	4798      	blx	r3
  401a5c:	4603      	mov	r3, r0
  401a5e:	2b00      	cmp	r3, #0
  401a60:	d1f6      	bne.n	401a50 <usart_serial_getchar+0xc0>
		*data = (uint8_t)(val & 0xFF);
  401a62:	68fb      	ldr	r3, [r7, #12]
  401a64:	b2da      	uxtb	r2, r3
  401a66:	683b      	ldr	r3, [r7, #0]
  401a68:	701a      	strb	r2, [r3, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  401a6a:	bf00      	nop
  401a6c:	3710      	adds	r7, #16
  401a6e:	46bd      	mov	sp, r7
  401a70:	bd80      	pop	{r7, pc}
  401a72:	bf00      	nop
  401a74:	400e0800 	.word	0x400e0800
  401a78:	00400ef1 	.word	0x00400ef1
  401a7c:	400e0a00 	.word	0x400e0a00
  401a80:	400e1a00 	.word	0x400e1a00
  401a84:	400e1c00 	.word	0x400e1c00
  401a88:	40024000 	.word	0x40024000
  401a8c:	00401165 	.word	0x00401165
  401a90:	40028000 	.word	0x40028000
  401a94:	4002c000 	.word	0x4002c000

00401a98 <stdio_serial_init>:
 * \param usart       Base address of the USART instance.
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
  401a98:	b580      	push	{r7, lr}
  401a9a:	b082      	sub	sp, #8
  401a9c:	af00      	add	r7, sp, #0
  401a9e:	6078      	str	r0, [r7, #4]
  401aa0:	6039      	str	r1, [r7, #0]
	stdio_base = (void *)usart;
  401aa2:	4a0f      	ldr	r2, [pc, #60]	; (401ae0 <stdio_serial_init+0x48>)
  401aa4:	687b      	ldr	r3, [r7, #4]
  401aa6:	6013      	str	r3, [r2, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  401aa8:	4b0e      	ldr	r3, [pc, #56]	; (401ae4 <stdio_serial_init+0x4c>)
  401aaa:	4a0f      	ldr	r2, [pc, #60]	; (401ae8 <stdio_serial_init+0x50>)
  401aac:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  401aae:	4b0f      	ldr	r3, [pc, #60]	; (401aec <stdio_serial_init+0x54>)
  401ab0:	4a0f      	ldr	r2, [pc, #60]	; (401af0 <stdio_serial_init+0x58>)
  401ab2:	601a      	str	r2, [r3, #0]
# if (XMEGA || MEGA_RF)
	usart_serial_init((USART_t *)usart,opt);
# elif UC3
	usart_serial_init(usart,(usart_serial_options_t *)opt);
# elif SAM
	usart_serial_init((Usart *)usart,(usart_serial_options_t *)opt);
  401ab4:	6839      	ldr	r1, [r7, #0]
  401ab6:	6878      	ldr	r0, [r7, #4]
  401ab8:	4b0e      	ldr	r3, [pc, #56]	; (401af4 <stdio_serial_init+0x5c>)
  401aba:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  401abc:	4b0e      	ldr	r3, [pc, #56]	; (401af8 <stdio_serial_init+0x60>)
  401abe:	681b      	ldr	r3, [r3, #0]
  401ac0:	689b      	ldr	r3, [r3, #8]
  401ac2:	2100      	movs	r1, #0
  401ac4:	4618      	mov	r0, r3
  401ac6:	4b0d      	ldr	r3, [pc, #52]	; (401afc <stdio_serial_init+0x64>)
  401ac8:	4798      	blx	r3
	setbuf(stdin, NULL);
  401aca:	4b0b      	ldr	r3, [pc, #44]	; (401af8 <stdio_serial_init+0x60>)
  401acc:	681b      	ldr	r3, [r3, #0]
  401ace:	685b      	ldr	r3, [r3, #4]
  401ad0:	2100      	movs	r1, #0
  401ad2:	4618      	mov	r0, r3
  401ad4:	4b09      	ldr	r3, [pc, #36]	; (401afc <stdio_serial_init+0x64>)
  401ad6:	4798      	blx	r3
	// and AVR GCC library:
	// - printf() emits one character at a time.
	// - getchar() requests only 1 byte to exit.
#  endif
# endif
}
  401ad8:	bf00      	nop
  401ada:	3708      	adds	r7, #8
  401adc:	46bd      	mov	sp, r7
  401ade:	bd80      	pop	{r7, pc}
  401ae0:	20400988 	.word	0x20400988
  401ae4:	20400984 	.word	0x20400984
  401ae8:	00401885 	.word	0x00401885
  401aec:	20400980 	.word	0x20400980
  401af0:	00401991 	.word	0x00401991
  401af4:	00401721 	.word	0x00401721
  401af8:	20400440 	.word	0x20400440
  401afc:	004022fd 	.word	0x004022fd

00401b00 <Button1_Handler>:

/**
 *  Handle Interrupcao botao 1
 */
static void Button1_Handler(uint32_t id, uint32_t mask)
{
  401b00:	b580      	push	{r7, lr}
  401b02:	b082      	sub	sp, #8
  401b04:	af00      	add	r7, sp, #0
  401b06:	6078      	str	r0, [r7, #4]
  401b08:	6039      	str	r1, [r7, #0]
  pin_toggle(PIOD, (1<<28));
  401b0a:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  401b0e:	4806      	ldr	r0, [pc, #24]	; (401b28 <Button1_Handler+0x28>)
  401b10:	4b06      	ldr	r3, [pc, #24]	; (401b2c <Button1_Handler+0x2c>)
  401b12:	4798      	blx	r3
  pin_toggle(LED_PIO, LED_PIN_MASK);
  401b14:	f44f 7180 	mov.w	r1, #256	; 0x100
  401b18:	4805      	ldr	r0, [pc, #20]	; (401b30 <Button1_Handler+0x30>)
  401b1a:	4b04      	ldr	r3, [pc, #16]	; (401b2c <Button1_Handler+0x2c>)
  401b1c:	4798      	blx	r3
}
  401b1e:	bf00      	nop
  401b20:	3708      	adds	r7, #8
  401b22:	46bd      	mov	sp, r7
  401b24:	bd80      	pop	{r7, pc}
  401b26:	bf00      	nop
  401b28:	400e1400 	.word	0x400e1400
  401b2c:	00401b35 	.word	0x00401b35
  401b30:	400e1200 	.word	0x400e1200

00401b34 <pin_toggle>:
/************************************************************************/

/** 
 *  Toggle pin controlado pelo PIO (out)
 */
void pin_toggle(Pio *pio, uint32_t mask){
  401b34:	b580      	push	{r7, lr}
  401b36:	b082      	sub	sp, #8
  401b38:	af00      	add	r7, sp, #0
  401b3a:	6078      	str	r0, [r7, #4]
  401b3c:	6039      	str	r1, [r7, #0]
   if(pio_get_output_data_status(pio, mask))
  401b3e:	6839      	ldr	r1, [r7, #0]
  401b40:	6878      	ldr	r0, [r7, #4]
  401b42:	4b09      	ldr	r3, [pc, #36]	; (401b68 <pin_toggle+0x34>)
  401b44:	4798      	blx	r3
  401b46:	4603      	mov	r3, r0
  401b48:	2b00      	cmp	r3, #0
  401b4a:	d004      	beq.n	401b56 <pin_toggle+0x22>
    pio_clear(pio, mask);
  401b4c:	6839      	ldr	r1, [r7, #0]
  401b4e:	6878      	ldr	r0, [r7, #4]
  401b50:	4b06      	ldr	r3, [pc, #24]	; (401b6c <pin_toggle+0x38>)
  401b52:	4798      	blx	r3
   else
    pio_set(pio,mask);
}
  401b54:	e003      	b.n	401b5e <pin_toggle+0x2a>
 */
void pin_toggle(Pio *pio, uint32_t mask){
   if(pio_get_output_data_status(pio, mask))
    pio_clear(pio, mask);
   else
    pio_set(pio,mask);
  401b56:	6839      	ldr	r1, [r7, #0]
  401b58:	6878      	ldr	r0, [r7, #4]
  401b5a:	4b05      	ldr	r3, [pc, #20]	; (401b70 <pin_toggle+0x3c>)
  401b5c:	4798      	blx	r3
}
  401b5e:	bf00      	nop
  401b60:	3708      	adds	r7, #8
  401b62:	46bd      	mov	sp, r7
  401b64:	bd80      	pop	{r7, pc}
  401b66:	bf00      	nop
  401b68:	00400831 	.word	0x00400831
  401b6c:	00400621 	.word	0x00400621
  401b70:	00400605 	.word	0x00400605

00401b74 <BUT_init>:

/**
 * @Brief Inicializa o pino do BUT
 */
void BUT_init(void){
  401b74:	b590      	push	{r4, r7, lr}
  401b76:	b083      	sub	sp, #12
  401b78:	af02      	add	r7, sp, #8
    /* config. pino botao em modo de entrada */
    pmc_enable_periph_clk(BUT_PIO_ID);
  401b7a:	200a      	movs	r0, #10
  401b7c:	4b10      	ldr	r3, [pc, #64]	; (401bc0 <BUT_init+0x4c>)
  401b7e:	4798      	blx	r3
    pio_set_input(BUT_PIO, BUT_PIN_MASK, PIO_PULLUP | PIO_DEBOUNCE);
  401b80:	2209      	movs	r2, #9
  401b82:	f44f 6100 	mov.w	r1, #2048	; 0x800
  401b86:	480f      	ldr	r0, [pc, #60]	; (401bc4 <BUT_init+0x50>)
  401b88:	4b0f      	ldr	r3, [pc, #60]	; (401bc8 <BUT_init+0x54>)
  401b8a:	4798      	blx	r3
    
    /* config. interrupcao em borda de descida no botao do kit */
    /* indica funcao (but_Handler) a ser chamada quando houver uma interrupo */
    pio_enable_interrupt(BUT_PIO, BUT_PIN_MASK);
  401b8c:	f44f 6100 	mov.w	r1, #2048	; 0x800
  401b90:	480c      	ldr	r0, [pc, #48]	; (401bc4 <BUT_init+0x50>)
  401b92:	4b0e      	ldr	r3, [pc, #56]	; (401bcc <BUT_init+0x58>)
  401b94:	4798      	blx	r3
    pio_handler_set(BUT_PIO, BUT_PIO_ID, BUT_PIN_MASK, PIO_IT_FALL_EDGE, Button1_Handler);
  401b96:	4b0e      	ldr	r3, [pc, #56]	; (401bd0 <BUT_init+0x5c>)
  401b98:	9300      	str	r3, [sp, #0]
  401b9a:	2350      	movs	r3, #80	; 0x50
  401b9c:	f44f 6200 	mov.w	r2, #2048	; 0x800
  401ba0:	210a      	movs	r1, #10
  401ba2:	4808      	ldr	r0, [pc, #32]	; (401bc4 <BUT_init+0x50>)
  401ba4:	4c0b      	ldr	r4, [pc, #44]	; (401bd4 <BUT_init+0x60>)
  401ba6:	47a0      	blx	r4
    
    /* habilita interrupco do PIO que controla o botao */
    /* e configura sua prioridade                        */
    NVIC_EnableIRQ(BUT_PIO_ID);
  401ba8:	200a      	movs	r0, #10
  401baa:	4b0b      	ldr	r3, [pc, #44]	; (401bd8 <BUT_init+0x64>)
  401bac:	4798      	blx	r3
    NVIC_SetPriority(BUT_PIO_ID, 1);
  401bae:	2101      	movs	r1, #1
  401bb0:	200a      	movs	r0, #10
  401bb2:	4b0a      	ldr	r3, [pc, #40]	; (401bdc <BUT_init+0x68>)
  401bb4:	4798      	blx	r3
};
  401bb6:	bf00      	nop
  401bb8:	3704      	adds	r7, #4
  401bba:	46bd      	mov	sp, r7
  401bbc:	bd90      	pop	{r4, r7, pc}
  401bbe:	bf00      	nop
  401bc0:	00400dbd 	.word	0x00400dbd
  401bc4:	400e0e00 	.word	0x400e0e00
  401bc8:	0040074d 	.word	0x0040074d
  401bcc:	004008c5 	.word	0x004008c5
  401bd0:	00401b01 	.word	0x00401b01
  401bd4:	004009e1 	.word	0x004009e1
  401bd8:	004015c1 	.word	0x004015c1
  401bdc:	004015f5 	.word	0x004015f5

00401be0 <LED_init>:

/**
 * @Brief Inicializa o pino do LED
 */
void LED_init(int estado){
  401be0:	b590      	push	{r4, r7, lr}
  401be2:	b085      	sub	sp, #20
  401be4:	af02      	add	r7, sp, #8
  401be6:	6078      	str	r0, [r7, #4]
    pmc_enable_periph_clk(LED_PIO_ID);
  401be8:	200c      	movs	r0, #12
  401bea:	4b07      	ldr	r3, [pc, #28]	; (401c08 <LED_init+0x28>)
  401bec:	4798      	blx	r3
    pio_set_output(LED_PIO, LED_PIN_MASK, estado, 0, 0 );
  401bee:	687a      	ldr	r2, [r7, #4]
  401bf0:	2300      	movs	r3, #0
  401bf2:	9300      	str	r3, [sp, #0]
  401bf4:	2300      	movs	r3, #0
  401bf6:	f44f 7180 	mov.w	r1, #256	; 0x100
  401bfa:	4804      	ldr	r0, [pc, #16]	; (401c0c <LED_init+0x2c>)
  401bfc:	4c04      	ldr	r4, [pc, #16]	; (401c10 <LED_init+0x30>)
  401bfe:	47a0      	blx	r4
};
  401c00:	bf00      	nop
  401c02:	370c      	adds	r7, #12
  401c04:	46bd      	mov	sp, r7
  401c06:	bd90      	pop	{r4, r7, pc}
  401c08:	00400dbd 	.word	0x00400dbd
  401c0c:	400e1200 	.word	0x400e1200
  401c10:	004007cd 	.word	0x004007cd

00401c14 <configure_console>:
 * 1 stop bit
 * sem paridade
 */

static void configure_console(void)
{
  401c14:	b590      	push	{r4, r7, lr}
  401c16:	b085      	sub	sp, #20
  401c18:	af00      	add	r7, sp, #0

  /* Configura USART1 Pinos */
  sysclk_enable_peripheral_clock(ID_PIOB);
  401c1a:	200b      	movs	r0, #11
  401c1c:	4b15      	ldr	r3, [pc, #84]	; (401c74 <configure_console+0x60>)
  401c1e:	4798      	blx	r3
  sysclk_enable_peripheral_clock(ID_PIOA);
  401c20:	200a      	movs	r0, #10
  401c22:	4b14      	ldr	r3, [pc, #80]	; (401c74 <configure_console+0x60>)
  401c24:	4798      	blx	r3
  pio_set_peripheral(PIOB, PIO_PERIPH_D, PIO_PB4);  // RX
  401c26:	2210      	movs	r2, #16
  401c28:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  401c2c:	4812      	ldr	r0, [pc, #72]	; (401c78 <configure_console+0x64>)
  401c2e:	4b13      	ldr	r3, [pc, #76]	; (401c7c <configure_console+0x68>)
  401c30:	4798      	blx	r3
  pio_set_peripheral(PIOA, PIO_PERIPH_A, PIO_PA21); // TX
  401c32:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  401c36:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  401c3a:	4811      	ldr	r0, [pc, #68]	; (401c80 <configure_console+0x6c>)
  401c3c:	4b0f      	ldr	r3, [pc, #60]	; (401c7c <configure_console+0x68>)
  401c3e:	4798      	blx	r3
 	MATRIX->CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  401c40:	4a10      	ldr	r2, [pc, #64]	; (401c84 <configure_console+0x70>)
  401c42:	4b10      	ldr	r3, [pc, #64]	; (401c84 <configure_console+0x70>)
  401c44:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
  401c48:	f043 0310 	orr.w	r3, r3, #16
  401c4c:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
 
	const usart_serial_options_t uart_serial_options = {
  401c50:	4b0d      	ldr	r3, [pc, #52]	; (401c88 <configure_console+0x74>)
  401c52:	463c      	mov	r4, r7
  401c54:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
  401c56:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		.paritytype = CONF_UART_PARITY,
		.stopbits   = CONF_UART_STOP_BITS,
	};

	/* Configure console UART. */
	sysclk_enable_peripheral_clock(CONSOLE_UART_ID);
  401c5a:	200e      	movs	r0, #14
  401c5c:	4b05      	ldr	r3, [pc, #20]	; (401c74 <configure_console+0x60>)
  401c5e:	4798      	blx	r3
	stdio_serial_init(CONF_UART, &uart_serial_options);
  401c60:	463b      	mov	r3, r7
  401c62:	4619      	mov	r1, r3
  401c64:	4809      	ldr	r0, [pc, #36]	; (401c8c <configure_console+0x78>)
  401c66:	4b0a      	ldr	r3, [pc, #40]	; (401c90 <configure_console+0x7c>)
  401c68:	4798      	blx	r3
}
  401c6a:	bf00      	nop
  401c6c:	3714      	adds	r7, #20
  401c6e:	46bd      	mov	sp, r7
  401c70:	bd90      	pop	{r4, r7, pc}
  401c72:	bf00      	nop
  401c74:	00401705 	.word	0x00401705
  401c78:	400e1000 	.word	0x400e1000
  401c7c:	0040063d 	.word	0x0040063d
  401c80:	400e0e00 	.word	0x400e0e00
  401c84:	40088000 	.word	0x40088000
  401c88:	00408654 	.word	0x00408654
  401c8c:	40028000 	.word	0x40028000
  401c90:	00401a99 	.word	0x00401a99

00401c94 <USART0_init>:

/**
 * \brief Configure UART console.
 */
static void USART0_init(void){
  401c94:	b580      	push	{r7, lr}
  401c96:	b086      	sub	sp, #24
  401c98:	af00      	add	r7, sp, #0
  
  /* Configura USART0 Pinos */
  sysclk_enable_peripheral_clock(ID_PIOB);
  401c9a:	200b      	movs	r0, #11
  401c9c:	4b19      	ldr	r3, [pc, #100]	; (401d04 <USART0_init+0x70>)
  401c9e:	4798      	blx	r3
  pio_set_peripheral(PIOB, PIO_PERIPH_C, PIO_PB0);
  401ca0:	2201      	movs	r2, #1
  401ca2:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  401ca6:	4818      	ldr	r0, [pc, #96]	; (401d08 <USART0_init+0x74>)
  401ca8:	4b18      	ldr	r3, [pc, #96]	; (401d0c <USART0_init+0x78>)
  401caa:	4798      	blx	r3
  pio_set_peripheral(PIOB, PIO_PERIPH_C, PIO_PB1);
  401cac:	2202      	movs	r2, #2
  401cae:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  401cb2:	4815      	ldr	r0, [pc, #84]	; (401d08 <USART0_init+0x74>)
  401cb4:	4b15      	ldr	r3, [pc, #84]	; (401d0c <USART0_init+0x78>)
  401cb6:	4798      	blx	r3
  
  /* Configura opcoes USART */
  const sam_usart_opt_t usart_settings = {
  401cb8:	463b      	mov	r3, r7
  401cba:	2200      	movs	r2, #0
  401cbc:	601a      	str	r2, [r3, #0]
  401cbe:	605a      	str	r2, [r3, #4]
  401cc0:	609a      	str	r2, [r3, #8]
  401cc2:	60da      	str	r2, [r3, #12]
  401cc4:	611a      	str	r2, [r3, #16]
  401cc6:	615a      	str	r2, [r3, #20]
  401cc8:	f44f 5316 	mov.w	r3, #9600	; 0x2580
  401ccc:	603b      	str	r3, [r7, #0]
  401cce:	23c0      	movs	r3, #192	; 0xc0
  401cd0:	607b      	str	r3, [r7, #4]
  401cd2:	f44f 6300 	mov.w	r3, #2048	; 0x800
  401cd6:	60bb      	str	r3, [r7, #8]
    .stop_bits    = US_MR_NBSTOP_1_BIT,
    .channel_mode = US_MR_CHMODE_NORMAL
  };

  /* Ativa Clock periferico USART0 */
  sysclk_enable_peripheral_clock(ID_USART0);
  401cd8:	200d      	movs	r0, #13
  401cda:	4b0a      	ldr	r3, [pc, #40]	; (401d04 <USART0_init+0x70>)
  401cdc:	4798      	blx	r3
  
  /* Configura USART para operar em modo RS232 */
  usart_init_rs232(USART0, &usart_settings, sysclk_get_peripheral_hz());
  401cde:	4b0c      	ldr	r3, [pc, #48]	; (401d10 <USART0_init+0x7c>)
  401ce0:	4798      	blx	r3
  401ce2:	4602      	mov	r2, r0
  401ce4:	463b      	mov	r3, r7
  401ce6:	4619      	mov	r1, r3
  401ce8:	480a      	ldr	r0, [pc, #40]	; (401d14 <USART0_init+0x80>)
  401cea:	4b0b      	ldr	r3, [pc, #44]	; (401d18 <USART0_init+0x84>)
  401cec:	4798      	blx	r3
  
  /* Enable the receiver and transmitter. */
	usart_enable_tx(USART0);
  401cee:	4809      	ldr	r0, [pc, #36]	; (401d14 <USART0_init+0x80>)
  401cf0:	4b0a      	ldr	r3, [pc, #40]	; (401d1c <USART0_init+0x88>)
  401cf2:	4798      	blx	r3
	usart_enable_rx(USART0);
  401cf4:	4807      	ldr	r0, [pc, #28]	; (401d14 <USART0_init+0x80>)
  401cf6:	4b0a      	ldr	r3, [pc, #40]	; (401d20 <USART0_init+0x8c>)
  401cf8:	4798      	blx	r3
 }
  401cfa:	bf00      	nop
  401cfc:	3718      	adds	r7, #24
  401cfe:	46bd      	mov	sp, r7
  401d00:	bd80      	pop	{r7, pc}
  401d02:	bf00      	nop
  401d04:	00401705 	.word	0x00401705
  401d08:	400e1000 	.word	0x400e1000
  401d0c:	0040063d 	.word	0x0040063d
  401d10:	004016f1 	.word	0x004016f1
  401d14:	40024000 	.word	0x40024000
  401d18:	00401005 	.word	0x00401005
  401d1c:	00401089 	.word	0x00401089
  401d20:	004010c1 	.word	0x004010c1

00401d24 <usart_putString>:

/**
 *  Envia para o UART uma string
 */
uint32_t usart_putString(uint8_t *pstring){
  401d24:	b580      	push	{r7, lr}
  401d26:	b084      	sub	sp, #16
  401d28:	af00      	add	r7, sp, #0
  401d2a:	6078      	str	r0, [r7, #4]
  uint32_t i = 0 ;
  401d2c:	2300      	movs	r3, #0
  401d2e:	60fb      	str	r3, [r7, #12]

  while(*(pstring + i)){
  401d30:	e010      	b.n	401d54 <usart_putString+0x30>
    usart_serial_putchar(USART0, *(pstring+i++));
  401d32:	68fb      	ldr	r3, [r7, #12]
  401d34:	1c5a      	adds	r2, r3, #1
  401d36:	60fa      	str	r2, [r7, #12]
  401d38:	687a      	ldr	r2, [r7, #4]
  401d3a:	4413      	add	r3, r2
  401d3c:	781b      	ldrb	r3, [r3, #0]
  401d3e:	4619      	mov	r1, r3
  401d40:	480a      	ldr	r0, [pc, #40]	; (401d6c <usart_putString+0x48>)
  401d42:	4b0b      	ldr	r3, [pc, #44]	; (401d70 <usart_putString+0x4c>)
  401d44:	4798      	blx	r3
    while(!uart_is_tx_empty(USART0)){};
  401d46:	bf00      	nop
  401d48:	4808      	ldr	r0, [pc, #32]	; (401d6c <usart_putString+0x48>)
  401d4a:	4b0a      	ldr	r3, [pc, #40]	; (401d74 <usart_putString+0x50>)
  401d4c:	4798      	blx	r3
  401d4e:	4603      	mov	r3, r0
  401d50:	2b00      	cmp	r3, #0
  401d52:	d0f9      	beq.n	401d48 <usart_putString+0x24>
 *  Envia para o UART uma string
 */
uint32_t usart_putString(uint8_t *pstring){
  uint32_t i = 0 ;

  while(*(pstring + i)){
  401d54:	687a      	ldr	r2, [r7, #4]
  401d56:	68fb      	ldr	r3, [r7, #12]
  401d58:	4413      	add	r3, r2
  401d5a:	781b      	ldrb	r3, [r3, #0]
  401d5c:	2b00      	cmp	r3, #0
  401d5e:	d1e8      	bne.n	401d32 <usart_putString+0xe>
    usart_serial_putchar(USART0, *(pstring+i++));
    while(!uart_is_tx_empty(USART0)){};
  }    
     
  return(i);
  401d60:	68fb      	ldr	r3, [r7, #12]
}
  401d62:	4618      	mov	r0, r3
  401d64:	3710      	adds	r7, #16
  401d66:	46bd      	mov	sp, r7
  401d68:	bd80      	pop	{r7, pc}
  401d6a:	bf00      	nop
  401d6c:	40024000 	.word	0x40024000
  401d70:	00401885 	.word	0x00401885
  401d74:	00400e99 	.word	0x00400e99

00401d78 <usart_getString>:

/*
 * Busca do UART uma string
 */
uint32_t usart_getString(uint8_t *pstring){
  401d78:	b580      	push	{r7, lr}
  401d7a:	b084      	sub	sp, #16
  401d7c:	af00      	add	r7, sp, #0
  401d7e:	6078      	str	r0, [r7, #4]
  uint32_t i = 0 ;
  401d80:	2300      	movs	r3, #0
  401d82:	60fb      	str	r3, [r7, #12]
  
  usart_serial_getchar(USART0, (pstring+i));
  401d84:	687a      	ldr	r2, [r7, #4]
  401d86:	68fb      	ldr	r3, [r7, #12]
  401d88:	4413      	add	r3, r2
  401d8a:	4619      	mov	r1, r3
  401d8c:	480f      	ldr	r0, [pc, #60]	; (401dcc <usart_getString+0x54>)
  401d8e:	4b10      	ldr	r3, [pc, #64]	; (401dd0 <usart_getString+0x58>)
  401d90:	4798      	blx	r3
  while(*(pstring+i) != '\n'){
  401d92:	e009      	b.n	401da8 <usart_getString+0x30>
    usart_serial_getchar(USART0, (pstring+(++i)));
  401d94:	68fb      	ldr	r3, [r7, #12]
  401d96:	3301      	adds	r3, #1
  401d98:	60fb      	str	r3, [r7, #12]
  401d9a:	687a      	ldr	r2, [r7, #4]
  401d9c:	68fb      	ldr	r3, [r7, #12]
  401d9e:	4413      	add	r3, r2
  401da0:	4619      	mov	r1, r3
  401da2:	480a      	ldr	r0, [pc, #40]	; (401dcc <usart_getString+0x54>)
  401da4:	4b0a      	ldr	r3, [pc, #40]	; (401dd0 <usart_getString+0x58>)
  401da6:	4798      	blx	r3
 */
uint32_t usart_getString(uint8_t *pstring){
  uint32_t i = 0 ;
  
  usart_serial_getchar(USART0, (pstring+i));
  while(*(pstring+i) != '\n'){
  401da8:	687a      	ldr	r2, [r7, #4]
  401daa:	68fb      	ldr	r3, [r7, #12]
  401dac:	4413      	add	r3, r2
  401dae:	781b      	ldrb	r3, [r3, #0]
  401db0:	2b0a      	cmp	r3, #10
  401db2:	d1ef      	bne.n	401d94 <usart_getString+0x1c>
    usart_serial_getchar(USART0, (pstring+(++i)));
  }
  *(pstring+i+1)= 0x00;
  401db4:	68fb      	ldr	r3, [r7, #12]
  401db6:	3301      	adds	r3, #1
  401db8:	687a      	ldr	r2, [r7, #4]
  401dba:	4413      	add	r3, r2
  401dbc:	2200      	movs	r2, #0
  401dbe:	701a      	strb	r2, [r3, #0]
  return(i);
  401dc0:	68fb      	ldr	r3, [r7, #12]
  
}
  401dc2:	4618      	mov	r0, r3
  401dc4:	3710      	adds	r7, #16
  401dc6:	46bd      	mov	sp, r7
  401dc8:	bd80      	pop	{r7, pc}
  401dca:	bf00      	nop
  401dcc:	40024000 	.word	0x40024000
  401dd0:	00401991 	.word	0x00401991

00401dd4 <main>:

/************************************************************************/
/* Main Code	                                                        */
/************************************************************************/
int main(void){
  401dd4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401dd8:	b0b3      	sub	sp, #204	; 0xcc
  401dda:	af00      	add	r7, sp, #0
  /* buffer para recebimento de dados */
  uint8_t bufferRX[100];
  uint8_t bufferTX[100];

  /* Initialize the SAM system */
  sysclk_init();
  401ddc:	4b2c      	ldr	r3, [pc, #176]	; (401e90 <main+0xbc>)
  401dde:	4798      	blx	r3
   
  /* Disable the watchdog */
  WDT->WDT_MR = WDT_MR_WDDIS;
  401de0:	4b2c      	ldr	r3, [pc, #176]	; (401e94 <main+0xc0>)
  401de2:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  401de6:	605a      	str	r2, [r3, #4]
  
  /* Inicializa com serial com PC*/
  configure_console();
  401de8:	4b2b      	ldr	r3, [pc, #172]	; (401e98 <main+0xc4>)
  401dea:	4798      	blx	r3
  
  /* Configura Leds */
  LED_init(1);
  401dec:	2001      	movs	r0, #1
  401dee:	4b2b      	ldr	r3, [pc, #172]	; (401e9c <main+0xc8>)
  401df0:	4798      	blx	r3
  
  /* Configura os botes */
  BUT_init();  
  401df2:	4b2b      	ldr	r3, [pc, #172]	; (401ea0 <main+0xcc>)
  401df4:	4798      	blx	r3
  
  /* Configura USART0 para comunicacao com o HM-10 */
  USART0_init();
  401df6:	4b2b      	ldr	r3, [pc, #172]	; (401ea4 <main+0xd0>)
  401df8:	4798      	blx	r3
 
  /* Inicializa funcao de delay */
  delay_init( sysclk_get_cpu_hz());
        
	while (1) {
    sprintf(bufferTX, "%s \n", "Ola Voce");
  401dfa:	463b      	mov	r3, r7
  401dfc:	4a2a      	ldr	r2, [pc, #168]	; (401ea8 <main+0xd4>)
  401dfe:	492b      	ldr	r1, [pc, #172]	; (401eac <main+0xd8>)
  401e00:	4618      	mov	r0, r3
  401e02:	4b2b      	ldr	r3, [pc, #172]	; (401eb0 <main+0xdc>)
  401e04:	4798      	blx	r3
    printf("Ol Voc \n");
  401e06:	482b      	ldr	r0, [pc, #172]	; (401eb4 <main+0xe0>)
  401e08:	4b2b      	ldr	r3, [pc, #172]	; (401eb8 <main+0xe4>)
  401e0a:	4798      	blx	r3
    usart_putString(bufferTX);
  401e0c:	463b      	mov	r3, r7
  401e0e:	4618      	mov	r0, r3
  401e10:	4b2a      	ldr	r3, [pc, #168]	; (401ebc <main+0xe8>)
  401e12:	4798      	blx	r3
    usart_getString(bufferRX);
  401e14:	f107 0364 	add.w	r3, r7, #100	; 0x64
  401e18:	4618      	mov	r0, r3
  401e1a:	4b29      	ldr	r3, [pc, #164]	; (401ec0 <main+0xec>)
  401e1c:	4798      	blx	r3
    delay_s(1);
  401e1e:	4b29      	ldr	r3, [pc, #164]	; (401ec4 <main+0xf0>)
  401e20:	4798      	blx	r3
  401e22:	4603      	mov	r3, r0
  401e24:	4618      	mov	r0, r3
  401e26:	f04f 0100 	mov.w	r1, #0
  401e2a:	4602      	mov	r2, r0
  401e2c:	460b      	mov	r3, r1
  401e2e:	ea4f 0b83 	mov.w	fp, r3, lsl #2
  401e32:	ea4b 7b92 	orr.w	fp, fp, r2, lsr #30
  401e36:	ea4f 0a82 	mov.w	sl, r2, lsl #2
  401e3a:	4652      	mov	r2, sl
  401e3c:	465b      	mov	r3, fp
  401e3e:	015d      	lsls	r5, r3, #5
  401e40:	ea45 65d2 	orr.w	r5, r5, r2, lsr #27
  401e44:	0154      	lsls	r4, r2, #5
  401e46:	1aa4      	subs	r4, r4, r2
  401e48:	eb65 0503 	sbc.w	r5, r5, r3
  401e4c:	1824      	adds	r4, r4, r0
  401e4e:	eb45 0501 	adc.w	r5, r5, r1
  401e52:	ea4f 09c5 	mov.w	r9, r5, lsl #3
  401e56:	ea49 7954 	orr.w	r9, r9, r4, lsr #29
  401e5a:	ea4f 08c4 	mov.w	r8, r4, lsl #3
  401e5e:	4644      	mov	r4, r8
  401e60:	464d      	mov	r5, r9
  401e62:	4620      	mov	r0, r4
  401e64:	4629      	mov	r1, r5
  401e66:	f241 722b 	movw	r2, #5931	; 0x172b
  401e6a:	f04f 0300 	mov.w	r3, #0
  401e6e:	1880      	adds	r0, r0, r2
  401e70:	eb41 0103 	adc.w	r1, r1, r3
  401e74:	4e14      	ldr	r6, [pc, #80]	; (401ec8 <main+0xf4>)
  401e76:	f241 722c 	movw	r2, #5932	; 0x172c
  401e7a:	f04f 0300 	mov.w	r3, #0
  401e7e:	47b0      	blx	r6
  401e80:	4602      	mov	r2, r0
  401e82:	460b      	mov	r3, r1
  401e84:	4613      	mov	r3, r2
  401e86:	4618      	mov	r0, r3
  401e88:	4b10      	ldr	r3, [pc, #64]	; (401ecc <main+0xf8>)
  401e8a:	4798      	blx	r3
	}
  401e8c:	e7b5      	b.n	401dfa <main+0x26>
  401e8e:	bf00      	nop
  401e90:	0040049d 	.word	0x0040049d
  401e94:	400e1850 	.word	0x400e1850
  401e98:	00401c15 	.word	0x00401c15
  401e9c:	00401be1 	.word	0x00401be1
  401ea0:	00401b75 	.word	0x00401b75
  401ea4:	00401c95 	.word	0x00401c95
  401ea8:	00408664 	.word	0x00408664
  401eac:	00408670 	.word	0x00408670
  401eb0:	0040245d 	.word	0x0040245d
  401eb4:	00408678 	.word	0x00408678
  401eb8:	00402239 	.word	0x00402239
  401ebc:	00401d25 	.word	0x00401d25
  401ec0:	00401d79 	.word	0x00401d79
  401ec4:	004016dd 	.word	0x004016dd
  401ec8:	00401ed1 	.word	0x00401ed1
  401ecc:	20400001 	.word	0x20400001

00401ed0 <__aeabi_uldivmod>:
  401ed0:	b953      	cbnz	r3, 401ee8 <__aeabi_uldivmod+0x18>
  401ed2:	b94a      	cbnz	r2, 401ee8 <__aeabi_uldivmod+0x18>
  401ed4:	2900      	cmp	r1, #0
  401ed6:	bf08      	it	eq
  401ed8:	2800      	cmpeq	r0, #0
  401eda:	bf1c      	itt	ne
  401edc:	f04f 31ff 	movne.w	r1, #4294967295
  401ee0:	f04f 30ff 	movne.w	r0, #4294967295
  401ee4:	f000 b97e 	b.w	4021e4 <__aeabi_idiv0>
  401ee8:	f1ad 0c08 	sub.w	ip, sp, #8
  401eec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  401ef0:	f000 f806 	bl	401f00 <__udivmoddi4>
  401ef4:	f8dd e004 	ldr.w	lr, [sp, #4]
  401ef8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  401efc:	b004      	add	sp, #16
  401efe:	4770      	bx	lr

00401f00 <__udivmoddi4>:
  401f00:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  401f04:	468c      	mov	ip, r1
  401f06:	460e      	mov	r6, r1
  401f08:	4604      	mov	r4, r0
  401f0a:	9d08      	ldr	r5, [sp, #32]
  401f0c:	2b00      	cmp	r3, #0
  401f0e:	d150      	bne.n	401fb2 <__udivmoddi4+0xb2>
  401f10:	428a      	cmp	r2, r1
  401f12:	4617      	mov	r7, r2
  401f14:	d96c      	bls.n	401ff0 <__udivmoddi4+0xf0>
  401f16:	fab2 fe82 	clz	lr, r2
  401f1a:	f1be 0f00 	cmp.w	lr, #0
  401f1e:	d00b      	beq.n	401f38 <__udivmoddi4+0x38>
  401f20:	f1ce 0420 	rsb	r4, lr, #32
  401f24:	fa20 f404 	lsr.w	r4, r0, r4
  401f28:	fa01 f60e 	lsl.w	r6, r1, lr
  401f2c:	ea44 0c06 	orr.w	ip, r4, r6
  401f30:	fa02 f70e 	lsl.w	r7, r2, lr
  401f34:	fa00 f40e 	lsl.w	r4, r0, lr
  401f38:	ea4f 4917 	mov.w	r9, r7, lsr #16
  401f3c:	0c22      	lsrs	r2, r4, #16
  401f3e:	fbbc f0f9 	udiv	r0, ip, r9
  401f42:	fa1f f887 	uxth.w	r8, r7
  401f46:	fb09 c610 	mls	r6, r9, r0, ip
  401f4a:	ea42 4606 	orr.w	r6, r2, r6, lsl #16
  401f4e:	fb00 f308 	mul.w	r3, r0, r8
  401f52:	42b3      	cmp	r3, r6
  401f54:	d909      	bls.n	401f6a <__udivmoddi4+0x6a>
  401f56:	19f6      	adds	r6, r6, r7
  401f58:	f100 32ff 	add.w	r2, r0, #4294967295
  401f5c:	f080 8122 	bcs.w	4021a4 <__udivmoddi4+0x2a4>
  401f60:	42b3      	cmp	r3, r6
  401f62:	f240 811f 	bls.w	4021a4 <__udivmoddi4+0x2a4>
  401f66:	3802      	subs	r0, #2
  401f68:	443e      	add	r6, r7
  401f6a:	1af6      	subs	r6, r6, r3
  401f6c:	b2a2      	uxth	r2, r4
  401f6e:	fbb6 f3f9 	udiv	r3, r6, r9
  401f72:	fb09 6613 	mls	r6, r9, r3, r6
  401f76:	ea42 4406 	orr.w	r4, r2, r6, lsl #16
  401f7a:	fb03 f808 	mul.w	r8, r3, r8
  401f7e:	45a0      	cmp	r8, r4
  401f80:	d909      	bls.n	401f96 <__udivmoddi4+0x96>
  401f82:	19e4      	adds	r4, r4, r7
  401f84:	f103 32ff 	add.w	r2, r3, #4294967295
  401f88:	f080 810a 	bcs.w	4021a0 <__udivmoddi4+0x2a0>
  401f8c:	45a0      	cmp	r8, r4
  401f8e:	f240 8107 	bls.w	4021a0 <__udivmoddi4+0x2a0>
  401f92:	3b02      	subs	r3, #2
  401f94:	443c      	add	r4, r7
  401f96:	ebc8 0404 	rsb	r4, r8, r4
  401f9a:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  401f9e:	2100      	movs	r1, #0
  401fa0:	2d00      	cmp	r5, #0
  401fa2:	d062      	beq.n	40206a <__udivmoddi4+0x16a>
  401fa4:	fa24 f40e 	lsr.w	r4, r4, lr
  401fa8:	2300      	movs	r3, #0
  401faa:	602c      	str	r4, [r5, #0]
  401fac:	606b      	str	r3, [r5, #4]
  401fae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401fb2:	428b      	cmp	r3, r1
  401fb4:	d907      	bls.n	401fc6 <__udivmoddi4+0xc6>
  401fb6:	2d00      	cmp	r5, #0
  401fb8:	d055      	beq.n	402066 <__udivmoddi4+0x166>
  401fba:	2100      	movs	r1, #0
  401fbc:	e885 0041 	stmia.w	r5, {r0, r6}
  401fc0:	4608      	mov	r0, r1
  401fc2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401fc6:	fab3 f183 	clz	r1, r3
  401fca:	2900      	cmp	r1, #0
  401fcc:	f040 8090 	bne.w	4020f0 <__udivmoddi4+0x1f0>
  401fd0:	42b3      	cmp	r3, r6
  401fd2:	d302      	bcc.n	401fda <__udivmoddi4+0xda>
  401fd4:	4282      	cmp	r2, r0
  401fd6:	f200 80f8 	bhi.w	4021ca <__udivmoddi4+0x2ca>
  401fda:	1a84      	subs	r4, r0, r2
  401fdc:	eb66 0603 	sbc.w	r6, r6, r3
  401fe0:	2001      	movs	r0, #1
  401fe2:	46b4      	mov	ip, r6
  401fe4:	2d00      	cmp	r5, #0
  401fe6:	d040      	beq.n	40206a <__udivmoddi4+0x16a>
  401fe8:	e885 1010 	stmia.w	r5, {r4, ip}
  401fec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401ff0:	b912      	cbnz	r2, 401ff8 <__udivmoddi4+0xf8>
  401ff2:	2701      	movs	r7, #1
  401ff4:	fbb7 f7f2 	udiv	r7, r7, r2
  401ff8:	fab7 fe87 	clz	lr, r7
  401ffc:	f1be 0f00 	cmp.w	lr, #0
  402000:	d135      	bne.n	40206e <__udivmoddi4+0x16e>
  402002:	1bf3      	subs	r3, r6, r7
  402004:	ea4f 4817 	mov.w	r8, r7, lsr #16
  402008:	fa1f fc87 	uxth.w	ip, r7
  40200c:	2101      	movs	r1, #1
  40200e:	fbb3 f0f8 	udiv	r0, r3, r8
  402012:	0c22      	lsrs	r2, r4, #16
  402014:	fb08 3610 	mls	r6, r8, r0, r3
  402018:	ea42 4606 	orr.w	r6, r2, r6, lsl #16
  40201c:	fb0c f300 	mul.w	r3, ip, r0
  402020:	42b3      	cmp	r3, r6
  402022:	d907      	bls.n	402034 <__udivmoddi4+0x134>
  402024:	19f6      	adds	r6, r6, r7
  402026:	f100 32ff 	add.w	r2, r0, #4294967295
  40202a:	d202      	bcs.n	402032 <__udivmoddi4+0x132>
  40202c:	42b3      	cmp	r3, r6
  40202e:	f200 80ce 	bhi.w	4021ce <__udivmoddi4+0x2ce>
  402032:	4610      	mov	r0, r2
  402034:	1af6      	subs	r6, r6, r3
  402036:	b2a2      	uxth	r2, r4
  402038:	fbb6 f3f8 	udiv	r3, r6, r8
  40203c:	fb08 6613 	mls	r6, r8, r3, r6
  402040:	ea42 4406 	orr.w	r4, r2, r6, lsl #16
  402044:	fb0c fc03 	mul.w	ip, ip, r3
  402048:	45a4      	cmp	ip, r4
  40204a:	d907      	bls.n	40205c <__udivmoddi4+0x15c>
  40204c:	19e4      	adds	r4, r4, r7
  40204e:	f103 32ff 	add.w	r2, r3, #4294967295
  402052:	d202      	bcs.n	40205a <__udivmoddi4+0x15a>
  402054:	45a4      	cmp	ip, r4
  402056:	f200 80b5 	bhi.w	4021c4 <__udivmoddi4+0x2c4>
  40205a:	4613      	mov	r3, r2
  40205c:	ebcc 0404 	rsb	r4, ip, r4
  402060:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  402064:	e79c      	b.n	401fa0 <__udivmoddi4+0xa0>
  402066:	4629      	mov	r1, r5
  402068:	4628      	mov	r0, r5
  40206a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40206e:	f1ce 0120 	rsb	r1, lr, #32
  402072:	fa06 f30e 	lsl.w	r3, r6, lr
  402076:	fa07 f70e 	lsl.w	r7, r7, lr
  40207a:	fa20 f901 	lsr.w	r9, r0, r1
  40207e:	ea4f 4817 	mov.w	r8, r7, lsr #16
  402082:	40ce      	lsrs	r6, r1
  402084:	ea49 0903 	orr.w	r9, r9, r3
  402088:	fbb6 faf8 	udiv	sl, r6, r8
  40208c:	ea4f 4419 	mov.w	r4, r9, lsr #16
  402090:	fb08 661a 	mls	r6, r8, sl, r6
  402094:	fa1f fc87 	uxth.w	ip, r7
  402098:	ea44 4306 	orr.w	r3, r4, r6, lsl #16
  40209c:	fb0a f20c 	mul.w	r2, sl, ip
  4020a0:	429a      	cmp	r2, r3
  4020a2:	fa00 f40e 	lsl.w	r4, r0, lr
  4020a6:	d90a      	bls.n	4020be <__udivmoddi4+0x1be>
  4020a8:	19db      	adds	r3, r3, r7
  4020aa:	f10a 31ff 	add.w	r1, sl, #4294967295
  4020ae:	f080 8087 	bcs.w	4021c0 <__udivmoddi4+0x2c0>
  4020b2:	429a      	cmp	r2, r3
  4020b4:	f240 8084 	bls.w	4021c0 <__udivmoddi4+0x2c0>
  4020b8:	f1aa 0a02 	sub.w	sl, sl, #2
  4020bc:	443b      	add	r3, r7
  4020be:	1a9b      	subs	r3, r3, r2
  4020c0:	fa1f f989 	uxth.w	r9, r9
  4020c4:	fbb3 f1f8 	udiv	r1, r3, r8
  4020c8:	fb08 3311 	mls	r3, r8, r1, r3
  4020cc:	ea49 4303 	orr.w	r3, r9, r3, lsl #16
  4020d0:	fb01 f60c 	mul.w	r6, r1, ip
  4020d4:	429e      	cmp	r6, r3
  4020d6:	d907      	bls.n	4020e8 <__udivmoddi4+0x1e8>
  4020d8:	19db      	adds	r3, r3, r7
  4020da:	f101 32ff 	add.w	r2, r1, #4294967295
  4020de:	d26b      	bcs.n	4021b8 <__udivmoddi4+0x2b8>
  4020e0:	429e      	cmp	r6, r3
  4020e2:	d969      	bls.n	4021b8 <__udivmoddi4+0x2b8>
  4020e4:	3902      	subs	r1, #2
  4020e6:	443b      	add	r3, r7
  4020e8:	1b9b      	subs	r3, r3, r6
  4020ea:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
  4020ee:	e78e      	b.n	40200e <__udivmoddi4+0x10e>
  4020f0:	f1c1 0e20 	rsb	lr, r1, #32
  4020f4:	fa22 f40e 	lsr.w	r4, r2, lr
  4020f8:	408b      	lsls	r3, r1
  4020fa:	4323      	orrs	r3, r4
  4020fc:	fa20 f70e 	lsr.w	r7, r0, lr
  402100:	fa06 f401 	lsl.w	r4, r6, r1
  402104:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  402108:	fa26 f60e 	lsr.w	r6, r6, lr
  40210c:	433c      	orrs	r4, r7
  40210e:	fbb6 f9fc 	udiv	r9, r6, ip
  402112:	0c27      	lsrs	r7, r4, #16
  402114:	fb0c 6619 	mls	r6, ip, r9, r6
  402118:	fa1f f883 	uxth.w	r8, r3
  40211c:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
  402120:	fb09 f708 	mul.w	r7, r9, r8
  402124:	42b7      	cmp	r7, r6
  402126:	fa02 f201 	lsl.w	r2, r2, r1
  40212a:	fa00 fa01 	lsl.w	sl, r0, r1
  40212e:	d908      	bls.n	402142 <__udivmoddi4+0x242>
  402130:	18f6      	adds	r6, r6, r3
  402132:	f109 30ff 	add.w	r0, r9, #4294967295
  402136:	d241      	bcs.n	4021bc <__udivmoddi4+0x2bc>
  402138:	42b7      	cmp	r7, r6
  40213a:	d93f      	bls.n	4021bc <__udivmoddi4+0x2bc>
  40213c:	f1a9 0902 	sub.w	r9, r9, #2
  402140:	441e      	add	r6, r3
  402142:	1bf6      	subs	r6, r6, r7
  402144:	b2a0      	uxth	r0, r4
  402146:	fbb6 f4fc 	udiv	r4, r6, ip
  40214a:	fb0c 6614 	mls	r6, ip, r4, r6
  40214e:	ea40 4706 	orr.w	r7, r0, r6, lsl #16
  402152:	fb04 f808 	mul.w	r8, r4, r8
  402156:	45b8      	cmp	r8, r7
  402158:	d907      	bls.n	40216a <__udivmoddi4+0x26a>
  40215a:	18ff      	adds	r7, r7, r3
  40215c:	f104 30ff 	add.w	r0, r4, #4294967295
  402160:	d228      	bcs.n	4021b4 <__udivmoddi4+0x2b4>
  402162:	45b8      	cmp	r8, r7
  402164:	d926      	bls.n	4021b4 <__udivmoddi4+0x2b4>
  402166:	3c02      	subs	r4, #2
  402168:	441f      	add	r7, r3
  40216a:	ea44 4009 	orr.w	r0, r4, r9, lsl #16
  40216e:	ebc8 0707 	rsb	r7, r8, r7
  402172:	fba0 8902 	umull	r8, r9, r0, r2
  402176:	454f      	cmp	r7, r9
  402178:	4644      	mov	r4, r8
  40217a:	464e      	mov	r6, r9
  40217c:	d314      	bcc.n	4021a8 <__udivmoddi4+0x2a8>
  40217e:	d029      	beq.n	4021d4 <__udivmoddi4+0x2d4>
  402180:	b365      	cbz	r5, 4021dc <__udivmoddi4+0x2dc>
  402182:	ebba 0304 	subs.w	r3, sl, r4
  402186:	eb67 0706 	sbc.w	r7, r7, r6
  40218a:	fa07 fe0e 	lsl.w	lr, r7, lr
  40218e:	40cb      	lsrs	r3, r1
  402190:	40cf      	lsrs	r7, r1
  402192:	ea4e 0303 	orr.w	r3, lr, r3
  402196:	e885 0088 	stmia.w	r5, {r3, r7}
  40219a:	2100      	movs	r1, #0
  40219c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4021a0:	4613      	mov	r3, r2
  4021a2:	e6f8      	b.n	401f96 <__udivmoddi4+0x96>
  4021a4:	4610      	mov	r0, r2
  4021a6:	e6e0      	b.n	401f6a <__udivmoddi4+0x6a>
  4021a8:	ebb8 0402 	subs.w	r4, r8, r2
  4021ac:	eb69 0603 	sbc.w	r6, r9, r3
  4021b0:	3801      	subs	r0, #1
  4021b2:	e7e5      	b.n	402180 <__udivmoddi4+0x280>
  4021b4:	4604      	mov	r4, r0
  4021b6:	e7d8      	b.n	40216a <__udivmoddi4+0x26a>
  4021b8:	4611      	mov	r1, r2
  4021ba:	e795      	b.n	4020e8 <__udivmoddi4+0x1e8>
  4021bc:	4681      	mov	r9, r0
  4021be:	e7c0      	b.n	402142 <__udivmoddi4+0x242>
  4021c0:	468a      	mov	sl, r1
  4021c2:	e77c      	b.n	4020be <__udivmoddi4+0x1be>
  4021c4:	3b02      	subs	r3, #2
  4021c6:	443c      	add	r4, r7
  4021c8:	e748      	b.n	40205c <__udivmoddi4+0x15c>
  4021ca:	4608      	mov	r0, r1
  4021cc:	e70a      	b.n	401fe4 <__udivmoddi4+0xe4>
  4021ce:	3802      	subs	r0, #2
  4021d0:	443e      	add	r6, r7
  4021d2:	e72f      	b.n	402034 <__udivmoddi4+0x134>
  4021d4:	45c2      	cmp	sl, r8
  4021d6:	d3e7      	bcc.n	4021a8 <__udivmoddi4+0x2a8>
  4021d8:	463e      	mov	r6, r7
  4021da:	e7d1      	b.n	402180 <__udivmoddi4+0x280>
  4021dc:	4629      	mov	r1, r5
  4021de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4021e2:	bf00      	nop

004021e4 <__aeabi_idiv0>:
  4021e4:	4770      	bx	lr
  4021e6:	bf00      	nop

004021e8 <__libc_init_array>:
  4021e8:	b570      	push	{r4, r5, r6, lr}
  4021ea:	4e0f      	ldr	r6, [pc, #60]	; (402228 <__libc_init_array+0x40>)
  4021ec:	4d0f      	ldr	r5, [pc, #60]	; (40222c <__libc_init_array+0x44>)
  4021ee:	1b76      	subs	r6, r6, r5
  4021f0:	10b6      	asrs	r6, r6, #2
  4021f2:	bf18      	it	ne
  4021f4:	2400      	movne	r4, #0
  4021f6:	d005      	beq.n	402204 <__libc_init_array+0x1c>
  4021f8:	3401      	adds	r4, #1
  4021fa:	f855 3b04 	ldr.w	r3, [r5], #4
  4021fe:	4798      	blx	r3
  402200:	42a6      	cmp	r6, r4
  402202:	d1f9      	bne.n	4021f8 <__libc_init_array+0x10>
  402204:	4e0a      	ldr	r6, [pc, #40]	; (402230 <__libc_init_array+0x48>)
  402206:	4d0b      	ldr	r5, [pc, #44]	; (402234 <__libc_init_array+0x4c>)
  402208:	1b76      	subs	r6, r6, r5
  40220a:	f006 fb0f 	bl	40882c <_init>
  40220e:	10b6      	asrs	r6, r6, #2
  402210:	bf18      	it	ne
  402212:	2400      	movne	r4, #0
  402214:	d006      	beq.n	402224 <__libc_init_array+0x3c>
  402216:	3401      	adds	r4, #1
  402218:	f855 3b04 	ldr.w	r3, [r5], #4
  40221c:	4798      	blx	r3
  40221e:	42a6      	cmp	r6, r4
  402220:	d1f9      	bne.n	402216 <__libc_init_array+0x2e>
  402222:	bd70      	pop	{r4, r5, r6, pc}
  402224:	bd70      	pop	{r4, r5, r6, pc}
  402226:	bf00      	nop
  402228:	00408838 	.word	0x00408838
  40222c:	00408838 	.word	0x00408838
  402230:	00408840 	.word	0x00408840
  402234:	00408838 	.word	0x00408838

00402238 <iprintf>:
  402238:	b40f      	push	{r0, r1, r2, r3}
  40223a:	b500      	push	{lr}
  40223c:	4907      	ldr	r1, [pc, #28]	; (40225c <iprintf+0x24>)
  40223e:	b083      	sub	sp, #12
  402240:	ab04      	add	r3, sp, #16
  402242:	6808      	ldr	r0, [r1, #0]
  402244:	f853 2b04 	ldr.w	r2, [r3], #4
  402248:	6881      	ldr	r1, [r0, #8]
  40224a:	9301      	str	r3, [sp, #4]
  40224c:	f001 fcb6 	bl	403bbc <_vfiprintf_r>
  402250:	b003      	add	sp, #12
  402252:	f85d eb04 	ldr.w	lr, [sp], #4
  402256:	b004      	add	sp, #16
  402258:	4770      	bx	lr
  40225a:	bf00      	nop
  40225c:	20400440 	.word	0x20400440

00402260 <memset>:
  402260:	b470      	push	{r4, r5, r6}
  402262:	0784      	lsls	r4, r0, #30
  402264:	d046      	beq.n	4022f4 <memset+0x94>
  402266:	1e54      	subs	r4, r2, #1
  402268:	2a00      	cmp	r2, #0
  40226a:	d041      	beq.n	4022f0 <memset+0x90>
  40226c:	b2cd      	uxtb	r5, r1
  40226e:	4603      	mov	r3, r0
  402270:	e002      	b.n	402278 <memset+0x18>
  402272:	1e62      	subs	r2, r4, #1
  402274:	b3e4      	cbz	r4, 4022f0 <memset+0x90>
  402276:	4614      	mov	r4, r2
  402278:	f803 5b01 	strb.w	r5, [r3], #1
  40227c:	079a      	lsls	r2, r3, #30
  40227e:	d1f8      	bne.n	402272 <memset+0x12>
  402280:	2c03      	cmp	r4, #3
  402282:	d92e      	bls.n	4022e2 <memset+0x82>
  402284:	b2cd      	uxtb	r5, r1
  402286:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  40228a:	2c0f      	cmp	r4, #15
  40228c:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  402290:	d919      	bls.n	4022c6 <memset+0x66>
  402292:	f103 0210 	add.w	r2, r3, #16
  402296:	4626      	mov	r6, r4
  402298:	3e10      	subs	r6, #16
  40229a:	2e0f      	cmp	r6, #15
  40229c:	f842 5c10 	str.w	r5, [r2, #-16]
  4022a0:	f842 5c0c 	str.w	r5, [r2, #-12]
  4022a4:	f842 5c08 	str.w	r5, [r2, #-8]
  4022a8:	f842 5c04 	str.w	r5, [r2, #-4]
  4022ac:	f102 0210 	add.w	r2, r2, #16
  4022b0:	d8f2      	bhi.n	402298 <memset+0x38>
  4022b2:	f1a4 0210 	sub.w	r2, r4, #16
  4022b6:	f022 020f 	bic.w	r2, r2, #15
  4022ba:	f004 040f 	and.w	r4, r4, #15
  4022be:	3210      	adds	r2, #16
  4022c0:	2c03      	cmp	r4, #3
  4022c2:	4413      	add	r3, r2
  4022c4:	d90d      	bls.n	4022e2 <memset+0x82>
  4022c6:	461e      	mov	r6, r3
  4022c8:	4622      	mov	r2, r4
  4022ca:	3a04      	subs	r2, #4
  4022cc:	2a03      	cmp	r2, #3
  4022ce:	f846 5b04 	str.w	r5, [r6], #4
  4022d2:	d8fa      	bhi.n	4022ca <memset+0x6a>
  4022d4:	1f22      	subs	r2, r4, #4
  4022d6:	f022 0203 	bic.w	r2, r2, #3
  4022da:	3204      	adds	r2, #4
  4022dc:	4413      	add	r3, r2
  4022de:	f004 0403 	and.w	r4, r4, #3
  4022e2:	b12c      	cbz	r4, 4022f0 <memset+0x90>
  4022e4:	b2c9      	uxtb	r1, r1
  4022e6:	441c      	add	r4, r3
  4022e8:	f803 1b01 	strb.w	r1, [r3], #1
  4022ec:	42a3      	cmp	r3, r4
  4022ee:	d1fb      	bne.n	4022e8 <memset+0x88>
  4022f0:	bc70      	pop	{r4, r5, r6}
  4022f2:	4770      	bx	lr
  4022f4:	4614      	mov	r4, r2
  4022f6:	4603      	mov	r3, r0
  4022f8:	e7c2      	b.n	402280 <memset+0x20>
  4022fa:	bf00      	nop

004022fc <setbuf>:
  4022fc:	2900      	cmp	r1, #0
  4022fe:	bf0c      	ite	eq
  402300:	2202      	moveq	r2, #2
  402302:	2200      	movne	r2, #0
  402304:	f44f 6380 	mov.w	r3, #1024	; 0x400
  402308:	f000 b800 	b.w	40230c <setvbuf>

0040230c <setvbuf>:
  40230c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  402310:	4c51      	ldr	r4, [pc, #324]	; (402458 <setvbuf+0x14c>)
  402312:	6825      	ldr	r5, [r4, #0]
  402314:	b083      	sub	sp, #12
  402316:	4604      	mov	r4, r0
  402318:	460f      	mov	r7, r1
  40231a:	4690      	mov	r8, r2
  40231c:	461e      	mov	r6, r3
  40231e:	b115      	cbz	r5, 402326 <setvbuf+0x1a>
  402320:	6bab      	ldr	r3, [r5, #56]	; 0x38
  402322:	2b00      	cmp	r3, #0
  402324:	d079      	beq.n	40241a <setvbuf+0x10e>
  402326:	f1b8 0f02 	cmp.w	r8, #2
  40232a:	d004      	beq.n	402336 <setvbuf+0x2a>
  40232c:	f1b8 0f01 	cmp.w	r8, #1
  402330:	d87f      	bhi.n	402432 <setvbuf+0x126>
  402332:	2e00      	cmp	r6, #0
  402334:	db7d      	blt.n	402432 <setvbuf+0x126>
  402336:	4621      	mov	r1, r4
  402338:	4628      	mov	r0, r5
  40233a:	f003 fc4d 	bl	405bd8 <_fflush_r>
  40233e:	6b21      	ldr	r1, [r4, #48]	; 0x30
  402340:	b141      	cbz	r1, 402354 <setvbuf+0x48>
  402342:	f104 0340 	add.w	r3, r4, #64	; 0x40
  402346:	4299      	cmp	r1, r3
  402348:	d002      	beq.n	402350 <setvbuf+0x44>
  40234a:	4628      	mov	r0, r5
  40234c:	f003 fda2 	bl	405e94 <_free_r>
  402350:	2300      	movs	r3, #0
  402352:	6323      	str	r3, [r4, #48]	; 0x30
  402354:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402358:	2200      	movs	r2, #0
  40235a:	61a2      	str	r2, [r4, #24]
  40235c:	6062      	str	r2, [r4, #4]
  40235e:	061a      	lsls	r2, r3, #24
  402360:	d454      	bmi.n	40240c <setvbuf+0x100>
  402362:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  402366:	f023 0303 	bic.w	r3, r3, #3
  40236a:	f1b8 0f02 	cmp.w	r8, #2
  40236e:	81a3      	strh	r3, [r4, #12]
  402370:	d039      	beq.n	4023e6 <setvbuf+0xda>
  402372:	ab01      	add	r3, sp, #4
  402374:	466a      	mov	r2, sp
  402376:	4621      	mov	r1, r4
  402378:	4628      	mov	r0, r5
  40237a:	f004 f82d 	bl	4063d8 <__swhatbuf_r>
  40237e:	89a3      	ldrh	r3, [r4, #12]
  402380:	4318      	orrs	r0, r3
  402382:	81a0      	strh	r0, [r4, #12]
  402384:	b326      	cbz	r6, 4023d0 <setvbuf+0xc4>
  402386:	b327      	cbz	r7, 4023d2 <setvbuf+0xc6>
  402388:	6bab      	ldr	r3, [r5, #56]	; 0x38
  40238a:	2b00      	cmp	r3, #0
  40238c:	d04d      	beq.n	40242a <setvbuf+0x11e>
  40238e:	9b00      	ldr	r3, [sp, #0]
  402390:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
  402394:	6027      	str	r7, [r4, #0]
  402396:	429e      	cmp	r6, r3
  402398:	bf1c      	itt	ne
  40239a:	f440 6000 	orrne.w	r0, r0, #2048	; 0x800
  40239e:	81a0      	strhne	r0, [r4, #12]
  4023a0:	f1b8 0f01 	cmp.w	r8, #1
  4023a4:	bf08      	it	eq
  4023a6:	f040 0001 	orreq.w	r0, r0, #1
  4023aa:	b283      	uxth	r3, r0
  4023ac:	bf08      	it	eq
  4023ae:	81a0      	strheq	r0, [r4, #12]
  4023b0:	f003 0008 	and.w	r0, r3, #8
  4023b4:	b280      	uxth	r0, r0
  4023b6:	6127      	str	r7, [r4, #16]
  4023b8:	6166      	str	r6, [r4, #20]
  4023ba:	b318      	cbz	r0, 402404 <setvbuf+0xf8>
  4023bc:	f013 0001 	ands.w	r0, r3, #1
  4023c0:	d02f      	beq.n	402422 <setvbuf+0x116>
  4023c2:	2000      	movs	r0, #0
  4023c4:	4276      	negs	r6, r6
  4023c6:	61a6      	str	r6, [r4, #24]
  4023c8:	60a0      	str	r0, [r4, #8]
  4023ca:	b003      	add	sp, #12
  4023cc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4023d0:	9e00      	ldr	r6, [sp, #0]
  4023d2:	4630      	mov	r0, r6
  4023d4:	f004 f874 	bl	4064c0 <malloc>
  4023d8:	4607      	mov	r7, r0
  4023da:	b368      	cbz	r0, 402438 <setvbuf+0x12c>
  4023dc:	89a3      	ldrh	r3, [r4, #12]
  4023de:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  4023e2:	81a3      	strh	r3, [r4, #12]
  4023e4:	e7d0      	b.n	402388 <setvbuf+0x7c>
  4023e6:	2000      	movs	r0, #0
  4023e8:	f104 0243 	add.w	r2, r4, #67	; 0x43
  4023ec:	f043 0302 	orr.w	r3, r3, #2
  4023f0:	2500      	movs	r5, #0
  4023f2:	2101      	movs	r1, #1
  4023f4:	81a3      	strh	r3, [r4, #12]
  4023f6:	60a5      	str	r5, [r4, #8]
  4023f8:	6022      	str	r2, [r4, #0]
  4023fa:	6122      	str	r2, [r4, #16]
  4023fc:	6161      	str	r1, [r4, #20]
  4023fe:	b003      	add	sp, #12
  402400:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  402404:	60a0      	str	r0, [r4, #8]
  402406:	b003      	add	sp, #12
  402408:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40240c:	6921      	ldr	r1, [r4, #16]
  40240e:	4628      	mov	r0, r5
  402410:	f003 fd40 	bl	405e94 <_free_r>
  402414:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402418:	e7a3      	b.n	402362 <setvbuf+0x56>
  40241a:	4628      	mov	r0, r5
  40241c:	f003 fc70 	bl	405d00 <__sinit>
  402420:	e781      	b.n	402326 <setvbuf+0x1a>
  402422:	60a6      	str	r6, [r4, #8]
  402424:	b003      	add	sp, #12
  402426:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40242a:	4628      	mov	r0, r5
  40242c:	f003 fc68 	bl	405d00 <__sinit>
  402430:	e7ad      	b.n	40238e <setvbuf+0x82>
  402432:	f04f 30ff 	mov.w	r0, #4294967295
  402436:	e7e2      	b.n	4023fe <setvbuf+0xf2>
  402438:	f8dd 9000 	ldr.w	r9, [sp]
  40243c:	45b1      	cmp	r9, r6
  40243e:	d006      	beq.n	40244e <setvbuf+0x142>
  402440:	4648      	mov	r0, r9
  402442:	f004 f83d 	bl	4064c0 <malloc>
  402446:	4607      	mov	r7, r0
  402448:	b108      	cbz	r0, 40244e <setvbuf+0x142>
  40244a:	464e      	mov	r6, r9
  40244c:	e7c6      	b.n	4023dc <setvbuf+0xd0>
  40244e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402452:	f04f 30ff 	mov.w	r0, #4294967295
  402456:	e7c7      	b.n	4023e8 <setvbuf+0xdc>
  402458:	20400440 	.word	0x20400440

0040245c <sprintf>:
  40245c:	b40e      	push	{r1, r2, r3}
  40245e:	b5f0      	push	{r4, r5, r6, r7, lr}
  402460:	b09c      	sub	sp, #112	; 0x70
  402462:	ab21      	add	r3, sp, #132	; 0x84
  402464:	490f      	ldr	r1, [pc, #60]	; (4024a4 <sprintf+0x48>)
  402466:	f853 2b04 	ldr.w	r2, [r3], #4
  40246a:	9301      	str	r3, [sp, #4]
  40246c:	4605      	mov	r5, r0
  40246e:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
  402472:	6808      	ldr	r0, [r1, #0]
  402474:	9502      	str	r5, [sp, #8]
  402476:	f44f 7702 	mov.w	r7, #520	; 0x208
  40247a:	f64f 76ff 	movw	r6, #65535	; 0xffff
  40247e:	a902      	add	r1, sp, #8
  402480:	9506      	str	r5, [sp, #24]
  402482:	f8ad 7014 	strh.w	r7, [sp, #20]
  402486:	9404      	str	r4, [sp, #16]
  402488:	9407      	str	r4, [sp, #28]
  40248a:	f8ad 6016 	strh.w	r6, [sp, #22]
  40248e:	f000 f80b 	bl	4024a8 <_svfprintf_r>
  402492:	9b02      	ldr	r3, [sp, #8]
  402494:	2200      	movs	r2, #0
  402496:	701a      	strb	r2, [r3, #0]
  402498:	b01c      	add	sp, #112	; 0x70
  40249a:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  40249e:	b003      	add	sp, #12
  4024a0:	4770      	bx	lr
  4024a2:	bf00      	nop
  4024a4:	20400440 	.word	0x20400440

004024a8 <_svfprintf_r>:
  4024a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4024ac:	b0c1      	sub	sp, #260	; 0x104
  4024ae:	460c      	mov	r4, r1
  4024b0:	9109      	str	r1, [sp, #36]	; 0x24
  4024b2:	4615      	mov	r5, r2
  4024b4:	930e      	str	r3, [sp, #56]	; 0x38
  4024b6:	900a      	str	r0, [sp, #40]	; 0x28
  4024b8:	f003 ff8a 	bl	4063d0 <_localeconv_r>
  4024bc:	6803      	ldr	r3, [r0, #0]
  4024be:	9317      	str	r3, [sp, #92]	; 0x5c
  4024c0:	4618      	mov	r0, r3
  4024c2:	f005 f97d 	bl	4077c0 <strlen>
  4024c6:	89a3      	ldrh	r3, [r4, #12]
  4024c8:	9016      	str	r0, [sp, #88]	; 0x58
  4024ca:	061e      	lsls	r6, r3, #24
  4024cc:	d503      	bpl.n	4024d6 <_svfprintf_r+0x2e>
  4024ce:	6923      	ldr	r3, [r4, #16]
  4024d0:	2b00      	cmp	r3, #0
  4024d2:	f001 8119 	beq.w	403708 <_svfprintf_r+0x1260>
  4024d6:	2300      	movs	r3, #0
  4024d8:	461a      	mov	r2, r3
  4024da:	9312      	str	r3, [sp, #72]	; 0x48
  4024dc:	9325      	str	r3, [sp, #148]	; 0x94
  4024de:	9324      	str	r3, [sp, #144]	; 0x90
  4024e0:	9319      	str	r3, [sp, #100]	; 0x64
  4024e2:	930b      	str	r3, [sp, #44]	; 0x2c
  4024e4:	f8df a464 	ldr.w	sl, [pc, #1124]	; 40294c <_svfprintf_r+0x4a4>
  4024e8:	9214      	str	r2, [sp, #80]	; 0x50
  4024ea:	ab30      	add	r3, sp, #192	; 0xc0
  4024ec:	9323      	str	r3, [sp, #140]	; 0x8c
  4024ee:	4699      	mov	r9, r3
  4024f0:	9215      	str	r2, [sp, #84]	; 0x54
  4024f2:	46a8      	mov	r8, r5
  4024f4:	f898 3000 	ldrb.w	r3, [r8]
  4024f8:	4644      	mov	r4, r8
  4024fa:	b1eb      	cbz	r3, 402538 <_svfprintf_r+0x90>
  4024fc:	2b25      	cmp	r3, #37	; 0x25
  4024fe:	d102      	bne.n	402506 <_svfprintf_r+0x5e>
  402500:	e01a      	b.n	402538 <_svfprintf_r+0x90>
  402502:	2b25      	cmp	r3, #37	; 0x25
  402504:	d003      	beq.n	40250e <_svfprintf_r+0x66>
  402506:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  40250a:	2b00      	cmp	r3, #0
  40250c:	d1f9      	bne.n	402502 <_svfprintf_r+0x5a>
  40250e:	ebc8 0504 	rsb	r5, r8, r4
  402512:	b18d      	cbz	r5, 402538 <_svfprintf_r+0x90>
  402514:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402516:	9a25      	ldr	r2, [sp, #148]	; 0x94
  402518:	f8c9 8000 	str.w	r8, [r9]
  40251c:	3301      	adds	r3, #1
  40251e:	442a      	add	r2, r5
  402520:	2b07      	cmp	r3, #7
  402522:	f8c9 5004 	str.w	r5, [r9, #4]
  402526:	9225      	str	r2, [sp, #148]	; 0x94
  402528:	9324      	str	r3, [sp, #144]	; 0x90
  40252a:	f300 80a6 	bgt.w	40267a <_svfprintf_r+0x1d2>
  40252e:	f109 0908 	add.w	r9, r9, #8
  402532:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  402534:	442b      	add	r3, r5
  402536:	930b      	str	r3, [sp, #44]	; 0x2c
  402538:	7823      	ldrb	r3, [r4, #0]
  40253a:	2b00      	cmp	r3, #0
  40253c:	f000 80a6 	beq.w	40268c <_svfprintf_r+0x1e4>
  402540:	2300      	movs	r3, #0
  402542:	461a      	mov	r2, r3
  402544:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  402548:	4619      	mov	r1, r3
  40254a:	930c      	str	r3, [sp, #48]	; 0x30
  40254c:	9307      	str	r3, [sp, #28]
  40254e:	f04f 3bff 	mov.w	fp, #4294967295
  402552:	7863      	ldrb	r3, [r4, #1]
  402554:	f104 0801 	add.w	r8, r4, #1
  402558:	465d      	mov	r5, fp
  40255a:	f108 0801 	add.w	r8, r8, #1
  40255e:	f1a3 0020 	sub.w	r0, r3, #32
  402562:	2858      	cmp	r0, #88	; 0x58
  402564:	f200 8425 	bhi.w	402db2 <_svfprintf_r+0x90a>
  402568:	e8df f010 	tbh	[pc, r0, lsl #1]
  40256c:	04230388 	.word	0x04230388
  402570:	03900423 	.word	0x03900423
  402574:	04230423 	.word	0x04230423
  402578:	04230423 	.word	0x04230423
  40257c:	04230423 	.word	0x04230423
  402580:	03a50397 	.word	0x03a50397
  402584:	005d0423 	.word	0x005d0423
  402588:	042300e2 	.word	0x042300e2
  40258c:	010500fe 	.word	0x010500fe
  402590:	01050105 	.word	0x01050105
  402594:	01050105 	.word	0x01050105
  402598:	01050105 	.word	0x01050105
  40259c:	01050105 	.word	0x01050105
  4025a0:	04230423 	.word	0x04230423
  4025a4:	04230423 	.word	0x04230423
  4025a8:	04230423 	.word	0x04230423
  4025ac:	04230423 	.word	0x04230423
  4025b0:	04230423 	.word	0x04230423
  4025b4:	02810115 	.word	0x02810115
  4025b8:	02810423 	.word	0x02810423
  4025bc:	04230423 	.word	0x04230423
  4025c0:	04230423 	.word	0x04230423
  4025c4:	042302c6 	.word	0x042302c6
  4025c8:	02cd0423 	.word	0x02cd0423
  4025cc:	04230423 	.word	0x04230423
  4025d0:	04230423 	.word	0x04230423
  4025d4:	02f70423 	.word	0x02f70423
  4025d8:	04230423 	.word	0x04230423
  4025dc:	04230325 	.word	0x04230325
  4025e0:	04230423 	.word	0x04230423
  4025e4:	04230423 	.word	0x04230423
  4025e8:	04230423 	.word	0x04230423
  4025ec:	04230423 	.word	0x04230423
  4025f0:	03660423 	.word	0x03660423
  4025f4:	02810379 	.word	0x02810379
  4025f8:	02810281 	.word	0x02810281
  4025fc:	03790381 	.word	0x03790381
  402600:	04230423 	.word	0x04230423
  402604:	042303d1 	.word	0x042303d1
  402608:	00a303db 	.word	0x00a303db
  40260c:	03ee0064 	.word	0x03ee0064
  402610:	03f50423 	.word	0x03f50423
  402614:	03aa0423 	.word	0x03aa0423
  402618:	04230423 	.word	0x04230423
  40261c:	03bc      	.short	0x03bc
  40261e:	980c      	ldr	r0, [sp, #48]	; 0x30
  402620:	930e      	str	r3, [sp, #56]	; 0x38
  402622:	4240      	negs	r0, r0
  402624:	900c      	str	r0, [sp, #48]	; 0x30
  402626:	9b07      	ldr	r3, [sp, #28]
  402628:	f043 0304 	orr.w	r3, r3, #4
  40262c:	9307      	str	r3, [sp, #28]
  40262e:	f898 3000 	ldrb.w	r3, [r8]
  402632:	e792      	b.n	40255a <_svfprintf_r+0xb2>
  402634:	980e      	ldr	r0, [sp, #56]	; 0x38
  402636:	46ab      	mov	fp, r5
  402638:	2100      	movs	r1, #0
  40263a:	6804      	ldr	r4, [r0, #0]
  40263c:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  402640:	1d07      	adds	r7, r0, #4
  402642:	9807      	ldr	r0, [sp, #28]
  402644:	2330      	movs	r3, #48	; 0x30
  402646:	2278      	movs	r2, #120	; 0x78
  402648:	458b      	cmp	fp, r1
  40264a:	f88d 3070 	strb.w	r3, [sp, #112]	; 0x70
  40264e:	f04f 0500 	mov.w	r5, #0
  402652:	f88d 2071 	strb.w	r2, [sp, #113]	; 0x71
  402656:	f040 0302 	orr.w	r3, r0, #2
  40265a:	f2c0 83c7 	blt.w	402dec <_svfprintf_r+0x944>
  40265e:	f020 0380 	bic.w	r3, r0, #128	; 0x80
  402662:	f043 0302 	orr.w	r3, r3, #2
  402666:	9307      	str	r3, [sp, #28]
  402668:	ea54 0305 	orrs.w	r3, r4, r5
  40266c:	970e      	str	r7, [sp, #56]	; 0x38
  40266e:	f000 8393 	beq.w	402d98 <_svfprintf_r+0x8f0>
  402672:	460f      	mov	r7, r1
  402674:	9211      	str	r2, [sp, #68]	; 0x44
  402676:	48b3      	ldr	r0, [pc, #716]	; (402944 <_svfprintf_r+0x49c>)
  402678:	e2ce      	b.n	402c18 <_svfprintf_r+0x770>
  40267a:	aa23      	add	r2, sp, #140	; 0x8c
  40267c:	9909      	ldr	r1, [sp, #36]	; 0x24
  40267e:	980a      	ldr	r0, [sp, #40]	; 0x28
  402680:	f005 f90c 	bl	40789c <__ssprint_r>
  402684:	b948      	cbnz	r0, 40269a <_svfprintf_r+0x1f2>
  402686:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40268a:	e752      	b.n	402532 <_svfprintf_r+0x8a>
  40268c:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40268e:	b123      	cbz	r3, 40269a <_svfprintf_r+0x1f2>
  402690:	980a      	ldr	r0, [sp, #40]	; 0x28
  402692:	9909      	ldr	r1, [sp, #36]	; 0x24
  402694:	aa23      	add	r2, sp, #140	; 0x8c
  402696:	f005 f901 	bl	40789c <__ssprint_r>
  40269a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40269c:	899b      	ldrh	r3, [r3, #12]
  40269e:	f013 0f40 	tst.w	r3, #64	; 0x40
  4026a2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4026a4:	bf18      	it	ne
  4026a6:	f04f 33ff 	movne.w	r3, #4294967295
  4026aa:	4618      	mov	r0, r3
  4026ac:	b041      	add	sp, #260	; 0x104
  4026ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4026b2:	9311      	str	r3, [sp, #68]	; 0x44
  4026b4:	46ab      	mov	fp, r5
  4026b6:	2a00      	cmp	r2, #0
  4026b8:	f041 8223 	bne.w	403b02 <_svfprintf_r+0x165a>
  4026bc:	9a07      	ldr	r2, [sp, #28]
  4026be:	f012 0320 	ands.w	r3, r2, #32
  4026c2:	f000 822e 	beq.w	402b22 <_svfprintf_r+0x67a>
  4026c6:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  4026c8:	3707      	adds	r7, #7
  4026ca:	f027 0307 	bic.w	r3, r7, #7
  4026ce:	2700      	movs	r7, #0
  4026d0:	f103 0108 	add.w	r1, r3, #8
  4026d4:	45bb      	cmp	fp, r7
  4026d6:	910e      	str	r1, [sp, #56]	; 0x38
  4026d8:	e9d3 4500 	ldrd	r4, r5, [r3]
  4026dc:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  4026e0:	f2c0 8752 	blt.w	403588 <_svfprintf_r+0x10e0>
  4026e4:	f022 0380 	bic.w	r3, r2, #128	; 0x80
  4026e8:	9307      	str	r3, [sp, #28]
  4026ea:	ea54 0305 	orrs.w	r3, r4, r5
  4026ee:	f000 8375 	beq.w	402ddc <_svfprintf_r+0x934>
  4026f2:	ae30      	add	r6, sp, #192	; 0xc0
  4026f4:	08e2      	lsrs	r2, r4, #3
  4026f6:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  4026fa:	08e9      	lsrs	r1, r5, #3
  4026fc:	f004 0307 	and.w	r3, r4, #7
  402700:	460d      	mov	r5, r1
  402702:	4614      	mov	r4, r2
  402704:	3330      	adds	r3, #48	; 0x30
  402706:	ea54 0205 	orrs.w	r2, r4, r5
  40270a:	f806 3d01 	strb.w	r3, [r6, #-1]!
  40270e:	d1f1      	bne.n	4026f4 <_svfprintf_r+0x24c>
  402710:	9a07      	ldr	r2, [sp, #28]
  402712:	07d1      	lsls	r1, r2, #31
  402714:	f140 8084 	bpl.w	402820 <_svfprintf_r+0x378>
  402718:	2b30      	cmp	r3, #48	; 0x30
  40271a:	f000 8081 	beq.w	402820 <_svfprintf_r+0x378>
  40271e:	2230      	movs	r2, #48	; 0x30
  402720:	1e73      	subs	r3, r6, #1
  402722:	f806 2c01 	strb.w	r2, [r6, #-1]
  402726:	aa30      	add	r2, sp, #192	; 0xc0
  402728:	1ad2      	subs	r2, r2, r3
  40272a:	920d      	str	r2, [sp, #52]	; 0x34
  40272c:	461e      	mov	r6, r3
  40272e:	e07a      	b.n	402826 <_svfprintf_r+0x37e>
  402730:	f898 3000 	ldrb.w	r3, [r8]
  402734:	2b2a      	cmp	r3, #42	; 0x2a
  402736:	f108 0401 	add.w	r4, r8, #1
  40273a:	f001 81b1 	beq.w	403aa0 <_svfprintf_r+0x15f8>
  40273e:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  402742:	2809      	cmp	r0, #9
  402744:	bf98      	it	ls
  402746:	2500      	movls	r5, #0
  402748:	f201 8164 	bhi.w	403a14 <_svfprintf_r+0x156c>
  40274c:	f814 3b01 	ldrb.w	r3, [r4], #1
  402750:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  402754:	eb00 0545 	add.w	r5, r0, r5, lsl #1
  402758:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  40275c:	2809      	cmp	r0, #9
  40275e:	d9f5      	bls.n	40274c <_svfprintf_r+0x2a4>
  402760:	ea45 75e5 	orr.w	r5, r5, r5, asr #31
  402764:	46a0      	mov	r8, r4
  402766:	e6fa      	b.n	40255e <_svfprintf_r+0xb6>
  402768:	9b07      	ldr	r3, [sp, #28]
  40276a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  40276e:	9307      	str	r3, [sp, #28]
  402770:	f898 3000 	ldrb.w	r3, [r8]
  402774:	e6f1      	b.n	40255a <_svfprintf_r+0xb2>
  402776:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  40277a:	2300      	movs	r3, #0
  40277c:	461c      	mov	r4, r3
  40277e:	f818 3b01 	ldrb.w	r3, [r8], #1
  402782:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  402786:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  40278a:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  40278e:	2809      	cmp	r0, #9
  402790:	d9f5      	bls.n	40277e <_svfprintf_r+0x2d6>
  402792:	940c      	str	r4, [sp, #48]	; 0x30
  402794:	e6e3      	b.n	40255e <_svfprintf_r+0xb6>
  402796:	9311      	str	r3, [sp, #68]	; 0x44
  402798:	46ab      	mov	fp, r5
  40279a:	2a00      	cmp	r2, #0
  40279c:	f041 81c9 	bne.w	403b32 <_svfprintf_r+0x168a>
  4027a0:	9b07      	ldr	r3, [sp, #28]
  4027a2:	f043 0310 	orr.w	r3, r3, #16
  4027a6:	9307      	str	r3, [sp, #28]
  4027a8:	9b07      	ldr	r3, [sp, #28]
  4027aa:	0698      	lsls	r0, r3, #26
  4027ac:	f140 8530 	bpl.w	403210 <_svfprintf_r+0xd68>
  4027b0:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  4027b2:	3707      	adds	r7, #7
  4027b4:	f027 0707 	bic.w	r7, r7, #7
  4027b8:	e9d7 2300 	ldrd	r2, r3, [r7]
  4027bc:	f107 0108 	add.w	r1, r7, #8
  4027c0:	910e      	str	r1, [sp, #56]	; 0x38
  4027c2:	4614      	mov	r4, r2
  4027c4:	461d      	mov	r5, r3
  4027c6:	2a00      	cmp	r2, #0
  4027c8:	f173 0300 	sbcs.w	r3, r3, #0
  4027cc:	f2c0 855b 	blt.w	403286 <_svfprintf_r+0xdde>
  4027d0:	f1bb 0f00 	cmp.w	fp, #0
  4027d4:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  4027d8:	f2c0 8538 	blt.w	40324c <_svfprintf_r+0xda4>
  4027dc:	9b07      	ldr	r3, [sp, #28]
  4027de:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  4027e2:	9307      	str	r3, [sp, #28]
  4027e4:	ea54 0305 	orrs.w	r3, r4, r5
  4027e8:	f000 81db 	beq.w	402ba2 <_svfprintf_r+0x6fa>
  4027ec:	2d00      	cmp	r5, #0
  4027ee:	bf08      	it	eq
  4027f0:	2c0a      	cmpeq	r4, #10
  4027f2:	f0c0 81db 	bcc.w	402bac <_svfprintf_r+0x704>
  4027f6:	ae30      	add	r6, sp, #192	; 0xc0
  4027f8:	4620      	mov	r0, r4
  4027fa:	4629      	mov	r1, r5
  4027fc:	220a      	movs	r2, #10
  4027fe:	2300      	movs	r3, #0
  402800:	f7ff fb66 	bl	401ed0 <__aeabi_uldivmod>
  402804:	3230      	adds	r2, #48	; 0x30
  402806:	f806 2d01 	strb.w	r2, [r6, #-1]!
  40280a:	4620      	mov	r0, r4
  40280c:	4629      	mov	r1, r5
  40280e:	2300      	movs	r3, #0
  402810:	220a      	movs	r2, #10
  402812:	f7ff fb5d 	bl	401ed0 <__aeabi_uldivmod>
  402816:	4604      	mov	r4, r0
  402818:	460d      	mov	r5, r1
  40281a:	ea54 0305 	orrs.w	r3, r4, r5
  40281e:	d1eb      	bne.n	4027f8 <_svfprintf_r+0x350>
  402820:	ab30      	add	r3, sp, #192	; 0xc0
  402822:	1b9b      	subs	r3, r3, r6
  402824:	930d      	str	r3, [sp, #52]	; 0x34
  402826:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  402828:	455b      	cmp	r3, fp
  40282a:	bfb8      	it	lt
  40282c:	465b      	movlt	r3, fp
  40282e:	9308      	str	r3, [sp, #32]
  402830:	2300      	movs	r3, #0
  402832:	9313      	str	r3, [sp, #76]	; 0x4c
  402834:	b117      	cbz	r7, 40283c <_svfprintf_r+0x394>
  402836:	9b08      	ldr	r3, [sp, #32]
  402838:	3301      	adds	r3, #1
  40283a:	9308      	str	r3, [sp, #32]
  40283c:	9b07      	ldr	r3, [sp, #28]
  40283e:	f013 0302 	ands.w	r3, r3, #2
  402842:	930f      	str	r3, [sp, #60]	; 0x3c
  402844:	d002      	beq.n	40284c <_svfprintf_r+0x3a4>
  402846:	9b08      	ldr	r3, [sp, #32]
  402848:	3302      	adds	r3, #2
  40284a:	9308      	str	r3, [sp, #32]
  40284c:	9b07      	ldr	r3, [sp, #28]
  40284e:	f013 0384 	ands.w	r3, r3, #132	; 0x84
  402852:	9310      	str	r3, [sp, #64]	; 0x40
  402854:	f040 82d7 	bne.w	402e06 <_svfprintf_r+0x95e>
  402858:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40285a:	9a08      	ldr	r2, [sp, #32]
  40285c:	1a9d      	subs	r5, r3, r2
  40285e:	2d00      	cmp	r5, #0
  402860:	f340 82d1 	ble.w	402e06 <_svfprintf_r+0x95e>
  402864:	2d10      	cmp	r5, #16
  402866:	9925      	ldr	r1, [sp, #148]	; 0x94
  402868:	9a24      	ldr	r2, [sp, #144]	; 0x90
  40286a:	4f37      	ldr	r7, [pc, #220]	; (402948 <_svfprintf_r+0x4a0>)
  40286c:	dd27      	ble.n	4028be <_svfprintf_r+0x416>
  40286e:	9618      	str	r6, [sp, #96]	; 0x60
  402870:	4648      	mov	r0, r9
  402872:	2410      	movs	r4, #16
  402874:	46b9      	mov	r9, r7
  402876:	9e09      	ldr	r6, [sp, #36]	; 0x24
  402878:	462f      	mov	r7, r5
  40287a:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  40287c:	e004      	b.n	402888 <_svfprintf_r+0x3e0>
  40287e:	3f10      	subs	r7, #16
  402880:	2f10      	cmp	r7, #16
  402882:	f100 0008 	add.w	r0, r0, #8
  402886:	dd16      	ble.n	4028b6 <_svfprintf_r+0x40e>
  402888:	3201      	adds	r2, #1
  40288a:	4b2f      	ldr	r3, [pc, #188]	; (402948 <_svfprintf_r+0x4a0>)
  40288c:	9224      	str	r2, [sp, #144]	; 0x90
  40288e:	3110      	adds	r1, #16
  402890:	2a07      	cmp	r2, #7
  402892:	9125      	str	r1, [sp, #148]	; 0x94
  402894:	e880 0018 	stmia.w	r0, {r3, r4}
  402898:	ddf1      	ble.n	40287e <_svfprintf_r+0x3d6>
  40289a:	aa23      	add	r2, sp, #140	; 0x8c
  40289c:	4631      	mov	r1, r6
  40289e:	4628      	mov	r0, r5
  4028a0:	f004 fffc 	bl	40789c <__ssprint_r>
  4028a4:	2800      	cmp	r0, #0
  4028a6:	f47f aef8 	bne.w	40269a <_svfprintf_r+0x1f2>
  4028aa:	3f10      	subs	r7, #16
  4028ac:	2f10      	cmp	r7, #16
  4028ae:	9925      	ldr	r1, [sp, #148]	; 0x94
  4028b0:	9a24      	ldr	r2, [sp, #144]	; 0x90
  4028b2:	a830      	add	r0, sp, #192	; 0xc0
  4028b4:	dce8      	bgt.n	402888 <_svfprintf_r+0x3e0>
  4028b6:	9e18      	ldr	r6, [sp, #96]	; 0x60
  4028b8:	463d      	mov	r5, r7
  4028ba:	464f      	mov	r7, r9
  4028bc:	4681      	mov	r9, r0
  4028be:	3201      	adds	r2, #1
  4028c0:	186c      	adds	r4, r5, r1
  4028c2:	2a07      	cmp	r2, #7
  4028c4:	9425      	str	r4, [sp, #148]	; 0x94
  4028c6:	9224      	str	r2, [sp, #144]	; 0x90
  4028c8:	f8c9 7000 	str.w	r7, [r9]
  4028cc:	f8c9 5004 	str.w	r5, [r9, #4]
  4028d0:	f300 8428 	bgt.w	403124 <_svfprintf_r+0xc7c>
  4028d4:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  4028d8:	f109 0908 	add.w	r9, r9, #8
  4028dc:	b177      	cbz	r7, 4028fc <_svfprintf_r+0x454>
  4028de:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4028e0:	3301      	adds	r3, #1
  4028e2:	3401      	adds	r4, #1
  4028e4:	f10d 016f 	add.w	r1, sp, #111	; 0x6f
  4028e8:	2201      	movs	r2, #1
  4028ea:	2b07      	cmp	r3, #7
  4028ec:	9425      	str	r4, [sp, #148]	; 0x94
  4028ee:	9324      	str	r3, [sp, #144]	; 0x90
  4028f0:	e889 0006 	stmia.w	r9, {r1, r2}
  4028f4:	f300 83a0 	bgt.w	403038 <_svfprintf_r+0xb90>
  4028f8:	f109 0908 	add.w	r9, r9, #8
  4028fc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4028fe:	b16b      	cbz	r3, 40291c <_svfprintf_r+0x474>
  402900:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402902:	3301      	adds	r3, #1
  402904:	3402      	adds	r4, #2
  402906:	a91c      	add	r1, sp, #112	; 0x70
  402908:	2202      	movs	r2, #2
  40290a:	2b07      	cmp	r3, #7
  40290c:	9425      	str	r4, [sp, #148]	; 0x94
  40290e:	9324      	str	r3, [sp, #144]	; 0x90
  402910:	e889 0006 	stmia.w	r9, {r1, r2}
  402914:	f300 839c 	bgt.w	403050 <_svfprintf_r+0xba8>
  402918:	f109 0908 	add.w	r9, r9, #8
  40291c:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40291e:	2b80      	cmp	r3, #128	; 0x80
  402920:	f000 82d5 	beq.w	402ece <_svfprintf_r+0xa26>
  402924:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  402926:	ebc3 070b 	rsb	r7, r3, fp
  40292a:	2f00      	cmp	r7, #0
  40292c:	dd39      	ble.n	4029a2 <_svfprintf_r+0x4fa>
  40292e:	4a07      	ldr	r2, [pc, #28]	; (40294c <_svfprintf_r+0x4a4>)
  402930:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402932:	920f      	str	r2, [sp, #60]	; 0x3c
  402934:	2f10      	cmp	r7, #16
  402936:	dd28      	ble.n	40298a <_svfprintf_r+0x4e2>
  402938:	4622      	mov	r2, r4
  40293a:	f04f 0b10 	mov.w	fp, #16
  40293e:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  402940:	9c09      	ldr	r4, [sp, #36]	; 0x24
  402942:	e00a      	b.n	40295a <_svfprintf_r+0x4b2>
  402944:	004086c0 	.word	0x004086c0
  402948:	004086e0 	.word	0x004086e0
  40294c:	0040868c 	.word	0x0040868c
  402950:	3f10      	subs	r7, #16
  402952:	2f10      	cmp	r7, #16
  402954:	f109 0908 	add.w	r9, r9, #8
  402958:	dd16      	ble.n	402988 <_svfprintf_r+0x4e0>
  40295a:	3301      	adds	r3, #1
  40295c:	3210      	adds	r2, #16
  40295e:	2b07      	cmp	r3, #7
  402960:	9225      	str	r2, [sp, #148]	; 0x94
  402962:	9324      	str	r3, [sp, #144]	; 0x90
  402964:	e889 0c00 	stmia.w	r9, {sl, fp}
  402968:	ddf2      	ble.n	402950 <_svfprintf_r+0x4a8>
  40296a:	aa23      	add	r2, sp, #140	; 0x8c
  40296c:	4621      	mov	r1, r4
  40296e:	4628      	mov	r0, r5
  402970:	f004 ff94 	bl	40789c <__ssprint_r>
  402974:	2800      	cmp	r0, #0
  402976:	f47f ae90 	bne.w	40269a <_svfprintf_r+0x1f2>
  40297a:	3f10      	subs	r7, #16
  40297c:	2f10      	cmp	r7, #16
  40297e:	9a25      	ldr	r2, [sp, #148]	; 0x94
  402980:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402982:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  402986:	dce8      	bgt.n	40295a <_svfprintf_r+0x4b2>
  402988:	4614      	mov	r4, r2
  40298a:	3301      	adds	r3, #1
  40298c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40298e:	9324      	str	r3, [sp, #144]	; 0x90
  402990:	443c      	add	r4, r7
  402992:	2b07      	cmp	r3, #7
  402994:	9425      	str	r4, [sp, #148]	; 0x94
  402996:	e889 0084 	stmia.w	r9, {r2, r7}
  40299a:	f300 8341 	bgt.w	403020 <_svfprintf_r+0xb78>
  40299e:	f109 0908 	add.w	r9, r9, #8
  4029a2:	9b07      	ldr	r3, [sp, #28]
  4029a4:	05da      	lsls	r2, r3, #23
  4029a6:	f100 8230 	bmi.w	402e0a <_svfprintf_r+0x962>
  4029aa:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4029ac:	990d      	ldr	r1, [sp, #52]	; 0x34
  4029ae:	f8c9 6000 	str.w	r6, [r9]
  4029b2:	3301      	adds	r3, #1
  4029b4:	440c      	add	r4, r1
  4029b6:	2b07      	cmp	r3, #7
  4029b8:	9425      	str	r4, [sp, #148]	; 0x94
  4029ba:	f8c9 1004 	str.w	r1, [r9, #4]
  4029be:	9324      	str	r3, [sp, #144]	; 0x90
  4029c0:	f300 8318 	bgt.w	402ff4 <_svfprintf_r+0xb4c>
  4029c4:	f109 0908 	add.w	r9, r9, #8
  4029c8:	9b07      	ldr	r3, [sp, #28]
  4029ca:	0759      	lsls	r1, r3, #29
  4029cc:	d53f      	bpl.n	402a4e <_svfprintf_r+0x5a6>
  4029ce:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4029d0:	9a08      	ldr	r2, [sp, #32]
  4029d2:	1a9d      	subs	r5, r3, r2
  4029d4:	2d00      	cmp	r5, #0
  4029d6:	dd3a      	ble.n	402a4e <_svfprintf_r+0x5a6>
  4029d8:	2d10      	cmp	r5, #16
  4029da:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4029dc:	4fbc      	ldr	r7, [pc, #752]	; (402cd0 <_svfprintf_r+0x828>)
  4029de:	dd23      	ble.n	402a28 <_svfprintf_r+0x580>
  4029e0:	4622      	mov	r2, r4
  4029e2:	2610      	movs	r6, #16
  4029e4:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  4029e8:	9c09      	ldr	r4, [sp, #36]	; 0x24
  4029ea:	e004      	b.n	4029f6 <_svfprintf_r+0x54e>
  4029ec:	3d10      	subs	r5, #16
  4029ee:	2d10      	cmp	r5, #16
  4029f0:	f109 0908 	add.w	r9, r9, #8
  4029f4:	dd17      	ble.n	402a26 <_svfprintf_r+0x57e>
  4029f6:	3301      	adds	r3, #1
  4029f8:	49b5      	ldr	r1, [pc, #724]	; (402cd0 <_svfprintf_r+0x828>)
  4029fa:	9324      	str	r3, [sp, #144]	; 0x90
  4029fc:	3210      	adds	r2, #16
  4029fe:	2b07      	cmp	r3, #7
  402a00:	9225      	str	r2, [sp, #148]	; 0x94
  402a02:	e889 0042 	stmia.w	r9, {r1, r6}
  402a06:	ddf1      	ble.n	4029ec <_svfprintf_r+0x544>
  402a08:	aa23      	add	r2, sp, #140	; 0x8c
  402a0a:	4621      	mov	r1, r4
  402a0c:	4658      	mov	r0, fp
  402a0e:	f004 ff45 	bl	40789c <__ssprint_r>
  402a12:	2800      	cmp	r0, #0
  402a14:	f47f ae41 	bne.w	40269a <_svfprintf_r+0x1f2>
  402a18:	3d10      	subs	r5, #16
  402a1a:	2d10      	cmp	r5, #16
  402a1c:	9a25      	ldr	r2, [sp, #148]	; 0x94
  402a1e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402a20:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  402a24:	dce7      	bgt.n	4029f6 <_svfprintf_r+0x54e>
  402a26:	4614      	mov	r4, r2
  402a28:	3301      	adds	r3, #1
  402a2a:	442c      	add	r4, r5
  402a2c:	2b07      	cmp	r3, #7
  402a2e:	9425      	str	r4, [sp, #148]	; 0x94
  402a30:	9324      	str	r3, [sp, #144]	; 0x90
  402a32:	f8c9 7000 	str.w	r7, [r9]
  402a36:	f8c9 5004 	str.w	r5, [r9, #4]
  402a3a:	dd08      	ble.n	402a4e <_svfprintf_r+0x5a6>
  402a3c:	aa23      	add	r2, sp, #140	; 0x8c
  402a3e:	9909      	ldr	r1, [sp, #36]	; 0x24
  402a40:	980a      	ldr	r0, [sp, #40]	; 0x28
  402a42:	f004 ff2b 	bl	40789c <__ssprint_r>
  402a46:	2800      	cmp	r0, #0
  402a48:	f47f ae27 	bne.w	40269a <_svfprintf_r+0x1f2>
  402a4c:	9c25      	ldr	r4, [sp, #148]	; 0x94
  402a4e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  402a50:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  402a52:	9908      	ldr	r1, [sp, #32]
  402a54:	428a      	cmp	r2, r1
  402a56:	bfac      	ite	ge
  402a58:	189b      	addge	r3, r3, r2
  402a5a:	185b      	addlt	r3, r3, r1
  402a5c:	930b      	str	r3, [sp, #44]	; 0x2c
  402a5e:	2c00      	cmp	r4, #0
  402a60:	f040 82d4 	bne.w	40300c <_svfprintf_r+0xb64>
  402a64:	2300      	movs	r3, #0
  402a66:	9324      	str	r3, [sp, #144]	; 0x90
  402a68:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  402a6c:	e542      	b.n	4024f4 <_svfprintf_r+0x4c>
  402a6e:	9311      	str	r3, [sp, #68]	; 0x44
  402a70:	46ab      	mov	fp, r5
  402a72:	2a00      	cmp	r2, #0
  402a74:	f041 8059 	bne.w	403b2a <_svfprintf_r+0x1682>
  402a78:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  402a7a:	3707      	adds	r7, #7
  402a7c:	f027 0307 	bic.w	r3, r7, #7
  402a80:	f103 0208 	add.w	r2, r3, #8
  402a84:	920e      	str	r2, [sp, #56]	; 0x38
  402a86:	681a      	ldr	r2, [r3, #0]
  402a88:	9214      	str	r2, [sp, #80]	; 0x50
  402a8a:	685b      	ldr	r3, [r3, #4]
  402a8c:	9315      	str	r3, [sp, #84]	; 0x54
  402a8e:	9b15      	ldr	r3, [sp, #84]	; 0x54
  402a90:	9d14      	ldr	r5, [sp, #80]	; 0x50
  402a92:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
  402a96:	4628      	mov	r0, r5
  402a98:	4621      	mov	r1, r4
  402a9a:	f04f 32ff 	mov.w	r2, #4294967295
  402a9e:	4b8d      	ldr	r3, [pc, #564]	; (402cd4 <_svfprintf_r+0x82c>)
  402aa0:	f005 fd9a 	bl	4085d8 <__aeabi_dcmpun>
  402aa4:	2800      	cmp	r0, #0
  402aa6:	f040 84c1 	bne.w	40342c <_svfprintf_r+0xf84>
  402aaa:	4628      	mov	r0, r5
  402aac:	4621      	mov	r1, r4
  402aae:	f04f 32ff 	mov.w	r2, #4294967295
  402ab2:	4b88      	ldr	r3, [pc, #544]	; (402cd4 <_svfprintf_r+0x82c>)
  402ab4:	f005 fd72 	bl	40859c <__aeabi_dcmple>
  402ab8:	2800      	cmp	r0, #0
  402aba:	f040 84b7 	bne.w	40342c <_svfprintf_r+0xf84>
  402abe:	9814      	ldr	r0, [sp, #80]	; 0x50
  402ac0:	9915      	ldr	r1, [sp, #84]	; 0x54
  402ac2:	2200      	movs	r2, #0
  402ac4:	2300      	movs	r3, #0
  402ac6:	f005 fd5f 	bl	408588 <__aeabi_dcmplt>
  402aca:	2800      	cmp	r0, #0
  402acc:	f040 874b 	bne.w	403966 <_svfprintf_r+0x14be>
  402ad0:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  402ad4:	4e80      	ldr	r6, [pc, #512]	; (402cd8 <_svfprintf_r+0x830>)
  402ad6:	4b81      	ldr	r3, [pc, #516]	; (402cdc <_svfprintf_r+0x834>)
  402ad8:	9907      	ldr	r1, [sp, #28]
  402ada:	f021 0180 	bic.w	r1, r1, #128	; 0x80
  402ade:	9107      	str	r1, [sp, #28]
  402ae0:	9911      	ldr	r1, [sp, #68]	; 0x44
  402ae2:	2203      	movs	r2, #3
  402ae4:	f04f 0b00 	mov.w	fp, #0
  402ae8:	9208      	str	r2, [sp, #32]
  402aea:	2947      	cmp	r1, #71	; 0x47
  402aec:	bfd8      	it	le
  402aee:	461e      	movle	r6, r3
  402af0:	920d      	str	r2, [sp, #52]	; 0x34
  402af2:	f8cd b04c 	str.w	fp, [sp, #76]	; 0x4c
  402af6:	e69d      	b.n	402834 <_svfprintf_r+0x38c>
  402af8:	9b07      	ldr	r3, [sp, #28]
  402afa:	f043 0308 	orr.w	r3, r3, #8
  402afe:	9307      	str	r3, [sp, #28]
  402b00:	f898 3000 	ldrb.w	r3, [r8]
  402b04:	e529      	b.n	40255a <_svfprintf_r+0xb2>
  402b06:	9311      	str	r3, [sp, #68]	; 0x44
  402b08:	46ab      	mov	fp, r5
  402b0a:	2a00      	cmp	r2, #0
  402b0c:	f041 8009 	bne.w	403b22 <_svfprintf_r+0x167a>
  402b10:	9b07      	ldr	r3, [sp, #28]
  402b12:	f043 0310 	orr.w	r3, r3, #16
  402b16:	9307      	str	r3, [sp, #28]
  402b18:	9a07      	ldr	r2, [sp, #28]
  402b1a:	f012 0320 	ands.w	r3, r2, #32
  402b1e:	f47f add2 	bne.w	4026c6 <_svfprintf_r+0x21e>
  402b22:	9907      	ldr	r1, [sp, #28]
  402b24:	f011 0210 	ands.w	r2, r1, #16
  402b28:	f000 8507 	beq.w	40353a <_svfprintf_r+0x1092>
  402b2c:	980e      	ldr	r0, [sp, #56]	; 0x38
  402b2e:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  402b32:	f1bb 0f00 	cmp.w	fp, #0
  402b36:	6804      	ldr	r4, [r0, #0]
  402b38:	f100 0704 	add.w	r7, r0, #4
  402b3c:	f04f 0500 	mov.w	r5, #0
  402b40:	f2c0 8521 	blt.w	403586 <_svfprintf_r+0x10de>
  402b44:	460a      	mov	r2, r1
  402b46:	f022 0280 	bic.w	r2, r2, #128	; 0x80
  402b4a:	9207      	str	r2, [sp, #28]
  402b4c:	ea54 0205 	orrs.w	r2, r4, r5
  402b50:	970e      	str	r7, [sp, #56]	; 0x38
  402b52:	f000 8143 	beq.w	402ddc <_svfprintf_r+0x934>
  402b56:	461f      	mov	r7, r3
  402b58:	e5cb      	b.n	4026f2 <_svfprintf_r+0x24a>
  402b5a:	9311      	str	r3, [sp, #68]	; 0x44
  402b5c:	46ab      	mov	fp, r5
  402b5e:	2a00      	cmp	r2, #0
  402b60:	f040 87d7 	bne.w	403b12 <_svfprintf_r+0x166a>
  402b64:	9b07      	ldr	r3, [sp, #28]
  402b66:	f043 0310 	orr.w	r3, r3, #16
  402b6a:	9307      	str	r3, [sp, #28]
  402b6c:	9a07      	ldr	r2, [sp, #28]
  402b6e:	f012 0320 	ands.w	r3, r2, #32
  402b72:	f000 8332 	beq.w	4031da <_svfprintf_r+0xd32>
  402b76:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  402b78:	3707      	adds	r7, #7
  402b7a:	f027 0307 	bic.w	r3, r7, #7
  402b7e:	2700      	movs	r7, #0
  402b80:	f103 0108 	add.w	r1, r3, #8
  402b84:	45bb      	cmp	fp, r7
  402b86:	910e      	str	r1, [sp, #56]	; 0x38
  402b88:	e9d3 4500 	ldrd	r4, r5, [r3]
  402b8c:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  402b90:	f2c0 835c 	blt.w	40324c <_svfprintf_r+0xda4>
  402b94:	f022 0380 	bic.w	r3, r2, #128	; 0x80
  402b98:	9307      	str	r3, [sp, #28]
  402b9a:	ea54 0305 	orrs.w	r3, r4, r5
  402b9e:	f47f ae25 	bne.w	4027ec <_svfprintf_r+0x344>
  402ba2:	f1bb 0f00 	cmp.w	fp, #0
  402ba6:	f000 80fe 	beq.w	402da6 <_svfprintf_r+0x8fe>
  402baa:	2400      	movs	r4, #0
  402bac:	ae40      	add	r6, sp, #256	; 0x100
  402bae:	3430      	adds	r4, #48	; 0x30
  402bb0:	f806 4d41 	strb.w	r4, [r6, #-65]!
  402bb4:	e634      	b.n	402820 <_svfprintf_r+0x378>
  402bb6:	9311      	str	r3, [sp, #68]	; 0x44
  402bb8:	46ab      	mov	fp, r5
  402bba:	2a00      	cmp	r2, #0
  402bbc:	f040 87a5 	bne.w	403b0a <_svfprintf_r+0x1662>
  402bc0:	9b07      	ldr	r3, [sp, #28]
  402bc2:	4847      	ldr	r0, [pc, #284]	; (402ce0 <_svfprintf_r+0x838>)
  402bc4:	069d      	lsls	r5, r3, #26
  402bc6:	f140 8097 	bpl.w	402cf8 <_svfprintf_r+0x850>
  402bca:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  402bcc:	3707      	adds	r7, #7
  402bce:	f027 0307 	bic.w	r3, r7, #7
  402bd2:	e9d3 4500 	ldrd	r4, r5, [r3]
  402bd6:	f103 0208 	add.w	r2, r3, #8
  402bda:	920e      	str	r2, [sp, #56]	; 0x38
  402bdc:	9a07      	ldr	r2, [sp, #28]
  402bde:	f012 0701 	ands.w	r7, r2, #1
  402be2:	f000 8241 	beq.w	403068 <_svfprintf_r+0xbc0>
  402be6:	ea54 0305 	orrs.w	r3, r4, r5
  402bea:	f000 84f5 	beq.w	4035d8 <_svfprintf_r+0x1130>
  402bee:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
  402bf2:	f88d 2071 	strb.w	r2, [sp, #113]	; 0x71
  402bf6:	2700      	movs	r7, #0
  402bf8:	9a07      	ldr	r2, [sp, #28]
  402bfa:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  402bfe:	2330      	movs	r3, #48	; 0x30
  402c00:	45bb      	cmp	fp, r7
  402c02:	f88d 3070 	strb.w	r3, [sp, #112]	; 0x70
  402c06:	f042 0302 	orr.w	r3, r2, #2
  402c0a:	f2c0 86a9 	blt.w	403960 <_svfprintf_r+0x14b8>
  402c0e:	f022 0380 	bic.w	r3, r2, #128	; 0x80
  402c12:	f043 0302 	orr.w	r3, r3, #2
  402c16:	9307      	str	r3, [sp, #28]
  402c18:	ae30      	add	r6, sp, #192	; 0xc0
  402c1a:	0923      	lsrs	r3, r4, #4
  402c1c:	f004 010f 	and.w	r1, r4, #15
  402c20:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  402c24:	092a      	lsrs	r2, r5, #4
  402c26:	461c      	mov	r4, r3
  402c28:	4615      	mov	r5, r2
  402c2a:	5c43      	ldrb	r3, [r0, r1]
  402c2c:	f806 3d01 	strb.w	r3, [r6, #-1]!
  402c30:	ea54 0305 	orrs.w	r3, r4, r5
  402c34:	d1f1      	bne.n	402c1a <_svfprintf_r+0x772>
  402c36:	e5f3      	b.n	402820 <_svfprintf_r+0x378>
  402c38:	990e      	ldr	r1, [sp, #56]	; 0x38
  402c3a:	9311      	str	r3, [sp, #68]	; 0x44
  402c3c:	680a      	ldr	r2, [r1, #0]
  402c3e:	f88d 2098 	strb.w	r2, [sp, #152]	; 0x98
  402c42:	2300      	movs	r3, #0
  402c44:	460a      	mov	r2, r1
  402c46:	461f      	mov	r7, r3
  402c48:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  402c4c:	3204      	adds	r2, #4
  402c4e:	2301      	movs	r3, #1
  402c50:	9308      	str	r3, [sp, #32]
  402c52:	46bb      	mov	fp, r7
  402c54:	9713      	str	r7, [sp, #76]	; 0x4c
  402c56:	920e      	str	r2, [sp, #56]	; 0x38
  402c58:	930d      	str	r3, [sp, #52]	; 0x34
  402c5a:	ae26      	add	r6, sp, #152	; 0x98
  402c5c:	e5ee      	b.n	40283c <_svfprintf_r+0x394>
  402c5e:	9311      	str	r3, [sp, #68]	; 0x44
  402c60:	46ab      	mov	fp, r5
  402c62:	2a00      	cmp	r2, #0
  402c64:	f43f ada0 	beq.w	4027a8 <_svfprintf_r+0x300>
  402c68:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  402c6c:	e59c      	b.n	4027a8 <_svfprintf_r+0x300>
  402c6e:	9b07      	ldr	r3, [sp, #28]
  402c70:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  402c74:	9307      	str	r3, [sp, #28]
  402c76:	f898 3000 	ldrb.w	r3, [r8]
  402c7a:	e46e      	b.n	40255a <_svfprintf_r+0xb2>
  402c7c:	f898 3000 	ldrb.w	r3, [r8]
  402c80:	2900      	cmp	r1, #0
  402c82:	f47f ac6a 	bne.w	40255a <_svfprintf_r+0xb2>
  402c86:	2201      	movs	r2, #1
  402c88:	2120      	movs	r1, #32
  402c8a:	e466      	b.n	40255a <_svfprintf_r+0xb2>
  402c8c:	9b07      	ldr	r3, [sp, #28]
  402c8e:	f043 0301 	orr.w	r3, r3, #1
  402c92:	9307      	str	r3, [sp, #28]
  402c94:	f898 3000 	ldrb.w	r3, [r8]
  402c98:	e45f      	b.n	40255a <_svfprintf_r+0xb2>
  402c9a:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  402c9c:	6823      	ldr	r3, [r4, #0]
  402c9e:	930c      	str	r3, [sp, #48]	; 0x30
  402ca0:	4618      	mov	r0, r3
  402ca2:	2800      	cmp	r0, #0
  402ca4:	4623      	mov	r3, r4
  402ca6:	f103 0304 	add.w	r3, r3, #4
  402caa:	f6ff acb8 	blt.w	40261e <_svfprintf_r+0x176>
  402cae:	930e      	str	r3, [sp, #56]	; 0x38
  402cb0:	f898 3000 	ldrb.w	r3, [r8]
  402cb4:	e451      	b.n	40255a <_svfprintf_r+0xb2>
  402cb6:	f898 3000 	ldrb.w	r3, [r8]
  402cba:	2201      	movs	r2, #1
  402cbc:	212b      	movs	r1, #43	; 0x2b
  402cbe:	e44c      	b.n	40255a <_svfprintf_r+0xb2>
  402cc0:	9311      	str	r3, [sp, #68]	; 0x44
  402cc2:	46ab      	mov	fp, r5
  402cc4:	2a00      	cmp	r2, #0
  402cc6:	f43f af51 	beq.w	402b6c <_svfprintf_r+0x6c4>
  402cca:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  402cce:	e74d      	b.n	402b6c <_svfprintf_r+0x6c4>
  402cd0:	004086e0 	.word	0x004086e0
  402cd4:	7fefffff 	.word	0x7fefffff
  402cd8:	004086a0 	.word	0x004086a0
  402cdc:	0040869c 	.word	0x0040869c
  402ce0:	004086ac 	.word	0x004086ac
  402ce4:	9311      	str	r3, [sp, #68]	; 0x44
  402ce6:	46ab      	mov	fp, r5
  402ce8:	2a00      	cmp	r2, #0
  402cea:	f040 8703 	bne.w	403af4 <_svfprintf_r+0x164c>
  402cee:	9b07      	ldr	r3, [sp, #28]
  402cf0:	4899      	ldr	r0, [pc, #612]	; (402f58 <_svfprintf_r+0xab0>)
  402cf2:	069d      	lsls	r5, r3, #26
  402cf4:	f53f af69 	bmi.w	402bca <_svfprintf_r+0x722>
  402cf8:	9b07      	ldr	r3, [sp, #28]
  402cfa:	06dc      	lsls	r4, r3, #27
  402cfc:	f140 845e 	bpl.w	4035bc <_svfprintf_r+0x1114>
  402d00:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  402d02:	4613      	mov	r3, r2
  402d04:	3304      	adds	r3, #4
  402d06:	6814      	ldr	r4, [r2, #0]
  402d08:	930e      	str	r3, [sp, #56]	; 0x38
  402d0a:	2500      	movs	r5, #0
  402d0c:	e766      	b.n	402bdc <_svfprintf_r+0x734>
  402d0e:	f898 3000 	ldrb.w	r3, [r8]
  402d12:	2b6c      	cmp	r3, #108	; 0x6c
  402d14:	f000 84e1 	beq.w	4036da <_svfprintf_r+0x1232>
  402d18:	9807      	ldr	r0, [sp, #28]
  402d1a:	f040 0010 	orr.w	r0, r0, #16
  402d1e:	9007      	str	r0, [sp, #28]
  402d20:	e41b      	b.n	40255a <_svfprintf_r+0xb2>
  402d22:	2a00      	cmp	r2, #0
  402d24:	f040 86db 	bne.w	403ade <_svfprintf_r+0x1636>
  402d28:	9b07      	ldr	r3, [sp, #28]
  402d2a:	069b      	lsls	r3, r3, #26
  402d2c:	f140 842f 	bpl.w	40358e <_svfprintf_r+0x10e6>
  402d30:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  402d32:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402d34:	6813      	ldr	r3, [r2, #0]
  402d36:	17cd      	asrs	r5, r1, #31
  402d38:	4608      	mov	r0, r1
  402d3a:	3204      	adds	r2, #4
  402d3c:	4629      	mov	r1, r5
  402d3e:	920e      	str	r2, [sp, #56]	; 0x38
  402d40:	e9c3 0100 	strd	r0, r1, [r3]
  402d44:	f7ff bbd6 	b.w	4024f4 <_svfprintf_r+0x4c>
  402d48:	9b07      	ldr	r3, [sp, #28]
  402d4a:	f043 0320 	orr.w	r3, r3, #32
  402d4e:	9307      	str	r3, [sp, #28]
  402d50:	f898 3000 	ldrb.w	r3, [r8]
  402d54:	e401      	b.n	40255a <_svfprintf_r+0xb2>
  402d56:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  402d58:	9311      	str	r3, [sp, #68]	; 0x44
  402d5a:	6816      	ldr	r6, [r2, #0]
  402d5c:	2400      	movs	r4, #0
  402d5e:	f88d 406f 	strb.w	r4, [sp, #111]	; 0x6f
  402d62:	1d17      	adds	r7, r2, #4
  402d64:	2e00      	cmp	r6, #0
  402d66:	f000 85bd 	beq.w	4038e4 <_svfprintf_r+0x143c>
  402d6a:	2d00      	cmp	r5, #0
  402d6c:	f2c0 850f 	blt.w	40378e <_svfprintf_r+0x12e6>
  402d70:	462a      	mov	r2, r5
  402d72:	4621      	mov	r1, r4
  402d74:	4630      	mov	r0, r6
  402d76:	f003 fe63 	bl	406a40 <memchr>
  402d7a:	2800      	cmp	r0, #0
  402d7c:	f000 8604 	beq.w	403988 <_svfprintf_r+0x14e0>
  402d80:	1b83      	subs	r3, r0, r6
  402d82:	930d      	str	r3, [sp, #52]	; 0x34
  402d84:	46a3      	mov	fp, r4
  402d86:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  402d8a:	970e      	str	r7, [sp, #56]	; 0x38
  402d8c:	9308      	str	r3, [sp, #32]
  402d8e:	f8cd b04c 	str.w	fp, [sp, #76]	; 0x4c
  402d92:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  402d96:	e54d      	b.n	402834 <_svfprintf_r+0x38c>
  402d98:	486f      	ldr	r0, [pc, #444]	; (402f58 <_svfprintf_r+0xab0>)
  402d9a:	9211      	str	r2, [sp, #68]	; 0x44
  402d9c:	f1bb 0f00 	cmp.w	fp, #0
  402da0:	f040 8173 	bne.w	40308a <_svfprintf_r+0xbe2>
  402da4:	465f      	mov	r7, fp
  402da6:	f04f 0b00 	mov.w	fp, #0
  402daa:	f8cd b034 	str.w	fp, [sp, #52]	; 0x34
  402dae:	ae30      	add	r6, sp, #192	; 0xc0
  402db0:	e539      	b.n	402826 <_svfprintf_r+0x37e>
  402db2:	9311      	str	r3, [sp, #68]	; 0x44
  402db4:	2a00      	cmp	r2, #0
  402db6:	f040 86b0 	bne.w	403b1a <_svfprintf_r+0x1672>
  402dba:	9a11      	ldr	r2, [sp, #68]	; 0x44
  402dbc:	2a00      	cmp	r2, #0
  402dbe:	f43f ac65 	beq.w	40268c <_svfprintf_r+0x1e4>
  402dc2:	2300      	movs	r3, #0
  402dc4:	2101      	movs	r1, #1
  402dc6:	461f      	mov	r7, r3
  402dc8:	9108      	str	r1, [sp, #32]
  402dca:	f88d 2098 	strb.w	r2, [sp, #152]	; 0x98
  402dce:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  402dd2:	469b      	mov	fp, r3
  402dd4:	9313      	str	r3, [sp, #76]	; 0x4c
  402dd6:	910d      	str	r1, [sp, #52]	; 0x34
  402dd8:	ae26      	add	r6, sp, #152	; 0x98
  402dda:	e52f      	b.n	40283c <_svfprintf_r+0x394>
  402ddc:	f1bb 0f00 	cmp.w	fp, #0
  402de0:	f000 85dd 	beq.w	40399e <_svfprintf_r+0x14f6>
  402de4:	2700      	movs	r7, #0
  402de6:	2400      	movs	r4, #0
  402de8:	2500      	movs	r5, #0
  402dea:	e482      	b.n	4026f2 <_svfprintf_r+0x24a>
  402dec:	485a      	ldr	r0, [pc, #360]	; (402f58 <_svfprintf_r+0xab0>)
  402dee:	9307      	str	r3, [sp, #28]
  402df0:	9211      	str	r2, [sp, #68]	; 0x44
  402df2:	ea54 0305 	orrs.w	r3, r4, r5
  402df6:	970e      	str	r7, [sp, #56]	; 0x38
  402df8:	f04f 0700 	mov.w	r7, #0
  402dfc:	f47f af0c 	bne.w	402c18 <_svfprintf_r+0x770>
  402e00:	2400      	movs	r4, #0
  402e02:	2500      	movs	r5, #0
  402e04:	e708      	b.n	402c18 <_svfprintf_r+0x770>
  402e06:	9c25      	ldr	r4, [sp, #148]	; 0x94
  402e08:	e568      	b.n	4028dc <_svfprintf_r+0x434>
  402e0a:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402e0c:	2b65      	cmp	r3, #101	; 0x65
  402e0e:	f340 80a9 	ble.w	402f64 <_svfprintf_r+0xabc>
  402e12:	9814      	ldr	r0, [sp, #80]	; 0x50
  402e14:	9915      	ldr	r1, [sp, #84]	; 0x54
  402e16:	2200      	movs	r2, #0
  402e18:	2300      	movs	r3, #0
  402e1a:	f005 fbab 	bl	408574 <__aeabi_dcmpeq>
  402e1e:	2800      	cmp	r0, #0
  402e20:	f000 8135 	beq.w	40308e <_svfprintf_r+0xbe6>
  402e24:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402e26:	4a4d      	ldr	r2, [pc, #308]	; (402f5c <_svfprintf_r+0xab4>)
  402e28:	f8c9 2000 	str.w	r2, [r9]
  402e2c:	3301      	adds	r3, #1
  402e2e:	3401      	adds	r4, #1
  402e30:	2201      	movs	r2, #1
  402e32:	2b07      	cmp	r3, #7
  402e34:	9425      	str	r4, [sp, #148]	; 0x94
  402e36:	9324      	str	r3, [sp, #144]	; 0x90
  402e38:	f8c9 2004 	str.w	r2, [r9, #4]
  402e3c:	f300 83e6 	bgt.w	40360c <_svfprintf_r+0x1164>
  402e40:	f109 0908 	add.w	r9, r9, #8
  402e44:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  402e46:	9a12      	ldr	r2, [sp, #72]	; 0x48
  402e48:	4293      	cmp	r3, r2
  402e4a:	db03      	blt.n	402e54 <_svfprintf_r+0x9ac>
  402e4c:	9b07      	ldr	r3, [sp, #28]
  402e4e:	07db      	lsls	r3, r3, #31
  402e50:	f57f adba 	bpl.w	4029c8 <_svfprintf_r+0x520>
  402e54:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402e56:	9916      	ldr	r1, [sp, #88]	; 0x58
  402e58:	9a17      	ldr	r2, [sp, #92]	; 0x5c
  402e5a:	f8c9 2000 	str.w	r2, [r9]
  402e5e:	3301      	adds	r3, #1
  402e60:	440c      	add	r4, r1
  402e62:	2b07      	cmp	r3, #7
  402e64:	9425      	str	r4, [sp, #148]	; 0x94
  402e66:	f8c9 1004 	str.w	r1, [r9, #4]
  402e6a:	9324      	str	r3, [sp, #144]	; 0x90
  402e6c:	f300 843f 	bgt.w	4036ee <_svfprintf_r+0x1246>
  402e70:	f109 0908 	add.w	r9, r9, #8
  402e74:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402e76:	1e5d      	subs	r5, r3, #1
  402e78:	2d00      	cmp	r5, #0
  402e7a:	f77f ada5 	ble.w	4029c8 <_svfprintf_r+0x520>
  402e7e:	4a38      	ldr	r2, [pc, #224]	; (402f60 <_svfprintf_r+0xab8>)
  402e80:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402e82:	920f      	str	r2, [sp, #60]	; 0x3c
  402e84:	2d10      	cmp	r5, #16
  402e86:	f340 81e6 	ble.w	403256 <_svfprintf_r+0xdae>
  402e8a:	2610      	movs	r6, #16
  402e8c:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  402e8e:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
  402e92:	e005      	b.n	402ea0 <_svfprintf_r+0x9f8>
  402e94:	f109 0908 	add.w	r9, r9, #8
  402e98:	3d10      	subs	r5, #16
  402e9a:	2d10      	cmp	r5, #16
  402e9c:	f340 81db 	ble.w	403256 <_svfprintf_r+0xdae>
  402ea0:	3301      	adds	r3, #1
  402ea2:	3410      	adds	r4, #16
  402ea4:	2b07      	cmp	r3, #7
  402ea6:	9425      	str	r4, [sp, #148]	; 0x94
  402ea8:	9324      	str	r3, [sp, #144]	; 0x90
  402eaa:	f8c9 a000 	str.w	sl, [r9]
  402eae:	f8c9 6004 	str.w	r6, [r9, #4]
  402eb2:	ddef      	ble.n	402e94 <_svfprintf_r+0x9ec>
  402eb4:	aa23      	add	r2, sp, #140	; 0x8c
  402eb6:	4659      	mov	r1, fp
  402eb8:	4638      	mov	r0, r7
  402eba:	f004 fcef 	bl	40789c <__ssprint_r>
  402ebe:	2800      	cmp	r0, #0
  402ec0:	f47f abeb 	bne.w	40269a <_svfprintf_r+0x1f2>
  402ec4:	9c25      	ldr	r4, [sp, #148]	; 0x94
  402ec6:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402ec8:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  402ecc:	e7e4      	b.n	402e98 <_svfprintf_r+0x9f0>
  402ece:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  402ed0:	9a08      	ldr	r2, [sp, #32]
  402ed2:	1a9f      	subs	r7, r3, r2
  402ed4:	2f00      	cmp	r7, #0
  402ed6:	f77f ad25 	ble.w	402924 <_svfprintf_r+0x47c>
  402eda:	4a21      	ldr	r2, [pc, #132]	; (402f60 <_svfprintf_r+0xab8>)
  402edc:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402ede:	920f      	str	r2, [sp, #60]	; 0x3c
  402ee0:	2f10      	cmp	r7, #16
  402ee2:	dd2b      	ble.n	402f3c <_svfprintf_r+0xa94>
  402ee4:	464a      	mov	r2, r9
  402ee6:	4621      	mov	r1, r4
  402ee8:	46b9      	mov	r9, r7
  402eea:	2510      	movs	r5, #16
  402eec:	4637      	mov	r7, r6
  402eee:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  402ef0:	9e09      	ldr	r6, [sp, #36]	; 0x24
  402ef2:	e006      	b.n	402f02 <_svfprintf_r+0xa5a>
  402ef4:	f1a9 0910 	sub.w	r9, r9, #16
  402ef8:	f1b9 0f10 	cmp.w	r9, #16
  402efc:	f102 0208 	add.w	r2, r2, #8
  402f00:	dd18      	ble.n	402f34 <_svfprintf_r+0xa8c>
  402f02:	3301      	adds	r3, #1
  402f04:	3110      	adds	r1, #16
  402f06:	2b07      	cmp	r3, #7
  402f08:	9125      	str	r1, [sp, #148]	; 0x94
  402f0a:	9324      	str	r3, [sp, #144]	; 0x90
  402f0c:	f8c2 a000 	str.w	sl, [r2]
  402f10:	6055      	str	r5, [r2, #4]
  402f12:	ddef      	ble.n	402ef4 <_svfprintf_r+0xa4c>
  402f14:	aa23      	add	r2, sp, #140	; 0x8c
  402f16:	4631      	mov	r1, r6
  402f18:	4620      	mov	r0, r4
  402f1a:	f004 fcbf 	bl	40789c <__ssprint_r>
  402f1e:	2800      	cmp	r0, #0
  402f20:	f47f abbb 	bne.w	40269a <_svfprintf_r+0x1f2>
  402f24:	f1a9 0910 	sub.w	r9, r9, #16
  402f28:	f1b9 0f10 	cmp.w	r9, #16
  402f2c:	9925      	ldr	r1, [sp, #148]	; 0x94
  402f2e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402f30:	aa30      	add	r2, sp, #192	; 0xc0
  402f32:	dce6      	bgt.n	402f02 <_svfprintf_r+0xa5a>
  402f34:	463e      	mov	r6, r7
  402f36:	460c      	mov	r4, r1
  402f38:	464f      	mov	r7, r9
  402f3a:	4691      	mov	r9, r2
  402f3c:	3301      	adds	r3, #1
  402f3e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402f40:	9324      	str	r3, [sp, #144]	; 0x90
  402f42:	443c      	add	r4, r7
  402f44:	2b07      	cmp	r3, #7
  402f46:	9425      	str	r4, [sp, #148]	; 0x94
  402f48:	e889 0084 	stmia.w	r9, {r2, r7}
  402f4c:	f300 8245 	bgt.w	4033da <_svfprintf_r+0xf32>
  402f50:	f109 0908 	add.w	r9, r9, #8
  402f54:	e4e6      	b.n	402924 <_svfprintf_r+0x47c>
  402f56:	bf00      	nop
  402f58:	004086c0 	.word	0x004086c0
  402f5c:	004086dc 	.word	0x004086dc
  402f60:	0040868c 	.word	0x0040868c
  402f64:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402f66:	9d24      	ldr	r5, [sp, #144]	; 0x90
  402f68:	2b01      	cmp	r3, #1
  402f6a:	f340 8208 	ble.w	40337e <_svfprintf_r+0xed6>
  402f6e:	3501      	adds	r5, #1
  402f70:	3401      	adds	r4, #1
  402f72:	2301      	movs	r3, #1
  402f74:	2d07      	cmp	r5, #7
  402f76:	9425      	str	r4, [sp, #148]	; 0x94
  402f78:	9524      	str	r5, [sp, #144]	; 0x90
  402f7a:	f8c9 6000 	str.w	r6, [r9]
  402f7e:	f8c9 3004 	str.w	r3, [r9, #4]
  402f82:	f300 820d 	bgt.w	4033a0 <_svfprintf_r+0xef8>
  402f86:	f109 0908 	add.w	r9, r9, #8
  402f8a:	9a16      	ldr	r2, [sp, #88]	; 0x58
  402f8c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  402f8e:	f8c9 3000 	str.w	r3, [r9]
  402f92:	3501      	adds	r5, #1
  402f94:	4414      	add	r4, r2
  402f96:	2d07      	cmp	r5, #7
  402f98:	9425      	str	r4, [sp, #148]	; 0x94
  402f9a:	9524      	str	r5, [sp, #144]	; 0x90
  402f9c:	f8c9 2004 	str.w	r2, [r9, #4]
  402fa0:	f300 820e 	bgt.w	4033c0 <_svfprintf_r+0xf18>
  402fa4:	f109 0908 	add.w	r9, r9, #8
  402fa8:	2300      	movs	r3, #0
  402faa:	9814      	ldr	r0, [sp, #80]	; 0x50
  402fac:	9915      	ldr	r1, [sp, #84]	; 0x54
  402fae:	2200      	movs	r2, #0
  402fb0:	f005 fae0 	bl	408574 <__aeabi_dcmpeq>
  402fb4:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402fb6:	2800      	cmp	r0, #0
  402fb8:	f040 80c3 	bne.w	403142 <_svfprintf_r+0xc9a>
  402fbc:	3b01      	subs	r3, #1
  402fbe:	3501      	adds	r5, #1
  402fc0:	3601      	adds	r6, #1
  402fc2:	441c      	add	r4, r3
  402fc4:	2d07      	cmp	r5, #7
  402fc6:	9524      	str	r5, [sp, #144]	; 0x90
  402fc8:	9425      	str	r4, [sp, #148]	; 0x94
  402fca:	f8c9 6000 	str.w	r6, [r9]
  402fce:	f8c9 3004 	str.w	r3, [r9, #4]
  402fd2:	f300 80f5 	bgt.w	4031c0 <_svfprintf_r+0xd18>
  402fd6:	f109 0908 	add.w	r9, r9, #8
  402fda:	9a19      	ldr	r2, [sp, #100]	; 0x64
  402fdc:	f8c9 2004 	str.w	r2, [r9, #4]
  402fe0:	3501      	adds	r5, #1
  402fe2:	4414      	add	r4, r2
  402fe4:	ab1f      	add	r3, sp, #124	; 0x7c
  402fe6:	2d07      	cmp	r5, #7
  402fe8:	9425      	str	r4, [sp, #148]	; 0x94
  402fea:	9524      	str	r5, [sp, #144]	; 0x90
  402fec:	f8c9 3000 	str.w	r3, [r9]
  402ff0:	f77f ace8 	ble.w	4029c4 <_svfprintf_r+0x51c>
  402ff4:	aa23      	add	r2, sp, #140	; 0x8c
  402ff6:	9909      	ldr	r1, [sp, #36]	; 0x24
  402ff8:	980a      	ldr	r0, [sp, #40]	; 0x28
  402ffa:	f004 fc4f 	bl	40789c <__ssprint_r>
  402ffe:	2800      	cmp	r0, #0
  403000:	f47f ab4b 	bne.w	40269a <_svfprintf_r+0x1f2>
  403004:	9c25      	ldr	r4, [sp, #148]	; 0x94
  403006:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40300a:	e4dd      	b.n	4029c8 <_svfprintf_r+0x520>
  40300c:	aa23      	add	r2, sp, #140	; 0x8c
  40300e:	9909      	ldr	r1, [sp, #36]	; 0x24
  403010:	980a      	ldr	r0, [sp, #40]	; 0x28
  403012:	f004 fc43 	bl	40789c <__ssprint_r>
  403016:	2800      	cmp	r0, #0
  403018:	f43f ad24 	beq.w	402a64 <_svfprintf_r+0x5bc>
  40301c:	f7ff bb3d 	b.w	40269a <_svfprintf_r+0x1f2>
  403020:	aa23      	add	r2, sp, #140	; 0x8c
  403022:	9909      	ldr	r1, [sp, #36]	; 0x24
  403024:	980a      	ldr	r0, [sp, #40]	; 0x28
  403026:	f004 fc39 	bl	40789c <__ssprint_r>
  40302a:	2800      	cmp	r0, #0
  40302c:	f47f ab35 	bne.w	40269a <_svfprintf_r+0x1f2>
  403030:	9c25      	ldr	r4, [sp, #148]	; 0x94
  403032:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  403036:	e4b4      	b.n	4029a2 <_svfprintf_r+0x4fa>
  403038:	aa23      	add	r2, sp, #140	; 0x8c
  40303a:	9909      	ldr	r1, [sp, #36]	; 0x24
  40303c:	980a      	ldr	r0, [sp, #40]	; 0x28
  40303e:	f004 fc2d 	bl	40789c <__ssprint_r>
  403042:	2800      	cmp	r0, #0
  403044:	f47f ab29 	bne.w	40269a <_svfprintf_r+0x1f2>
  403048:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40304a:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40304e:	e455      	b.n	4028fc <_svfprintf_r+0x454>
  403050:	aa23      	add	r2, sp, #140	; 0x8c
  403052:	9909      	ldr	r1, [sp, #36]	; 0x24
  403054:	980a      	ldr	r0, [sp, #40]	; 0x28
  403056:	f004 fc21 	bl	40789c <__ssprint_r>
  40305a:	2800      	cmp	r0, #0
  40305c:	f47f ab1d 	bne.w	40269a <_svfprintf_r+0x1f2>
  403060:	9c25      	ldr	r4, [sp, #148]	; 0x94
  403062:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  403066:	e459      	b.n	40291c <_svfprintf_r+0x474>
  403068:	f1bb 0f00 	cmp.w	fp, #0
  40306c:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  403070:	f2c0 82d8 	blt.w	403624 <_svfprintf_r+0x117c>
  403074:	f022 0380 	bic.w	r3, r2, #128	; 0x80
  403078:	9307      	str	r3, [sp, #28]
  40307a:	ea54 0305 	orrs.w	r3, r4, r5
  40307e:	f47f adcb 	bne.w	402c18 <_svfprintf_r+0x770>
  403082:	f1bb 0f00 	cmp.w	fp, #0
  403086:	f43f ae8d 	beq.w	402da4 <_svfprintf_r+0x8fc>
  40308a:	2700      	movs	r7, #0
  40308c:	e6b8      	b.n	402e00 <_svfprintf_r+0x958>
  40308e:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  403090:	2d00      	cmp	r5, #0
  403092:	f340 82ca 	ble.w	40362a <_svfprintf_r+0x1182>
  403096:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  403098:	9a12      	ldr	r2, [sp, #72]	; 0x48
  40309a:	4293      	cmp	r3, r2
  40309c:	bfa8      	it	ge
  40309e:	4613      	movge	r3, r2
  4030a0:	2b00      	cmp	r3, #0
  4030a2:	461d      	mov	r5, r3
  4030a4:	dd0d      	ble.n	4030c2 <_svfprintf_r+0xc1a>
  4030a6:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4030a8:	f8c9 6000 	str.w	r6, [r9]
  4030ac:	3301      	adds	r3, #1
  4030ae:	442c      	add	r4, r5
  4030b0:	2b07      	cmp	r3, #7
  4030b2:	9425      	str	r4, [sp, #148]	; 0x94
  4030b4:	f8c9 5004 	str.w	r5, [r9, #4]
  4030b8:	9324      	str	r3, [sp, #144]	; 0x90
  4030ba:	f300 839c 	bgt.w	4037f6 <_svfprintf_r+0x134e>
  4030be:	f109 0908 	add.w	r9, r9, #8
  4030c2:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4030c4:	2d00      	cmp	r5, #0
  4030c6:	bfa8      	it	ge
  4030c8:	1b5b      	subge	r3, r3, r5
  4030ca:	2b00      	cmp	r3, #0
  4030cc:	461d      	mov	r5, r3
  4030ce:	f340 80f6 	ble.w	4032be <_svfprintf_r+0xe16>
  4030d2:	4aba      	ldr	r2, [pc, #744]	; (4033bc <_svfprintf_r+0xf14>)
  4030d4:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4030d6:	920f      	str	r2, [sp, #60]	; 0x3c
  4030d8:	2d10      	cmp	r5, #16
  4030da:	f340 828a 	ble.w	4035f2 <_svfprintf_r+0x114a>
  4030de:	4622      	mov	r2, r4
  4030e0:	2710      	movs	r7, #16
  4030e2:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  4030e6:	9c09      	ldr	r4, [sp, #36]	; 0x24
  4030e8:	e005      	b.n	4030f6 <_svfprintf_r+0xc4e>
  4030ea:	f109 0908 	add.w	r9, r9, #8
  4030ee:	3d10      	subs	r5, #16
  4030f0:	2d10      	cmp	r5, #16
  4030f2:	f340 827d 	ble.w	4035f0 <_svfprintf_r+0x1148>
  4030f6:	3301      	adds	r3, #1
  4030f8:	3210      	adds	r2, #16
  4030fa:	2b07      	cmp	r3, #7
  4030fc:	9225      	str	r2, [sp, #148]	; 0x94
  4030fe:	9324      	str	r3, [sp, #144]	; 0x90
  403100:	f8c9 a000 	str.w	sl, [r9]
  403104:	f8c9 7004 	str.w	r7, [r9, #4]
  403108:	ddef      	ble.n	4030ea <_svfprintf_r+0xc42>
  40310a:	aa23      	add	r2, sp, #140	; 0x8c
  40310c:	4621      	mov	r1, r4
  40310e:	4658      	mov	r0, fp
  403110:	f004 fbc4 	bl	40789c <__ssprint_r>
  403114:	2800      	cmp	r0, #0
  403116:	f47f aac0 	bne.w	40269a <_svfprintf_r+0x1f2>
  40311a:	9a25      	ldr	r2, [sp, #148]	; 0x94
  40311c:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40311e:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  403122:	e7e4      	b.n	4030ee <_svfprintf_r+0xc46>
  403124:	aa23      	add	r2, sp, #140	; 0x8c
  403126:	9909      	ldr	r1, [sp, #36]	; 0x24
  403128:	980a      	ldr	r0, [sp, #40]	; 0x28
  40312a:	f004 fbb7 	bl	40789c <__ssprint_r>
  40312e:	2800      	cmp	r0, #0
  403130:	f47f aab3 	bne.w	40269a <_svfprintf_r+0x1f2>
  403134:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  403138:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40313a:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40313e:	f7ff bbcd 	b.w	4028dc <_svfprintf_r+0x434>
  403142:	1e5e      	subs	r6, r3, #1
  403144:	2e00      	cmp	r6, #0
  403146:	f77f af48 	ble.w	402fda <_svfprintf_r+0xb32>
  40314a:	4b9c      	ldr	r3, [pc, #624]	; (4033bc <_svfprintf_r+0xf14>)
  40314c:	930f      	str	r3, [sp, #60]	; 0x3c
  40314e:	2e10      	cmp	r6, #16
  403150:	dd2c      	ble.n	4031ac <_svfprintf_r+0xd04>
  403152:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
  403156:	2710      	movs	r7, #16
  403158:	46b0      	mov	r8, r6
  40315a:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  40315e:	9e09      	ldr	r6, [sp, #36]	; 0x24
  403160:	e006      	b.n	403170 <_svfprintf_r+0xcc8>
  403162:	f1a8 0810 	sub.w	r8, r8, #16
  403166:	f1b8 0f10 	cmp.w	r8, #16
  40316a:	f109 0908 	add.w	r9, r9, #8
  40316e:	dd1a      	ble.n	4031a6 <_svfprintf_r+0xcfe>
  403170:	3501      	adds	r5, #1
  403172:	3410      	adds	r4, #16
  403174:	2d07      	cmp	r5, #7
  403176:	9425      	str	r4, [sp, #148]	; 0x94
  403178:	9524      	str	r5, [sp, #144]	; 0x90
  40317a:	f8c9 a000 	str.w	sl, [r9]
  40317e:	f8c9 7004 	str.w	r7, [r9, #4]
  403182:	ddee      	ble.n	403162 <_svfprintf_r+0xcba>
  403184:	aa23      	add	r2, sp, #140	; 0x8c
  403186:	4631      	mov	r1, r6
  403188:	4658      	mov	r0, fp
  40318a:	f004 fb87 	bl	40789c <__ssprint_r>
  40318e:	2800      	cmp	r0, #0
  403190:	f47f aa83 	bne.w	40269a <_svfprintf_r+0x1f2>
  403194:	f1a8 0810 	sub.w	r8, r8, #16
  403198:	f1b8 0f10 	cmp.w	r8, #16
  40319c:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40319e:	9d24      	ldr	r5, [sp, #144]	; 0x90
  4031a0:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  4031a4:	dce4      	bgt.n	403170 <_svfprintf_r+0xcc8>
  4031a6:	4646      	mov	r6, r8
  4031a8:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
  4031ac:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4031ae:	3501      	adds	r5, #1
  4031b0:	4434      	add	r4, r6
  4031b2:	2d07      	cmp	r5, #7
  4031b4:	9425      	str	r4, [sp, #148]	; 0x94
  4031b6:	9524      	str	r5, [sp, #144]	; 0x90
  4031b8:	e889 0048 	stmia.w	r9, {r3, r6}
  4031bc:	f77f af0b 	ble.w	402fd6 <_svfprintf_r+0xb2e>
  4031c0:	aa23      	add	r2, sp, #140	; 0x8c
  4031c2:	9909      	ldr	r1, [sp, #36]	; 0x24
  4031c4:	980a      	ldr	r0, [sp, #40]	; 0x28
  4031c6:	f004 fb69 	bl	40789c <__ssprint_r>
  4031ca:	2800      	cmp	r0, #0
  4031cc:	f47f aa65 	bne.w	40269a <_svfprintf_r+0x1f2>
  4031d0:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4031d2:	9d24      	ldr	r5, [sp, #144]	; 0x90
  4031d4:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  4031d8:	e6ff      	b.n	402fda <_svfprintf_r+0xb32>
  4031da:	9907      	ldr	r1, [sp, #28]
  4031dc:	f011 0210 	ands.w	r2, r1, #16
  4031e0:	f000 8108 	beq.w	4033f4 <_svfprintf_r+0xf4c>
  4031e4:	980e      	ldr	r0, [sp, #56]	; 0x38
  4031e6:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  4031ea:	f1bb 0f00 	cmp.w	fp, #0
  4031ee:	6804      	ldr	r4, [r0, #0]
  4031f0:	f100 0704 	add.w	r7, r0, #4
  4031f4:	f04f 0500 	mov.w	r5, #0
  4031f8:	db26      	blt.n	403248 <_svfprintf_r+0xda0>
  4031fa:	460a      	mov	r2, r1
  4031fc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
  403200:	9207      	str	r2, [sp, #28]
  403202:	ea54 0205 	orrs.w	r2, r4, r5
  403206:	970e      	str	r7, [sp, #56]	; 0x38
  403208:	461f      	mov	r7, r3
  40320a:	f47f aaef 	bne.w	4027ec <_svfprintf_r+0x344>
  40320e:	e4c8      	b.n	402ba2 <_svfprintf_r+0x6fa>
  403210:	9b07      	ldr	r3, [sp, #28]
  403212:	06d9      	lsls	r1, r3, #27
  403214:	d42a      	bmi.n	40326c <_svfprintf_r+0xdc4>
  403216:	9b07      	ldr	r3, [sp, #28]
  403218:	065a      	lsls	r2, r3, #25
  40321a:	d527      	bpl.n	40326c <_svfprintf_r+0xdc4>
  40321c:	990e      	ldr	r1, [sp, #56]	; 0x38
  40321e:	f9b1 4000 	ldrsh.w	r4, [r1]
  403222:	3104      	adds	r1, #4
  403224:	17e5      	asrs	r5, r4, #31
  403226:	4622      	mov	r2, r4
  403228:	462b      	mov	r3, r5
  40322a:	910e      	str	r1, [sp, #56]	; 0x38
  40322c:	f7ff bacb 	b.w	4027c6 <_svfprintf_r+0x31e>
  403230:	990e      	ldr	r1, [sp, #56]	; 0x38
  403232:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  403236:	f1bb 0f00 	cmp.w	fp, #0
  40323a:	680c      	ldr	r4, [r1, #0]
  40323c:	f101 0704 	add.w	r7, r1, #4
  403240:	f04f 0500 	mov.w	r5, #0
  403244:	f280 8247 	bge.w	4036d6 <_svfprintf_r+0x122e>
  403248:	970e      	str	r7, [sp, #56]	; 0x38
  40324a:	461f      	mov	r7, r3
  40324c:	ea54 0305 	orrs.w	r3, r4, r5
  403250:	f47f aacc 	bne.w	4027ec <_svfprintf_r+0x344>
  403254:	e4aa      	b.n	402bac <_svfprintf_r+0x704>
  403256:	3301      	adds	r3, #1
  403258:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40325a:	9324      	str	r3, [sp, #144]	; 0x90
  40325c:	442c      	add	r4, r5
  40325e:	2b07      	cmp	r3, #7
  403260:	9425      	str	r4, [sp, #148]	; 0x94
  403262:	e889 0024 	stmia.w	r9, {r2, r5}
  403266:	f77f abad 	ble.w	4029c4 <_svfprintf_r+0x51c>
  40326a:	e6c3      	b.n	402ff4 <_svfprintf_r+0xb4c>
  40326c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40326e:	6814      	ldr	r4, [r2, #0]
  403270:	4613      	mov	r3, r2
  403272:	3304      	adds	r3, #4
  403274:	17e5      	asrs	r5, r4, #31
  403276:	4622      	mov	r2, r4
  403278:	930e      	str	r3, [sp, #56]	; 0x38
  40327a:	2a00      	cmp	r2, #0
  40327c:	462b      	mov	r3, r5
  40327e:	f173 0300 	sbcs.w	r3, r3, #0
  403282:	f6bf aaa5 	bge.w	4027d0 <_svfprintf_r+0x328>
  403286:	4264      	negs	r4, r4
  403288:	f04f 072d 	mov.w	r7, #45	; 0x2d
  40328c:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  403290:	f1bb 0f00 	cmp.w	fp, #0
  403294:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  403298:	f6ff aaa8 	blt.w	4027ec <_svfprintf_r+0x344>
  40329c:	9b07      	ldr	r3, [sp, #28]
  40329e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  4032a2:	9307      	str	r3, [sp, #28]
  4032a4:	f7ff baa2 	b.w	4027ec <_svfprintf_r+0x344>
  4032a8:	aa23      	add	r2, sp, #140	; 0x8c
  4032aa:	9909      	ldr	r1, [sp, #36]	; 0x24
  4032ac:	980a      	ldr	r0, [sp, #40]	; 0x28
  4032ae:	f004 faf5 	bl	40789c <__ssprint_r>
  4032b2:	2800      	cmp	r0, #0
  4032b4:	f47f a9f1 	bne.w	40269a <_svfprintf_r+0x1f2>
  4032b8:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4032ba:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  4032be:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  4032c0:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  4032c2:	4432      	add	r2, r6
  4032c4:	4617      	mov	r7, r2
  4032c6:	9a12      	ldr	r2, [sp, #72]	; 0x48
  4032c8:	4293      	cmp	r3, r2
  4032ca:	db47      	blt.n	40335c <_svfprintf_r+0xeb4>
  4032cc:	9a07      	ldr	r2, [sp, #28]
  4032ce:	07d5      	lsls	r5, r2, #31
  4032d0:	d444      	bmi.n	40335c <_svfprintf_r+0xeb4>
  4032d2:	9912      	ldr	r1, [sp, #72]	; 0x48
  4032d4:	440e      	add	r6, r1
  4032d6:	1bf5      	subs	r5, r6, r7
  4032d8:	1acb      	subs	r3, r1, r3
  4032da:	429d      	cmp	r5, r3
  4032dc:	bfa8      	it	ge
  4032de:	461d      	movge	r5, r3
  4032e0:	2d00      	cmp	r5, #0
  4032e2:	462e      	mov	r6, r5
  4032e4:	dd0d      	ble.n	403302 <_svfprintf_r+0xe5a>
  4032e6:	9a24      	ldr	r2, [sp, #144]	; 0x90
  4032e8:	f8c9 7000 	str.w	r7, [r9]
  4032ec:	3201      	adds	r2, #1
  4032ee:	442c      	add	r4, r5
  4032f0:	2a07      	cmp	r2, #7
  4032f2:	9425      	str	r4, [sp, #148]	; 0x94
  4032f4:	f8c9 5004 	str.w	r5, [r9, #4]
  4032f8:	9224      	str	r2, [sp, #144]	; 0x90
  4032fa:	f300 830b 	bgt.w	403914 <_svfprintf_r+0x146c>
  4032fe:	f109 0908 	add.w	r9, r9, #8
  403302:	2e00      	cmp	r6, #0
  403304:	bfac      	ite	ge
  403306:	1b9d      	subge	r5, r3, r6
  403308:	461d      	movlt	r5, r3
  40330a:	2d00      	cmp	r5, #0
  40330c:	f77f ab5c 	ble.w	4029c8 <_svfprintf_r+0x520>
  403310:	4a2a      	ldr	r2, [pc, #168]	; (4033bc <_svfprintf_r+0xf14>)
  403312:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403314:	920f      	str	r2, [sp, #60]	; 0x3c
  403316:	2d10      	cmp	r5, #16
  403318:	dd9d      	ble.n	403256 <_svfprintf_r+0xdae>
  40331a:	2610      	movs	r6, #16
  40331c:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  40331e:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
  403322:	e004      	b.n	40332e <_svfprintf_r+0xe86>
  403324:	f109 0908 	add.w	r9, r9, #8
  403328:	3d10      	subs	r5, #16
  40332a:	2d10      	cmp	r5, #16
  40332c:	dd93      	ble.n	403256 <_svfprintf_r+0xdae>
  40332e:	3301      	adds	r3, #1
  403330:	3410      	adds	r4, #16
  403332:	2b07      	cmp	r3, #7
  403334:	9425      	str	r4, [sp, #148]	; 0x94
  403336:	9324      	str	r3, [sp, #144]	; 0x90
  403338:	f8c9 a000 	str.w	sl, [r9]
  40333c:	f8c9 6004 	str.w	r6, [r9, #4]
  403340:	ddf0      	ble.n	403324 <_svfprintf_r+0xe7c>
  403342:	aa23      	add	r2, sp, #140	; 0x8c
  403344:	4659      	mov	r1, fp
  403346:	4638      	mov	r0, r7
  403348:	f004 faa8 	bl	40789c <__ssprint_r>
  40334c:	2800      	cmp	r0, #0
  40334e:	f47f a9a4 	bne.w	40269a <_svfprintf_r+0x1f2>
  403352:	9c25      	ldr	r4, [sp, #148]	; 0x94
  403354:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403356:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40335a:	e7e5      	b.n	403328 <_svfprintf_r+0xe80>
  40335c:	9a24      	ldr	r2, [sp, #144]	; 0x90
  40335e:	9816      	ldr	r0, [sp, #88]	; 0x58
  403360:	9917      	ldr	r1, [sp, #92]	; 0x5c
  403362:	f8c9 1000 	str.w	r1, [r9]
  403366:	3201      	adds	r2, #1
  403368:	4404      	add	r4, r0
  40336a:	2a07      	cmp	r2, #7
  40336c:	9425      	str	r4, [sp, #148]	; 0x94
  40336e:	f8c9 0004 	str.w	r0, [r9, #4]
  403372:	9224      	str	r2, [sp, #144]	; 0x90
  403374:	f300 82a9 	bgt.w	4038ca <_svfprintf_r+0x1422>
  403378:	f109 0908 	add.w	r9, r9, #8
  40337c:	e7a9      	b.n	4032d2 <_svfprintf_r+0xe2a>
  40337e:	9b07      	ldr	r3, [sp, #28]
  403380:	07d8      	lsls	r0, r3, #31
  403382:	f53f adf4 	bmi.w	402f6e <_svfprintf_r+0xac6>
  403386:	3501      	adds	r5, #1
  403388:	3401      	adds	r4, #1
  40338a:	2301      	movs	r3, #1
  40338c:	2d07      	cmp	r5, #7
  40338e:	9425      	str	r4, [sp, #148]	; 0x94
  403390:	9524      	str	r5, [sp, #144]	; 0x90
  403392:	f8c9 6000 	str.w	r6, [r9]
  403396:	f8c9 3004 	str.w	r3, [r9, #4]
  40339a:	f77f ae1c 	ble.w	402fd6 <_svfprintf_r+0xb2e>
  40339e:	e70f      	b.n	4031c0 <_svfprintf_r+0xd18>
  4033a0:	aa23      	add	r2, sp, #140	; 0x8c
  4033a2:	9909      	ldr	r1, [sp, #36]	; 0x24
  4033a4:	980a      	ldr	r0, [sp, #40]	; 0x28
  4033a6:	f004 fa79 	bl	40789c <__ssprint_r>
  4033aa:	2800      	cmp	r0, #0
  4033ac:	f47f a975 	bne.w	40269a <_svfprintf_r+0x1f2>
  4033b0:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4033b2:	9d24      	ldr	r5, [sp, #144]	; 0x90
  4033b4:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  4033b8:	e5e7      	b.n	402f8a <_svfprintf_r+0xae2>
  4033ba:	bf00      	nop
  4033bc:	0040868c 	.word	0x0040868c
  4033c0:	aa23      	add	r2, sp, #140	; 0x8c
  4033c2:	9909      	ldr	r1, [sp, #36]	; 0x24
  4033c4:	980a      	ldr	r0, [sp, #40]	; 0x28
  4033c6:	f004 fa69 	bl	40789c <__ssprint_r>
  4033ca:	2800      	cmp	r0, #0
  4033cc:	f47f a965 	bne.w	40269a <_svfprintf_r+0x1f2>
  4033d0:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4033d2:	9d24      	ldr	r5, [sp, #144]	; 0x90
  4033d4:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  4033d8:	e5e6      	b.n	402fa8 <_svfprintf_r+0xb00>
  4033da:	aa23      	add	r2, sp, #140	; 0x8c
  4033dc:	9909      	ldr	r1, [sp, #36]	; 0x24
  4033de:	980a      	ldr	r0, [sp, #40]	; 0x28
  4033e0:	f004 fa5c 	bl	40789c <__ssprint_r>
  4033e4:	2800      	cmp	r0, #0
  4033e6:	f47f a958 	bne.w	40269a <_svfprintf_r+0x1f2>
  4033ea:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4033ec:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  4033f0:	f7ff ba98 	b.w	402924 <_svfprintf_r+0x47c>
  4033f4:	9907      	ldr	r1, [sp, #28]
  4033f6:	f011 0340 	ands.w	r3, r1, #64	; 0x40
  4033fa:	f43f af19 	beq.w	403230 <_svfprintf_r+0xd88>
  4033fe:	980e      	ldr	r0, [sp, #56]	; 0x38
  403400:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  403404:	f1bb 0f00 	cmp.w	fp, #0
  403408:	8804      	ldrh	r4, [r0, #0]
  40340a:	f100 0704 	add.w	r7, r0, #4
  40340e:	f04f 0500 	mov.w	r5, #0
  403412:	f2c0 81b9 	blt.w	403788 <_svfprintf_r+0x12e0>
  403416:	f021 0380 	bic.w	r3, r1, #128	; 0x80
  40341a:	9307      	str	r3, [sp, #28]
  40341c:	ea54 0305 	orrs.w	r3, r4, r5
  403420:	970e      	str	r7, [sp, #56]	; 0x38
  403422:	4617      	mov	r7, r2
  403424:	f47f a9e2 	bne.w	4027ec <_svfprintf_r+0x344>
  403428:	f7ff bbbb 	b.w	402ba2 <_svfprintf_r+0x6fa>
  40342c:	9c14      	ldr	r4, [sp, #80]	; 0x50
  40342e:	4622      	mov	r2, r4
  403430:	4620      	mov	r0, r4
  403432:	9c15      	ldr	r4, [sp, #84]	; 0x54
  403434:	4623      	mov	r3, r4
  403436:	4621      	mov	r1, r4
  403438:	f005 f8ce 	bl	4085d8 <__aeabi_dcmpun>
  40343c:	2800      	cmp	r0, #0
  40343e:	f040 8317 	bne.w	403a70 <_svfprintf_r+0x15c8>
  403442:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403444:	f1bb 3fff 	cmp.w	fp, #4294967295
  403448:	f023 0320 	bic.w	r3, r3, #32
  40344c:	930d      	str	r3, [sp, #52]	; 0x34
  40344e:	f000 8270 	beq.w	403932 <_svfprintf_r+0x148a>
  403452:	2b47      	cmp	r3, #71	; 0x47
  403454:	f000 8192 	beq.w	40377c <_svfprintf_r+0x12d4>
  403458:	9b07      	ldr	r3, [sp, #28]
  40345a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
  40345e:	9310      	str	r3, [sp, #64]	; 0x40
  403460:	9b15      	ldr	r3, [sp, #84]	; 0x54
  403462:	1e1f      	subs	r7, r3, #0
  403464:	9b14      	ldr	r3, [sp, #80]	; 0x50
  403466:	9308      	str	r3, [sp, #32]
  403468:	bfbb      	ittet	lt
  40346a:	463b      	movlt	r3, r7
  40346c:	f103 4700 	addlt.w	r7, r3, #2147483648	; 0x80000000
  403470:	2300      	movge	r3, #0
  403472:	232d      	movlt	r3, #45	; 0x2d
  403474:	930f      	str	r3, [sp, #60]	; 0x3c
  403476:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403478:	2b66      	cmp	r3, #102	; 0x66
  40347a:	f000 825d 	beq.w	403938 <_svfprintf_r+0x1490>
  40347e:	2b46      	cmp	r3, #70	; 0x46
  403480:	f000 8151 	beq.w	403726 <_svfprintf_r+0x127e>
  403484:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  403486:	9a08      	ldr	r2, [sp, #32]
  403488:	2b45      	cmp	r3, #69	; 0x45
  40348a:	a821      	add	r0, sp, #132	; 0x84
  40348c:	a91e      	add	r1, sp, #120	; 0x78
  40348e:	bf0c      	ite	eq
  403490:	f10b 0501 	addeq.w	r5, fp, #1
  403494:	465d      	movne	r5, fp
  403496:	9004      	str	r0, [sp, #16]
  403498:	9103      	str	r1, [sp, #12]
  40349a:	a81d      	add	r0, sp, #116	; 0x74
  40349c:	2102      	movs	r1, #2
  40349e:	463b      	mov	r3, r7
  4034a0:	9002      	str	r0, [sp, #8]
  4034a2:	9501      	str	r5, [sp, #4]
  4034a4:	9100      	str	r1, [sp, #0]
  4034a6:	980a      	ldr	r0, [sp, #40]	; 0x28
  4034a8:	f001 fbc6 	bl	404c38 <_dtoa_r>
  4034ac:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4034ae:	2b67      	cmp	r3, #103	; 0x67
  4034b0:	4606      	mov	r6, r0
  4034b2:	f040 8290 	bne.w	4039d6 <_svfprintf_r+0x152e>
  4034b6:	9b07      	ldr	r3, [sp, #28]
  4034b8:	07da      	lsls	r2, r3, #31
  4034ba:	f140 82af 	bpl.w	403a1c <_svfprintf_r+0x1574>
  4034be:	1974      	adds	r4, r6, r5
  4034c0:	9808      	ldr	r0, [sp, #32]
  4034c2:	4639      	mov	r1, r7
  4034c4:	2200      	movs	r2, #0
  4034c6:	2300      	movs	r3, #0
  4034c8:	f005 f854 	bl	408574 <__aeabi_dcmpeq>
  4034cc:	2800      	cmp	r0, #0
  4034ce:	f040 8190 	bne.w	4037f2 <_svfprintf_r+0x134a>
  4034d2:	9b21      	ldr	r3, [sp, #132]	; 0x84
  4034d4:	429c      	cmp	r4, r3
  4034d6:	d906      	bls.n	4034e6 <_svfprintf_r+0x103e>
  4034d8:	2130      	movs	r1, #48	; 0x30
  4034da:	1c5a      	adds	r2, r3, #1
  4034dc:	9221      	str	r2, [sp, #132]	; 0x84
  4034de:	7019      	strb	r1, [r3, #0]
  4034e0:	9b21      	ldr	r3, [sp, #132]	; 0x84
  4034e2:	429c      	cmp	r4, r3
  4034e4:	d8f9      	bhi.n	4034da <_svfprintf_r+0x1032>
  4034e6:	1b9b      	subs	r3, r3, r6
  4034e8:	9312      	str	r3, [sp, #72]	; 0x48
  4034ea:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4034ec:	2b47      	cmp	r3, #71	; 0x47
  4034ee:	f000 8179 	beq.w	4037e4 <_svfprintf_r+0x133c>
  4034f2:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4034f4:	2b65      	cmp	r3, #101	; 0x65
  4034f6:	f340 827d 	ble.w	4039f4 <_svfprintf_r+0x154c>
  4034fa:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4034fc:	2b66      	cmp	r3, #102	; 0x66
  4034fe:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  403500:	9313      	str	r3, [sp, #76]	; 0x4c
  403502:	f000 825b 	beq.w	4039bc <_svfprintf_r+0x1514>
  403506:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  403508:	9912      	ldr	r1, [sp, #72]	; 0x48
  40350a:	428a      	cmp	r2, r1
  40350c:	f2c0 8230 	blt.w	403970 <_svfprintf_r+0x14c8>
  403510:	9b07      	ldr	r3, [sp, #28]
  403512:	07d9      	lsls	r1, r3, #31
  403514:	f100 8284 	bmi.w	403a20 <_svfprintf_r+0x1578>
  403518:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  40351c:	920d      	str	r2, [sp, #52]	; 0x34
  40351e:	2267      	movs	r2, #103	; 0x67
  403520:	9211      	str	r2, [sp, #68]	; 0x44
  403522:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403524:	2a00      	cmp	r2, #0
  403526:	f040 8153 	bne.w	4037d0 <_svfprintf_r+0x1328>
  40352a:	9308      	str	r3, [sp, #32]
  40352c:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40352e:	9307      	str	r3, [sp, #28]
  403530:	4693      	mov	fp, r2
  403532:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  403536:	f7ff b97d 	b.w	402834 <_svfprintf_r+0x38c>
  40353a:	9907      	ldr	r1, [sp, #28]
  40353c:	f011 0340 	ands.w	r3, r1, #64	; 0x40
  403540:	d015      	beq.n	40356e <_svfprintf_r+0x10c6>
  403542:	980e      	ldr	r0, [sp, #56]	; 0x38
  403544:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  403548:	f1bb 0f00 	cmp.w	fp, #0
  40354c:	8804      	ldrh	r4, [r0, #0]
  40354e:	f100 0704 	add.w	r7, r0, #4
  403552:	f04f 0500 	mov.w	r5, #0
  403556:	db16      	blt.n	403586 <_svfprintf_r+0x10de>
  403558:	f021 0380 	bic.w	r3, r1, #128	; 0x80
  40355c:	9307      	str	r3, [sp, #28]
  40355e:	ea54 0305 	orrs.w	r3, r4, r5
  403562:	970e      	str	r7, [sp, #56]	; 0x38
  403564:	f43f ac3a 	beq.w	402ddc <_svfprintf_r+0x934>
  403568:	4617      	mov	r7, r2
  40356a:	f7ff b8c2 	b.w	4026f2 <_svfprintf_r+0x24a>
  40356e:	990e      	ldr	r1, [sp, #56]	; 0x38
  403570:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  403574:	f1bb 0f00 	cmp.w	fp, #0
  403578:	680c      	ldr	r4, [r1, #0]
  40357a:	f101 0704 	add.w	r7, r1, #4
  40357e:	f04f 0500 	mov.w	r5, #0
  403582:	f280 80a5 	bge.w	4036d0 <_svfprintf_r+0x1228>
  403586:	970e      	str	r7, [sp, #56]	; 0x38
  403588:	2700      	movs	r7, #0
  40358a:	f7ff b8b2 	b.w	4026f2 <_svfprintf_r+0x24a>
  40358e:	9b07      	ldr	r3, [sp, #28]
  403590:	06df      	lsls	r7, r3, #27
  403592:	d40b      	bmi.n	4035ac <_svfprintf_r+0x1104>
  403594:	9b07      	ldr	r3, [sp, #28]
  403596:	065e      	lsls	r6, r3, #25
  403598:	d508      	bpl.n	4035ac <_svfprintf_r+0x1104>
  40359a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40359c:	6813      	ldr	r3, [r2, #0]
  40359e:	3204      	adds	r2, #4
  4035a0:	920e      	str	r2, [sp, #56]	; 0x38
  4035a2:	f8bd 202c 	ldrh.w	r2, [sp, #44]	; 0x2c
  4035a6:	801a      	strh	r2, [r3, #0]
  4035a8:	f7fe bfa4 	b.w	4024f4 <_svfprintf_r+0x4c>
  4035ac:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4035ae:	6813      	ldr	r3, [r2, #0]
  4035b0:	3204      	adds	r2, #4
  4035b2:	920e      	str	r2, [sp, #56]	; 0x38
  4035b4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  4035b6:	601a      	str	r2, [r3, #0]
  4035b8:	f7fe bf9c 	b.w	4024f4 <_svfprintf_r+0x4c>
  4035bc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4035be:	9b07      	ldr	r3, [sp, #28]
  4035c0:	f013 0f40 	tst.w	r3, #64	; 0x40
  4035c4:	4613      	mov	r3, r2
  4035c6:	f103 0304 	add.w	r3, r3, #4
  4035ca:	bf0c      	ite	eq
  4035cc:	6814      	ldreq	r4, [r2, #0]
  4035ce:	8814      	ldrhne	r4, [r2, #0]
  4035d0:	930e      	str	r3, [sp, #56]	; 0x38
  4035d2:	2500      	movs	r5, #0
  4035d4:	f7ff bb02 	b.w	402bdc <_svfprintf_r+0x734>
  4035d8:	2700      	movs	r7, #0
  4035da:	45bb      	cmp	fp, r7
  4035dc:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  4035e0:	f6ff ac0e 	blt.w	402e00 <_svfprintf_r+0x958>
  4035e4:	9b07      	ldr	r3, [sp, #28]
  4035e6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  4035ea:	9307      	str	r3, [sp, #28]
  4035ec:	f7ff bbd6 	b.w	402d9c <_svfprintf_r+0x8f4>
  4035f0:	4614      	mov	r4, r2
  4035f2:	3301      	adds	r3, #1
  4035f4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4035f6:	9324      	str	r3, [sp, #144]	; 0x90
  4035f8:	442c      	add	r4, r5
  4035fa:	2b07      	cmp	r3, #7
  4035fc:	9425      	str	r4, [sp, #148]	; 0x94
  4035fe:	e889 0024 	stmia.w	r9, {r2, r5}
  403602:	f73f ae51 	bgt.w	4032a8 <_svfprintf_r+0xe00>
  403606:	f109 0908 	add.w	r9, r9, #8
  40360a:	e658      	b.n	4032be <_svfprintf_r+0xe16>
  40360c:	aa23      	add	r2, sp, #140	; 0x8c
  40360e:	9909      	ldr	r1, [sp, #36]	; 0x24
  403610:	980a      	ldr	r0, [sp, #40]	; 0x28
  403612:	f004 f943 	bl	40789c <__ssprint_r>
  403616:	2800      	cmp	r0, #0
  403618:	f47f a83f 	bne.w	40269a <_svfprintf_r+0x1f2>
  40361c:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40361e:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  403622:	e40f      	b.n	402e44 <_svfprintf_r+0x99c>
  403624:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  403626:	f7ff bbe4 	b.w	402df2 <_svfprintf_r+0x94a>
  40362a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40362c:	4ab5      	ldr	r2, [pc, #724]	; (403904 <_svfprintf_r+0x145c>)
  40362e:	f8c9 2000 	str.w	r2, [r9]
  403632:	3301      	adds	r3, #1
  403634:	3401      	adds	r4, #1
  403636:	2201      	movs	r2, #1
  403638:	2b07      	cmp	r3, #7
  40363a:	9425      	str	r4, [sp, #148]	; 0x94
  40363c:	9324      	str	r3, [sp, #144]	; 0x90
  40363e:	f8c9 2004 	str.w	r2, [r9, #4]
  403642:	f300 808e 	bgt.w	403762 <_svfprintf_r+0x12ba>
  403646:	f109 0908 	add.w	r9, r9, #8
  40364a:	b92d      	cbnz	r5, 403658 <_svfprintf_r+0x11b0>
  40364c:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40364e:	b91b      	cbnz	r3, 403658 <_svfprintf_r+0x11b0>
  403650:	9b07      	ldr	r3, [sp, #28]
  403652:	07df      	lsls	r7, r3, #31
  403654:	f57f a9b8 	bpl.w	4029c8 <_svfprintf_r+0x520>
  403658:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40365a:	9916      	ldr	r1, [sp, #88]	; 0x58
  40365c:	9a17      	ldr	r2, [sp, #92]	; 0x5c
  40365e:	f8c9 2000 	str.w	r2, [r9]
  403662:	3301      	adds	r3, #1
  403664:	440c      	add	r4, r1
  403666:	2b07      	cmp	r3, #7
  403668:	9425      	str	r4, [sp, #148]	; 0x94
  40366a:	f8c9 1004 	str.w	r1, [r9, #4]
  40366e:	9324      	str	r3, [sp, #144]	; 0x90
  403670:	f300 81c2 	bgt.w	4039f8 <_svfprintf_r+0x1550>
  403674:	f109 0908 	add.w	r9, r9, #8
  403678:	426d      	negs	r5, r5
  40367a:	2d00      	cmp	r5, #0
  40367c:	f340 809b 	ble.w	4037b6 <_svfprintf_r+0x130e>
  403680:	4aa1      	ldr	r2, [pc, #644]	; (403908 <_svfprintf_r+0x1460>)
  403682:	920f      	str	r2, [sp, #60]	; 0x3c
  403684:	2d10      	cmp	r5, #16
  403686:	f340 80c3 	ble.w	403810 <_svfprintf_r+0x1368>
  40368a:	4622      	mov	r2, r4
  40368c:	2710      	movs	r7, #16
  40368e:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  403692:	9c09      	ldr	r4, [sp, #36]	; 0x24
  403694:	e005      	b.n	4036a2 <_svfprintf_r+0x11fa>
  403696:	f109 0908 	add.w	r9, r9, #8
  40369a:	3d10      	subs	r5, #16
  40369c:	2d10      	cmp	r5, #16
  40369e:	f340 80b6 	ble.w	40380e <_svfprintf_r+0x1366>
  4036a2:	3301      	adds	r3, #1
  4036a4:	3210      	adds	r2, #16
  4036a6:	2b07      	cmp	r3, #7
  4036a8:	9225      	str	r2, [sp, #148]	; 0x94
  4036aa:	9324      	str	r3, [sp, #144]	; 0x90
  4036ac:	f8c9 a000 	str.w	sl, [r9]
  4036b0:	f8c9 7004 	str.w	r7, [r9, #4]
  4036b4:	ddef      	ble.n	403696 <_svfprintf_r+0x11ee>
  4036b6:	aa23      	add	r2, sp, #140	; 0x8c
  4036b8:	4621      	mov	r1, r4
  4036ba:	4658      	mov	r0, fp
  4036bc:	f004 f8ee 	bl	40789c <__ssprint_r>
  4036c0:	2800      	cmp	r0, #0
  4036c2:	f47e afea 	bne.w	40269a <_svfprintf_r+0x1f2>
  4036c6:	9a25      	ldr	r2, [sp, #148]	; 0x94
  4036c8:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4036ca:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  4036ce:	e7e4      	b.n	40369a <_svfprintf_r+0x11f2>
  4036d0:	9a07      	ldr	r2, [sp, #28]
  4036d2:	f7ff ba38 	b.w	402b46 <_svfprintf_r+0x69e>
  4036d6:	9a07      	ldr	r2, [sp, #28]
  4036d8:	e590      	b.n	4031fc <_svfprintf_r+0xd54>
  4036da:	9b07      	ldr	r3, [sp, #28]
  4036dc:	f043 0320 	orr.w	r3, r3, #32
  4036e0:	9307      	str	r3, [sp, #28]
  4036e2:	f108 0801 	add.w	r8, r8, #1
  4036e6:	f898 3000 	ldrb.w	r3, [r8]
  4036ea:	f7fe bf36 	b.w	40255a <_svfprintf_r+0xb2>
  4036ee:	aa23      	add	r2, sp, #140	; 0x8c
  4036f0:	9909      	ldr	r1, [sp, #36]	; 0x24
  4036f2:	980a      	ldr	r0, [sp, #40]	; 0x28
  4036f4:	f004 f8d2 	bl	40789c <__ssprint_r>
  4036f8:	2800      	cmp	r0, #0
  4036fa:	f47e afce 	bne.w	40269a <_svfprintf_r+0x1f2>
  4036fe:	9c25      	ldr	r4, [sp, #148]	; 0x94
  403700:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  403704:	f7ff bbb6 	b.w	402e74 <_svfprintf_r+0x9cc>
  403708:	2140      	movs	r1, #64	; 0x40
  40370a:	980a      	ldr	r0, [sp, #40]	; 0x28
  40370c:	f002 fee0 	bl	4064d0 <_malloc_r>
  403710:	9a09      	ldr	r2, [sp, #36]	; 0x24
  403712:	6010      	str	r0, [r2, #0]
  403714:	6110      	str	r0, [r2, #16]
  403716:	2800      	cmp	r0, #0
  403718:	f000 81e5 	beq.w	403ae6 <_svfprintf_r+0x163e>
  40371c:	9a09      	ldr	r2, [sp, #36]	; 0x24
  40371e:	2340      	movs	r3, #64	; 0x40
  403720:	6153      	str	r3, [r2, #20]
  403722:	f7fe bed8 	b.w	4024d6 <_svfprintf_r+0x2e>
  403726:	a821      	add	r0, sp, #132	; 0x84
  403728:	a91e      	add	r1, sp, #120	; 0x78
  40372a:	9004      	str	r0, [sp, #16]
  40372c:	9103      	str	r1, [sp, #12]
  40372e:	a81d      	add	r0, sp, #116	; 0x74
  403730:	2103      	movs	r1, #3
  403732:	9002      	str	r0, [sp, #8]
  403734:	9a08      	ldr	r2, [sp, #32]
  403736:	f8cd b004 	str.w	fp, [sp, #4]
  40373a:	463b      	mov	r3, r7
  40373c:	9100      	str	r1, [sp, #0]
  40373e:	980a      	ldr	r0, [sp, #40]	; 0x28
  403740:	f001 fa7a 	bl	404c38 <_dtoa_r>
  403744:	465d      	mov	r5, fp
  403746:	4606      	mov	r6, r0
  403748:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40374a:	2b46      	cmp	r3, #70	; 0x46
  40374c:	eb06 0405 	add.w	r4, r6, r5
  403750:	f47f aeb6 	bne.w	4034c0 <_svfprintf_r+0x1018>
  403754:	7833      	ldrb	r3, [r6, #0]
  403756:	2b30      	cmp	r3, #48	; 0x30
  403758:	f000 817c 	beq.w	403a54 <_svfprintf_r+0x15ac>
  40375c:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  40375e:	442c      	add	r4, r5
  403760:	e6ae      	b.n	4034c0 <_svfprintf_r+0x1018>
  403762:	aa23      	add	r2, sp, #140	; 0x8c
  403764:	9909      	ldr	r1, [sp, #36]	; 0x24
  403766:	980a      	ldr	r0, [sp, #40]	; 0x28
  403768:	f004 f898 	bl	40789c <__ssprint_r>
  40376c:	2800      	cmp	r0, #0
  40376e:	f47e af94 	bne.w	40269a <_svfprintf_r+0x1f2>
  403772:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  403774:	9c25      	ldr	r4, [sp, #148]	; 0x94
  403776:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40377a:	e766      	b.n	40364a <_svfprintf_r+0x11a2>
  40377c:	f1bb 0f00 	cmp.w	fp, #0
  403780:	bf08      	it	eq
  403782:	f04f 0b01 	moveq.w	fp, #1
  403786:	e667      	b.n	403458 <_svfprintf_r+0xfb0>
  403788:	970e      	str	r7, [sp, #56]	; 0x38
  40378a:	4617      	mov	r7, r2
  40378c:	e55e      	b.n	40324c <_svfprintf_r+0xda4>
  40378e:	4630      	mov	r0, r6
  403790:	f004 f816 	bl	4077c0 <strlen>
  403794:	46a3      	mov	fp, r4
  403796:	4603      	mov	r3, r0
  403798:	900d      	str	r0, [sp, #52]	; 0x34
  40379a:	f7ff baf4 	b.w	402d86 <_svfprintf_r+0x8de>
  40379e:	aa23      	add	r2, sp, #140	; 0x8c
  4037a0:	9909      	ldr	r1, [sp, #36]	; 0x24
  4037a2:	980a      	ldr	r0, [sp, #40]	; 0x28
  4037a4:	f004 f87a 	bl	40789c <__ssprint_r>
  4037a8:	2800      	cmp	r0, #0
  4037aa:	f47e af76 	bne.w	40269a <_svfprintf_r+0x1f2>
  4037ae:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4037b0:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4037b2:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  4037b6:	9912      	ldr	r1, [sp, #72]	; 0x48
  4037b8:	f8c9 6000 	str.w	r6, [r9]
  4037bc:	3301      	adds	r3, #1
  4037be:	440c      	add	r4, r1
  4037c0:	2b07      	cmp	r3, #7
  4037c2:	9425      	str	r4, [sp, #148]	; 0x94
  4037c4:	9324      	str	r3, [sp, #144]	; 0x90
  4037c6:	f8c9 1004 	str.w	r1, [r9, #4]
  4037ca:	f77f a8fb 	ble.w	4029c4 <_svfprintf_r+0x51c>
  4037ce:	e411      	b.n	402ff4 <_svfprintf_r+0xb4c>
  4037d0:	272d      	movs	r7, #45	; 0x2d
  4037d2:	9308      	str	r3, [sp, #32]
  4037d4:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4037d6:	9307      	str	r3, [sp, #28]
  4037d8:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  4037dc:	f04f 0b00 	mov.w	fp, #0
  4037e0:	f7ff b829 	b.w	402836 <_svfprintf_r+0x38e>
  4037e4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  4037e6:	1cdd      	adds	r5, r3, #3
  4037e8:	db1e      	blt.n	403828 <_svfprintf_r+0x1380>
  4037ea:	459b      	cmp	fp, r3
  4037ec:	db1c      	blt.n	403828 <_svfprintf_r+0x1380>
  4037ee:	9313      	str	r3, [sp, #76]	; 0x4c
  4037f0:	e689      	b.n	403506 <_svfprintf_r+0x105e>
  4037f2:	4623      	mov	r3, r4
  4037f4:	e677      	b.n	4034e6 <_svfprintf_r+0x103e>
  4037f6:	aa23      	add	r2, sp, #140	; 0x8c
  4037f8:	9909      	ldr	r1, [sp, #36]	; 0x24
  4037fa:	980a      	ldr	r0, [sp, #40]	; 0x28
  4037fc:	f004 f84e 	bl	40789c <__ssprint_r>
  403800:	2800      	cmp	r0, #0
  403802:	f47e af4a 	bne.w	40269a <_svfprintf_r+0x1f2>
  403806:	9c25      	ldr	r4, [sp, #148]	; 0x94
  403808:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40380c:	e459      	b.n	4030c2 <_svfprintf_r+0xc1a>
  40380e:	4614      	mov	r4, r2
  403810:	3301      	adds	r3, #1
  403812:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403814:	9324      	str	r3, [sp, #144]	; 0x90
  403816:	442c      	add	r4, r5
  403818:	2b07      	cmp	r3, #7
  40381a:	9425      	str	r4, [sp, #148]	; 0x94
  40381c:	e889 0024 	stmia.w	r9, {r2, r5}
  403820:	dcbd      	bgt.n	40379e <_svfprintf_r+0x12f6>
  403822:	f109 0908 	add.w	r9, r9, #8
  403826:	e7c6      	b.n	4037b6 <_svfprintf_r+0x130e>
  403828:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40382a:	3a02      	subs	r2, #2
  40382c:	9211      	str	r2, [sp, #68]	; 0x44
  40382e:	3b01      	subs	r3, #1
  403830:	2b00      	cmp	r3, #0
  403832:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
  403836:	931d      	str	r3, [sp, #116]	; 0x74
  403838:	bfb8      	it	lt
  40383a:	425b      	neglt	r3, r3
  40383c:	f88d 207c 	strb.w	r2, [sp, #124]	; 0x7c
  403840:	bfb4      	ite	lt
  403842:	222d      	movlt	r2, #45	; 0x2d
  403844:	222b      	movge	r2, #43	; 0x2b
  403846:	2b09      	cmp	r3, #9
  403848:	f88d 207d 	strb.w	r2, [sp, #125]	; 0x7d
  40384c:	f340 80f1 	ble.w	403a32 <_svfprintf_r+0x158a>
  403850:	f10d 008b 	add.w	r0, sp, #139	; 0x8b
  403854:	4604      	mov	r4, r0
  403856:	4a2d      	ldr	r2, [pc, #180]	; (40390c <_svfprintf_r+0x1464>)
  403858:	fb82 2103 	smull	r2, r1, r2, r3
  40385c:	17da      	asrs	r2, r3, #31
  40385e:	ebc2 02a1 	rsb	r2, r2, r1, asr #2
  403862:	eb02 0182 	add.w	r1, r2, r2, lsl #2
  403866:	eba3 0341 	sub.w	r3, r3, r1, lsl #1
  40386a:	f103 0130 	add.w	r1, r3, #48	; 0x30
  40386e:	2a09      	cmp	r2, #9
  403870:	4613      	mov	r3, r2
  403872:	f804 1d01 	strb.w	r1, [r4, #-1]!
  403876:	dcee      	bgt.n	403856 <_svfprintf_r+0x13ae>
  403878:	4621      	mov	r1, r4
  40387a:	3330      	adds	r3, #48	; 0x30
  40387c:	b2da      	uxtb	r2, r3
  40387e:	f801 2d01 	strb.w	r2, [r1, #-1]!
  403882:	4288      	cmp	r0, r1
  403884:	f240 813a 	bls.w	403afc <_svfprintf_r+0x1654>
  403888:	f10d 017e 	add.w	r1, sp, #126	; 0x7e
  40388c:	4623      	mov	r3, r4
  40388e:	e001      	b.n	403894 <_svfprintf_r+0x13ec>
  403890:	f813 2b01 	ldrb.w	r2, [r3], #1
  403894:	f801 2b01 	strb.w	r2, [r1], #1
  403898:	4298      	cmp	r0, r3
  40389a:	d1f9      	bne.n	403890 <_svfprintf_r+0x13e8>
  40389c:	1c43      	adds	r3, r0, #1
  40389e:	1b1b      	subs	r3, r3, r4
  4038a0:	f10d 027e 	add.w	r2, sp, #126	; 0x7e
  4038a4:	4413      	add	r3, r2
  4038a6:	aa1f      	add	r2, sp, #124	; 0x7c
  4038a8:	1a9b      	subs	r3, r3, r2
  4038aa:	9a12      	ldr	r2, [sp, #72]	; 0x48
  4038ac:	9319      	str	r3, [sp, #100]	; 0x64
  4038ae:	2a01      	cmp	r2, #1
  4038b0:	4413      	add	r3, r2
  4038b2:	930d      	str	r3, [sp, #52]	; 0x34
  4038b4:	f340 80ea 	ble.w	403a8c <_svfprintf_r+0x15e4>
  4038b8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4038ba:	9a16      	ldr	r2, [sp, #88]	; 0x58
  4038bc:	4413      	add	r3, r2
  4038be:	2200      	movs	r2, #0
  4038c0:	930d      	str	r3, [sp, #52]	; 0x34
  4038c2:	9213      	str	r2, [sp, #76]	; 0x4c
  4038c4:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4038c8:	e62b      	b.n	403522 <_svfprintf_r+0x107a>
  4038ca:	aa23      	add	r2, sp, #140	; 0x8c
  4038cc:	9909      	ldr	r1, [sp, #36]	; 0x24
  4038ce:	980a      	ldr	r0, [sp, #40]	; 0x28
  4038d0:	f003 ffe4 	bl	40789c <__ssprint_r>
  4038d4:	2800      	cmp	r0, #0
  4038d6:	f47e aee0 	bne.w	40269a <_svfprintf_r+0x1f2>
  4038da:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  4038dc:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4038de:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  4038e2:	e4f6      	b.n	4032d2 <_svfprintf_r+0xe2a>
  4038e4:	2d06      	cmp	r5, #6
  4038e6:	462b      	mov	r3, r5
  4038e8:	bf28      	it	cs
  4038ea:	2306      	movcs	r3, #6
  4038ec:	930d      	str	r3, [sp, #52]	; 0x34
  4038ee:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4038f2:	46b3      	mov	fp, r6
  4038f4:	970e      	str	r7, [sp, #56]	; 0x38
  4038f6:	9613      	str	r6, [sp, #76]	; 0x4c
  4038f8:	4637      	mov	r7, r6
  4038fa:	9308      	str	r3, [sp, #32]
  4038fc:	4e04      	ldr	r6, [pc, #16]	; (403910 <_svfprintf_r+0x1468>)
  4038fe:	f7fe bf99 	b.w	402834 <_svfprintf_r+0x38c>
  403902:	bf00      	nop
  403904:	004086dc 	.word	0x004086dc
  403908:	0040868c 	.word	0x0040868c
  40390c:	66666667 	.word	0x66666667
  403910:	004086d4 	.word	0x004086d4
  403914:	aa23      	add	r2, sp, #140	; 0x8c
  403916:	9909      	ldr	r1, [sp, #36]	; 0x24
  403918:	980a      	ldr	r0, [sp, #40]	; 0x28
  40391a:	f003 ffbf 	bl	40789c <__ssprint_r>
  40391e:	2800      	cmp	r0, #0
  403920:	f47e aebb 	bne.w	40269a <_svfprintf_r+0x1f2>
  403924:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  403926:	9a12      	ldr	r2, [sp, #72]	; 0x48
  403928:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40392a:	1ad3      	subs	r3, r2, r3
  40392c:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  403930:	e4e7      	b.n	403302 <_svfprintf_r+0xe5a>
  403932:	f04f 0b06 	mov.w	fp, #6
  403936:	e58f      	b.n	403458 <_svfprintf_r+0xfb0>
  403938:	a821      	add	r0, sp, #132	; 0x84
  40393a:	a91e      	add	r1, sp, #120	; 0x78
  40393c:	9004      	str	r0, [sp, #16]
  40393e:	9103      	str	r1, [sp, #12]
  403940:	a81d      	add	r0, sp, #116	; 0x74
  403942:	2103      	movs	r1, #3
  403944:	9002      	str	r0, [sp, #8]
  403946:	9a08      	ldr	r2, [sp, #32]
  403948:	f8cd b004 	str.w	fp, [sp, #4]
  40394c:	463b      	mov	r3, r7
  40394e:	9100      	str	r1, [sp, #0]
  403950:	980a      	ldr	r0, [sp, #40]	; 0x28
  403952:	f001 f971 	bl	404c38 <_dtoa_r>
  403956:	465d      	mov	r5, fp
  403958:	4606      	mov	r6, r0
  40395a:	eb00 040b 	add.w	r4, r0, fp
  40395e:	e6f9      	b.n	403754 <_svfprintf_r+0x12ac>
  403960:	9307      	str	r3, [sp, #28]
  403962:	f7ff b959 	b.w	402c18 <_svfprintf_r+0x770>
  403966:	272d      	movs	r7, #45	; 0x2d
  403968:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  40396c:	f7ff b8b2 	b.w	402ad4 <_svfprintf_r+0x62c>
  403970:	9a16      	ldr	r2, [sp, #88]	; 0x58
  403972:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403974:	4413      	add	r3, r2
  403976:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  403978:	930d      	str	r3, [sp, #52]	; 0x34
  40397a:	2a00      	cmp	r2, #0
  40397c:	dd7e      	ble.n	403a7c <_svfprintf_r+0x15d4>
  40397e:	2267      	movs	r2, #103	; 0x67
  403980:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  403984:	9211      	str	r2, [sp, #68]	; 0x44
  403986:	e5cc      	b.n	403522 <_svfprintf_r+0x107a>
  403988:	ea25 73e5 	bic.w	r3, r5, r5, asr #31
  40398c:	970e      	str	r7, [sp, #56]	; 0x38
  40398e:	9308      	str	r3, [sp, #32]
  403990:	950d      	str	r5, [sp, #52]	; 0x34
  403992:	4683      	mov	fp, r0
  403994:	9013      	str	r0, [sp, #76]	; 0x4c
  403996:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  40399a:	f7fe bf4b 	b.w	402834 <_svfprintf_r+0x38c>
  40399e:	9b07      	ldr	r3, [sp, #28]
  4039a0:	07db      	lsls	r3, r3, #31
  4039a2:	465f      	mov	r7, fp
  4039a4:	d505      	bpl.n	4039b2 <_svfprintf_r+0x150a>
  4039a6:	ae40      	add	r6, sp, #256	; 0x100
  4039a8:	2330      	movs	r3, #48	; 0x30
  4039aa:	f806 3d41 	strb.w	r3, [r6, #-65]!
  4039ae:	f7fe bf37 	b.w	402820 <_svfprintf_r+0x378>
  4039b2:	f8cd b034 	str.w	fp, [sp, #52]	; 0x34
  4039b6:	ae30      	add	r6, sp, #192	; 0xc0
  4039b8:	f7fe bf35 	b.w	402826 <_svfprintf_r+0x37e>
  4039bc:	2b00      	cmp	r3, #0
  4039be:	dd7d      	ble.n	403abc <_svfprintf_r+0x1614>
  4039c0:	f1bb 0f00 	cmp.w	fp, #0
  4039c4:	d13d      	bne.n	403a42 <_svfprintf_r+0x159a>
  4039c6:	9a07      	ldr	r2, [sp, #28]
  4039c8:	07d4      	lsls	r4, r2, #31
  4039ca:	d43a      	bmi.n	403a42 <_svfprintf_r+0x159a>
  4039cc:	461a      	mov	r2, r3
  4039ce:	920d      	str	r2, [sp, #52]	; 0x34
  4039d0:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4039d4:	e5a5      	b.n	403522 <_svfprintf_r+0x107a>
  4039d6:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4039d8:	2b47      	cmp	r3, #71	; 0x47
  4039da:	f47f ad70 	bne.w	4034be <_svfprintf_r+0x1016>
  4039de:	9b07      	ldr	r3, [sp, #28]
  4039e0:	07db      	lsls	r3, r3, #31
  4039e2:	f53f aeb1 	bmi.w	403748 <_svfprintf_r+0x12a0>
  4039e6:	9b21      	ldr	r3, [sp, #132]	; 0x84
  4039e8:	1b9b      	subs	r3, r3, r6
  4039ea:	9312      	str	r3, [sp, #72]	; 0x48
  4039ec:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4039ee:	2b47      	cmp	r3, #71	; 0x47
  4039f0:	f43f aef8 	beq.w	4037e4 <_svfprintf_r+0x133c>
  4039f4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  4039f6:	e71a      	b.n	40382e <_svfprintf_r+0x1386>
  4039f8:	aa23      	add	r2, sp, #140	; 0x8c
  4039fa:	9909      	ldr	r1, [sp, #36]	; 0x24
  4039fc:	980a      	ldr	r0, [sp, #40]	; 0x28
  4039fe:	f003 ff4d 	bl	40789c <__ssprint_r>
  403a02:	2800      	cmp	r0, #0
  403a04:	f47e ae49 	bne.w	40269a <_svfprintf_r+0x1f2>
  403a08:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  403a0a:	9c25      	ldr	r4, [sp, #148]	; 0x94
  403a0c:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403a0e:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  403a12:	e631      	b.n	403678 <_svfprintf_r+0x11d0>
  403a14:	46a0      	mov	r8, r4
  403a16:	2500      	movs	r5, #0
  403a18:	f7fe bda1 	b.w	40255e <_svfprintf_r+0xb6>
  403a1c:	9b21      	ldr	r3, [sp, #132]	; 0x84
  403a1e:	e562      	b.n	4034e6 <_svfprintf_r+0x103e>
  403a20:	9a16      	ldr	r2, [sp, #88]	; 0x58
  403a22:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  403a24:	4413      	add	r3, r2
  403a26:	2267      	movs	r2, #103	; 0x67
  403a28:	930d      	str	r3, [sp, #52]	; 0x34
  403a2a:	9211      	str	r2, [sp, #68]	; 0x44
  403a2c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  403a30:	e577      	b.n	403522 <_svfprintf_r+0x107a>
  403a32:	3330      	adds	r3, #48	; 0x30
  403a34:	2230      	movs	r2, #48	; 0x30
  403a36:	f88d 307f 	strb.w	r3, [sp, #127]	; 0x7f
  403a3a:	f88d 207e 	strb.w	r2, [sp, #126]	; 0x7e
  403a3e:	ab20      	add	r3, sp, #128	; 0x80
  403a40:	e731      	b.n	4038a6 <_svfprintf_r+0x13fe>
  403a42:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  403a44:	9a16      	ldr	r2, [sp, #88]	; 0x58
  403a46:	189d      	adds	r5, r3, r2
  403a48:	eb05 030b 	add.w	r3, r5, fp
  403a4c:	930d      	str	r3, [sp, #52]	; 0x34
  403a4e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  403a52:	e566      	b.n	403522 <_svfprintf_r+0x107a>
  403a54:	9808      	ldr	r0, [sp, #32]
  403a56:	4639      	mov	r1, r7
  403a58:	2200      	movs	r2, #0
  403a5a:	2300      	movs	r3, #0
  403a5c:	f004 fd8a 	bl	408574 <__aeabi_dcmpeq>
  403a60:	2800      	cmp	r0, #0
  403a62:	f47f ae7b 	bne.w	40375c <_svfprintf_r+0x12b4>
  403a66:	f1c5 0501 	rsb	r5, r5, #1
  403a6a:	951d      	str	r5, [sp, #116]	; 0x74
  403a6c:	442c      	add	r4, r5
  403a6e:	e527      	b.n	4034c0 <_svfprintf_r+0x1018>
  403a70:	4e32      	ldr	r6, [pc, #200]	; (403b3c <_svfprintf_r+0x1694>)
  403a72:	4b33      	ldr	r3, [pc, #204]	; (403b40 <_svfprintf_r+0x1698>)
  403a74:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  403a78:	f7ff b82e 	b.w	402ad8 <_svfprintf_r+0x630>
  403a7c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  403a7e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  403a80:	f1c3 0301 	rsb	r3, r3, #1
  403a84:	441a      	add	r2, r3
  403a86:	4613      	mov	r3, r2
  403a88:	920d      	str	r2, [sp, #52]	; 0x34
  403a8a:	e778      	b.n	40397e <_svfprintf_r+0x14d6>
  403a8c:	9b07      	ldr	r3, [sp, #28]
  403a8e:	f013 0301 	ands.w	r3, r3, #1
  403a92:	f47f af11 	bne.w	4038b8 <_svfprintf_r+0x1410>
  403a96:	9313      	str	r3, [sp, #76]	; 0x4c
  403a98:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  403a9a:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  403a9e:	e540      	b.n	403522 <_svfprintf_r+0x107a>
  403aa0:	980e      	ldr	r0, [sp, #56]	; 0x38
  403aa2:	f898 3001 	ldrb.w	r3, [r8, #1]
  403aa6:	6805      	ldr	r5, [r0, #0]
  403aa8:	3004      	adds	r0, #4
  403aaa:	2d00      	cmp	r5, #0
  403aac:	900e      	str	r0, [sp, #56]	; 0x38
  403aae:	46a0      	mov	r8, r4
  403ab0:	f6be ad53 	bge.w	40255a <_svfprintf_r+0xb2>
  403ab4:	f04f 35ff 	mov.w	r5, #4294967295
  403ab8:	f7fe bd4f 	b.w	40255a <_svfprintf_r+0xb2>
  403abc:	f1bb 0f00 	cmp.w	fp, #0
  403ac0:	d102      	bne.n	403ac8 <_svfprintf_r+0x1620>
  403ac2:	9b07      	ldr	r3, [sp, #28]
  403ac4:	07d8      	lsls	r0, r3, #31
  403ac6:	d507      	bpl.n	403ad8 <_svfprintf_r+0x1630>
  403ac8:	9b16      	ldr	r3, [sp, #88]	; 0x58
  403aca:	1c5d      	adds	r5, r3, #1
  403acc:	eb05 030b 	add.w	r3, r5, fp
  403ad0:	930d      	str	r3, [sp, #52]	; 0x34
  403ad2:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  403ad6:	e524      	b.n	403522 <_svfprintf_r+0x107a>
  403ad8:	2301      	movs	r3, #1
  403ada:	930d      	str	r3, [sp, #52]	; 0x34
  403adc:	e521      	b.n	403522 <_svfprintf_r+0x107a>
  403ade:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  403ae2:	f7ff b921 	b.w	402d28 <_svfprintf_r+0x880>
  403ae6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  403ae8:	230c      	movs	r3, #12
  403aea:	6013      	str	r3, [r2, #0]
  403aec:	f04f 30ff 	mov.w	r0, #4294967295
  403af0:	f7fe bddc 	b.w	4026ac <_svfprintf_r+0x204>
  403af4:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  403af8:	f7ff b8f9 	b.w	402cee <_svfprintf_r+0x846>
  403afc:	f10d 037e 	add.w	r3, sp, #126	; 0x7e
  403b00:	e6d1      	b.n	4038a6 <_svfprintf_r+0x13fe>
  403b02:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  403b06:	f7fe bdd9 	b.w	4026bc <_svfprintf_r+0x214>
  403b0a:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  403b0e:	f7ff b857 	b.w	402bc0 <_svfprintf_r+0x718>
  403b12:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  403b16:	f7ff b825 	b.w	402b64 <_svfprintf_r+0x6bc>
  403b1a:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  403b1e:	f7ff b94c 	b.w	402dba <_svfprintf_r+0x912>
  403b22:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  403b26:	f7fe bff3 	b.w	402b10 <_svfprintf_r+0x668>
  403b2a:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  403b2e:	f7fe bfa3 	b.w	402a78 <_svfprintf_r+0x5d0>
  403b32:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  403b36:	f7fe be33 	b.w	4027a0 <_svfprintf_r+0x2f8>
  403b3a:	bf00      	nop
  403b3c:	004086a8 	.word	0x004086a8
  403b40:	004086a4 	.word	0x004086a4

00403b44 <__sprint_r.part.0>:
  403b44:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  403b46:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  403b4a:	049c      	lsls	r4, r3, #18
  403b4c:	4692      	mov	sl, r2
  403b4e:	d52c      	bpl.n	403baa <__sprint_r.part.0+0x66>
  403b50:	6893      	ldr	r3, [r2, #8]
  403b52:	6812      	ldr	r2, [r2, #0]
  403b54:	b33b      	cbz	r3, 403ba6 <__sprint_r.part.0+0x62>
  403b56:	460f      	mov	r7, r1
  403b58:	4680      	mov	r8, r0
  403b5a:	f102 0908 	add.w	r9, r2, #8
  403b5e:	e919 0060 	ldmdb	r9, {r5, r6}
  403b62:	08b6      	lsrs	r6, r6, #2
  403b64:	d017      	beq.n	403b96 <__sprint_r.part.0+0x52>
  403b66:	3d04      	subs	r5, #4
  403b68:	2400      	movs	r4, #0
  403b6a:	e001      	b.n	403b70 <__sprint_r.part.0+0x2c>
  403b6c:	42a6      	cmp	r6, r4
  403b6e:	d010      	beq.n	403b92 <__sprint_r.part.0+0x4e>
  403b70:	463a      	mov	r2, r7
  403b72:	f855 1f04 	ldr.w	r1, [r5, #4]!
  403b76:	4640      	mov	r0, r8
  403b78:	f002 f92c 	bl	405dd4 <_fputwc_r>
  403b7c:	1c43      	adds	r3, r0, #1
  403b7e:	f104 0401 	add.w	r4, r4, #1
  403b82:	d1f3      	bne.n	403b6c <__sprint_r.part.0+0x28>
  403b84:	2300      	movs	r3, #0
  403b86:	f8ca 3008 	str.w	r3, [sl, #8]
  403b8a:	f8ca 3004 	str.w	r3, [sl, #4]
  403b8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403b92:	f8da 3008 	ldr.w	r3, [sl, #8]
  403b96:	eba3 0386 	sub.w	r3, r3, r6, lsl #2
  403b9a:	f8ca 3008 	str.w	r3, [sl, #8]
  403b9e:	f109 0908 	add.w	r9, r9, #8
  403ba2:	2b00      	cmp	r3, #0
  403ba4:	d1db      	bne.n	403b5e <__sprint_r.part.0+0x1a>
  403ba6:	2000      	movs	r0, #0
  403ba8:	e7ec      	b.n	403b84 <__sprint_r.part.0+0x40>
  403baa:	f002 fa5b 	bl	406064 <__sfvwrite_r>
  403bae:	2300      	movs	r3, #0
  403bb0:	f8ca 3008 	str.w	r3, [sl, #8]
  403bb4:	f8ca 3004 	str.w	r3, [sl, #4]
  403bb8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00403bbc <_vfiprintf_r>:
  403bbc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403bc0:	b0ab      	sub	sp, #172	; 0xac
  403bc2:	461c      	mov	r4, r3
  403bc4:	9100      	str	r1, [sp, #0]
  403bc6:	4690      	mov	r8, r2
  403bc8:	9304      	str	r3, [sp, #16]
  403bca:	9005      	str	r0, [sp, #20]
  403bcc:	b118      	cbz	r0, 403bd6 <_vfiprintf_r+0x1a>
  403bce:	6b83      	ldr	r3, [r0, #56]	; 0x38
  403bd0:	2b00      	cmp	r3, #0
  403bd2:	f000 80de 	beq.w	403d92 <_vfiprintf_r+0x1d6>
  403bd6:	9800      	ldr	r0, [sp, #0]
  403bd8:	f9b0 100c 	ldrsh.w	r1, [r0, #12]
  403bdc:	b28a      	uxth	r2, r1
  403bde:	0495      	lsls	r5, r2, #18
  403be0:	d407      	bmi.n	403bf2 <_vfiprintf_r+0x36>
  403be2:	6e43      	ldr	r3, [r0, #100]	; 0x64
  403be4:	f441 5200 	orr.w	r2, r1, #8192	; 0x2000
  403be8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  403bec:	8182      	strh	r2, [r0, #12]
  403bee:	6643      	str	r3, [r0, #100]	; 0x64
  403bf0:	b292      	uxth	r2, r2
  403bf2:	0711      	lsls	r1, r2, #28
  403bf4:	f140 80b1 	bpl.w	403d5a <_vfiprintf_r+0x19e>
  403bf8:	9b00      	ldr	r3, [sp, #0]
  403bfa:	691b      	ldr	r3, [r3, #16]
  403bfc:	2b00      	cmp	r3, #0
  403bfe:	f000 80ac 	beq.w	403d5a <_vfiprintf_r+0x19e>
  403c02:	f002 021a 	and.w	r2, r2, #26
  403c06:	2a0a      	cmp	r2, #10
  403c08:	f000 80b5 	beq.w	403d76 <_vfiprintf_r+0x1ba>
  403c0c:	2300      	movs	r3, #0
  403c0e:	f10d 0b68 	add.w	fp, sp, #104	; 0x68
  403c12:	9302      	str	r3, [sp, #8]
  403c14:	930f      	str	r3, [sp, #60]	; 0x3c
  403c16:	930e      	str	r3, [sp, #56]	; 0x38
  403c18:	f8cd b034 	str.w	fp, [sp, #52]	; 0x34
  403c1c:	46da      	mov	sl, fp
  403c1e:	f898 3000 	ldrb.w	r3, [r8]
  403c22:	4644      	mov	r4, r8
  403c24:	b1fb      	cbz	r3, 403c66 <_vfiprintf_r+0xaa>
  403c26:	2b25      	cmp	r3, #37	; 0x25
  403c28:	d102      	bne.n	403c30 <_vfiprintf_r+0x74>
  403c2a:	e01c      	b.n	403c66 <_vfiprintf_r+0xaa>
  403c2c:	2b25      	cmp	r3, #37	; 0x25
  403c2e:	d003      	beq.n	403c38 <_vfiprintf_r+0x7c>
  403c30:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  403c34:	2b00      	cmp	r3, #0
  403c36:	d1f9      	bne.n	403c2c <_vfiprintf_r+0x70>
  403c38:	ebc8 0504 	rsb	r5, r8, r4
  403c3c:	b19d      	cbz	r5, 403c66 <_vfiprintf_r+0xaa>
  403c3e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403c40:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403c42:	f8ca 8000 	str.w	r8, [sl]
  403c46:	3301      	adds	r3, #1
  403c48:	442a      	add	r2, r5
  403c4a:	2b07      	cmp	r3, #7
  403c4c:	f8ca 5004 	str.w	r5, [sl, #4]
  403c50:	920f      	str	r2, [sp, #60]	; 0x3c
  403c52:	930e      	str	r3, [sp, #56]	; 0x38
  403c54:	dd7b      	ble.n	403d4e <_vfiprintf_r+0x192>
  403c56:	2a00      	cmp	r2, #0
  403c58:	f040 8528 	bne.w	4046ac <_vfiprintf_r+0xaf0>
  403c5c:	9b02      	ldr	r3, [sp, #8]
  403c5e:	920e      	str	r2, [sp, #56]	; 0x38
  403c60:	442b      	add	r3, r5
  403c62:	46da      	mov	sl, fp
  403c64:	9302      	str	r3, [sp, #8]
  403c66:	7823      	ldrb	r3, [r4, #0]
  403c68:	2b00      	cmp	r3, #0
  403c6a:	f000 843e 	beq.w	4044ea <_vfiprintf_r+0x92e>
  403c6e:	2100      	movs	r1, #0
  403c70:	f04f 0300 	mov.w	r3, #0
  403c74:	f04f 32ff 	mov.w	r2, #4294967295
  403c78:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  403c7c:	f104 0801 	add.w	r8, r4, #1
  403c80:	7863      	ldrb	r3, [r4, #1]
  403c82:	9201      	str	r2, [sp, #4]
  403c84:	4608      	mov	r0, r1
  403c86:	460e      	mov	r6, r1
  403c88:	460c      	mov	r4, r1
  403c8a:	f108 0801 	add.w	r8, r8, #1
  403c8e:	f1a3 0220 	sub.w	r2, r3, #32
  403c92:	2a58      	cmp	r2, #88	; 0x58
  403c94:	f200 8393 	bhi.w	4043be <_vfiprintf_r+0x802>
  403c98:	e8df f012 	tbh	[pc, r2, lsl #1]
  403c9c:	03910346 	.word	0x03910346
  403ca0:	034e0391 	.word	0x034e0391
  403ca4:	03910391 	.word	0x03910391
  403ca8:	03910391 	.word	0x03910391
  403cac:	03910391 	.word	0x03910391
  403cb0:	02670289 	.word	0x02670289
  403cb4:	00800391 	.word	0x00800391
  403cb8:	0391026c 	.word	0x0391026c
  403cbc:	025901c6 	.word	0x025901c6
  403cc0:	02590259 	.word	0x02590259
  403cc4:	02590259 	.word	0x02590259
  403cc8:	02590259 	.word	0x02590259
  403ccc:	02590259 	.word	0x02590259
  403cd0:	03910391 	.word	0x03910391
  403cd4:	03910391 	.word	0x03910391
  403cd8:	03910391 	.word	0x03910391
  403cdc:	03910391 	.word	0x03910391
  403ce0:	03910391 	.word	0x03910391
  403ce4:	039101cb 	.word	0x039101cb
  403ce8:	03910391 	.word	0x03910391
  403cec:	03910391 	.word	0x03910391
  403cf0:	03910391 	.word	0x03910391
  403cf4:	03910391 	.word	0x03910391
  403cf8:	02140391 	.word	0x02140391
  403cfc:	03910391 	.word	0x03910391
  403d00:	03910391 	.word	0x03910391
  403d04:	02ee0391 	.word	0x02ee0391
  403d08:	03910391 	.word	0x03910391
  403d0c:	03910311 	.word	0x03910311
  403d10:	03910391 	.word	0x03910391
  403d14:	03910391 	.word	0x03910391
  403d18:	03910391 	.word	0x03910391
  403d1c:	03910391 	.word	0x03910391
  403d20:	03340391 	.word	0x03340391
  403d24:	0391038a 	.word	0x0391038a
  403d28:	03910391 	.word	0x03910391
  403d2c:	038a0367 	.word	0x038a0367
  403d30:	03910391 	.word	0x03910391
  403d34:	0391036c 	.word	0x0391036c
  403d38:	02950379 	.word	0x02950379
  403d3c:	02e90085 	.word	0x02e90085
  403d40:	029b0391 	.word	0x029b0391
  403d44:	02ba0391 	.word	0x02ba0391
  403d48:	03910391 	.word	0x03910391
  403d4c:	0353      	.short	0x0353
  403d4e:	f10a 0a08 	add.w	sl, sl, #8
  403d52:	9b02      	ldr	r3, [sp, #8]
  403d54:	442b      	add	r3, r5
  403d56:	9302      	str	r3, [sp, #8]
  403d58:	e785      	b.n	403c66 <_vfiprintf_r+0xaa>
  403d5a:	9900      	ldr	r1, [sp, #0]
  403d5c:	9805      	ldr	r0, [sp, #20]
  403d5e:	f000 fe61 	bl	404a24 <__swsetup_r>
  403d62:	2800      	cmp	r0, #0
  403d64:	f040 8558 	bne.w	404818 <_vfiprintf_r+0xc5c>
  403d68:	9b00      	ldr	r3, [sp, #0]
  403d6a:	899a      	ldrh	r2, [r3, #12]
  403d6c:	f002 021a 	and.w	r2, r2, #26
  403d70:	2a0a      	cmp	r2, #10
  403d72:	f47f af4b 	bne.w	403c0c <_vfiprintf_r+0x50>
  403d76:	9900      	ldr	r1, [sp, #0]
  403d78:	f9b1 300e 	ldrsh.w	r3, [r1, #14]
  403d7c:	2b00      	cmp	r3, #0
  403d7e:	f6ff af45 	blt.w	403c0c <_vfiprintf_r+0x50>
  403d82:	4623      	mov	r3, r4
  403d84:	4642      	mov	r2, r8
  403d86:	9805      	ldr	r0, [sp, #20]
  403d88:	f000 fe16 	bl	4049b8 <__sbprintf>
  403d8c:	b02b      	add	sp, #172	; 0xac
  403d8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403d92:	f001 ffb5 	bl	405d00 <__sinit>
  403d96:	e71e      	b.n	403bd6 <_vfiprintf_r+0x1a>
  403d98:	4264      	negs	r4, r4
  403d9a:	9304      	str	r3, [sp, #16]
  403d9c:	f046 0604 	orr.w	r6, r6, #4
  403da0:	f898 3000 	ldrb.w	r3, [r8]
  403da4:	e771      	b.n	403c8a <_vfiprintf_r+0xce>
  403da6:	2130      	movs	r1, #48	; 0x30
  403da8:	9804      	ldr	r0, [sp, #16]
  403daa:	f88d 1030 	strb.w	r1, [sp, #48]	; 0x30
  403dae:	9901      	ldr	r1, [sp, #4]
  403db0:	9406      	str	r4, [sp, #24]
  403db2:	f04f 0300 	mov.w	r3, #0
  403db6:	2278      	movs	r2, #120	; 0x78
  403db8:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  403dbc:	2900      	cmp	r1, #0
  403dbe:	4603      	mov	r3, r0
  403dc0:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
  403dc4:	6804      	ldr	r4, [r0, #0]
  403dc6:	f103 0304 	add.w	r3, r3, #4
  403dca:	f04f 0500 	mov.w	r5, #0
  403dce:	f046 0202 	orr.w	r2, r6, #2
  403dd2:	f2c0 8525 	blt.w	404820 <_vfiprintf_r+0xc64>
  403dd6:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  403dda:	ea54 0205 	orrs.w	r2, r4, r5
  403dde:	f046 0602 	orr.w	r6, r6, #2
  403de2:	9304      	str	r3, [sp, #16]
  403de4:	f040 84bf 	bne.w	404766 <_vfiprintf_r+0xbaa>
  403de8:	48b3      	ldr	r0, [pc, #716]	; (4040b8 <_vfiprintf_r+0x4fc>)
  403dea:	9b01      	ldr	r3, [sp, #4]
  403dec:	2b00      	cmp	r3, #0
  403dee:	f040 841c 	bne.w	40462a <_vfiprintf_r+0xa6e>
  403df2:	4699      	mov	r9, r3
  403df4:	2300      	movs	r3, #0
  403df6:	9301      	str	r3, [sp, #4]
  403df8:	9303      	str	r3, [sp, #12]
  403dfa:	465f      	mov	r7, fp
  403dfc:	9b01      	ldr	r3, [sp, #4]
  403dfe:	9a03      	ldr	r2, [sp, #12]
  403e00:	4293      	cmp	r3, r2
  403e02:	bfb8      	it	lt
  403e04:	4613      	movlt	r3, r2
  403e06:	461d      	mov	r5, r3
  403e08:	f1b9 0f00 	cmp.w	r9, #0
  403e0c:	d000      	beq.n	403e10 <_vfiprintf_r+0x254>
  403e0e:	3501      	adds	r5, #1
  403e10:	f016 0302 	ands.w	r3, r6, #2
  403e14:	9307      	str	r3, [sp, #28]
  403e16:	bf18      	it	ne
  403e18:	3502      	addne	r5, #2
  403e1a:	f016 0384 	ands.w	r3, r6, #132	; 0x84
  403e1e:	9308      	str	r3, [sp, #32]
  403e20:	f040 82f1 	bne.w	404406 <_vfiprintf_r+0x84a>
  403e24:	9b06      	ldr	r3, [sp, #24]
  403e26:	1b5c      	subs	r4, r3, r5
  403e28:	2c00      	cmp	r4, #0
  403e2a:	f340 82ec 	ble.w	404406 <_vfiprintf_r+0x84a>
  403e2e:	2c10      	cmp	r4, #16
  403e30:	f340 8556 	ble.w	4048e0 <_vfiprintf_r+0xd24>
  403e34:	f8df 9284 	ldr.w	r9, [pc, #644]	; 4040bc <_vfiprintf_r+0x500>
  403e38:	f8dd e038 	ldr.w	lr, [sp, #56]	; 0x38
  403e3c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403e3e:	46d4      	mov	ip, sl
  403e40:	2310      	movs	r3, #16
  403e42:	46c2      	mov	sl, r8
  403e44:	4670      	mov	r0, lr
  403e46:	46a8      	mov	r8, r5
  403e48:	464d      	mov	r5, r9
  403e4a:	f8dd 9014 	ldr.w	r9, [sp, #20]
  403e4e:	e007      	b.n	403e60 <_vfiprintf_r+0x2a4>
  403e50:	f100 0e02 	add.w	lr, r0, #2
  403e54:	f10c 0c08 	add.w	ip, ip, #8
  403e58:	4608      	mov	r0, r1
  403e5a:	3c10      	subs	r4, #16
  403e5c:	2c10      	cmp	r4, #16
  403e5e:	dd13      	ble.n	403e88 <_vfiprintf_r+0x2cc>
  403e60:	1c41      	adds	r1, r0, #1
  403e62:	3210      	adds	r2, #16
  403e64:	2907      	cmp	r1, #7
  403e66:	920f      	str	r2, [sp, #60]	; 0x3c
  403e68:	f8cc 5000 	str.w	r5, [ip]
  403e6c:	f8cc 3004 	str.w	r3, [ip, #4]
  403e70:	910e      	str	r1, [sp, #56]	; 0x38
  403e72:	dded      	ble.n	403e50 <_vfiprintf_r+0x294>
  403e74:	2a00      	cmp	r2, #0
  403e76:	f040 82b7 	bne.w	4043e8 <_vfiprintf_r+0x82c>
  403e7a:	3c10      	subs	r4, #16
  403e7c:	2c10      	cmp	r4, #16
  403e7e:	4610      	mov	r0, r2
  403e80:	f04f 0e01 	mov.w	lr, #1
  403e84:	46dc      	mov	ip, fp
  403e86:	dceb      	bgt.n	403e60 <_vfiprintf_r+0x2a4>
  403e88:	46a9      	mov	r9, r5
  403e8a:	4670      	mov	r0, lr
  403e8c:	4645      	mov	r5, r8
  403e8e:	46d0      	mov	r8, sl
  403e90:	46e2      	mov	sl, ip
  403e92:	4422      	add	r2, r4
  403e94:	2807      	cmp	r0, #7
  403e96:	920f      	str	r2, [sp, #60]	; 0x3c
  403e98:	f8ca 9000 	str.w	r9, [sl]
  403e9c:	f8ca 4004 	str.w	r4, [sl, #4]
  403ea0:	900e      	str	r0, [sp, #56]	; 0x38
  403ea2:	f300 8375 	bgt.w	404590 <_vfiprintf_r+0x9d4>
  403ea6:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
  403eaa:	f10a 0a08 	add.w	sl, sl, #8
  403eae:	f100 0e01 	add.w	lr, r0, #1
  403eb2:	2b00      	cmp	r3, #0
  403eb4:	f040 82b0 	bne.w	404418 <_vfiprintf_r+0x85c>
  403eb8:	9b07      	ldr	r3, [sp, #28]
  403eba:	2b00      	cmp	r3, #0
  403ebc:	f000 82c3 	beq.w	404446 <_vfiprintf_r+0x88a>
  403ec0:	3202      	adds	r2, #2
  403ec2:	a90c      	add	r1, sp, #48	; 0x30
  403ec4:	2302      	movs	r3, #2
  403ec6:	f1be 0f07 	cmp.w	lr, #7
  403eca:	920f      	str	r2, [sp, #60]	; 0x3c
  403ecc:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  403ed0:	e88a 000a 	stmia.w	sl, {r1, r3}
  403ed4:	f340 8378 	ble.w	4045c8 <_vfiprintf_r+0xa0c>
  403ed8:	2a00      	cmp	r2, #0
  403eda:	f040 840a 	bne.w	4046f2 <_vfiprintf_r+0xb36>
  403ede:	9b08      	ldr	r3, [sp, #32]
  403ee0:	2b80      	cmp	r3, #128	; 0x80
  403ee2:	f04f 0e01 	mov.w	lr, #1
  403ee6:	4610      	mov	r0, r2
  403ee8:	46da      	mov	sl, fp
  403eea:	f040 82b0 	bne.w	40444e <_vfiprintf_r+0x892>
  403eee:	9b06      	ldr	r3, [sp, #24]
  403ef0:	1b5c      	subs	r4, r3, r5
  403ef2:	2c00      	cmp	r4, #0
  403ef4:	f340 82ab 	ble.w	40444e <_vfiprintf_r+0x892>
  403ef8:	2c10      	cmp	r4, #16
  403efa:	f8df 91c4 	ldr.w	r9, [pc, #452]	; 4040c0 <_vfiprintf_r+0x504>
  403efe:	f340 850b 	ble.w	404918 <_vfiprintf_r+0xd5c>
  403f02:	46d6      	mov	lr, sl
  403f04:	2310      	movs	r3, #16
  403f06:	46c2      	mov	sl, r8
  403f08:	46a8      	mov	r8, r5
  403f0a:	464d      	mov	r5, r9
  403f0c:	f8dd 9014 	ldr.w	r9, [sp, #20]
  403f10:	e007      	b.n	403f22 <_vfiprintf_r+0x366>
  403f12:	f100 0c02 	add.w	ip, r0, #2
  403f16:	f10e 0e08 	add.w	lr, lr, #8
  403f1a:	4608      	mov	r0, r1
  403f1c:	3c10      	subs	r4, #16
  403f1e:	2c10      	cmp	r4, #16
  403f20:	dd13      	ble.n	403f4a <_vfiprintf_r+0x38e>
  403f22:	1c41      	adds	r1, r0, #1
  403f24:	3210      	adds	r2, #16
  403f26:	2907      	cmp	r1, #7
  403f28:	920f      	str	r2, [sp, #60]	; 0x3c
  403f2a:	f8ce 5000 	str.w	r5, [lr]
  403f2e:	f8ce 3004 	str.w	r3, [lr, #4]
  403f32:	910e      	str	r1, [sp, #56]	; 0x38
  403f34:	dded      	ble.n	403f12 <_vfiprintf_r+0x356>
  403f36:	2a00      	cmp	r2, #0
  403f38:	f040 8315 	bne.w	404566 <_vfiprintf_r+0x9aa>
  403f3c:	3c10      	subs	r4, #16
  403f3e:	2c10      	cmp	r4, #16
  403f40:	f04f 0c01 	mov.w	ip, #1
  403f44:	4610      	mov	r0, r2
  403f46:	46de      	mov	lr, fp
  403f48:	dceb      	bgt.n	403f22 <_vfiprintf_r+0x366>
  403f4a:	46a9      	mov	r9, r5
  403f4c:	4645      	mov	r5, r8
  403f4e:	46d0      	mov	r8, sl
  403f50:	46f2      	mov	sl, lr
  403f52:	4422      	add	r2, r4
  403f54:	f1bc 0f07 	cmp.w	ip, #7
  403f58:	920f      	str	r2, [sp, #60]	; 0x3c
  403f5a:	f8ca 9000 	str.w	r9, [sl]
  403f5e:	f8ca 4004 	str.w	r4, [sl, #4]
  403f62:	f8cd c038 	str.w	ip, [sp, #56]	; 0x38
  403f66:	f300 83d2 	bgt.w	40470e <_vfiprintf_r+0xb52>
  403f6a:	9b01      	ldr	r3, [sp, #4]
  403f6c:	9903      	ldr	r1, [sp, #12]
  403f6e:	1a5c      	subs	r4, r3, r1
  403f70:	2c00      	cmp	r4, #0
  403f72:	f10a 0a08 	add.w	sl, sl, #8
  403f76:	f10c 0e01 	add.w	lr, ip, #1
  403f7a:	4660      	mov	r0, ip
  403f7c:	f300 826d 	bgt.w	40445a <_vfiprintf_r+0x89e>
  403f80:	9903      	ldr	r1, [sp, #12]
  403f82:	f8ca 7000 	str.w	r7, [sl]
  403f86:	440a      	add	r2, r1
  403f88:	f1be 0f07 	cmp.w	lr, #7
  403f8c:	920f      	str	r2, [sp, #60]	; 0x3c
  403f8e:	f8ca 1004 	str.w	r1, [sl, #4]
  403f92:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  403f96:	f340 82ce 	ble.w	404536 <_vfiprintf_r+0x97a>
  403f9a:	2a00      	cmp	r2, #0
  403f9c:	f040 833a 	bne.w	404614 <_vfiprintf_r+0xa58>
  403fa0:	0770      	lsls	r0, r6, #29
  403fa2:	920e      	str	r2, [sp, #56]	; 0x38
  403fa4:	d538      	bpl.n	404018 <_vfiprintf_r+0x45c>
  403fa6:	9b06      	ldr	r3, [sp, #24]
  403fa8:	1b5c      	subs	r4, r3, r5
  403faa:	2c00      	cmp	r4, #0
  403fac:	dd34      	ble.n	404018 <_vfiprintf_r+0x45c>
  403fae:	46da      	mov	sl, fp
  403fb0:	2c10      	cmp	r4, #16
  403fb2:	f340 84ab 	ble.w	40490c <_vfiprintf_r+0xd50>
  403fb6:	f8df 9104 	ldr.w	r9, [pc, #260]	; 4040bc <_vfiprintf_r+0x500>
  403fba:	990e      	ldr	r1, [sp, #56]	; 0x38
  403fbc:	464f      	mov	r7, r9
  403fbe:	2610      	movs	r6, #16
  403fc0:	f8dd 9014 	ldr.w	r9, [sp, #20]
  403fc4:	e006      	b.n	403fd4 <_vfiprintf_r+0x418>
  403fc6:	1c88      	adds	r0, r1, #2
  403fc8:	f10a 0a08 	add.w	sl, sl, #8
  403fcc:	4619      	mov	r1, r3
  403fce:	3c10      	subs	r4, #16
  403fd0:	2c10      	cmp	r4, #16
  403fd2:	dd13      	ble.n	403ffc <_vfiprintf_r+0x440>
  403fd4:	1c4b      	adds	r3, r1, #1
  403fd6:	3210      	adds	r2, #16
  403fd8:	2b07      	cmp	r3, #7
  403fda:	920f      	str	r2, [sp, #60]	; 0x3c
  403fdc:	f8ca 7000 	str.w	r7, [sl]
  403fe0:	f8ca 6004 	str.w	r6, [sl, #4]
  403fe4:	930e      	str	r3, [sp, #56]	; 0x38
  403fe6:	ddee      	ble.n	403fc6 <_vfiprintf_r+0x40a>
  403fe8:	2a00      	cmp	r2, #0
  403fea:	f040 828e 	bne.w	40450a <_vfiprintf_r+0x94e>
  403fee:	3c10      	subs	r4, #16
  403ff0:	2c10      	cmp	r4, #16
  403ff2:	f04f 0001 	mov.w	r0, #1
  403ff6:	4611      	mov	r1, r2
  403ff8:	46da      	mov	sl, fp
  403ffa:	dceb      	bgt.n	403fd4 <_vfiprintf_r+0x418>
  403ffc:	46b9      	mov	r9, r7
  403ffe:	4422      	add	r2, r4
  404000:	2807      	cmp	r0, #7
  404002:	920f      	str	r2, [sp, #60]	; 0x3c
  404004:	f8ca 9000 	str.w	r9, [sl]
  404008:	f8ca 4004 	str.w	r4, [sl, #4]
  40400c:	900e      	str	r0, [sp, #56]	; 0x38
  40400e:	f340 829b 	ble.w	404548 <_vfiprintf_r+0x98c>
  404012:	2a00      	cmp	r2, #0
  404014:	f040 8425 	bne.w	404862 <_vfiprintf_r+0xca6>
  404018:	9b02      	ldr	r3, [sp, #8]
  40401a:	9a06      	ldr	r2, [sp, #24]
  40401c:	42aa      	cmp	r2, r5
  40401e:	bfac      	ite	ge
  404020:	189b      	addge	r3, r3, r2
  404022:	195b      	addlt	r3, r3, r5
  404024:	9302      	str	r3, [sp, #8]
  404026:	e299      	b.n	40455c <_vfiprintf_r+0x9a0>
  404028:	f046 0680 	orr.w	r6, r6, #128	; 0x80
  40402c:	f898 3000 	ldrb.w	r3, [r8]
  404030:	e62b      	b.n	403c8a <_vfiprintf_r+0xce>
  404032:	9406      	str	r4, [sp, #24]
  404034:	2900      	cmp	r1, #0
  404036:	f040 84af 	bne.w	404998 <_vfiprintf_r+0xddc>
  40403a:	f046 0610 	orr.w	r6, r6, #16
  40403e:	06b3      	lsls	r3, r6, #26
  404040:	f140 8312 	bpl.w	404668 <_vfiprintf_r+0xaac>
  404044:	9904      	ldr	r1, [sp, #16]
  404046:	3107      	adds	r1, #7
  404048:	f021 0107 	bic.w	r1, r1, #7
  40404c:	e9d1 2300 	ldrd	r2, r3, [r1]
  404050:	3108      	adds	r1, #8
  404052:	9104      	str	r1, [sp, #16]
  404054:	4614      	mov	r4, r2
  404056:	461d      	mov	r5, r3
  404058:	2a00      	cmp	r2, #0
  40405a:	f173 0300 	sbcs.w	r3, r3, #0
  40405e:	f2c0 8386 	blt.w	40476e <_vfiprintf_r+0xbb2>
  404062:	9b01      	ldr	r3, [sp, #4]
  404064:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
  404068:	2b00      	cmp	r3, #0
  40406a:	f2c0 831a 	blt.w	4046a2 <_vfiprintf_r+0xae6>
  40406e:	ea54 0305 	orrs.w	r3, r4, r5
  404072:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  404076:	f000 80ed 	beq.w	404254 <_vfiprintf_r+0x698>
  40407a:	2d00      	cmp	r5, #0
  40407c:	bf08      	it	eq
  40407e:	2c0a      	cmpeq	r4, #10
  404080:	f0c0 80ed 	bcc.w	40425e <_vfiprintf_r+0x6a2>
  404084:	465f      	mov	r7, fp
  404086:	4620      	mov	r0, r4
  404088:	4629      	mov	r1, r5
  40408a:	220a      	movs	r2, #10
  40408c:	2300      	movs	r3, #0
  40408e:	f7fd ff1f 	bl	401ed0 <__aeabi_uldivmod>
  404092:	3230      	adds	r2, #48	; 0x30
  404094:	f807 2d01 	strb.w	r2, [r7, #-1]!
  404098:	4620      	mov	r0, r4
  40409a:	4629      	mov	r1, r5
  40409c:	2300      	movs	r3, #0
  40409e:	220a      	movs	r2, #10
  4040a0:	f7fd ff16 	bl	401ed0 <__aeabi_uldivmod>
  4040a4:	4604      	mov	r4, r0
  4040a6:	460d      	mov	r5, r1
  4040a8:	ea54 0305 	orrs.w	r3, r4, r5
  4040ac:	d1eb      	bne.n	404086 <_vfiprintf_r+0x4ca>
  4040ae:	ebc7 030b 	rsb	r3, r7, fp
  4040b2:	9303      	str	r3, [sp, #12]
  4040b4:	e6a2      	b.n	403dfc <_vfiprintf_r+0x240>
  4040b6:	bf00      	nop
  4040b8:	004086c0 	.word	0x004086c0
  4040bc:	00408700 	.word	0x00408700
  4040c0:	004086f0 	.word	0x004086f0
  4040c4:	9406      	str	r4, [sp, #24]
  4040c6:	2900      	cmp	r1, #0
  4040c8:	f040 8462 	bne.w	404990 <_vfiprintf_r+0xdd4>
  4040cc:	f046 0610 	orr.w	r6, r6, #16
  4040d0:	f016 0320 	ands.w	r3, r6, #32
  4040d4:	f000 82ae 	beq.w	404634 <_vfiprintf_r+0xa78>
  4040d8:	9b04      	ldr	r3, [sp, #16]
  4040da:	3307      	adds	r3, #7
  4040dc:	f023 0307 	bic.w	r3, r3, #7
  4040e0:	f04f 0200 	mov.w	r2, #0
  4040e4:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
  4040e8:	e9d3 4500 	ldrd	r4, r5, [r3]
  4040ec:	f103 0208 	add.w	r2, r3, #8
  4040f0:	9b01      	ldr	r3, [sp, #4]
  4040f2:	9204      	str	r2, [sp, #16]
  4040f4:	2b00      	cmp	r3, #0
  4040f6:	f2c0 8174 	blt.w	4043e2 <_vfiprintf_r+0x826>
  4040fa:	ea54 0305 	orrs.w	r3, r4, r5
  4040fe:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  404102:	f040 816e 	bne.w	4043e2 <_vfiprintf_r+0x826>
  404106:	9b01      	ldr	r3, [sp, #4]
  404108:	2b00      	cmp	r3, #0
  40410a:	f000 8430 	beq.w	40496e <_vfiprintf_r+0xdb2>
  40410e:	f04f 0900 	mov.w	r9, #0
  404112:	2400      	movs	r4, #0
  404114:	2500      	movs	r5, #0
  404116:	465f      	mov	r7, fp
  404118:	08e2      	lsrs	r2, r4, #3
  40411a:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  40411e:	08e9      	lsrs	r1, r5, #3
  404120:	f004 0307 	and.w	r3, r4, #7
  404124:	460d      	mov	r5, r1
  404126:	4614      	mov	r4, r2
  404128:	3330      	adds	r3, #48	; 0x30
  40412a:	ea54 0205 	orrs.w	r2, r4, r5
  40412e:	f807 3d01 	strb.w	r3, [r7, #-1]!
  404132:	d1f1      	bne.n	404118 <_vfiprintf_r+0x55c>
  404134:	07f4      	lsls	r4, r6, #31
  404136:	d5ba      	bpl.n	4040ae <_vfiprintf_r+0x4f2>
  404138:	2b30      	cmp	r3, #48	; 0x30
  40413a:	d0b8      	beq.n	4040ae <_vfiprintf_r+0x4f2>
  40413c:	2230      	movs	r2, #48	; 0x30
  40413e:	1e7b      	subs	r3, r7, #1
  404140:	f807 2c01 	strb.w	r2, [r7, #-1]
  404144:	ebc3 020b 	rsb	r2, r3, fp
  404148:	9203      	str	r2, [sp, #12]
  40414a:	461f      	mov	r7, r3
  40414c:	e656      	b.n	403dfc <_vfiprintf_r+0x240>
  40414e:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  404152:	2400      	movs	r4, #0
  404154:	f818 3b01 	ldrb.w	r3, [r8], #1
  404158:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  40415c:	eb02 0444 	add.w	r4, r2, r4, lsl #1
  404160:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  404164:	2a09      	cmp	r2, #9
  404166:	d9f5      	bls.n	404154 <_vfiprintf_r+0x598>
  404168:	e591      	b.n	403c8e <_vfiprintf_r+0xd2>
  40416a:	f898 3000 	ldrb.w	r3, [r8]
  40416e:	2101      	movs	r1, #1
  404170:	202b      	movs	r0, #43	; 0x2b
  404172:	e58a      	b.n	403c8a <_vfiprintf_r+0xce>
  404174:	f898 3000 	ldrb.w	r3, [r8]
  404178:	2b2a      	cmp	r3, #42	; 0x2a
  40417a:	f108 0501 	add.w	r5, r8, #1
  40417e:	f000 83dd 	beq.w	40493c <_vfiprintf_r+0xd80>
  404182:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  404186:	2a09      	cmp	r2, #9
  404188:	46a8      	mov	r8, r5
  40418a:	bf98      	it	ls
  40418c:	2500      	movls	r5, #0
  40418e:	f200 83ce 	bhi.w	40492e <_vfiprintf_r+0xd72>
  404192:	f818 3b01 	ldrb.w	r3, [r8], #1
  404196:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  40419a:	eb02 0545 	add.w	r5, r2, r5, lsl #1
  40419e:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  4041a2:	2a09      	cmp	r2, #9
  4041a4:	d9f5      	bls.n	404192 <_vfiprintf_r+0x5d6>
  4041a6:	ea45 72e5 	orr.w	r2, r5, r5, asr #31
  4041aa:	9201      	str	r2, [sp, #4]
  4041ac:	e56f      	b.n	403c8e <_vfiprintf_r+0xd2>
  4041ae:	9a04      	ldr	r2, [sp, #16]
  4041b0:	6814      	ldr	r4, [r2, #0]
  4041b2:	4613      	mov	r3, r2
  4041b4:	2c00      	cmp	r4, #0
  4041b6:	f103 0304 	add.w	r3, r3, #4
  4041ba:	f6ff aded 	blt.w	403d98 <_vfiprintf_r+0x1dc>
  4041be:	9304      	str	r3, [sp, #16]
  4041c0:	f898 3000 	ldrb.w	r3, [r8]
  4041c4:	e561      	b.n	403c8a <_vfiprintf_r+0xce>
  4041c6:	9406      	str	r4, [sp, #24]
  4041c8:	2900      	cmp	r1, #0
  4041ca:	d081      	beq.n	4040d0 <_vfiprintf_r+0x514>
  4041cc:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  4041d0:	e77e      	b.n	4040d0 <_vfiprintf_r+0x514>
  4041d2:	9a04      	ldr	r2, [sp, #16]
  4041d4:	9406      	str	r4, [sp, #24]
  4041d6:	6817      	ldr	r7, [r2, #0]
  4041d8:	f04f 0300 	mov.w	r3, #0
  4041dc:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  4041e0:	1d14      	adds	r4, r2, #4
  4041e2:	9b01      	ldr	r3, [sp, #4]
  4041e4:	2f00      	cmp	r7, #0
  4041e6:	f000 8386 	beq.w	4048f6 <_vfiprintf_r+0xd3a>
  4041ea:	2b00      	cmp	r3, #0
  4041ec:	f2c0 835f 	blt.w	4048ae <_vfiprintf_r+0xcf2>
  4041f0:	461a      	mov	r2, r3
  4041f2:	2100      	movs	r1, #0
  4041f4:	4638      	mov	r0, r7
  4041f6:	f002 fc23 	bl	406a40 <memchr>
  4041fa:	2800      	cmp	r0, #0
  4041fc:	f000 838f 	beq.w	40491e <_vfiprintf_r+0xd62>
  404200:	1bc3      	subs	r3, r0, r7
  404202:	9303      	str	r3, [sp, #12]
  404204:	2300      	movs	r3, #0
  404206:	9404      	str	r4, [sp, #16]
  404208:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
  40420c:	9301      	str	r3, [sp, #4]
  40420e:	e5f5      	b.n	403dfc <_vfiprintf_r+0x240>
  404210:	9406      	str	r4, [sp, #24]
  404212:	2900      	cmp	r1, #0
  404214:	f040 83b9 	bne.w	40498a <_vfiprintf_r+0xdce>
  404218:	f016 0920 	ands.w	r9, r6, #32
  40421c:	d135      	bne.n	40428a <_vfiprintf_r+0x6ce>
  40421e:	f016 0310 	ands.w	r3, r6, #16
  404222:	d103      	bne.n	40422c <_vfiprintf_r+0x670>
  404224:	f016 0940 	ands.w	r9, r6, #64	; 0x40
  404228:	f040 832a 	bne.w	404880 <_vfiprintf_r+0xcc4>
  40422c:	9a04      	ldr	r2, [sp, #16]
  40422e:	4613      	mov	r3, r2
  404230:	6814      	ldr	r4, [r2, #0]
  404232:	9a01      	ldr	r2, [sp, #4]
  404234:	f88d 902f 	strb.w	r9, [sp, #47]	; 0x2f
  404238:	2a00      	cmp	r2, #0
  40423a:	f103 0304 	add.w	r3, r3, #4
  40423e:	f04f 0500 	mov.w	r5, #0
  404242:	f2c0 8332 	blt.w	4048aa <_vfiprintf_r+0xcee>
  404246:	ea54 0205 	orrs.w	r2, r4, r5
  40424a:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  40424e:	9304      	str	r3, [sp, #16]
  404250:	f47f af13 	bne.w	40407a <_vfiprintf_r+0x4be>
  404254:	9b01      	ldr	r3, [sp, #4]
  404256:	2b00      	cmp	r3, #0
  404258:	f43f adcc 	beq.w	403df4 <_vfiprintf_r+0x238>
  40425c:	2400      	movs	r4, #0
  40425e:	af2a      	add	r7, sp, #168	; 0xa8
  404260:	3430      	adds	r4, #48	; 0x30
  404262:	f807 4d41 	strb.w	r4, [r7, #-65]!
  404266:	ebc7 030b 	rsb	r3, r7, fp
  40426a:	9303      	str	r3, [sp, #12]
  40426c:	e5c6      	b.n	403dfc <_vfiprintf_r+0x240>
  40426e:	f046 0620 	orr.w	r6, r6, #32
  404272:	f898 3000 	ldrb.w	r3, [r8]
  404276:	e508      	b.n	403c8a <_vfiprintf_r+0xce>
  404278:	9406      	str	r4, [sp, #24]
  40427a:	2900      	cmp	r1, #0
  40427c:	f040 836e 	bne.w	40495c <_vfiprintf_r+0xda0>
  404280:	f046 0610 	orr.w	r6, r6, #16
  404284:	f016 0920 	ands.w	r9, r6, #32
  404288:	d0c9      	beq.n	40421e <_vfiprintf_r+0x662>
  40428a:	9b04      	ldr	r3, [sp, #16]
  40428c:	3307      	adds	r3, #7
  40428e:	f023 0307 	bic.w	r3, r3, #7
  404292:	f04f 0200 	mov.w	r2, #0
  404296:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
  40429a:	e9d3 4500 	ldrd	r4, r5, [r3]
  40429e:	f103 0208 	add.w	r2, r3, #8
  4042a2:	9b01      	ldr	r3, [sp, #4]
  4042a4:	9204      	str	r2, [sp, #16]
  4042a6:	2b00      	cmp	r3, #0
  4042a8:	f2c0 81f9 	blt.w	40469e <_vfiprintf_r+0xae2>
  4042ac:	ea54 0305 	orrs.w	r3, r4, r5
  4042b0:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  4042b4:	f04f 0900 	mov.w	r9, #0
  4042b8:	f47f aedf 	bne.w	40407a <_vfiprintf_r+0x4be>
  4042bc:	e7ca      	b.n	404254 <_vfiprintf_r+0x698>
  4042be:	9406      	str	r4, [sp, #24]
  4042c0:	2900      	cmp	r1, #0
  4042c2:	f040 8351 	bne.w	404968 <_vfiprintf_r+0xdac>
  4042c6:	06b2      	lsls	r2, r6, #26
  4042c8:	48ae      	ldr	r0, [pc, #696]	; (404584 <_vfiprintf_r+0x9c8>)
  4042ca:	d541      	bpl.n	404350 <_vfiprintf_r+0x794>
  4042cc:	9a04      	ldr	r2, [sp, #16]
  4042ce:	3207      	adds	r2, #7
  4042d0:	f022 0207 	bic.w	r2, r2, #7
  4042d4:	e9d2 4500 	ldrd	r4, r5, [r2]
  4042d8:	f102 0108 	add.w	r1, r2, #8
  4042dc:	9104      	str	r1, [sp, #16]
  4042de:	f016 0901 	ands.w	r9, r6, #1
  4042e2:	f000 8177 	beq.w	4045d4 <_vfiprintf_r+0xa18>
  4042e6:	ea54 0205 	orrs.w	r2, r4, r5
  4042ea:	f040 8226 	bne.w	40473a <_vfiprintf_r+0xb7e>
  4042ee:	f04f 0300 	mov.w	r3, #0
  4042f2:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  4042f6:	9b01      	ldr	r3, [sp, #4]
  4042f8:	2b00      	cmp	r3, #0
  4042fa:	f2c0 8196 	blt.w	40462a <_vfiprintf_r+0xa6e>
  4042fe:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  404302:	e572      	b.n	403dea <_vfiprintf_r+0x22e>
  404304:	9a04      	ldr	r2, [sp, #16]
  404306:	9406      	str	r4, [sp, #24]
  404308:	6813      	ldr	r3, [r2, #0]
  40430a:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
  40430e:	4613      	mov	r3, r2
  404310:	f04f 0100 	mov.w	r1, #0
  404314:	2501      	movs	r5, #1
  404316:	3304      	adds	r3, #4
  404318:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  40431c:	9304      	str	r3, [sp, #16]
  40431e:	9503      	str	r5, [sp, #12]
  404320:	af10      	add	r7, sp, #64	; 0x40
  404322:	2300      	movs	r3, #0
  404324:	9301      	str	r3, [sp, #4]
  404326:	e573      	b.n	403e10 <_vfiprintf_r+0x254>
  404328:	f898 3000 	ldrb.w	r3, [r8]
  40432c:	2800      	cmp	r0, #0
  40432e:	f47f acac 	bne.w	403c8a <_vfiprintf_r+0xce>
  404332:	2101      	movs	r1, #1
  404334:	2020      	movs	r0, #32
  404336:	e4a8      	b.n	403c8a <_vfiprintf_r+0xce>
  404338:	f046 0601 	orr.w	r6, r6, #1
  40433c:	f898 3000 	ldrb.w	r3, [r8]
  404340:	e4a3      	b.n	403c8a <_vfiprintf_r+0xce>
  404342:	9406      	str	r4, [sp, #24]
  404344:	2900      	cmp	r1, #0
  404346:	f040 830c 	bne.w	404962 <_vfiprintf_r+0xda6>
  40434a:	06b2      	lsls	r2, r6, #26
  40434c:	488e      	ldr	r0, [pc, #568]	; (404588 <_vfiprintf_r+0x9cc>)
  40434e:	d4bd      	bmi.n	4042cc <_vfiprintf_r+0x710>
  404350:	9904      	ldr	r1, [sp, #16]
  404352:	06f7      	lsls	r7, r6, #27
  404354:	460a      	mov	r2, r1
  404356:	f100 819d 	bmi.w	404694 <_vfiprintf_r+0xad8>
  40435a:	0675      	lsls	r5, r6, #25
  40435c:	f140 819a 	bpl.w	404694 <_vfiprintf_r+0xad8>
  404360:	3204      	adds	r2, #4
  404362:	880c      	ldrh	r4, [r1, #0]
  404364:	9204      	str	r2, [sp, #16]
  404366:	2500      	movs	r5, #0
  404368:	e7b9      	b.n	4042de <_vfiprintf_r+0x722>
  40436a:	f046 0640 	orr.w	r6, r6, #64	; 0x40
  40436e:	f898 3000 	ldrb.w	r3, [r8]
  404372:	e48a      	b.n	403c8a <_vfiprintf_r+0xce>
  404374:	f898 3000 	ldrb.w	r3, [r8]
  404378:	2b6c      	cmp	r3, #108	; 0x6c
  40437a:	bf03      	ittte	eq
  40437c:	f898 3001 	ldrbeq.w	r3, [r8, #1]
  404380:	f046 0620 	orreq.w	r6, r6, #32
  404384:	f108 0801 	addeq.w	r8, r8, #1
  404388:	f046 0610 	orrne.w	r6, r6, #16
  40438c:	e47d      	b.n	403c8a <_vfiprintf_r+0xce>
  40438e:	2900      	cmp	r1, #0
  404390:	f040 8309 	bne.w	4049a6 <_vfiprintf_r+0xdea>
  404394:	06b4      	lsls	r4, r6, #26
  404396:	f140 821c 	bpl.w	4047d2 <_vfiprintf_r+0xc16>
  40439a:	9a04      	ldr	r2, [sp, #16]
  40439c:	9902      	ldr	r1, [sp, #8]
  40439e:	6813      	ldr	r3, [r2, #0]
  4043a0:	17cd      	asrs	r5, r1, #31
  4043a2:	4608      	mov	r0, r1
  4043a4:	3204      	adds	r2, #4
  4043a6:	4629      	mov	r1, r5
  4043a8:	9204      	str	r2, [sp, #16]
  4043aa:	e9c3 0100 	strd	r0, r1, [r3]
  4043ae:	e436      	b.n	403c1e <_vfiprintf_r+0x62>
  4043b0:	9406      	str	r4, [sp, #24]
  4043b2:	2900      	cmp	r1, #0
  4043b4:	f43f ae43 	beq.w	40403e <_vfiprintf_r+0x482>
  4043b8:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  4043bc:	e63f      	b.n	40403e <_vfiprintf_r+0x482>
  4043be:	9406      	str	r4, [sp, #24]
  4043c0:	2900      	cmp	r1, #0
  4043c2:	f040 82ed 	bne.w	4049a0 <_vfiprintf_r+0xde4>
  4043c6:	2b00      	cmp	r3, #0
  4043c8:	f000 808f 	beq.w	4044ea <_vfiprintf_r+0x92e>
  4043cc:	2501      	movs	r5, #1
  4043ce:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
  4043d2:	f04f 0300 	mov.w	r3, #0
  4043d6:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  4043da:	9503      	str	r5, [sp, #12]
  4043dc:	af10      	add	r7, sp, #64	; 0x40
  4043de:	e7a0      	b.n	404322 <_vfiprintf_r+0x766>
  4043e0:	9304      	str	r3, [sp, #16]
  4043e2:	f04f 0900 	mov.w	r9, #0
  4043e6:	e696      	b.n	404116 <_vfiprintf_r+0x55a>
  4043e8:	aa0d      	add	r2, sp, #52	; 0x34
  4043ea:	9900      	ldr	r1, [sp, #0]
  4043ec:	9309      	str	r3, [sp, #36]	; 0x24
  4043ee:	4648      	mov	r0, r9
  4043f0:	f7ff fba8 	bl	403b44 <__sprint_r.part.0>
  4043f4:	2800      	cmp	r0, #0
  4043f6:	d17f      	bne.n	4044f8 <_vfiprintf_r+0x93c>
  4043f8:	980e      	ldr	r0, [sp, #56]	; 0x38
  4043fa:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4043fc:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4043fe:	f100 0e01 	add.w	lr, r0, #1
  404402:	46dc      	mov	ip, fp
  404404:	e529      	b.n	403e5a <_vfiprintf_r+0x29e>
  404406:	980e      	ldr	r0, [sp, #56]	; 0x38
  404408:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40440a:	f100 0e01 	add.w	lr, r0, #1
  40440e:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
  404412:	2b00      	cmp	r3, #0
  404414:	f43f ad50 	beq.w	403eb8 <_vfiprintf_r+0x2fc>
  404418:	3201      	adds	r2, #1
  40441a:	f10d 012f 	add.w	r1, sp, #47	; 0x2f
  40441e:	2301      	movs	r3, #1
  404420:	f1be 0f07 	cmp.w	lr, #7
  404424:	920f      	str	r2, [sp, #60]	; 0x3c
  404426:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  40442a:	e88a 000a 	stmia.w	sl, {r1, r3}
  40442e:	f340 80bf 	ble.w	4045b0 <_vfiprintf_r+0x9f4>
  404432:	2a00      	cmp	r2, #0
  404434:	f040 814e 	bne.w	4046d4 <_vfiprintf_r+0xb18>
  404438:	9907      	ldr	r1, [sp, #28]
  40443a:	2900      	cmp	r1, #0
  40443c:	f040 80be 	bne.w	4045bc <_vfiprintf_r+0xa00>
  404440:	469e      	mov	lr, r3
  404442:	4610      	mov	r0, r2
  404444:	46da      	mov	sl, fp
  404446:	9b08      	ldr	r3, [sp, #32]
  404448:	2b80      	cmp	r3, #128	; 0x80
  40444a:	f43f ad50 	beq.w	403eee <_vfiprintf_r+0x332>
  40444e:	9b01      	ldr	r3, [sp, #4]
  404450:	9903      	ldr	r1, [sp, #12]
  404452:	1a5c      	subs	r4, r3, r1
  404454:	2c00      	cmp	r4, #0
  404456:	f77f ad93 	ble.w	403f80 <_vfiprintf_r+0x3c4>
  40445a:	2c10      	cmp	r4, #16
  40445c:	f8df 912c 	ldr.w	r9, [pc, #300]	; 40458c <_vfiprintf_r+0x9d0>
  404460:	dd25      	ble.n	4044ae <_vfiprintf_r+0x8f2>
  404462:	46d4      	mov	ip, sl
  404464:	2310      	movs	r3, #16
  404466:	46c2      	mov	sl, r8
  404468:	46a8      	mov	r8, r5
  40446a:	464d      	mov	r5, r9
  40446c:	f8dd 9014 	ldr.w	r9, [sp, #20]
  404470:	e007      	b.n	404482 <_vfiprintf_r+0x8c6>
  404472:	f100 0e02 	add.w	lr, r0, #2
  404476:	f10c 0c08 	add.w	ip, ip, #8
  40447a:	4608      	mov	r0, r1
  40447c:	3c10      	subs	r4, #16
  40447e:	2c10      	cmp	r4, #16
  404480:	dd11      	ble.n	4044a6 <_vfiprintf_r+0x8ea>
  404482:	1c41      	adds	r1, r0, #1
  404484:	3210      	adds	r2, #16
  404486:	2907      	cmp	r1, #7
  404488:	920f      	str	r2, [sp, #60]	; 0x3c
  40448a:	f8cc 5000 	str.w	r5, [ip]
  40448e:	f8cc 3004 	str.w	r3, [ip, #4]
  404492:	910e      	str	r1, [sp, #56]	; 0x38
  404494:	dded      	ble.n	404472 <_vfiprintf_r+0x8b6>
  404496:	b9d2      	cbnz	r2, 4044ce <_vfiprintf_r+0x912>
  404498:	3c10      	subs	r4, #16
  40449a:	2c10      	cmp	r4, #16
  40449c:	f04f 0e01 	mov.w	lr, #1
  4044a0:	4610      	mov	r0, r2
  4044a2:	46dc      	mov	ip, fp
  4044a4:	dced      	bgt.n	404482 <_vfiprintf_r+0x8c6>
  4044a6:	46a9      	mov	r9, r5
  4044a8:	4645      	mov	r5, r8
  4044aa:	46d0      	mov	r8, sl
  4044ac:	46e2      	mov	sl, ip
  4044ae:	4422      	add	r2, r4
  4044b0:	f1be 0f07 	cmp.w	lr, #7
  4044b4:	920f      	str	r2, [sp, #60]	; 0x3c
  4044b6:	f8ca 9000 	str.w	r9, [sl]
  4044ba:	f8ca 4004 	str.w	r4, [sl, #4]
  4044be:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  4044c2:	dc2e      	bgt.n	404522 <_vfiprintf_r+0x966>
  4044c4:	f10a 0a08 	add.w	sl, sl, #8
  4044c8:	f10e 0e01 	add.w	lr, lr, #1
  4044cc:	e558      	b.n	403f80 <_vfiprintf_r+0x3c4>
  4044ce:	aa0d      	add	r2, sp, #52	; 0x34
  4044d0:	9900      	ldr	r1, [sp, #0]
  4044d2:	9301      	str	r3, [sp, #4]
  4044d4:	4648      	mov	r0, r9
  4044d6:	f7ff fb35 	bl	403b44 <__sprint_r.part.0>
  4044da:	b968      	cbnz	r0, 4044f8 <_vfiprintf_r+0x93c>
  4044dc:	980e      	ldr	r0, [sp, #56]	; 0x38
  4044de:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4044e0:	9b01      	ldr	r3, [sp, #4]
  4044e2:	f100 0e01 	add.w	lr, r0, #1
  4044e6:	46dc      	mov	ip, fp
  4044e8:	e7c8      	b.n	40447c <_vfiprintf_r+0x8c0>
  4044ea:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4044ec:	b123      	cbz	r3, 4044f8 <_vfiprintf_r+0x93c>
  4044ee:	9805      	ldr	r0, [sp, #20]
  4044f0:	9900      	ldr	r1, [sp, #0]
  4044f2:	aa0d      	add	r2, sp, #52	; 0x34
  4044f4:	f7ff fb26 	bl	403b44 <__sprint_r.part.0>
  4044f8:	9b00      	ldr	r3, [sp, #0]
  4044fa:	899b      	ldrh	r3, [r3, #12]
  4044fc:	065a      	lsls	r2, r3, #25
  4044fe:	f100 818b 	bmi.w	404818 <_vfiprintf_r+0xc5c>
  404502:	9802      	ldr	r0, [sp, #8]
  404504:	b02b      	add	sp, #172	; 0xac
  404506:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40450a:	aa0d      	add	r2, sp, #52	; 0x34
  40450c:	9900      	ldr	r1, [sp, #0]
  40450e:	4648      	mov	r0, r9
  404510:	f7ff fb18 	bl	403b44 <__sprint_r.part.0>
  404514:	2800      	cmp	r0, #0
  404516:	d1ef      	bne.n	4044f8 <_vfiprintf_r+0x93c>
  404518:	990e      	ldr	r1, [sp, #56]	; 0x38
  40451a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40451c:	1c48      	adds	r0, r1, #1
  40451e:	46da      	mov	sl, fp
  404520:	e555      	b.n	403fce <_vfiprintf_r+0x412>
  404522:	2a00      	cmp	r2, #0
  404524:	f040 80fb 	bne.w	40471e <_vfiprintf_r+0xb62>
  404528:	9a03      	ldr	r2, [sp, #12]
  40452a:	921b      	str	r2, [sp, #108]	; 0x6c
  40452c:	2301      	movs	r3, #1
  40452e:	920f      	str	r2, [sp, #60]	; 0x3c
  404530:	971a      	str	r7, [sp, #104]	; 0x68
  404532:	930e      	str	r3, [sp, #56]	; 0x38
  404534:	46da      	mov	sl, fp
  404536:	f10a 0a08 	add.w	sl, sl, #8
  40453a:	0771      	lsls	r1, r6, #29
  40453c:	d504      	bpl.n	404548 <_vfiprintf_r+0x98c>
  40453e:	9b06      	ldr	r3, [sp, #24]
  404540:	1b5c      	subs	r4, r3, r5
  404542:	2c00      	cmp	r4, #0
  404544:	f73f ad34 	bgt.w	403fb0 <_vfiprintf_r+0x3f4>
  404548:	9b02      	ldr	r3, [sp, #8]
  40454a:	9906      	ldr	r1, [sp, #24]
  40454c:	42a9      	cmp	r1, r5
  40454e:	bfac      	ite	ge
  404550:	185b      	addge	r3, r3, r1
  404552:	195b      	addlt	r3, r3, r5
  404554:	9302      	str	r3, [sp, #8]
  404556:	2a00      	cmp	r2, #0
  404558:	f040 80b3 	bne.w	4046c2 <_vfiprintf_r+0xb06>
  40455c:	2300      	movs	r3, #0
  40455e:	930e      	str	r3, [sp, #56]	; 0x38
  404560:	46da      	mov	sl, fp
  404562:	f7ff bb5c 	b.w	403c1e <_vfiprintf_r+0x62>
  404566:	aa0d      	add	r2, sp, #52	; 0x34
  404568:	9900      	ldr	r1, [sp, #0]
  40456a:	9307      	str	r3, [sp, #28]
  40456c:	4648      	mov	r0, r9
  40456e:	f7ff fae9 	bl	403b44 <__sprint_r.part.0>
  404572:	2800      	cmp	r0, #0
  404574:	d1c0      	bne.n	4044f8 <_vfiprintf_r+0x93c>
  404576:	980e      	ldr	r0, [sp, #56]	; 0x38
  404578:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40457a:	9b07      	ldr	r3, [sp, #28]
  40457c:	f100 0c01 	add.w	ip, r0, #1
  404580:	46de      	mov	lr, fp
  404582:	e4cb      	b.n	403f1c <_vfiprintf_r+0x360>
  404584:	004086ac 	.word	0x004086ac
  404588:	004086c0 	.word	0x004086c0
  40458c:	004086f0 	.word	0x004086f0
  404590:	2a00      	cmp	r2, #0
  404592:	f040 8133 	bne.w	4047fc <_vfiprintf_r+0xc40>
  404596:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
  40459a:	2b00      	cmp	r3, #0
  40459c:	f000 80f5 	beq.w	40478a <_vfiprintf_r+0xbce>
  4045a0:	2301      	movs	r3, #1
  4045a2:	f10d 012f 	add.w	r1, sp, #47	; 0x2f
  4045a6:	461a      	mov	r2, r3
  4045a8:	931b      	str	r3, [sp, #108]	; 0x6c
  4045aa:	469e      	mov	lr, r3
  4045ac:	911a      	str	r1, [sp, #104]	; 0x68
  4045ae:	46da      	mov	sl, fp
  4045b0:	4670      	mov	r0, lr
  4045b2:	f10a 0a08 	add.w	sl, sl, #8
  4045b6:	f10e 0e01 	add.w	lr, lr, #1
  4045ba:	e47d      	b.n	403eb8 <_vfiprintf_r+0x2fc>
  4045bc:	a90c      	add	r1, sp, #48	; 0x30
  4045be:	2202      	movs	r2, #2
  4045c0:	469e      	mov	lr, r3
  4045c2:	911a      	str	r1, [sp, #104]	; 0x68
  4045c4:	921b      	str	r2, [sp, #108]	; 0x6c
  4045c6:	46da      	mov	sl, fp
  4045c8:	4670      	mov	r0, lr
  4045ca:	f10a 0a08 	add.w	sl, sl, #8
  4045ce:	f10e 0e01 	add.w	lr, lr, #1
  4045d2:	e738      	b.n	404446 <_vfiprintf_r+0x88a>
  4045d4:	9b01      	ldr	r3, [sp, #4]
  4045d6:	f88d 902f 	strb.w	r9, [sp, #47]	; 0x2f
  4045da:	2b00      	cmp	r3, #0
  4045dc:	f2c0 812a 	blt.w	404834 <_vfiprintf_r+0xc78>
  4045e0:	ea54 0305 	orrs.w	r3, r4, r5
  4045e4:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  4045e8:	f43f abff 	beq.w	403dea <_vfiprintf_r+0x22e>
  4045ec:	465f      	mov	r7, fp
  4045ee:	0923      	lsrs	r3, r4, #4
  4045f0:	f004 010f 	and.w	r1, r4, #15
  4045f4:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  4045f8:	092a      	lsrs	r2, r5, #4
  4045fa:	461c      	mov	r4, r3
  4045fc:	4615      	mov	r5, r2
  4045fe:	5c43      	ldrb	r3, [r0, r1]
  404600:	f807 3d01 	strb.w	r3, [r7, #-1]!
  404604:	ea54 0305 	orrs.w	r3, r4, r5
  404608:	d1f1      	bne.n	4045ee <_vfiprintf_r+0xa32>
  40460a:	ebc7 030b 	rsb	r3, r7, fp
  40460e:	9303      	str	r3, [sp, #12]
  404610:	f7ff bbf4 	b.w	403dfc <_vfiprintf_r+0x240>
  404614:	aa0d      	add	r2, sp, #52	; 0x34
  404616:	9900      	ldr	r1, [sp, #0]
  404618:	9805      	ldr	r0, [sp, #20]
  40461a:	f7ff fa93 	bl	403b44 <__sprint_r.part.0>
  40461e:	2800      	cmp	r0, #0
  404620:	f47f af6a 	bne.w	4044f8 <_vfiprintf_r+0x93c>
  404624:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  404626:	46da      	mov	sl, fp
  404628:	e787      	b.n	40453a <_vfiprintf_r+0x97e>
  40462a:	f04f 0900 	mov.w	r9, #0
  40462e:	2400      	movs	r4, #0
  404630:	2500      	movs	r5, #0
  404632:	e7db      	b.n	4045ec <_vfiprintf_r+0xa30>
  404634:	f016 0210 	ands.w	r2, r6, #16
  404638:	f000 80b2 	beq.w	4047a0 <_vfiprintf_r+0xbe4>
  40463c:	9904      	ldr	r1, [sp, #16]
  40463e:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  404642:	460a      	mov	r2, r1
  404644:	680c      	ldr	r4, [r1, #0]
  404646:	9901      	ldr	r1, [sp, #4]
  404648:	2900      	cmp	r1, #0
  40464a:	f102 0204 	add.w	r2, r2, #4
  40464e:	f04f 0500 	mov.w	r5, #0
  404652:	f2c0 8159 	blt.w	404908 <_vfiprintf_r+0xd4c>
  404656:	ea54 0105 	orrs.w	r1, r4, r5
  40465a:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  40465e:	9204      	str	r2, [sp, #16]
  404660:	f43f ad51 	beq.w	404106 <_vfiprintf_r+0x54a>
  404664:	4699      	mov	r9, r3
  404666:	e556      	b.n	404116 <_vfiprintf_r+0x55a>
  404668:	06f7      	lsls	r7, r6, #27
  40466a:	d40a      	bmi.n	404682 <_vfiprintf_r+0xac6>
  40466c:	0675      	lsls	r5, r6, #25
  40466e:	d508      	bpl.n	404682 <_vfiprintf_r+0xac6>
  404670:	9904      	ldr	r1, [sp, #16]
  404672:	f9b1 4000 	ldrsh.w	r4, [r1]
  404676:	3104      	adds	r1, #4
  404678:	17e5      	asrs	r5, r4, #31
  40467a:	4622      	mov	r2, r4
  40467c:	462b      	mov	r3, r5
  40467e:	9104      	str	r1, [sp, #16]
  404680:	e4ea      	b.n	404058 <_vfiprintf_r+0x49c>
  404682:	9a04      	ldr	r2, [sp, #16]
  404684:	6814      	ldr	r4, [r2, #0]
  404686:	4613      	mov	r3, r2
  404688:	3304      	adds	r3, #4
  40468a:	17e5      	asrs	r5, r4, #31
  40468c:	9304      	str	r3, [sp, #16]
  40468e:	4622      	mov	r2, r4
  404690:	462b      	mov	r3, r5
  404692:	e4e1      	b.n	404058 <_vfiprintf_r+0x49c>
  404694:	6814      	ldr	r4, [r2, #0]
  404696:	3204      	adds	r2, #4
  404698:	9204      	str	r2, [sp, #16]
  40469a:	2500      	movs	r5, #0
  40469c:	e61f      	b.n	4042de <_vfiprintf_r+0x722>
  40469e:	f04f 0900 	mov.w	r9, #0
  4046a2:	ea54 0305 	orrs.w	r3, r4, r5
  4046a6:	f47f ace8 	bne.w	40407a <_vfiprintf_r+0x4be>
  4046aa:	e5d8      	b.n	40425e <_vfiprintf_r+0x6a2>
  4046ac:	aa0d      	add	r2, sp, #52	; 0x34
  4046ae:	9900      	ldr	r1, [sp, #0]
  4046b0:	9805      	ldr	r0, [sp, #20]
  4046b2:	f7ff fa47 	bl	403b44 <__sprint_r.part.0>
  4046b6:	2800      	cmp	r0, #0
  4046b8:	f47f af1e 	bne.w	4044f8 <_vfiprintf_r+0x93c>
  4046bc:	46da      	mov	sl, fp
  4046be:	f7ff bb48 	b.w	403d52 <_vfiprintf_r+0x196>
  4046c2:	aa0d      	add	r2, sp, #52	; 0x34
  4046c4:	9900      	ldr	r1, [sp, #0]
  4046c6:	9805      	ldr	r0, [sp, #20]
  4046c8:	f7ff fa3c 	bl	403b44 <__sprint_r.part.0>
  4046cc:	2800      	cmp	r0, #0
  4046ce:	f43f af45 	beq.w	40455c <_vfiprintf_r+0x9a0>
  4046d2:	e711      	b.n	4044f8 <_vfiprintf_r+0x93c>
  4046d4:	aa0d      	add	r2, sp, #52	; 0x34
  4046d6:	9900      	ldr	r1, [sp, #0]
  4046d8:	9805      	ldr	r0, [sp, #20]
  4046da:	f7ff fa33 	bl	403b44 <__sprint_r.part.0>
  4046de:	2800      	cmp	r0, #0
  4046e0:	f47f af0a 	bne.w	4044f8 <_vfiprintf_r+0x93c>
  4046e4:	980e      	ldr	r0, [sp, #56]	; 0x38
  4046e6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4046e8:	f100 0e01 	add.w	lr, r0, #1
  4046ec:	46da      	mov	sl, fp
  4046ee:	f7ff bbe3 	b.w	403eb8 <_vfiprintf_r+0x2fc>
  4046f2:	aa0d      	add	r2, sp, #52	; 0x34
  4046f4:	9900      	ldr	r1, [sp, #0]
  4046f6:	9805      	ldr	r0, [sp, #20]
  4046f8:	f7ff fa24 	bl	403b44 <__sprint_r.part.0>
  4046fc:	2800      	cmp	r0, #0
  4046fe:	f47f aefb 	bne.w	4044f8 <_vfiprintf_r+0x93c>
  404702:	980e      	ldr	r0, [sp, #56]	; 0x38
  404704:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  404706:	f100 0e01 	add.w	lr, r0, #1
  40470a:	46da      	mov	sl, fp
  40470c:	e69b      	b.n	404446 <_vfiprintf_r+0x88a>
  40470e:	2a00      	cmp	r2, #0
  404710:	f040 80d8 	bne.w	4048c4 <_vfiprintf_r+0xd08>
  404714:	f04f 0e01 	mov.w	lr, #1
  404718:	4610      	mov	r0, r2
  40471a:	46da      	mov	sl, fp
  40471c:	e697      	b.n	40444e <_vfiprintf_r+0x892>
  40471e:	aa0d      	add	r2, sp, #52	; 0x34
  404720:	9900      	ldr	r1, [sp, #0]
  404722:	9805      	ldr	r0, [sp, #20]
  404724:	f7ff fa0e 	bl	403b44 <__sprint_r.part.0>
  404728:	2800      	cmp	r0, #0
  40472a:	f47f aee5 	bne.w	4044f8 <_vfiprintf_r+0x93c>
  40472e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  404730:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  404732:	f103 0e01 	add.w	lr, r3, #1
  404736:	46da      	mov	sl, fp
  404738:	e422      	b.n	403f80 <_vfiprintf_r+0x3c4>
  40473a:	2230      	movs	r2, #48	; 0x30
  40473c:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
  404740:	9a01      	ldr	r2, [sp, #4]
  404742:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
  404746:	2a00      	cmp	r2, #0
  404748:	f04f 0300 	mov.w	r3, #0
  40474c:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  404750:	f046 0302 	orr.w	r3, r6, #2
  404754:	f2c0 80cb 	blt.w	4048ee <_vfiprintf_r+0xd32>
  404758:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  40475c:	f046 0602 	orr.w	r6, r6, #2
  404760:	f04f 0900 	mov.w	r9, #0
  404764:	e742      	b.n	4045ec <_vfiprintf_r+0xa30>
  404766:	f04f 0900 	mov.w	r9, #0
  40476a:	4890      	ldr	r0, [pc, #576]	; (4049ac <_vfiprintf_r+0xdf0>)
  40476c:	e73e      	b.n	4045ec <_vfiprintf_r+0xa30>
  40476e:	9b01      	ldr	r3, [sp, #4]
  404770:	4264      	negs	r4, r4
  404772:	f04f 092d 	mov.w	r9, #45	; 0x2d
  404776:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  40477a:	2b00      	cmp	r3, #0
  40477c:	f88d 902f 	strb.w	r9, [sp, #47]	; 0x2f
  404780:	f6ff ac7b 	blt.w	40407a <_vfiprintf_r+0x4be>
  404784:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  404788:	e477      	b.n	40407a <_vfiprintf_r+0x4be>
  40478a:	9b07      	ldr	r3, [sp, #28]
  40478c:	2b00      	cmp	r3, #0
  40478e:	d072      	beq.n	404876 <_vfiprintf_r+0xcba>
  404790:	ab0c      	add	r3, sp, #48	; 0x30
  404792:	2202      	movs	r2, #2
  404794:	931a      	str	r3, [sp, #104]	; 0x68
  404796:	921b      	str	r2, [sp, #108]	; 0x6c
  404798:	f04f 0e01 	mov.w	lr, #1
  40479c:	46da      	mov	sl, fp
  40479e:	e713      	b.n	4045c8 <_vfiprintf_r+0xa0c>
  4047a0:	f016 0940 	ands.w	r9, r6, #64	; 0x40
  4047a4:	d048      	beq.n	404838 <_vfiprintf_r+0xc7c>
  4047a6:	9904      	ldr	r1, [sp, #16]
  4047a8:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
  4047ac:	460b      	mov	r3, r1
  4047ae:	880c      	ldrh	r4, [r1, #0]
  4047b0:	9901      	ldr	r1, [sp, #4]
  4047b2:	2900      	cmp	r1, #0
  4047b4:	f103 0304 	add.w	r3, r3, #4
  4047b8:	f04f 0500 	mov.w	r5, #0
  4047bc:	f6ff ae10 	blt.w	4043e0 <_vfiprintf_r+0x824>
  4047c0:	ea54 0105 	orrs.w	r1, r4, r5
  4047c4:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  4047c8:	9304      	str	r3, [sp, #16]
  4047ca:	f43f ac9c 	beq.w	404106 <_vfiprintf_r+0x54a>
  4047ce:	4691      	mov	r9, r2
  4047d0:	e4a1      	b.n	404116 <_vfiprintf_r+0x55a>
  4047d2:	06f0      	lsls	r0, r6, #27
  4047d4:	d40a      	bmi.n	4047ec <_vfiprintf_r+0xc30>
  4047d6:	0671      	lsls	r1, r6, #25
  4047d8:	d508      	bpl.n	4047ec <_vfiprintf_r+0xc30>
  4047da:	9a04      	ldr	r2, [sp, #16]
  4047dc:	6813      	ldr	r3, [r2, #0]
  4047de:	3204      	adds	r2, #4
  4047e0:	9204      	str	r2, [sp, #16]
  4047e2:	f8bd 2008 	ldrh.w	r2, [sp, #8]
  4047e6:	801a      	strh	r2, [r3, #0]
  4047e8:	f7ff ba19 	b.w	403c1e <_vfiprintf_r+0x62>
  4047ec:	9a04      	ldr	r2, [sp, #16]
  4047ee:	6813      	ldr	r3, [r2, #0]
  4047f0:	3204      	adds	r2, #4
  4047f2:	9204      	str	r2, [sp, #16]
  4047f4:	9a02      	ldr	r2, [sp, #8]
  4047f6:	601a      	str	r2, [r3, #0]
  4047f8:	f7ff ba11 	b.w	403c1e <_vfiprintf_r+0x62>
  4047fc:	aa0d      	add	r2, sp, #52	; 0x34
  4047fe:	9900      	ldr	r1, [sp, #0]
  404800:	9805      	ldr	r0, [sp, #20]
  404802:	f7ff f99f 	bl	403b44 <__sprint_r.part.0>
  404806:	2800      	cmp	r0, #0
  404808:	f47f ae76 	bne.w	4044f8 <_vfiprintf_r+0x93c>
  40480c:	980e      	ldr	r0, [sp, #56]	; 0x38
  40480e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  404810:	f100 0e01 	add.w	lr, r0, #1
  404814:	46da      	mov	sl, fp
  404816:	e5fa      	b.n	40440e <_vfiprintf_r+0x852>
  404818:	f04f 30ff 	mov.w	r0, #4294967295
  40481c:	f7ff bab6 	b.w	403d8c <_vfiprintf_r+0x1d0>
  404820:	4862      	ldr	r0, [pc, #392]	; (4049ac <_vfiprintf_r+0xdf0>)
  404822:	4616      	mov	r6, r2
  404824:	ea54 0205 	orrs.w	r2, r4, r5
  404828:	9304      	str	r3, [sp, #16]
  40482a:	f04f 0900 	mov.w	r9, #0
  40482e:	f47f aedd 	bne.w	4045ec <_vfiprintf_r+0xa30>
  404832:	e6fc      	b.n	40462e <_vfiprintf_r+0xa72>
  404834:	9b04      	ldr	r3, [sp, #16]
  404836:	e7f5      	b.n	404824 <_vfiprintf_r+0xc68>
  404838:	9a04      	ldr	r2, [sp, #16]
  40483a:	f88d 902f 	strb.w	r9, [sp, #47]	; 0x2f
  40483e:	4613      	mov	r3, r2
  404840:	6814      	ldr	r4, [r2, #0]
  404842:	9a01      	ldr	r2, [sp, #4]
  404844:	2a00      	cmp	r2, #0
  404846:	f103 0304 	add.w	r3, r3, #4
  40484a:	f04f 0500 	mov.w	r5, #0
  40484e:	f6ff adc7 	blt.w	4043e0 <_vfiprintf_r+0x824>
  404852:	ea54 0205 	orrs.w	r2, r4, r5
  404856:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  40485a:	9304      	str	r3, [sp, #16]
  40485c:	f47f ac5b 	bne.w	404116 <_vfiprintf_r+0x55a>
  404860:	e451      	b.n	404106 <_vfiprintf_r+0x54a>
  404862:	aa0d      	add	r2, sp, #52	; 0x34
  404864:	9900      	ldr	r1, [sp, #0]
  404866:	9805      	ldr	r0, [sp, #20]
  404868:	f7ff f96c 	bl	403b44 <__sprint_r.part.0>
  40486c:	2800      	cmp	r0, #0
  40486e:	f47f ae43 	bne.w	4044f8 <_vfiprintf_r+0x93c>
  404872:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  404874:	e668      	b.n	404548 <_vfiprintf_r+0x98c>
  404876:	4610      	mov	r0, r2
  404878:	f04f 0e01 	mov.w	lr, #1
  40487c:	46da      	mov	sl, fp
  40487e:	e5e6      	b.n	40444e <_vfiprintf_r+0x892>
  404880:	9904      	ldr	r1, [sp, #16]
  404882:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  404886:	460a      	mov	r2, r1
  404888:	880c      	ldrh	r4, [r1, #0]
  40488a:	9901      	ldr	r1, [sp, #4]
  40488c:	2900      	cmp	r1, #0
  40488e:	f102 0204 	add.w	r2, r2, #4
  404892:	f04f 0500 	mov.w	r5, #0
  404896:	db4e      	blt.n	404936 <_vfiprintf_r+0xd7a>
  404898:	ea54 0105 	orrs.w	r1, r4, r5
  40489c:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  4048a0:	9204      	str	r2, [sp, #16]
  4048a2:	4699      	mov	r9, r3
  4048a4:	f47f abe9 	bne.w	40407a <_vfiprintf_r+0x4be>
  4048a8:	e4d4      	b.n	404254 <_vfiprintf_r+0x698>
  4048aa:	9304      	str	r3, [sp, #16]
  4048ac:	e6f9      	b.n	4046a2 <_vfiprintf_r+0xae6>
  4048ae:	4638      	mov	r0, r7
  4048b0:	9404      	str	r4, [sp, #16]
  4048b2:	f002 ff85 	bl	4077c0 <strlen>
  4048b6:	2300      	movs	r3, #0
  4048b8:	9003      	str	r0, [sp, #12]
  4048ba:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
  4048be:	9301      	str	r3, [sp, #4]
  4048c0:	f7ff ba9c 	b.w	403dfc <_vfiprintf_r+0x240>
  4048c4:	aa0d      	add	r2, sp, #52	; 0x34
  4048c6:	9900      	ldr	r1, [sp, #0]
  4048c8:	9805      	ldr	r0, [sp, #20]
  4048ca:	f7ff f93b 	bl	403b44 <__sprint_r.part.0>
  4048ce:	2800      	cmp	r0, #0
  4048d0:	f47f ae12 	bne.w	4044f8 <_vfiprintf_r+0x93c>
  4048d4:	980e      	ldr	r0, [sp, #56]	; 0x38
  4048d6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4048d8:	f100 0e01 	add.w	lr, r0, #1
  4048dc:	46da      	mov	sl, fp
  4048de:	e5b6      	b.n	40444e <_vfiprintf_r+0x892>
  4048e0:	980e      	ldr	r0, [sp, #56]	; 0x38
  4048e2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4048e4:	f8df 90cc 	ldr.w	r9, [pc, #204]	; 4049b4 <_vfiprintf_r+0xdf8>
  4048e8:	3001      	adds	r0, #1
  4048ea:	f7ff bad2 	b.w	403e92 <_vfiprintf_r+0x2d6>
  4048ee:	461e      	mov	r6, r3
  4048f0:	f04f 0900 	mov.w	r9, #0
  4048f4:	e67a      	b.n	4045ec <_vfiprintf_r+0xa30>
  4048f6:	2b06      	cmp	r3, #6
  4048f8:	bf28      	it	cs
  4048fa:	2306      	movcs	r3, #6
  4048fc:	9303      	str	r3, [sp, #12]
  4048fe:	9404      	str	r4, [sp, #16]
  404900:	ea23 75e3 	bic.w	r5, r3, r3, asr #31
  404904:	4f2a      	ldr	r7, [pc, #168]	; (4049b0 <_vfiprintf_r+0xdf4>)
  404906:	e50c      	b.n	404322 <_vfiprintf_r+0x766>
  404908:	9204      	str	r2, [sp, #16]
  40490a:	e56a      	b.n	4043e2 <_vfiprintf_r+0x826>
  40490c:	980e      	ldr	r0, [sp, #56]	; 0x38
  40490e:	f8df 90a4 	ldr.w	r9, [pc, #164]	; 4049b4 <_vfiprintf_r+0xdf8>
  404912:	3001      	adds	r0, #1
  404914:	f7ff bb73 	b.w	403ffe <_vfiprintf_r+0x442>
  404918:	46f4      	mov	ip, lr
  40491a:	f7ff bb1a 	b.w	403f52 <_vfiprintf_r+0x396>
  40491e:	9b01      	ldr	r3, [sp, #4]
  404920:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
  404924:	9303      	str	r3, [sp, #12]
  404926:	9404      	str	r4, [sp, #16]
  404928:	9001      	str	r0, [sp, #4]
  40492a:	f7ff ba67 	b.w	403dfc <_vfiprintf_r+0x240>
  40492e:	2200      	movs	r2, #0
  404930:	9201      	str	r2, [sp, #4]
  404932:	f7ff b9ac 	b.w	403c8e <_vfiprintf_r+0xd2>
  404936:	9204      	str	r2, [sp, #16]
  404938:	4699      	mov	r9, r3
  40493a:	e6b2      	b.n	4046a2 <_vfiprintf_r+0xae6>
  40493c:	9a04      	ldr	r2, [sp, #16]
  40493e:	6813      	ldr	r3, [r2, #0]
  404940:	9301      	str	r3, [sp, #4]
  404942:	3204      	adds	r2, #4
  404944:	2b00      	cmp	r3, #0
  404946:	9204      	str	r2, [sp, #16]
  404948:	f898 3001 	ldrb.w	r3, [r8, #1]
  40494c:	46a8      	mov	r8, r5
  40494e:	f6bf a99c 	bge.w	403c8a <_vfiprintf_r+0xce>
  404952:	f04f 32ff 	mov.w	r2, #4294967295
  404956:	9201      	str	r2, [sp, #4]
  404958:	f7ff b997 	b.w	403c8a <_vfiprintf_r+0xce>
  40495c:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  404960:	e48e      	b.n	404280 <_vfiprintf_r+0x6c4>
  404962:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  404966:	e4f0      	b.n	40434a <_vfiprintf_r+0x78e>
  404968:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  40496c:	e4ab      	b.n	4042c6 <_vfiprintf_r+0x70a>
  40496e:	4699      	mov	r9, r3
  404970:	07f3      	lsls	r3, r6, #31
  404972:	d505      	bpl.n	404980 <_vfiprintf_r+0xdc4>
  404974:	af2a      	add	r7, sp, #168	; 0xa8
  404976:	2330      	movs	r3, #48	; 0x30
  404978:	f807 3d41 	strb.w	r3, [r7, #-65]!
  40497c:	f7ff bb97 	b.w	4040ae <_vfiprintf_r+0x4f2>
  404980:	9b01      	ldr	r3, [sp, #4]
  404982:	9303      	str	r3, [sp, #12]
  404984:	465f      	mov	r7, fp
  404986:	f7ff ba39 	b.w	403dfc <_vfiprintf_r+0x240>
  40498a:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  40498e:	e443      	b.n	404218 <_vfiprintf_r+0x65c>
  404990:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  404994:	f7ff bb9a 	b.w	4040cc <_vfiprintf_r+0x510>
  404998:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  40499c:	f7ff bb4d 	b.w	40403a <_vfiprintf_r+0x47e>
  4049a0:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  4049a4:	e50f      	b.n	4043c6 <_vfiprintf_r+0x80a>
  4049a6:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  4049aa:	e4f3      	b.n	404394 <_vfiprintf_r+0x7d8>
  4049ac:	004086c0 	.word	0x004086c0
  4049b0:	004086d4 	.word	0x004086d4
  4049b4:	00408700 	.word	0x00408700

004049b8 <__sbprintf>:
  4049b8:	b5f0      	push	{r4, r5, r6, r7, lr}
  4049ba:	460c      	mov	r4, r1
  4049bc:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
  4049c0:	8989      	ldrh	r1, [r1, #12]
  4049c2:	6e66      	ldr	r6, [r4, #100]	; 0x64
  4049c4:	89e5      	ldrh	r5, [r4, #14]
  4049c6:	9619      	str	r6, [sp, #100]	; 0x64
  4049c8:	f021 0102 	bic.w	r1, r1, #2
  4049cc:	6a66      	ldr	r6, [r4, #36]	; 0x24
  4049ce:	f8ad 500e 	strh.w	r5, [sp, #14]
  4049d2:	2500      	movs	r5, #0
  4049d4:	69e7      	ldr	r7, [r4, #28]
  4049d6:	f8ad 100c 	strh.w	r1, [sp, #12]
  4049da:	9609      	str	r6, [sp, #36]	; 0x24
  4049dc:	9506      	str	r5, [sp, #24]
  4049de:	ae1a      	add	r6, sp, #104	; 0x68
  4049e0:	f44f 6580 	mov.w	r5, #1024	; 0x400
  4049e4:	4669      	mov	r1, sp
  4049e6:	9600      	str	r6, [sp, #0]
  4049e8:	9604      	str	r6, [sp, #16]
  4049ea:	9502      	str	r5, [sp, #8]
  4049ec:	9505      	str	r5, [sp, #20]
  4049ee:	9707      	str	r7, [sp, #28]
  4049f0:	4606      	mov	r6, r0
  4049f2:	f7ff f8e3 	bl	403bbc <_vfiprintf_r>
  4049f6:	1e05      	subs	r5, r0, #0
  4049f8:	db07      	blt.n	404a0a <__sbprintf+0x52>
  4049fa:	4630      	mov	r0, r6
  4049fc:	4669      	mov	r1, sp
  4049fe:	f001 f8eb 	bl	405bd8 <_fflush_r>
  404a02:	2800      	cmp	r0, #0
  404a04:	bf18      	it	ne
  404a06:	f04f 35ff 	movne.w	r5, #4294967295
  404a0a:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  404a0e:	065b      	lsls	r3, r3, #25
  404a10:	d503      	bpl.n	404a1a <__sbprintf+0x62>
  404a12:	89a3      	ldrh	r3, [r4, #12]
  404a14:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  404a18:	81a3      	strh	r3, [r4, #12]
  404a1a:	4628      	mov	r0, r5
  404a1c:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
  404a20:	bdf0      	pop	{r4, r5, r6, r7, pc}
  404a22:	bf00      	nop

00404a24 <__swsetup_r>:
  404a24:	b538      	push	{r3, r4, r5, lr}
  404a26:	4b30      	ldr	r3, [pc, #192]	; (404ae8 <__swsetup_r+0xc4>)
  404a28:	681b      	ldr	r3, [r3, #0]
  404a2a:	4605      	mov	r5, r0
  404a2c:	460c      	mov	r4, r1
  404a2e:	b113      	cbz	r3, 404a36 <__swsetup_r+0x12>
  404a30:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  404a32:	2a00      	cmp	r2, #0
  404a34:	d038      	beq.n	404aa8 <__swsetup_r+0x84>
  404a36:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  404a3a:	b293      	uxth	r3, r2
  404a3c:	0718      	lsls	r0, r3, #28
  404a3e:	d50c      	bpl.n	404a5a <__swsetup_r+0x36>
  404a40:	6920      	ldr	r0, [r4, #16]
  404a42:	b1a8      	cbz	r0, 404a70 <__swsetup_r+0x4c>
  404a44:	f013 0201 	ands.w	r2, r3, #1
  404a48:	d01e      	beq.n	404a88 <__swsetup_r+0x64>
  404a4a:	6963      	ldr	r3, [r4, #20]
  404a4c:	2200      	movs	r2, #0
  404a4e:	425b      	negs	r3, r3
  404a50:	61a3      	str	r3, [r4, #24]
  404a52:	60a2      	str	r2, [r4, #8]
  404a54:	b1f0      	cbz	r0, 404a94 <__swsetup_r+0x70>
  404a56:	2000      	movs	r0, #0
  404a58:	bd38      	pop	{r3, r4, r5, pc}
  404a5a:	06d9      	lsls	r1, r3, #27
  404a5c:	d53c      	bpl.n	404ad8 <__swsetup_r+0xb4>
  404a5e:	0758      	lsls	r0, r3, #29
  404a60:	d426      	bmi.n	404ab0 <__swsetup_r+0x8c>
  404a62:	6920      	ldr	r0, [r4, #16]
  404a64:	f042 0308 	orr.w	r3, r2, #8
  404a68:	81a3      	strh	r3, [r4, #12]
  404a6a:	b29b      	uxth	r3, r3
  404a6c:	2800      	cmp	r0, #0
  404a6e:	d1e9      	bne.n	404a44 <__swsetup_r+0x20>
  404a70:	f403 7220 	and.w	r2, r3, #640	; 0x280
  404a74:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  404a78:	d0e4      	beq.n	404a44 <__swsetup_r+0x20>
  404a7a:	4628      	mov	r0, r5
  404a7c:	4621      	mov	r1, r4
  404a7e:	f001 fcdb 	bl	406438 <__smakebuf_r>
  404a82:	89a3      	ldrh	r3, [r4, #12]
  404a84:	6920      	ldr	r0, [r4, #16]
  404a86:	e7dd      	b.n	404a44 <__swsetup_r+0x20>
  404a88:	0799      	lsls	r1, r3, #30
  404a8a:	bf58      	it	pl
  404a8c:	6962      	ldrpl	r2, [r4, #20]
  404a8e:	60a2      	str	r2, [r4, #8]
  404a90:	2800      	cmp	r0, #0
  404a92:	d1e0      	bne.n	404a56 <__swsetup_r+0x32>
  404a94:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  404a98:	061a      	lsls	r2, r3, #24
  404a9a:	d5dd      	bpl.n	404a58 <__swsetup_r+0x34>
  404a9c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  404aa0:	81a3      	strh	r3, [r4, #12]
  404aa2:	f04f 30ff 	mov.w	r0, #4294967295
  404aa6:	bd38      	pop	{r3, r4, r5, pc}
  404aa8:	4618      	mov	r0, r3
  404aaa:	f001 f929 	bl	405d00 <__sinit>
  404aae:	e7c2      	b.n	404a36 <__swsetup_r+0x12>
  404ab0:	6b21      	ldr	r1, [r4, #48]	; 0x30
  404ab2:	b151      	cbz	r1, 404aca <__swsetup_r+0xa6>
  404ab4:	f104 0340 	add.w	r3, r4, #64	; 0x40
  404ab8:	4299      	cmp	r1, r3
  404aba:	d004      	beq.n	404ac6 <__swsetup_r+0xa2>
  404abc:	4628      	mov	r0, r5
  404abe:	f001 f9e9 	bl	405e94 <_free_r>
  404ac2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  404ac6:	2300      	movs	r3, #0
  404ac8:	6323      	str	r3, [r4, #48]	; 0x30
  404aca:	2300      	movs	r3, #0
  404acc:	6920      	ldr	r0, [r4, #16]
  404ace:	6063      	str	r3, [r4, #4]
  404ad0:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  404ad4:	6020      	str	r0, [r4, #0]
  404ad6:	e7c5      	b.n	404a64 <__swsetup_r+0x40>
  404ad8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  404adc:	2309      	movs	r3, #9
  404ade:	602b      	str	r3, [r5, #0]
  404ae0:	f04f 30ff 	mov.w	r0, #4294967295
  404ae4:	81a2      	strh	r2, [r4, #12]
  404ae6:	bd38      	pop	{r3, r4, r5, pc}
  404ae8:	20400440 	.word	0x20400440

00404aec <register_fini>:
  404aec:	4b02      	ldr	r3, [pc, #8]	; (404af8 <register_fini+0xc>)
  404aee:	b113      	cbz	r3, 404af6 <register_fini+0xa>
  404af0:	4802      	ldr	r0, [pc, #8]	; (404afc <register_fini+0x10>)
  404af2:	f000 b805 	b.w	404b00 <atexit>
  404af6:	4770      	bx	lr
  404af8:	00000000 	.word	0x00000000
  404afc:	00405d15 	.word	0x00405d15

00404b00 <atexit>:
  404b00:	2300      	movs	r3, #0
  404b02:	4601      	mov	r1, r0
  404b04:	461a      	mov	r2, r3
  404b06:	4618      	mov	r0, r3
  404b08:	f002 bfec 	b.w	407ae4 <__register_exitproc>

00404b0c <quorem>:
  404b0c:	6902      	ldr	r2, [r0, #16]
  404b0e:	690b      	ldr	r3, [r1, #16]
  404b10:	4293      	cmp	r3, r2
  404b12:	f300 808d 	bgt.w	404c30 <quorem+0x124>
  404b16:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404b1a:	f103 38ff 	add.w	r8, r3, #4294967295
  404b1e:	f101 0714 	add.w	r7, r1, #20
  404b22:	f100 0b14 	add.w	fp, r0, #20
  404b26:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
  404b2a:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
  404b2e:	ea4f 0488 	mov.w	r4, r8, lsl #2
  404b32:	b083      	sub	sp, #12
  404b34:	3201      	adds	r2, #1
  404b36:	fbb3 f9f2 	udiv	r9, r3, r2
  404b3a:	eb0b 0304 	add.w	r3, fp, r4
  404b3e:	9400      	str	r4, [sp, #0]
  404b40:	eb07 0a04 	add.w	sl, r7, r4
  404b44:	9301      	str	r3, [sp, #4]
  404b46:	f1b9 0f00 	cmp.w	r9, #0
  404b4a:	d039      	beq.n	404bc0 <quorem+0xb4>
  404b4c:	2500      	movs	r5, #0
  404b4e:	46bc      	mov	ip, r7
  404b50:	46de      	mov	lr, fp
  404b52:	462b      	mov	r3, r5
  404b54:	f85c 6b04 	ldr.w	r6, [ip], #4
  404b58:	f8de 2000 	ldr.w	r2, [lr]
  404b5c:	b2b4      	uxth	r4, r6
  404b5e:	fb09 5504 	mla	r5, r9, r4, r5
  404b62:	0c36      	lsrs	r6, r6, #16
  404b64:	0c2c      	lsrs	r4, r5, #16
  404b66:	fb09 4406 	mla	r4, r9, r6, r4
  404b6a:	b2ad      	uxth	r5, r5
  404b6c:	1b5b      	subs	r3, r3, r5
  404b6e:	b2a6      	uxth	r6, r4
  404b70:	fa13 f382 	uxtah	r3, r3, r2
  404b74:	ebc6 4612 	rsb	r6, r6, r2, lsr #16
  404b78:	eb06 4623 	add.w	r6, r6, r3, asr #16
  404b7c:	b29b      	uxth	r3, r3
  404b7e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
  404b82:	45e2      	cmp	sl, ip
  404b84:	f84e 3b04 	str.w	r3, [lr], #4
  404b88:	ea4f 4514 	mov.w	r5, r4, lsr #16
  404b8c:	ea4f 4326 	mov.w	r3, r6, asr #16
  404b90:	d2e0      	bcs.n	404b54 <quorem+0x48>
  404b92:	9b00      	ldr	r3, [sp, #0]
  404b94:	f85b 3003 	ldr.w	r3, [fp, r3]
  404b98:	b993      	cbnz	r3, 404bc0 <quorem+0xb4>
  404b9a:	9c01      	ldr	r4, [sp, #4]
  404b9c:	1f23      	subs	r3, r4, #4
  404b9e:	459b      	cmp	fp, r3
  404ba0:	d20c      	bcs.n	404bbc <quorem+0xb0>
  404ba2:	f854 3c04 	ldr.w	r3, [r4, #-4]
  404ba6:	b94b      	cbnz	r3, 404bbc <quorem+0xb0>
  404ba8:	f1a4 0308 	sub.w	r3, r4, #8
  404bac:	e002      	b.n	404bb4 <quorem+0xa8>
  404bae:	681a      	ldr	r2, [r3, #0]
  404bb0:	3b04      	subs	r3, #4
  404bb2:	b91a      	cbnz	r2, 404bbc <quorem+0xb0>
  404bb4:	459b      	cmp	fp, r3
  404bb6:	f108 38ff 	add.w	r8, r8, #4294967295
  404bba:	d3f8      	bcc.n	404bae <quorem+0xa2>
  404bbc:	f8c0 8010 	str.w	r8, [r0, #16]
  404bc0:	4604      	mov	r4, r0
  404bc2:	f002 fa97 	bl	4070f4 <__mcmp>
  404bc6:	2800      	cmp	r0, #0
  404bc8:	db2e      	blt.n	404c28 <quorem+0x11c>
  404bca:	f109 0901 	add.w	r9, r9, #1
  404bce:	465d      	mov	r5, fp
  404bd0:	2300      	movs	r3, #0
  404bd2:	f857 1b04 	ldr.w	r1, [r7], #4
  404bd6:	6828      	ldr	r0, [r5, #0]
  404bd8:	b28a      	uxth	r2, r1
  404bda:	1a9a      	subs	r2, r3, r2
  404bdc:	0c09      	lsrs	r1, r1, #16
  404bde:	fa12 f280 	uxtah	r2, r2, r0
  404be2:	ebc1 4310 	rsb	r3, r1, r0, lsr #16
  404be6:	eb03 4322 	add.w	r3, r3, r2, asr #16
  404bea:	b291      	uxth	r1, r2
  404bec:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
  404bf0:	45ba      	cmp	sl, r7
  404bf2:	f845 1b04 	str.w	r1, [r5], #4
  404bf6:	ea4f 4323 	mov.w	r3, r3, asr #16
  404bfa:	d2ea      	bcs.n	404bd2 <quorem+0xc6>
  404bfc:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
  404c00:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
  404c04:	b982      	cbnz	r2, 404c28 <quorem+0x11c>
  404c06:	1f1a      	subs	r2, r3, #4
  404c08:	4593      	cmp	fp, r2
  404c0a:	d20b      	bcs.n	404c24 <quorem+0x118>
  404c0c:	f853 2c04 	ldr.w	r2, [r3, #-4]
  404c10:	b942      	cbnz	r2, 404c24 <quorem+0x118>
  404c12:	3b08      	subs	r3, #8
  404c14:	e002      	b.n	404c1c <quorem+0x110>
  404c16:	681a      	ldr	r2, [r3, #0]
  404c18:	3b04      	subs	r3, #4
  404c1a:	b91a      	cbnz	r2, 404c24 <quorem+0x118>
  404c1c:	459b      	cmp	fp, r3
  404c1e:	f108 38ff 	add.w	r8, r8, #4294967295
  404c22:	d3f8      	bcc.n	404c16 <quorem+0x10a>
  404c24:	f8c4 8010 	str.w	r8, [r4, #16]
  404c28:	4648      	mov	r0, r9
  404c2a:	b003      	add	sp, #12
  404c2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404c30:	2000      	movs	r0, #0
  404c32:	4770      	bx	lr
  404c34:	0000      	movs	r0, r0
	...

00404c38 <_dtoa_r>:
  404c38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404c3c:	6c01      	ldr	r1, [r0, #64]	; 0x40
  404c3e:	b097      	sub	sp, #92	; 0x5c
  404c40:	4681      	mov	r9, r0
  404c42:	9c23      	ldr	r4, [sp, #140]	; 0x8c
  404c44:	4692      	mov	sl, r2
  404c46:	469b      	mov	fp, r3
  404c48:	b149      	cbz	r1, 404c5e <_dtoa_r+0x26>
  404c4a:	6c42      	ldr	r2, [r0, #68]	; 0x44
  404c4c:	604a      	str	r2, [r1, #4]
  404c4e:	2301      	movs	r3, #1
  404c50:	4093      	lsls	r3, r2
  404c52:	608b      	str	r3, [r1, #8]
  404c54:	f002 f86c 	bl	406d30 <_Bfree>
  404c58:	2300      	movs	r3, #0
  404c5a:	f8c9 3040 	str.w	r3, [r9, #64]	; 0x40
  404c5e:	f1bb 0f00 	cmp.w	fp, #0
  404c62:	46d8      	mov	r8, fp
  404c64:	db33      	blt.n	404cce <_dtoa_r+0x96>
  404c66:	2300      	movs	r3, #0
  404c68:	6023      	str	r3, [r4, #0]
  404c6a:	4ba5      	ldr	r3, [pc, #660]	; (404f00 <_dtoa_r+0x2c8>)
  404c6c:	461a      	mov	r2, r3
  404c6e:	ea08 0303 	and.w	r3, r8, r3
  404c72:	4293      	cmp	r3, r2
  404c74:	d014      	beq.n	404ca0 <_dtoa_r+0x68>
  404c76:	4650      	mov	r0, sl
  404c78:	4659      	mov	r1, fp
  404c7a:	2200      	movs	r2, #0
  404c7c:	2300      	movs	r3, #0
  404c7e:	f003 fc79 	bl	408574 <__aeabi_dcmpeq>
  404c82:	4605      	mov	r5, r0
  404c84:	b348      	cbz	r0, 404cda <_dtoa_r+0xa2>
  404c86:	9a22      	ldr	r2, [sp, #136]	; 0x88
  404c88:	2301      	movs	r3, #1
  404c8a:	6013      	str	r3, [r2, #0]
  404c8c:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404c8e:	2b00      	cmp	r3, #0
  404c90:	f000 80c5 	beq.w	404e1e <_dtoa_r+0x1e6>
  404c94:	489b      	ldr	r0, [pc, #620]	; (404f04 <_dtoa_r+0x2cc>)
  404c96:	6018      	str	r0, [r3, #0]
  404c98:	3801      	subs	r0, #1
  404c9a:	b017      	add	sp, #92	; 0x5c
  404c9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404ca0:	9a22      	ldr	r2, [sp, #136]	; 0x88
  404ca2:	f242 730f 	movw	r3, #9999	; 0x270f
  404ca6:	6013      	str	r3, [r2, #0]
  404ca8:	f1ba 0f00 	cmp.w	sl, #0
  404cac:	f000 80a2 	beq.w	404df4 <_dtoa_r+0x1bc>
  404cb0:	4895      	ldr	r0, [pc, #596]	; (404f08 <_dtoa_r+0x2d0>)
  404cb2:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404cb4:	2b00      	cmp	r3, #0
  404cb6:	d0f0      	beq.n	404c9a <_dtoa_r+0x62>
  404cb8:	78c3      	ldrb	r3, [r0, #3]
  404cba:	2b00      	cmp	r3, #0
  404cbc:	f000 80b1 	beq.w	404e22 <_dtoa_r+0x1ea>
  404cc0:	f100 0308 	add.w	r3, r0, #8
  404cc4:	9a24      	ldr	r2, [sp, #144]	; 0x90
  404cc6:	6013      	str	r3, [r2, #0]
  404cc8:	b017      	add	sp, #92	; 0x5c
  404cca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404cce:	2301      	movs	r3, #1
  404cd0:	f02b 4800 	bic.w	r8, fp, #2147483648	; 0x80000000
  404cd4:	6023      	str	r3, [r4, #0]
  404cd6:	46c3      	mov	fp, r8
  404cd8:	e7c7      	b.n	404c6a <_dtoa_r+0x32>
  404cda:	aa14      	add	r2, sp, #80	; 0x50
  404cdc:	ab15      	add	r3, sp, #84	; 0x54
  404cde:	9201      	str	r2, [sp, #4]
  404ce0:	9300      	str	r3, [sp, #0]
  404ce2:	4652      	mov	r2, sl
  404ce4:	465b      	mov	r3, fp
  404ce6:	4648      	mov	r0, r9
  404ce8:	f002 faae 	bl	407248 <__d2b>
  404cec:	ea5f 5418 	movs.w	r4, r8, lsr #20
  404cf0:	9008      	str	r0, [sp, #32]
  404cf2:	f040 8088 	bne.w	404e06 <_dtoa_r+0x1ce>
  404cf6:	9d14      	ldr	r5, [sp, #80]	; 0x50
  404cf8:	9c15      	ldr	r4, [sp, #84]	; 0x54
  404cfa:	442c      	add	r4, r5
  404cfc:	f204 4332 	addw	r3, r4, #1074	; 0x432
  404d00:	2b20      	cmp	r3, #32
  404d02:	f340 8291 	ble.w	405228 <_dtoa_r+0x5f0>
  404d06:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
  404d0a:	f204 4012 	addw	r0, r4, #1042	; 0x412
  404d0e:	fa08 f803 	lsl.w	r8, r8, r3
  404d12:	fa2a f000 	lsr.w	r0, sl, r0
  404d16:	ea40 0008 	orr.w	r0, r0, r8
  404d1a:	f003 f94d 	bl	407fb8 <__aeabi_ui2d>
  404d1e:	2301      	movs	r3, #1
  404d20:	3c01      	subs	r4, #1
  404d22:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  404d26:	9310      	str	r3, [sp, #64]	; 0x40
  404d28:	2200      	movs	r2, #0
  404d2a:	4b78      	ldr	r3, [pc, #480]	; (404f0c <_dtoa_r+0x2d4>)
  404d2c:	f003 f806 	bl	407d3c <__aeabi_dsub>
  404d30:	a36d      	add	r3, pc, #436	; (adr r3, 404ee8 <_dtoa_r+0x2b0>)
  404d32:	e9d3 2300 	ldrd	r2, r3, [r3]
  404d36:	f003 f9b5 	bl	4080a4 <__aeabi_dmul>
  404d3a:	a36d      	add	r3, pc, #436	; (adr r3, 404ef0 <_dtoa_r+0x2b8>)
  404d3c:	e9d3 2300 	ldrd	r2, r3, [r3]
  404d40:	f002 fffe 	bl	407d40 <__adddf3>
  404d44:	4606      	mov	r6, r0
  404d46:	4620      	mov	r0, r4
  404d48:	460f      	mov	r7, r1
  404d4a:	f003 f945 	bl	407fd8 <__aeabi_i2d>
  404d4e:	a36a      	add	r3, pc, #424	; (adr r3, 404ef8 <_dtoa_r+0x2c0>)
  404d50:	e9d3 2300 	ldrd	r2, r3, [r3]
  404d54:	f003 f9a6 	bl	4080a4 <__aeabi_dmul>
  404d58:	4602      	mov	r2, r0
  404d5a:	460b      	mov	r3, r1
  404d5c:	4630      	mov	r0, r6
  404d5e:	4639      	mov	r1, r7
  404d60:	f002 ffee 	bl	407d40 <__adddf3>
  404d64:	4606      	mov	r6, r0
  404d66:	460f      	mov	r7, r1
  404d68:	f003 fc4c 	bl	408604 <__aeabi_d2iz>
  404d6c:	2200      	movs	r2, #0
  404d6e:	9004      	str	r0, [sp, #16]
  404d70:	2300      	movs	r3, #0
  404d72:	4630      	mov	r0, r6
  404d74:	4639      	mov	r1, r7
  404d76:	f003 fc07 	bl	408588 <__aeabi_dcmplt>
  404d7a:	2800      	cmp	r0, #0
  404d7c:	f040 8230 	bne.w	4051e0 <_dtoa_r+0x5a8>
  404d80:	9e04      	ldr	r6, [sp, #16]
  404d82:	2e16      	cmp	r6, #22
  404d84:	f200 8229 	bhi.w	4051da <_dtoa_r+0x5a2>
  404d88:	4b61      	ldr	r3, [pc, #388]	; (404f10 <_dtoa_r+0x2d8>)
  404d8a:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
  404d8e:	e9d3 0100 	ldrd	r0, r1, [r3]
  404d92:	4652      	mov	r2, sl
  404d94:	465b      	mov	r3, fp
  404d96:	f003 fc15 	bl	4085c4 <__aeabi_dcmpgt>
  404d9a:	2800      	cmp	r0, #0
  404d9c:	f000 8249 	beq.w	405232 <_dtoa_r+0x5fa>
  404da0:	1e73      	subs	r3, r6, #1
  404da2:	9304      	str	r3, [sp, #16]
  404da4:	2300      	movs	r3, #0
  404da6:	930c      	str	r3, [sp, #48]	; 0x30
  404da8:	1b2c      	subs	r4, r5, r4
  404daa:	1e63      	subs	r3, r4, #1
  404dac:	9302      	str	r3, [sp, #8]
  404dae:	f100 8232 	bmi.w	405216 <_dtoa_r+0x5de>
  404db2:	2300      	movs	r3, #0
  404db4:	9305      	str	r3, [sp, #20]
  404db6:	9b04      	ldr	r3, [sp, #16]
  404db8:	2b00      	cmp	r3, #0
  404dba:	f2c0 8223 	blt.w	405204 <_dtoa_r+0x5cc>
  404dbe:	9a02      	ldr	r2, [sp, #8]
  404dc0:	930b      	str	r3, [sp, #44]	; 0x2c
  404dc2:	4611      	mov	r1, r2
  404dc4:	4419      	add	r1, r3
  404dc6:	2300      	movs	r3, #0
  404dc8:	9102      	str	r1, [sp, #8]
  404dca:	930a      	str	r3, [sp, #40]	; 0x28
  404dcc:	9b20      	ldr	r3, [sp, #128]	; 0x80
  404dce:	2b09      	cmp	r3, #9
  404dd0:	d829      	bhi.n	404e26 <_dtoa_r+0x1ee>
  404dd2:	2b05      	cmp	r3, #5
  404dd4:	f340 8658 	ble.w	405a88 <_dtoa_r+0xe50>
  404dd8:	3b04      	subs	r3, #4
  404dda:	9320      	str	r3, [sp, #128]	; 0x80
  404ddc:	2500      	movs	r5, #0
  404dde:	9b20      	ldr	r3, [sp, #128]	; 0x80
  404de0:	3b02      	subs	r3, #2
  404de2:	2b03      	cmp	r3, #3
  404de4:	f200 8635 	bhi.w	405a52 <_dtoa_r+0xe1a>
  404de8:	e8df f013 	tbh	[pc, r3, lsl #1]
  404dec:	0228032c 	.word	0x0228032c
  404df0:	04590337 	.word	0x04590337
  404df4:	4b44      	ldr	r3, [pc, #272]	; (404f08 <_dtoa_r+0x2d0>)
  404df6:	4a47      	ldr	r2, [pc, #284]	; (404f14 <_dtoa_r+0x2dc>)
  404df8:	f3c8 0013 	ubfx	r0, r8, #0, #20
  404dfc:	2800      	cmp	r0, #0
  404dfe:	bf14      	ite	ne
  404e00:	4618      	movne	r0, r3
  404e02:	4610      	moveq	r0, r2
  404e04:	e755      	b.n	404cb2 <_dtoa_r+0x7a>
  404e06:	f3cb 0313 	ubfx	r3, fp, #0, #20
  404e0a:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
  404e0e:	9510      	str	r5, [sp, #64]	; 0x40
  404e10:	4650      	mov	r0, sl
  404e12:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
  404e16:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  404e1a:	9d14      	ldr	r5, [sp, #80]	; 0x50
  404e1c:	e784      	b.n	404d28 <_dtoa_r+0xf0>
  404e1e:	483e      	ldr	r0, [pc, #248]	; (404f18 <_dtoa_r+0x2e0>)
  404e20:	e73b      	b.n	404c9a <_dtoa_r+0x62>
  404e22:	1cc3      	adds	r3, r0, #3
  404e24:	e74e      	b.n	404cc4 <_dtoa_r+0x8c>
  404e26:	2100      	movs	r1, #0
  404e28:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
  404e2c:	4648      	mov	r0, r9
  404e2e:	9120      	str	r1, [sp, #128]	; 0x80
  404e30:	f001 ff58 	bl	406ce4 <_Balloc>
  404e34:	f04f 33ff 	mov.w	r3, #4294967295
  404e38:	9306      	str	r3, [sp, #24]
  404e3a:	9a20      	ldr	r2, [sp, #128]	; 0x80
  404e3c:	930d      	str	r3, [sp, #52]	; 0x34
  404e3e:	2301      	movs	r3, #1
  404e40:	9007      	str	r0, [sp, #28]
  404e42:	9221      	str	r2, [sp, #132]	; 0x84
  404e44:	f8c9 0040 	str.w	r0, [r9, #64]	; 0x40
  404e48:	9309      	str	r3, [sp, #36]	; 0x24
  404e4a:	9b15      	ldr	r3, [sp, #84]	; 0x54
  404e4c:	2b00      	cmp	r3, #0
  404e4e:	f2c0 80d1 	blt.w	404ff4 <_dtoa_r+0x3bc>
  404e52:	9a04      	ldr	r2, [sp, #16]
  404e54:	2a0e      	cmp	r2, #14
  404e56:	f300 80cd 	bgt.w	404ff4 <_dtoa_r+0x3bc>
  404e5a:	4b2d      	ldr	r3, [pc, #180]	; (404f10 <_dtoa_r+0x2d8>)
  404e5c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  404e60:	e9d3 3400 	ldrd	r3, r4, [r3]
  404e64:	e9cd 3402 	strd	r3, r4, [sp, #8]
  404e68:	9b21      	ldr	r3, [sp, #132]	; 0x84
  404e6a:	2b00      	cmp	r3, #0
  404e6c:	f2c0 8300 	blt.w	405470 <_dtoa_r+0x838>
  404e70:	4656      	mov	r6, sl
  404e72:	465f      	mov	r7, fp
  404e74:	4650      	mov	r0, sl
  404e76:	4659      	mov	r1, fp
  404e78:	e9dd ab02 	ldrd	sl, fp, [sp, #8]
  404e7c:	4652      	mov	r2, sl
  404e7e:	465b      	mov	r3, fp
  404e80:	f003 fa3a 	bl	4082f8 <__aeabi_ddiv>
  404e84:	f003 fbbe 	bl	408604 <__aeabi_d2iz>
  404e88:	4604      	mov	r4, r0
  404e8a:	f003 f8a5 	bl	407fd8 <__aeabi_i2d>
  404e8e:	4652      	mov	r2, sl
  404e90:	465b      	mov	r3, fp
  404e92:	f003 f907 	bl	4080a4 <__aeabi_dmul>
  404e96:	460b      	mov	r3, r1
  404e98:	4602      	mov	r2, r0
  404e9a:	4639      	mov	r1, r7
  404e9c:	4630      	mov	r0, r6
  404e9e:	f002 ff4d 	bl	407d3c <__aeabi_dsub>
  404ea2:	9d07      	ldr	r5, [sp, #28]
  404ea4:	f104 0330 	add.w	r3, r4, #48	; 0x30
  404ea8:	702b      	strb	r3, [r5, #0]
  404eaa:	9b06      	ldr	r3, [sp, #24]
  404eac:	2b01      	cmp	r3, #1
  404eae:	4606      	mov	r6, r0
  404eb0:	460f      	mov	r7, r1
  404eb2:	f105 0501 	add.w	r5, r5, #1
  404eb6:	d062      	beq.n	404f7e <_dtoa_r+0x346>
  404eb8:	2200      	movs	r2, #0
  404eba:	4b18      	ldr	r3, [pc, #96]	; (404f1c <_dtoa_r+0x2e4>)
  404ebc:	f003 f8f2 	bl	4080a4 <__aeabi_dmul>
  404ec0:	2200      	movs	r2, #0
  404ec2:	2300      	movs	r3, #0
  404ec4:	4606      	mov	r6, r0
  404ec6:	460f      	mov	r7, r1
  404ec8:	f003 fb54 	bl	408574 <__aeabi_dcmpeq>
  404ecc:	2800      	cmp	r0, #0
  404ece:	d17e      	bne.n	404fce <_dtoa_r+0x396>
  404ed0:	f8cd 9014 	str.w	r9, [sp, #20]
  404ed4:	f8dd a018 	ldr.w	sl, [sp, #24]
  404ed8:	f8dd b01c 	ldr.w	fp, [sp, #28]
  404edc:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
  404ee0:	e029      	b.n	404f36 <_dtoa_r+0x2fe>
  404ee2:	bf00      	nop
  404ee4:	f3af 8000 	nop.w
  404ee8:	636f4361 	.word	0x636f4361
  404eec:	3fd287a7 	.word	0x3fd287a7
  404ef0:	8b60c8b3 	.word	0x8b60c8b3
  404ef4:	3fc68a28 	.word	0x3fc68a28
  404ef8:	509f79fb 	.word	0x509f79fb
  404efc:	3fd34413 	.word	0x3fd34413
  404f00:	7ff00000 	.word	0x7ff00000
  404f04:	004086dd 	.word	0x004086dd
  404f08:	0040871c 	.word	0x0040871c
  404f0c:	3ff80000 	.word	0x3ff80000
  404f10:	00408730 	.word	0x00408730
  404f14:	00408710 	.word	0x00408710
  404f18:	004086dc 	.word	0x004086dc
  404f1c:	40240000 	.word	0x40240000
  404f20:	f003 f8c0 	bl	4080a4 <__aeabi_dmul>
  404f24:	2200      	movs	r2, #0
  404f26:	2300      	movs	r3, #0
  404f28:	4606      	mov	r6, r0
  404f2a:	460f      	mov	r7, r1
  404f2c:	f003 fb22 	bl	408574 <__aeabi_dcmpeq>
  404f30:	2800      	cmp	r0, #0
  404f32:	f040 83b7 	bne.w	4056a4 <_dtoa_r+0xa6c>
  404f36:	4642      	mov	r2, r8
  404f38:	464b      	mov	r3, r9
  404f3a:	4630      	mov	r0, r6
  404f3c:	4639      	mov	r1, r7
  404f3e:	f003 f9db 	bl	4082f8 <__aeabi_ddiv>
  404f42:	f003 fb5f 	bl	408604 <__aeabi_d2iz>
  404f46:	4604      	mov	r4, r0
  404f48:	f003 f846 	bl	407fd8 <__aeabi_i2d>
  404f4c:	4642      	mov	r2, r8
  404f4e:	464b      	mov	r3, r9
  404f50:	f003 f8a8 	bl	4080a4 <__aeabi_dmul>
  404f54:	4602      	mov	r2, r0
  404f56:	460b      	mov	r3, r1
  404f58:	4630      	mov	r0, r6
  404f5a:	4639      	mov	r1, r7
  404f5c:	f002 feee 	bl	407d3c <__aeabi_dsub>
  404f60:	f104 0e30 	add.w	lr, r4, #48	; 0x30
  404f64:	f805 eb01 	strb.w	lr, [r5], #1
  404f68:	ebcb 0e05 	rsb	lr, fp, r5
  404f6c:	45d6      	cmp	lr, sl
  404f6e:	4606      	mov	r6, r0
  404f70:	460f      	mov	r7, r1
  404f72:	f04f 0200 	mov.w	r2, #0
  404f76:	4bb0      	ldr	r3, [pc, #704]	; (405238 <_dtoa_r+0x600>)
  404f78:	d1d2      	bne.n	404f20 <_dtoa_r+0x2e8>
  404f7a:	f8dd 9014 	ldr.w	r9, [sp, #20]
  404f7e:	4632      	mov	r2, r6
  404f80:	463b      	mov	r3, r7
  404f82:	4630      	mov	r0, r6
  404f84:	4639      	mov	r1, r7
  404f86:	f002 fedb 	bl	407d40 <__adddf3>
  404f8a:	4606      	mov	r6, r0
  404f8c:	460f      	mov	r7, r1
  404f8e:	4602      	mov	r2, r0
  404f90:	460b      	mov	r3, r1
  404f92:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  404f96:	f003 faf7 	bl	408588 <__aeabi_dcmplt>
  404f9a:	b940      	cbnz	r0, 404fae <_dtoa_r+0x376>
  404f9c:	4632      	mov	r2, r6
  404f9e:	463b      	mov	r3, r7
  404fa0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  404fa4:	f003 fae6 	bl	408574 <__aeabi_dcmpeq>
  404fa8:	b188      	cbz	r0, 404fce <_dtoa_r+0x396>
  404faa:	07e3      	lsls	r3, r4, #31
  404fac:	d50f      	bpl.n	404fce <_dtoa_r+0x396>
  404fae:	f815 4c01 	ldrb.w	r4, [r5, #-1]
  404fb2:	9a07      	ldr	r2, [sp, #28]
  404fb4:	1e6b      	subs	r3, r5, #1
  404fb6:	e004      	b.n	404fc2 <_dtoa_r+0x38a>
  404fb8:	429a      	cmp	r2, r3
  404fba:	f000 842c 	beq.w	405816 <_dtoa_r+0xbde>
  404fbe:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  404fc2:	2c39      	cmp	r4, #57	; 0x39
  404fc4:	f103 0501 	add.w	r5, r3, #1
  404fc8:	d0f6      	beq.n	404fb8 <_dtoa_r+0x380>
  404fca:	3401      	adds	r4, #1
  404fcc:	701c      	strb	r4, [r3, #0]
  404fce:	9908      	ldr	r1, [sp, #32]
  404fd0:	4648      	mov	r0, r9
  404fd2:	f001 fead 	bl	406d30 <_Bfree>
  404fd6:	2200      	movs	r2, #0
  404fd8:	9b04      	ldr	r3, [sp, #16]
  404fda:	702a      	strb	r2, [r5, #0]
  404fdc:	9a22      	ldr	r2, [sp, #136]	; 0x88
  404fde:	3301      	adds	r3, #1
  404fe0:	6013      	str	r3, [r2, #0]
  404fe2:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404fe4:	2b00      	cmp	r3, #0
  404fe6:	f000 83a7 	beq.w	405738 <_dtoa_r+0xb00>
  404fea:	9807      	ldr	r0, [sp, #28]
  404fec:	601d      	str	r5, [r3, #0]
  404fee:	b017      	add	sp, #92	; 0x5c
  404ff0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404ff4:	9a09      	ldr	r2, [sp, #36]	; 0x24
  404ff6:	2a00      	cmp	r2, #0
  404ff8:	f000 8112 	beq.w	405220 <_dtoa_r+0x5e8>
  404ffc:	9a20      	ldr	r2, [sp, #128]	; 0x80
  404ffe:	2a01      	cmp	r2, #1
  405000:	f340 8258 	ble.w	4054b4 <_dtoa_r+0x87c>
  405004:	9b06      	ldr	r3, [sp, #24]
  405006:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  405008:	1e5f      	subs	r7, r3, #1
  40500a:	42ba      	cmp	r2, r7
  40500c:	f2c0 8397 	blt.w	40573e <_dtoa_r+0xb06>
  405010:	1bd7      	subs	r7, r2, r7
  405012:	9b06      	ldr	r3, [sp, #24]
  405014:	2b00      	cmp	r3, #0
  405016:	f2c0 848a 	blt.w	40592e <_dtoa_r+0xcf6>
  40501a:	9d05      	ldr	r5, [sp, #20]
  40501c:	9b06      	ldr	r3, [sp, #24]
  40501e:	9a05      	ldr	r2, [sp, #20]
  405020:	441a      	add	r2, r3
  405022:	9205      	str	r2, [sp, #20]
  405024:	9a02      	ldr	r2, [sp, #8]
  405026:	2101      	movs	r1, #1
  405028:	441a      	add	r2, r3
  40502a:	4648      	mov	r0, r9
  40502c:	9202      	str	r2, [sp, #8]
  40502e:	f001 ff17 	bl	406e60 <__i2b>
  405032:	4606      	mov	r6, r0
  405034:	b165      	cbz	r5, 405050 <_dtoa_r+0x418>
  405036:	9902      	ldr	r1, [sp, #8]
  405038:	2900      	cmp	r1, #0
  40503a:	460b      	mov	r3, r1
  40503c:	dd08      	ble.n	405050 <_dtoa_r+0x418>
  40503e:	42a9      	cmp	r1, r5
  405040:	9a05      	ldr	r2, [sp, #20]
  405042:	bfa8      	it	ge
  405044:	462b      	movge	r3, r5
  405046:	1ad2      	subs	r2, r2, r3
  405048:	1aed      	subs	r5, r5, r3
  40504a:	1acb      	subs	r3, r1, r3
  40504c:	9205      	str	r2, [sp, #20]
  40504e:	9302      	str	r3, [sp, #8]
  405050:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405052:	2b00      	cmp	r3, #0
  405054:	f340 82fc 	ble.w	405650 <_dtoa_r+0xa18>
  405058:	9a09      	ldr	r2, [sp, #36]	; 0x24
  40505a:	2a00      	cmp	r2, #0
  40505c:	f000 8201 	beq.w	405462 <_dtoa_r+0x82a>
  405060:	2f00      	cmp	r7, #0
  405062:	f000 81fe 	beq.w	405462 <_dtoa_r+0x82a>
  405066:	4631      	mov	r1, r6
  405068:	463a      	mov	r2, r7
  40506a:	4648      	mov	r0, r9
  40506c:	f001 ff9a 	bl	406fa4 <__pow5mult>
  405070:	f8dd 8020 	ldr.w	r8, [sp, #32]
  405074:	4601      	mov	r1, r0
  405076:	4642      	mov	r2, r8
  405078:	4606      	mov	r6, r0
  40507a:	4648      	mov	r0, r9
  40507c:	f001 fefa 	bl	406e74 <__multiply>
  405080:	4641      	mov	r1, r8
  405082:	4604      	mov	r4, r0
  405084:	4648      	mov	r0, r9
  405086:	f001 fe53 	bl	406d30 <_Bfree>
  40508a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40508c:	1bdb      	subs	r3, r3, r7
  40508e:	930a      	str	r3, [sp, #40]	; 0x28
  405090:	f040 81e6 	bne.w	405460 <_dtoa_r+0x828>
  405094:	2101      	movs	r1, #1
  405096:	4648      	mov	r0, r9
  405098:	f001 fee2 	bl	406e60 <__i2b>
  40509c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40509e:	4680      	mov	r8, r0
  4050a0:	2b00      	cmp	r3, #0
  4050a2:	f000 8219 	beq.w	4054d8 <_dtoa_r+0x8a0>
  4050a6:	4601      	mov	r1, r0
  4050a8:	461a      	mov	r2, r3
  4050aa:	4648      	mov	r0, r9
  4050ac:	f001 ff7a 	bl	406fa4 <__pow5mult>
  4050b0:	9b20      	ldr	r3, [sp, #128]	; 0x80
  4050b2:	2b01      	cmp	r3, #1
  4050b4:	4680      	mov	r8, r0
  4050b6:	f340 82f8 	ble.w	4056aa <_dtoa_r+0xa72>
  4050ba:	2700      	movs	r7, #0
  4050bc:	f8d8 3010 	ldr.w	r3, [r8, #16]
  4050c0:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  4050c4:	6918      	ldr	r0, [r3, #16]
  4050c6:	f001 fe7d 	bl	406dc4 <__hi0bits>
  4050ca:	f1c0 0020 	rsb	r0, r0, #32
  4050ce:	9a02      	ldr	r2, [sp, #8]
  4050d0:	4410      	add	r0, r2
  4050d2:	f010 001f 	ands.w	r0, r0, #31
  4050d6:	f000 81f6 	beq.w	4054c6 <_dtoa_r+0x88e>
  4050da:	f1c0 0320 	rsb	r3, r0, #32
  4050de:	2b04      	cmp	r3, #4
  4050e0:	f340 84ca 	ble.w	405a78 <_dtoa_r+0xe40>
  4050e4:	9b05      	ldr	r3, [sp, #20]
  4050e6:	f1c0 001c 	rsb	r0, r0, #28
  4050ea:	4403      	add	r3, r0
  4050ec:	9305      	str	r3, [sp, #20]
  4050ee:	4613      	mov	r3, r2
  4050f0:	4403      	add	r3, r0
  4050f2:	4405      	add	r5, r0
  4050f4:	9302      	str	r3, [sp, #8]
  4050f6:	9b05      	ldr	r3, [sp, #20]
  4050f8:	2b00      	cmp	r3, #0
  4050fa:	dd05      	ble.n	405108 <_dtoa_r+0x4d0>
  4050fc:	4621      	mov	r1, r4
  4050fe:	461a      	mov	r2, r3
  405100:	4648      	mov	r0, r9
  405102:	f001 ff9f 	bl	407044 <__lshift>
  405106:	4604      	mov	r4, r0
  405108:	9b02      	ldr	r3, [sp, #8]
  40510a:	2b00      	cmp	r3, #0
  40510c:	dd05      	ble.n	40511a <_dtoa_r+0x4e2>
  40510e:	4641      	mov	r1, r8
  405110:	461a      	mov	r2, r3
  405112:	4648      	mov	r0, r9
  405114:	f001 ff96 	bl	407044 <__lshift>
  405118:	4680      	mov	r8, r0
  40511a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40511c:	2b00      	cmp	r3, #0
  40511e:	f040 827c 	bne.w	40561a <_dtoa_r+0x9e2>
  405122:	9b06      	ldr	r3, [sp, #24]
  405124:	2b00      	cmp	r3, #0
  405126:	f340 8295 	ble.w	405654 <_dtoa_r+0xa1c>
  40512a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40512c:	2b00      	cmp	r3, #0
  40512e:	f040 81f5 	bne.w	40551c <_dtoa_r+0x8e4>
  405132:	f8dd b01c 	ldr.w	fp, [sp, #28]
  405136:	9f06      	ldr	r7, [sp, #24]
  405138:	465d      	mov	r5, fp
  40513a:	e002      	b.n	405142 <_dtoa_r+0x50a>
  40513c:	f001 fe02 	bl	406d44 <__multadd>
  405140:	4604      	mov	r4, r0
  405142:	4641      	mov	r1, r8
  405144:	4620      	mov	r0, r4
  405146:	f7ff fce1 	bl	404b0c <quorem>
  40514a:	f100 0a30 	add.w	sl, r0, #48	; 0x30
  40514e:	f805 ab01 	strb.w	sl, [r5], #1
  405152:	ebcb 0305 	rsb	r3, fp, r5
  405156:	42bb      	cmp	r3, r7
  405158:	f04f 020a 	mov.w	r2, #10
  40515c:	f04f 0300 	mov.w	r3, #0
  405160:	4621      	mov	r1, r4
  405162:	4648      	mov	r0, r9
  405164:	dbea      	blt.n	40513c <_dtoa_r+0x504>
  405166:	9b07      	ldr	r3, [sp, #28]
  405168:	9a06      	ldr	r2, [sp, #24]
  40516a:	2a01      	cmp	r2, #1
  40516c:	bfac      	ite	ge
  40516e:	189b      	addge	r3, r3, r2
  405170:	3301      	addlt	r3, #1
  405172:	461d      	mov	r5, r3
  405174:	f04f 0b00 	mov.w	fp, #0
  405178:	4621      	mov	r1, r4
  40517a:	2201      	movs	r2, #1
  40517c:	4648      	mov	r0, r9
  40517e:	f001 ff61 	bl	407044 <__lshift>
  405182:	4641      	mov	r1, r8
  405184:	9008      	str	r0, [sp, #32]
  405186:	f001 ffb5 	bl	4070f4 <__mcmp>
  40518a:	2800      	cmp	r0, #0
  40518c:	f340 830d 	ble.w	4057aa <_dtoa_r+0xb72>
  405190:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  405194:	9907      	ldr	r1, [sp, #28]
  405196:	1e6b      	subs	r3, r5, #1
  405198:	e004      	b.n	4051a4 <_dtoa_r+0x56c>
  40519a:	428b      	cmp	r3, r1
  40519c:	f000 8278 	beq.w	405690 <_dtoa_r+0xa58>
  4051a0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  4051a4:	2a39      	cmp	r2, #57	; 0x39
  4051a6:	f103 0501 	add.w	r5, r3, #1
  4051aa:	d0f6      	beq.n	40519a <_dtoa_r+0x562>
  4051ac:	3201      	adds	r2, #1
  4051ae:	701a      	strb	r2, [r3, #0]
  4051b0:	4641      	mov	r1, r8
  4051b2:	4648      	mov	r0, r9
  4051b4:	f001 fdbc 	bl	406d30 <_Bfree>
  4051b8:	2e00      	cmp	r6, #0
  4051ba:	f43f af08 	beq.w	404fce <_dtoa_r+0x396>
  4051be:	f1bb 0f00 	cmp.w	fp, #0
  4051c2:	d005      	beq.n	4051d0 <_dtoa_r+0x598>
  4051c4:	45b3      	cmp	fp, r6
  4051c6:	d003      	beq.n	4051d0 <_dtoa_r+0x598>
  4051c8:	4659      	mov	r1, fp
  4051ca:	4648      	mov	r0, r9
  4051cc:	f001 fdb0 	bl	406d30 <_Bfree>
  4051d0:	4631      	mov	r1, r6
  4051d2:	4648      	mov	r0, r9
  4051d4:	f001 fdac 	bl	406d30 <_Bfree>
  4051d8:	e6f9      	b.n	404fce <_dtoa_r+0x396>
  4051da:	2301      	movs	r3, #1
  4051dc:	930c      	str	r3, [sp, #48]	; 0x30
  4051de:	e5e3      	b.n	404da8 <_dtoa_r+0x170>
  4051e0:	f8dd 8010 	ldr.w	r8, [sp, #16]
  4051e4:	4640      	mov	r0, r8
  4051e6:	f002 fef7 	bl	407fd8 <__aeabi_i2d>
  4051ea:	4602      	mov	r2, r0
  4051ec:	460b      	mov	r3, r1
  4051ee:	4630      	mov	r0, r6
  4051f0:	4639      	mov	r1, r7
  4051f2:	f003 f9bf 	bl	408574 <__aeabi_dcmpeq>
  4051f6:	2800      	cmp	r0, #0
  4051f8:	f47f adc2 	bne.w	404d80 <_dtoa_r+0x148>
  4051fc:	f108 33ff 	add.w	r3, r8, #4294967295
  405200:	9304      	str	r3, [sp, #16]
  405202:	e5bd      	b.n	404d80 <_dtoa_r+0x148>
  405204:	9a05      	ldr	r2, [sp, #20]
  405206:	9b04      	ldr	r3, [sp, #16]
  405208:	1ad2      	subs	r2, r2, r3
  40520a:	425b      	negs	r3, r3
  40520c:	930a      	str	r3, [sp, #40]	; 0x28
  40520e:	2300      	movs	r3, #0
  405210:	9205      	str	r2, [sp, #20]
  405212:	930b      	str	r3, [sp, #44]	; 0x2c
  405214:	e5da      	b.n	404dcc <_dtoa_r+0x194>
  405216:	425b      	negs	r3, r3
  405218:	9305      	str	r3, [sp, #20]
  40521a:	2300      	movs	r3, #0
  40521c:	9302      	str	r3, [sp, #8]
  40521e:	e5ca      	b.n	404db6 <_dtoa_r+0x17e>
  405220:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  405222:	9d05      	ldr	r5, [sp, #20]
  405224:	9e09      	ldr	r6, [sp, #36]	; 0x24
  405226:	e705      	b.n	405034 <_dtoa_r+0x3fc>
  405228:	f1c3 0820 	rsb	r8, r3, #32
  40522c:	fa0a f008 	lsl.w	r0, sl, r8
  405230:	e573      	b.n	404d1a <_dtoa_r+0xe2>
  405232:	900c      	str	r0, [sp, #48]	; 0x30
  405234:	e5b8      	b.n	404da8 <_dtoa_r+0x170>
  405236:	bf00      	nop
  405238:	40240000 	.word	0x40240000
  40523c:	2300      	movs	r3, #0
  40523e:	9309      	str	r3, [sp, #36]	; 0x24
  405240:	9b04      	ldr	r3, [sp, #16]
  405242:	9a21      	ldr	r2, [sp, #132]	; 0x84
  405244:	4413      	add	r3, r2
  405246:	930d      	str	r3, [sp, #52]	; 0x34
  405248:	3301      	adds	r3, #1
  40524a:	2b00      	cmp	r3, #0
  40524c:	9306      	str	r3, [sp, #24]
  40524e:	f340 8283 	ble.w	405758 <_dtoa_r+0xb20>
  405252:	9c06      	ldr	r4, [sp, #24]
  405254:	4626      	mov	r6, r4
  405256:	2100      	movs	r1, #0
  405258:	2e17      	cmp	r6, #23
  40525a:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
  40525e:	d90b      	bls.n	405278 <_dtoa_r+0x640>
  405260:	2201      	movs	r2, #1
  405262:	2304      	movs	r3, #4
  405264:	005b      	lsls	r3, r3, #1
  405266:	f103 0014 	add.w	r0, r3, #20
  40526a:	42b0      	cmp	r0, r6
  40526c:	4611      	mov	r1, r2
  40526e:	f102 0201 	add.w	r2, r2, #1
  405272:	d9f7      	bls.n	405264 <_dtoa_r+0x62c>
  405274:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
  405278:	4648      	mov	r0, r9
  40527a:	f001 fd33 	bl	406ce4 <_Balloc>
  40527e:	2c0e      	cmp	r4, #14
  405280:	9007      	str	r0, [sp, #28]
  405282:	f8c9 0040 	str.w	r0, [r9, #64]	; 0x40
  405286:	f63f ade0 	bhi.w	404e4a <_dtoa_r+0x212>
  40528a:	2d00      	cmp	r5, #0
  40528c:	f43f addd 	beq.w	404e4a <_dtoa_r+0x212>
  405290:	9904      	ldr	r1, [sp, #16]
  405292:	4657      	mov	r7, sl
  405294:	46d8      	mov	r8, fp
  405296:	2900      	cmp	r1, #0
  405298:	e9cd 780e 	strd	r7, r8, [sp, #56]	; 0x38
  40529c:	f340 8292 	ble.w	4057c4 <_dtoa_r+0xb8c>
  4052a0:	4b91      	ldr	r3, [pc, #580]	; (4054e8 <_dtoa_r+0x8b0>)
  4052a2:	f001 020f 	and.w	r2, r1, #15
  4052a6:	110e      	asrs	r6, r1, #4
  4052a8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  4052ac:	06f0      	lsls	r0, r6, #27
  4052ae:	e9d3 4500 	ldrd	r4, r5, [r3]
  4052b2:	f140 824c 	bpl.w	40574e <_dtoa_r+0xb16>
  4052b6:	4b8d      	ldr	r3, [pc, #564]	; (4054ec <_dtoa_r+0x8b4>)
  4052b8:	4650      	mov	r0, sl
  4052ba:	4659      	mov	r1, fp
  4052bc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  4052c0:	f003 f81a 	bl	4082f8 <__aeabi_ddiv>
  4052c4:	f006 060f 	and.w	r6, r6, #15
  4052c8:	4682      	mov	sl, r0
  4052ca:	468b      	mov	fp, r1
  4052cc:	f04f 0803 	mov.w	r8, #3
  4052d0:	b186      	cbz	r6, 4052f4 <_dtoa_r+0x6bc>
  4052d2:	4f86      	ldr	r7, [pc, #536]	; (4054ec <_dtoa_r+0x8b4>)
  4052d4:	07f1      	lsls	r1, r6, #31
  4052d6:	d509      	bpl.n	4052ec <_dtoa_r+0x6b4>
  4052d8:	4620      	mov	r0, r4
  4052da:	4629      	mov	r1, r5
  4052dc:	e9d7 2300 	ldrd	r2, r3, [r7]
  4052e0:	f002 fee0 	bl	4080a4 <__aeabi_dmul>
  4052e4:	f108 0801 	add.w	r8, r8, #1
  4052e8:	4604      	mov	r4, r0
  4052ea:	460d      	mov	r5, r1
  4052ec:	1076      	asrs	r6, r6, #1
  4052ee:	f107 0708 	add.w	r7, r7, #8
  4052f2:	d1ef      	bne.n	4052d4 <_dtoa_r+0x69c>
  4052f4:	4622      	mov	r2, r4
  4052f6:	462b      	mov	r3, r5
  4052f8:	4650      	mov	r0, sl
  4052fa:	4659      	mov	r1, fp
  4052fc:	f002 fffc 	bl	4082f8 <__aeabi_ddiv>
  405300:	4606      	mov	r6, r0
  405302:	460f      	mov	r7, r1
  405304:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  405306:	b143      	cbz	r3, 40531a <_dtoa_r+0x6e2>
  405308:	2200      	movs	r2, #0
  40530a:	4b79      	ldr	r3, [pc, #484]	; (4054f0 <_dtoa_r+0x8b8>)
  40530c:	4630      	mov	r0, r6
  40530e:	4639      	mov	r1, r7
  405310:	f003 f93a 	bl	408588 <__aeabi_dcmplt>
  405314:	2800      	cmp	r0, #0
  405316:	f040 8320 	bne.w	40595a <_dtoa_r+0xd22>
  40531a:	4640      	mov	r0, r8
  40531c:	f002 fe5c 	bl	407fd8 <__aeabi_i2d>
  405320:	4632      	mov	r2, r6
  405322:	463b      	mov	r3, r7
  405324:	f002 febe 	bl	4080a4 <__aeabi_dmul>
  405328:	4b72      	ldr	r3, [pc, #456]	; (4054f4 <_dtoa_r+0x8bc>)
  40532a:	2200      	movs	r2, #0
  40532c:	f002 fd08 	bl	407d40 <__adddf3>
  405330:	9b06      	ldr	r3, [sp, #24]
  405332:	4604      	mov	r4, r0
  405334:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
  405338:	2b00      	cmp	r3, #0
  40533a:	f000 81df 	beq.w	4056fc <_dtoa_r+0xac4>
  40533e:	9b04      	ldr	r3, [sp, #16]
  405340:	f8dd 8018 	ldr.w	r8, [sp, #24]
  405344:	9311      	str	r3, [sp, #68]	; 0x44
  405346:	9b09      	ldr	r3, [sp, #36]	; 0x24
  405348:	2b00      	cmp	r3, #0
  40534a:	f000 8297 	beq.w	40587c <_dtoa_r+0xc44>
  40534e:	4b66      	ldr	r3, [pc, #408]	; (4054e8 <_dtoa_r+0x8b0>)
  405350:	4969      	ldr	r1, [pc, #420]	; (4054f8 <_dtoa_r+0x8c0>)
  405352:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
  405356:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  40535a:	2000      	movs	r0, #0
  40535c:	f002 ffcc 	bl	4082f8 <__aeabi_ddiv>
  405360:	4622      	mov	r2, r4
  405362:	462b      	mov	r3, r5
  405364:	f002 fcea 	bl	407d3c <__aeabi_dsub>
  405368:	4682      	mov	sl, r0
  40536a:	468b      	mov	fp, r1
  40536c:	4630      	mov	r0, r6
  40536e:	4639      	mov	r1, r7
  405370:	f003 f948 	bl	408604 <__aeabi_d2iz>
  405374:	4604      	mov	r4, r0
  405376:	f002 fe2f 	bl	407fd8 <__aeabi_i2d>
  40537a:	4602      	mov	r2, r0
  40537c:	460b      	mov	r3, r1
  40537e:	4630      	mov	r0, r6
  405380:	4639      	mov	r1, r7
  405382:	f002 fcdb 	bl	407d3c <__aeabi_dsub>
  405386:	3430      	adds	r4, #48	; 0x30
  405388:	9d07      	ldr	r5, [sp, #28]
  40538a:	b2e4      	uxtb	r4, r4
  40538c:	4606      	mov	r6, r0
  40538e:	460f      	mov	r7, r1
  405390:	702c      	strb	r4, [r5, #0]
  405392:	4602      	mov	r2, r0
  405394:	460b      	mov	r3, r1
  405396:	4650      	mov	r0, sl
  405398:	4659      	mov	r1, fp
  40539a:	3501      	adds	r5, #1
  40539c:	f003 f912 	bl	4085c4 <__aeabi_dcmpgt>
  4053a0:	2800      	cmp	r0, #0
  4053a2:	d14c      	bne.n	40543e <_dtoa_r+0x806>
  4053a4:	4632      	mov	r2, r6
  4053a6:	463b      	mov	r3, r7
  4053a8:	2000      	movs	r0, #0
  4053aa:	4951      	ldr	r1, [pc, #324]	; (4054f0 <_dtoa_r+0x8b8>)
  4053ac:	f002 fcc6 	bl	407d3c <__aeabi_dsub>
  4053b0:	4602      	mov	r2, r0
  4053b2:	460b      	mov	r3, r1
  4053b4:	4650      	mov	r0, sl
  4053b6:	4659      	mov	r1, fp
  4053b8:	f003 f904 	bl	4085c4 <__aeabi_dcmpgt>
  4053bc:	2800      	cmp	r0, #0
  4053be:	f040 830d 	bne.w	4059dc <_dtoa_r+0xda4>
  4053c2:	f1b8 0f01 	cmp.w	r8, #1
  4053c6:	f340 81b3 	ble.w	405730 <_dtoa_r+0xaf8>
  4053ca:	9b07      	ldr	r3, [sp, #28]
  4053cc:	4498      	add	r8, r3
  4053ce:	e00d      	b.n	4053ec <_dtoa_r+0x7b4>
  4053d0:	2000      	movs	r0, #0
  4053d2:	4947      	ldr	r1, [pc, #284]	; (4054f0 <_dtoa_r+0x8b8>)
  4053d4:	f002 fcb2 	bl	407d3c <__aeabi_dsub>
  4053d8:	4652      	mov	r2, sl
  4053da:	465b      	mov	r3, fp
  4053dc:	f003 f8d4 	bl	408588 <__aeabi_dcmplt>
  4053e0:	2800      	cmp	r0, #0
  4053e2:	f040 82fb 	bne.w	4059dc <_dtoa_r+0xda4>
  4053e6:	4545      	cmp	r5, r8
  4053e8:	f000 81a2 	beq.w	405730 <_dtoa_r+0xaf8>
  4053ec:	4650      	mov	r0, sl
  4053ee:	4659      	mov	r1, fp
  4053f0:	2200      	movs	r2, #0
  4053f2:	4b42      	ldr	r3, [pc, #264]	; (4054fc <_dtoa_r+0x8c4>)
  4053f4:	f002 fe56 	bl	4080a4 <__aeabi_dmul>
  4053f8:	2200      	movs	r2, #0
  4053fa:	4b40      	ldr	r3, [pc, #256]	; (4054fc <_dtoa_r+0x8c4>)
  4053fc:	4682      	mov	sl, r0
  4053fe:	468b      	mov	fp, r1
  405400:	4630      	mov	r0, r6
  405402:	4639      	mov	r1, r7
  405404:	f002 fe4e 	bl	4080a4 <__aeabi_dmul>
  405408:	460f      	mov	r7, r1
  40540a:	4606      	mov	r6, r0
  40540c:	f003 f8fa 	bl	408604 <__aeabi_d2iz>
  405410:	4604      	mov	r4, r0
  405412:	f002 fde1 	bl	407fd8 <__aeabi_i2d>
  405416:	4602      	mov	r2, r0
  405418:	460b      	mov	r3, r1
  40541a:	4630      	mov	r0, r6
  40541c:	4639      	mov	r1, r7
  40541e:	f002 fc8d 	bl	407d3c <__aeabi_dsub>
  405422:	3430      	adds	r4, #48	; 0x30
  405424:	b2e4      	uxtb	r4, r4
  405426:	4652      	mov	r2, sl
  405428:	465b      	mov	r3, fp
  40542a:	f805 4b01 	strb.w	r4, [r5], #1
  40542e:	4606      	mov	r6, r0
  405430:	460f      	mov	r7, r1
  405432:	f003 f8a9 	bl	408588 <__aeabi_dcmplt>
  405436:	4632      	mov	r2, r6
  405438:	463b      	mov	r3, r7
  40543a:	2800      	cmp	r0, #0
  40543c:	d0c8      	beq.n	4053d0 <_dtoa_r+0x798>
  40543e:	9b11      	ldr	r3, [sp, #68]	; 0x44
  405440:	9304      	str	r3, [sp, #16]
  405442:	e5c4      	b.n	404fce <_dtoa_r+0x396>
  405444:	2300      	movs	r3, #0
  405446:	9309      	str	r3, [sp, #36]	; 0x24
  405448:	9b21      	ldr	r3, [sp, #132]	; 0x84
  40544a:	2b00      	cmp	r3, #0
  40544c:	f340 8189 	ble.w	405762 <_dtoa_r+0xb2a>
  405450:	461e      	mov	r6, r3
  405452:	461c      	mov	r4, r3
  405454:	930d      	str	r3, [sp, #52]	; 0x34
  405456:	9306      	str	r3, [sp, #24]
  405458:	e6fd      	b.n	405256 <_dtoa_r+0x61e>
  40545a:	2301      	movs	r3, #1
  40545c:	9309      	str	r3, [sp, #36]	; 0x24
  40545e:	e7f3      	b.n	405448 <_dtoa_r+0x810>
  405460:	9408      	str	r4, [sp, #32]
  405462:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  405464:	9908      	ldr	r1, [sp, #32]
  405466:	4648      	mov	r0, r9
  405468:	f001 fd9c 	bl	406fa4 <__pow5mult>
  40546c:	4604      	mov	r4, r0
  40546e:	e611      	b.n	405094 <_dtoa_r+0x45c>
  405470:	9b06      	ldr	r3, [sp, #24]
  405472:	2b00      	cmp	r3, #0
  405474:	f73f acfc 	bgt.w	404e70 <_dtoa_r+0x238>
  405478:	f040 82da 	bne.w	405a30 <_dtoa_r+0xdf8>
  40547c:	2200      	movs	r2, #0
  40547e:	4b20      	ldr	r3, [pc, #128]	; (405500 <_dtoa_r+0x8c8>)
  405480:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  405484:	f002 fe0e 	bl	4080a4 <__aeabi_dmul>
  405488:	4652      	mov	r2, sl
  40548a:	465b      	mov	r3, fp
  40548c:	f003 f890 	bl	4085b0 <__aeabi_dcmpge>
  405490:	f8dd 8018 	ldr.w	r8, [sp, #24]
  405494:	4646      	mov	r6, r8
  405496:	2800      	cmp	r0, #0
  405498:	f000 80f2 	beq.w	405680 <_dtoa_r+0xa48>
  40549c:	9b21      	ldr	r3, [sp, #132]	; 0x84
  40549e:	9d07      	ldr	r5, [sp, #28]
  4054a0:	43db      	mvns	r3, r3
  4054a2:	9304      	str	r3, [sp, #16]
  4054a4:	4641      	mov	r1, r8
  4054a6:	4648      	mov	r0, r9
  4054a8:	f001 fc42 	bl	406d30 <_Bfree>
  4054ac:	2e00      	cmp	r6, #0
  4054ae:	f43f ad8e 	beq.w	404fce <_dtoa_r+0x396>
  4054b2:	e68d      	b.n	4051d0 <_dtoa_r+0x598>
  4054b4:	9a10      	ldr	r2, [sp, #64]	; 0x40
  4054b6:	2a00      	cmp	r2, #0
  4054b8:	f000 8241 	beq.w	40593e <_dtoa_r+0xd06>
  4054bc:	f203 4333 	addw	r3, r3, #1075	; 0x433
  4054c0:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  4054c2:	9d05      	ldr	r5, [sp, #20]
  4054c4:	e5ab      	b.n	40501e <_dtoa_r+0x3e6>
  4054c6:	201c      	movs	r0, #28
  4054c8:	9b05      	ldr	r3, [sp, #20]
  4054ca:	4403      	add	r3, r0
  4054cc:	9305      	str	r3, [sp, #20]
  4054ce:	9b02      	ldr	r3, [sp, #8]
  4054d0:	4403      	add	r3, r0
  4054d2:	4405      	add	r5, r0
  4054d4:	9302      	str	r3, [sp, #8]
  4054d6:	e60e      	b.n	4050f6 <_dtoa_r+0x4be>
  4054d8:	9b20      	ldr	r3, [sp, #128]	; 0x80
  4054da:	2b01      	cmp	r3, #1
  4054dc:	f340 8282 	ble.w	4059e4 <_dtoa_r+0xdac>
  4054e0:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
  4054e2:	2001      	movs	r0, #1
  4054e4:	e5f3      	b.n	4050ce <_dtoa_r+0x496>
  4054e6:	bf00      	nop
  4054e8:	00408730 	.word	0x00408730
  4054ec:	004087f8 	.word	0x004087f8
  4054f0:	3ff00000 	.word	0x3ff00000
  4054f4:	401c0000 	.word	0x401c0000
  4054f8:	3fe00000 	.word	0x3fe00000
  4054fc:	40240000 	.word	0x40240000
  405500:	40140000 	.word	0x40140000
  405504:	4631      	mov	r1, r6
  405506:	2300      	movs	r3, #0
  405508:	220a      	movs	r2, #10
  40550a:	4648      	mov	r0, r9
  40550c:	f001 fc1a 	bl	406d44 <__multadd>
  405510:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  405512:	2b00      	cmp	r3, #0
  405514:	4606      	mov	r6, r0
  405516:	f340 8297 	ble.w	405a48 <_dtoa_r+0xe10>
  40551a:	9306      	str	r3, [sp, #24]
  40551c:	2d00      	cmp	r5, #0
  40551e:	dd05      	ble.n	40552c <_dtoa_r+0x8f4>
  405520:	4631      	mov	r1, r6
  405522:	462a      	mov	r2, r5
  405524:	4648      	mov	r0, r9
  405526:	f001 fd8d 	bl	407044 <__lshift>
  40552a:	4606      	mov	r6, r0
  40552c:	2f00      	cmp	r7, #0
  40552e:	f040 817c 	bne.w	40582a <_dtoa_r+0xbf2>
  405532:	9605      	str	r6, [sp, #20]
  405534:	9b06      	ldr	r3, [sp, #24]
  405536:	9a07      	ldr	r2, [sp, #28]
  405538:	f8dd b014 	ldr.w	fp, [sp, #20]
  40553c:	3b01      	subs	r3, #1
  40553e:	18d3      	adds	r3, r2, r3
  405540:	9308      	str	r3, [sp, #32]
  405542:	f00a 0301 	and.w	r3, sl, #1
  405546:	9309      	str	r3, [sp, #36]	; 0x24
  405548:	4617      	mov	r7, r2
  40554a:	46c2      	mov	sl, r8
  40554c:	4651      	mov	r1, sl
  40554e:	4620      	mov	r0, r4
  405550:	f7ff fadc 	bl	404b0c <quorem>
  405554:	4631      	mov	r1, r6
  405556:	4605      	mov	r5, r0
  405558:	4620      	mov	r0, r4
  40555a:	f001 fdcb 	bl	4070f4 <__mcmp>
  40555e:	465a      	mov	r2, fp
  405560:	9002      	str	r0, [sp, #8]
  405562:	4651      	mov	r1, sl
  405564:	4648      	mov	r0, r9
  405566:	f001 fde5 	bl	407134 <__mdiff>
  40556a:	68c2      	ldr	r2, [r0, #12]
  40556c:	4680      	mov	r8, r0
  40556e:	f105 0330 	add.w	r3, r5, #48	; 0x30
  405572:	2a00      	cmp	r2, #0
  405574:	d149      	bne.n	40560a <_dtoa_r+0x9d2>
  405576:	4601      	mov	r1, r0
  405578:	4620      	mov	r0, r4
  40557a:	9306      	str	r3, [sp, #24]
  40557c:	f001 fdba 	bl	4070f4 <__mcmp>
  405580:	4641      	mov	r1, r8
  405582:	9005      	str	r0, [sp, #20]
  405584:	4648      	mov	r0, r9
  405586:	f001 fbd3 	bl	406d30 <_Bfree>
  40558a:	9a05      	ldr	r2, [sp, #20]
  40558c:	9b06      	ldr	r3, [sp, #24]
  40558e:	b92a      	cbnz	r2, 40559c <_dtoa_r+0x964>
  405590:	9920      	ldr	r1, [sp, #128]	; 0x80
  405592:	b919      	cbnz	r1, 40559c <_dtoa_r+0x964>
  405594:	9909      	ldr	r1, [sp, #36]	; 0x24
  405596:	2900      	cmp	r1, #0
  405598:	f000 8236 	beq.w	405a08 <_dtoa_r+0xdd0>
  40559c:	9902      	ldr	r1, [sp, #8]
  40559e:	2900      	cmp	r1, #0
  4055a0:	f2c0 80e4 	blt.w	40576c <_dtoa_r+0xb34>
  4055a4:	d105      	bne.n	4055b2 <_dtoa_r+0x97a>
  4055a6:	9920      	ldr	r1, [sp, #128]	; 0x80
  4055a8:	b919      	cbnz	r1, 4055b2 <_dtoa_r+0x97a>
  4055aa:	9909      	ldr	r1, [sp, #36]	; 0x24
  4055ac:	2900      	cmp	r1, #0
  4055ae:	f000 80dd 	beq.w	40576c <_dtoa_r+0xb34>
  4055b2:	2a00      	cmp	r2, #0
  4055b4:	f300 814d 	bgt.w	405852 <_dtoa_r+0xc1a>
  4055b8:	9a08      	ldr	r2, [sp, #32]
  4055ba:	703b      	strb	r3, [r7, #0]
  4055bc:	f107 0801 	add.w	r8, r7, #1
  4055c0:	4297      	cmp	r7, r2
  4055c2:	4645      	mov	r5, r8
  4055c4:	f000 8154 	beq.w	405870 <_dtoa_r+0xc38>
  4055c8:	4621      	mov	r1, r4
  4055ca:	2300      	movs	r3, #0
  4055cc:	220a      	movs	r2, #10
  4055ce:	4648      	mov	r0, r9
  4055d0:	f001 fbb8 	bl	406d44 <__multadd>
  4055d4:	455e      	cmp	r6, fp
  4055d6:	4604      	mov	r4, r0
  4055d8:	4631      	mov	r1, r6
  4055da:	f04f 0300 	mov.w	r3, #0
  4055de:	f04f 020a 	mov.w	r2, #10
  4055e2:	4648      	mov	r0, r9
  4055e4:	d00b      	beq.n	4055fe <_dtoa_r+0x9c6>
  4055e6:	f001 fbad 	bl	406d44 <__multadd>
  4055ea:	4659      	mov	r1, fp
  4055ec:	4606      	mov	r6, r0
  4055ee:	2300      	movs	r3, #0
  4055f0:	220a      	movs	r2, #10
  4055f2:	4648      	mov	r0, r9
  4055f4:	f001 fba6 	bl	406d44 <__multadd>
  4055f8:	4647      	mov	r7, r8
  4055fa:	4683      	mov	fp, r0
  4055fc:	e7a6      	b.n	40554c <_dtoa_r+0x914>
  4055fe:	f001 fba1 	bl	406d44 <__multadd>
  405602:	4647      	mov	r7, r8
  405604:	4606      	mov	r6, r0
  405606:	4683      	mov	fp, r0
  405608:	e7a0      	b.n	40554c <_dtoa_r+0x914>
  40560a:	4601      	mov	r1, r0
  40560c:	4648      	mov	r0, r9
  40560e:	9305      	str	r3, [sp, #20]
  405610:	f001 fb8e 	bl	406d30 <_Bfree>
  405614:	2201      	movs	r2, #1
  405616:	9b05      	ldr	r3, [sp, #20]
  405618:	e7c0      	b.n	40559c <_dtoa_r+0x964>
  40561a:	4641      	mov	r1, r8
  40561c:	4620      	mov	r0, r4
  40561e:	f001 fd69 	bl	4070f4 <__mcmp>
  405622:	2800      	cmp	r0, #0
  405624:	f6bf ad7d 	bge.w	405122 <_dtoa_r+0x4ea>
  405628:	4621      	mov	r1, r4
  40562a:	9c04      	ldr	r4, [sp, #16]
  40562c:	2300      	movs	r3, #0
  40562e:	3c01      	subs	r4, #1
  405630:	220a      	movs	r2, #10
  405632:	4648      	mov	r0, r9
  405634:	9404      	str	r4, [sp, #16]
  405636:	f001 fb85 	bl	406d44 <__multadd>
  40563a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40563c:	4604      	mov	r4, r0
  40563e:	2b00      	cmp	r3, #0
  405640:	f47f af60 	bne.w	405504 <_dtoa_r+0x8cc>
  405644:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  405646:	2b00      	cmp	r3, #0
  405648:	f340 81f6 	ble.w	405a38 <_dtoa_r+0xe00>
  40564c:	9306      	str	r3, [sp, #24]
  40564e:	e570      	b.n	405132 <_dtoa_r+0x4fa>
  405650:	9c08      	ldr	r4, [sp, #32]
  405652:	e51f      	b.n	405094 <_dtoa_r+0x45c>
  405654:	9b20      	ldr	r3, [sp, #128]	; 0x80
  405656:	2b02      	cmp	r3, #2
  405658:	f77f ad67 	ble.w	40512a <_dtoa_r+0x4f2>
  40565c:	9b06      	ldr	r3, [sp, #24]
  40565e:	2b00      	cmp	r3, #0
  405660:	f040 8179 	bne.w	405956 <_dtoa_r+0xd1e>
  405664:	4641      	mov	r1, r8
  405666:	2205      	movs	r2, #5
  405668:	4648      	mov	r0, r9
  40566a:	f001 fb6b 	bl	406d44 <__multadd>
  40566e:	4601      	mov	r1, r0
  405670:	4680      	mov	r8, r0
  405672:	4620      	mov	r0, r4
  405674:	f001 fd3e 	bl	4070f4 <__mcmp>
  405678:	2800      	cmp	r0, #0
  40567a:	9408      	str	r4, [sp, #32]
  40567c:	f77f af0e 	ble.w	40549c <_dtoa_r+0x864>
  405680:	9a04      	ldr	r2, [sp, #16]
  405682:	9907      	ldr	r1, [sp, #28]
  405684:	2331      	movs	r3, #49	; 0x31
  405686:	3201      	adds	r2, #1
  405688:	9204      	str	r2, [sp, #16]
  40568a:	700b      	strb	r3, [r1, #0]
  40568c:	1c4d      	adds	r5, r1, #1
  40568e:	e709      	b.n	4054a4 <_dtoa_r+0x86c>
  405690:	9a04      	ldr	r2, [sp, #16]
  405692:	3201      	adds	r2, #1
  405694:	9204      	str	r2, [sp, #16]
  405696:	9a07      	ldr	r2, [sp, #28]
  405698:	2331      	movs	r3, #49	; 0x31
  40569a:	7013      	strb	r3, [r2, #0]
  40569c:	e588      	b.n	4051b0 <_dtoa_r+0x578>
  40569e:	2301      	movs	r3, #1
  4056a0:	9309      	str	r3, [sp, #36]	; 0x24
  4056a2:	e5cd      	b.n	405240 <_dtoa_r+0x608>
  4056a4:	f8dd 9014 	ldr.w	r9, [sp, #20]
  4056a8:	e491      	b.n	404fce <_dtoa_r+0x396>
  4056aa:	f1ba 0f00 	cmp.w	sl, #0
  4056ae:	f47f ad04 	bne.w	4050ba <_dtoa_r+0x482>
  4056b2:	f3cb 0313 	ubfx	r3, fp, #0, #20
  4056b6:	2b00      	cmp	r3, #0
  4056b8:	f040 813f 	bne.w	40593a <_dtoa_r+0xd02>
  4056bc:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  4056c0:	0d3f      	lsrs	r7, r7, #20
  4056c2:	053f      	lsls	r7, r7, #20
  4056c4:	b137      	cbz	r7, 4056d4 <_dtoa_r+0xa9c>
  4056c6:	9b05      	ldr	r3, [sp, #20]
  4056c8:	3301      	adds	r3, #1
  4056ca:	9305      	str	r3, [sp, #20]
  4056cc:	9b02      	ldr	r3, [sp, #8]
  4056ce:	3301      	adds	r3, #1
  4056d0:	9302      	str	r3, [sp, #8]
  4056d2:	2701      	movs	r7, #1
  4056d4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4056d6:	2001      	movs	r0, #1
  4056d8:	2b00      	cmp	r3, #0
  4056da:	f43f acf8 	beq.w	4050ce <_dtoa_r+0x496>
  4056de:	e4ed      	b.n	4050bc <_dtoa_r+0x484>
  4056e0:	4640      	mov	r0, r8
  4056e2:	f002 fc79 	bl	407fd8 <__aeabi_i2d>
  4056e6:	4632      	mov	r2, r6
  4056e8:	463b      	mov	r3, r7
  4056ea:	f002 fcdb 	bl	4080a4 <__aeabi_dmul>
  4056ee:	2200      	movs	r2, #0
  4056f0:	4bbf      	ldr	r3, [pc, #764]	; (4059f0 <_dtoa_r+0xdb8>)
  4056f2:	f002 fb25 	bl	407d40 <__adddf3>
  4056f6:	4604      	mov	r4, r0
  4056f8:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
  4056fc:	4630      	mov	r0, r6
  4056fe:	4639      	mov	r1, r7
  405700:	2200      	movs	r2, #0
  405702:	4bbc      	ldr	r3, [pc, #752]	; (4059f4 <_dtoa_r+0xdbc>)
  405704:	f002 fb1a 	bl	407d3c <__aeabi_dsub>
  405708:	4622      	mov	r2, r4
  40570a:	462b      	mov	r3, r5
  40570c:	4606      	mov	r6, r0
  40570e:	460f      	mov	r7, r1
  405710:	f002 ff58 	bl	4085c4 <__aeabi_dcmpgt>
  405714:	4680      	mov	r8, r0
  405716:	2800      	cmp	r0, #0
  405718:	f040 8105 	bne.w	405926 <_dtoa_r+0xcee>
  40571c:	4622      	mov	r2, r4
  40571e:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
  405722:	4630      	mov	r0, r6
  405724:	4639      	mov	r1, r7
  405726:	f002 ff2f 	bl	408588 <__aeabi_dcmplt>
  40572a:	b108      	cbz	r0, 405730 <_dtoa_r+0xaf8>
  40572c:	4646      	mov	r6, r8
  40572e:	e6b5      	b.n	40549c <_dtoa_r+0x864>
  405730:	e9dd ab0e 	ldrd	sl, fp, [sp, #56]	; 0x38
  405734:	f7ff bb89 	b.w	404e4a <_dtoa_r+0x212>
  405738:	9807      	ldr	r0, [sp, #28]
  40573a:	f7ff baae 	b.w	404c9a <_dtoa_r+0x62>
  40573e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405740:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  405742:	970a      	str	r7, [sp, #40]	; 0x28
  405744:	1afb      	subs	r3, r7, r3
  405746:	441a      	add	r2, r3
  405748:	920b      	str	r2, [sp, #44]	; 0x2c
  40574a:	2700      	movs	r7, #0
  40574c:	e461      	b.n	405012 <_dtoa_r+0x3da>
  40574e:	e9dd ab0e 	ldrd	sl, fp, [sp, #56]	; 0x38
  405752:	f04f 0802 	mov.w	r8, #2
  405756:	e5bb      	b.n	4052d0 <_dtoa_r+0x698>
  405758:	461c      	mov	r4, r3
  40575a:	2100      	movs	r1, #0
  40575c:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
  405760:	e58a      	b.n	405278 <_dtoa_r+0x640>
  405762:	2401      	movs	r4, #1
  405764:	9421      	str	r4, [sp, #132]	; 0x84
  405766:	940d      	str	r4, [sp, #52]	; 0x34
  405768:	9406      	str	r4, [sp, #24]
  40576a:	e7f6      	b.n	40575a <_dtoa_r+0xb22>
  40576c:	2a00      	cmp	r2, #0
  40576e:	46d0      	mov	r8, sl
  405770:	f8cd b014 	str.w	fp, [sp, #20]
  405774:	469a      	mov	sl, r3
  405776:	dd11      	ble.n	40579c <_dtoa_r+0xb64>
  405778:	4621      	mov	r1, r4
  40577a:	2201      	movs	r2, #1
  40577c:	4648      	mov	r0, r9
  40577e:	f001 fc61 	bl	407044 <__lshift>
  405782:	4641      	mov	r1, r8
  405784:	4604      	mov	r4, r0
  405786:	f001 fcb5 	bl	4070f4 <__mcmp>
  40578a:	2800      	cmp	r0, #0
  40578c:	f340 8149 	ble.w	405a22 <_dtoa_r+0xdea>
  405790:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  405794:	f000 8106 	beq.w	4059a4 <_dtoa_r+0xd6c>
  405798:	f105 0a31 	add.w	sl, r5, #49	; 0x31
  40579c:	46b3      	mov	fp, r6
  40579e:	f887 a000 	strb.w	sl, [r7]
  4057a2:	1c7d      	adds	r5, r7, #1
  4057a4:	9e05      	ldr	r6, [sp, #20]
  4057a6:	9408      	str	r4, [sp, #32]
  4057a8:	e502      	b.n	4051b0 <_dtoa_r+0x578>
  4057aa:	d104      	bne.n	4057b6 <_dtoa_r+0xb7e>
  4057ac:	f01a 0f01 	tst.w	sl, #1
  4057b0:	d001      	beq.n	4057b6 <_dtoa_r+0xb7e>
  4057b2:	e4ed      	b.n	405190 <_dtoa_r+0x558>
  4057b4:	4615      	mov	r5, r2
  4057b6:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  4057ba:	2b30      	cmp	r3, #48	; 0x30
  4057bc:	f105 32ff 	add.w	r2, r5, #4294967295
  4057c0:	d0f8      	beq.n	4057b4 <_dtoa_r+0xb7c>
  4057c2:	e4f5      	b.n	4051b0 <_dtoa_r+0x578>
  4057c4:	9b04      	ldr	r3, [sp, #16]
  4057c6:	425c      	negs	r4, r3
  4057c8:	2c00      	cmp	r4, #0
  4057ca:	f000 80bf 	beq.w	40594c <_dtoa_r+0xd14>
  4057ce:	4b8a      	ldr	r3, [pc, #552]	; (4059f8 <_dtoa_r+0xdc0>)
  4057d0:	f004 020f 	and.w	r2, r4, #15
  4057d4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  4057d8:	e9d3 2300 	ldrd	r2, r3, [r3]
  4057dc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
  4057e0:	f002 fc60 	bl	4080a4 <__aeabi_dmul>
  4057e4:	1124      	asrs	r4, r4, #4
  4057e6:	4606      	mov	r6, r0
  4057e8:	460f      	mov	r7, r1
  4057ea:	f000 812a 	beq.w	405a42 <_dtoa_r+0xe0a>
  4057ee:	4d83      	ldr	r5, [pc, #524]	; (4059fc <_dtoa_r+0xdc4>)
  4057f0:	f04f 0802 	mov.w	r8, #2
  4057f4:	07e2      	lsls	r2, r4, #31
  4057f6:	d509      	bpl.n	40580c <_dtoa_r+0xbd4>
  4057f8:	4630      	mov	r0, r6
  4057fa:	4639      	mov	r1, r7
  4057fc:	e9d5 2300 	ldrd	r2, r3, [r5]
  405800:	f002 fc50 	bl	4080a4 <__aeabi_dmul>
  405804:	f108 0801 	add.w	r8, r8, #1
  405808:	4606      	mov	r6, r0
  40580a:	460f      	mov	r7, r1
  40580c:	1064      	asrs	r4, r4, #1
  40580e:	f105 0508 	add.w	r5, r5, #8
  405812:	d1ef      	bne.n	4057f4 <_dtoa_r+0xbbc>
  405814:	e576      	b.n	405304 <_dtoa_r+0x6cc>
  405816:	9907      	ldr	r1, [sp, #28]
  405818:	2230      	movs	r2, #48	; 0x30
  40581a:	700a      	strb	r2, [r1, #0]
  40581c:	9a04      	ldr	r2, [sp, #16]
  40581e:	f815 4c01 	ldrb.w	r4, [r5, #-1]
  405822:	3201      	adds	r2, #1
  405824:	9204      	str	r2, [sp, #16]
  405826:	f7ff bbd0 	b.w	404fca <_dtoa_r+0x392>
  40582a:	6871      	ldr	r1, [r6, #4]
  40582c:	4648      	mov	r0, r9
  40582e:	f001 fa59 	bl	406ce4 <_Balloc>
  405832:	6933      	ldr	r3, [r6, #16]
  405834:	1c9a      	adds	r2, r3, #2
  405836:	4605      	mov	r5, r0
  405838:	0092      	lsls	r2, r2, #2
  40583a:	f106 010c 	add.w	r1, r6, #12
  40583e:	300c      	adds	r0, #12
  405840:	f001 f94e 	bl	406ae0 <memcpy>
  405844:	4629      	mov	r1, r5
  405846:	2201      	movs	r2, #1
  405848:	4648      	mov	r0, r9
  40584a:	f001 fbfb 	bl	407044 <__lshift>
  40584e:	9005      	str	r0, [sp, #20]
  405850:	e670      	b.n	405534 <_dtoa_r+0x8fc>
  405852:	2b39      	cmp	r3, #57	; 0x39
  405854:	f8cd b014 	str.w	fp, [sp, #20]
  405858:	46d0      	mov	r8, sl
  40585a:	f000 80a3 	beq.w	4059a4 <_dtoa_r+0xd6c>
  40585e:	f103 0a01 	add.w	sl, r3, #1
  405862:	46b3      	mov	fp, r6
  405864:	f887 a000 	strb.w	sl, [r7]
  405868:	1c7d      	adds	r5, r7, #1
  40586a:	9e05      	ldr	r6, [sp, #20]
  40586c:	9408      	str	r4, [sp, #32]
  40586e:	e49f      	b.n	4051b0 <_dtoa_r+0x578>
  405870:	465a      	mov	r2, fp
  405872:	46d0      	mov	r8, sl
  405874:	46b3      	mov	fp, r6
  405876:	469a      	mov	sl, r3
  405878:	4616      	mov	r6, r2
  40587a:	e47d      	b.n	405178 <_dtoa_r+0x540>
  40587c:	495e      	ldr	r1, [pc, #376]	; (4059f8 <_dtoa_r+0xdc0>)
  40587e:	f108 3aff 	add.w	sl, r8, #4294967295
  405882:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
  405886:	4622      	mov	r2, r4
  405888:	462b      	mov	r3, r5
  40588a:	e9d1 0100 	ldrd	r0, r1, [r1]
  40588e:	f002 fc09 	bl	4080a4 <__aeabi_dmul>
  405892:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  405896:	4639      	mov	r1, r7
  405898:	4630      	mov	r0, r6
  40589a:	f002 feb3 	bl	408604 <__aeabi_d2iz>
  40589e:	4604      	mov	r4, r0
  4058a0:	f002 fb9a 	bl	407fd8 <__aeabi_i2d>
  4058a4:	4602      	mov	r2, r0
  4058a6:	460b      	mov	r3, r1
  4058a8:	4630      	mov	r0, r6
  4058aa:	4639      	mov	r1, r7
  4058ac:	f002 fa46 	bl	407d3c <__aeabi_dsub>
  4058b0:	9a07      	ldr	r2, [sp, #28]
  4058b2:	3430      	adds	r4, #48	; 0x30
  4058b4:	f1b8 0f01 	cmp.w	r8, #1
  4058b8:	4606      	mov	r6, r0
  4058ba:	460f      	mov	r7, r1
  4058bc:	7014      	strb	r4, [r2, #0]
  4058be:	f102 0501 	add.w	r5, r2, #1
  4058c2:	d01e      	beq.n	405902 <_dtoa_r+0xcca>
  4058c4:	9b07      	ldr	r3, [sp, #28]
  4058c6:	eb03 0b08 	add.w	fp, r3, r8
  4058ca:	46a8      	mov	r8, r5
  4058cc:	2200      	movs	r2, #0
  4058ce:	4b4c      	ldr	r3, [pc, #304]	; (405a00 <_dtoa_r+0xdc8>)
  4058d0:	4630      	mov	r0, r6
  4058d2:	4639      	mov	r1, r7
  4058d4:	f002 fbe6 	bl	4080a4 <__aeabi_dmul>
  4058d8:	460f      	mov	r7, r1
  4058da:	4606      	mov	r6, r0
  4058dc:	f002 fe92 	bl	408604 <__aeabi_d2iz>
  4058e0:	4604      	mov	r4, r0
  4058e2:	f002 fb79 	bl	407fd8 <__aeabi_i2d>
  4058e6:	3430      	adds	r4, #48	; 0x30
  4058e8:	4602      	mov	r2, r0
  4058ea:	460b      	mov	r3, r1
  4058ec:	4630      	mov	r0, r6
  4058ee:	4639      	mov	r1, r7
  4058f0:	f002 fa24 	bl	407d3c <__aeabi_dsub>
  4058f4:	f808 4b01 	strb.w	r4, [r8], #1
  4058f8:	45c3      	cmp	fp, r8
  4058fa:	4606      	mov	r6, r0
  4058fc:	460f      	mov	r7, r1
  4058fe:	d1e5      	bne.n	4058cc <_dtoa_r+0xc94>
  405900:	4455      	add	r5, sl
  405902:	2200      	movs	r2, #0
  405904:	4b3f      	ldr	r3, [pc, #252]	; (405a04 <_dtoa_r+0xdcc>)
  405906:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  40590a:	f002 fa19 	bl	407d40 <__adddf3>
  40590e:	4632      	mov	r2, r6
  405910:	463b      	mov	r3, r7
  405912:	f002 fe39 	bl	408588 <__aeabi_dcmplt>
  405916:	2800      	cmp	r0, #0
  405918:	d04c      	beq.n	4059b4 <_dtoa_r+0xd7c>
  40591a:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40591c:	9304      	str	r3, [sp, #16]
  40591e:	f815 4c01 	ldrb.w	r4, [r5, #-1]
  405922:	f7ff bb46 	b.w	404fb2 <_dtoa_r+0x37a>
  405926:	f04f 0800 	mov.w	r8, #0
  40592a:	4646      	mov	r6, r8
  40592c:	e6a8      	b.n	405680 <_dtoa_r+0xa48>
  40592e:	9b05      	ldr	r3, [sp, #20]
  405930:	9a06      	ldr	r2, [sp, #24]
  405932:	1a9d      	subs	r5, r3, r2
  405934:	2300      	movs	r3, #0
  405936:	f7ff bb72 	b.w	40501e <_dtoa_r+0x3e6>
  40593a:	2700      	movs	r7, #0
  40593c:	e6ca      	b.n	4056d4 <_dtoa_r+0xa9c>
  40593e:	9b14      	ldr	r3, [sp, #80]	; 0x50
  405940:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  405942:	9d05      	ldr	r5, [sp, #20]
  405944:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  405948:	f7ff bb69 	b.w	40501e <_dtoa_r+0x3e6>
  40594c:	e9dd 670e 	ldrd	r6, r7, [sp, #56]	; 0x38
  405950:	f04f 0802 	mov.w	r8, #2
  405954:	e4d6      	b.n	405304 <_dtoa_r+0x6cc>
  405956:	9408      	str	r4, [sp, #32]
  405958:	e5a0      	b.n	40549c <_dtoa_r+0x864>
  40595a:	9b06      	ldr	r3, [sp, #24]
  40595c:	2b00      	cmp	r3, #0
  40595e:	f43f aebf 	beq.w	4056e0 <_dtoa_r+0xaa8>
  405962:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  405964:	2b00      	cmp	r3, #0
  405966:	f77f aee3 	ble.w	405730 <_dtoa_r+0xaf8>
  40596a:	2200      	movs	r2, #0
  40596c:	4b24      	ldr	r3, [pc, #144]	; (405a00 <_dtoa_r+0xdc8>)
  40596e:	4630      	mov	r0, r6
  405970:	4639      	mov	r1, r7
  405972:	f002 fb97 	bl	4080a4 <__aeabi_dmul>
  405976:	4606      	mov	r6, r0
  405978:	460f      	mov	r7, r1
  40597a:	f108 0001 	add.w	r0, r8, #1
  40597e:	f002 fb2b 	bl	407fd8 <__aeabi_i2d>
  405982:	4632      	mov	r2, r6
  405984:	463b      	mov	r3, r7
  405986:	f002 fb8d 	bl	4080a4 <__aeabi_dmul>
  40598a:	2200      	movs	r2, #0
  40598c:	4b18      	ldr	r3, [pc, #96]	; (4059f0 <_dtoa_r+0xdb8>)
  40598e:	f002 f9d7 	bl	407d40 <__adddf3>
  405992:	9a04      	ldr	r2, [sp, #16]
  405994:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
  405998:	3a01      	subs	r2, #1
  40599a:	4604      	mov	r4, r0
  40599c:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
  4059a0:	9211      	str	r2, [sp, #68]	; 0x44
  4059a2:	e4d0      	b.n	405346 <_dtoa_r+0x70e>
  4059a4:	2239      	movs	r2, #57	; 0x39
  4059a6:	46b3      	mov	fp, r6
  4059a8:	9408      	str	r4, [sp, #32]
  4059aa:	9e05      	ldr	r6, [sp, #20]
  4059ac:	703a      	strb	r2, [r7, #0]
  4059ae:	1c7d      	adds	r5, r7, #1
  4059b0:	f7ff bbf0 	b.w	405194 <_dtoa_r+0x55c>
  4059b4:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
  4059b8:	2000      	movs	r0, #0
  4059ba:	4912      	ldr	r1, [pc, #72]	; (405a04 <_dtoa_r+0xdcc>)
  4059bc:	f002 f9be 	bl	407d3c <__aeabi_dsub>
  4059c0:	4632      	mov	r2, r6
  4059c2:	463b      	mov	r3, r7
  4059c4:	f002 fdfe 	bl	4085c4 <__aeabi_dcmpgt>
  4059c8:	b908      	cbnz	r0, 4059ce <_dtoa_r+0xd96>
  4059ca:	e6b1      	b.n	405730 <_dtoa_r+0xaf8>
  4059cc:	4615      	mov	r5, r2
  4059ce:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  4059d2:	2b30      	cmp	r3, #48	; 0x30
  4059d4:	f105 32ff 	add.w	r2, r5, #4294967295
  4059d8:	d0f8      	beq.n	4059cc <_dtoa_r+0xd94>
  4059da:	e530      	b.n	40543e <_dtoa_r+0x806>
  4059dc:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4059de:	9304      	str	r3, [sp, #16]
  4059e0:	f7ff bae7 	b.w	404fb2 <_dtoa_r+0x37a>
  4059e4:	f1ba 0f00 	cmp.w	sl, #0
  4059e8:	f47f ad7a 	bne.w	4054e0 <_dtoa_r+0x8a8>
  4059ec:	e661      	b.n	4056b2 <_dtoa_r+0xa7a>
  4059ee:	bf00      	nop
  4059f0:	401c0000 	.word	0x401c0000
  4059f4:	40140000 	.word	0x40140000
  4059f8:	00408730 	.word	0x00408730
  4059fc:	004087f8 	.word	0x004087f8
  405a00:	40240000 	.word	0x40240000
  405a04:	3fe00000 	.word	0x3fe00000
  405a08:	2b39      	cmp	r3, #57	; 0x39
  405a0a:	f8cd b014 	str.w	fp, [sp, #20]
  405a0e:	46d0      	mov	r8, sl
  405a10:	f8dd b008 	ldr.w	fp, [sp, #8]
  405a14:	469a      	mov	sl, r3
  405a16:	d0c5      	beq.n	4059a4 <_dtoa_r+0xd6c>
  405a18:	f1bb 0f00 	cmp.w	fp, #0
  405a1c:	f73f aebc 	bgt.w	405798 <_dtoa_r+0xb60>
  405a20:	e6bc      	b.n	40579c <_dtoa_r+0xb64>
  405a22:	f47f aebb 	bne.w	40579c <_dtoa_r+0xb64>
  405a26:	f01a 0f01 	tst.w	sl, #1
  405a2a:	f43f aeb7 	beq.w	40579c <_dtoa_r+0xb64>
  405a2e:	e6af      	b.n	405790 <_dtoa_r+0xb58>
  405a30:	f04f 0800 	mov.w	r8, #0
  405a34:	4646      	mov	r6, r8
  405a36:	e531      	b.n	40549c <_dtoa_r+0x864>
  405a38:	9b20      	ldr	r3, [sp, #128]	; 0x80
  405a3a:	2b02      	cmp	r3, #2
  405a3c:	dc21      	bgt.n	405a82 <_dtoa_r+0xe4a>
  405a3e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  405a40:	e604      	b.n	40564c <_dtoa_r+0xa14>
  405a42:	f04f 0802 	mov.w	r8, #2
  405a46:	e45d      	b.n	405304 <_dtoa_r+0x6cc>
  405a48:	9b20      	ldr	r3, [sp, #128]	; 0x80
  405a4a:	2b02      	cmp	r3, #2
  405a4c:	dc19      	bgt.n	405a82 <_dtoa_r+0xe4a>
  405a4e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  405a50:	e563      	b.n	40551a <_dtoa_r+0x8e2>
  405a52:	2400      	movs	r4, #0
  405a54:	f8c9 4044 	str.w	r4, [r9, #68]	; 0x44
  405a58:	4621      	mov	r1, r4
  405a5a:	4648      	mov	r0, r9
  405a5c:	f001 f942 	bl	406ce4 <_Balloc>
  405a60:	f04f 33ff 	mov.w	r3, #4294967295
  405a64:	9306      	str	r3, [sp, #24]
  405a66:	930d      	str	r3, [sp, #52]	; 0x34
  405a68:	2301      	movs	r3, #1
  405a6a:	9007      	str	r0, [sp, #28]
  405a6c:	9421      	str	r4, [sp, #132]	; 0x84
  405a6e:	f8c9 0040 	str.w	r0, [r9, #64]	; 0x40
  405a72:	9309      	str	r3, [sp, #36]	; 0x24
  405a74:	f7ff b9e9 	b.w	404e4a <_dtoa_r+0x212>
  405a78:	f43f ab3d 	beq.w	4050f6 <_dtoa_r+0x4be>
  405a7c:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  405a80:	e522      	b.n	4054c8 <_dtoa_r+0x890>
  405a82:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  405a84:	9306      	str	r3, [sp, #24]
  405a86:	e5e9      	b.n	40565c <_dtoa_r+0xa24>
  405a88:	2501      	movs	r5, #1
  405a8a:	f7ff b9a8 	b.w	404dde <_dtoa_r+0x1a6>
  405a8e:	bf00      	nop

00405a90 <__sflush_r>:
  405a90:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  405a94:	b29a      	uxth	r2, r3
  405a96:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405a9a:	460d      	mov	r5, r1
  405a9c:	0711      	lsls	r1, r2, #28
  405a9e:	4680      	mov	r8, r0
  405aa0:	d43c      	bmi.n	405b1c <__sflush_r+0x8c>
  405aa2:	686a      	ldr	r2, [r5, #4]
  405aa4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  405aa8:	2a00      	cmp	r2, #0
  405aaa:	81ab      	strh	r3, [r5, #12]
  405aac:	dd73      	ble.n	405b96 <__sflush_r+0x106>
  405aae:	6aac      	ldr	r4, [r5, #40]	; 0x28
  405ab0:	2c00      	cmp	r4, #0
  405ab2:	d04b      	beq.n	405b4c <__sflush_r+0xbc>
  405ab4:	b29b      	uxth	r3, r3
  405ab6:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
  405aba:	2100      	movs	r1, #0
  405abc:	b292      	uxth	r2, r2
  405abe:	f8d8 6000 	ldr.w	r6, [r8]
  405ac2:	f8c8 1000 	str.w	r1, [r8]
  405ac6:	2a00      	cmp	r2, #0
  405ac8:	d069      	beq.n	405b9e <__sflush_r+0x10e>
  405aca:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  405acc:	075f      	lsls	r7, r3, #29
  405ace:	d505      	bpl.n	405adc <__sflush_r+0x4c>
  405ad0:	6869      	ldr	r1, [r5, #4]
  405ad2:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  405ad4:	1a52      	subs	r2, r2, r1
  405ad6:	b10b      	cbz	r3, 405adc <__sflush_r+0x4c>
  405ad8:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  405ada:	1ad2      	subs	r2, r2, r3
  405adc:	2300      	movs	r3, #0
  405ade:	69e9      	ldr	r1, [r5, #28]
  405ae0:	4640      	mov	r0, r8
  405ae2:	47a0      	blx	r4
  405ae4:	1c44      	adds	r4, r0, #1
  405ae6:	d03c      	beq.n	405b62 <__sflush_r+0xd2>
  405ae8:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  405aec:	692a      	ldr	r2, [r5, #16]
  405aee:	602a      	str	r2, [r5, #0]
  405af0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  405af4:	2200      	movs	r2, #0
  405af6:	81ab      	strh	r3, [r5, #12]
  405af8:	04db      	lsls	r3, r3, #19
  405afa:	606a      	str	r2, [r5, #4]
  405afc:	d449      	bmi.n	405b92 <__sflush_r+0x102>
  405afe:	6b29      	ldr	r1, [r5, #48]	; 0x30
  405b00:	f8c8 6000 	str.w	r6, [r8]
  405b04:	b311      	cbz	r1, 405b4c <__sflush_r+0xbc>
  405b06:	f105 0340 	add.w	r3, r5, #64	; 0x40
  405b0a:	4299      	cmp	r1, r3
  405b0c:	d002      	beq.n	405b14 <__sflush_r+0x84>
  405b0e:	4640      	mov	r0, r8
  405b10:	f000 f9c0 	bl	405e94 <_free_r>
  405b14:	2000      	movs	r0, #0
  405b16:	6328      	str	r0, [r5, #48]	; 0x30
  405b18:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405b1c:	692e      	ldr	r6, [r5, #16]
  405b1e:	b1ae      	cbz	r6, 405b4c <__sflush_r+0xbc>
  405b20:	682c      	ldr	r4, [r5, #0]
  405b22:	602e      	str	r6, [r5, #0]
  405b24:	0790      	lsls	r0, r2, #30
  405b26:	bf0c      	ite	eq
  405b28:	696b      	ldreq	r3, [r5, #20]
  405b2a:	2300      	movne	r3, #0
  405b2c:	1ba4      	subs	r4, r4, r6
  405b2e:	60ab      	str	r3, [r5, #8]
  405b30:	e00a      	b.n	405b48 <__sflush_r+0xb8>
  405b32:	4623      	mov	r3, r4
  405b34:	4632      	mov	r2, r6
  405b36:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  405b38:	69e9      	ldr	r1, [r5, #28]
  405b3a:	4640      	mov	r0, r8
  405b3c:	47b8      	blx	r7
  405b3e:	2800      	cmp	r0, #0
  405b40:	eba4 0400 	sub.w	r4, r4, r0
  405b44:	4406      	add	r6, r0
  405b46:	dd04      	ble.n	405b52 <__sflush_r+0xc2>
  405b48:	2c00      	cmp	r4, #0
  405b4a:	dcf2      	bgt.n	405b32 <__sflush_r+0xa2>
  405b4c:	2000      	movs	r0, #0
  405b4e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405b52:	89ab      	ldrh	r3, [r5, #12]
  405b54:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  405b58:	81ab      	strh	r3, [r5, #12]
  405b5a:	f04f 30ff 	mov.w	r0, #4294967295
  405b5e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405b62:	f8d8 2000 	ldr.w	r2, [r8]
  405b66:	2a1d      	cmp	r2, #29
  405b68:	d8f3      	bhi.n	405b52 <__sflush_r+0xc2>
  405b6a:	4b1a      	ldr	r3, [pc, #104]	; (405bd4 <__sflush_r+0x144>)
  405b6c:	40d3      	lsrs	r3, r2
  405b6e:	f003 0301 	and.w	r3, r3, #1
  405b72:	f083 0401 	eor.w	r4, r3, #1
  405b76:	2b00      	cmp	r3, #0
  405b78:	d0eb      	beq.n	405b52 <__sflush_r+0xc2>
  405b7a:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  405b7e:	6929      	ldr	r1, [r5, #16]
  405b80:	6029      	str	r1, [r5, #0]
  405b82:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  405b86:	04d9      	lsls	r1, r3, #19
  405b88:	606c      	str	r4, [r5, #4]
  405b8a:	81ab      	strh	r3, [r5, #12]
  405b8c:	d5b7      	bpl.n	405afe <__sflush_r+0x6e>
  405b8e:	2a00      	cmp	r2, #0
  405b90:	d1b5      	bne.n	405afe <__sflush_r+0x6e>
  405b92:	6528      	str	r0, [r5, #80]	; 0x50
  405b94:	e7b3      	b.n	405afe <__sflush_r+0x6e>
  405b96:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  405b98:	2a00      	cmp	r2, #0
  405b9a:	dc88      	bgt.n	405aae <__sflush_r+0x1e>
  405b9c:	e7d6      	b.n	405b4c <__sflush_r+0xbc>
  405b9e:	2301      	movs	r3, #1
  405ba0:	69e9      	ldr	r1, [r5, #28]
  405ba2:	4640      	mov	r0, r8
  405ba4:	47a0      	blx	r4
  405ba6:	1c43      	adds	r3, r0, #1
  405ba8:	4602      	mov	r2, r0
  405baa:	d002      	beq.n	405bb2 <__sflush_r+0x122>
  405bac:	89ab      	ldrh	r3, [r5, #12]
  405bae:	6aac      	ldr	r4, [r5, #40]	; 0x28
  405bb0:	e78c      	b.n	405acc <__sflush_r+0x3c>
  405bb2:	f8d8 3000 	ldr.w	r3, [r8]
  405bb6:	2b00      	cmp	r3, #0
  405bb8:	d0f8      	beq.n	405bac <__sflush_r+0x11c>
  405bba:	2b1d      	cmp	r3, #29
  405bbc:	d001      	beq.n	405bc2 <__sflush_r+0x132>
  405bbe:	2b16      	cmp	r3, #22
  405bc0:	d102      	bne.n	405bc8 <__sflush_r+0x138>
  405bc2:	f8c8 6000 	str.w	r6, [r8]
  405bc6:	e7c1      	b.n	405b4c <__sflush_r+0xbc>
  405bc8:	89ab      	ldrh	r3, [r5, #12]
  405bca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  405bce:	81ab      	strh	r3, [r5, #12]
  405bd0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405bd4:	20400001 	.word	0x20400001

00405bd8 <_fflush_r>:
  405bd8:	b510      	push	{r4, lr}
  405bda:	4604      	mov	r4, r0
  405bdc:	b082      	sub	sp, #8
  405bde:	b108      	cbz	r0, 405be4 <_fflush_r+0xc>
  405be0:	6b83      	ldr	r3, [r0, #56]	; 0x38
  405be2:	b153      	cbz	r3, 405bfa <_fflush_r+0x22>
  405be4:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
  405be8:	b908      	cbnz	r0, 405bee <_fflush_r+0x16>
  405bea:	b002      	add	sp, #8
  405bec:	bd10      	pop	{r4, pc}
  405bee:	4620      	mov	r0, r4
  405bf0:	b002      	add	sp, #8
  405bf2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  405bf6:	f7ff bf4b 	b.w	405a90 <__sflush_r>
  405bfa:	9101      	str	r1, [sp, #4]
  405bfc:	f000 f880 	bl	405d00 <__sinit>
  405c00:	9901      	ldr	r1, [sp, #4]
  405c02:	e7ef      	b.n	405be4 <_fflush_r+0xc>

00405c04 <_cleanup_r>:
  405c04:	4901      	ldr	r1, [pc, #4]	; (405c0c <_cleanup_r+0x8>)
  405c06:	f000 bbaf 	b.w	406368 <_fwalk_reent>
  405c0a:	bf00      	nop
  405c0c:	00407c0d 	.word	0x00407c0d

00405c10 <__sinit.part.1>:
  405c10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405c14:	4b35      	ldr	r3, [pc, #212]	; (405cec <__sinit.part.1+0xdc>)
  405c16:	6845      	ldr	r5, [r0, #4]
  405c18:	63c3      	str	r3, [r0, #60]	; 0x3c
  405c1a:	2400      	movs	r4, #0
  405c1c:	4607      	mov	r7, r0
  405c1e:	f500 723b 	add.w	r2, r0, #748	; 0x2ec
  405c22:	2304      	movs	r3, #4
  405c24:	2103      	movs	r1, #3
  405c26:	f8c0 12e4 	str.w	r1, [r0, #740]	; 0x2e4
  405c2a:	f8c0 22e8 	str.w	r2, [r0, #744]	; 0x2e8
  405c2e:	f8c0 42e0 	str.w	r4, [r0, #736]	; 0x2e0
  405c32:	b083      	sub	sp, #12
  405c34:	602c      	str	r4, [r5, #0]
  405c36:	606c      	str	r4, [r5, #4]
  405c38:	60ac      	str	r4, [r5, #8]
  405c3a:	666c      	str	r4, [r5, #100]	; 0x64
  405c3c:	81ec      	strh	r4, [r5, #14]
  405c3e:	612c      	str	r4, [r5, #16]
  405c40:	616c      	str	r4, [r5, #20]
  405c42:	61ac      	str	r4, [r5, #24]
  405c44:	81ab      	strh	r3, [r5, #12]
  405c46:	4621      	mov	r1, r4
  405c48:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  405c4c:	2208      	movs	r2, #8
  405c4e:	f7fc fb07 	bl	402260 <memset>
  405c52:	68be      	ldr	r6, [r7, #8]
  405c54:	f8df b098 	ldr.w	fp, [pc, #152]	; 405cf0 <__sinit.part.1+0xe0>
  405c58:	f8df a098 	ldr.w	sl, [pc, #152]	; 405cf4 <__sinit.part.1+0xe4>
  405c5c:	f8df 9098 	ldr.w	r9, [pc, #152]	; 405cf8 <__sinit.part.1+0xe8>
  405c60:	f8df 8098 	ldr.w	r8, [pc, #152]	; 405cfc <__sinit.part.1+0xec>
  405c64:	f8c5 b020 	str.w	fp, [r5, #32]
  405c68:	2301      	movs	r3, #1
  405c6a:	2209      	movs	r2, #9
  405c6c:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  405c70:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  405c74:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  405c78:	61ed      	str	r5, [r5, #28]
  405c7a:	4621      	mov	r1, r4
  405c7c:	81f3      	strh	r3, [r6, #14]
  405c7e:	81b2      	strh	r2, [r6, #12]
  405c80:	f106 005c 	add.w	r0, r6, #92	; 0x5c
  405c84:	6034      	str	r4, [r6, #0]
  405c86:	6074      	str	r4, [r6, #4]
  405c88:	60b4      	str	r4, [r6, #8]
  405c8a:	6674      	str	r4, [r6, #100]	; 0x64
  405c8c:	6134      	str	r4, [r6, #16]
  405c8e:	6174      	str	r4, [r6, #20]
  405c90:	61b4      	str	r4, [r6, #24]
  405c92:	2208      	movs	r2, #8
  405c94:	9301      	str	r3, [sp, #4]
  405c96:	f7fc fae3 	bl	402260 <memset>
  405c9a:	68fd      	ldr	r5, [r7, #12]
  405c9c:	61f6      	str	r6, [r6, #28]
  405c9e:	2012      	movs	r0, #18
  405ca0:	2202      	movs	r2, #2
  405ca2:	f8c6 b020 	str.w	fp, [r6, #32]
  405ca6:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
  405caa:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
  405cae:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
  405cb2:	4621      	mov	r1, r4
  405cb4:	81a8      	strh	r0, [r5, #12]
  405cb6:	81ea      	strh	r2, [r5, #14]
  405cb8:	602c      	str	r4, [r5, #0]
  405cba:	606c      	str	r4, [r5, #4]
  405cbc:	60ac      	str	r4, [r5, #8]
  405cbe:	666c      	str	r4, [r5, #100]	; 0x64
  405cc0:	612c      	str	r4, [r5, #16]
  405cc2:	616c      	str	r4, [r5, #20]
  405cc4:	61ac      	str	r4, [r5, #24]
  405cc6:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  405cca:	2208      	movs	r2, #8
  405ccc:	f7fc fac8 	bl	402260 <memset>
  405cd0:	9b01      	ldr	r3, [sp, #4]
  405cd2:	61ed      	str	r5, [r5, #28]
  405cd4:	f8c5 b020 	str.w	fp, [r5, #32]
  405cd8:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  405cdc:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  405ce0:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  405ce4:	63bb      	str	r3, [r7, #56]	; 0x38
  405ce6:	b003      	add	sp, #12
  405ce8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405cec:	00405c05 	.word	0x00405c05
  405cf0:	00407705 	.word	0x00407705
  405cf4:	00407729 	.word	0x00407729
  405cf8:	00407765 	.word	0x00407765
  405cfc:	00407785 	.word	0x00407785

00405d00 <__sinit>:
  405d00:	6b83      	ldr	r3, [r0, #56]	; 0x38
  405d02:	b103      	cbz	r3, 405d06 <__sinit+0x6>
  405d04:	4770      	bx	lr
  405d06:	f7ff bf83 	b.w	405c10 <__sinit.part.1>
  405d0a:	bf00      	nop

00405d0c <__sfp_lock_acquire>:
  405d0c:	4770      	bx	lr
  405d0e:	bf00      	nop

00405d10 <__sfp_lock_release>:
  405d10:	4770      	bx	lr
  405d12:	bf00      	nop

00405d14 <__libc_fini_array>:
  405d14:	b538      	push	{r3, r4, r5, lr}
  405d16:	4d07      	ldr	r5, [pc, #28]	; (405d34 <__libc_fini_array+0x20>)
  405d18:	4c07      	ldr	r4, [pc, #28]	; (405d38 <__libc_fini_array+0x24>)
  405d1a:	1b2c      	subs	r4, r5, r4
  405d1c:	10a4      	asrs	r4, r4, #2
  405d1e:	d005      	beq.n	405d2c <__libc_fini_array+0x18>
  405d20:	3c01      	subs	r4, #1
  405d22:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  405d26:	4798      	blx	r3
  405d28:	2c00      	cmp	r4, #0
  405d2a:	d1f9      	bne.n	405d20 <__libc_fini_array+0xc>
  405d2c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  405d30:	f002 bd86 	b.w	408840 <_fini>
  405d34:	00408850 	.word	0x00408850
  405d38:	0040884c 	.word	0x0040884c

00405d3c <__fputwc>:
  405d3c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  405d40:	b082      	sub	sp, #8
  405d42:	4680      	mov	r8, r0
  405d44:	4689      	mov	r9, r1
  405d46:	4614      	mov	r4, r2
  405d48:	f000 fb3c 	bl	4063c4 <__locale_mb_cur_max>
  405d4c:	2801      	cmp	r0, #1
  405d4e:	d033      	beq.n	405db8 <__fputwc+0x7c>
  405d50:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  405d54:	464a      	mov	r2, r9
  405d56:	a901      	add	r1, sp, #4
  405d58:	4640      	mov	r0, r8
  405d5a:	f001 fe75 	bl	407a48 <_wcrtomb_r>
  405d5e:	f1b0 3fff 	cmp.w	r0, #4294967295
  405d62:	4682      	mov	sl, r0
  405d64:	d021      	beq.n	405daa <__fputwc+0x6e>
  405d66:	b388      	cbz	r0, 405dcc <__fputwc+0x90>
  405d68:	f89d 6004 	ldrb.w	r6, [sp, #4]
  405d6c:	2500      	movs	r5, #0
  405d6e:	e008      	b.n	405d82 <__fputwc+0x46>
  405d70:	6823      	ldr	r3, [r4, #0]
  405d72:	1c5a      	adds	r2, r3, #1
  405d74:	6022      	str	r2, [r4, #0]
  405d76:	701e      	strb	r6, [r3, #0]
  405d78:	3501      	adds	r5, #1
  405d7a:	4555      	cmp	r5, sl
  405d7c:	d226      	bcs.n	405dcc <__fputwc+0x90>
  405d7e:	ab01      	add	r3, sp, #4
  405d80:	5d5e      	ldrb	r6, [r3, r5]
  405d82:	68a3      	ldr	r3, [r4, #8]
  405d84:	3b01      	subs	r3, #1
  405d86:	2b00      	cmp	r3, #0
  405d88:	60a3      	str	r3, [r4, #8]
  405d8a:	daf1      	bge.n	405d70 <__fputwc+0x34>
  405d8c:	69a7      	ldr	r7, [r4, #24]
  405d8e:	42bb      	cmp	r3, r7
  405d90:	4631      	mov	r1, r6
  405d92:	4622      	mov	r2, r4
  405d94:	4640      	mov	r0, r8
  405d96:	db01      	blt.n	405d9c <__fputwc+0x60>
  405d98:	2e0a      	cmp	r6, #10
  405d9a:	d1e9      	bne.n	405d70 <__fputwc+0x34>
  405d9c:	f001 fdfe 	bl	40799c <__swbuf_r>
  405da0:	1c43      	adds	r3, r0, #1
  405da2:	d1e9      	bne.n	405d78 <__fputwc+0x3c>
  405da4:	b002      	add	sp, #8
  405da6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405daa:	89a3      	ldrh	r3, [r4, #12]
  405dac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  405db0:	81a3      	strh	r3, [r4, #12]
  405db2:	b002      	add	sp, #8
  405db4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405db8:	f109 33ff 	add.w	r3, r9, #4294967295
  405dbc:	2bfe      	cmp	r3, #254	; 0xfe
  405dbe:	d8c7      	bhi.n	405d50 <__fputwc+0x14>
  405dc0:	fa5f f689 	uxtb.w	r6, r9
  405dc4:	4682      	mov	sl, r0
  405dc6:	f88d 6004 	strb.w	r6, [sp, #4]
  405dca:	e7cf      	b.n	405d6c <__fputwc+0x30>
  405dcc:	4648      	mov	r0, r9
  405dce:	b002      	add	sp, #8
  405dd0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00405dd4 <_fputwc_r>:
  405dd4:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
  405dd8:	f413 5f00 	tst.w	r3, #8192	; 0x2000
  405ddc:	d10a      	bne.n	405df4 <_fputwc_r+0x20>
  405dde:	b410      	push	{r4}
  405de0:	6e54      	ldr	r4, [r2, #100]	; 0x64
  405de2:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  405de6:	f444 5400 	orr.w	r4, r4, #8192	; 0x2000
  405dea:	6654      	str	r4, [r2, #100]	; 0x64
  405dec:	8193      	strh	r3, [r2, #12]
  405dee:	bc10      	pop	{r4}
  405df0:	f7ff bfa4 	b.w	405d3c <__fputwc>
  405df4:	f7ff bfa2 	b.w	405d3c <__fputwc>

00405df8 <_malloc_trim_r>:
  405df8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  405dfa:	4f23      	ldr	r7, [pc, #140]	; (405e88 <_malloc_trim_r+0x90>)
  405dfc:	460c      	mov	r4, r1
  405dfe:	4606      	mov	r6, r0
  405e00:	f000 ff6c 	bl	406cdc <__malloc_lock>
  405e04:	68bb      	ldr	r3, [r7, #8]
  405e06:	685d      	ldr	r5, [r3, #4]
  405e08:	f025 0503 	bic.w	r5, r5, #3
  405e0c:	1b29      	subs	r1, r5, r4
  405e0e:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
  405e12:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  405e16:	f021 010f 	bic.w	r1, r1, #15
  405e1a:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  405e1e:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  405e22:	db07      	blt.n	405e34 <_malloc_trim_r+0x3c>
  405e24:	2100      	movs	r1, #0
  405e26:	4630      	mov	r0, r6
  405e28:	f001 fc5a 	bl	4076e0 <_sbrk_r>
  405e2c:	68bb      	ldr	r3, [r7, #8]
  405e2e:	442b      	add	r3, r5
  405e30:	4298      	cmp	r0, r3
  405e32:	d004      	beq.n	405e3e <_malloc_trim_r+0x46>
  405e34:	4630      	mov	r0, r6
  405e36:	f000 ff53 	bl	406ce0 <__malloc_unlock>
  405e3a:	2000      	movs	r0, #0
  405e3c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  405e3e:	4261      	negs	r1, r4
  405e40:	4630      	mov	r0, r6
  405e42:	f001 fc4d 	bl	4076e0 <_sbrk_r>
  405e46:	3001      	adds	r0, #1
  405e48:	d00d      	beq.n	405e66 <_malloc_trim_r+0x6e>
  405e4a:	4b10      	ldr	r3, [pc, #64]	; (405e8c <_malloc_trim_r+0x94>)
  405e4c:	68ba      	ldr	r2, [r7, #8]
  405e4e:	6819      	ldr	r1, [r3, #0]
  405e50:	1b2d      	subs	r5, r5, r4
  405e52:	f045 0501 	orr.w	r5, r5, #1
  405e56:	4630      	mov	r0, r6
  405e58:	1b09      	subs	r1, r1, r4
  405e5a:	6055      	str	r5, [r2, #4]
  405e5c:	6019      	str	r1, [r3, #0]
  405e5e:	f000 ff3f 	bl	406ce0 <__malloc_unlock>
  405e62:	2001      	movs	r0, #1
  405e64:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  405e66:	2100      	movs	r1, #0
  405e68:	4630      	mov	r0, r6
  405e6a:	f001 fc39 	bl	4076e0 <_sbrk_r>
  405e6e:	68ba      	ldr	r2, [r7, #8]
  405e70:	1a83      	subs	r3, r0, r2
  405e72:	2b0f      	cmp	r3, #15
  405e74:	ddde      	ble.n	405e34 <_malloc_trim_r+0x3c>
  405e76:	4c06      	ldr	r4, [pc, #24]	; (405e90 <_malloc_trim_r+0x98>)
  405e78:	4904      	ldr	r1, [pc, #16]	; (405e8c <_malloc_trim_r+0x94>)
  405e7a:	6824      	ldr	r4, [r4, #0]
  405e7c:	f043 0301 	orr.w	r3, r3, #1
  405e80:	1b00      	subs	r0, r0, r4
  405e82:	6053      	str	r3, [r2, #4]
  405e84:	6008      	str	r0, [r1, #0]
  405e86:	e7d5      	b.n	405e34 <_malloc_trim_r+0x3c>
  405e88:	204004a0 	.word	0x204004a0
  405e8c:	20400958 	.word	0x20400958
  405e90:	204008ac 	.word	0x204008ac

00405e94 <_free_r>:
  405e94:	2900      	cmp	r1, #0
  405e96:	d045      	beq.n	405f24 <_free_r+0x90>
  405e98:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405e9c:	460d      	mov	r5, r1
  405e9e:	4680      	mov	r8, r0
  405ea0:	f000 ff1c 	bl	406cdc <__malloc_lock>
  405ea4:	f855 7c04 	ldr.w	r7, [r5, #-4]
  405ea8:	496a      	ldr	r1, [pc, #424]	; (406054 <_free_r+0x1c0>)
  405eaa:	f027 0301 	bic.w	r3, r7, #1
  405eae:	f1a5 0408 	sub.w	r4, r5, #8
  405eb2:	18e2      	adds	r2, r4, r3
  405eb4:	688e      	ldr	r6, [r1, #8]
  405eb6:	6850      	ldr	r0, [r2, #4]
  405eb8:	42b2      	cmp	r2, r6
  405eba:	f020 0003 	bic.w	r0, r0, #3
  405ebe:	d062      	beq.n	405f86 <_free_r+0xf2>
  405ec0:	07fe      	lsls	r6, r7, #31
  405ec2:	6050      	str	r0, [r2, #4]
  405ec4:	d40b      	bmi.n	405ede <_free_r+0x4a>
  405ec6:	f855 7c08 	ldr.w	r7, [r5, #-8]
  405eca:	1be4      	subs	r4, r4, r7
  405ecc:	f101 0e08 	add.w	lr, r1, #8
  405ed0:	68a5      	ldr	r5, [r4, #8]
  405ed2:	4575      	cmp	r5, lr
  405ed4:	443b      	add	r3, r7
  405ed6:	d06f      	beq.n	405fb8 <_free_r+0x124>
  405ed8:	68e7      	ldr	r7, [r4, #12]
  405eda:	60ef      	str	r7, [r5, #12]
  405edc:	60bd      	str	r5, [r7, #8]
  405ede:	1815      	adds	r5, r2, r0
  405ee0:	686d      	ldr	r5, [r5, #4]
  405ee2:	07ed      	lsls	r5, r5, #31
  405ee4:	d542      	bpl.n	405f6c <_free_r+0xd8>
  405ee6:	f043 0201 	orr.w	r2, r3, #1
  405eea:	6062      	str	r2, [r4, #4]
  405eec:	50e3      	str	r3, [r4, r3]
  405eee:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  405ef2:	d218      	bcs.n	405f26 <_free_r+0x92>
  405ef4:	08db      	lsrs	r3, r3, #3
  405ef6:	1c5a      	adds	r2, r3, #1
  405ef8:	684d      	ldr	r5, [r1, #4]
  405efa:	f851 7032 	ldr.w	r7, [r1, r2, lsl #3]
  405efe:	60a7      	str	r7, [r4, #8]
  405f00:	2001      	movs	r0, #1
  405f02:	109b      	asrs	r3, r3, #2
  405f04:	fa00 f303 	lsl.w	r3, r0, r3
  405f08:	eb01 00c2 	add.w	r0, r1, r2, lsl #3
  405f0c:	431d      	orrs	r5, r3
  405f0e:	3808      	subs	r0, #8
  405f10:	60e0      	str	r0, [r4, #12]
  405f12:	604d      	str	r5, [r1, #4]
  405f14:	f841 4032 	str.w	r4, [r1, r2, lsl #3]
  405f18:	60fc      	str	r4, [r7, #12]
  405f1a:	4640      	mov	r0, r8
  405f1c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  405f20:	f000 bede 	b.w	406ce0 <__malloc_unlock>
  405f24:	4770      	bx	lr
  405f26:	0a5a      	lsrs	r2, r3, #9
  405f28:	2a04      	cmp	r2, #4
  405f2a:	d853      	bhi.n	405fd4 <_free_r+0x140>
  405f2c:	099a      	lsrs	r2, r3, #6
  405f2e:	f102 0739 	add.w	r7, r2, #57	; 0x39
  405f32:	007f      	lsls	r7, r7, #1
  405f34:	f102 0538 	add.w	r5, r2, #56	; 0x38
  405f38:	eb01 0087 	add.w	r0, r1, r7, lsl #2
  405f3c:	f851 2027 	ldr.w	r2, [r1, r7, lsl #2]
  405f40:	4944      	ldr	r1, [pc, #272]	; (406054 <_free_r+0x1c0>)
  405f42:	3808      	subs	r0, #8
  405f44:	4290      	cmp	r0, r2
  405f46:	d04d      	beq.n	405fe4 <_free_r+0x150>
  405f48:	6851      	ldr	r1, [r2, #4]
  405f4a:	f021 0103 	bic.w	r1, r1, #3
  405f4e:	428b      	cmp	r3, r1
  405f50:	d202      	bcs.n	405f58 <_free_r+0xc4>
  405f52:	6892      	ldr	r2, [r2, #8]
  405f54:	4290      	cmp	r0, r2
  405f56:	d1f7      	bne.n	405f48 <_free_r+0xb4>
  405f58:	68d0      	ldr	r0, [r2, #12]
  405f5a:	60e0      	str	r0, [r4, #12]
  405f5c:	60a2      	str	r2, [r4, #8]
  405f5e:	6084      	str	r4, [r0, #8]
  405f60:	60d4      	str	r4, [r2, #12]
  405f62:	4640      	mov	r0, r8
  405f64:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  405f68:	f000 beba 	b.w	406ce0 <__malloc_unlock>
  405f6c:	6895      	ldr	r5, [r2, #8]
  405f6e:	4f3a      	ldr	r7, [pc, #232]	; (406058 <_free_r+0x1c4>)
  405f70:	42bd      	cmp	r5, r7
  405f72:	4403      	add	r3, r0
  405f74:	d03f      	beq.n	405ff6 <_free_r+0x162>
  405f76:	68d0      	ldr	r0, [r2, #12]
  405f78:	60e8      	str	r0, [r5, #12]
  405f7a:	f043 0201 	orr.w	r2, r3, #1
  405f7e:	6085      	str	r5, [r0, #8]
  405f80:	6062      	str	r2, [r4, #4]
  405f82:	50e3      	str	r3, [r4, r3]
  405f84:	e7b3      	b.n	405eee <_free_r+0x5a>
  405f86:	07ff      	lsls	r7, r7, #31
  405f88:	4403      	add	r3, r0
  405f8a:	d407      	bmi.n	405f9c <_free_r+0x108>
  405f8c:	f855 2c08 	ldr.w	r2, [r5, #-8]
  405f90:	1aa4      	subs	r4, r4, r2
  405f92:	4413      	add	r3, r2
  405f94:	68a0      	ldr	r0, [r4, #8]
  405f96:	68e2      	ldr	r2, [r4, #12]
  405f98:	60c2      	str	r2, [r0, #12]
  405f9a:	6090      	str	r0, [r2, #8]
  405f9c:	4a2f      	ldr	r2, [pc, #188]	; (40605c <_free_r+0x1c8>)
  405f9e:	6812      	ldr	r2, [r2, #0]
  405fa0:	f043 0001 	orr.w	r0, r3, #1
  405fa4:	4293      	cmp	r3, r2
  405fa6:	6060      	str	r0, [r4, #4]
  405fa8:	608c      	str	r4, [r1, #8]
  405faa:	d3b6      	bcc.n	405f1a <_free_r+0x86>
  405fac:	4b2c      	ldr	r3, [pc, #176]	; (406060 <_free_r+0x1cc>)
  405fae:	4640      	mov	r0, r8
  405fb0:	6819      	ldr	r1, [r3, #0]
  405fb2:	f7ff ff21 	bl	405df8 <_malloc_trim_r>
  405fb6:	e7b0      	b.n	405f1a <_free_r+0x86>
  405fb8:	1811      	adds	r1, r2, r0
  405fba:	6849      	ldr	r1, [r1, #4]
  405fbc:	07c9      	lsls	r1, r1, #31
  405fbe:	d444      	bmi.n	40604a <_free_r+0x1b6>
  405fc0:	6891      	ldr	r1, [r2, #8]
  405fc2:	68d2      	ldr	r2, [r2, #12]
  405fc4:	60ca      	str	r2, [r1, #12]
  405fc6:	4403      	add	r3, r0
  405fc8:	f043 0001 	orr.w	r0, r3, #1
  405fcc:	6091      	str	r1, [r2, #8]
  405fce:	6060      	str	r0, [r4, #4]
  405fd0:	50e3      	str	r3, [r4, r3]
  405fd2:	e7a2      	b.n	405f1a <_free_r+0x86>
  405fd4:	2a14      	cmp	r2, #20
  405fd6:	d817      	bhi.n	406008 <_free_r+0x174>
  405fd8:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  405fdc:	007f      	lsls	r7, r7, #1
  405fde:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  405fe2:	e7a9      	b.n	405f38 <_free_r+0xa4>
  405fe4:	10aa      	asrs	r2, r5, #2
  405fe6:	684b      	ldr	r3, [r1, #4]
  405fe8:	2501      	movs	r5, #1
  405fea:	fa05 f202 	lsl.w	r2, r5, r2
  405fee:	4313      	orrs	r3, r2
  405ff0:	604b      	str	r3, [r1, #4]
  405ff2:	4602      	mov	r2, r0
  405ff4:	e7b1      	b.n	405f5a <_free_r+0xc6>
  405ff6:	f043 0201 	orr.w	r2, r3, #1
  405ffa:	614c      	str	r4, [r1, #20]
  405ffc:	610c      	str	r4, [r1, #16]
  405ffe:	60e5      	str	r5, [r4, #12]
  406000:	60a5      	str	r5, [r4, #8]
  406002:	6062      	str	r2, [r4, #4]
  406004:	50e3      	str	r3, [r4, r3]
  406006:	e788      	b.n	405f1a <_free_r+0x86>
  406008:	2a54      	cmp	r2, #84	; 0x54
  40600a:	d806      	bhi.n	40601a <_free_r+0x186>
  40600c:	0b1a      	lsrs	r2, r3, #12
  40600e:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  406012:	007f      	lsls	r7, r7, #1
  406014:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  406018:	e78e      	b.n	405f38 <_free_r+0xa4>
  40601a:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  40601e:	d806      	bhi.n	40602e <_free_r+0x19a>
  406020:	0bda      	lsrs	r2, r3, #15
  406022:	f102 0778 	add.w	r7, r2, #120	; 0x78
  406026:	007f      	lsls	r7, r7, #1
  406028:	f102 0577 	add.w	r5, r2, #119	; 0x77
  40602c:	e784      	b.n	405f38 <_free_r+0xa4>
  40602e:	f240 5054 	movw	r0, #1364	; 0x554
  406032:	4282      	cmp	r2, r0
  406034:	d806      	bhi.n	406044 <_free_r+0x1b0>
  406036:	0c9a      	lsrs	r2, r3, #18
  406038:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  40603c:	007f      	lsls	r7, r7, #1
  40603e:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  406042:	e779      	b.n	405f38 <_free_r+0xa4>
  406044:	27fe      	movs	r7, #254	; 0xfe
  406046:	257e      	movs	r5, #126	; 0x7e
  406048:	e776      	b.n	405f38 <_free_r+0xa4>
  40604a:	f043 0201 	orr.w	r2, r3, #1
  40604e:	6062      	str	r2, [r4, #4]
  406050:	50e3      	str	r3, [r4, r3]
  406052:	e762      	b.n	405f1a <_free_r+0x86>
  406054:	204004a0 	.word	0x204004a0
  406058:	204004a8 	.word	0x204004a8
  40605c:	204008a8 	.word	0x204008a8
  406060:	20400954 	.word	0x20400954

00406064 <__sfvwrite_r>:
  406064:	6893      	ldr	r3, [r2, #8]
  406066:	2b00      	cmp	r3, #0
  406068:	d076      	beq.n	406158 <__sfvwrite_r+0xf4>
  40606a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40606e:	898b      	ldrh	r3, [r1, #12]
  406070:	b085      	sub	sp, #20
  406072:	460c      	mov	r4, r1
  406074:	0719      	lsls	r1, r3, #28
  406076:	9001      	str	r0, [sp, #4]
  406078:	4616      	mov	r6, r2
  40607a:	d529      	bpl.n	4060d0 <__sfvwrite_r+0x6c>
  40607c:	6922      	ldr	r2, [r4, #16]
  40607e:	b33a      	cbz	r2, 4060d0 <__sfvwrite_r+0x6c>
  406080:	f003 0802 	and.w	r8, r3, #2
  406084:	fa1f f088 	uxth.w	r0, r8
  406088:	6835      	ldr	r5, [r6, #0]
  40608a:	2800      	cmp	r0, #0
  40608c:	d02f      	beq.n	4060ee <__sfvwrite_r+0x8a>
  40608e:	f04f 0900 	mov.w	r9, #0
  406092:	4fb4      	ldr	r7, [pc, #720]	; (406364 <__sfvwrite_r+0x300>)
  406094:	46c8      	mov	r8, r9
  406096:	46b2      	mov	sl, r6
  406098:	45b8      	cmp	r8, r7
  40609a:	4643      	mov	r3, r8
  40609c:	464a      	mov	r2, r9
  40609e:	bf28      	it	cs
  4060a0:	463b      	movcs	r3, r7
  4060a2:	9801      	ldr	r0, [sp, #4]
  4060a4:	f1b8 0f00 	cmp.w	r8, #0
  4060a8:	d050      	beq.n	40614c <__sfvwrite_r+0xe8>
  4060aa:	69e1      	ldr	r1, [r4, #28]
  4060ac:	6a66      	ldr	r6, [r4, #36]	; 0x24
  4060ae:	47b0      	blx	r6
  4060b0:	2800      	cmp	r0, #0
  4060b2:	dd71      	ble.n	406198 <__sfvwrite_r+0x134>
  4060b4:	f8da 3008 	ldr.w	r3, [sl, #8]
  4060b8:	1a1b      	subs	r3, r3, r0
  4060ba:	4481      	add	r9, r0
  4060bc:	ebc0 0808 	rsb	r8, r0, r8
  4060c0:	f8ca 3008 	str.w	r3, [sl, #8]
  4060c4:	2b00      	cmp	r3, #0
  4060c6:	d1e7      	bne.n	406098 <__sfvwrite_r+0x34>
  4060c8:	2000      	movs	r0, #0
  4060ca:	b005      	add	sp, #20
  4060cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4060d0:	4621      	mov	r1, r4
  4060d2:	9801      	ldr	r0, [sp, #4]
  4060d4:	f7fe fca6 	bl	404a24 <__swsetup_r>
  4060d8:	2800      	cmp	r0, #0
  4060da:	f040 813a 	bne.w	406352 <__sfvwrite_r+0x2ee>
  4060de:	89a3      	ldrh	r3, [r4, #12]
  4060e0:	6835      	ldr	r5, [r6, #0]
  4060e2:	f003 0802 	and.w	r8, r3, #2
  4060e6:	fa1f f088 	uxth.w	r0, r8
  4060ea:	2800      	cmp	r0, #0
  4060ec:	d1cf      	bne.n	40608e <__sfvwrite_r+0x2a>
  4060ee:	f013 0901 	ands.w	r9, r3, #1
  4060f2:	d15b      	bne.n	4061ac <__sfvwrite_r+0x148>
  4060f4:	464f      	mov	r7, r9
  4060f6:	9602      	str	r6, [sp, #8]
  4060f8:	b31f      	cbz	r7, 406142 <__sfvwrite_r+0xde>
  4060fa:	059a      	lsls	r2, r3, #22
  4060fc:	f8d4 8008 	ldr.w	r8, [r4, #8]
  406100:	d52c      	bpl.n	40615c <__sfvwrite_r+0xf8>
  406102:	4547      	cmp	r7, r8
  406104:	46c2      	mov	sl, r8
  406106:	f0c0 80a4 	bcc.w	406252 <__sfvwrite_r+0x1ee>
  40610a:	f413 6f90 	tst.w	r3, #1152	; 0x480
  40610e:	f040 80b1 	bne.w	406274 <__sfvwrite_r+0x210>
  406112:	6820      	ldr	r0, [r4, #0]
  406114:	4652      	mov	r2, sl
  406116:	4649      	mov	r1, r9
  406118:	f000 fd7c 	bl	406c14 <memmove>
  40611c:	68a0      	ldr	r0, [r4, #8]
  40611e:	6823      	ldr	r3, [r4, #0]
  406120:	ebc8 0000 	rsb	r0, r8, r0
  406124:	4453      	add	r3, sl
  406126:	60a0      	str	r0, [r4, #8]
  406128:	6023      	str	r3, [r4, #0]
  40612a:	4638      	mov	r0, r7
  40612c:	9a02      	ldr	r2, [sp, #8]
  40612e:	6893      	ldr	r3, [r2, #8]
  406130:	1a1b      	subs	r3, r3, r0
  406132:	4481      	add	r9, r0
  406134:	1a3f      	subs	r7, r7, r0
  406136:	6093      	str	r3, [r2, #8]
  406138:	2b00      	cmp	r3, #0
  40613a:	d0c5      	beq.n	4060c8 <__sfvwrite_r+0x64>
  40613c:	89a3      	ldrh	r3, [r4, #12]
  40613e:	2f00      	cmp	r7, #0
  406140:	d1db      	bne.n	4060fa <__sfvwrite_r+0x96>
  406142:	f8d5 9000 	ldr.w	r9, [r5]
  406146:	686f      	ldr	r7, [r5, #4]
  406148:	3508      	adds	r5, #8
  40614a:	e7d5      	b.n	4060f8 <__sfvwrite_r+0x94>
  40614c:	f8d5 9000 	ldr.w	r9, [r5]
  406150:	f8d5 8004 	ldr.w	r8, [r5, #4]
  406154:	3508      	adds	r5, #8
  406156:	e79f      	b.n	406098 <__sfvwrite_r+0x34>
  406158:	2000      	movs	r0, #0
  40615a:	4770      	bx	lr
  40615c:	6820      	ldr	r0, [r4, #0]
  40615e:	6923      	ldr	r3, [r4, #16]
  406160:	4298      	cmp	r0, r3
  406162:	d803      	bhi.n	40616c <__sfvwrite_r+0x108>
  406164:	6961      	ldr	r1, [r4, #20]
  406166:	428f      	cmp	r7, r1
  406168:	f080 80b7 	bcs.w	4062da <__sfvwrite_r+0x276>
  40616c:	45b8      	cmp	r8, r7
  40616e:	bf28      	it	cs
  406170:	46b8      	movcs	r8, r7
  406172:	4642      	mov	r2, r8
  406174:	4649      	mov	r1, r9
  406176:	f000 fd4d 	bl	406c14 <memmove>
  40617a:	68a3      	ldr	r3, [r4, #8]
  40617c:	6822      	ldr	r2, [r4, #0]
  40617e:	ebc8 0303 	rsb	r3, r8, r3
  406182:	4442      	add	r2, r8
  406184:	60a3      	str	r3, [r4, #8]
  406186:	6022      	str	r2, [r4, #0]
  406188:	2b00      	cmp	r3, #0
  40618a:	d149      	bne.n	406220 <__sfvwrite_r+0x1bc>
  40618c:	4621      	mov	r1, r4
  40618e:	9801      	ldr	r0, [sp, #4]
  406190:	f7ff fd22 	bl	405bd8 <_fflush_r>
  406194:	2800      	cmp	r0, #0
  406196:	d043      	beq.n	406220 <__sfvwrite_r+0x1bc>
  406198:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40619c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4061a0:	f04f 30ff 	mov.w	r0, #4294967295
  4061a4:	81a3      	strh	r3, [r4, #12]
  4061a6:	b005      	add	sp, #20
  4061a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4061ac:	4680      	mov	r8, r0
  4061ae:	9002      	str	r0, [sp, #8]
  4061b0:	4682      	mov	sl, r0
  4061b2:	4681      	mov	r9, r0
  4061b4:	f1b9 0f00 	cmp.w	r9, #0
  4061b8:	d02a      	beq.n	406210 <__sfvwrite_r+0x1ac>
  4061ba:	9b02      	ldr	r3, [sp, #8]
  4061bc:	2b00      	cmp	r3, #0
  4061be:	d04c      	beq.n	40625a <__sfvwrite_r+0x1f6>
  4061c0:	6820      	ldr	r0, [r4, #0]
  4061c2:	6923      	ldr	r3, [r4, #16]
  4061c4:	6962      	ldr	r2, [r4, #20]
  4061c6:	45c8      	cmp	r8, r9
  4061c8:	46c3      	mov	fp, r8
  4061ca:	bf28      	it	cs
  4061cc:	46cb      	movcs	fp, r9
  4061ce:	4298      	cmp	r0, r3
  4061d0:	465f      	mov	r7, fp
  4061d2:	d904      	bls.n	4061de <__sfvwrite_r+0x17a>
  4061d4:	68a3      	ldr	r3, [r4, #8]
  4061d6:	4413      	add	r3, r2
  4061d8:	459b      	cmp	fp, r3
  4061da:	f300 8090 	bgt.w	4062fe <__sfvwrite_r+0x29a>
  4061de:	4593      	cmp	fp, r2
  4061e0:	db20      	blt.n	406224 <__sfvwrite_r+0x1c0>
  4061e2:	4613      	mov	r3, r2
  4061e4:	6a67      	ldr	r7, [r4, #36]	; 0x24
  4061e6:	69e1      	ldr	r1, [r4, #28]
  4061e8:	9801      	ldr	r0, [sp, #4]
  4061ea:	4652      	mov	r2, sl
  4061ec:	47b8      	blx	r7
  4061ee:	1e07      	subs	r7, r0, #0
  4061f0:	ddd2      	ble.n	406198 <__sfvwrite_r+0x134>
  4061f2:	ebb8 0807 	subs.w	r8, r8, r7
  4061f6:	d023      	beq.n	406240 <__sfvwrite_r+0x1dc>
  4061f8:	68b3      	ldr	r3, [r6, #8]
  4061fa:	1bdb      	subs	r3, r3, r7
  4061fc:	44ba      	add	sl, r7
  4061fe:	ebc7 0909 	rsb	r9, r7, r9
  406202:	60b3      	str	r3, [r6, #8]
  406204:	2b00      	cmp	r3, #0
  406206:	f43f af5f 	beq.w	4060c8 <__sfvwrite_r+0x64>
  40620a:	f1b9 0f00 	cmp.w	r9, #0
  40620e:	d1d4      	bne.n	4061ba <__sfvwrite_r+0x156>
  406210:	2300      	movs	r3, #0
  406212:	f8d5 a000 	ldr.w	sl, [r5]
  406216:	f8d5 9004 	ldr.w	r9, [r5, #4]
  40621a:	9302      	str	r3, [sp, #8]
  40621c:	3508      	adds	r5, #8
  40621e:	e7c9      	b.n	4061b4 <__sfvwrite_r+0x150>
  406220:	4640      	mov	r0, r8
  406222:	e783      	b.n	40612c <__sfvwrite_r+0xc8>
  406224:	465a      	mov	r2, fp
  406226:	4651      	mov	r1, sl
  406228:	f000 fcf4 	bl	406c14 <memmove>
  40622c:	68a2      	ldr	r2, [r4, #8]
  40622e:	6823      	ldr	r3, [r4, #0]
  406230:	ebcb 0202 	rsb	r2, fp, r2
  406234:	445b      	add	r3, fp
  406236:	ebb8 0807 	subs.w	r8, r8, r7
  40623a:	60a2      	str	r2, [r4, #8]
  40623c:	6023      	str	r3, [r4, #0]
  40623e:	d1db      	bne.n	4061f8 <__sfvwrite_r+0x194>
  406240:	4621      	mov	r1, r4
  406242:	9801      	ldr	r0, [sp, #4]
  406244:	f7ff fcc8 	bl	405bd8 <_fflush_r>
  406248:	2800      	cmp	r0, #0
  40624a:	d1a5      	bne.n	406198 <__sfvwrite_r+0x134>
  40624c:	f8cd 8008 	str.w	r8, [sp, #8]
  406250:	e7d2      	b.n	4061f8 <__sfvwrite_r+0x194>
  406252:	6820      	ldr	r0, [r4, #0]
  406254:	46b8      	mov	r8, r7
  406256:	46ba      	mov	sl, r7
  406258:	e75c      	b.n	406114 <__sfvwrite_r+0xb0>
  40625a:	464a      	mov	r2, r9
  40625c:	210a      	movs	r1, #10
  40625e:	4650      	mov	r0, sl
  406260:	f000 fbee 	bl	406a40 <memchr>
  406264:	2800      	cmp	r0, #0
  406266:	d06f      	beq.n	406348 <__sfvwrite_r+0x2e4>
  406268:	3001      	adds	r0, #1
  40626a:	2301      	movs	r3, #1
  40626c:	ebca 0800 	rsb	r8, sl, r0
  406270:	9302      	str	r3, [sp, #8]
  406272:	e7a5      	b.n	4061c0 <__sfvwrite_r+0x15c>
  406274:	6962      	ldr	r2, [r4, #20]
  406276:	6820      	ldr	r0, [r4, #0]
  406278:	6921      	ldr	r1, [r4, #16]
  40627a:	eb02 0842 	add.w	r8, r2, r2, lsl #1
  40627e:	ebc1 0a00 	rsb	sl, r1, r0
  406282:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
  406286:	f10a 0001 	add.w	r0, sl, #1
  40628a:	ea4f 0868 	mov.w	r8, r8, asr #1
  40628e:	4438      	add	r0, r7
  406290:	4540      	cmp	r0, r8
  406292:	4642      	mov	r2, r8
  406294:	bf84      	itt	hi
  406296:	4680      	movhi	r8, r0
  406298:	4642      	movhi	r2, r8
  40629a:	055b      	lsls	r3, r3, #21
  40629c:	d542      	bpl.n	406324 <__sfvwrite_r+0x2c0>
  40629e:	4611      	mov	r1, r2
  4062a0:	9801      	ldr	r0, [sp, #4]
  4062a2:	f000 f915 	bl	4064d0 <_malloc_r>
  4062a6:	4683      	mov	fp, r0
  4062a8:	2800      	cmp	r0, #0
  4062aa:	d055      	beq.n	406358 <__sfvwrite_r+0x2f4>
  4062ac:	4652      	mov	r2, sl
  4062ae:	6921      	ldr	r1, [r4, #16]
  4062b0:	f000 fc16 	bl	406ae0 <memcpy>
  4062b4:	89a3      	ldrh	r3, [r4, #12]
  4062b6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
  4062ba:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  4062be:	81a3      	strh	r3, [r4, #12]
  4062c0:	ebca 0308 	rsb	r3, sl, r8
  4062c4:	eb0b 000a 	add.w	r0, fp, sl
  4062c8:	f8c4 8014 	str.w	r8, [r4, #20]
  4062cc:	f8c4 b010 	str.w	fp, [r4, #16]
  4062d0:	6020      	str	r0, [r4, #0]
  4062d2:	60a3      	str	r3, [r4, #8]
  4062d4:	46b8      	mov	r8, r7
  4062d6:	46ba      	mov	sl, r7
  4062d8:	e71c      	b.n	406114 <__sfvwrite_r+0xb0>
  4062da:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
  4062de:	42bb      	cmp	r3, r7
  4062e0:	bf28      	it	cs
  4062e2:	463b      	movcs	r3, r7
  4062e4:	464a      	mov	r2, r9
  4062e6:	fb93 f3f1 	sdiv	r3, r3, r1
  4062ea:	9801      	ldr	r0, [sp, #4]
  4062ec:	6a66      	ldr	r6, [r4, #36]	; 0x24
  4062ee:	fb01 f303 	mul.w	r3, r1, r3
  4062f2:	69e1      	ldr	r1, [r4, #28]
  4062f4:	47b0      	blx	r6
  4062f6:	2800      	cmp	r0, #0
  4062f8:	f73f af18 	bgt.w	40612c <__sfvwrite_r+0xc8>
  4062fc:	e74c      	b.n	406198 <__sfvwrite_r+0x134>
  4062fe:	461a      	mov	r2, r3
  406300:	4651      	mov	r1, sl
  406302:	9303      	str	r3, [sp, #12]
  406304:	f000 fc86 	bl	406c14 <memmove>
  406308:	6822      	ldr	r2, [r4, #0]
  40630a:	9b03      	ldr	r3, [sp, #12]
  40630c:	9801      	ldr	r0, [sp, #4]
  40630e:	441a      	add	r2, r3
  406310:	6022      	str	r2, [r4, #0]
  406312:	4621      	mov	r1, r4
  406314:	f7ff fc60 	bl	405bd8 <_fflush_r>
  406318:	9b03      	ldr	r3, [sp, #12]
  40631a:	2800      	cmp	r0, #0
  40631c:	f47f af3c 	bne.w	406198 <__sfvwrite_r+0x134>
  406320:	461f      	mov	r7, r3
  406322:	e766      	b.n	4061f2 <__sfvwrite_r+0x18e>
  406324:	9801      	ldr	r0, [sp, #4]
  406326:	f000 ffeb 	bl	407300 <_realloc_r>
  40632a:	4683      	mov	fp, r0
  40632c:	2800      	cmp	r0, #0
  40632e:	d1c7      	bne.n	4062c0 <__sfvwrite_r+0x25c>
  406330:	9d01      	ldr	r5, [sp, #4]
  406332:	6921      	ldr	r1, [r4, #16]
  406334:	4628      	mov	r0, r5
  406336:	f7ff fdad 	bl	405e94 <_free_r>
  40633a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40633e:	220c      	movs	r2, #12
  406340:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  406344:	602a      	str	r2, [r5, #0]
  406346:	e729      	b.n	40619c <__sfvwrite_r+0x138>
  406348:	2301      	movs	r3, #1
  40634a:	f109 0801 	add.w	r8, r9, #1
  40634e:	9302      	str	r3, [sp, #8]
  406350:	e736      	b.n	4061c0 <__sfvwrite_r+0x15c>
  406352:	f04f 30ff 	mov.w	r0, #4294967295
  406356:	e6b8      	b.n	4060ca <__sfvwrite_r+0x66>
  406358:	9a01      	ldr	r2, [sp, #4]
  40635a:	230c      	movs	r3, #12
  40635c:	6013      	str	r3, [r2, #0]
  40635e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  406362:	e71b      	b.n	40619c <__sfvwrite_r+0x138>
  406364:	7ffffc00 	.word	0x7ffffc00

00406368 <_fwalk_reent>:
  406368:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40636c:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  406370:	d01f      	beq.n	4063b2 <_fwalk_reent+0x4a>
  406372:	4688      	mov	r8, r1
  406374:	4606      	mov	r6, r0
  406376:	f04f 0900 	mov.w	r9, #0
  40637a:	687d      	ldr	r5, [r7, #4]
  40637c:	68bc      	ldr	r4, [r7, #8]
  40637e:	3d01      	subs	r5, #1
  406380:	d411      	bmi.n	4063a6 <_fwalk_reent+0x3e>
  406382:	89a3      	ldrh	r3, [r4, #12]
  406384:	2b01      	cmp	r3, #1
  406386:	f105 35ff 	add.w	r5, r5, #4294967295
  40638a:	d908      	bls.n	40639e <_fwalk_reent+0x36>
  40638c:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  406390:	3301      	adds	r3, #1
  406392:	4621      	mov	r1, r4
  406394:	4630      	mov	r0, r6
  406396:	d002      	beq.n	40639e <_fwalk_reent+0x36>
  406398:	47c0      	blx	r8
  40639a:	ea49 0900 	orr.w	r9, r9, r0
  40639e:	1c6b      	adds	r3, r5, #1
  4063a0:	f104 0468 	add.w	r4, r4, #104	; 0x68
  4063a4:	d1ed      	bne.n	406382 <_fwalk_reent+0x1a>
  4063a6:	683f      	ldr	r7, [r7, #0]
  4063a8:	2f00      	cmp	r7, #0
  4063aa:	d1e6      	bne.n	40637a <_fwalk_reent+0x12>
  4063ac:	4648      	mov	r0, r9
  4063ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4063b2:	46b9      	mov	r9, r7
  4063b4:	4648      	mov	r0, r9
  4063b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4063ba:	bf00      	nop

004063bc <__locale_charset>:
  4063bc:	4800      	ldr	r0, [pc, #0]	; (4063c0 <__locale_charset+0x4>)
  4063be:	4770      	bx	lr
  4063c0:	2040047c 	.word	0x2040047c

004063c4 <__locale_mb_cur_max>:
  4063c4:	4b01      	ldr	r3, [pc, #4]	; (4063cc <__locale_mb_cur_max+0x8>)
  4063c6:	6818      	ldr	r0, [r3, #0]
  4063c8:	4770      	bx	lr
  4063ca:	bf00      	nop
  4063cc:	2040049c 	.word	0x2040049c

004063d0 <_localeconv_r>:
  4063d0:	4800      	ldr	r0, [pc, #0]	; (4063d4 <_localeconv_r+0x4>)
  4063d2:	4770      	bx	lr
  4063d4:	20400444 	.word	0x20400444

004063d8 <__swhatbuf_r>:
  4063d8:	b570      	push	{r4, r5, r6, lr}
  4063da:	460d      	mov	r5, r1
  4063dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4063e0:	2900      	cmp	r1, #0
  4063e2:	b090      	sub	sp, #64	; 0x40
  4063e4:	4614      	mov	r4, r2
  4063e6:	461e      	mov	r6, r3
  4063e8:	db14      	blt.n	406414 <__swhatbuf_r+0x3c>
  4063ea:	aa01      	add	r2, sp, #4
  4063ec:	f001 fc50 	bl	407c90 <_fstat_r>
  4063f0:	2800      	cmp	r0, #0
  4063f2:	db0f      	blt.n	406414 <__swhatbuf_r+0x3c>
  4063f4:	9a02      	ldr	r2, [sp, #8]
  4063f6:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  4063fa:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  4063fe:	fab2 f282 	clz	r2, r2
  406402:	0952      	lsrs	r2, r2, #5
  406404:	f44f 6380 	mov.w	r3, #1024	; 0x400
  406408:	f44f 6000 	mov.w	r0, #2048	; 0x800
  40640c:	6032      	str	r2, [r6, #0]
  40640e:	6023      	str	r3, [r4, #0]
  406410:	b010      	add	sp, #64	; 0x40
  406412:	bd70      	pop	{r4, r5, r6, pc}
  406414:	89a8      	ldrh	r0, [r5, #12]
  406416:	f000 0080 	and.w	r0, r0, #128	; 0x80
  40641a:	b282      	uxth	r2, r0
  40641c:	2000      	movs	r0, #0
  40641e:	6030      	str	r0, [r6, #0]
  406420:	b11a      	cbz	r2, 40642a <__swhatbuf_r+0x52>
  406422:	2340      	movs	r3, #64	; 0x40
  406424:	6023      	str	r3, [r4, #0]
  406426:	b010      	add	sp, #64	; 0x40
  406428:	bd70      	pop	{r4, r5, r6, pc}
  40642a:	f44f 6380 	mov.w	r3, #1024	; 0x400
  40642e:	4610      	mov	r0, r2
  406430:	6023      	str	r3, [r4, #0]
  406432:	b010      	add	sp, #64	; 0x40
  406434:	bd70      	pop	{r4, r5, r6, pc}
  406436:	bf00      	nop

00406438 <__smakebuf_r>:
  406438:	898a      	ldrh	r2, [r1, #12]
  40643a:	0792      	lsls	r2, r2, #30
  40643c:	460b      	mov	r3, r1
  40643e:	d506      	bpl.n	40644e <__smakebuf_r+0x16>
  406440:	f101 0243 	add.w	r2, r1, #67	; 0x43
  406444:	2101      	movs	r1, #1
  406446:	601a      	str	r2, [r3, #0]
  406448:	611a      	str	r2, [r3, #16]
  40644a:	6159      	str	r1, [r3, #20]
  40644c:	4770      	bx	lr
  40644e:	b5f0      	push	{r4, r5, r6, r7, lr}
  406450:	b083      	sub	sp, #12
  406452:	ab01      	add	r3, sp, #4
  406454:	466a      	mov	r2, sp
  406456:	460c      	mov	r4, r1
  406458:	4605      	mov	r5, r0
  40645a:	f7ff ffbd 	bl	4063d8 <__swhatbuf_r>
  40645e:	9900      	ldr	r1, [sp, #0]
  406460:	4606      	mov	r6, r0
  406462:	4628      	mov	r0, r5
  406464:	f000 f834 	bl	4064d0 <_malloc_r>
  406468:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40646c:	b1d0      	cbz	r0, 4064a4 <__smakebuf_r+0x6c>
  40646e:	9a01      	ldr	r2, [sp, #4]
  406470:	4f12      	ldr	r7, [pc, #72]	; (4064bc <__smakebuf_r+0x84>)
  406472:	9900      	ldr	r1, [sp, #0]
  406474:	63ef      	str	r7, [r5, #60]	; 0x3c
  406476:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  40647a:	81a3      	strh	r3, [r4, #12]
  40647c:	6020      	str	r0, [r4, #0]
  40647e:	6120      	str	r0, [r4, #16]
  406480:	6161      	str	r1, [r4, #20]
  406482:	b91a      	cbnz	r2, 40648c <__smakebuf_r+0x54>
  406484:	4333      	orrs	r3, r6
  406486:	81a3      	strh	r3, [r4, #12]
  406488:	b003      	add	sp, #12
  40648a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40648c:	4628      	mov	r0, r5
  40648e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  406492:	f001 fc11 	bl	407cb8 <_isatty_r>
  406496:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40649a:	2800      	cmp	r0, #0
  40649c:	d0f2      	beq.n	406484 <__smakebuf_r+0x4c>
  40649e:	f043 0301 	orr.w	r3, r3, #1
  4064a2:	e7ef      	b.n	406484 <__smakebuf_r+0x4c>
  4064a4:	059a      	lsls	r2, r3, #22
  4064a6:	d4ef      	bmi.n	406488 <__smakebuf_r+0x50>
  4064a8:	f104 0243 	add.w	r2, r4, #67	; 0x43
  4064ac:	f043 0302 	orr.w	r3, r3, #2
  4064b0:	2101      	movs	r1, #1
  4064b2:	81a3      	strh	r3, [r4, #12]
  4064b4:	6022      	str	r2, [r4, #0]
  4064b6:	6122      	str	r2, [r4, #16]
  4064b8:	6161      	str	r1, [r4, #20]
  4064ba:	e7e5      	b.n	406488 <__smakebuf_r+0x50>
  4064bc:	00405c05 	.word	0x00405c05

004064c0 <malloc>:
  4064c0:	4b02      	ldr	r3, [pc, #8]	; (4064cc <malloc+0xc>)
  4064c2:	4601      	mov	r1, r0
  4064c4:	6818      	ldr	r0, [r3, #0]
  4064c6:	f000 b803 	b.w	4064d0 <_malloc_r>
  4064ca:	bf00      	nop
  4064cc:	20400440 	.word	0x20400440

004064d0 <_malloc_r>:
  4064d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4064d4:	f101 050b 	add.w	r5, r1, #11
  4064d8:	2d16      	cmp	r5, #22
  4064da:	b083      	sub	sp, #12
  4064dc:	4606      	mov	r6, r0
  4064de:	f240 809f 	bls.w	406620 <_malloc_r+0x150>
  4064e2:	f035 0507 	bics.w	r5, r5, #7
  4064e6:	f100 80bf 	bmi.w	406668 <_malloc_r+0x198>
  4064ea:	42a9      	cmp	r1, r5
  4064ec:	f200 80bc 	bhi.w	406668 <_malloc_r+0x198>
  4064f0:	f000 fbf4 	bl	406cdc <__malloc_lock>
  4064f4:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
  4064f8:	f0c0 829c 	bcc.w	406a34 <_malloc_r+0x564>
  4064fc:	0a6b      	lsrs	r3, r5, #9
  4064fe:	f000 80ba 	beq.w	406676 <_malloc_r+0x1a6>
  406502:	2b04      	cmp	r3, #4
  406504:	f200 8183 	bhi.w	40680e <_malloc_r+0x33e>
  406508:	09a8      	lsrs	r0, r5, #6
  40650a:	f100 0e39 	add.w	lr, r0, #57	; 0x39
  40650e:	ea4f 034e 	mov.w	r3, lr, lsl #1
  406512:	3038      	adds	r0, #56	; 0x38
  406514:	4fc4      	ldr	r7, [pc, #784]	; (406828 <_malloc_r+0x358>)
  406516:	eb07 0383 	add.w	r3, r7, r3, lsl #2
  40651a:	f1a3 0108 	sub.w	r1, r3, #8
  40651e:	685c      	ldr	r4, [r3, #4]
  406520:	42a1      	cmp	r1, r4
  406522:	d107      	bne.n	406534 <_malloc_r+0x64>
  406524:	e0ac      	b.n	406680 <_malloc_r+0x1b0>
  406526:	2a00      	cmp	r2, #0
  406528:	f280 80ac 	bge.w	406684 <_malloc_r+0x1b4>
  40652c:	68e4      	ldr	r4, [r4, #12]
  40652e:	42a1      	cmp	r1, r4
  406530:	f000 80a6 	beq.w	406680 <_malloc_r+0x1b0>
  406534:	6863      	ldr	r3, [r4, #4]
  406536:	f023 0303 	bic.w	r3, r3, #3
  40653a:	1b5a      	subs	r2, r3, r5
  40653c:	2a0f      	cmp	r2, #15
  40653e:	ddf2      	ble.n	406526 <_malloc_r+0x56>
  406540:	49b9      	ldr	r1, [pc, #740]	; (406828 <_malloc_r+0x358>)
  406542:	693c      	ldr	r4, [r7, #16]
  406544:	f101 0e08 	add.w	lr, r1, #8
  406548:	4574      	cmp	r4, lr
  40654a:	f000 81b3 	beq.w	4068b4 <_malloc_r+0x3e4>
  40654e:	6863      	ldr	r3, [r4, #4]
  406550:	f023 0303 	bic.w	r3, r3, #3
  406554:	1b5a      	subs	r2, r3, r5
  406556:	2a0f      	cmp	r2, #15
  406558:	f300 8199 	bgt.w	40688e <_malloc_r+0x3be>
  40655c:	2a00      	cmp	r2, #0
  40655e:	f8c1 e014 	str.w	lr, [r1, #20]
  406562:	f8c1 e010 	str.w	lr, [r1, #16]
  406566:	f280 809e 	bge.w	4066a6 <_malloc_r+0x1d6>
  40656a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  40656e:	f080 8167 	bcs.w	406840 <_malloc_r+0x370>
  406572:	08db      	lsrs	r3, r3, #3
  406574:	f103 0c01 	add.w	ip, r3, #1
  406578:	2201      	movs	r2, #1
  40657a:	109b      	asrs	r3, r3, #2
  40657c:	fa02 f303 	lsl.w	r3, r2, r3
  406580:	684a      	ldr	r2, [r1, #4]
  406582:	f851 803c 	ldr.w	r8, [r1, ip, lsl #3]
  406586:	f8c4 8008 	str.w	r8, [r4, #8]
  40658a:	eb01 09cc 	add.w	r9, r1, ip, lsl #3
  40658e:	431a      	orrs	r2, r3
  406590:	f1a9 0308 	sub.w	r3, r9, #8
  406594:	60e3      	str	r3, [r4, #12]
  406596:	604a      	str	r2, [r1, #4]
  406598:	f841 403c 	str.w	r4, [r1, ip, lsl #3]
  40659c:	f8c8 400c 	str.w	r4, [r8, #12]
  4065a0:	1083      	asrs	r3, r0, #2
  4065a2:	2401      	movs	r4, #1
  4065a4:	409c      	lsls	r4, r3
  4065a6:	4294      	cmp	r4, r2
  4065a8:	f200 808a 	bhi.w	4066c0 <_malloc_r+0x1f0>
  4065ac:	4214      	tst	r4, r2
  4065ae:	d106      	bne.n	4065be <_malloc_r+0xee>
  4065b0:	f020 0003 	bic.w	r0, r0, #3
  4065b4:	0064      	lsls	r4, r4, #1
  4065b6:	4214      	tst	r4, r2
  4065b8:	f100 0004 	add.w	r0, r0, #4
  4065bc:	d0fa      	beq.n	4065b4 <_malloc_r+0xe4>
  4065be:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  4065c2:	46cc      	mov	ip, r9
  4065c4:	4680      	mov	r8, r0
  4065c6:	f8dc 100c 	ldr.w	r1, [ip, #12]
  4065ca:	458c      	cmp	ip, r1
  4065cc:	d107      	bne.n	4065de <_malloc_r+0x10e>
  4065ce:	e173      	b.n	4068b8 <_malloc_r+0x3e8>
  4065d0:	2a00      	cmp	r2, #0
  4065d2:	f280 8181 	bge.w	4068d8 <_malloc_r+0x408>
  4065d6:	68c9      	ldr	r1, [r1, #12]
  4065d8:	458c      	cmp	ip, r1
  4065da:	f000 816d 	beq.w	4068b8 <_malloc_r+0x3e8>
  4065de:	684b      	ldr	r3, [r1, #4]
  4065e0:	f023 0303 	bic.w	r3, r3, #3
  4065e4:	1b5a      	subs	r2, r3, r5
  4065e6:	2a0f      	cmp	r2, #15
  4065e8:	ddf2      	ble.n	4065d0 <_malloc_r+0x100>
  4065ea:	460c      	mov	r4, r1
  4065ec:	f8d1 c00c 	ldr.w	ip, [r1, #12]
  4065f0:	f854 8f08 	ldr.w	r8, [r4, #8]!
  4065f4:	194b      	adds	r3, r1, r5
  4065f6:	f045 0501 	orr.w	r5, r5, #1
  4065fa:	604d      	str	r5, [r1, #4]
  4065fc:	f042 0101 	orr.w	r1, r2, #1
  406600:	f8c8 c00c 	str.w	ip, [r8, #12]
  406604:	4630      	mov	r0, r6
  406606:	f8cc 8008 	str.w	r8, [ip, #8]
  40660a:	617b      	str	r3, [r7, #20]
  40660c:	613b      	str	r3, [r7, #16]
  40660e:	f8c3 e00c 	str.w	lr, [r3, #12]
  406612:	f8c3 e008 	str.w	lr, [r3, #8]
  406616:	6059      	str	r1, [r3, #4]
  406618:	509a      	str	r2, [r3, r2]
  40661a:	f000 fb61 	bl	406ce0 <__malloc_unlock>
  40661e:	e01f      	b.n	406660 <_malloc_r+0x190>
  406620:	2910      	cmp	r1, #16
  406622:	d821      	bhi.n	406668 <_malloc_r+0x198>
  406624:	f000 fb5a 	bl	406cdc <__malloc_lock>
  406628:	2510      	movs	r5, #16
  40662a:	2306      	movs	r3, #6
  40662c:	2002      	movs	r0, #2
  40662e:	4f7e      	ldr	r7, [pc, #504]	; (406828 <_malloc_r+0x358>)
  406630:	eb07 0383 	add.w	r3, r7, r3, lsl #2
  406634:	f1a3 0208 	sub.w	r2, r3, #8
  406638:	685c      	ldr	r4, [r3, #4]
  40663a:	4294      	cmp	r4, r2
  40663c:	f000 8145 	beq.w	4068ca <_malloc_r+0x3fa>
  406640:	6863      	ldr	r3, [r4, #4]
  406642:	68e1      	ldr	r1, [r4, #12]
  406644:	68a5      	ldr	r5, [r4, #8]
  406646:	f023 0303 	bic.w	r3, r3, #3
  40664a:	4423      	add	r3, r4
  40664c:	4630      	mov	r0, r6
  40664e:	685a      	ldr	r2, [r3, #4]
  406650:	60e9      	str	r1, [r5, #12]
  406652:	f042 0201 	orr.w	r2, r2, #1
  406656:	608d      	str	r5, [r1, #8]
  406658:	605a      	str	r2, [r3, #4]
  40665a:	f000 fb41 	bl	406ce0 <__malloc_unlock>
  40665e:	3408      	adds	r4, #8
  406660:	4620      	mov	r0, r4
  406662:	b003      	add	sp, #12
  406664:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406668:	2400      	movs	r4, #0
  40666a:	230c      	movs	r3, #12
  40666c:	4620      	mov	r0, r4
  40666e:	6033      	str	r3, [r6, #0]
  406670:	b003      	add	sp, #12
  406672:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406676:	2380      	movs	r3, #128	; 0x80
  406678:	f04f 0e40 	mov.w	lr, #64	; 0x40
  40667c:	203f      	movs	r0, #63	; 0x3f
  40667e:	e749      	b.n	406514 <_malloc_r+0x44>
  406680:	4670      	mov	r0, lr
  406682:	e75d      	b.n	406540 <_malloc_r+0x70>
  406684:	4423      	add	r3, r4
  406686:	68e1      	ldr	r1, [r4, #12]
  406688:	685a      	ldr	r2, [r3, #4]
  40668a:	68a5      	ldr	r5, [r4, #8]
  40668c:	f042 0201 	orr.w	r2, r2, #1
  406690:	60e9      	str	r1, [r5, #12]
  406692:	4630      	mov	r0, r6
  406694:	608d      	str	r5, [r1, #8]
  406696:	605a      	str	r2, [r3, #4]
  406698:	f000 fb22 	bl	406ce0 <__malloc_unlock>
  40669c:	3408      	adds	r4, #8
  40669e:	4620      	mov	r0, r4
  4066a0:	b003      	add	sp, #12
  4066a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4066a6:	4423      	add	r3, r4
  4066a8:	4630      	mov	r0, r6
  4066aa:	685a      	ldr	r2, [r3, #4]
  4066ac:	f042 0201 	orr.w	r2, r2, #1
  4066b0:	605a      	str	r2, [r3, #4]
  4066b2:	f000 fb15 	bl	406ce0 <__malloc_unlock>
  4066b6:	3408      	adds	r4, #8
  4066b8:	4620      	mov	r0, r4
  4066ba:	b003      	add	sp, #12
  4066bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4066c0:	68bc      	ldr	r4, [r7, #8]
  4066c2:	6863      	ldr	r3, [r4, #4]
  4066c4:	f023 0803 	bic.w	r8, r3, #3
  4066c8:	45a8      	cmp	r8, r5
  4066ca:	d304      	bcc.n	4066d6 <_malloc_r+0x206>
  4066cc:	ebc5 0308 	rsb	r3, r5, r8
  4066d0:	2b0f      	cmp	r3, #15
  4066d2:	f300 808c 	bgt.w	4067ee <_malloc_r+0x31e>
  4066d6:	4b55      	ldr	r3, [pc, #340]	; (40682c <_malloc_r+0x35c>)
  4066d8:	f8df 9160 	ldr.w	r9, [pc, #352]	; 40683c <_malloc_r+0x36c>
  4066dc:	681a      	ldr	r2, [r3, #0]
  4066de:	f8d9 3000 	ldr.w	r3, [r9]
  4066e2:	3301      	adds	r3, #1
  4066e4:	442a      	add	r2, r5
  4066e6:	eb04 0a08 	add.w	sl, r4, r8
  4066ea:	f000 8160 	beq.w	4069ae <_malloc_r+0x4de>
  4066ee:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
  4066f2:	320f      	adds	r2, #15
  4066f4:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
  4066f8:	f022 020f 	bic.w	r2, r2, #15
  4066fc:	4611      	mov	r1, r2
  4066fe:	4630      	mov	r0, r6
  406700:	9201      	str	r2, [sp, #4]
  406702:	f000 ffed 	bl	4076e0 <_sbrk_r>
  406706:	f1b0 3fff 	cmp.w	r0, #4294967295
  40670a:	4683      	mov	fp, r0
  40670c:	9a01      	ldr	r2, [sp, #4]
  40670e:	f000 8158 	beq.w	4069c2 <_malloc_r+0x4f2>
  406712:	4582      	cmp	sl, r0
  406714:	f200 80fc 	bhi.w	406910 <_malloc_r+0x440>
  406718:	4b45      	ldr	r3, [pc, #276]	; (406830 <_malloc_r+0x360>)
  40671a:	6819      	ldr	r1, [r3, #0]
  40671c:	45da      	cmp	sl, fp
  40671e:	4411      	add	r1, r2
  406720:	6019      	str	r1, [r3, #0]
  406722:	f000 8153 	beq.w	4069cc <_malloc_r+0x4fc>
  406726:	f8d9 0000 	ldr.w	r0, [r9]
  40672a:	f8df e110 	ldr.w	lr, [pc, #272]	; 40683c <_malloc_r+0x36c>
  40672e:	3001      	adds	r0, #1
  406730:	bf1b      	ittet	ne
  406732:	ebca 0a0b 	rsbne	sl, sl, fp
  406736:	4451      	addne	r1, sl
  406738:	f8ce b000 	streq.w	fp, [lr]
  40673c:	6019      	strne	r1, [r3, #0]
  40673e:	f01b 0107 	ands.w	r1, fp, #7
  406742:	f000 8117 	beq.w	406974 <_malloc_r+0x4a4>
  406746:	f1c1 0008 	rsb	r0, r1, #8
  40674a:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  40674e:	4483      	add	fp, r0
  406750:	3108      	adds	r1, #8
  406752:	445a      	add	r2, fp
  406754:	f3c2 020b 	ubfx	r2, r2, #0, #12
  406758:	ebc2 0901 	rsb	r9, r2, r1
  40675c:	4649      	mov	r1, r9
  40675e:	4630      	mov	r0, r6
  406760:	9301      	str	r3, [sp, #4]
  406762:	f000 ffbd 	bl	4076e0 <_sbrk_r>
  406766:	1c43      	adds	r3, r0, #1
  406768:	9b01      	ldr	r3, [sp, #4]
  40676a:	f000 813f 	beq.w	4069ec <_malloc_r+0x51c>
  40676e:	ebcb 0200 	rsb	r2, fp, r0
  406772:	444a      	add	r2, r9
  406774:	f042 0201 	orr.w	r2, r2, #1
  406778:	6819      	ldr	r1, [r3, #0]
  40677a:	f8c7 b008 	str.w	fp, [r7, #8]
  40677e:	4449      	add	r1, r9
  406780:	42bc      	cmp	r4, r7
  406782:	f8cb 2004 	str.w	r2, [fp, #4]
  406786:	6019      	str	r1, [r3, #0]
  406788:	f8df 90a4 	ldr.w	r9, [pc, #164]	; 406830 <_malloc_r+0x360>
  40678c:	d016      	beq.n	4067bc <_malloc_r+0x2ec>
  40678e:	f1b8 0f0f 	cmp.w	r8, #15
  406792:	f240 80fd 	bls.w	406990 <_malloc_r+0x4c0>
  406796:	6862      	ldr	r2, [r4, #4]
  406798:	f1a8 030c 	sub.w	r3, r8, #12
  40679c:	f023 0307 	bic.w	r3, r3, #7
  4067a0:	18e0      	adds	r0, r4, r3
  4067a2:	f002 0201 	and.w	r2, r2, #1
  4067a6:	f04f 0e05 	mov.w	lr, #5
  4067aa:	431a      	orrs	r2, r3
  4067ac:	2b0f      	cmp	r3, #15
  4067ae:	6062      	str	r2, [r4, #4]
  4067b0:	f8c0 e004 	str.w	lr, [r0, #4]
  4067b4:	f8c0 e008 	str.w	lr, [r0, #8]
  4067b8:	f200 811c 	bhi.w	4069f4 <_malloc_r+0x524>
  4067bc:	4b1d      	ldr	r3, [pc, #116]	; (406834 <_malloc_r+0x364>)
  4067be:	68bc      	ldr	r4, [r7, #8]
  4067c0:	681a      	ldr	r2, [r3, #0]
  4067c2:	4291      	cmp	r1, r2
  4067c4:	bf88      	it	hi
  4067c6:	6019      	strhi	r1, [r3, #0]
  4067c8:	4b1b      	ldr	r3, [pc, #108]	; (406838 <_malloc_r+0x368>)
  4067ca:	681a      	ldr	r2, [r3, #0]
  4067cc:	4291      	cmp	r1, r2
  4067ce:	6862      	ldr	r2, [r4, #4]
  4067d0:	bf88      	it	hi
  4067d2:	6019      	strhi	r1, [r3, #0]
  4067d4:	f022 0203 	bic.w	r2, r2, #3
  4067d8:	4295      	cmp	r5, r2
  4067da:	eba2 0305 	sub.w	r3, r2, r5
  4067de:	d801      	bhi.n	4067e4 <_malloc_r+0x314>
  4067e0:	2b0f      	cmp	r3, #15
  4067e2:	dc04      	bgt.n	4067ee <_malloc_r+0x31e>
  4067e4:	4630      	mov	r0, r6
  4067e6:	f000 fa7b 	bl	406ce0 <__malloc_unlock>
  4067ea:	2400      	movs	r4, #0
  4067ec:	e738      	b.n	406660 <_malloc_r+0x190>
  4067ee:	1962      	adds	r2, r4, r5
  4067f0:	f043 0301 	orr.w	r3, r3, #1
  4067f4:	f045 0501 	orr.w	r5, r5, #1
  4067f8:	6065      	str	r5, [r4, #4]
  4067fa:	4630      	mov	r0, r6
  4067fc:	60ba      	str	r2, [r7, #8]
  4067fe:	6053      	str	r3, [r2, #4]
  406800:	f000 fa6e 	bl	406ce0 <__malloc_unlock>
  406804:	3408      	adds	r4, #8
  406806:	4620      	mov	r0, r4
  406808:	b003      	add	sp, #12
  40680a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40680e:	2b14      	cmp	r3, #20
  406810:	d971      	bls.n	4068f6 <_malloc_r+0x426>
  406812:	2b54      	cmp	r3, #84	; 0x54
  406814:	f200 80a4 	bhi.w	406960 <_malloc_r+0x490>
  406818:	0b28      	lsrs	r0, r5, #12
  40681a:	f100 0e6f 	add.w	lr, r0, #111	; 0x6f
  40681e:	ea4f 034e 	mov.w	r3, lr, lsl #1
  406822:	306e      	adds	r0, #110	; 0x6e
  406824:	e676      	b.n	406514 <_malloc_r+0x44>
  406826:	bf00      	nop
  406828:	204004a0 	.word	0x204004a0
  40682c:	20400954 	.word	0x20400954
  406830:	20400958 	.word	0x20400958
  406834:	20400950 	.word	0x20400950
  406838:	2040094c 	.word	0x2040094c
  40683c:	204008ac 	.word	0x204008ac
  406840:	0a5a      	lsrs	r2, r3, #9
  406842:	2a04      	cmp	r2, #4
  406844:	d95e      	bls.n	406904 <_malloc_r+0x434>
  406846:	2a14      	cmp	r2, #20
  406848:	f200 80b3 	bhi.w	4069b2 <_malloc_r+0x4e2>
  40684c:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  406850:	0049      	lsls	r1, r1, #1
  406852:	325b      	adds	r2, #91	; 0x5b
  406854:	eb07 0c81 	add.w	ip, r7, r1, lsl #2
  406858:	f857 1021 	ldr.w	r1, [r7, r1, lsl #2]
  40685c:	f8df 81dc 	ldr.w	r8, [pc, #476]	; 406a3c <_malloc_r+0x56c>
  406860:	f1ac 0c08 	sub.w	ip, ip, #8
  406864:	458c      	cmp	ip, r1
  406866:	f000 8088 	beq.w	40697a <_malloc_r+0x4aa>
  40686a:	684a      	ldr	r2, [r1, #4]
  40686c:	f022 0203 	bic.w	r2, r2, #3
  406870:	4293      	cmp	r3, r2
  406872:	d202      	bcs.n	40687a <_malloc_r+0x3aa>
  406874:	6889      	ldr	r1, [r1, #8]
  406876:	458c      	cmp	ip, r1
  406878:	d1f7      	bne.n	40686a <_malloc_r+0x39a>
  40687a:	f8d1 c00c 	ldr.w	ip, [r1, #12]
  40687e:	687a      	ldr	r2, [r7, #4]
  406880:	f8c4 c00c 	str.w	ip, [r4, #12]
  406884:	60a1      	str	r1, [r4, #8]
  406886:	f8cc 4008 	str.w	r4, [ip, #8]
  40688a:	60cc      	str	r4, [r1, #12]
  40688c:	e688      	b.n	4065a0 <_malloc_r+0xd0>
  40688e:	1963      	adds	r3, r4, r5
  406890:	f042 0701 	orr.w	r7, r2, #1
  406894:	f045 0501 	orr.w	r5, r5, #1
  406898:	6065      	str	r5, [r4, #4]
  40689a:	4630      	mov	r0, r6
  40689c:	614b      	str	r3, [r1, #20]
  40689e:	610b      	str	r3, [r1, #16]
  4068a0:	f8c3 e00c 	str.w	lr, [r3, #12]
  4068a4:	f8c3 e008 	str.w	lr, [r3, #8]
  4068a8:	605f      	str	r7, [r3, #4]
  4068aa:	509a      	str	r2, [r3, r2]
  4068ac:	3408      	adds	r4, #8
  4068ae:	f000 fa17 	bl	406ce0 <__malloc_unlock>
  4068b2:	e6d5      	b.n	406660 <_malloc_r+0x190>
  4068b4:	684a      	ldr	r2, [r1, #4]
  4068b6:	e673      	b.n	4065a0 <_malloc_r+0xd0>
  4068b8:	f108 0801 	add.w	r8, r8, #1
  4068bc:	f018 0f03 	tst.w	r8, #3
  4068c0:	f10c 0c08 	add.w	ip, ip, #8
  4068c4:	f47f ae7f 	bne.w	4065c6 <_malloc_r+0xf6>
  4068c8:	e030      	b.n	40692c <_malloc_r+0x45c>
  4068ca:	68dc      	ldr	r4, [r3, #12]
  4068cc:	42a3      	cmp	r3, r4
  4068ce:	bf08      	it	eq
  4068d0:	3002      	addeq	r0, #2
  4068d2:	f43f ae35 	beq.w	406540 <_malloc_r+0x70>
  4068d6:	e6b3      	b.n	406640 <_malloc_r+0x170>
  4068d8:	440b      	add	r3, r1
  4068da:	460c      	mov	r4, r1
  4068dc:	685a      	ldr	r2, [r3, #4]
  4068de:	68c9      	ldr	r1, [r1, #12]
  4068e0:	f854 5f08 	ldr.w	r5, [r4, #8]!
  4068e4:	f042 0201 	orr.w	r2, r2, #1
  4068e8:	605a      	str	r2, [r3, #4]
  4068ea:	4630      	mov	r0, r6
  4068ec:	60e9      	str	r1, [r5, #12]
  4068ee:	608d      	str	r5, [r1, #8]
  4068f0:	f000 f9f6 	bl	406ce0 <__malloc_unlock>
  4068f4:	e6b4      	b.n	406660 <_malloc_r+0x190>
  4068f6:	f103 0e5c 	add.w	lr, r3, #92	; 0x5c
  4068fa:	f103 005b 	add.w	r0, r3, #91	; 0x5b
  4068fe:	ea4f 034e 	mov.w	r3, lr, lsl #1
  406902:	e607      	b.n	406514 <_malloc_r+0x44>
  406904:	099a      	lsrs	r2, r3, #6
  406906:	f102 0139 	add.w	r1, r2, #57	; 0x39
  40690a:	0049      	lsls	r1, r1, #1
  40690c:	3238      	adds	r2, #56	; 0x38
  40690e:	e7a1      	b.n	406854 <_malloc_r+0x384>
  406910:	42bc      	cmp	r4, r7
  406912:	4b4a      	ldr	r3, [pc, #296]	; (406a3c <_malloc_r+0x56c>)
  406914:	f43f af00 	beq.w	406718 <_malloc_r+0x248>
  406918:	689c      	ldr	r4, [r3, #8]
  40691a:	6862      	ldr	r2, [r4, #4]
  40691c:	f022 0203 	bic.w	r2, r2, #3
  406920:	e75a      	b.n	4067d8 <_malloc_r+0x308>
  406922:	f859 3908 	ldr.w	r3, [r9], #-8
  406926:	4599      	cmp	r9, r3
  406928:	f040 8082 	bne.w	406a30 <_malloc_r+0x560>
  40692c:	f010 0f03 	tst.w	r0, #3
  406930:	f100 30ff 	add.w	r0, r0, #4294967295
  406934:	d1f5      	bne.n	406922 <_malloc_r+0x452>
  406936:	687b      	ldr	r3, [r7, #4]
  406938:	ea23 0304 	bic.w	r3, r3, r4
  40693c:	607b      	str	r3, [r7, #4]
  40693e:	0064      	lsls	r4, r4, #1
  406940:	429c      	cmp	r4, r3
  406942:	f63f aebd 	bhi.w	4066c0 <_malloc_r+0x1f0>
  406946:	2c00      	cmp	r4, #0
  406948:	f43f aeba 	beq.w	4066c0 <_malloc_r+0x1f0>
  40694c:	421c      	tst	r4, r3
  40694e:	4640      	mov	r0, r8
  406950:	f47f ae35 	bne.w	4065be <_malloc_r+0xee>
  406954:	0064      	lsls	r4, r4, #1
  406956:	421c      	tst	r4, r3
  406958:	f100 0004 	add.w	r0, r0, #4
  40695c:	d0fa      	beq.n	406954 <_malloc_r+0x484>
  40695e:	e62e      	b.n	4065be <_malloc_r+0xee>
  406960:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  406964:	d818      	bhi.n	406998 <_malloc_r+0x4c8>
  406966:	0be8      	lsrs	r0, r5, #15
  406968:	f100 0e78 	add.w	lr, r0, #120	; 0x78
  40696c:	ea4f 034e 	mov.w	r3, lr, lsl #1
  406970:	3077      	adds	r0, #119	; 0x77
  406972:	e5cf      	b.n	406514 <_malloc_r+0x44>
  406974:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  406978:	e6eb      	b.n	406752 <_malloc_r+0x282>
  40697a:	2101      	movs	r1, #1
  40697c:	f8d8 3004 	ldr.w	r3, [r8, #4]
  406980:	1092      	asrs	r2, r2, #2
  406982:	fa01 f202 	lsl.w	r2, r1, r2
  406986:	431a      	orrs	r2, r3
  406988:	f8c8 2004 	str.w	r2, [r8, #4]
  40698c:	4661      	mov	r1, ip
  40698e:	e777      	b.n	406880 <_malloc_r+0x3b0>
  406990:	2301      	movs	r3, #1
  406992:	f8cb 3004 	str.w	r3, [fp, #4]
  406996:	e725      	b.n	4067e4 <_malloc_r+0x314>
  406998:	f240 5254 	movw	r2, #1364	; 0x554
  40699c:	4293      	cmp	r3, r2
  40699e:	d820      	bhi.n	4069e2 <_malloc_r+0x512>
  4069a0:	0ca8      	lsrs	r0, r5, #18
  4069a2:	f100 0e7d 	add.w	lr, r0, #125	; 0x7d
  4069a6:	ea4f 034e 	mov.w	r3, lr, lsl #1
  4069aa:	307c      	adds	r0, #124	; 0x7c
  4069ac:	e5b2      	b.n	406514 <_malloc_r+0x44>
  4069ae:	3210      	adds	r2, #16
  4069b0:	e6a4      	b.n	4066fc <_malloc_r+0x22c>
  4069b2:	2a54      	cmp	r2, #84	; 0x54
  4069b4:	d826      	bhi.n	406a04 <_malloc_r+0x534>
  4069b6:	0b1a      	lsrs	r2, r3, #12
  4069b8:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  4069bc:	0049      	lsls	r1, r1, #1
  4069be:	326e      	adds	r2, #110	; 0x6e
  4069c0:	e748      	b.n	406854 <_malloc_r+0x384>
  4069c2:	68bc      	ldr	r4, [r7, #8]
  4069c4:	6862      	ldr	r2, [r4, #4]
  4069c6:	f022 0203 	bic.w	r2, r2, #3
  4069ca:	e705      	b.n	4067d8 <_malloc_r+0x308>
  4069cc:	f3ca 000b 	ubfx	r0, sl, #0, #12
  4069d0:	2800      	cmp	r0, #0
  4069d2:	f47f aea8 	bne.w	406726 <_malloc_r+0x256>
  4069d6:	4442      	add	r2, r8
  4069d8:	68bb      	ldr	r3, [r7, #8]
  4069da:	f042 0201 	orr.w	r2, r2, #1
  4069de:	605a      	str	r2, [r3, #4]
  4069e0:	e6ec      	b.n	4067bc <_malloc_r+0x2ec>
  4069e2:	23fe      	movs	r3, #254	; 0xfe
  4069e4:	f04f 0e7f 	mov.w	lr, #127	; 0x7f
  4069e8:	207e      	movs	r0, #126	; 0x7e
  4069ea:	e593      	b.n	406514 <_malloc_r+0x44>
  4069ec:	2201      	movs	r2, #1
  4069ee:	f04f 0900 	mov.w	r9, #0
  4069f2:	e6c1      	b.n	406778 <_malloc_r+0x2a8>
  4069f4:	f104 0108 	add.w	r1, r4, #8
  4069f8:	4630      	mov	r0, r6
  4069fa:	f7ff fa4b 	bl	405e94 <_free_r>
  4069fe:	f8d9 1000 	ldr.w	r1, [r9]
  406a02:	e6db      	b.n	4067bc <_malloc_r+0x2ec>
  406a04:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  406a08:	d805      	bhi.n	406a16 <_malloc_r+0x546>
  406a0a:	0bda      	lsrs	r2, r3, #15
  406a0c:	f102 0178 	add.w	r1, r2, #120	; 0x78
  406a10:	0049      	lsls	r1, r1, #1
  406a12:	3277      	adds	r2, #119	; 0x77
  406a14:	e71e      	b.n	406854 <_malloc_r+0x384>
  406a16:	f240 5154 	movw	r1, #1364	; 0x554
  406a1a:	428a      	cmp	r2, r1
  406a1c:	d805      	bhi.n	406a2a <_malloc_r+0x55a>
  406a1e:	0c9a      	lsrs	r2, r3, #18
  406a20:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  406a24:	0049      	lsls	r1, r1, #1
  406a26:	327c      	adds	r2, #124	; 0x7c
  406a28:	e714      	b.n	406854 <_malloc_r+0x384>
  406a2a:	21fe      	movs	r1, #254	; 0xfe
  406a2c:	227e      	movs	r2, #126	; 0x7e
  406a2e:	e711      	b.n	406854 <_malloc_r+0x384>
  406a30:	687b      	ldr	r3, [r7, #4]
  406a32:	e784      	b.n	40693e <_malloc_r+0x46e>
  406a34:	08e8      	lsrs	r0, r5, #3
  406a36:	1c43      	adds	r3, r0, #1
  406a38:	005b      	lsls	r3, r3, #1
  406a3a:	e5f8      	b.n	40662e <_malloc_r+0x15e>
  406a3c:	204004a0 	.word	0x204004a0

00406a40 <memchr>:
  406a40:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  406a44:	2a10      	cmp	r2, #16
  406a46:	db2b      	blt.n	406aa0 <memchr+0x60>
  406a48:	f010 0f07 	tst.w	r0, #7
  406a4c:	d008      	beq.n	406a60 <memchr+0x20>
  406a4e:	f810 3b01 	ldrb.w	r3, [r0], #1
  406a52:	3a01      	subs	r2, #1
  406a54:	428b      	cmp	r3, r1
  406a56:	d02d      	beq.n	406ab4 <memchr+0x74>
  406a58:	f010 0f07 	tst.w	r0, #7
  406a5c:	b342      	cbz	r2, 406ab0 <memchr+0x70>
  406a5e:	d1f6      	bne.n	406a4e <memchr+0xe>
  406a60:	b4f0      	push	{r4, r5, r6, r7}
  406a62:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  406a66:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  406a6a:	f022 0407 	bic.w	r4, r2, #7
  406a6e:	f07f 0700 	mvns.w	r7, #0
  406a72:	2300      	movs	r3, #0
  406a74:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  406a78:	3c08      	subs	r4, #8
  406a7a:	ea85 0501 	eor.w	r5, r5, r1
  406a7e:	ea86 0601 	eor.w	r6, r6, r1
  406a82:	fa85 f547 	uadd8	r5, r5, r7
  406a86:	faa3 f587 	sel	r5, r3, r7
  406a8a:	fa86 f647 	uadd8	r6, r6, r7
  406a8e:	faa5 f687 	sel	r6, r5, r7
  406a92:	b98e      	cbnz	r6, 406ab8 <memchr+0x78>
  406a94:	d1ee      	bne.n	406a74 <memchr+0x34>
  406a96:	bcf0      	pop	{r4, r5, r6, r7}
  406a98:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  406a9c:	f002 0207 	and.w	r2, r2, #7
  406aa0:	b132      	cbz	r2, 406ab0 <memchr+0x70>
  406aa2:	f810 3b01 	ldrb.w	r3, [r0], #1
  406aa6:	3a01      	subs	r2, #1
  406aa8:	ea83 0301 	eor.w	r3, r3, r1
  406aac:	b113      	cbz	r3, 406ab4 <memchr+0x74>
  406aae:	d1f8      	bne.n	406aa2 <memchr+0x62>
  406ab0:	2000      	movs	r0, #0
  406ab2:	4770      	bx	lr
  406ab4:	3801      	subs	r0, #1
  406ab6:	4770      	bx	lr
  406ab8:	2d00      	cmp	r5, #0
  406aba:	bf06      	itte	eq
  406abc:	4635      	moveq	r5, r6
  406abe:	3803      	subeq	r0, #3
  406ac0:	3807      	subne	r0, #7
  406ac2:	f015 0f01 	tst.w	r5, #1
  406ac6:	d107      	bne.n	406ad8 <memchr+0x98>
  406ac8:	3001      	adds	r0, #1
  406aca:	f415 7f80 	tst.w	r5, #256	; 0x100
  406ace:	bf02      	ittt	eq
  406ad0:	3001      	addeq	r0, #1
  406ad2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  406ad6:	3001      	addeq	r0, #1
  406ad8:	bcf0      	pop	{r4, r5, r6, r7}
  406ada:	3801      	subs	r0, #1
  406adc:	4770      	bx	lr
  406ade:	bf00      	nop

00406ae0 <memcpy>:
  406ae0:	4684      	mov	ip, r0
  406ae2:	ea41 0300 	orr.w	r3, r1, r0
  406ae6:	f013 0303 	ands.w	r3, r3, #3
  406aea:	d16d      	bne.n	406bc8 <memcpy+0xe8>
  406aec:	3a40      	subs	r2, #64	; 0x40
  406aee:	d341      	bcc.n	406b74 <memcpy+0x94>
  406af0:	f851 3b04 	ldr.w	r3, [r1], #4
  406af4:	f840 3b04 	str.w	r3, [r0], #4
  406af8:	f851 3b04 	ldr.w	r3, [r1], #4
  406afc:	f840 3b04 	str.w	r3, [r0], #4
  406b00:	f851 3b04 	ldr.w	r3, [r1], #4
  406b04:	f840 3b04 	str.w	r3, [r0], #4
  406b08:	f851 3b04 	ldr.w	r3, [r1], #4
  406b0c:	f840 3b04 	str.w	r3, [r0], #4
  406b10:	f851 3b04 	ldr.w	r3, [r1], #4
  406b14:	f840 3b04 	str.w	r3, [r0], #4
  406b18:	f851 3b04 	ldr.w	r3, [r1], #4
  406b1c:	f840 3b04 	str.w	r3, [r0], #4
  406b20:	f851 3b04 	ldr.w	r3, [r1], #4
  406b24:	f840 3b04 	str.w	r3, [r0], #4
  406b28:	f851 3b04 	ldr.w	r3, [r1], #4
  406b2c:	f840 3b04 	str.w	r3, [r0], #4
  406b30:	f851 3b04 	ldr.w	r3, [r1], #4
  406b34:	f840 3b04 	str.w	r3, [r0], #4
  406b38:	f851 3b04 	ldr.w	r3, [r1], #4
  406b3c:	f840 3b04 	str.w	r3, [r0], #4
  406b40:	f851 3b04 	ldr.w	r3, [r1], #4
  406b44:	f840 3b04 	str.w	r3, [r0], #4
  406b48:	f851 3b04 	ldr.w	r3, [r1], #4
  406b4c:	f840 3b04 	str.w	r3, [r0], #4
  406b50:	f851 3b04 	ldr.w	r3, [r1], #4
  406b54:	f840 3b04 	str.w	r3, [r0], #4
  406b58:	f851 3b04 	ldr.w	r3, [r1], #4
  406b5c:	f840 3b04 	str.w	r3, [r0], #4
  406b60:	f851 3b04 	ldr.w	r3, [r1], #4
  406b64:	f840 3b04 	str.w	r3, [r0], #4
  406b68:	f851 3b04 	ldr.w	r3, [r1], #4
  406b6c:	f840 3b04 	str.w	r3, [r0], #4
  406b70:	3a40      	subs	r2, #64	; 0x40
  406b72:	d2bd      	bcs.n	406af0 <memcpy+0x10>
  406b74:	3230      	adds	r2, #48	; 0x30
  406b76:	d311      	bcc.n	406b9c <memcpy+0xbc>
  406b78:	f851 3b04 	ldr.w	r3, [r1], #4
  406b7c:	f840 3b04 	str.w	r3, [r0], #4
  406b80:	f851 3b04 	ldr.w	r3, [r1], #4
  406b84:	f840 3b04 	str.w	r3, [r0], #4
  406b88:	f851 3b04 	ldr.w	r3, [r1], #4
  406b8c:	f840 3b04 	str.w	r3, [r0], #4
  406b90:	f851 3b04 	ldr.w	r3, [r1], #4
  406b94:	f840 3b04 	str.w	r3, [r0], #4
  406b98:	3a10      	subs	r2, #16
  406b9a:	d2ed      	bcs.n	406b78 <memcpy+0x98>
  406b9c:	320c      	adds	r2, #12
  406b9e:	d305      	bcc.n	406bac <memcpy+0xcc>
  406ba0:	f851 3b04 	ldr.w	r3, [r1], #4
  406ba4:	f840 3b04 	str.w	r3, [r0], #4
  406ba8:	3a04      	subs	r2, #4
  406baa:	d2f9      	bcs.n	406ba0 <memcpy+0xc0>
  406bac:	3204      	adds	r2, #4
  406bae:	d008      	beq.n	406bc2 <memcpy+0xe2>
  406bb0:	07d2      	lsls	r2, r2, #31
  406bb2:	bf1c      	itt	ne
  406bb4:	f811 3b01 	ldrbne.w	r3, [r1], #1
  406bb8:	f800 3b01 	strbne.w	r3, [r0], #1
  406bbc:	d301      	bcc.n	406bc2 <memcpy+0xe2>
  406bbe:	880b      	ldrh	r3, [r1, #0]
  406bc0:	8003      	strh	r3, [r0, #0]
  406bc2:	4660      	mov	r0, ip
  406bc4:	4770      	bx	lr
  406bc6:	bf00      	nop
  406bc8:	2a08      	cmp	r2, #8
  406bca:	d313      	bcc.n	406bf4 <memcpy+0x114>
  406bcc:	078b      	lsls	r3, r1, #30
  406bce:	d08d      	beq.n	406aec <memcpy+0xc>
  406bd0:	f010 0303 	ands.w	r3, r0, #3
  406bd4:	d08a      	beq.n	406aec <memcpy+0xc>
  406bd6:	f1c3 0304 	rsb	r3, r3, #4
  406bda:	1ad2      	subs	r2, r2, r3
  406bdc:	07db      	lsls	r3, r3, #31
  406bde:	bf1c      	itt	ne
  406be0:	f811 3b01 	ldrbne.w	r3, [r1], #1
  406be4:	f800 3b01 	strbne.w	r3, [r0], #1
  406be8:	d380      	bcc.n	406aec <memcpy+0xc>
  406bea:	f831 3b02 	ldrh.w	r3, [r1], #2
  406bee:	f820 3b02 	strh.w	r3, [r0], #2
  406bf2:	e77b      	b.n	406aec <memcpy+0xc>
  406bf4:	3a04      	subs	r2, #4
  406bf6:	d3d9      	bcc.n	406bac <memcpy+0xcc>
  406bf8:	3a01      	subs	r2, #1
  406bfa:	f811 3b01 	ldrb.w	r3, [r1], #1
  406bfe:	f800 3b01 	strb.w	r3, [r0], #1
  406c02:	d2f9      	bcs.n	406bf8 <memcpy+0x118>
  406c04:	780b      	ldrb	r3, [r1, #0]
  406c06:	7003      	strb	r3, [r0, #0]
  406c08:	784b      	ldrb	r3, [r1, #1]
  406c0a:	7043      	strb	r3, [r0, #1]
  406c0c:	788b      	ldrb	r3, [r1, #2]
  406c0e:	7083      	strb	r3, [r0, #2]
  406c10:	4660      	mov	r0, ip
  406c12:	4770      	bx	lr

00406c14 <memmove>:
  406c14:	4288      	cmp	r0, r1
  406c16:	b5f0      	push	{r4, r5, r6, r7, lr}
  406c18:	d90d      	bls.n	406c36 <memmove+0x22>
  406c1a:	188b      	adds	r3, r1, r2
  406c1c:	4298      	cmp	r0, r3
  406c1e:	d20a      	bcs.n	406c36 <memmove+0x22>
  406c20:	1881      	adds	r1, r0, r2
  406c22:	2a00      	cmp	r2, #0
  406c24:	d051      	beq.n	406cca <memmove+0xb6>
  406c26:	1a9a      	subs	r2, r3, r2
  406c28:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  406c2c:	f801 4d01 	strb.w	r4, [r1, #-1]!
  406c30:	4293      	cmp	r3, r2
  406c32:	d1f9      	bne.n	406c28 <memmove+0x14>
  406c34:	bdf0      	pop	{r4, r5, r6, r7, pc}
  406c36:	2a0f      	cmp	r2, #15
  406c38:	d948      	bls.n	406ccc <memmove+0xb8>
  406c3a:	ea41 0300 	orr.w	r3, r1, r0
  406c3e:	079b      	lsls	r3, r3, #30
  406c40:	d146      	bne.n	406cd0 <memmove+0xbc>
  406c42:	f100 0410 	add.w	r4, r0, #16
  406c46:	f101 0310 	add.w	r3, r1, #16
  406c4a:	4615      	mov	r5, r2
  406c4c:	f853 6c10 	ldr.w	r6, [r3, #-16]
  406c50:	f844 6c10 	str.w	r6, [r4, #-16]
  406c54:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  406c58:	f844 6c0c 	str.w	r6, [r4, #-12]
  406c5c:	f853 6c08 	ldr.w	r6, [r3, #-8]
  406c60:	f844 6c08 	str.w	r6, [r4, #-8]
  406c64:	3d10      	subs	r5, #16
  406c66:	f853 6c04 	ldr.w	r6, [r3, #-4]
  406c6a:	f844 6c04 	str.w	r6, [r4, #-4]
  406c6e:	2d0f      	cmp	r5, #15
  406c70:	f103 0310 	add.w	r3, r3, #16
  406c74:	f104 0410 	add.w	r4, r4, #16
  406c78:	d8e8      	bhi.n	406c4c <memmove+0x38>
  406c7a:	f1a2 0310 	sub.w	r3, r2, #16
  406c7e:	f023 030f 	bic.w	r3, r3, #15
  406c82:	f002 0e0f 	and.w	lr, r2, #15
  406c86:	3310      	adds	r3, #16
  406c88:	f1be 0f03 	cmp.w	lr, #3
  406c8c:	4419      	add	r1, r3
  406c8e:	4403      	add	r3, r0
  406c90:	d921      	bls.n	406cd6 <memmove+0xc2>
  406c92:	1f1e      	subs	r6, r3, #4
  406c94:	460d      	mov	r5, r1
  406c96:	4674      	mov	r4, lr
  406c98:	3c04      	subs	r4, #4
  406c9a:	f855 7b04 	ldr.w	r7, [r5], #4
  406c9e:	f846 7f04 	str.w	r7, [r6, #4]!
  406ca2:	2c03      	cmp	r4, #3
  406ca4:	d8f8      	bhi.n	406c98 <memmove+0x84>
  406ca6:	f1ae 0404 	sub.w	r4, lr, #4
  406caa:	f024 0403 	bic.w	r4, r4, #3
  406cae:	3404      	adds	r4, #4
  406cb0:	4423      	add	r3, r4
  406cb2:	4421      	add	r1, r4
  406cb4:	f002 0203 	and.w	r2, r2, #3
  406cb8:	b162      	cbz	r2, 406cd4 <memmove+0xc0>
  406cba:	3b01      	subs	r3, #1
  406cbc:	440a      	add	r2, r1
  406cbe:	f811 4b01 	ldrb.w	r4, [r1], #1
  406cc2:	f803 4f01 	strb.w	r4, [r3, #1]!
  406cc6:	428a      	cmp	r2, r1
  406cc8:	d1f9      	bne.n	406cbe <memmove+0xaa>
  406cca:	bdf0      	pop	{r4, r5, r6, r7, pc}
  406ccc:	4603      	mov	r3, r0
  406cce:	e7f3      	b.n	406cb8 <memmove+0xa4>
  406cd0:	4603      	mov	r3, r0
  406cd2:	e7f2      	b.n	406cba <memmove+0xa6>
  406cd4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  406cd6:	4672      	mov	r2, lr
  406cd8:	e7ee      	b.n	406cb8 <memmove+0xa4>
  406cda:	bf00      	nop

00406cdc <__malloc_lock>:
  406cdc:	4770      	bx	lr
  406cde:	bf00      	nop

00406ce0 <__malloc_unlock>:
  406ce0:	4770      	bx	lr
  406ce2:	bf00      	nop

00406ce4 <_Balloc>:
  406ce4:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  406ce6:	b570      	push	{r4, r5, r6, lr}
  406ce8:	4605      	mov	r5, r0
  406cea:	460c      	mov	r4, r1
  406cec:	b14b      	cbz	r3, 406d02 <_Balloc+0x1e>
  406cee:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  406cf2:	b180      	cbz	r0, 406d16 <_Balloc+0x32>
  406cf4:	6802      	ldr	r2, [r0, #0]
  406cf6:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
  406cfa:	2300      	movs	r3, #0
  406cfc:	6103      	str	r3, [r0, #16]
  406cfe:	60c3      	str	r3, [r0, #12]
  406d00:	bd70      	pop	{r4, r5, r6, pc}
  406d02:	2221      	movs	r2, #33	; 0x21
  406d04:	2104      	movs	r1, #4
  406d06:	f000 ff3f 	bl	407b88 <_calloc_r>
  406d0a:	64e8      	str	r0, [r5, #76]	; 0x4c
  406d0c:	4603      	mov	r3, r0
  406d0e:	2800      	cmp	r0, #0
  406d10:	d1ed      	bne.n	406cee <_Balloc+0xa>
  406d12:	2000      	movs	r0, #0
  406d14:	bd70      	pop	{r4, r5, r6, pc}
  406d16:	2101      	movs	r1, #1
  406d18:	fa01 f604 	lsl.w	r6, r1, r4
  406d1c:	1d72      	adds	r2, r6, #5
  406d1e:	4628      	mov	r0, r5
  406d20:	0092      	lsls	r2, r2, #2
  406d22:	f000 ff31 	bl	407b88 <_calloc_r>
  406d26:	2800      	cmp	r0, #0
  406d28:	d0f3      	beq.n	406d12 <_Balloc+0x2e>
  406d2a:	6044      	str	r4, [r0, #4]
  406d2c:	6086      	str	r6, [r0, #8]
  406d2e:	e7e4      	b.n	406cfa <_Balloc+0x16>

00406d30 <_Bfree>:
  406d30:	b131      	cbz	r1, 406d40 <_Bfree+0x10>
  406d32:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  406d34:	684a      	ldr	r2, [r1, #4]
  406d36:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  406d3a:	6008      	str	r0, [r1, #0]
  406d3c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  406d40:	4770      	bx	lr
  406d42:	bf00      	nop

00406d44 <__multadd>:
  406d44:	b5f0      	push	{r4, r5, r6, r7, lr}
  406d46:	690c      	ldr	r4, [r1, #16]
  406d48:	b083      	sub	sp, #12
  406d4a:	460d      	mov	r5, r1
  406d4c:	4606      	mov	r6, r0
  406d4e:	f101 0e14 	add.w	lr, r1, #20
  406d52:	2700      	movs	r7, #0
  406d54:	f8de 0000 	ldr.w	r0, [lr]
  406d58:	b281      	uxth	r1, r0
  406d5a:	fb02 3101 	mla	r1, r2, r1, r3
  406d5e:	0c0b      	lsrs	r3, r1, #16
  406d60:	0c00      	lsrs	r0, r0, #16
  406d62:	fb02 3300 	mla	r3, r2, r0, r3
  406d66:	b289      	uxth	r1, r1
  406d68:	3701      	adds	r7, #1
  406d6a:	eb01 4103 	add.w	r1, r1, r3, lsl #16
  406d6e:	42bc      	cmp	r4, r7
  406d70:	f84e 1b04 	str.w	r1, [lr], #4
  406d74:	ea4f 4313 	mov.w	r3, r3, lsr #16
  406d78:	dcec      	bgt.n	406d54 <__multadd+0x10>
  406d7a:	b13b      	cbz	r3, 406d8c <__multadd+0x48>
  406d7c:	68aa      	ldr	r2, [r5, #8]
  406d7e:	4294      	cmp	r4, r2
  406d80:	da07      	bge.n	406d92 <__multadd+0x4e>
  406d82:	eb05 0284 	add.w	r2, r5, r4, lsl #2
  406d86:	3401      	adds	r4, #1
  406d88:	6153      	str	r3, [r2, #20]
  406d8a:	612c      	str	r4, [r5, #16]
  406d8c:	4628      	mov	r0, r5
  406d8e:	b003      	add	sp, #12
  406d90:	bdf0      	pop	{r4, r5, r6, r7, pc}
  406d92:	6869      	ldr	r1, [r5, #4]
  406d94:	9301      	str	r3, [sp, #4]
  406d96:	3101      	adds	r1, #1
  406d98:	4630      	mov	r0, r6
  406d9a:	f7ff ffa3 	bl	406ce4 <_Balloc>
  406d9e:	692a      	ldr	r2, [r5, #16]
  406da0:	3202      	adds	r2, #2
  406da2:	f105 010c 	add.w	r1, r5, #12
  406da6:	4607      	mov	r7, r0
  406da8:	0092      	lsls	r2, r2, #2
  406daa:	300c      	adds	r0, #12
  406dac:	f7ff fe98 	bl	406ae0 <memcpy>
  406db0:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
  406db2:	6869      	ldr	r1, [r5, #4]
  406db4:	9b01      	ldr	r3, [sp, #4]
  406db6:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  406dba:	6028      	str	r0, [r5, #0]
  406dbc:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  406dc0:	463d      	mov	r5, r7
  406dc2:	e7de      	b.n	406d82 <__multadd+0x3e>

00406dc4 <__hi0bits>:
  406dc4:	0c03      	lsrs	r3, r0, #16
  406dc6:	041b      	lsls	r3, r3, #16
  406dc8:	b9b3      	cbnz	r3, 406df8 <__hi0bits+0x34>
  406dca:	0400      	lsls	r0, r0, #16
  406dcc:	2310      	movs	r3, #16
  406dce:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
  406dd2:	bf04      	itt	eq
  406dd4:	0200      	lsleq	r0, r0, #8
  406dd6:	3308      	addeq	r3, #8
  406dd8:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
  406ddc:	bf04      	itt	eq
  406dde:	0100      	lsleq	r0, r0, #4
  406de0:	3304      	addeq	r3, #4
  406de2:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
  406de6:	bf04      	itt	eq
  406de8:	0080      	lsleq	r0, r0, #2
  406dea:	3302      	addeq	r3, #2
  406dec:	2800      	cmp	r0, #0
  406dee:	db07      	blt.n	406e00 <__hi0bits+0x3c>
  406df0:	0042      	lsls	r2, r0, #1
  406df2:	d403      	bmi.n	406dfc <__hi0bits+0x38>
  406df4:	2020      	movs	r0, #32
  406df6:	4770      	bx	lr
  406df8:	2300      	movs	r3, #0
  406dfa:	e7e8      	b.n	406dce <__hi0bits+0xa>
  406dfc:	1c58      	adds	r0, r3, #1
  406dfe:	4770      	bx	lr
  406e00:	4618      	mov	r0, r3
  406e02:	4770      	bx	lr

00406e04 <__lo0bits>:
  406e04:	6803      	ldr	r3, [r0, #0]
  406e06:	f013 0207 	ands.w	r2, r3, #7
  406e0a:	d007      	beq.n	406e1c <__lo0bits+0x18>
  406e0c:	07d9      	lsls	r1, r3, #31
  406e0e:	d420      	bmi.n	406e52 <__lo0bits+0x4e>
  406e10:	079a      	lsls	r2, r3, #30
  406e12:	d420      	bmi.n	406e56 <__lo0bits+0x52>
  406e14:	089b      	lsrs	r3, r3, #2
  406e16:	6003      	str	r3, [r0, #0]
  406e18:	2002      	movs	r0, #2
  406e1a:	4770      	bx	lr
  406e1c:	b299      	uxth	r1, r3
  406e1e:	b909      	cbnz	r1, 406e24 <__lo0bits+0x20>
  406e20:	0c1b      	lsrs	r3, r3, #16
  406e22:	2210      	movs	r2, #16
  406e24:	f013 0fff 	tst.w	r3, #255	; 0xff
  406e28:	bf04      	itt	eq
  406e2a:	0a1b      	lsreq	r3, r3, #8
  406e2c:	3208      	addeq	r2, #8
  406e2e:	0719      	lsls	r1, r3, #28
  406e30:	bf04      	itt	eq
  406e32:	091b      	lsreq	r3, r3, #4
  406e34:	3204      	addeq	r2, #4
  406e36:	0799      	lsls	r1, r3, #30
  406e38:	bf04      	itt	eq
  406e3a:	089b      	lsreq	r3, r3, #2
  406e3c:	3202      	addeq	r2, #2
  406e3e:	07d9      	lsls	r1, r3, #31
  406e40:	d404      	bmi.n	406e4c <__lo0bits+0x48>
  406e42:	085b      	lsrs	r3, r3, #1
  406e44:	d101      	bne.n	406e4a <__lo0bits+0x46>
  406e46:	2020      	movs	r0, #32
  406e48:	4770      	bx	lr
  406e4a:	3201      	adds	r2, #1
  406e4c:	6003      	str	r3, [r0, #0]
  406e4e:	4610      	mov	r0, r2
  406e50:	4770      	bx	lr
  406e52:	2000      	movs	r0, #0
  406e54:	4770      	bx	lr
  406e56:	085b      	lsrs	r3, r3, #1
  406e58:	6003      	str	r3, [r0, #0]
  406e5a:	2001      	movs	r0, #1
  406e5c:	4770      	bx	lr
  406e5e:	bf00      	nop

00406e60 <__i2b>:
  406e60:	b510      	push	{r4, lr}
  406e62:	460c      	mov	r4, r1
  406e64:	2101      	movs	r1, #1
  406e66:	f7ff ff3d 	bl	406ce4 <_Balloc>
  406e6a:	2201      	movs	r2, #1
  406e6c:	6144      	str	r4, [r0, #20]
  406e6e:	6102      	str	r2, [r0, #16]
  406e70:	bd10      	pop	{r4, pc}
  406e72:	bf00      	nop

00406e74 <__multiply>:
  406e74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406e78:	690d      	ldr	r5, [r1, #16]
  406e7a:	6917      	ldr	r7, [r2, #16]
  406e7c:	42bd      	cmp	r5, r7
  406e7e:	b083      	sub	sp, #12
  406e80:	460c      	mov	r4, r1
  406e82:	4616      	mov	r6, r2
  406e84:	da04      	bge.n	406e90 <__multiply+0x1c>
  406e86:	462a      	mov	r2, r5
  406e88:	4634      	mov	r4, r6
  406e8a:	463d      	mov	r5, r7
  406e8c:	460e      	mov	r6, r1
  406e8e:	4617      	mov	r7, r2
  406e90:	68a3      	ldr	r3, [r4, #8]
  406e92:	6861      	ldr	r1, [r4, #4]
  406e94:	eb05 0807 	add.w	r8, r5, r7
  406e98:	4598      	cmp	r8, r3
  406e9a:	bfc8      	it	gt
  406e9c:	3101      	addgt	r1, #1
  406e9e:	f7ff ff21 	bl	406ce4 <_Balloc>
  406ea2:	f100 0c14 	add.w	ip, r0, #20
  406ea6:	eb0c 0988 	add.w	r9, ip, r8, lsl #2
  406eaa:	45cc      	cmp	ip, r9
  406eac:	9000      	str	r0, [sp, #0]
  406eae:	d205      	bcs.n	406ebc <__multiply+0x48>
  406eb0:	4663      	mov	r3, ip
  406eb2:	2100      	movs	r1, #0
  406eb4:	f843 1b04 	str.w	r1, [r3], #4
  406eb8:	4599      	cmp	r9, r3
  406eba:	d8fb      	bhi.n	406eb4 <__multiply+0x40>
  406ebc:	f106 0214 	add.w	r2, r6, #20
  406ec0:	eb02 0a87 	add.w	sl, r2, r7, lsl #2
  406ec4:	f104 0314 	add.w	r3, r4, #20
  406ec8:	4552      	cmp	r2, sl
  406eca:	eb03 0e85 	add.w	lr, r3, r5, lsl #2
  406ece:	d254      	bcs.n	406f7a <__multiply+0x106>
  406ed0:	f8cd 9004 	str.w	r9, [sp, #4]
  406ed4:	4699      	mov	r9, r3
  406ed6:	f852 3b04 	ldr.w	r3, [r2], #4
  406eda:	fa1f fb83 	uxth.w	fp, r3
  406ede:	f1bb 0f00 	cmp.w	fp, #0
  406ee2:	d020      	beq.n	406f26 <__multiply+0xb2>
  406ee4:	2000      	movs	r0, #0
  406ee6:	464f      	mov	r7, r9
  406ee8:	4666      	mov	r6, ip
  406eea:	4605      	mov	r5, r0
  406eec:	e000      	b.n	406ef0 <__multiply+0x7c>
  406eee:	461e      	mov	r6, r3
  406ef0:	f857 4b04 	ldr.w	r4, [r7], #4
  406ef4:	6830      	ldr	r0, [r6, #0]
  406ef6:	b2a1      	uxth	r1, r4
  406ef8:	b283      	uxth	r3, r0
  406efa:	fb0b 3101 	mla	r1, fp, r1, r3
  406efe:	0c24      	lsrs	r4, r4, #16
  406f00:	0c00      	lsrs	r0, r0, #16
  406f02:	194b      	adds	r3, r1, r5
  406f04:	fb0b 0004 	mla	r0, fp, r4, r0
  406f08:	eb00 4013 	add.w	r0, r0, r3, lsr #16
  406f0c:	b299      	uxth	r1, r3
  406f0e:	4633      	mov	r3, r6
  406f10:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
  406f14:	45be      	cmp	lr, r7
  406f16:	ea4f 4510 	mov.w	r5, r0, lsr #16
  406f1a:	f843 1b04 	str.w	r1, [r3], #4
  406f1e:	d8e6      	bhi.n	406eee <__multiply+0x7a>
  406f20:	6075      	str	r5, [r6, #4]
  406f22:	f852 3c04 	ldr.w	r3, [r2, #-4]
  406f26:	ea5f 4b13 	movs.w	fp, r3, lsr #16
  406f2a:	d020      	beq.n	406f6e <__multiply+0xfa>
  406f2c:	f8dc 3000 	ldr.w	r3, [ip]
  406f30:	4667      	mov	r7, ip
  406f32:	4618      	mov	r0, r3
  406f34:	464d      	mov	r5, r9
  406f36:	2100      	movs	r1, #0
  406f38:	e000      	b.n	406f3c <__multiply+0xc8>
  406f3a:	4637      	mov	r7, r6
  406f3c:	882c      	ldrh	r4, [r5, #0]
  406f3e:	0c00      	lsrs	r0, r0, #16
  406f40:	fb0b 0004 	mla	r0, fp, r4, r0
  406f44:	4401      	add	r1, r0
  406f46:	b29c      	uxth	r4, r3
  406f48:	463e      	mov	r6, r7
  406f4a:	ea44 4301 	orr.w	r3, r4, r1, lsl #16
  406f4e:	f846 3b04 	str.w	r3, [r6], #4
  406f52:	6878      	ldr	r0, [r7, #4]
  406f54:	f855 4b04 	ldr.w	r4, [r5], #4
  406f58:	b283      	uxth	r3, r0
  406f5a:	0c24      	lsrs	r4, r4, #16
  406f5c:	fb0b 3404 	mla	r4, fp, r4, r3
  406f60:	eb04 4311 	add.w	r3, r4, r1, lsr #16
  406f64:	45ae      	cmp	lr, r5
  406f66:	ea4f 4113 	mov.w	r1, r3, lsr #16
  406f6a:	d8e6      	bhi.n	406f3a <__multiply+0xc6>
  406f6c:	607b      	str	r3, [r7, #4]
  406f6e:	4592      	cmp	sl, r2
  406f70:	f10c 0c04 	add.w	ip, ip, #4
  406f74:	d8af      	bhi.n	406ed6 <__multiply+0x62>
  406f76:	f8dd 9004 	ldr.w	r9, [sp, #4]
  406f7a:	f1b8 0f00 	cmp.w	r8, #0
  406f7e:	dd0b      	ble.n	406f98 <__multiply+0x124>
  406f80:	f859 3c04 	ldr.w	r3, [r9, #-4]
  406f84:	f1a9 0904 	sub.w	r9, r9, #4
  406f88:	b11b      	cbz	r3, 406f92 <__multiply+0x11e>
  406f8a:	e005      	b.n	406f98 <__multiply+0x124>
  406f8c:	f859 3d04 	ldr.w	r3, [r9, #-4]!
  406f90:	b913      	cbnz	r3, 406f98 <__multiply+0x124>
  406f92:	f1b8 0801 	subs.w	r8, r8, #1
  406f96:	d1f9      	bne.n	406f8c <__multiply+0x118>
  406f98:	9800      	ldr	r0, [sp, #0]
  406f9a:	f8c0 8010 	str.w	r8, [r0, #16]
  406f9e:	b003      	add	sp, #12
  406fa0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00406fa4 <__pow5mult>:
  406fa4:	f012 0303 	ands.w	r3, r2, #3
  406fa8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  406fac:	4614      	mov	r4, r2
  406fae:	4607      	mov	r7, r0
  406fb0:	d12e      	bne.n	407010 <__pow5mult+0x6c>
  406fb2:	460e      	mov	r6, r1
  406fb4:	10a4      	asrs	r4, r4, #2
  406fb6:	d01c      	beq.n	406ff2 <__pow5mult+0x4e>
  406fb8:	6cbd      	ldr	r5, [r7, #72]	; 0x48
  406fba:	b395      	cbz	r5, 407022 <__pow5mult+0x7e>
  406fbc:	07e3      	lsls	r3, r4, #31
  406fbe:	f04f 0800 	mov.w	r8, #0
  406fc2:	d406      	bmi.n	406fd2 <__pow5mult+0x2e>
  406fc4:	1064      	asrs	r4, r4, #1
  406fc6:	d014      	beq.n	406ff2 <__pow5mult+0x4e>
  406fc8:	6828      	ldr	r0, [r5, #0]
  406fca:	b1a8      	cbz	r0, 406ff8 <__pow5mult+0x54>
  406fcc:	4605      	mov	r5, r0
  406fce:	07e3      	lsls	r3, r4, #31
  406fd0:	d5f8      	bpl.n	406fc4 <__pow5mult+0x20>
  406fd2:	462a      	mov	r2, r5
  406fd4:	4631      	mov	r1, r6
  406fd6:	4638      	mov	r0, r7
  406fd8:	f7ff ff4c 	bl	406e74 <__multiply>
  406fdc:	b1b6      	cbz	r6, 40700c <__pow5mult+0x68>
  406fde:	6872      	ldr	r2, [r6, #4]
  406fe0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  406fe2:	1064      	asrs	r4, r4, #1
  406fe4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  406fe8:	6031      	str	r1, [r6, #0]
  406fea:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  406fee:	4606      	mov	r6, r0
  406ff0:	d1ea      	bne.n	406fc8 <__pow5mult+0x24>
  406ff2:	4630      	mov	r0, r6
  406ff4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406ff8:	462a      	mov	r2, r5
  406ffa:	4629      	mov	r1, r5
  406ffc:	4638      	mov	r0, r7
  406ffe:	f7ff ff39 	bl	406e74 <__multiply>
  407002:	6028      	str	r0, [r5, #0]
  407004:	f8c0 8000 	str.w	r8, [r0]
  407008:	4605      	mov	r5, r0
  40700a:	e7e0      	b.n	406fce <__pow5mult+0x2a>
  40700c:	4606      	mov	r6, r0
  40700e:	e7d9      	b.n	406fc4 <__pow5mult+0x20>
  407010:	1e5a      	subs	r2, r3, #1
  407012:	4d0b      	ldr	r5, [pc, #44]	; (407040 <__pow5mult+0x9c>)
  407014:	2300      	movs	r3, #0
  407016:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  40701a:	f7ff fe93 	bl	406d44 <__multadd>
  40701e:	4606      	mov	r6, r0
  407020:	e7c8      	b.n	406fb4 <__pow5mult+0x10>
  407022:	2101      	movs	r1, #1
  407024:	4638      	mov	r0, r7
  407026:	f7ff fe5d 	bl	406ce4 <_Balloc>
  40702a:	f240 2171 	movw	r1, #625	; 0x271
  40702e:	2201      	movs	r2, #1
  407030:	2300      	movs	r3, #0
  407032:	6141      	str	r1, [r0, #20]
  407034:	6102      	str	r2, [r0, #16]
  407036:	4605      	mov	r5, r0
  407038:	64b8      	str	r0, [r7, #72]	; 0x48
  40703a:	6003      	str	r3, [r0, #0]
  40703c:	e7be      	b.n	406fbc <__pow5mult+0x18>
  40703e:	bf00      	nop
  407040:	00408820 	.word	0x00408820

00407044 <__lshift>:
  407044:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  407048:	4691      	mov	r9, r2
  40704a:	690a      	ldr	r2, [r1, #16]
  40704c:	688b      	ldr	r3, [r1, #8]
  40704e:	ea4f 1469 	mov.w	r4, r9, asr #5
  407052:	eb04 0802 	add.w	r8, r4, r2
  407056:	f108 0501 	add.w	r5, r8, #1
  40705a:	429d      	cmp	r5, r3
  40705c:	460e      	mov	r6, r1
  40705e:	4682      	mov	sl, r0
  407060:	6849      	ldr	r1, [r1, #4]
  407062:	dd04      	ble.n	40706e <__lshift+0x2a>
  407064:	005b      	lsls	r3, r3, #1
  407066:	429d      	cmp	r5, r3
  407068:	f101 0101 	add.w	r1, r1, #1
  40706c:	dcfa      	bgt.n	407064 <__lshift+0x20>
  40706e:	4650      	mov	r0, sl
  407070:	f7ff fe38 	bl	406ce4 <_Balloc>
  407074:	2c00      	cmp	r4, #0
  407076:	f100 0214 	add.w	r2, r0, #20
  40707a:	dd38      	ble.n	4070ee <__lshift+0xaa>
  40707c:	eb02 0384 	add.w	r3, r2, r4, lsl #2
  407080:	2100      	movs	r1, #0
  407082:	f842 1b04 	str.w	r1, [r2], #4
  407086:	4293      	cmp	r3, r2
  407088:	d1fb      	bne.n	407082 <__lshift+0x3e>
  40708a:	6934      	ldr	r4, [r6, #16]
  40708c:	f106 0114 	add.w	r1, r6, #20
  407090:	f019 091f 	ands.w	r9, r9, #31
  407094:	eb01 0e84 	add.w	lr, r1, r4, lsl #2
  407098:	d021      	beq.n	4070de <__lshift+0x9a>
  40709a:	f1c9 0220 	rsb	r2, r9, #32
  40709e:	2400      	movs	r4, #0
  4070a0:	680f      	ldr	r7, [r1, #0]
  4070a2:	fa07 fc09 	lsl.w	ip, r7, r9
  4070a6:	ea4c 0404 	orr.w	r4, ip, r4
  4070aa:	469c      	mov	ip, r3
  4070ac:	f843 4b04 	str.w	r4, [r3], #4
  4070b0:	f851 4b04 	ldr.w	r4, [r1], #4
  4070b4:	458e      	cmp	lr, r1
  4070b6:	fa24 f402 	lsr.w	r4, r4, r2
  4070ba:	d8f1      	bhi.n	4070a0 <__lshift+0x5c>
  4070bc:	f8cc 4004 	str.w	r4, [ip, #4]
  4070c0:	b10c      	cbz	r4, 4070c6 <__lshift+0x82>
  4070c2:	f108 0502 	add.w	r5, r8, #2
  4070c6:	f8da 304c 	ldr.w	r3, [sl, #76]	; 0x4c
  4070ca:	6872      	ldr	r2, [r6, #4]
  4070cc:	3d01      	subs	r5, #1
  4070ce:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  4070d2:	6105      	str	r5, [r0, #16]
  4070d4:	6031      	str	r1, [r6, #0]
  4070d6:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  4070da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4070de:	3b04      	subs	r3, #4
  4070e0:	f851 2b04 	ldr.w	r2, [r1], #4
  4070e4:	f843 2f04 	str.w	r2, [r3, #4]!
  4070e8:	458e      	cmp	lr, r1
  4070ea:	d8f9      	bhi.n	4070e0 <__lshift+0x9c>
  4070ec:	e7eb      	b.n	4070c6 <__lshift+0x82>
  4070ee:	4613      	mov	r3, r2
  4070f0:	e7cb      	b.n	40708a <__lshift+0x46>
  4070f2:	bf00      	nop

004070f4 <__mcmp>:
  4070f4:	6902      	ldr	r2, [r0, #16]
  4070f6:	690b      	ldr	r3, [r1, #16]
  4070f8:	1ad2      	subs	r2, r2, r3
  4070fa:	d112      	bne.n	407122 <__mcmp+0x2e>
  4070fc:	009b      	lsls	r3, r3, #2
  4070fe:	3014      	adds	r0, #20
  407100:	3114      	adds	r1, #20
  407102:	4419      	add	r1, r3
  407104:	b410      	push	{r4}
  407106:	4403      	add	r3, r0
  407108:	e001      	b.n	40710e <__mcmp+0x1a>
  40710a:	4298      	cmp	r0, r3
  40710c:	d20b      	bcs.n	407126 <__mcmp+0x32>
  40710e:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  407112:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  407116:	4294      	cmp	r4, r2
  407118:	d0f7      	beq.n	40710a <__mcmp+0x16>
  40711a:	d307      	bcc.n	40712c <__mcmp+0x38>
  40711c:	2001      	movs	r0, #1
  40711e:	bc10      	pop	{r4}
  407120:	4770      	bx	lr
  407122:	4610      	mov	r0, r2
  407124:	4770      	bx	lr
  407126:	2000      	movs	r0, #0
  407128:	bc10      	pop	{r4}
  40712a:	4770      	bx	lr
  40712c:	f04f 30ff 	mov.w	r0, #4294967295
  407130:	e7f5      	b.n	40711e <__mcmp+0x2a>
  407132:	bf00      	nop

00407134 <__mdiff>:
  407134:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  407138:	690b      	ldr	r3, [r1, #16]
  40713a:	460f      	mov	r7, r1
  40713c:	6911      	ldr	r1, [r2, #16]
  40713e:	1a5b      	subs	r3, r3, r1
  407140:	2b00      	cmp	r3, #0
  407142:	4690      	mov	r8, r2
  407144:	d117      	bne.n	407176 <__mdiff+0x42>
  407146:	0089      	lsls	r1, r1, #2
  407148:	f107 0214 	add.w	r2, r7, #20
  40714c:	f108 0514 	add.w	r5, r8, #20
  407150:	1853      	adds	r3, r2, r1
  407152:	4429      	add	r1, r5
  407154:	e001      	b.n	40715a <__mdiff+0x26>
  407156:	429a      	cmp	r2, r3
  407158:	d25e      	bcs.n	407218 <__mdiff+0xe4>
  40715a:	f853 6d04 	ldr.w	r6, [r3, #-4]!
  40715e:	f851 4d04 	ldr.w	r4, [r1, #-4]!
  407162:	42a6      	cmp	r6, r4
  407164:	d0f7      	beq.n	407156 <__mdiff+0x22>
  407166:	d260      	bcs.n	40722a <__mdiff+0xf6>
  407168:	463b      	mov	r3, r7
  40716a:	4614      	mov	r4, r2
  40716c:	4647      	mov	r7, r8
  40716e:	f04f 0901 	mov.w	r9, #1
  407172:	4698      	mov	r8, r3
  407174:	e006      	b.n	407184 <__mdiff+0x50>
  407176:	db5d      	blt.n	407234 <__mdiff+0x100>
  407178:	f107 0514 	add.w	r5, r7, #20
  40717c:	f102 0414 	add.w	r4, r2, #20
  407180:	f04f 0900 	mov.w	r9, #0
  407184:	6879      	ldr	r1, [r7, #4]
  407186:	f7ff fdad 	bl	406ce4 <_Balloc>
  40718a:	f8d8 3010 	ldr.w	r3, [r8, #16]
  40718e:	693e      	ldr	r6, [r7, #16]
  407190:	f8c0 900c 	str.w	r9, [r0, #12]
  407194:	eb04 0c83 	add.w	ip, r4, r3, lsl #2
  407198:	46a6      	mov	lr, r4
  40719a:	eb05 0786 	add.w	r7, r5, r6, lsl #2
  40719e:	f100 0414 	add.w	r4, r0, #20
  4071a2:	2300      	movs	r3, #0
  4071a4:	f85e 1b04 	ldr.w	r1, [lr], #4
  4071a8:	f855 8b04 	ldr.w	r8, [r5], #4
  4071ac:	b28a      	uxth	r2, r1
  4071ae:	fa13 f388 	uxtah	r3, r3, r8
  4071b2:	0c09      	lsrs	r1, r1, #16
  4071b4:	1a9a      	subs	r2, r3, r2
  4071b6:	ebc1 4318 	rsb	r3, r1, r8, lsr #16
  4071ba:	eb03 4322 	add.w	r3, r3, r2, asr #16
  4071be:	b292      	uxth	r2, r2
  4071c0:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  4071c4:	45f4      	cmp	ip, lr
  4071c6:	f844 2b04 	str.w	r2, [r4], #4
  4071ca:	ea4f 4323 	mov.w	r3, r3, asr #16
  4071ce:	d8e9      	bhi.n	4071a4 <__mdiff+0x70>
  4071d0:	42af      	cmp	r7, r5
  4071d2:	d917      	bls.n	407204 <__mdiff+0xd0>
  4071d4:	46a4      	mov	ip, r4
  4071d6:	4629      	mov	r1, r5
  4071d8:	f851 eb04 	ldr.w	lr, [r1], #4
  4071dc:	fa13 f28e 	uxtah	r2, r3, lr
  4071e0:	1413      	asrs	r3, r2, #16
  4071e2:	eb03 431e 	add.w	r3, r3, lr, lsr #16
  4071e6:	b292      	uxth	r2, r2
  4071e8:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  4071ec:	428f      	cmp	r7, r1
  4071ee:	f84c 2b04 	str.w	r2, [ip], #4
  4071f2:	ea4f 4323 	mov.w	r3, r3, asr #16
  4071f6:	d8ef      	bhi.n	4071d8 <__mdiff+0xa4>
  4071f8:	43ed      	mvns	r5, r5
  4071fa:	443d      	add	r5, r7
  4071fc:	f025 0503 	bic.w	r5, r5, #3
  407200:	3504      	adds	r5, #4
  407202:	442c      	add	r4, r5
  407204:	3c04      	subs	r4, #4
  407206:	b922      	cbnz	r2, 407212 <__mdiff+0xde>
  407208:	f854 3d04 	ldr.w	r3, [r4, #-4]!
  40720c:	3e01      	subs	r6, #1
  40720e:	2b00      	cmp	r3, #0
  407210:	d0fa      	beq.n	407208 <__mdiff+0xd4>
  407212:	6106      	str	r6, [r0, #16]
  407214:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  407218:	2100      	movs	r1, #0
  40721a:	f7ff fd63 	bl	406ce4 <_Balloc>
  40721e:	2201      	movs	r2, #1
  407220:	2300      	movs	r3, #0
  407222:	6102      	str	r2, [r0, #16]
  407224:	6143      	str	r3, [r0, #20]
  407226:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40722a:	462c      	mov	r4, r5
  40722c:	f04f 0900 	mov.w	r9, #0
  407230:	4615      	mov	r5, r2
  407232:	e7a7      	b.n	407184 <__mdiff+0x50>
  407234:	463b      	mov	r3, r7
  407236:	f107 0414 	add.w	r4, r7, #20
  40723a:	f108 0514 	add.w	r5, r8, #20
  40723e:	4647      	mov	r7, r8
  407240:	f04f 0901 	mov.w	r9, #1
  407244:	4698      	mov	r8, r3
  407246:	e79d      	b.n	407184 <__mdiff+0x50>

00407248 <__d2b>:
  407248:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40724c:	b082      	sub	sp, #8
  40724e:	2101      	movs	r1, #1
  407250:	461c      	mov	r4, r3
  407252:	f3c3 570a 	ubfx	r7, r3, #20, #11
  407256:	4615      	mov	r5, r2
  407258:	9e08      	ldr	r6, [sp, #32]
  40725a:	f7ff fd43 	bl	406ce4 <_Balloc>
  40725e:	f3c4 0413 	ubfx	r4, r4, #0, #20
  407262:	4680      	mov	r8, r0
  407264:	b10f      	cbz	r7, 40726a <__d2b+0x22>
  407266:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  40726a:	9401      	str	r4, [sp, #4]
  40726c:	b31d      	cbz	r5, 4072b6 <__d2b+0x6e>
  40726e:	a802      	add	r0, sp, #8
  407270:	f840 5d08 	str.w	r5, [r0, #-8]!
  407274:	f7ff fdc6 	bl	406e04 <__lo0bits>
  407278:	2800      	cmp	r0, #0
  40727a:	d134      	bne.n	4072e6 <__d2b+0x9e>
  40727c:	e89d 000c 	ldmia.w	sp, {r2, r3}
  407280:	f8c8 2014 	str.w	r2, [r8, #20]
  407284:	2b00      	cmp	r3, #0
  407286:	bf0c      	ite	eq
  407288:	2101      	moveq	r1, #1
  40728a:	2102      	movne	r1, #2
  40728c:	f8c8 3018 	str.w	r3, [r8, #24]
  407290:	f8c8 1010 	str.w	r1, [r8, #16]
  407294:	b9df      	cbnz	r7, 4072ce <__d2b+0x86>
  407296:	eb08 0381 	add.w	r3, r8, r1, lsl #2
  40729a:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  40729e:	6030      	str	r0, [r6, #0]
  4072a0:	6918      	ldr	r0, [r3, #16]
  4072a2:	f7ff fd8f 	bl	406dc4 <__hi0bits>
  4072a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4072a8:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
  4072ac:	6018      	str	r0, [r3, #0]
  4072ae:	4640      	mov	r0, r8
  4072b0:	b002      	add	sp, #8
  4072b2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4072b6:	a801      	add	r0, sp, #4
  4072b8:	f7ff fda4 	bl	406e04 <__lo0bits>
  4072bc:	9b01      	ldr	r3, [sp, #4]
  4072be:	f8c8 3014 	str.w	r3, [r8, #20]
  4072c2:	2101      	movs	r1, #1
  4072c4:	3020      	adds	r0, #32
  4072c6:	f8c8 1010 	str.w	r1, [r8, #16]
  4072ca:	2f00      	cmp	r7, #0
  4072cc:	d0e3      	beq.n	407296 <__d2b+0x4e>
  4072ce:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4072d0:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  4072d4:	4407      	add	r7, r0
  4072d6:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  4072da:	6037      	str	r7, [r6, #0]
  4072dc:	6018      	str	r0, [r3, #0]
  4072de:	4640      	mov	r0, r8
  4072e0:	b002      	add	sp, #8
  4072e2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4072e6:	e89d 000c 	ldmia.w	sp, {r2, r3}
  4072ea:	f1c0 0120 	rsb	r1, r0, #32
  4072ee:	fa03 f101 	lsl.w	r1, r3, r1
  4072f2:	430a      	orrs	r2, r1
  4072f4:	40c3      	lsrs	r3, r0
  4072f6:	9301      	str	r3, [sp, #4]
  4072f8:	f8c8 2014 	str.w	r2, [r8, #20]
  4072fc:	e7c2      	b.n	407284 <__d2b+0x3c>
  4072fe:	bf00      	nop

00407300 <_realloc_r>:
  407300:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  407304:	4617      	mov	r7, r2
  407306:	b083      	sub	sp, #12
  407308:	2900      	cmp	r1, #0
  40730a:	f000 80c1 	beq.w	407490 <_realloc_r+0x190>
  40730e:	460e      	mov	r6, r1
  407310:	4681      	mov	r9, r0
  407312:	f107 050b 	add.w	r5, r7, #11
  407316:	f7ff fce1 	bl	406cdc <__malloc_lock>
  40731a:	f856 ec04 	ldr.w	lr, [r6, #-4]
  40731e:	2d16      	cmp	r5, #22
  407320:	f02e 0403 	bic.w	r4, lr, #3
  407324:	f1a6 0808 	sub.w	r8, r6, #8
  407328:	d840      	bhi.n	4073ac <_realloc_r+0xac>
  40732a:	2210      	movs	r2, #16
  40732c:	4615      	mov	r5, r2
  40732e:	42af      	cmp	r7, r5
  407330:	d841      	bhi.n	4073b6 <_realloc_r+0xb6>
  407332:	4294      	cmp	r4, r2
  407334:	da75      	bge.n	407422 <_realloc_r+0x122>
  407336:	4bc9      	ldr	r3, [pc, #804]	; (40765c <_realloc_r+0x35c>)
  407338:	6899      	ldr	r1, [r3, #8]
  40733a:	eb08 0004 	add.w	r0, r8, r4
  40733e:	4288      	cmp	r0, r1
  407340:	6841      	ldr	r1, [r0, #4]
  407342:	f000 80d9 	beq.w	4074f8 <_realloc_r+0x1f8>
  407346:	f021 0301 	bic.w	r3, r1, #1
  40734a:	4403      	add	r3, r0
  40734c:	685b      	ldr	r3, [r3, #4]
  40734e:	07db      	lsls	r3, r3, #31
  407350:	d57d      	bpl.n	40744e <_realloc_r+0x14e>
  407352:	f01e 0f01 	tst.w	lr, #1
  407356:	d035      	beq.n	4073c4 <_realloc_r+0xc4>
  407358:	4639      	mov	r1, r7
  40735a:	4648      	mov	r0, r9
  40735c:	f7ff f8b8 	bl	4064d0 <_malloc_r>
  407360:	4607      	mov	r7, r0
  407362:	b1e0      	cbz	r0, 40739e <_realloc_r+0x9e>
  407364:	f856 3c04 	ldr.w	r3, [r6, #-4]
  407368:	f023 0301 	bic.w	r3, r3, #1
  40736c:	4443      	add	r3, r8
  40736e:	f1a0 0208 	sub.w	r2, r0, #8
  407372:	429a      	cmp	r2, r3
  407374:	f000 8144 	beq.w	407600 <_realloc_r+0x300>
  407378:	1f22      	subs	r2, r4, #4
  40737a:	2a24      	cmp	r2, #36	; 0x24
  40737c:	f200 8131 	bhi.w	4075e2 <_realloc_r+0x2e2>
  407380:	2a13      	cmp	r2, #19
  407382:	f200 8104 	bhi.w	40758e <_realloc_r+0x28e>
  407386:	4603      	mov	r3, r0
  407388:	4632      	mov	r2, r6
  40738a:	6811      	ldr	r1, [r2, #0]
  40738c:	6019      	str	r1, [r3, #0]
  40738e:	6851      	ldr	r1, [r2, #4]
  407390:	6059      	str	r1, [r3, #4]
  407392:	6892      	ldr	r2, [r2, #8]
  407394:	609a      	str	r2, [r3, #8]
  407396:	4631      	mov	r1, r6
  407398:	4648      	mov	r0, r9
  40739a:	f7fe fd7b 	bl	405e94 <_free_r>
  40739e:	4648      	mov	r0, r9
  4073a0:	f7ff fc9e 	bl	406ce0 <__malloc_unlock>
  4073a4:	4638      	mov	r0, r7
  4073a6:	b003      	add	sp, #12
  4073a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4073ac:	f025 0507 	bic.w	r5, r5, #7
  4073b0:	2d00      	cmp	r5, #0
  4073b2:	462a      	mov	r2, r5
  4073b4:	dabb      	bge.n	40732e <_realloc_r+0x2e>
  4073b6:	230c      	movs	r3, #12
  4073b8:	2000      	movs	r0, #0
  4073ba:	f8c9 3000 	str.w	r3, [r9]
  4073be:	b003      	add	sp, #12
  4073c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4073c4:	f856 3c08 	ldr.w	r3, [r6, #-8]
  4073c8:	ebc3 0a08 	rsb	sl, r3, r8
  4073cc:	f8da 3004 	ldr.w	r3, [sl, #4]
  4073d0:	f023 0c03 	bic.w	ip, r3, #3
  4073d4:	eb04 030c 	add.w	r3, r4, ip
  4073d8:	4293      	cmp	r3, r2
  4073da:	dbbd      	blt.n	407358 <_realloc_r+0x58>
  4073dc:	4657      	mov	r7, sl
  4073de:	f8da 100c 	ldr.w	r1, [sl, #12]
  4073e2:	f857 0f08 	ldr.w	r0, [r7, #8]!
  4073e6:	1f22      	subs	r2, r4, #4
  4073e8:	2a24      	cmp	r2, #36	; 0x24
  4073ea:	60c1      	str	r1, [r0, #12]
  4073ec:	6088      	str	r0, [r1, #8]
  4073ee:	f200 8117 	bhi.w	407620 <_realloc_r+0x320>
  4073f2:	2a13      	cmp	r2, #19
  4073f4:	f240 8112 	bls.w	40761c <_realloc_r+0x31c>
  4073f8:	6831      	ldr	r1, [r6, #0]
  4073fa:	f8ca 1008 	str.w	r1, [sl, #8]
  4073fe:	6871      	ldr	r1, [r6, #4]
  407400:	f8ca 100c 	str.w	r1, [sl, #12]
  407404:	2a1b      	cmp	r2, #27
  407406:	f200 812b 	bhi.w	407660 <_realloc_r+0x360>
  40740a:	3608      	adds	r6, #8
  40740c:	f10a 0210 	add.w	r2, sl, #16
  407410:	6831      	ldr	r1, [r6, #0]
  407412:	6011      	str	r1, [r2, #0]
  407414:	6871      	ldr	r1, [r6, #4]
  407416:	6051      	str	r1, [r2, #4]
  407418:	68b1      	ldr	r1, [r6, #8]
  40741a:	6091      	str	r1, [r2, #8]
  40741c:	463e      	mov	r6, r7
  40741e:	461c      	mov	r4, r3
  407420:	46d0      	mov	r8, sl
  407422:	1b63      	subs	r3, r4, r5
  407424:	2b0f      	cmp	r3, #15
  407426:	d81d      	bhi.n	407464 <_realloc_r+0x164>
  407428:	f8d8 3004 	ldr.w	r3, [r8, #4]
  40742c:	f003 0301 	and.w	r3, r3, #1
  407430:	4323      	orrs	r3, r4
  407432:	4444      	add	r4, r8
  407434:	f8c8 3004 	str.w	r3, [r8, #4]
  407438:	6863      	ldr	r3, [r4, #4]
  40743a:	f043 0301 	orr.w	r3, r3, #1
  40743e:	6063      	str	r3, [r4, #4]
  407440:	4648      	mov	r0, r9
  407442:	f7ff fc4d 	bl	406ce0 <__malloc_unlock>
  407446:	4630      	mov	r0, r6
  407448:	b003      	add	sp, #12
  40744a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40744e:	f021 0103 	bic.w	r1, r1, #3
  407452:	4421      	add	r1, r4
  407454:	4291      	cmp	r1, r2
  407456:	db21      	blt.n	40749c <_realloc_r+0x19c>
  407458:	68c3      	ldr	r3, [r0, #12]
  40745a:	6882      	ldr	r2, [r0, #8]
  40745c:	460c      	mov	r4, r1
  40745e:	60d3      	str	r3, [r2, #12]
  407460:	609a      	str	r2, [r3, #8]
  407462:	e7de      	b.n	407422 <_realloc_r+0x122>
  407464:	f8d8 2004 	ldr.w	r2, [r8, #4]
  407468:	eb08 0105 	add.w	r1, r8, r5
  40746c:	f002 0201 	and.w	r2, r2, #1
  407470:	4315      	orrs	r5, r2
  407472:	f043 0201 	orr.w	r2, r3, #1
  407476:	440b      	add	r3, r1
  407478:	f8c8 5004 	str.w	r5, [r8, #4]
  40747c:	604a      	str	r2, [r1, #4]
  40747e:	685a      	ldr	r2, [r3, #4]
  407480:	f042 0201 	orr.w	r2, r2, #1
  407484:	3108      	adds	r1, #8
  407486:	605a      	str	r2, [r3, #4]
  407488:	4648      	mov	r0, r9
  40748a:	f7fe fd03 	bl	405e94 <_free_r>
  40748e:	e7d7      	b.n	407440 <_realloc_r+0x140>
  407490:	4611      	mov	r1, r2
  407492:	b003      	add	sp, #12
  407494:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  407498:	f7ff b81a 	b.w	4064d0 <_malloc_r>
  40749c:	f01e 0f01 	tst.w	lr, #1
  4074a0:	f47f af5a 	bne.w	407358 <_realloc_r+0x58>
  4074a4:	f856 3c08 	ldr.w	r3, [r6, #-8]
  4074a8:	ebc3 0a08 	rsb	sl, r3, r8
  4074ac:	f8da 3004 	ldr.w	r3, [sl, #4]
  4074b0:	f023 0c03 	bic.w	ip, r3, #3
  4074b4:	eb01 0e0c 	add.w	lr, r1, ip
  4074b8:	4596      	cmp	lr, r2
  4074ba:	db8b      	blt.n	4073d4 <_realloc_r+0xd4>
  4074bc:	68c3      	ldr	r3, [r0, #12]
  4074be:	6882      	ldr	r2, [r0, #8]
  4074c0:	4657      	mov	r7, sl
  4074c2:	60d3      	str	r3, [r2, #12]
  4074c4:	609a      	str	r2, [r3, #8]
  4074c6:	f857 1f08 	ldr.w	r1, [r7, #8]!
  4074ca:	f8da 300c 	ldr.w	r3, [sl, #12]
  4074ce:	60cb      	str	r3, [r1, #12]
  4074d0:	1f22      	subs	r2, r4, #4
  4074d2:	2a24      	cmp	r2, #36	; 0x24
  4074d4:	6099      	str	r1, [r3, #8]
  4074d6:	f200 8099 	bhi.w	40760c <_realloc_r+0x30c>
  4074da:	2a13      	cmp	r2, #19
  4074dc:	d962      	bls.n	4075a4 <_realloc_r+0x2a4>
  4074de:	6833      	ldr	r3, [r6, #0]
  4074e0:	f8ca 3008 	str.w	r3, [sl, #8]
  4074e4:	6873      	ldr	r3, [r6, #4]
  4074e6:	f8ca 300c 	str.w	r3, [sl, #12]
  4074ea:	2a1b      	cmp	r2, #27
  4074ec:	f200 80a0 	bhi.w	407630 <_realloc_r+0x330>
  4074f0:	3608      	adds	r6, #8
  4074f2:	f10a 0310 	add.w	r3, sl, #16
  4074f6:	e056      	b.n	4075a6 <_realloc_r+0x2a6>
  4074f8:	f021 0b03 	bic.w	fp, r1, #3
  4074fc:	44a3      	add	fp, r4
  4074fe:	f105 0010 	add.w	r0, r5, #16
  407502:	4583      	cmp	fp, r0
  407504:	da59      	bge.n	4075ba <_realloc_r+0x2ba>
  407506:	f01e 0f01 	tst.w	lr, #1
  40750a:	f47f af25 	bne.w	407358 <_realloc_r+0x58>
  40750e:	f856 1c08 	ldr.w	r1, [r6, #-8]
  407512:	ebc1 0a08 	rsb	sl, r1, r8
  407516:	f8da 1004 	ldr.w	r1, [sl, #4]
  40751a:	f021 0c03 	bic.w	ip, r1, #3
  40751e:	44e3      	add	fp, ip
  407520:	4558      	cmp	r0, fp
  407522:	f73f af57 	bgt.w	4073d4 <_realloc_r+0xd4>
  407526:	4657      	mov	r7, sl
  407528:	f8da 100c 	ldr.w	r1, [sl, #12]
  40752c:	f857 0f08 	ldr.w	r0, [r7, #8]!
  407530:	1f22      	subs	r2, r4, #4
  407532:	2a24      	cmp	r2, #36	; 0x24
  407534:	60c1      	str	r1, [r0, #12]
  407536:	6088      	str	r0, [r1, #8]
  407538:	f200 80b4 	bhi.w	4076a4 <_realloc_r+0x3a4>
  40753c:	2a13      	cmp	r2, #19
  40753e:	f240 80a5 	bls.w	40768c <_realloc_r+0x38c>
  407542:	6831      	ldr	r1, [r6, #0]
  407544:	f8ca 1008 	str.w	r1, [sl, #8]
  407548:	6871      	ldr	r1, [r6, #4]
  40754a:	f8ca 100c 	str.w	r1, [sl, #12]
  40754e:	2a1b      	cmp	r2, #27
  407550:	f200 80af 	bhi.w	4076b2 <_realloc_r+0x3b2>
  407554:	3608      	adds	r6, #8
  407556:	f10a 0210 	add.w	r2, sl, #16
  40755a:	6831      	ldr	r1, [r6, #0]
  40755c:	6011      	str	r1, [r2, #0]
  40755e:	6871      	ldr	r1, [r6, #4]
  407560:	6051      	str	r1, [r2, #4]
  407562:	68b1      	ldr	r1, [r6, #8]
  407564:	6091      	str	r1, [r2, #8]
  407566:	eb0a 0105 	add.w	r1, sl, r5
  40756a:	ebc5 020b 	rsb	r2, r5, fp
  40756e:	f042 0201 	orr.w	r2, r2, #1
  407572:	6099      	str	r1, [r3, #8]
  407574:	604a      	str	r2, [r1, #4]
  407576:	f8da 3004 	ldr.w	r3, [sl, #4]
  40757a:	f003 0301 	and.w	r3, r3, #1
  40757e:	431d      	orrs	r5, r3
  407580:	4648      	mov	r0, r9
  407582:	f8ca 5004 	str.w	r5, [sl, #4]
  407586:	f7ff fbab 	bl	406ce0 <__malloc_unlock>
  40758a:	4638      	mov	r0, r7
  40758c:	e75c      	b.n	407448 <_realloc_r+0x148>
  40758e:	6833      	ldr	r3, [r6, #0]
  407590:	6003      	str	r3, [r0, #0]
  407592:	6873      	ldr	r3, [r6, #4]
  407594:	6043      	str	r3, [r0, #4]
  407596:	2a1b      	cmp	r2, #27
  407598:	d827      	bhi.n	4075ea <_realloc_r+0x2ea>
  40759a:	f100 0308 	add.w	r3, r0, #8
  40759e:	f106 0208 	add.w	r2, r6, #8
  4075a2:	e6f2      	b.n	40738a <_realloc_r+0x8a>
  4075a4:	463b      	mov	r3, r7
  4075a6:	6832      	ldr	r2, [r6, #0]
  4075a8:	601a      	str	r2, [r3, #0]
  4075aa:	6872      	ldr	r2, [r6, #4]
  4075ac:	605a      	str	r2, [r3, #4]
  4075ae:	68b2      	ldr	r2, [r6, #8]
  4075b0:	609a      	str	r2, [r3, #8]
  4075b2:	463e      	mov	r6, r7
  4075b4:	4674      	mov	r4, lr
  4075b6:	46d0      	mov	r8, sl
  4075b8:	e733      	b.n	407422 <_realloc_r+0x122>
  4075ba:	eb08 0105 	add.w	r1, r8, r5
  4075be:	ebc5 0b0b 	rsb	fp, r5, fp
  4075c2:	f04b 0201 	orr.w	r2, fp, #1
  4075c6:	6099      	str	r1, [r3, #8]
  4075c8:	604a      	str	r2, [r1, #4]
  4075ca:	f856 3c04 	ldr.w	r3, [r6, #-4]
  4075ce:	f003 0301 	and.w	r3, r3, #1
  4075d2:	431d      	orrs	r5, r3
  4075d4:	4648      	mov	r0, r9
  4075d6:	f846 5c04 	str.w	r5, [r6, #-4]
  4075da:	f7ff fb81 	bl	406ce0 <__malloc_unlock>
  4075de:	4630      	mov	r0, r6
  4075e0:	e732      	b.n	407448 <_realloc_r+0x148>
  4075e2:	4631      	mov	r1, r6
  4075e4:	f7ff fb16 	bl	406c14 <memmove>
  4075e8:	e6d5      	b.n	407396 <_realloc_r+0x96>
  4075ea:	68b3      	ldr	r3, [r6, #8]
  4075ec:	6083      	str	r3, [r0, #8]
  4075ee:	68f3      	ldr	r3, [r6, #12]
  4075f0:	60c3      	str	r3, [r0, #12]
  4075f2:	2a24      	cmp	r2, #36	; 0x24
  4075f4:	d028      	beq.n	407648 <_realloc_r+0x348>
  4075f6:	f100 0310 	add.w	r3, r0, #16
  4075fa:	f106 0210 	add.w	r2, r6, #16
  4075fe:	e6c4      	b.n	40738a <_realloc_r+0x8a>
  407600:	f850 3c04 	ldr.w	r3, [r0, #-4]
  407604:	f023 0303 	bic.w	r3, r3, #3
  407608:	441c      	add	r4, r3
  40760a:	e70a      	b.n	407422 <_realloc_r+0x122>
  40760c:	4631      	mov	r1, r6
  40760e:	4638      	mov	r0, r7
  407610:	4674      	mov	r4, lr
  407612:	46d0      	mov	r8, sl
  407614:	f7ff fafe 	bl	406c14 <memmove>
  407618:	463e      	mov	r6, r7
  40761a:	e702      	b.n	407422 <_realloc_r+0x122>
  40761c:	463a      	mov	r2, r7
  40761e:	e6f7      	b.n	407410 <_realloc_r+0x110>
  407620:	4631      	mov	r1, r6
  407622:	4638      	mov	r0, r7
  407624:	461c      	mov	r4, r3
  407626:	46d0      	mov	r8, sl
  407628:	f7ff faf4 	bl	406c14 <memmove>
  40762c:	463e      	mov	r6, r7
  40762e:	e6f8      	b.n	407422 <_realloc_r+0x122>
  407630:	68b3      	ldr	r3, [r6, #8]
  407632:	f8ca 3010 	str.w	r3, [sl, #16]
  407636:	68f3      	ldr	r3, [r6, #12]
  407638:	f8ca 3014 	str.w	r3, [sl, #20]
  40763c:	2a24      	cmp	r2, #36	; 0x24
  40763e:	d01b      	beq.n	407678 <_realloc_r+0x378>
  407640:	3610      	adds	r6, #16
  407642:	f10a 0318 	add.w	r3, sl, #24
  407646:	e7ae      	b.n	4075a6 <_realloc_r+0x2a6>
  407648:	6933      	ldr	r3, [r6, #16]
  40764a:	6103      	str	r3, [r0, #16]
  40764c:	6973      	ldr	r3, [r6, #20]
  40764e:	6143      	str	r3, [r0, #20]
  407650:	f106 0218 	add.w	r2, r6, #24
  407654:	f100 0318 	add.w	r3, r0, #24
  407658:	e697      	b.n	40738a <_realloc_r+0x8a>
  40765a:	bf00      	nop
  40765c:	204004a0 	.word	0x204004a0
  407660:	68b1      	ldr	r1, [r6, #8]
  407662:	f8ca 1010 	str.w	r1, [sl, #16]
  407666:	68f1      	ldr	r1, [r6, #12]
  407668:	f8ca 1014 	str.w	r1, [sl, #20]
  40766c:	2a24      	cmp	r2, #36	; 0x24
  40766e:	d00f      	beq.n	407690 <_realloc_r+0x390>
  407670:	3610      	adds	r6, #16
  407672:	f10a 0218 	add.w	r2, sl, #24
  407676:	e6cb      	b.n	407410 <_realloc_r+0x110>
  407678:	6933      	ldr	r3, [r6, #16]
  40767a:	f8ca 3018 	str.w	r3, [sl, #24]
  40767e:	6973      	ldr	r3, [r6, #20]
  407680:	f8ca 301c 	str.w	r3, [sl, #28]
  407684:	3618      	adds	r6, #24
  407686:	f10a 0320 	add.w	r3, sl, #32
  40768a:	e78c      	b.n	4075a6 <_realloc_r+0x2a6>
  40768c:	463a      	mov	r2, r7
  40768e:	e764      	b.n	40755a <_realloc_r+0x25a>
  407690:	6932      	ldr	r2, [r6, #16]
  407692:	f8ca 2018 	str.w	r2, [sl, #24]
  407696:	6972      	ldr	r2, [r6, #20]
  407698:	f8ca 201c 	str.w	r2, [sl, #28]
  40769c:	3618      	adds	r6, #24
  40769e:	f10a 0220 	add.w	r2, sl, #32
  4076a2:	e6b5      	b.n	407410 <_realloc_r+0x110>
  4076a4:	4631      	mov	r1, r6
  4076a6:	4638      	mov	r0, r7
  4076a8:	9301      	str	r3, [sp, #4]
  4076aa:	f7ff fab3 	bl	406c14 <memmove>
  4076ae:	9b01      	ldr	r3, [sp, #4]
  4076b0:	e759      	b.n	407566 <_realloc_r+0x266>
  4076b2:	68b1      	ldr	r1, [r6, #8]
  4076b4:	f8ca 1010 	str.w	r1, [sl, #16]
  4076b8:	68f1      	ldr	r1, [r6, #12]
  4076ba:	f8ca 1014 	str.w	r1, [sl, #20]
  4076be:	2a24      	cmp	r2, #36	; 0x24
  4076c0:	d003      	beq.n	4076ca <_realloc_r+0x3ca>
  4076c2:	3610      	adds	r6, #16
  4076c4:	f10a 0218 	add.w	r2, sl, #24
  4076c8:	e747      	b.n	40755a <_realloc_r+0x25a>
  4076ca:	6932      	ldr	r2, [r6, #16]
  4076cc:	f8ca 2018 	str.w	r2, [sl, #24]
  4076d0:	6972      	ldr	r2, [r6, #20]
  4076d2:	f8ca 201c 	str.w	r2, [sl, #28]
  4076d6:	3618      	adds	r6, #24
  4076d8:	f10a 0220 	add.w	r2, sl, #32
  4076dc:	e73d      	b.n	40755a <_realloc_r+0x25a>
  4076de:	bf00      	nop

004076e0 <_sbrk_r>:
  4076e0:	b538      	push	{r3, r4, r5, lr}
  4076e2:	4c07      	ldr	r4, [pc, #28]	; (407700 <_sbrk_r+0x20>)
  4076e4:	2300      	movs	r3, #0
  4076e6:	4605      	mov	r5, r0
  4076e8:	4608      	mov	r0, r1
  4076ea:	6023      	str	r3, [r4, #0]
  4076ec:	f7f9 ff06 	bl	4014fc <_sbrk>
  4076f0:	1c43      	adds	r3, r0, #1
  4076f2:	d000      	beq.n	4076f6 <_sbrk_r+0x16>
  4076f4:	bd38      	pop	{r3, r4, r5, pc}
  4076f6:	6823      	ldr	r3, [r4, #0]
  4076f8:	2b00      	cmp	r3, #0
  4076fa:	d0fb      	beq.n	4076f4 <_sbrk_r+0x14>
  4076fc:	602b      	str	r3, [r5, #0]
  4076fe:	bd38      	pop	{r3, r4, r5, pc}
  407700:	2040098c 	.word	0x2040098c

00407704 <__sread>:
  407704:	b510      	push	{r4, lr}
  407706:	460c      	mov	r4, r1
  407708:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40770c:	f000 fafc 	bl	407d08 <_read_r>
  407710:	2800      	cmp	r0, #0
  407712:	db03      	blt.n	40771c <__sread+0x18>
  407714:	6d23      	ldr	r3, [r4, #80]	; 0x50
  407716:	4403      	add	r3, r0
  407718:	6523      	str	r3, [r4, #80]	; 0x50
  40771a:	bd10      	pop	{r4, pc}
  40771c:	89a3      	ldrh	r3, [r4, #12]
  40771e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  407722:	81a3      	strh	r3, [r4, #12]
  407724:	bd10      	pop	{r4, pc}
  407726:	bf00      	nop

00407728 <__swrite>:
  407728:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40772c:	4616      	mov	r6, r2
  40772e:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  407732:	461f      	mov	r7, r3
  407734:	05d3      	lsls	r3, r2, #23
  407736:	460c      	mov	r4, r1
  407738:	4605      	mov	r5, r0
  40773a:	d507      	bpl.n	40774c <__swrite+0x24>
  40773c:	2200      	movs	r2, #0
  40773e:	2302      	movs	r3, #2
  407740:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  407744:	f000 faca 	bl	407cdc <_lseek_r>
  407748:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40774c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  407750:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  407754:	81a2      	strh	r2, [r4, #12]
  407756:	463b      	mov	r3, r7
  407758:	4632      	mov	r2, r6
  40775a:	4628      	mov	r0, r5
  40775c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  407760:	f000 b9aa 	b.w	407ab8 <_write_r>

00407764 <__sseek>:
  407764:	b510      	push	{r4, lr}
  407766:	460c      	mov	r4, r1
  407768:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40776c:	f000 fab6 	bl	407cdc <_lseek_r>
  407770:	89a3      	ldrh	r3, [r4, #12]
  407772:	1c42      	adds	r2, r0, #1
  407774:	bf0e      	itee	eq
  407776:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  40777a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  40777e:	6520      	strne	r0, [r4, #80]	; 0x50
  407780:	81a3      	strh	r3, [r4, #12]
  407782:	bd10      	pop	{r4, pc}

00407784 <__sclose>:
  407784:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  407788:	f000 ba2e 	b.w	407be8 <_close_r>
	...

004077c0 <strlen>:
  4077c0:	f890 f000 	pld	[r0]
  4077c4:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  4077c8:	f020 0107 	bic.w	r1, r0, #7
  4077cc:	f06f 0c00 	mvn.w	ip, #0
  4077d0:	f010 0407 	ands.w	r4, r0, #7
  4077d4:	f891 f020 	pld	[r1, #32]
  4077d8:	f040 8049 	bne.w	40786e <strlen+0xae>
  4077dc:	f04f 0400 	mov.w	r4, #0
  4077e0:	f06f 0007 	mvn.w	r0, #7
  4077e4:	e9d1 2300 	ldrd	r2, r3, [r1]
  4077e8:	f891 f040 	pld	[r1, #64]	; 0x40
  4077ec:	f100 0008 	add.w	r0, r0, #8
  4077f0:	fa82 f24c 	uadd8	r2, r2, ip
  4077f4:	faa4 f28c 	sel	r2, r4, ip
  4077f8:	fa83 f34c 	uadd8	r3, r3, ip
  4077fc:	faa2 f38c 	sel	r3, r2, ip
  407800:	bb4b      	cbnz	r3, 407856 <strlen+0x96>
  407802:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  407806:	fa82 f24c 	uadd8	r2, r2, ip
  40780a:	f100 0008 	add.w	r0, r0, #8
  40780e:	faa4 f28c 	sel	r2, r4, ip
  407812:	fa83 f34c 	uadd8	r3, r3, ip
  407816:	faa2 f38c 	sel	r3, r2, ip
  40781a:	b9e3      	cbnz	r3, 407856 <strlen+0x96>
  40781c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  407820:	fa82 f24c 	uadd8	r2, r2, ip
  407824:	f100 0008 	add.w	r0, r0, #8
  407828:	faa4 f28c 	sel	r2, r4, ip
  40782c:	fa83 f34c 	uadd8	r3, r3, ip
  407830:	faa2 f38c 	sel	r3, r2, ip
  407834:	b97b      	cbnz	r3, 407856 <strlen+0x96>
  407836:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  40783a:	f101 0120 	add.w	r1, r1, #32
  40783e:	fa82 f24c 	uadd8	r2, r2, ip
  407842:	f100 0008 	add.w	r0, r0, #8
  407846:	faa4 f28c 	sel	r2, r4, ip
  40784a:	fa83 f34c 	uadd8	r3, r3, ip
  40784e:	faa2 f38c 	sel	r3, r2, ip
  407852:	2b00      	cmp	r3, #0
  407854:	d0c6      	beq.n	4077e4 <strlen+0x24>
  407856:	2a00      	cmp	r2, #0
  407858:	bf04      	itt	eq
  40785a:	3004      	addeq	r0, #4
  40785c:	461a      	moveq	r2, r3
  40785e:	ba12      	rev	r2, r2
  407860:	fab2 f282 	clz	r2, r2
  407864:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  407868:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  40786c:	4770      	bx	lr
  40786e:	e9d1 2300 	ldrd	r2, r3, [r1]
  407872:	f004 0503 	and.w	r5, r4, #3
  407876:	f1c4 0000 	rsb	r0, r4, #0
  40787a:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  40787e:	f014 0f04 	tst.w	r4, #4
  407882:	f891 f040 	pld	[r1, #64]	; 0x40
  407886:	fa0c f505 	lsl.w	r5, ip, r5
  40788a:	ea62 0205 	orn	r2, r2, r5
  40788e:	bf1c      	itt	ne
  407890:	ea63 0305 	ornne	r3, r3, r5
  407894:	4662      	movne	r2, ip
  407896:	f04f 0400 	mov.w	r4, #0
  40789a:	e7a9      	b.n	4077f0 <strlen+0x30>

0040789c <__ssprint_r>:
  40789c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4078a0:	6893      	ldr	r3, [r2, #8]
  4078a2:	b083      	sub	sp, #12
  4078a4:	4690      	mov	r8, r2
  4078a6:	2b00      	cmp	r3, #0
  4078a8:	d072      	beq.n	407990 <__ssprint_r+0xf4>
  4078aa:	4683      	mov	fp, r0
  4078ac:	f04f 0900 	mov.w	r9, #0
  4078b0:	6816      	ldr	r6, [r2, #0]
  4078b2:	6808      	ldr	r0, [r1, #0]
  4078b4:	688b      	ldr	r3, [r1, #8]
  4078b6:	460d      	mov	r5, r1
  4078b8:	464c      	mov	r4, r9
  4078ba:	2c00      	cmp	r4, #0
  4078bc:	d045      	beq.n	40794a <__ssprint_r+0xae>
  4078be:	429c      	cmp	r4, r3
  4078c0:	461f      	mov	r7, r3
  4078c2:	469a      	mov	sl, r3
  4078c4:	d346      	bcc.n	407954 <__ssprint_r+0xb8>
  4078c6:	89ab      	ldrh	r3, [r5, #12]
  4078c8:	f413 6f90 	tst.w	r3, #1152	; 0x480
  4078cc:	d02d      	beq.n	40792a <__ssprint_r+0x8e>
  4078ce:	696f      	ldr	r7, [r5, #20]
  4078d0:	6929      	ldr	r1, [r5, #16]
  4078d2:	eb07 0747 	add.w	r7, r7, r7, lsl #1
  4078d6:	ebc1 0a00 	rsb	sl, r1, r0
  4078da:	eb07 77d7 	add.w	r7, r7, r7, lsr #31
  4078de:	1c60      	adds	r0, r4, #1
  4078e0:	107f      	asrs	r7, r7, #1
  4078e2:	4450      	add	r0, sl
  4078e4:	42b8      	cmp	r0, r7
  4078e6:	463a      	mov	r2, r7
  4078e8:	bf84      	itt	hi
  4078ea:	4607      	movhi	r7, r0
  4078ec:	463a      	movhi	r2, r7
  4078ee:	055b      	lsls	r3, r3, #21
  4078f0:	d533      	bpl.n	40795a <__ssprint_r+0xbe>
  4078f2:	4611      	mov	r1, r2
  4078f4:	4658      	mov	r0, fp
  4078f6:	f7fe fdeb 	bl	4064d0 <_malloc_r>
  4078fa:	2800      	cmp	r0, #0
  4078fc:	d037      	beq.n	40796e <__ssprint_r+0xd2>
  4078fe:	4652      	mov	r2, sl
  407900:	6929      	ldr	r1, [r5, #16]
  407902:	9001      	str	r0, [sp, #4]
  407904:	f7ff f8ec 	bl	406ae0 <memcpy>
  407908:	89aa      	ldrh	r2, [r5, #12]
  40790a:	9b01      	ldr	r3, [sp, #4]
  40790c:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  407910:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  407914:	81aa      	strh	r2, [r5, #12]
  407916:	ebca 0207 	rsb	r2, sl, r7
  40791a:	eb03 000a 	add.w	r0, r3, sl
  40791e:	616f      	str	r7, [r5, #20]
  407920:	612b      	str	r3, [r5, #16]
  407922:	6028      	str	r0, [r5, #0]
  407924:	60aa      	str	r2, [r5, #8]
  407926:	4627      	mov	r7, r4
  407928:	46a2      	mov	sl, r4
  40792a:	4652      	mov	r2, sl
  40792c:	4649      	mov	r1, r9
  40792e:	f7ff f971 	bl	406c14 <memmove>
  407932:	f8d8 2008 	ldr.w	r2, [r8, #8]
  407936:	68ab      	ldr	r3, [r5, #8]
  407938:	6828      	ldr	r0, [r5, #0]
  40793a:	1bdb      	subs	r3, r3, r7
  40793c:	4450      	add	r0, sl
  40793e:	1b14      	subs	r4, r2, r4
  407940:	60ab      	str	r3, [r5, #8]
  407942:	6028      	str	r0, [r5, #0]
  407944:	f8c8 4008 	str.w	r4, [r8, #8]
  407948:	b314      	cbz	r4, 407990 <__ssprint_r+0xf4>
  40794a:	f8d6 9000 	ldr.w	r9, [r6]
  40794e:	6874      	ldr	r4, [r6, #4]
  407950:	3608      	adds	r6, #8
  407952:	e7b2      	b.n	4078ba <__ssprint_r+0x1e>
  407954:	4627      	mov	r7, r4
  407956:	46a2      	mov	sl, r4
  407958:	e7e7      	b.n	40792a <__ssprint_r+0x8e>
  40795a:	4658      	mov	r0, fp
  40795c:	f7ff fcd0 	bl	407300 <_realloc_r>
  407960:	4603      	mov	r3, r0
  407962:	2800      	cmp	r0, #0
  407964:	d1d7      	bne.n	407916 <__ssprint_r+0x7a>
  407966:	6929      	ldr	r1, [r5, #16]
  407968:	4658      	mov	r0, fp
  40796a:	f7fe fa93 	bl	405e94 <_free_r>
  40796e:	230c      	movs	r3, #12
  407970:	f8cb 3000 	str.w	r3, [fp]
  407974:	89ab      	ldrh	r3, [r5, #12]
  407976:	2200      	movs	r2, #0
  407978:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40797c:	f04f 30ff 	mov.w	r0, #4294967295
  407980:	81ab      	strh	r3, [r5, #12]
  407982:	f8c8 2008 	str.w	r2, [r8, #8]
  407986:	f8c8 2004 	str.w	r2, [r8, #4]
  40798a:	b003      	add	sp, #12
  40798c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407990:	2000      	movs	r0, #0
  407992:	f8c8 0004 	str.w	r0, [r8, #4]
  407996:	b003      	add	sp, #12
  407998:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0040799c <__swbuf_r>:
  40799c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40799e:	460e      	mov	r6, r1
  4079a0:	4614      	mov	r4, r2
  4079a2:	4607      	mov	r7, r0
  4079a4:	b110      	cbz	r0, 4079ac <__swbuf_r+0x10>
  4079a6:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4079a8:	2b00      	cmp	r3, #0
  4079aa:	d04a      	beq.n	407a42 <__swbuf_r+0xa6>
  4079ac:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4079b0:	69a3      	ldr	r3, [r4, #24]
  4079b2:	60a3      	str	r3, [r4, #8]
  4079b4:	b291      	uxth	r1, r2
  4079b6:	0708      	lsls	r0, r1, #28
  4079b8:	d538      	bpl.n	407a2c <__swbuf_r+0x90>
  4079ba:	6923      	ldr	r3, [r4, #16]
  4079bc:	2b00      	cmp	r3, #0
  4079be:	d035      	beq.n	407a2c <__swbuf_r+0x90>
  4079c0:	0489      	lsls	r1, r1, #18
  4079c2:	b2f5      	uxtb	r5, r6
  4079c4:	d515      	bpl.n	4079f2 <__swbuf_r+0x56>
  4079c6:	6822      	ldr	r2, [r4, #0]
  4079c8:	6961      	ldr	r1, [r4, #20]
  4079ca:	1ad3      	subs	r3, r2, r3
  4079cc:	428b      	cmp	r3, r1
  4079ce:	da1c      	bge.n	407a0a <__swbuf_r+0x6e>
  4079d0:	3301      	adds	r3, #1
  4079d2:	68a1      	ldr	r1, [r4, #8]
  4079d4:	1c50      	adds	r0, r2, #1
  4079d6:	3901      	subs	r1, #1
  4079d8:	60a1      	str	r1, [r4, #8]
  4079da:	6020      	str	r0, [r4, #0]
  4079dc:	7016      	strb	r6, [r2, #0]
  4079de:	6962      	ldr	r2, [r4, #20]
  4079e0:	429a      	cmp	r2, r3
  4079e2:	d01a      	beq.n	407a1a <__swbuf_r+0x7e>
  4079e4:	89a3      	ldrh	r3, [r4, #12]
  4079e6:	07db      	lsls	r3, r3, #31
  4079e8:	d501      	bpl.n	4079ee <__swbuf_r+0x52>
  4079ea:	2d0a      	cmp	r5, #10
  4079ec:	d015      	beq.n	407a1a <__swbuf_r+0x7e>
  4079ee:	4628      	mov	r0, r5
  4079f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4079f2:	6e61      	ldr	r1, [r4, #100]	; 0x64
  4079f4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  4079f8:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  4079fc:	81a2      	strh	r2, [r4, #12]
  4079fe:	6822      	ldr	r2, [r4, #0]
  407a00:	6661      	str	r1, [r4, #100]	; 0x64
  407a02:	6961      	ldr	r1, [r4, #20]
  407a04:	1ad3      	subs	r3, r2, r3
  407a06:	428b      	cmp	r3, r1
  407a08:	dbe2      	blt.n	4079d0 <__swbuf_r+0x34>
  407a0a:	4621      	mov	r1, r4
  407a0c:	4638      	mov	r0, r7
  407a0e:	f7fe f8e3 	bl	405bd8 <_fflush_r>
  407a12:	b940      	cbnz	r0, 407a26 <__swbuf_r+0x8a>
  407a14:	6822      	ldr	r2, [r4, #0]
  407a16:	2301      	movs	r3, #1
  407a18:	e7db      	b.n	4079d2 <__swbuf_r+0x36>
  407a1a:	4621      	mov	r1, r4
  407a1c:	4638      	mov	r0, r7
  407a1e:	f7fe f8db 	bl	405bd8 <_fflush_r>
  407a22:	2800      	cmp	r0, #0
  407a24:	d0e3      	beq.n	4079ee <__swbuf_r+0x52>
  407a26:	f04f 30ff 	mov.w	r0, #4294967295
  407a2a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  407a2c:	4621      	mov	r1, r4
  407a2e:	4638      	mov	r0, r7
  407a30:	f7fc fff8 	bl	404a24 <__swsetup_r>
  407a34:	2800      	cmp	r0, #0
  407a36:	d1f6      	bne.n	407a26 <__swbuf_r+0x8a>
  407a38:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  407a3c:	6923      	ldr	r3, [r4, #16]
  407a3e:	b291      	uxth	r1, r2
  407a40:	e7be      	b.n	4079c0 <__swbuf_r+0x24>
  407a42:	f7fe f95d 	bl	405d00 <__sinit>
  407a46:	e7b1      	b.n	4079ac <__swbuf_r+0x10>

00407a48 <_wcrtomb_r>:
  407a48:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  407a4c:	4605      	mov	r5, r0
  407a4e:	b086      	sub	sp, #24
  407a50:	461e      	mov	r6, r3
  407a52:	460c      	mov	r4, r1
  407a54:	b1a1      	cbz	r1, 407a80 <_wcrtomb_r+0x38>
  407a56:	4b10      	ldr	r3, [pc, #64]	; (407a98 <_wcrtomb_r+0x50>)
  407a58:	4617      	mov	r7, r2
  407a5a:	f8d3 8000 	ldr.w	r8, [r3]
  407a5e:	f7fe fcad 	bl	4063bc <__locale_charset>
  407a62:	9600      	str	r6, [sp, #0]
  407a64:	4603      	mov	r3, r0
  407a66:	463a      	mov	r2, r7
  407a68:	4621      	mov	r1, r4
  407a6a:	4628      	mov	r0, r5
  407a6c:	47c0      	blx	r8
  407a6e:	1c43      	adds	r3, r0, #1
  407a70:	d103      	bne.n	407a7a <_wcrtomb_r+0x32>
  407a72:	2200      	movs	r2, #0
  407a74:	238a      	movs	r3, #138	; 0x8a
  407a76:	6032      	str	r2, [r6, #0]
  407a78:	602b      	str	r3, [r5, #0]
  407a7a:	b006      	add	sp, #24
  407a7c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407a80:	4b05      	ldr	r3, [pc, #20]	; (407a98 <_wcrtomb_r+0x50>)
  407a82:	681f      	ldr	r7, [r3, #0]
  407a84:	f7fe fc9a 	bl	4063bc <__locale_charset>
  407a88:	9600      	str	r6, [sp, #0]
  407a8a:	4603      	mov	r3, r0
  407a8c:	4622      	mov	r2, r4
  407a8e:	a903      	add	r1, sp, #12
  407a90:	4628      	mov	r0, r5
  407a92:	47b8      	blx	r7
  407a94:	e7eb      	b.n	407a6e <_wcrtomb_r+0x26>
  407a96:	bf00      	nop
  407a98:	204008b0 	.word	0x204008b0

00407a9c <__ascii_wctomb>:
  407a9c:	b121      	cbz	r1, 407aa8 <__ascii_wctomb+0xc>
  407a9e:	2aff      	cmp	r2, #255	; 0xff
  407aa0:	d804      	bhi.n	407aac <__ascii_wctomb+0x10>
  407aa2:	700a      	strb	r2, [r1, #0]
  407aa4:	2001      	movs	r0, #1
  407aa6:	4770      	bx	lr
  407aa8:	4608      	mov	r0, r1
  407aaa:	4770      	bx	lr
  407aac:	238a      	movs	r3, #138	; 0x8a
  407aae:	6003      	str	r3, [r0, #0]
  407ab0:	f04f 30ff 	mov.w	r0, #4294967295
  407ab4:	4770      	bx	lr
  407ab6:	bf00      	nop

00407ab8 <_write_r>:
  407ab8:	b570      	push	{r4, r5, r6, lr}
  407aba:	460d      	mov	r5, r1
  407abc:	4c08      	ldr	r4, [pc, #32]	; (407ae0 <_write_r+0x28>)
  407abe:	4611      	mov	r1, r2
  407ac0:	4606      	mov	r6, r0
  407ac2:	461a      	mov	r2, r3
  407ac4:	4628      	mov	r0, r5
  407ac6:	2300      	movs	r3, #0
  407ac8:	6023      	str	r3, [r4, #0]
  407aca:	f7f8 fd4f 	bl	40056c <_write>
  407ace:	1c43      	adds	r3, r0, #1
  407ad0:	d000      	beq.n	407ad4 <_write_r+0x1c>
  407ad2:	bd70      	pop	{r4, r5, r6, pc}
  407ad4:	6823      	ldr	r3, [r4, #0]
  407ad6:	2b00      	cmp	r3, #0
  407ad8:	d0fb      	beq.n	407ad2 <_write_r+0x1a>
  407ada:	6033      	str	r3, [r6, #0]
  407adc:	bd70      	pop	{r4, r5, r6, pc}
  407ade:	bf00      	nop
  407ae0:	2040098c 	.word	0x2040098c

00407ae4 <__register_exitproc>:
  407ae4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  407ae8:	4c25      	ldr	r4, [pc, #148]	; (407b80 <__register_exitproc+0x9c>)
  407aea:	6825      	ldr	r5, [r4, #0]
  407aec:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
  407af0:	4606      	mov	r6, r0
  407af2:	4688      	mov	r8, r1
  407af4:	4692      	mov	sl, r2
  407af6:	4699      	mov	r9, r3
  407af8:	b3c4      	cbz	r4, 407b6c <__register_exitproc+0x88>
  407afa:	6860      	ldr	r0, [r4, #4]
  407afc:	281f      	cmp	r0, #31
  407afe:	dc17      	bgt.n	407b30 <__register_exitproc+0x4c>
  407b00:	1c43      	adds	r3, r0, #1
  407b02:	b176      	cbz	r6, 407b22 <__register_exitproc+0x3e>
  407b04:	eb04 0580 	add.w	r5, r4, r0, lsl #2
  407b08:	2201      	movs	r2, #1
  407b0a:	f8c5 a088 	str.w	sl, [r5, #136]	; 0x88
  407b0e:	f8d4 1188 	ldr.w	r1, [r4, #392]	; 0x188
  407b12:	4082      	lsls	r2, r0
  407b14:	4311      	orrs	r1, r2
  407b16:	2e02      	cmp	r6, #2
  407b18:	f8c4 1188 	str.w	r1, [r4, #392]	; 0x188
  407b1c:	f8c5 9108 	str.w	r9, [r5, #264]	; 0x108
  407b20:	d01e      	beq.n	407b60 <__register_exitproc+0x7c>
  407b22:	3002      	adds	r0, #2
  407b24:	6063      	str	r3, [r4, #4]
  407b26:	f844 8020 	str.w	r8, [r4, r0, lsl #2]
  407b2a:	2000      	movs	r0, #0
  407b2c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  407b30:	4b14      	ldr	r3, [pc, #80]	; (407b84 <__register_exitproc+0xa0>)
  407b32:	b303      	cbz	r3, 407b76 <__register_exitproc+0x92>
  407b34:	f44f 70c8 	mov.w	r0, #400	; 0x190
  407b38:	f7fe fcc2 	bl	4064c0 <malloc>
  407b3c:	4604      	mov	r4, r0
  407b3e:	b1d0      	cbz	r0, 407b76 <__register_exitproc+0x92>
  407b40:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
  407b44:	2700      	movs	r7, #0
  407b46:	e880 0088 	stmia.w	r0, {r3, r7}
  407b4a:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  407b4e:	4638      	mov	r0, r7
  407b50:	2301      	movs	r3, #1
  407b52:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  407b56:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
  407b5a:	2e00      	cmp	r6, #0
  407b5c:	d0e1      	beq.n	407b22 <__register_exitproc+0x3e>
  407b5e:	e7d1      	b.n	407b04 <__register_exitproc+0x20>
  407b60:	f8d4 118c 	ldr.w	r1, [r4, #396]	; 0x18c
  407b64:	430a      	orrs	r2, r1
  407b66:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
  407b6a:	e7da      	b.n	407b22 <__register_exitproc+0x3e>
  407b6c:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
  407b70:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  407b74:	e7c1      	b.n	407afa <__register_exitproc+0x16>
  407b76:	f04f 30ff 	mov.w	r0, #4294967295
  407b7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  407b7e:	bf00      	nop
  407b80:	00408688 	.word	0x00408688
  407b84:	004064c1 	.word	0x004064c1

00407b88 <_calloc_r>:
  407b88:	b510      	push	{r4, lr}
  407b8a:	fb02 f101 	mul.w	r1, r2, r1
  407b8e:	f7fe fc9f 	bl	4064d0 <_malloc_r>
  407b92:	4604      	mov	r4, r0
  407b94:	b1d8      	cbz	r0, 407bce <_calloc_r+0x46>
  407b96:	f850 2c04 	ldr.w	r2, [r0, #-4]
  407b9a:	f022 0203 	bic.w	r2, r2, #3
  407b9e:	3a04      	subs	r2, #4
  407ba0:	2a24      	cmp	r2, #36	; 0x24
  407ba2:	d818      	bhi.n	407bd6 <_calloc_r+0x4e>
  407ba4:	2a13      	cmp	r2, #19
  407ba6:	d914      	bls.n	407bd2 <_calloc_r+0x4a>
  407ba8:	2300      	movs	r3, #0
  407baa:	2a1b      	cmp	r2, #27
  407bac:	6003      	str	r3, [r0, #0]
  407bae:	6043      	str	r3, [r0, #4]
  407bb0:	d916      	bls.n	407be0 <_calloc_r+0x58>
  407bb2:	2a24      	cmp	r2, #36	; 0x24
  407bb4:	6083      	str	r3, [r0, #8]
  407bb6:	60c3      	str	r3, [r0, #12]
  407bb8:	bf11      	iteee	ne
  407bba:	f100 0210 	addne.w	r2, r0, #16
  407bbe:	6103      	streq	r3, [r0, #16]
  407bc0:	6143      	streq	r3, [r0, #20]
  407bc2:	f100 0218 	addeq.w	r2, r0, #24
  407bc6:	2300      	movs	r3, #0
  407bc8:	6013      	str	r3, [r2, #0]
  407bca:	6053      	str	r3, [r2, #4]
  407bcc:	6093      	str	r3, [r2, #8]
  407bce:	4620      	mov	r0, r4
  407bd0:	bd10      	pop	{r4, pc}
  407bd2:	4602      	mov	r2, r0
  407bd4:	e7f7      	b.n	407bc6 <_calloc_r+0x3e>
  407bd6:	2100      	movs	r1, #0
  407bd8:	f7fa fb42 	bl	402260 <memset>
  407bdc:	4620      	mov	r0, r4
  407bde:	bd10      	pop	{r4, pc}
  407be0:	f100 0208 	add.w	r2, r0, #8
  407be4:	e7ef      	b.n	407bc6 <_calloc_r+0x3e>
  407be6:	bf00      	nop

00407be8 <_close_r>:
  407be8:	b538      	push	{r3, r4, r5, lr}
  407bea:	4c07      	ldr	r4, [pc, #28]	; (407c08 <_close_r+0x20>)
  407bec:	2300      	movs	r3, #0
  407bee:	4605      	mov	r5, r0
  407bf0:	4608      	mov	r0, r1
  407bf2:	6023      	str	r3, [r4, #0]
  407bf4:	f7f9 fcae 	bl	401554 <_close>
  407bf8:	1c43      	adds	r3, r0, #1
  407bfa:	d000      	beq.n	407bfe <_close_r+0x16>
  407bfc:	bd38      	pop	{r3, r4, r5, pc}
  407bfe:	6823      	ldr	r3, [r4, #0]
  407c00:	2b00      	cmp	r3, #0
  407c02:	d0fb      	beq.n	407bfc <_close_r+0x14>
  407c04:	602b      	str	r3, [r5, #0]
  407c06:	bd38      	pop	{r3, r4, r5, pc}
  407c08:	2040098c 	.word	0x2040098c

00407c0c <_fclose_r>:
  407c0c:	2900      	cmp	r1, #0
  407c0e:	d03d      	beq.n	407c8c <_fclose_r+0x80>
  407c10:	b570      	push	{r4, r5, r6, lr}
  407c12:	4605      	mov	r5, r0
  407c14:	460c      	mov	r4, r1
  407c16:	b108      	cbz	r0, 407c1c <_fclose_r+0x10>
  407c18:	6b83      	ldr	r3, [r0, #56]	; 0x38
  407c1a:	b37b      	cbz	r3, 407c7c <_fclose_r+0x70>
  407c1c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  407c20:	b90b      	cbnz	r3, 407c26 <_fclose_r+0x1a>
  407c22:	2000      	movs	r0, #0
  407c24:	bd70      	pop	{r4, r5, r6, pc}
  407c26:	4621      	mov	r1, r4
  407c28:	4628      	mov	r0, r5
  407c2a:	f7fd ff31 	bl	405a90 <__sflush_r>
  407c2e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  407c30:	4606      	mov	r6, r0
  407c32:	b133      	cbz	r3, 407c42 <_fclose_r+0x36>
  407c34:	69e1      	ldr	r1, [r4, #28]
  407c36:	4628      	mov	r0, r5
  407c38:	4798      	blx	r3
  407c3a:	2800      	cmp	r0, #0
  407c3c:	bfb8      	it	lt
  407c3e:	f04f 36ff 	movlt.w	r6, #4294967295
  407c42:	89a3      	ldrh	r3, [r4, #12]
  407c44:	061b      	lsls	r3, r3, #24
  407c46:	d41c      	bmi.n	407c82 <_fclose_r+0x76>
  407c48:	6b21      	ldr	r1, [r4, #48]	; 0x30
  407c4a:	b141      	cbz	r1, 407c5e <_fclose_r+0x52>
  407c4c:	f104 0340 	add.w	r3, r4, #64	; 0x40
  407c50:	4299      	cmp	r1, r3
  407c52:	d002      	beq.n	407c5a <_fclose_r+0x4e>
  407c54:	4628      	mov	r0, r5
  407c56:	f7fe f91d 	bl	405e94 <_free_r>
  407c5a:	2300      	movs	r3, #0
  407c5c:	6323      	str	r3, [r4, #48]	; 0x30
  407c5e:	6c61      	ldr	r1, [r4, #68]	; 0x44
  407c60:	b121      	cbz	r1, 407c6c <_fclose_r+0x60>
  407c62:	4628      	mov	r0, r5
  407c64:	f7fe f916 	bl	405e94 <_free_r>
  407c68:	2300      	movs	r3, #0
  407c6a:	6463      	str	r3, [r4, #68]	; 0x44
  407c6c:	f7fe f84e 	bl	405d0c <__sfp_lock_acquire>
  407c70:	2300      	movs	r3, #0
  407c72:	81a3      	strh	r3, [r4, #12]
  407c74:	f7fe f84c 	bl	405d10 <__sfp_lock_release>
  407c78:	4630      	mov	r0, r6
  407c7a:	bd70      	pop	{r4, r5, r6, pc}
  407c7c:	f7fe f840 	bl	405d00 <__sinit>
  407c80:	e7cc      	b.n	407c1c <_fclose_r+0x10>
  407c82:	6921      	ldr	r1, [r4, #16]
  407c84:	4628      	mov	r0, r5
  407c86:	f7fe f905 	bl	405e94 <_free_r>
  407c8a:	e7dd      	b.n	407c48 <_fclose_r+0x3c>
  407c8c:	2000      	movs	r0, #0
  407c8e:	4770      	bx	lr

00407c90 <_fstat_r>:
  407c90:	b538      	push	{r3, r4, r5, lr}
  407c92:	460b      	mov	r3, r1
  407c94:	4c07      	ldr	r4, [pc, #28]	; (407cb4 <_fstat_r+0x24>)
  407c96:	4605      	mov	r5, r0
  407c98:	4611      	mov	r1, r2
  407c9a:	4618      	mov	r0, r3
  407c9c:	2300      	movs	r3, #0
  407c9e:	6023      	str	r3, [r4, #0]
  407ca0:	f7f9 fc64 	bl	40156c <_fstat>
  407ca4:	1c43      	adds	r3, r0, #1
  407ca6:	d000      	beq.n	407caa <_fstat_r+0x1a>
  407ca8:	bd38      	pop	{r3, r4, r5, pc}
  407caa:	6823      	ldr	r3, [r4, #0]
  407cac:	2b00      	cmp	r3, #0
  407cae:	d0fb      	beq.n	407ca8 <_fstat_r+0x18>
  407cb0:	602b      	str	r3, [r5, #0]
  407cb2:	bd38      	pop	{r3, r4, r5, pc}
  407cb4:	2040098c 	.word	0x2040098c

00407cb8 <_isatty_r>:
  407cb8:	b538      	push	{r3, r4, r5, lr}
  407cba:	4c07      	ldr	r4, [pc, #28]	; (407cd8 <_isatty_r+0x20>)
  407cbc:	2300      	movs	r3, #0
  407cbe:	4605      	mov	r5, r0
  407cc0:	4608      	mov	r0, r1
  407cc2:	6023      	str	r3, [r4, #0]
  407cc4:	f7f9 fc62 	bl	40158c <_isatty>
  407cc8:	1c43      	adds	r3, r0, #1
  407cca:	d000      	beq.n	407cce <_isatty_r+0x16>
  407ccc:	bd38      	pop	{r3, r4, r5, pc}
  407cce:	6823      	ldr	r3, [r4, #0]
  407cd0:	2b00      	cmp	r3, #0
  407cd2:	d0fb      	beq.n	407ccc <_isatty_r+0x14>
  407cd4:	602b      	str	r3, [r5, #0]
  407cd6:	bd38      	pop	{r3, r4, r5, pc}
  407cd8:	2040098c 	.word	0x2040098c

00407cdc <_lseek_r>:
  407cdc:	b570      	push	{r4, r5, r6, lr}
  407cde:	460d      	mov	r5, r1
  407ce0:	4c08      	ldr	r4, [pc, #32]	; (407d04 <_lseek_r+0x28>)
  407ce2:	4611      	mov	r1, r2
  407ce4:	4606      	mov	r6, r0
  407ce6:	461a      	mov	r2, r3
  407ce8:	4628      	mov	r0, r5
  407cea:	2300      	movs	r3, #0
  407cec:	6023      	str	r3, [r4, #0]
  407cee:	f7f9 fc59 	bl	4015a4 <_lseek>
  407cf2:	1c43      	adds	r3, r0, #1
  407cf4:	d000      	beq.n	407cf8 <_lseek_r+0x1c>
  407cf6:	bd70      	pop	{r4, r5, r6, pc}
  407cf8:	6823      	ldr	r3, [r4, #0]
  407cfa:	2b00      	cmp	r3, #0
  407cfc:	d0fb      	beq.n	407cf6 <_lseek_r+0x1a>
  407cfe:	6033      	str	r3, [r6, #0]
  407d00:	bd70      	pop	{r4, r5, r6, pc}
  407d02:	bf00      	nop
  407d04:	2040098c 	.word	0x2040098c

00407d08 <_read_r>:
  407d08:	b570      	push	{r4, r5, r6, lr}
  407d0a:	460d      	mov	r5, r1
  407d0c:	4c08      	ldr	r4, [pc, #32]	; (407d30 <_read_r+0x28>)
  407d0e:	4611      	mov	r1, r2
  407d10:	4606      	mov	r6, r0
  407d12:	461a      	mov	r2, r3
  407d14:	4628      	mov	r0, r5
  407d16:	2300      	movs	r3, #0
  407d18:	6023      	str	r3, [r4, #0]
  407d1a:	f7f8 fbfd 	bl	400518 <_read>
  407d1e:	1c43      	adds	r3, r0, #1
  407d20:	d000      	beq.n	407d24 <_read_r+0x1c>
  407d22:	bd70      	pop	{r4, r5, r6, pc}
  407d24:	6823      	ldr	r3, [r4, #0]
  407d26:	2b00      	cmp	r3, #0
  407d28:	d0fb      	beq.n	407d22 <_read_r+0x1a>
  407d2a:	6033      	str	r3, [r6, #0]
  407d2c:	bd70      	pop	{r4, r5, r6, pc}
  407d2e:	bf00      	nop
  407d30:	2040098c 	.word	0x2040098c

00407d34 <__aeabi_drsub>:
  407d34:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  407d38:	e002      	b.n	407d40 <__adddf3>
  407d3a:	bf00      	nop

00407d3c <__aeabi_dsub>:
  407d3c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00407d40 <__adddf3>:
  407d40:	b530      	push	{r4, r5, lr}
  407d42:	ea4f 0441 	mov.w	r4, r1, lsl #1
  407d46:	ea4f 0543 	mov.w	r5, r3, lsl #1
  407d4a:	ea94 0f05 	teq	r4, r5
  407d4e:	bf08      	it	eq
  407d50:	ea90 0f02 	teqeq	r0, r2
  407d54:	bf1f      	itttt	ne
  407d56:	ea54 0c00 	orrsne.w	ip, r4, r0
  407d5a:	ea55 0c02 	orrsne.w	ip, r5, r2
  407d5e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  407d62:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  407d66:	f000 80e2 	beq.w	407f2e <__adddf3+0x1ee>
  407d6a:	ea4f 5454 	mov.w	r4, r4, lsr #21
  407d6e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  407d72:	bfb8      	it	lt
  407d74:	426d      	neglt	r5, r5
  407d76:	dd0c      	ble.n	407d92 <__adddf3+0x52>
  407d78:	442c      	add	r4, r5
  407d7a:	ea80 0202 	eor.w	r2, r0, r2
  407d7e:	ea81 0303 	eor.w	r3, r1, r3
  407d82:	ea82 0000 	eor.w	r0, r2, r0
  407d86:	ea83 0101 	eor.w	r1, r3, r1
  407d8a:	ea80 0202 	eor.w	r2, r0, r2
  407d8e:	ea81 0303 	eor.w	r3, r1, r3
  407d92:	2d36      	cmp	r5, #54	; 0x36
  407d94:	bf88      	it	hi
  407d96:	bd30      	pophi	{r4, r5, pc}
  407d98:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  407d9c:	ea4f 3101 	mov.w	r1, r1, lsl #12
  407da0:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  407da4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  407da8:	d002      	beq.n	407db0 <__adddf3+0x70>
  407daa:	4240      	negs	r0, r0
  407dac:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  407db0:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  407db4:	ea4f 3303 	mov.w	r3, r3, lsl #12
  407db8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  407dbc:	d002      	beq.n	407dc4 <__adddf3+0x84>
  407dbe:	4252      	negs	r2, r2
  407dc0:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  407dc4:	ea94 0f05 	teq	r4, r5
  407dc8:	f000 80a7 	beq.w	407f1a <__adddf3+0x1da>
  407dcc:	f1a4 0401 	sub.w	r4, r4, #1
  407dd0:	f1d5 0e20 	rsbs	lr, r5, #32
  407dd4:	db0d      	blt.n	407df2 <__adddf3+0xb2>
  407dd6:	fa02 fc0e 	lsl.w	ip, r2, lr
  407dda:	fa22 f205 	lsr.w	r2, r2, r5
  407dde:	1880      	adds	r0, r0, r2
  407de0:	f141 0100 	adc.w	r1, r1, #0
  407de4:	fa03 f20e 	lsl.w	r2, r3, lr
  407de8:	1880      	adds	r0, r0, r2
  407dea:	fa43 f305 	asr.w	r3, r3, r5
  407dee:	4159      	adcs	r1, r3
  407df0:	e00e      	b.n	407e10 <__adddf3+0xd0>
  407df2:	f1a5 0520 	sub.w	r5, r5, #32
  407df6:	f10e 0e20 	add.w	lr, lr, #32
  407dfa:	2a01      	cmp	r2, #1
  407dfc:	fa03 fc0e 	lsl.w	ip, r3, lr
  407e00:	bf28      	it	cs
  407e02:	f04c 0c02 	orrcs.w	ip, ip, #2
  407e06:	fa43 f305 	asr.w	r3, r3, r5
  407e0a:	18c0      	adds	r0, r0, r3
  407e0c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  407e10:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  407e14:	d507      	bpl.n	407e26 <__adddf3+0xe6>
  407e16:	f04f 0e00 	mov.w	lr, #0
  407e1a:	f1dc 0c00 	rsbs	ip, ip, #0
  407e1e:	eb7e 0000 	sbcs.w	r0, lr, r0
  407e22:	eb6e 0101 	sbc.w	r1, lr, r1
  407e26:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  407e2a:	d31b      	bcc.n	407e64 <__adddf3+0x124>
  407e2c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  407e30:	d30c      	bcc.n	407e4c <__adddf3+0x10c>
  407e32:	0849      	lsrs	r1, r1, #1
  407e34:	ea5f 0030 	movs.w	r0, r0, rrx
  407e38:	ea4f 0c3c 	mov.w	ip, ip, rrx
  407e3c:	f104 0401 	add.w	r4, r4, #1
  407e40:	ea4f 5244 	mov.w	r2, r4, lsl #21
  407e44:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  407e48:	f080 809a 	bcs.w	407f80 <__adddf3+0x240>
  407e4c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  407e50:	bf08      	it	eq
  407e52:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  407e56:	f150 0000 	adcs.w	r0, r0, #0
  407e5a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  407e5e:	ea41 0105 	orr.w	r1, r1, r5
  407e62:	bd30      	pop	{r4, r5, pc}
  407e64:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  407e68:	4140      	adcs	r0, r0
  407e6a:	eb41 0101 	adc.w	r1, r1, r1
  407e6e:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  407e72:	f1a4 0401 	sub.w	r4, r4, #1
  407e76:	d1e9      	bne.n	407e4c <__adddf3+0x10c>
  407e78:	f091 0f00 	teq	r1, #0
  407e7c:	bf04      	itt	eq
  407e7e:	4601      	moveq	r1, r0
  407e80:	2000      	moveq	r0, #0
  407e82:	fab1 f381 	clz	r3, r1
  407e86:	bf08      	it	eq
  407e88:	3320      	addeq	r3, #32
  407e8a:	f1a3 030b 	sub.w	r3, r3, #11
  407e8e:	f1b3 0220 	subs.w	r2, r3, #32
  407e92:	da0c      	bge.n	407eae <__adddf3+0x16e>
  407e94:	320c      	adds	r2, #12
  407e96:	dd08      	ble.n	407eaa <__adddf3+0x16a>
  407e98:	f102 0c14 	add.w	ip, r2, #20
  407e9c:	f1c2 020c 	rsb	r2, r2, #12
  407ea0:	fa01 f00c 	lsl.w	r0, r1, ip
  407ea4:	fa21 f102 	lsr.w	r1, r1, r2
  407ea8:	e00c      	b.n	407ec4 <__adddf3+0x184>
  407eaa:	f102 0214 	add.w	r2, r2, #20
  407eae:	bfd8      	it	le
  407eb0:	f1c2 0c20 	rsble	ip, r2, #32
  407eb4:	fa01 f102 	lsl.w	r1, r1, r2
  407eb8:	fa20 fc0c 	lsr.w	ip, r0, ip
  407ebc:	bfdc      	itt	le
  407ebe:	ea41 010c 	orrle.w	r1, r1, ip
  407ec2:	4090      	lslle	r0, r2
  407ec4:	1ae4      	subs	r4, r4, r3
  407ec6:	bfa2      	ittt	ge
  407ec8:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  407ecc:	4329      	orrge	r1, r5
  407ece:	bd30      	popge	{r4, r5, pc}
  407ed0:	ea6f 0404 	mvn.w	r4, r4
  407ed4:	3c1f      	subs	r4, #31
  407ed6:	da1c      	bge.n	407f12 <__adddf3+0x1d2>
  407ed8:	340c      	adds	r4, #12
  407eda:	dc0e      	bgt.n	407efa <__adddf3+0x1ba>
  407edc:	f104 0414 	add.w	r4, r4, #20
  407ee0:	f1c4 0220 	rsb	r2, r4, #32
  407ee4:	fa20 f004 	lsr.w	r0, r0, r4
  407ee8:	fa01 f302 	lsl.w	r3, r1, r2
  407eec:	ea40 0003 	orr.w	r0, r0, r3
  407ef0:	fa21 f304 	lsr.w	r3, r1, r4
  407ef4:	ea45 0103 	orr.w	r1, r5, r3
  407ef8:	bd30      	pop	{r4, r5, pc}
  407efa:	f1c4 040c 	rsb	r4, r4, #12
  407efe:	f1c4 0220 	rsb	r2, r4, #32
  407f02:	fa20 f002 	lsr.w	r0, r0, r2
  407f06:	fa01 f304 	lsl.w	r3, r1, r4
  407f0a:	ea40 0003 	orr.w	r0, r0, r3
  407f0e:	4629      	mov	r1, r5
  407f10:	bd30      	pop	{r4, r5, pc}
  407f12:	fa21 f004 	lsr.w	r0, r1, r4
  407f16:	4629      	mov	r1, r5
  407f18:	bd30      	pop	{r4, r5, pc}
  407f1a:	f094 0f00 	teq	r4, #0
  407f1e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  407f22:	bf06      	itte	eq
  407f24:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  407f28:	3401      	addeq	r4, #1
  407f2a:	3d01      	subne	r5, #1
  407f2c:	e74e      	b.n	407dcc <__adddf3+0x8c>
  407f2e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  407f32:	bf18      	it	ne
  407f34:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  407f38:	d029      	beq.n	407f8e <__adddf3+0x24e>
  407f3a:	ea94 0f05 	teq	r4, r5
  407f3e:	bf08      	it	eq
  407f40:	ea90 0f02 	teqeq	r0, r2
  407f44:	d005      	beq.n	407f52 <__adddf3+0x212>
  407f46:	ea54 0c00 	orrs.w	ip, r4, r0
  407f4a:	bf04      	itt	eq
  407f4c:	4619      	moveq	r1, r3
  407f4e:	4610      	moveq	r0, r2
  407f50:	bd30      	pop	{r4, r5, pc}
  407f52:	ea91 0f03 	teq	r1, r3
  407f56:	bf1e      	ittt	ne
  407f58:	2100      	movne	r1, #0
  407f5a:	2000      	movne	r0, #0
  407f5c:	bd30      	popne	{r4, r5, pc}
  407f5e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  407f62:	d105      	bne.n	407f70 <__adddf3+0x230>
  407f64:	0040      	lsls	r0, r0, #1
  407f66:	4149      	adcs	r1, r1
  407f68:	bf28      	it	cs
  407f6a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  407f6e:	bd30      	pop	{r4, r5, pc}
  407f70:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  407f74:	bf3c      	itt	cc
  407f76:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  407f7a:	bd30      	popcc	{r4, r5, pc}
  407f7c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  407f80:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  407f84:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  407f88:	f04f 0000 	mov.w	r0, #0
  407f8c:	bd30      	pop	{r4, r5, pc}
  407f8e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  407f92:	bf1a      	itte	ne
  407f94:	4619      	movne	r1, r3
  407f96:	4610      	movne	r0, r2
  407f98:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  407f9c:	bf1c      	itt	ne
  407f9e:	460b      	movne	r3, r1
  407fa0:	4602      	movne	r2, r0
  407fa2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  407fa6:	bf06      	itte	eq
  407fa8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  407fac:	ea91 0f03 	teqeq	r1, r3
  407fb0:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  407fb4:	bd30      	pop	{r4, r5, pc}
  407fb6:	bf00      	nop

00407fb8 <__aeabi_ui2d>:
  407fb8:	f090 0f00 	teq	r0, #0
  407fbc:	bf04      	itt	eq
  407fbe:	2100      	moveq	r1, #0
  407fc0:	4770      	bxeq	lr
  407fc2:	b530      	push	{r4, r5, lr}
  407fc4:	f44f 6480 	mov.w	r4, #1024	; 0x400
  407fc8:	f104 0432 	add.w	r4, r4, #50	; 0x32
  407fcc:	f04f 0500 	mov.w	r5, #0
  407fd0:	f04f 0100 	mov.w	r1, #0
  407fd4:	e750      	b.n	407e78 <__adddf3+0x138>
  407fd6:	bf00      	nop

00407fd8 <__aeabi_i2d>:
  407fd8:	f090 0f00 	teq	r0, #0
  407fdc:	bf04      	itt	eq
  407fde:	2100      	moveq	r1, #0
  407fe0:	4770      	bxeq	lr
  407fe2:	b530      	push	{r4, r5, lr}
  407fe4:	f44f 6480 	mov.w	r4, #1024	; 0x400
  407fe8:	f104 0432 	add.w	r4, r4, #50	; 0x32
  407fec:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  407ff0:	bf48      	it	mi
  407ff2:	4240      	negmi	r0, r0
  407ff4:	f04f 0100 	mov.w	r1, #0
  407ff8:	e73e      	b.n	407e78 <__adddf3+0x138>
  407ffa:	bf00      	nop

00407ffc <__aeabi_f2d>:
  407ffc:	0042      	lsls	r2, r0, #1
  407ffe:	ea4f 01e2 	mov.w	r1, r2, asr #3
  408002:	ea4f 0131 	mov.w	r1, r1, rrx
  408006:	ea4f 7002 	mov.w	r0, r2, lsl #28
  40800a:	bf1f      	itttt	ne
  40800c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  408010:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  408014:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  408018:	4770      	bxne	lr
  40801a:	f092 0f00 	teq	r2, #0
  40801e:	bf14      	ite	ne
  408020:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  408024:	4770      	bxeq	lr
  408026:	b530      	push	{r4, r5, lr}
  408028:	f44f 7460 	mov.w	r4, #896	; 0x380
  40802c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  408030:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  408034:	e720      	b.n	407e78 <__adddf3+0x138>
  408036:	bf00      	nop

00408038 <__aeabi_ul2d>:
  408038:	ea50 0201 	orrs.w	r2, r0, r1
  40803c:	bf08      	it	eq
  40803e:	4770      	bxeq	lr
  408040:	b530      	push	{r4, r5, lr}
  408042:	f04f 0500 	mov.w	r5, #0
  408046:	e00a      	b.n	40805e <__aeabi_l2d+0x16>

00408048 <__aeabi_l2d>:
  408048:	ea50 0201 	orrs.w	r2, r0, r1
  40804c:	bf08      	it	eq
  40804e:	4770      	bxeq	lr
  408050:	b530      	push	{r4, r5, lr}
  408052:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  408056:	d502      	bpl.n	40805e <__aeabi_l2d+0x16>
  408058:	4240      	negs	r0, r0
  40805a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  40805e:	f44f 6480 	mov.w	r4, #1024	; 0x400
  408062:	f104 0432 	add.w	r4, r4, #50	; 0x32
  408066:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  40806a:	f43f aedc 	beq.w	407e26 <__adddf3+0xe6>
  40806e:	f04f 0203 	mov.w	r2, #3
  408072:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  408076:	bf18      	it	ne
  408078:	3203      	addne	r2, #3
  40807a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  40807e:	bf18      	it	ne
  408080:	3203      	addne	r2, #3
  408082:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  408086:	f1c2 0320 	rsb	r3, r2, #32
  40808a:	fa00 fc03 	lsl.w	ip, r0, r3
  40808e:	fa20 f002 	lsr.w	r0, r0, r2
  408092:	fa01 fe03 	lsl.w	lr, r1, r3
  408096:	ea40 000e 	orr.w	r0, r0, lr
  40809a:	fa21 f102 	lsr.w	r1, r1, r2
  40809e:	4414      	add	r4, r2
  4080a0:	e6c1      	b.n	407e26 <__adddf3+0xe6>
  4080a2:	bf00      	nop

004080a4 <__aeabi_dmul>:
  4080a4:	b570      	push	{r4, r5, r6, lr}
  4080a6:	f04f 0cff 	mov.w	ip, #255	; 0xff
  4080aa:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  4080ae:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  4080b2:	bf1d      	ittte	ne
  4080b4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  4080b8:	ea94 0f0c 	teqne	r4, ip
  4080bc:	ea95 0f0c 	teqne	r5, ip
  4080c0:	f000 f8de 	bleq	408280 <__aeabi_dmul+0x1dc>
  4080c4:	442c      	add	r4, r5
  4080c6:	ea81 0603 	eor.w	r6, r1, r3
  4080ca:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  4080ce:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  4080d2:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  4080d6:	bf18      	it	ne
  4080d8:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  4080dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4080e0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  4080e4:	d038      	beq.n	408158 <__aeabi_dmul+0xb4>
  4080e6:	fba0 ce02 	umull	ip, lr, r0, r2
  4080ea:	f04f 0500 	mov.w	r5, #0
  4080ee:	fbe1 e502 	umlal	lr, r5, r1, r2
  4080f2:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  4080f6:	fbe0 e503 	umlal	lr, r5, r0, r3
  4080fa:	f04f 0600 	mov.w	r6, #0
  4080fe:	fbe1 5603 	umlal	r5, r6, r1, r3
  408102:	f09c 0f00 	teq	ip, #0
  408106:	bf18      	it	ne
  408108:	f04e 0e01 	orrne.w	lr, lr, #1
  40810c:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  408110:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  408114:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  408118:	d204      	bcs.n	408124 <__aeabi_dmul+0x80>
  40811a:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  40811e:	416d      	adcs	r5, r5
  408120:	eb46 0606 	adc.w	r6, r6, r6
  408124:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  408128:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  40812c:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  408130:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  408134:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  408138:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  40813c:	bf88      	it	hi
  40813e:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  408142:	d81e      	bhi.n	408182 <__aeabi_dmul+0xde>
  408144:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  408148:	bf08      	it	eq
  40814a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  40814e:	f150 0000 	adcs.w	r0, r0, #0
  408152:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  408156:	bd70      	pop	{r4, r5, r6, pc}
  408158:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  40815c:	ea46 0101 	orr.w	r1, r6, r1
  408160:	ea40 0002 	orr.w	r0, r0, r2
  408164:	ea81 0103 	eor.w	r1, r1, r3
  408168:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  40816c:	bfc2      	ittt	gt
  40816e:	ebd4 050c 	rsbsgt	r5, r4, ip
  408172:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  408176:	bd70      	popgt	{r4, r5, r6, pc}
  408178:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  40817c:	f04f 0e00 	mov.w	lr, #0
  408180:	3c01      	subs	r4, #1
  408182:	f300 80ab 	bgt.w	4082dc <__aeabi_dmul+0x238>
  408186:	f114 0f36 	cmn.w	r4, #54	; 0x36
  40818a:	bfde      	ittt	le
  40818c:	2000      	movle	r0, #0
  40818e:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  408192:	bd70      	pople	{r4, r5, r6, pc}
  408194:	f1c4 0400 	rsb	r4, r4, #0
  408198:	3c20      	subs	r4, #32
  40819a:	da35      	bge.n	408208 <__aeabi_dmul+0x164>
  40819c:	340c      	adds	r4, #12
  40819e:	dc1b      	bgt.n	4081d8 <__aeabi_dmul+0x134>
  4081a0:	f104 0414 	add.w	r4, r4, #20
  4081a4:	f1c4 0520 	rsb	r5, r4, #32
  4081a8:	fa00 f305 	lsl.w	r3, r0, r5
  4081ac:	fa20 f004 	lsr.w	r0, r0, r4
  4081b0:	fa01 f205 	lsl.w	r2, r1, r5
  4081b4:	ea40 0002 	orr.w	r0, r0, r2
  4081b8:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  4081bc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  4081c0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  4081c4:	fa21 f604 	lsr.w	r6, r1, r4
  4081c8:	eb42 0106 	adc.w	r1, r2, r6
  4081cc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  4081d0:	bf08      	it	eq
  4081d2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  4081d6:	bd70      	pop	{r4, r5, r6, pc}
  4081d8:	f1c4 040c 	rsb	r4, r4, #12
  4081dc:	f1c4 0520 	rsb	r5, r4, #32
  4081e0:	fa00 f304 	lsl.w	r3, r0, r4
  4081e4:	fa20 f005 	lsr.w	r0, r0, r5
  4081e8:	fa01 f204 	lsl.w	r2, r1, r4
  4081ec:	ea40 0002 	orr.w	r0, r0, r2
  4081f0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4081f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  4081f8:	f141 0100 	adc.w	r1, r1, #0
  4081fc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  408200:	bf08      	it	eq
  408202:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  408206:	bd70      	pop	{r4, r5, r6, pc}
  408208:	f1c4 0520 	rsb	r5, r4, #32
  40820c:	fa00 f205 	lsl.w	r2, r0, r5
  408210:	ea4e 0e02 	orr.w	lr, lr, r2
  408214:	fa20 f304 	lsr.w	r3, r0, r4
  408218:	fa01 f205 	lsl.w	r2, r1, r5
  40821c:	ea43 0302 	orr.w	r3, r3, r2
  408220:	fa21 f004 	lsr.w	r0, r1, r4
  408224:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  408228:	fa21 f204 	lsr.w	r2, r1, r4
  40822c:	ea20 0002 	bic.w	r0, r0, r2
  408230:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  408234:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  408238:	bf08      	it	eq
  40823a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40823e:	bd70      	pop	{r4, r5, r6, pc}
  408240:	f094 0f00 	teq	r4, #0
  408244:	d10f      	bne.n	408266 <__aeabi_dmul+0x1c2>
  408246:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  40824a:	0040      	lsls	r0, r0, #1
  40824c:	eb41 0101 	adc.w	r1, r1, r1
  408250:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  408254:	bf08      	it	eq
  408256:	3c01      	subeq	r4, #1
  408258:	d0f7      	beq.n	40824a <__aeabi_dmul+0x1a6>
  40825a:	ea41 0106 	orr.w	r1, r1, r6
  40825e:	f095 0f00 	teq	r5, #0
  408262:	bf18      	it	ne
  408264:	4770      	bxne	lr
  408266:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  40826a:	0052      	lsls	r2, r2, #1
  40826c:	eb43 0303 	adc.w	r3, r3, r3
  408270:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  408274:	bf08      	it	eq
  408276:	3d01      	subeq	r5, #1
  408278:	d0f7      	beq.n	40826a <__aeabi_dmul+0x1c6>
  40827a:	ea43 0306 	orr.w	r3, r3, r6
  40827e:	4770      	bx	lr
  408280:	ea94 0f0c 	teq	r4, ip
  408284:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  408288:	bf18      	it	ne
  40828a:	ea95 0f0c 	teqne	r5, ip
  40828e:	d00c      	beq.n	4082aa <__aeabi_dmul+0x206>
  408290:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  408294:	bf18      	it	ne
  408296:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  40829a:	d1d1      	bne.n	408240 <__aeabi_dmul+0x19c>
  40829c:	ea81 0103 	eor.w	r1, r1, r3
  4082a0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4082a4:	f04f 0000 	mov.w	r0, #0
  4082a8:	bd70      	pop	{r4, r5, r6, pc}
  4082aa:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4082ae:	bf06      	itte	eq
  4082b0:	4610      	moveq	r0, r2
  4082b2:	4619      	moveq	r1, r3
  4082b4:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4082b8:	d019      	beq.n	4082ee <__aeabi_dmul+0x24a>
  4082ba:	ea94 0f0c 	teq	r4, ip
  4082be:	d102      	bne.n	4082c6 <__aeabi_dmul+0x222>
  4082c0:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  4082c4:	d113      	bne.n	4082ee <__aeabi_dmul+0x24a>
  4082c6:	ea95 0f0c 	teq	r5, ip
  4082ca:	d105      	bne.n	4082d8 <__aeabi_dmul+0x234>
  4082cc:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  4082d0:	bf1c      	itt	ne
  4082d2:	4610      	movne	r0, r2
  4082d4:	4619      	movne	r1, r3
  4082d6:	d10a      	bne.n	4082ee <__aeabi_dmul+0x24a>
  4082d8:	ea81 0103 	eor.w	r1, r1, r3
  4082dc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4082e0:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  4082e4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  4082e8:	f04f 0000 	mov.w	r0, #0
  4082ec:	bd70      	pop	{r4, r5, r6, pc}
  4082ee:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  4082f2:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  4082f6:	bd70      	pop	{r4, r5, r6, pc}

004082f8 <__aeabi_ddiv>:
  4082f8:	b570      	push	{r4, r5, r6, lr}
  4082fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
  4082fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  408302:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  408306:	bf1d      	ittte	ne
  408308:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  40830c:	ea94 0f0c 	teqne	r4, ip
  408310:	ea95 0f0c 	teqne	r5, ip
  408314:	f000 f8a7 	bleq	408466 <__aeabi_ddiv+0x16e>
  408318:	eba4 0405 	sub.w	r4, r4, r5
  40831c:	ea81 0e03 	eor.w	lr, r1, r3
  408320:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  408324:	ea4f 3101 	mov.w	r1, r1, lsl #12
  408328:	f000 8088 	beq.w	40843c <__aeabi_ddiv+0x144>
  40832c:	ea4f 3303 	mov.w	r3, r3, lsl #12
  408330:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  408334:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  408338:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  40833c:	ea4f 2202 	mov.w	r2, r2, lsl #8
  408340:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  408344:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  408348:	ea4f 2600 	mov.w	r6, r0, lsl #8
  40834c:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  408350:	429d      	cmp	r5, r3
  408352:	bf08      	it	eq
  408354:	4296      	cmpeq	r6, r2
  408356:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  40835a:	f504 7440 	add.w	r4, r4, #768	; 0x300
  40835e:	d202      	bcs.n	408366 <__aeabi_ddiv+0x6e>
  408360:	085b      	lsrs	r3, r3, #1
  408362:	ea4f 0232 	mov.w	r2, r2, rrx
  408366:	1ab6      	subs	r6, r6, r2
  408368:	eb65 0503 	sbc.w	r5, r5, r3
  40836c:	085b      	lsrs	r3, r3, #1
  40836e:	ea4f 0232 	mov.w	r2, r2, rrx
  408372:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  408376:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  40837a:	ebb6 0e02 	subs.w	lr, r6, r2
  40837e:	eb75 0e03 	sbcs.w	lr, r5, r3
  408382:	bf22      	ittt	cs
  408384:	1ab6      	subcs	r6, r6, r2
  408386:	4675      	movcs	r5, lr
  408388:	ea40 000c 	orrcs.w	r0, r0, ip
  40838c:	085b      	lsrs	r3, r3, #1
  40838e:	ea4f 0232 	mov.w	r2, r2, rrx
  408392:	ebb6 0e02 	subs.w	lr, r6, r2
  408396:	eb75 0e03 	sbcs.w	lr, r5, r3
  40839a:	bf22      	ittt	cs
  40839c:	1ab6      	subcs	r6, r6, r2
  40839e:	4675      	movcs	r5, lr
  4083a0:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  4083a4:	085b      	lsrs	r3, r3, #1
  4083a6:	ea4f 0232 	mov.w	r2, r2, rrx
  4083aa:	ebb6 0e02 	subs.w	lr, r6, r2
  4083ae:	eb75 0e03 	sbcs.w	lr, r5, r3
  4083b2:	bf22      	ittt	cs
  4083b4:	1ab6      	subcs	r6, r6, r2
  4083b6:	4675      	movcs	r5, lr
  4083b8:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  4083bc:	085b      	lsrs	r3, r3, #1
  4083be:	ea4f 0232 	mov.w	r2, r2, rrx
  4083c2:	ebb6 0e02 	subs.w	lr, r6, r2
  4083c6:	eb75 0e03 	sbcs.w	lr, r5, r3
  4083ca:	bf22      	ittt	cs
  4083cc:	1ab6      	subcs	r6, r6, r2
  4083ce:	4675      	movcs	r5, lr
  4083d0:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  4083d4:	ea55 0e06 	orrs.w	lr, r5, r6
  4083d8:	d018      	beq.n	40840c <__aeabi_ddiv+0x114>
  4083da:	ea4f 1505 	mov.w	r5, r5, lsl #4
  4083de:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  4083e2:	ea4f 1606 	mov.w	r6, r6, lsl #4
  4083e6:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  4083ea:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  4083ee:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  4083f2:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  4083f6:	d1c0      	bne.n	40837a <__aeabi_ddiv+0x82>
  4083f8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4083fc:	d10b      	bne.n	408416 <__aeabi_ddiv+0x11e>
  4083fe:	ea41 0100 	orr.w	r1, r1, r0
  408402:	f04f 0000 	mov.w	r0, #0
  408406:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  40840a:	e7b6      	b.n	40837a <__aeabi_ddiv+0x82>
  40840c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  408410:	bf04      	itt	eq
  408412:	4301      	orreq	r1, r0
  408414:	2000      	moveq	r0, #0
  408416:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  40841a:	bf88      	it	hi
  40841c:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  408420:	f63f aeaf 	bhi.w	408182 <__aeabi_dmul+0xde>
  408424:	ebb5 0c03 	subs.w	ip, r5, r3
  408428:	bf04      	itt	eq
  40842a:	ebb6 0c02 	subseq.w	ip, r6, r2
  40842e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  408432:	f150 0000 	adcs.w	r0, r0, #0
  408436:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40843a:	bd70      	pop	{r4, r5, r6, pc}
  40843c:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  408440:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  408444:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  408448:	bfc2      	ittt	gt
  40844a:	ebd4 050c 	rsbsgt	r5, r4, ip
  40844e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  408452:	bd70      	popgt	{r4, r5, r6, pc}
  408454:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  408458:	f04f 0e00 	mov.w	lr, #0
  40845c:	3c01      	subs	r4, #1
  40845e:	e690      	b.n	408182 <__aeabi_dmul+0xde>
  408460:	ea45 0e06 	orr.w	lr, r5, r6
  408464:	e68d      	b.n	408182 <__aeabi_dmul+0xde>
  408466:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  40846a:	ea94 0f0c 	teq	r4, ip
  40846e:	bf08      	it	eq
  408470:	ea95 0f0c 	teqeq	r5, ip
  408474:	f43f af3b 	beq.w	4082ee <__aeabi_dmul+0x24a>
  408478:	ea94 0f0c 	teq	r4, ip
  40847c:	d10a      	bne.n	408494 <__aeabi_ddiv+0x19c>
  40847e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  408482:	f47f af34 	bne.w	4082ee <__aeabi_dmul+0x24a>
  408486:	ea95 0f0c 	teq	r5, ip
  40848a:	f47f af25 	bne.w	4082d8 <__aeabi_dmul+0x234>
  40848e:	4610      	mov	r0, r2
  408490:	4619      	mov	r1, r3
  408492:	e72c      	b.n	4082ee <__aeabi_dmul+0x24a>
  408494:	ea95 0f0c 	teq	r5, ip
  408498:	d106      	bne.n	4084a8 <__aeabi_ddiv+0x1b0>
  40849a:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  40849e:	f43f aefd 	beq.w	40829c <__aeabi_dmul+0x1f8>
  4084a2:	4610      	mov	r0, r2
  4084a4:	4619      	mov	r1, r3
  4084a6:	e722      	b.n	4082ee <__aeabi_dmul+0x24a>
  4084a8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4084ac:	bf18      	it	ne
  4084ae:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4084b2:	f47f aec5 	bne.w	408240 <__aeabi_dmul+0x19c>
  4084b6:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  4084ba:	f47f af0d 	bne.w	4082d8 <__aeabi_dmul+0x234>
  4084be:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  4084c2:	f47f aeeb 	bne.w	40829c <__aeabi_dmul+0x1f8>
  4084c6:	e712      	b.n	4082ee <__aeabi_dmul+0x24a>

004084c8 <__gedf2>:
  4084c8:	f04f 3cff 	mov.w	ip, #4294967295
  4084cc:	e006      	b.n	4084dc <__cmpdf2+0x4>
  4084ce:	bf00      	nop

004084d0 <__ledf2>:
  4084d0:	f04f 0c01 	mov.w	ip, #1
  4084d4:	e002      	b.n	4084dc <__cmpdf2+0x4>
  4084d6:	bf00      	nop

004084d8 <__cmpdf2>:
  4084d8:	f04f 0c01 	mov.w	ip, #1
  4084dc:	f84d cd04 	str.w	ip, [sp, #-4]!
  4084e0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  4084e4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4084e8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  4084ec:	bf18      	it	ne
  4084ee:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  4084f2:	d01b      	beq.n	40852c <__cmpdf2+0x54>
  4084f4:	b001      	add	sp, #4
  4084f6:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  4084fa:	bf0c      	ite	eq
  4084fc:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  408500:	ea91 0f03 	teqne	r1, r3
  408504:	bf02      	ittt	eq
  408506:	ea90 0f02 	teqeq	r0, r2
  40850a:	2000      	moveq	r0, #0
  40850c:	4770      	bxeq	lr
  40850e:	f110 0f00 	cmn.w	r0, #0
  408512:	ea91 0f03 	teq	r1, r3
  408516:	bf58      	it	pl
  408518:	4299      	cmppl	r1, r3
  40851a:	bf08      	it	eq
  40851c:	4290      	cmpeq	r0, r2
  40851e:	bf2c      	ite	cs
  408520:	17d8      	asrcs	r0, r3, #31
  408522:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  408526:	f040 0001 	orr.w	r0, r0, #1
  40852a:	4770      	bx	lr
  40852c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  408530:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  408534:	d102      	bne.n	40853c <__cmpdf2+0x64>
  408536:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  40853a:	d107      	bne.n	40854c <__cmpdf2+0x74>
  40853c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  408540:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  408544:	d1d6      	bne.n	4084f4 <__cmpdf2+0x1c>
  408546:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  40854a:	d0d3      	beq.n	4084f4 <__cmpdf2+0x1c>
  40854c:	f85d 0b04 	ldr.w	r0, [sp], #4
  408550:	4770      	bx	lr
  408552:	bf00      	nop

00408554 <__aeabi_cdrcmple>:
  408554:	4684      	mov	ip, r0
  408556:	4610      	mov	r0, r2
  408558:	4662      	mov	r2, ip
  40855a:	468c      	mov	ip, r1
  40855c:	4619      	mov	r1, r3
  40855e:	4663      	mov	r3, ip
  408560:	e000      	b.n	408564 <__aeabi_cdcmpeq>
  408562:	bf00      	nop

00408564 <__aeabi_cdcmpeq>:
  408564:	b501      	push	{r0, lr}
  408566:	f7ff ffb7 	bl	4084d8 <__cmpdf2>
  40856a:	2800      	cmp	r0, #0
  40856c:	bf48      	it	mi
  40856e:	f110 0f00 	cmnmi.w	r0, #0
  408572:	bd01      	pop	{r0, pc}

00408574 <__aeabi_dcmpeq>:
  408574:	f84d ed08 	str.w	lr, [sp, #-8]!
  408578:	f7ff fff4 	bl	408564 <__aeabi_cdcmpeq>
  40857c:	bf0c      	ite	eq
  40857e:	2001      	moveq	r0, #1
  408580:	2000      	movne	r0, #0
  408582:	f85d fb08 	ldr.w	pc, [sp], #8
  408586:	bf00      	nop

00408588 <__aeabi_dcmplt>:
  408588:	f84d ed08 	str.w	lr, [sp, #-8]!
  40858c:	f7ff ffea 	bl	408564 <__aeabi_cdcmpeq>
  408590:	bf34      	ite	cc
  408592:	2001      	movcc	r0, #1
  408594:	2000      	movcs	r0, #0
  408596:	f85d fb08 	ldr.w	pc, [sp], #8
  40859a:	bf00      	nop

0040859c <__aeabi_dcmple>:
  40859c:	f84d ed08 	str.w	lr, [sp, #-8]!
  4085a0:	f7ff ffe0 	bl	408564 <__aeabi_cdcmpeq>
  4085a4:	bf94      	ite	ls
  4085a6:	2001      	movls	r0, #1
  4085a8:	2000      	movhi	r0, #0
  4085aa:	f85d fb08 	ldr.w	pc, [sp], #8
  4085ae:	bf00      	nop

004085b0 <__aeabi_dcmpge>:
  4085b0:	f84d ed08 	str.w	lr, [sp, #-8]!
  4085b4:	f7ff ffce 	bl	408554 <__aeabi_cdrcmple>
  4085b8:	bf94      	ite	ls
  4085ba:	2001      	movls	r0, #1
  4085bc:	2000      	movhi	r0, #0
  4085be:	f85d fb08 	ldr.w	pc, [sp], #8
  4085c2:	bf00      	nop

004085c4 <__aeabi_dcmpgt>:
  4085c4:	f84d ed08 	str.w	lr, [sp, #-8]!
  4085c8:	f7ff ffc4 	bl	408554 <__aeabi_cdrcmple>
  4085cc:	bf34      	ite	cc
  4085ce:	2001      	movcc	r0, #1
  4085d0:	2000      	movcs	r0, #0
  4085d2:	f85d fb08 	ldr.w	pc, [sp], #8
  4085d6:	bf00      	nop

004085d8 <__aeabi_dcmpun>:
  4085d8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  4085dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4085e0:	d102      	bne.n	4085e8 <__aeabi_dcmpun+0x10>
  4085e2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  4085e6:	d10a      	bne.n	4085fe <__aeabi_dcmpun+0x26>
  4085e8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  4085ec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4085f0:	d102      	bne.n	4085f8 <__aeabi_dcmpun+0x20>
  4085f2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  4085f6:	d102      	bne.n	4085fe <__aeabi_dcmpun+0x26>
  4085f8:	f04f 0000 	mov.w	r0, #0
  4085fc:	4770      	bx	lr
  4085fe:	f04f 0001 	mov.w	r0, #1
  408602:	4770      	bx	lr

00408604 <__aeabi_d2iz>:
  408604:	ea4f 0241 	mov.w	r2, r1, lsl #1
  408608:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  40860c:	d215      	bcs.n	40863a <__aeabi_d2iz+0x36>
  40860e:	d511      	bpl.n	408634 <__aeabi_d2iz+0x30>
  408610:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  408614:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  408618:	d912      	bls.n	408640 <__aeabi_d2iz+0x3c>
  40861a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  40861e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  408622:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  408626:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  40862a:	fa23 f002 	lsr.w	r0, r3, r2
  40862e:	bf18      	it	ne
  408630:	4240      	negne	r0, r0
  408632:	4770      	bx	lr
  408634:	f04f 0000 	mov.w	r0, #0
  408638:	4770      	bx	lr
  40863a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  40863e:	d105      	bne.n	40864c <__aeabi_d2iz+0x48>
  408640:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  408644:	bf08      	it	eq
  408646:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  40864a:	4770      	bx	lr
  40864c:	f04f 0000 	mov.w	r0, #0
  408650:	4770      	bx	lr
  408652:	bf00      	nop
  408654:	0001c200 	.word	0x0001c200
  408658:	000000c0 	.word	0x000000c0
  40865c:	00000800 	.word	0x00000800
  408660:	00000000 	.word	0x00000000
  408664:	20616c4f 	.word	0x20616c4f
  408668:	65636f56 	.word	0x65636f56
  40866c:	00000000 	.word	0x00000000
  408670:	0a207325 	.word	0x0a207325
  408674:	00000000 	.word	0x00000000
  408678:	20e16c4f 	.word	0x20e16c4f
  40867c:	ea636f56 	.word	0xea636f56
  408680:	00000a20 	.word	0x00000a20
  408684:	00000043 	.word	0x00000043

00408688 <_global_impure_ptr>:
  408688:	20400018                                ..@ 

0040868c <zeroes.7035>:
  40868c:	30303030 30303030 30303030 30303030     0000000000000000
  40869c:	00464e49 00666e69 004e414e 006e616e     INF.inf.NAN.nan.
  4086ac:	33323130 37363534 42413938 46454443     0123456789ABCDEF
  4086bc:	00000000 33323130 37363534 62613938     ....0123456789ab
  4086cc:	66656463 00000000 6c756e28 0000296c     cdef....(null)..
  4086dc:	00000030                                0...

004086e0 <blanks.7034>:
  4086e0:	20202020 20202020 20202020 20202020                     

004086f0 <zeroes.6993>:
  4086f0:	30303030 30303030 30303030 30303030     0000000000000000

00408700 <blanks.6992>:
  408700:	20202020 20202020 20202020 20202020                     
  408710:	69666e49 7974696e 00000000 004e614e     Infinity....NaN.
  408720:	49534f50 00000058 0000002e 00000000     POSIX...........

00408730 <__mprec_tens>:
  408730:	00000000 3ff00000 00000000 40240000     .......?......$@
  408740:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
  408750:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
  408760:	00000000 412e8480 00000000 416312d0     .......A......cA
  408770:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
  408780:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
  408790:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
  4087a0:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
  4087b0:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
  4087c0:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
  4087d0:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
  4087e0:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
  4087f0:	79d99db4 44ea7843                       ...yCx.D

004087f8 <__mprec_bigtens>:
  4087f8:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
  408808:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
  408818:	7f73bf3c 75154fdd                       <.s..O.u

00408820 <p05.5373>:
  408820:	00000005 00000019 0000007d              ........}...

0040882c <_init>:
  40882c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40882e:	bf00      	nop
  408830:	bcf8      	pop	{r3, r4, r5, r6, r7}
  408832:	bc08      	pop	{r3}
  408834:	469e      	mov	lr, r3
  408836:	4770      	bx	lr

00408838 <__init_array_start>:
  408838:	00404aed 	.word	0x00404aed

0040883c <__frame_dummy_init_array_entry>:
  40883c:	00400165                                e.@.

00408840 <_fini>:
  408840:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  408842:	bf00      	nop
  408844:	bcf8      	pop	{r3, r4, r5, r6, r7}
  408846:	bc08      	pop	{r3}
  408848:	469e      	mov	lr, r3
  40884a:	4770      	bx	lr

0040884c <__fini_array_start>:
  40884c:	00400141 	.word	0x00400141

Disassembly of section .relocate:

20400000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20400000:	f3bf 8f5f 	dmb	sy
20400004:	3801      	subs	r0, #1
20400006:	d1fb      	bne.n	20400000 <portable_delay_cycles>
20400008:	4770      	bx	lr
2040000a:	bf00      	nop

2040000c <g_interrupt_enabled>:
2040000c:	0001 0000                                   ....

20400010 <SystemCoreClock>:
20400010:	0900 003d 0000 0000                         ..=.....

20400018 <impure_data>:
20400018:	0000 0000 0304 2040 036c 2040 03d4 2040     ......@ l.@ ..@ 
	...
2040004c:	8684 0040 0000 0000 0000 0000 0000 0000     ..@.............
	...
204000c0:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
204000d0:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20400440 <_impure_ptr>:
20400440:	0018 2040                                   ..@ 

20400444 <lconv>:
20400444:	8728 0040 86bc 0040 86bc 0040 86bc 0040     (.@...@...@...@.
20400454:	86bc 0040 86bc 0040 86bc 0040 86bc 0040     ..@...@...@...@.
20400464:	86bc 0040 86bc 0040 ffff ffff ffff ffff     ..@...@.........
20400474:	ffff ffff ffff 0000                         ........

2040047c <lc_ctype_charset>:
2040047c:	5341 4943 0049 0000 0000 0000 0000 0000     ASCII...........
	...

2040049c <__mb_cur_max>:
2040049c:	0001 0000                                   ....

204004a0 <__malloc_av_>:
	...
204004a8:	04a0 2040 04a0 2040 04a8 2040 04a8 2040     ..@ ..@ ..@ ..@ 
204004b8:	04b0 2040 04b0 2040 04b8 2040 04b8 2040     ..@ ..@ ..@ ..@ 
204004c8:	04c0 2040 04c0 2040 04c8 2040 04c8 2040     ..@ ..@ ..@ ..@ 
204004d8:	04d0 2040 04d0 2040 04d8 2040 04d8 2040     ..@ ..@ ..@ ..@ 
204004e8:	04e0 2040 04e0 2040 04e8 2040 04e8 2040     ..@ ..@ ..@ ..@ 
204004f8:	04f0 2040 04f0 2040 04f8 2040 04f8 2040     ..@ ..@ ..@ ..@ 
20400508:	0500 2040 0500 2040 0508 2040 0508 2040     ..@ ..@ ..@ ..@ 
20400518:	0510 2040 0510 2040 0518 2040 0518 2040     ..@ ..@ ..@ ..@ 
20400528:	0520 2040 0520 2040 0528 2040 0528 2040      .@  .@ (.@ (.@ 
20400538:	0530 2040 0530 2040 0538 2040 0538 2040     0.@ 0.@ 8.@ 8.@ 
20400548:	0540 2040 0540 2040 0548 2040 0548 2040     @.@ @.@ H.@ H.@ 
20400558:	0550 2040 0550 2040 0558 2040 0558 2040     P.@ P.@ X.@ X.@ 
20400568:	0560 2040 0560 2040 0568 2040 0568 2040     `.@ `.@ h.@ h.@ 
20400578:	0570 2040 0570 2040 0578 2040 0578 2040     p.@ p.@ x.@ x.@ 
20400588:	0580 2040 0580 2040 0588 2040 0588 2040     ..@ ..@ ..@ ..@ 
20400598:	0590 2040 0590 2040 0598 2040 0598 2040     ..@ ..@ ..@ ..@ 
204005a8:	05a0 2040 05a0 2040 05a8 2040 05a8 2040     ..@ ..@ ..@ ..@ 
204005b8:	05b0 2040 05b0 2040 05b8 2040 05b8 2040     ..@ ..@ ..@ ..@ 
204005c8:	05c0 2040 05c0 2040 05c8 2040 05c8 2040     ..@ ..@ ..@ ..@ 
204005d8:	05d0 2040 05d0 2040 05d8 2040 05d8 2040     ..@ ..@ ..@ ..@ 
204005e8:	05e0 2040 05e0 2040 05e8 2040 05e8 2040     ..@ ..@ ..@ ..@ 
204005f8:	05f0 2040 05f0 2040 05f8 2040 05f8 2040     ..@ ..@ ..@ ..@ 
20400608:	0600 2040 0600 2040 0608 2040 0608 2040     ..@ ..@ ..@ ..@ 
20400618:	0610 2040 0610 2040 0618 2040 0618 2040     ..@ ..@ ..@ ..@ 
20400628:	0620 2040 0620 2040 0628 2040 0628 2040      .@  .@ (.@ (.@ 
20400638:	0630 2040 0630 2040 0638 2040 0638 2040     0.@ 0.@ 8.@ 8.@ 
20400648:	0640 2040 0640 2040 0648 2040 0648 2040     @.@ @.@ H.@ H.@ 
20400658:	0650 2040 0650 2040 0658 2040 0658 2040     P.@ P.@ X.@ X.@ 
20400668:	0660 2040 0660 2040 0668 2040 0668 2040     `.@ `.@ h.@ h.@ 
20400678:	0670 2040 0670 2040 0678 2040 0678 2040     p.@ p.@ x.@ x.@ 
20400688:	0680 2040 0680 2040 0688 2040 0688 2040     ..@ ..@ ..@ ..@ 
20400698:	0690 2040 0690 2040 0698 2040 0698 2040     ..@ ..@ ..@ ..@ 
204006a8:	06a0 2040 06a0 2040 06a8 2040 06a8 2040     ..@ ..@ ..@ ..@ 
204006b8:	06b0 2040 06b0 2040 06b8 2040 06b8 2040     ..@ ..@ ..@ ..@ 
204006c8:	06c0 2040 06c0 2040 06c8 2040 06c8 2040     ..@ ..@ ..@ ..@ 
204006d8:	06d0 2040 06d0 2040 06d8 2040 06d8 2040     ..@ ..@ ..@ ..@ 
204006e8:	06e0 2040 06e0 2040 06e8 2040 06e8 2040     ..@ ..@ ..@ ..@ 
204006f8:	06f0 2040 06f0 2040 06f8 2040 06f8 2040     ..@ ..@ ..@ ..@ 
20400708:	0700 2040 0700 2040 0708 2040 0708 2040     ..@ ..@ ..@ ..@ 
20400718:	0710 2040 0710 2040 0718 2040 0718 2040     ..@ ..@ ..@ ..@ 
20400728:	0720 2040 0720 2040 0728 2040 0728 2040      .@  .@ (.@ (.@ 
20400738:	0730 2040 0730 2040 0738 2040 0738 2040     0.@ 0.@ 8.@ 8.@ 
20400748:	0740 2040 0740 2040 0748 2040 0748 2040     @.@ @.@ H.@ H.@ 
20400758:	0750 2040 0750 2040 0758 2040 0758 2040     P.@ P.@ X.@ X.@ 
20400768:	0760 2040 0760 2040 0768 2040 0768 2040     `.@ `.@ h.@ h.@ 
20400778:	0770 2040 0770 2040 0778 2040 0778 2040     p.@ p.@ x.@ x.@ 
20400788:	0780 2040 0780 2040 0788 2040 0788 2040     ..@ ..@ ..@ ..@ 
20400798:	0790 2040 0790 2040 0798 2040 0798 2040     ..@ ..@ ..@ ..@ 
204007a8:	07a0 2040 07a0 2040 07a8 2040 07a8 2040     ..@ ..@ ..@ ..@ 
204007b8:	07b0 2040 07b0 2040 07b8 2040 07b8 2040     ..@ ..@ ..@ ..@ 
204007c8:	07c0 2040 07c0 2040 07c8 2040 07c8 2040     ..@ ..@ ..@ ..@ 
204007d8:	07d0 2040 07d0 2040 07d8 2040 07d8 2040     ..@ ..@ ..@ ..@ 
204007e8:	07e0 2040 07e0 2040 07e8 2040 07e8 2040     ..@ ..@ ..@ ..@ 
204007f8:	07f0 2040 07f0 2040 07f8 2040 07f8 2040     ..@ ..@ ..@ ..@ 
20400808:	0800 2040 0800 2040 0808 2040 0808 2040     ..@ ..@ ..@ ..@ 
20400818:	0810 2040 0810 2040 0818 2040 0818 2040     ..@ ..@ ..@ ..@ 
20400828:	0820 2040 0820 2040 0828 2040 0828 2040      .@  .@ (.@ (.@ 
20400838:	0830 2040 0830 2040 0838 2040 0838 2040     0.@ 0.@ 8.@ 8.@ 
20400848:	0840 2040 0840 2040 0848 2040 0848 2040     @.@ @.@ H.@ H.@ 
20400858:	0850 2040 0850 2040 0858 2040 0858 2040     P.@ P.@ X.@ X.@ 
20400868:	0860 2040 0860 2040 0868 2040 0868 2040     `.@ `.@ h.@ h.@ 
20400878:	0870 2040 0870 2040 0878 2040 0878 2040     p.@ p.@ x.@ x.@ 
20400888:	0880 2040 0880 2040 0888 2040 0888 2040     ..@ ..@ ..@ ..@ 
20400898:	0890 2040 0890 2040 0898 2040 0898 2040     ..@ ..@ ..@ ..@ 

204008a8 <__malloc_trim_threshold>:
204008a8:	0000 0002                                   ....

204008ac <__malloc_sbrk_base>:
204008ac:	ffff ffff                                   ....

204008b0 <__wctomb>:
204008b0:	7a9d 0040                                   .z@.
