// Seed: 3864470659
module module_0 (
    output id_0,
    input id_1,
    output logic id_2
);
  logic id_3;
  assign id_0 = 1;
  assign id_3 = id_1[1] ? 1'h0 & 1 : 1'd0;
  specify
    (id_4 => id_5) = 1;
    (id_6 => id_7) = 1;
  endspecify
endmodule
