# compile vhdl design source files
vhdl xil_defaultlib  "../../../or_gate.srcs/sources_1/new/or_gates.vhd"
