0.6
2018.3
Dec  7 2018
00:33:28
D:/Progress/Vivado/one_instruction_cpu/one_instruction_cpu.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
D:/Progress/Vivado/one_instruction_cpu/one_instruction_cpu.srcs/sim_1/new/sim_cpu.v,1686767751,verilog,,,,sim_cpu,,,,,,,,
D:/Progress/Vivado/one_instruction_cpu/one_instruction_cpu.srcs/sources_1/new/alu.v,1686767224,verilog,,D:/Progress/Vivado/one_instruction_cpu/one_instruction_cpu.srcs/sources_1/new/cpu.v,,alu,,,,,,,,
D:/Progress/Vivado/one_instruction_cpu/one_instruction_cpu.srcs/sources_1/new/cpu.v,1687024501,verilog,,D:/Progress/Vivado/one_instruction_cpu/one_instruction_cpu.srcs/sources_1/new/cu.v,,cpu,,,,,,,,
D:/Progress/Vivado/one_instruction_cpu/one_instruction_cpu.srcs/sources_1/new/cu.v,1687025708,verilog,,D:/Progress/Vivado/one_instruction_cpu/one_instruction_cpu.srcs/sources_1/new/insMem.v,,cu,,,,,,,,
D:/Progress/Vivado/one_instruction_cpu/one_instruction_cpu.srcs/sources_1/new/insMem.v,1686813407,verilog,,D:/Progress/Vivado/one_instruction_cpu/one_instruction_cpu.srcs/sources_1/new/pc.v,,insMem,,,,,,,,
D:/Progress/Vivado/one_instruction_cpu/one_instruction_cpu.srcs/sources_1/new/pc.v,1686811900,verilog,,D:/Progress/Vivado/one_instruction_cpu/one_instruction_cpu.srcs/sources_1/new/register.v,,pc,,,,,,,,
D:/Progress/Vivado/one_instruction_cpu/one_instruction_cpu.srcs/sources_1/new/register.v,1687082468,verilog,,D:/Progress/Vivado/one_instruction_cpu/one_instruction_cpu.srcs/sim_1/new/sim_cpu.v,,register,,,,,,,,
