
LED_blink.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ed98  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000ec  0800ef48  0800ef48  0000ff48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800f034  0800f034  00011168  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800f034  0800f034  00010034  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800f03c  0800f03c  00011168  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800f03c  0800f03c  0001003c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800f040  0800f040  00010040  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000168  20000000  0800f044  00011000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002514  20000168  0800f1ac  00011168  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000267c  0800f1ac  0001167c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00011168  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002a2ca  00000000  00000000  00011198  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000056c2  00000000  00000000  0003b462  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002598  00000000  00000000  00040b28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001d0f  00000000  00000000  000430c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0003318b  00000000  00000000  00044dcf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002dc67  00000000  00000000  00077f5a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00126585  00000000  00000000  000a5bc1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001cc146  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000a934  00000000  00000000  001cc18c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000056  00000000  00000000  001d6ac0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000168 	.word	0x20000168
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800ef30 	.word	0x0800ef30

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	2000016c 	.word	0x2000016c
 80001ec:	0800ef30 	.word	0x0800ef30

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b988 	b.w	80005b8 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	468e      	mov	lr, r1
 80002c8:	4604      	mov	r4, r0
 80002ca:	4688      	mov	r8, r1
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	d14a      	bne.n	8000366 <__udivmoddi4+0xa6>
 80002d0:	428a      	cmp	r2, r1
 80002d2:	4617      	mov	r7, r2
 80002d4:	d962      	bls.n	800039c <__udivmoddi4+0xdc>
 80002d6:	fab2 f682 	clz	r6, r2
 80002da:	b14e      	cbz	r6, 80002f0 <__udivmoddi4+0x30>
 80002dc:	f1c6 0320 	rsb	r3, r6, #32
 80002e0:	fa01 f806 	lsl.w	r8, r1, r6
 80002e4:	fa20 f303 	lsr.w	r3, r0, r3
 80002e8:	40b7      	lsls	r7, r6
 80002ea:	ea43 0808 	orr.w	r8, r3, r8
 80002ee:	40b4      	lsls	r4, r6
 80002f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002f4:	fa1f fc87 	uxth.w	ip, r7
 80002f8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002fc:	0c23      	lsrs	r3, r4, #16
 80002fe:	fb0e 8811 	mls	r8, lr, r1, r8
 8000302:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000306:	fb01 f20c 	mul.w	r2, r1, ip
 800030a:	429a      	cmp	r2, r3
 800030c:	d909      	bls.n	8000322 <__udivmoddi4+0x62>
 800030e:	18fb      	adds	r3, r7, r3
 8000310:	f101 30ff 	add.w	r0, r1, #4294967295
 8000314:	f080 80ea 	bcs.w	80004ec <__udivmoddi4+0x22c>
 8000318:	429a      	cmp	r2, r3
 800031a:	f240 80e7 	bls.w	80004ec <__udivmoddi4+0x22c>
 800031e:	3902      	subs	r1, #2
 8000320:	443b      	add	r3, r7
 8000322:	1a9a      	subs	r2, r3, r2
 8000324:	b2a3      	uxth	r3, r4
 8000326:	fbb2 f0fe 	udiv	r0, r2, lr
 800032a:	fb0e 2210 	mls	r2, lr, r0, r2
 800032e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000332:	fb00 fc0c 	mul.w	ip, r0, ip
 8000336:	459c      	cmp	ip, r3
 8000338:	d909      	bls.n	800034e <__udivmoddi4+0x8e>
 800033a:	18fb      	adds	r3, r7, r3
 800033c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000340:	f080 80d6 	bcs.w	80004f0 <__udivmoddi4+0x230>
 8000344:	459c      	cmp	ip, r3
 8000346:	f240 80d3 	bls.w	80004f0 <__udivmoddi4+0x230>
 800034a:	443b      	add	r3, r7
 800034c:	3802      	subs	r0, #2
 800034e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000352:	eba3 030c 	sub.w	r3, r3, ip
 8000356:	2100      	movs	r1, #0
 8000358:	b11d      	cbz	r5, 8000362 <__udivmoddi4+0xa2>
 800035a:	40f3      	lsrs	r3, r6
 800035c:	2200      	movs	r2, #0
 800035e:	e9c5 3200 	strd	r3, r2, [r5]
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	428b      	cmp	r3, r1
 8000368:	d905      	bls.n	8000376 <__udivmoddi4+0xb6>
 800036a:	b10d      	cbz	r5, 8000370 <__udivmoddi4+0xb0>
 800036c:	e9c5 0100 	strd	r0, r1, [r5]
 8000370:	2100      	movs	r1, #0
 8000372:	4608      	mov	r0, r1
 8000374:	e7f5      	b.n	8000362 <__udivmoddi4+0xa2>
 8000376:	fab3 f183 	clz	r1, r3
 800037a:	2900      	cmp	r1, #0
 800037c:	d146      	bne.n	800040c <__udivmoddi4+0x14c>
 800037e:	4573      	cmp	r3, lr
 8000380:	d302      	bcc.n	8000388 <__udivmoddi4+0xc8>
 8000382:	4282      	cmp	r2, r0
 8000384:	f200 8105 	bhi.w	8000592 <__udivmoddi4+0x2d2>
 8000388:	1a84      	subs	r4, r0, r2
 800038a:	eb6e 0203 	sbc.w	r2, lr, r3
 800038e:	2001      	movs	r0, #1
 8000390:	4690      	mov	r8, r2
 8000392:	2d00      	cmp	r5, #0
 8000394:	d0e5      	beq.n	8000362 <__udivmoddi4+0xa2>
 8000396:	e9c5 4800 	strd	r4, r8, [r5]
 800039a:	e7e2      	b.n	8000362 <__udivmoddi4+0xa2>
 800039c:	2a00      	cmp	r2, #0
 800039e:	f000 8090 	beq.w	80004c2 <__udivmoddi4+0x202>
 80003a2:	fab2 f682 	clz	r6, r2
 80003a6:	2e00      	cmp	r6, #0
 80003a8:	f040 80a4 	bne.w	80004f4 <__udivmoddi4+0x234>
 80003ac:	1a8a      	subs	r2, r1, r2
 80003ae:	0c03      	lsrs	r3, r0, #16
 80003b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003b4:	b280      	uxth	r0, r0
 80003b6:	b2bc      	uxth	r4, r7
 80003b8:	2101      	movs	r1, #1
 80003ba:	fbb2 fcfe 	udiv	ip, r2, lr
 80003be:	fb0e 221c 	mls	r2, lr, ip, r2
 80003c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003c6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ca:	429a      	cmp	r2, r3
 80003cc:	d907      	bls.n	80003de <__udivmoddi4+0x11e>
 80003ce:	18fb      	adds	r3, r7, r3
 80003d0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003d4:	d202      	bcs.n	80003dc <__udivmoddi4+0x11c>
 80003d6:	429a      	cmp	r2, r3
 80003d8:	f200 80e0 	bhi.w	800059c <__udivmoddi4+0x2dc>
 80003dc:	46c4      	mov	ip, r8
 80003de:	1a9b      	subs	r3, r3, r2
 80003e0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003e4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003e8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003ec:	fb02 f404 	mul.w	r4, r2, r4
 80003f0:	429c      	cmp	r4, r3
 80003f2:	d907      	bls.n	8000404 <__udivmoddi4+0x144>
 80003f4:	18fb      	adds	r3, r7, r3
 80003f6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003fa:	d202      	bcs.n	8000402 <__udivmoddi4+0x142>
 80003fc:	429c      	cmp	r4, r3
 80003fe:	f200 80ca 	bhi.w	8000596 <__udivmoddi4+0x2d6>
 8000402:	4602      	mov	r2, r0
 8000404:	1b1b      	subs	r3, r3, r4
 8000406:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800040a:	e7a5      	b.n	8000358 <__udivmoddi4+0x98>
 800040c:	f1c1 0620 	rsb	r6, r1, #32
 8000410:	408b      	lsls	r3, r1
 8000412:	fa22 f706 	lsr.w	r7, r2, r6
 8000416:	431f      	orrs	r7, r3
 8000418:	fa0e f401 	lsl.w	r4, lr, r1
 800041c:	fa20 f306 	lsr.w	r3, r0, r6
 8000420:	fa2e fe06 	lsr.w	lr, lr, r6
 8000424:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000428:	4323      	orrs	r3, r4
 800042a:	fa00 f801 	lsl.w	r8, r0, r1
 800042e:	fa1f fc87 	uxth.w	ip, r7
 8000432:	fbbe f0f9 	udiv	r0, lr, r9
 8000436:	0c1c      	lsrs	r4, r3, #16
 8000438:	fb09 ee10 	mls	lr, r9, r0, lr
 800043c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000440:	fb00 fe0c 	mul.w	lr, r0, ip
 8000444:	45a6      	cmp	lr, r4
 8000446:	fa02 f201 	lsl.w	r2, r2, r1
 800044a:	d909      	bls.n	8000460 <__udivmoddi4+0x1a0>
 800044c:	193c      	adds	r4, r7, r4
 800044e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000452:	f080 809c 	bcs.w	800058e <__udivmoddi4+0x2ce>
 8000456:	45a6      	cmp	lr, r4
 8000458:	f240 8099 	bls.w	800058e <__udivmoddi4+0x2ce>
 800045c:	3802      	subs	r0, #2
 800045e:	443c      	add	r4, r7
 8000460:	eba4 040e 	sub.w	r4, r4, lr
 8000464:	fa1f fe83 	uxth.w	lr, r3
 8000468:	fbb4 f3f9 	udiv	r3, r4, r9
 800046c:	fb09 4413 	mls	r4, r9, r3, r4
 8000470:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000474:	fb03 fc0c 	mul.w	ip, r3, ip
 8000478:	45a4      	cmp	ip, r4
 800047a:	d908      	bls.n	800048e <__udivmoddi4+0x1ce>
 800047c:	193c      	adds	r4, r7, r4
 800047e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000482:	f080 8082 	bcs.w	800058a <__udivmoddi4+0x2ca>
 8000486:	45a4      	cmp	ip, r4
 8000488:	d97f      	bls.n	800058a <__udivmoddi4+0x2ca>
 800048a:	3b02      	subs	r3, #2
 800048c:	443c      	add	r4, r7
 800048e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000492:	eba4 040c 	sub.w	r4, r4, ip
 8000496:	fba0 ec02 	umull	lr, ip, r0, r2
 800049a:	4564      	cmp	r4, ip
 800049c:	4673      	mov	r3, lr
 800049e:	46e1      	mov	r9, ip
 80004a0:	d362      	bcc.n	8000568 <__udivmoddi4+0x2a8>
 80004a2:	d05f      	beq.n	8000564 <__udivmoddi4+0x2a4>
 80004a4:	b15d      	cbz	r5, 80004be <__udivmoddi4+0x1fe>
 80004a6:	ebb8 0203 	subs.w	r2, r8, r3
 80004aa:	eb64 0409 	sbc.w	r4, r4, r9
 80004ae:	fa04 f606 	lsl.w	r6, r4, r6
 80004b2:	fa22 f301 	lsr.w	r3, r2, r1
 80004b6:	431e      	orrs	r6, r3
 80004b8:	40cc      	lsrs	r4, r1
 80004ba:	e9c5 6400 	strd	r6, r4, [r5]
 80004be:	2100      	movs	r1, #0
 80004c0:	e74f      	b.n	8000362 <__udivmoddi4+0xa2>
 80004c2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004c6:	0c01      	lsrs	r1, r0, #16
 80004c8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004cc:	b280      	uxth	r0, r0
 80004ce:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004d2:	463b      	mov	r3, r7
 80004d4:	4638      	mov	r0, r7
 80004d6:	463c      	mov	r4, r7
 80004d8:	46b8      	mov	r8, r7
 80004da:	46be      	mov	lr, r7
 80004dc:	2620      	movs	r6, #32
 80004de:	fbb1 f1f7 	udiv	r1, r1, r7
 80004e2:	eba2 0208 	sub.w	r2, r2, r8
 80004e6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ea:	e766      	b.n	80003ba <__udivmoddi4+0xfa>
 80004ec:	4601      	mov	r1, r0
 80004ee:	e718      	b.n	8000322 <__udivmoddi4+0x62>
 80004f0:	4610      	mov	r0, r2
 80004f2:	e72c      	b.n	800034e <__udivmoddi4+0x8e>
 80004f4:	f1c6 0220 	rsb	r2, r6, #32
 80004f8:	fa2e f302 	lsr.w	r3, lr, r2
 80004fc:	40b7      	lsls	r7, r6
 80004fe:	40b1      	lsls	r1, r6
 8000500:	fa20 f202 	lsr.w	r2, r0, r2
 8000504:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000508:	430a      	orrs	r2, r1
 800050a:	fbb3 f8fe 	udiv	r8, r3, lr
 800050e:	b2bc      	uxth	r4, r7
 8000510:	fb0e 3318 	mls	r3, lr, r8, r3
 8000514:	0c11      	lsrs	r1, r2, #16
 8000516:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800051a:	fb08 f904 	mul.w	r9, r8, r4
 800051e:	40b0      	lsls	r0, r6
 8000520:	4589      	cmp	r9, r1
 8000522:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000526:	b280      	uxth	r0, r0
 8000528:	d93e      	bls.n	80005a8 <__udivmoddi4+0x2e8>
 800052a:	1879      	adds	r1, r7, r1
 800052c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000530:	d201      	bcs.n	8000536 <__udivmoddi4+0x276>
 8000532:	4589      	cmp	r9, r1
 8000534:	d81f      	bhi.n	8000576 <__udivmoddi4+0x2b6>
 8000536:	eba1 0109 	sub.w	r1, r1, r9
 800053a:	fbb1 f9fe 	udiv	r9, r1, lr
 800053e:	fb09 f804 	mul.w	r8, r9, r4
 8000542:	fb0e 1119 	mls	r1, lr, r9, r1
 8000546:	b292      	uxth	r2, r2
 8000548:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800054c:	4542      	cmp	r2, r8
 800054e:	d229      	bcs.n	80005a4 <__udivmoddi4+0x2e4>
 8000550:	18ba      	adds	r2, r7, r2
 8000552:	f109 31ff 	add.w	r1, r9, #4294967295
 8000556:	d2c4      	bcs.n	80004e2 <__udivmoddi4+0x222>
 8000558:	4542      	cmp	r2, r8
 800055a:	d2c2      	bcs.n	80004e2 <__udivmoddi4+0x222>
 800055c:	f1a9 0102 	sub.w	r1, r9, #2
 8000560:	443a      	add	r2, r7
 8000562:	e7be      	b.n	80004e2 <__udivmoddi4+0x222>
 8000564:	45f0      	cmp	r8, lr
 8000566:	d29d      	bcs.n	80004a4 <__udivmoddi4+0x1e4>
 8000568:	ebbe 0302 	subs.w	r3, lr, r2
 800056c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000570:	3801      	subs	r0, #1
 8000572:	46e1      	mov	r9, ip
 8000574:	e796      	b.n	80004a4 <__udivmoddi4+0x1e4>
 8000576:	eba7 0909 	sub.w	r9, r7, r9
 800057a:	4449      	add	r1, r9
 800057c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000580:	fbb1 f9fe 	udiv	r9, r1, lr
 8000584:	fb09 f804 	mul.w	r8, r9, r4
 8000588:	e7db      	b.n	8000542 <__udivmoddi4+0x282>
 800058a:	4673      	mov	r3, lr
 800058c:	e77f      	b.n	800048e <__udivmoddi4+0x1ce>
 800058e:	4650      	mov	r0, sl
 8000590:	e766      	b.n	8000460 <__udivmoddi4+0x1a0>
 8000592:	4608      	mov	r0, r1
 8000594:	e6fd      	b.n	8000392 <__udivmoddi4+0xd2>
 8000596:	443b      	add	r3, r7
 8000598:	3a02      	subs	r2, #2
 800059a:	e733      	b.n	8000404 <__udivmoddi4+0x144>
 800059c:	f1ac 0c02 	sub.w	ip, ip, #2
 80005a0:	443b      	add	r3, r7
 80005a2:	e71c      	b.n	80003de <__udivmoddi4+0x11e>
 80005a4:	4649      	mov	r1, r9
 80005a6:	e79c      	b.n	80004e2 <__udivmoddi4+0x222>
 80005a8:	eba1 0109 	sub.w	r1, r1, r9
 80005ac:	46c4      	mov	ip, r8
 80005ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b2:	fb09 f804 	mul.w	r8, r9, r4
 80005b6:	e7c4      	b.n	8000542 <__udivmoddi4+0x282>

080005b8 <__aeabi_idiv0>:
 80005b8:	4770      	bx	lr
 80005ba:	bf00      	nop

080005bc <_write>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
// Send printf to uart1

int _write(int fd, char* ptr, int len) {
 80005bc:	b580      	push	{r7, lr}
 80005be:	b086      	sub	sp, #24
 80005c0:	af00      	add	r7, sp, #0
 80005c2:	60f8      	str	r0, [r7, #12]
 80005c4:	60b9      	str	r1, [r7, #8]
 80005c6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef hstatus;

  if (fd == 1 || fd == 2) {
 80005c8:	68fb      	ldr	r3, [r7, #12]
 80005ca:	2b01      	cmp	r3, #1
 80005cc:	d002      	beq.n	80005d4 <_write+0x18>
 80005ce:	68fb      	ldr	r3, [r7, #12]
 80005d0:	2b02      	cmp	r3, #2
 80005d2:	d111      	bne.n	80005f8 <_write+0x3c>
    hstatus = HAL_UART_Transmit(&huart2, (uint8_t *) ptr, len, HAL_MAX_DELAY);
 80005d4:	687b      	ldr	r3, [r7, #4]
 80005d6:	b29a      	uxth	r2, r3
 80005d8:	f04f 33ff 	mov.w	r3, #4294967295
 80005dc:	68b9      	ldr	r1, [r7, #8]
 80005de:	4809      	ldr	r0, [pc, #36]	@ (8000604 <_write+0x48>)
 80005e0:	f008 f9e1 	bl	80089a6 <HAL_UART_Transmit>
 80005e4:	4603      	mov	r3, r0
 80005e6:	75fb      	strb	r3, [r7, #23]
    if (hstatus == HAL_OK)
 80005e8:	7dfb      	ldrb	r3, [r7, #23]
 80005ea:	2b00      	cmp	r3, #0
 80005ec:	d101      	bne.n	80005f2 <_write+0x36>
      return len;
 80005ee:	687b      	ldr	r3, [r7, #4]
 80005f0:	e004      	b.n	80005fc <_write+0x40>
    else
      return -1;
 80005f2:	f04f 33ff 	mov.w	r3, #4294967295
 80005f6:	e001      	b.n	80005fc <_write+0x40>
  }
  return -1;
 80005f8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80005fc:	4618      	mov	r0, r3
 80005fe:	3718      	adds	r7, #24
 8000600:	46bd      	mov	sp, r7
 8000602:	bd80      	pop	{r7, pc}
 8000604:	20000548 	.word	0x20000548

08000608 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000608:	b580      	push	{r7, lr}
 800060a:	b082      	sub	sp, #8
 800060c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800060e:	f001 fe48 	bl	80022a2 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000612:	f000 f84b 	bl	80006ac <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8000616:	f000 f8ab 	bl	8000770 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800061a:	f000 fdf9 	bl	8001210 <MX_GPIO_Init>
  MX_ADC1_Init();
 800061e:	f000 f8dd 	bl	80007dc <MX_ADC1_Init>
  MX_ADC2_Init();
 8000622:	f000 f951 	bl	80008c8 <MX_ADC2_Init>
  MX_ADC3_Init();
 8000626:	f000 f9b3 	bl	8000990 <MX_ADC3_Init>
  MX_DCMI_Init();
 800062a:	f000 fa15 	bl	8000a58 <MX_DCMI_Init>
  MX_DFSDM1_Init();
 800062e:	f000 fa47 	bl	8000ac0 <MX_DFSDM1_Init>
  MX_FMC_Init();
 8000632:	f000 fd3f 	bl	80010b4 <MX_FMC_Init>
  MX_I2C1_Init();
 8000636:	f000 faaf 	bl	8000b98 <MX_I2C1_Init>
  MX_I2C2_Init();
 800063a:	f000 faed 	bl	8000c18 <MX_I2C2_Init>
  MX_LPUART1_UART_Init();
 800063e:	f000 fb2b 	bl	8000c98 <MX_LPUART1_UART_Init>
  MX_USART1_UART_Init();
 8000642:	f000 fb57 	bl	8000cf4 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8000646:	f000 fb85 	bl	8000d54 <MX_USART2_UART_Init>
  MX_QUADSPI_Init();
 800064a:	f000 fbb3 	bl	8000db4 <MX_QUADSPI_Init>
  MX_SAI1_Init();
 800064e:	f000 fbdd 	bl	8000e0c <MX_SAI1_Init>
  MX_SDMMC1_SD_Init();
 8000652:	f000 fc83 	bl	8000f5c <MX_SDMMC1_SD_Init>
  MX_SPI1_Init();
 8000656:	f000 fcb1 	bl	8000fbc <MX_SPI1_Init>
  MX_SPI2_Init();
 800065a:	f000 fced 	bl	8001038 <MX_SPI2_Init>
  MX_USB_DEVICE_Init();
 800065e:	f00c fed1 	bl	800d404 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 2 */
printf("First application\r\n");
 8000662:	480e      	ldr	r0, [pc, #56]	@ (800069c <main+0x94>)
 8000664:	f00d fe02 	bl	800e26c <puts>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

uint32_t now = 0, last_print = 0;
 8000668:	2300      	movs	r3, #0
 800066a:	603b      	str	r3, [r7, #0]
 800066c:	2300      	movs	r3, #0
 800066e:	607b      	str	r3, [r7, #4]
  while (1)
  {
	  now = HAL_GetTick();
 8000670:	f001 fe80 	bl	8002374 <HAL_GetTick>
 8000674:	6038      	str	r0, [r7, #0]

	  if (now - last_print >= 1000)
 8000676:	683a      	ldr	r2, [r7, #0]
 8000678:	687b      	ldr	r3, [r7, #4]
 800067a:	1ad3      	subs	r3, r2, r3
 800067c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000680:	d3f6      	bcc.n	8000670 <main+0x68>
	  {
		  printf("Loop %lu %s\r\n", now / 1000, "s");
 8000682:	683b      	ldr	r3, [r7, #0]
 8000684:	4a06      	ldr	r2, [pc, #24]	@ (80006a0 <main+0x98>)
 8000686:	fba2 2303 	umull	r2, r3, r2, r3
 800068a:	099b      	lsrs	r3, r3, #6
 800068c:	4a05      	ldr	r2, [pc, #20]	@ (80006a4 <main+0x9c>)
 800068e:	4619      	mov	r1, r3
 8000690:	4805      	ldr	r0, [pc, #20]	@ (80006a8 <main+0xa0>)
 8000692:	f00d fd83 	bl	800e19c <iprintf>
		  last_print = now;
 8000696:	683b      	ldr	r3, [r7, #0]
 8000698:	607b      	str	r3, [r7, #4]
	  now = HAL_GetTick();
 800069a:	e7e9      	b.n	8000670 <main+0x68>
 800069c:	0800ef48 	.word	0x0800ef48
 80006a0:	10624dd3 	.word	0x10624dd3
 80006a4:	0800ef5c 	.word	0x0800ef5c
 80006a8:	0800ef60 	.word	0x0800ef60

080006ac <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006ac:	b580      	push	{r7, lr}
 80006ae:	b096      	sub	sp, #88	@ 0x58
 80006b0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006b2:	f107 0314 	add.w	r3, r7, #20
 80006b6:	2244      	movs	r2, #68	@ 0x44
 80006b8:	2100      	movs	r1, #0
 80006ba:	4618      	mov	r0, r3
 80006bc:	f00d feb6 	bl	800e42c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006c0:	463b      	mov	r3, r7
 80006c2:	2200      	movs	r2, #0
 80006c4:	601a      	str	r2, [r3, #0]
 80006c6:	605a      	str	r2, [r3, #4]
 80006c8:	609a      	str	r2, [r3, #8]
 80006ca:	60da      	str	r2, [r3, #12]
 80006cc:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80006ce:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80006d2:	f004 fd89 	bl	80051e8 <HAL_PWREx_ControlVoltageScaling>
 80006d6:	4603      	mov	r3, r0
 80006d8:	2b00      	cmp	r3, #0
 80006da:	d001      	beq.n	80006e0 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80006dc:	f000 fe86 	bl	80013ec <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80006e0:	f004 fd64 	bl	80051ac <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 80006e4:	4b21      	ldr	r3, [pc, #132]	@ (800076c <SystemClock_Config+0xc0>)
 80006e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80006ea:	4a20      	ldr	r2, [pc, #128]	@ (800076c <SystemClock_Config+0xc0>)
 80006ec:	f023 0318 	bic.w	r3, r3, #24
 80006f0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 80006f4:	2314      	movs	r3, #20
 80006f6:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80006f8:	2301      	movs	r3, #1
 80006fa:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80006fc:	2301      	movs	r3, #1
 80006fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000700:	2300      	movs	r3, #0
 8000702:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_9;
 8000704:	2390      	movs	r3, #144	@ 0x90
 8000706:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000708:	2302      	movs	r3, #2
 800070a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 800070c:	2301      	movs	r3, #1
 800070e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 5;
 8000710:	2305      	movs	r3, #5
 8000712:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 71;
 8000714:	2347      	movs	r3, #71	@ 0x47
 8000716:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000718:	2302      	movs	r3, #2
 800071a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800071c:	2302      	movs	r3, #2
 800071e:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV6;
 8000720:	2306      	movs	r3, #6
 8000722:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000724:	f107 0314 	add.w	r3, r7, #20
 8000728:	4618      	mov	r0, r3
 800072a:	f004 fe95 	bl	8005458 <HAL_RCC_OscConfig>
 800072e:	4603      	mov	r3, r0
 8000730:	2b00      	cmp	r3, #0
 8000732:	d001      	beq.n	8000738 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8000734:	f000 fe5a 	bl	80013ec <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000738:	230f      	movs	r3, #15
 800073a:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800073c:	2303      	movs	r3, #3
 800073e:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV4;
 8000740:	2390      	movs	r3, #144	@ 0x90
 8000742:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000744:	2300      	movs	r3, #0
 8000746:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000748:	2300      	movs	r3, #0
 800074a:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800074c:	463b      	mov	r3, r7
 800074e:	2100      	movs	r1, #0
 8000750:	4618      	mov	r0, r3
 8000752:	f005 fa9b 	bl	8005c8c <HAL_RCC_ClockConfig>
 8000756:	4603      	mov	r3, r0
 8000758:	2b00      	cmp	r3, #0
 800075a:	d001      	beq.n	8000760 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 800075c:	f000 fe46 	bl	80013ec <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 8000760:	f006 fd6c 	bl	800723c <HAL_RCCEx_EnableMSIPLLMode>
}
 8000764:	bf00      	nop
 8000766:	3758      	adds	r7, #88	@ 0x58
 8000768:	46bd      	mov	sp, r7
 800076a:	bd80      	pop	{r7, pc}
 800076c:	40021000 	.word	0x40021000

08000770 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8000770:	b580      	push	{r7, lr}
 8000772:	b0a4      	sub	sp, #144	@ 0x90
 8000774:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000776:	1d3b      	adds	r3, r7, #4
 8000778:	228c      	movs	r2, #140	@ 0x8c
 800077a:	2100      	movs	r1, #0
 800077c:	4618      	mov	r0, r3
 800077e:	f00d fe55 	bl	800e42c <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SAI1|RCC_PERIPHCLK_USB
 8000782:	4b14      	ldr	r3, [pc, #80]	@ (80007d4 <PeriphCommonClock_Config+0x64>)
 8000784:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_SDMMC1|RCC_PERIPHCLK_ADC;
  PeriphClkInit.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PLLSAI1;
 8000786:	2300      	movs	r3, #0
 8000788:	66fb      	str	r3, [r7, #108]	@ 0x6c
  PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 800078a:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800078e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 8000792:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8000796:	677b      	str	r3, [r7, #116]	@ 0x74
  PeriphClkInit.Sdmmc1ClockSelection = RCC_SDMMC1CLKSOURCE_PLLSAI1;
 8000798:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 800079c:	67bb      	str	r3, [r7, #120]	@ 0x78
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 800079e:	2301      	movs	r3, #1
 80007a0:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 5;
 80007a2:	2305      	movs	r3, #5
 80007a4:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 20;
 80007a6:	2314      	movs	r3, #20
 80007a8:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV2;
 80007aa:	2302      	movs	r3, #2
 80007ac:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 80007ae:	2302      	movs	r3, #2
 80007b0:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 80007b2:	2302      	movs	r3, #2
 80007b4:	61fb      	str	r3, [r7, #28]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_SAI1CLK|RCC_PLLSAI1_48M2CLK
 80007b6:	4b08      	ldr	r3, [pc, #32]	@ (80007d8 <PeriphCommonClock_Config+0x68>)
 80007b8:	623b      	str	r3, [r7, #32]
                              |RCC_PLLSAI1_ADC1CLK;
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80007ba:	1d3b      	adds	r3, r7, #4
 80007bc:	4618      	mov	r0, r3
 80007be:	f005 fc89 	bl	80060d4 <HAL_RCCEx_PeriphCLKConfig>
 80007c2:	4603      	mov	r3, r0
 80007c4:	2b00      	cmp	r3, #0
 80007c6:	d001      	beq.n	80007cc <PeriphCommonClock_Config+0x5c>
  {
    Error_Handler();
 80007c8:	f000 fe10 	bl	80013ec <Error_Handler>
  }
}
 80007cc:	bf00      	nop
 80007ce:	3790      	adds	r7, #144	@ 0x90
 80007d0:	46bd      	mov	sp, r7
 80007d2:	bd80      	pop	{r7, pc}
 80007d4:	00086800 	.word	0x00086800
 80007d8:	01110000 	.word	0x01110000

080007dc <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80007dc:	b580      	push	{r7, lr}
 80007de:	b08a      	sub	sp, #40	@ 0x28
 80007e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80007e2:	f107 031c 	add.w	r3, r7, #28
 80007e6:	2200      	movs	r2, #0
 80007e8:	601a      	str	r2, [r3, #0]
 80007ea:	605a      	str	r2, [r3, #4]
 80007ec:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80007ee:	1d3b      	adds	r3, r7, #4
 80007f0:	2200      	movs	r2, #0
 80007f2:	601a      	str	r2, [r3, #0]
 80007f4:	605a      	str	r2, [r3, #4]
 80007f6:	609a      	str	r2, [r3, #8]
 80007f8:	60da      	str	r2, [r3, #12]
 80007fa:	611a      	str	r2, [r3, #16]
 80007fc:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80007fe:	4b2f      	ldr	r3, [pc, #188]	@ (80008bc <MX_ADC1_Init+0xe0>)
 8000800:	4a2f      	ldr	r2, [pc, #188]	@ (80008c0 <MX_ADC1_Init+0xe4>)
 8000802:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000804:	4b2d      	ldr	r3, [pc, #180]	@ (80008bc <MX_ADC1_Init+0xe0>)
 8000806:	2200      	movs	r2, #0
 8000808:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800080a:	4b2c      	ldr	r3, [pc, #176]	@ (80008bc <MX_ADC1_Init+0xe0>)
 800080c:	2200      	movs	r2, #0
 800080e:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000810:	4b2a      	ldr	r3, [pc, #168]	@ (80008bc <MX_ADC1_Init+0xe0>)
 8000812:	2200      	movs	r2, #0
 8000814:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000816:	4b29      	ldr	r3, [pc, #164]	@ (80008bc <MX_ADC1_Init+0xe0>)
 8000818:	2200      	movs	r2, #0
 800081a:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800081c:	4b27      	ldr	r3, [pc, #156]	@ (80008bc <MX_ADC1_Init+0xe0>)
 800081e:	2204      	movs	r2, #4
 8000820:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000822:	4b26      	ldr	r3, [pc, #152]	@ (80008bc <MX_ADC1_Init+0xe0>)
 8000824:	2200      	movs	r2, #0
 8000826:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000828:	4b24      	ldr	r3, [pc, #144]	@ (80008bc <MX_ADC1_Init+0xe0>)
 800082a:	2200      	movs	r2, #0
 800082c:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 800082e:	4b23      	ldr	r3, [pc, #140]	@ (80008bc <MX_ADC1_Init+0xe0>)
 8000830:	2201      	movs	r2, #1
 8000832:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000834:	4b21      	ldr	r3, [pc, #132]	@ (80008bc <MX_ADC1_Init+0xe0>)
 8000836:	2200      	movs	r2, #0
 8000838:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800083c:	4b1f      	ldr	r3, [pc, #124]	@ (80008bc <MX_ADC1_Init+0xe0>)
 800083e:	2200      	movs	r2, #0
 8000840:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000842:	4b1e      	ldr	r3, [pc, #120]	@ (80008bc <MX_ADC1_Init+0xe0>)
 8000844:	2200      	movs	r2, #0
 8000846:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000848:	4b1c      	ldr	r3, [pc, #112]	@ (80008bc <MX_ADC1_Init+0xe0>)
 800084a:	2200      	movs	r2, #0
 800084c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000850:	4b1a      	ldr	r3, [pc, #104]	@ (80008bc <MX_ADC1_Init+0xe0>)
 8000852:	2200      	movs	r2, #0
 8000854:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8000856:	4b19      	ldr	r3, [pc, #100]	@ (80008bc <MX_ADC1_Init+0xe0>)
 8000858:	2200      	movs	r2, #0
 800085a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800085e:	4817      	ldr	r0, [pc, #92]	@ (80008bc <MX_ADC1_Init+0xe0>)
 8000860:	f001 ff58 	bl	8002714 <HAL_ADC_Init>
 8000864:	4603      	mov	r3, r0
 8000866:	2b00      	cmp	r3, #0
 8000868:	d001      	beq.n	800086e <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 800086a:	f000 fdbf 	bl	80013ec <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 800086e:	2300      	movs	r3, #0
 8000870:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000872:	f107 031c 	add.w	r3, r7, #28
 8000876:	4619      	mov	r1, r3
 8000878:	4810      	ldr	r0, [pc, #64]	@ (80008bc <MX_ADC1_Init+0xe0>)
 800087a:	f002 fcd1 	bl	8003220 <HAL_ADCEx_MultiModeConfigChannel>
 800087e:	4603      	mov	r3, r0
 8000880:	2b00      	cmp	r3, #0
 8000882:	d001      	beq.n	8000888 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8000884:	f000 fdb2 	bl	80013ec <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8000888:	4b0e      	ldr	r3, [pc, #56]	@ (80008c4 <MX_ADC1_Init+0xe8>)
 800088a:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800088c:	2306      	movs	r3, #6
 800088e:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000890:	2300      	movs	r3, #0
 8000892:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000894:	237f      	movs	r3, #127	@ 0x7f
 8000896:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000898:	2304      	movs	r3, #4
 800089a:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 800089c:	2300      	movs	r3, #0
 800089e:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80008a0:	1d3b      	adds	r3, r7, #4
 80008a2:	4619      	mov	r1, r3
 80008a4:	4805      	ldr	r0, [pc, #20]	@ (80008bc <MX_ADC1_Init+0xe0>)
 80008a6:	f002 f889 	bl	80029bc <HAL_ADC_ConfigChannel>
 80008aa:	4603      	mov	r3, r0
 80008ac:	2b00      	cmp	r3, #0
 80008ae:	d001      	beq.n	80008b4 <MX_ADC1_Init+0xd8>
  {
    Error_Handler();
 80008b0:	f000 fd9c 	bl	80013ec <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80008b4:	bf00      	nop
 80008b6:	3728      	adds	r7, #40	@ 0x28
 80008b8:	46bd      	mov	sp, r7
 80008ba:	bd80      	pop	{r7, pc}
 80008bc:	20000184 	.word	0x20000184
 80008c0:	50040000 	.word	0x50040000
 80008c4:	10c00010 	.word	0x10c00010

080008c8 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 80008c8:	b580      	push	{r7, lr}
 80008ca:	b086      	sub	sp, #24
 80008cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80008ce:	463b      	mov	r3, r7
 80008d0:	2200      	movs	r2, #0
 80008d2:	601a      	str	r2, [r3, #0]
 80008d4:	605a      	str	r2, [r3, #4]
 80008d6:	609a      	str	r2, [r3, #8]
 80008d8:	60da      	str	r2, [r3, #12]
 80008da:	611a      	str	r2, [r3, #16]
 80008dc:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 80008de:	4b29      	ldr	r3, [pc, #164]	@ (8000984 <MX_ADC2_Init+0xbc>)
 80008e0:	4a29      	ldr	r2, [pc, #164]	@ (8000988 <MX_ADC2_Init+0xc0>)
 80008e2:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80008e4:	4b27      	ldr	r3, [pc, #156]	@ (8000984 <MX_ADC2_Init+0xbc>)
 80008e6:	2200      	movs	r2, #0
 80008e8:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 80008ea:	4b26      	ldr	r3, [pc, #152]	@ (8000984 <MX_ADC2_Init+0xbc>)
 80008ec:	2200      	movs	r2, #0
 80008ee:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80008f0:	4b24      	ldr	r3, [pc, #144]	@ (8000984 <MX_ADC2_Init+0xbc>)
 80008f2:	2200      	movs	r2, #0
 80008f4:	60da      	str	r2, [r3, #12]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80008f6:	4b23      	ldr	r3, [pc, #140]	@ (8000984 <MX_ADC2_Init+0xbc>)
 80008f8:	2200      	movs	r2, #0
 80008fa:	611a      	str	r2, [r3, #16]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80008fc:	4b21      	ldr	r3, [pc, #132]	@ (8000984 <MX_ADC2_Init+0xbc>)
 80008fe:	2204      	movs	r2, #4
 8000900:	615a      	str	r2, [r3, #20]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8000902:	4b20      	ldr	r3, [pc, #128]	@ (8000984 <MX_ADC2_Init+0xbc>)
 8000904:	2200      	movs	r2, #0
 8000906:	761a      	strb	r2, [r3, #24]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8000908:	4b1e      	ldr	r3, [pc, #120]	@ (8000984 <MX_ADC2_Init+0xbc>)
 800090a:	2200      	movs	r2, #0
 800090c:	765a      	strb	r2, [r3, #25]
  hadc2.Init.NbrOfConversion = 1;
 800090e:	4b1d      	ldr	r3, [pc, #116]	@ (8000984 <MX_ADC2_Init+0xbc>)
 8000910:	2201      	movs	r2, #1
 8000912:	61da      	str	r2, [r3, #28]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8000914:	4b1b      	ldr	r3, [pc, #108]	@ (8000984 <MX_ADC2_Init+0xbc>)
 8000916:	2200      	movs	r2, #0
 8000918:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800091c:	4b19      	ldr	r3, [pc, #100]	@ (8000984 <MX_ADC2_Init+0xbc>)
 800091e:	2200      	movs	r2, #0
 8000920:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000922:	4b18      	ldr	r3, [pc, #96]	@ (8000984 <MX_ADC2_Init+0xbc>)
 8000924:	2200      	movs	r2, #0
 8000926:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8000928:	4b16      	ldr	r3, [pc, #88]	@ (8000984 <MX_ADC2_Init+0xbc>)
 800092a:	2200      	movs	r2, #0
 800092c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000930:	4b14      	ldr	r3, [pc, #80]	@ (8000984 <MX_ADC2_Init+0xbc>)
 8000932:	2200      	movs	r2, #0
 8000934:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc2.Init.OversamplingMode = DISABLE;
 8000936:	4b13      	ldr	r3, [pc, #76]	@ (8000984 <MX_ADC2_Init+0xbc>)
 8000938:	2200      	movs	r2, #0
 800093a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 800093e:	4811      	ldr	r0, [pc, #68]	@ (8000984 <MX_ADC2_Init+0xbc>)
 8000940:	f001 fee8 	bl	8002714 <HAL_ADC_Init>
 8000944:	4603      	mov	r3, r0
 8000946:	2b00      	cmp	r3, #0
 8000948:	d001      	beq.n	800094e <MX_ADC2_Init+0x86>
  {
    Error_Handler();
 800094a:	f000 fd4f 	bl	80013ec <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 800094e:	4b0f      	ldr	r3, [pc, #60]	@ (800098c <MX_ADC2_Init+0xc4>)
 8000950:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000952:	2306      	movs	r3, #6
 8000954:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000956:	2300      	movs	r3, #0
 8000958:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800095a:	237f      	movs	r3, #127	@ 0x7f
 800095c:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800095e:	2304      	movs	r3, #4
 8000960:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000962:	2300      	movs	r3, #0
 8000964:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000966:	463b      	mov	r3, r7
 8000968:	4619      	mov	r1, r3
 800096a:	4806      	ldr	r0, [pc, #24]	@ (8000984 <MX_ADC2_Init+0xbc>)
 800096c:	f002 f826 	bl	80029bc <HAL_ADC_ConfigChannel>
 8000970:	4603      	mov	r3, r0
 8000972:	2b00      	cmp	r3, #0
 8000974:	d001      	beq.n	800097a <MX_ADC2_Init+0xb2>
  {
    Error_Handler();
 8000976:	f000 fd39 	bl	80013ec <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 800097a:	bf00      	nop
 800097c:	3718      	adds	r7, #24
 800097e:	46bd      	mov	sp, r7
 8000980:	bd80      	pop	{r7, pc}
 8000982:	bf00      	nop
 8000984:	200001ec 	.word	0x200001ec
 8000988:	50040100 	.word	0x50040100
 800098c:	25b00200 	.word	0x25b00200

08000990 <MX_ADC3_Init>:
  * @brief ADC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC3_Init(void)
{
 8000990:	b580      	push	{r7, lr}
 8000992:	b086      	sub	sp, #24
 8000994:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000996:	463b      	mov	r3, r7
 8000998:	2200      	movs	r2, #0
 800099a:	601a      	str	r2, [r3, #0]
 800099c:	605a      	str	r2, [r3, #4]
 800099e:	609a      	str	r2, [r3, #8]
 80009a0:	60da      	str	r2, [r3, #12]
 80009a2:	611a      	str	r2, [r3, #16]
 80009a4:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC3_Init 1 */

  /** Common config
  */
  hadc3.Instance = ADC3;
 80009a6:	4b29      	ldr	r3, [pc, #164]	@ (8000a4c <MX_ADC3_Init+0xbc>)
 80009a8:	4a29      	ldr	r2, [pc, #164]	@ (8000a50 <MX_ADC3_Init+0xc0>)
 80009aa:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80009ac:	4b27      	ldr	r3, [pc, #156]	@ (8000a4c <MX_ADC3_Init+0xbc>)
 80009ae:	2200      	movs	r2, #0
 80009b0:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 80009b2:	4b26      	ldr	r3, [pc, #152]	@ (8000a4c <MX_ADC3_Init+0xbc>)
 80009b4:	2200      	movs	r2, #0
 80009b6:	609a      	str	r2, [r3, #8]
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80009b8:	4b24      	ldr	r3, [pc, #144]	@ (8000a4c <MX_ADC3_Init+0xbc>)
 80009ba:	2200      	movs	r2, #0
 80009bc:	60da      	str	r2, [r3, #12]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80009be:	4b23      	ldr	r3, [pc, #140]	@ (8000a4c <MX_ADC3_Init+0xbc>)
 80009c0:	2200      	movs	r2, #0
 80009c2:	611a      	str	r2, [r3, #16]
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80009c4:	4b21      	ldr	r3, [pc, #132]	@ (8000a4c <MX_ADC3_Init+0xbc>)
 80009c6:	2204      	movs	r2, #4
 80009c8:	615a      	str	r2, [r3, #20]
  hadc3.Init.LowPowerAutoWait = DISABLE;
 80009ca:	4b20      	ldr	r3, [pc, #128]	@ (8000a4c <MX_ADC3_Init+0xbc>)
 80009cc:	2200      	movs	r2, #0
 80009ce:	761a      	strb	r2, [r3, #24]
  hadc3.Init.ContinuousConvMode = DISABLE;
 80009d0:	4b1e      	ldr	r3, [pc, #120]	@ (8000a4c <MX_ADC3_Init+0xbc>)
 80009d2:	2200      	movs	r2, #0
 80009d4:	765a      	strb	r2, [r3, #25]
  hadc3.Init.NbrOfConversion = 1;
 80009d6:	4b1d      	ldr	r3, [pc, #116]	@ (8000a4c <MX_ADC3_Init+0xbc>)
 80009d8:	2201      	movs	r2, #1
 80009da:	61da      	str	r2, [r3, #28]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 80009dc:	4b1b      	ldr	r3, [pc, #108]	@ (8000a4c <MX_ADC3_Init+0xbc>)
 80009de:	2200      	movs	r2, #0
 80009e0:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80009e4:	4b19      	ldr	r3, [pc, #100]	@ (8000a4c <MX_ADC3_Init+0xbc>)
 80009e6:	2200      	movs	r2, #0
 80009e8:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80009ea:	4b18      	ldr	r3, [pc, #96]	@ (8000a4c <MX_ADC3_Init+0xbc>)
 80009ec:	2200      	movs	r2, #0
 80009ee:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc3.Init.DMAContinuousRequests = DISABLE;
 80009f0:	4b16      	ldr	r3, [pc, #88]	@ (8000a4c <MX_ADC3_Init+0xbc>)
 80009f2:	2200      	movs	r2, #0
 80009f4:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc3.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80009f8:	4b14      	ldr	r3, [pc, #80]	@ (8000a4c <MX_ADC3_Init+0xbc>)
 80009fa:	2200      	movs	r2, #0
 80009fc:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc3.Init.OversamplingMode = DISABLE;
 80009fe:	4b13      	ldr	r3, [pc, #76]	@ (8000a4c <MX_ADC3_Init+0xbc>)
 8000a00:	2200      	movs	r2, #0
 8000a02:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8000a06:	4811      	ldr	r0, [pc, #68]	@ (8000a4c <MX_ADC3_Init+0xbc>)
 8000a08:	f001 fe84 	bl	8002714 <HAL_ADC_Init>
 8000a0c:	4603      	mov	r3, r0
 8000a0e:	2b00      	cmp	r3, #0
 8000a10:	d001      	beq.n	8000a16 <MX_ADC3_Init+0x86>
  {
    Error_Handler();
 8000a12:	f000 fceb 	bl	80013ec <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_13;
 8000a16:	4b0f      	ldr	r3, [pc, #60]	@ (8000a54 <MX_ADC3_Init+0xc4>)
 8000a18:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000a1a:	2306      	movs	r3, #6
 8000a1c:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000a1e:	2300      	movs	r3, #0
 8000a20:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000a22:	237f      	movs	r3, #127	@ 0x7f
 8000a24:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000a26:	2304      	movs	r3, #4
 8000a28:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000a2a:	2300      	movs	r3, #0
 8000a2c:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8000a2e:	463b      	mov	r3, r7
 8000a30:	4619      	mov	r1, r3
 8000a32:	4806      	ldr	r0, [pc, #24]	@ (8000a4c <MX_ADC3_Init+0xbc>)
 8000a34:	f001 ffc2 	bl	80029bc <HAL_ADC_ConfigChannel>
 8000a38:	4603      	mov	r3, r0
 8000a3a:	2b00      	cmp	r3, #0
 8000a3c:	d001      	beq.n	8000a42 <MX_ADC3_Init+0xb2>
  {
    Error_Handler();
 8000a3e:	f000 fcd5 	bl	80013ec <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 8000a42:	bf00      	nop
 8000a44:	3718      	adds	r7, #24
 8000a46:	46bd      	mov	sp, r7
 8000a48:	bd80      	pop	{r7, pc}
 8000a4a:	bf00      	nop
 8000a4c:	20000254 	.word	0x20000254
 8000a50:	50040200 	.word	0x50040200
 8000a54:	36902000 	.word	0x36902000

08000a58 <MX_DCMI_Init>:
  * @brief DCMI Initialization Function
  * @param None
  * @retval None
  */
static void MX_DCMI_Init(void)
{
 8000a58:	b580      	push	{r7, lr}
 8000a5a:	af00      	add	r7, sp, #0
  /* USER CODE END DCMI_Init 0 */

  /* USER CODE BEGIN DCMI_Init 1 */

  /* USER CODE END DCMI_Init 1 */
  hdcmi.Instance = DCMI;
 8000a5c:	4b16      	ldr	r3, [pc, #88]	@ (8000ab8 <MX_DCMI_Init+0x60>)
 8000a5e:	4a17      	ldr	r2, [pc, #92]	@ (8000abc <MX_DCMI_Init+0x64>)
 8000a60:	601a      	str	r2, [r3, #0]
  hdcmi.Init.SynchroMode = DCMI_SYNCHRO_HARDWARE;
 8000a62:	4b15      	ldr	r3, [pc, #84]	@ (8000ab8 <MX_DCMI_Init+0x60>)
 8000a64:	2200      	movs	r2, #0
 8000a66:	605a      	str	r2, [r3, #4]
  hdcmi.Init.PCKPolarity = DCMI_PCKPOLARITY_FALLING;
 8000a68:	4b13      	ldr	r3, [pc, #76]	@ (8000ab8 <MX_DCMI_Init+0x60>)
 8000a6a:	2200      	movs	r2, #0
 8000a6c:	609a      	str	r2, [r3, #8]
  hdcmi.Init.VSPolarity = DCMI_VSPOLARITY_LOW;
 8000a6e:	4b12      	ldr	r3, [pc, #72]	@ (8000ab8 <MX_DCMI_Init+0x60>)
 8000a70:	2200      	movs	r2, #0
 8000a72:	60da      	str	r2, [r3, #12]
  hdcmi.Init.HSPolarity = DCMI_HSPOLARITY_LOW;
 8000a74:	4b10      	ldr	r3, [pc, #64]	@ (8000ab8 <MX_DCMI_Init+0x60>)
 8000a76:	2200      	movs	r2, #0
 8000a78:	611a      	str	r2, [r3, #16]
  hdcmi.Init.CaptureRate = DCMI_CR_ALL_FRAME;
 8000a7a:	4b0f      	ldr	r3, [pc, #60]	@ (8000ab8 <MX_DCMI_Init+0x60>)
 8000a7c:	2200      	movs	r2, #0
 8000a7e:	615a      	str	r2, [r3, #20]
  hdcmi.Init.ExtendedDataMode = DCMI_EXTEND_DATA_8B;
 8000a80:	4b0d      	ldr	r3, [pc, #52]	@ (8000ab8 <MX_DCMI_Init+0x60>)
 8000a82:	2200      	movs	r2, #0
 8000a84:	619a      	str	r2, [r3, #24]
  hdcmi.Init.JPEGMode = DCMI_JPEG_DISABLE;
 8000a86:	4b0c      	ldr	r3, [pc, #48]	@ (8000ab8 <MX_DCMI_Init+0x60>)
 8000a88:	2200      	movs	r2, #0
 8000a8a:	621a      	str	r2, [r3, #32]
  hdcmi.Init.ByteSelectMode = DCMI_BSM_ALL;
 8000a8c:	4b0a      	ldr	r3, [pc, #40]	@ (8000ab8 <MX_DCMI_Init+0x60>)
 8000a8e:	2200      	movs	r2, #0
 8000a90:	625a      	str	r2, [r3, #36]	@ 0x24
  hdcmi.Init.ByteSelectStart = DCMI_OEBS_ODD;
 8000a92:	4b09      	ldr	r3, [pc, #36]	@ (8000ab8 <MX_DCMI_Init+0x60>)
 8000a94:	2200      	movs	r2, #0
 8000a96:	629a      	str	r2, [r3, #40]	@ 0x28
  hdcmi.Init.LineSelectMode = DCMI_LSM_ALL;
 8000a98:	4b07      	ldr	r3, [pc, #28]	@ (8000ab8 <MX_DCMI_Init+0x60>)
 8000a9a:	2200      	movs	r2, #0
 8000a9c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdcmi.Init.LineSelectStart = DCMI_OELS_ODD;
 8000a9e:	4b06      	ldr	r3, [pc, #24]	@ (8000ab8 <MX_DCMI_Init+0x60>)
 8000aa0:	2200      	movs	r2, #0
 8000aa2:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_DCMI_Init(&hdcmi) != HAL_OK)
 8000aa4:	4804      	ldr	r0, [pc, #16]	@ (8000ab8 <MX_DCMI_Init+0x60>)
 8000aa6:	f002 fd7d 	bl	80035a4 <HAL_DCMI_Init>
 8000aaa:	4603      	mov	r3, r0
 8000aac:	2b00      	cmp	r3, #0
 8000aae:	d001      	beq.n	8000ab4 <MX_DCMI_Init+0x5c>
  {
    Error_Handler();
 8000ab0:	f000 fc9c 	bl	80013ec <Error_Handler>
  }
  /* USER CODE BEGIN DCMI_Init 2 */

  /* USER CODE END DCMI_Init 2 */

}
 8000ab4:	bf00      	nop
 8000ab6:	bd80      	pop	{r7, pc}
 8000ab8:	200002bc 	.word	0x200002bc
 8000abc:	50050000 	.word	0x50050000

08000ac0 <MX_DFSDM1_Init>:
  * @brief DFSDM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DFSDM1_Init(void)
{
 8000ac0:	b580      	push	{r7, lr}
 8000ac2:	af00      	add	r7, sp, #0
  /* USER CODE END DFSDM1_Init 0 */

  /* USER CODE BEGIN DFSDM1_Init 1 */

  /* USER CODE END DFSDM1_Init 1 */
  hdfsdm1_channel1.Instance = DFSDM1_Channel1;
 8000ac4:	4b30      	ldr	r3, [pc, #192]	@ (8000b88 <MX_DFSDM1_Init+0xc8>)
 8000ac6:	4a31      	ldr	r2, [pc, #196]	@ (8000b8c <MX_DFSDM1_Init+0xcc>)
 8000ac8:	601a      	str	r2, [r3, #0]
  hdfsdm1_channel1.Init.OutputClock.Activation = ENABLE;
 8000aca:	4b2f      	ldr	r3, [pc, #188]	@ (8000b88 <MX_DFSDM1_Init+0xc8>)
 8000acc:	2201      	movs	r2, #1
 8000ace:	711a      	strb	r2, [r3, #4]
  hdfsdm1_channel1.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 8000ad0:	4b2d      	ldr	r3, [pc, #180]	@ (8000b88 <MX_DFSDM1_Init+0xc8>)
 8000ad2:	2200      	movs	r2, #0
 8000ad4:	609a      	str	r2, [r3, #8]
  hdfsdm1_channel1.Init.OutputClock.Divider = 2;
 8000ad6:	4b2c      	ldr	r3, [pc, #176]	@ (8000b88 <MX_DFSDM1_Init+0xc8>)
 8000ad8:	2202      	movs	r2, #2
 8000ada:	60da      	str	r2, [r3, #12]
  hdfsdm1_channel1.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 8000adc:	4b2a      	ldr	r3, [pc, #168]	@ (8000b88 <MX_DFSDM1_Init+0xc8>)
 8000ade:	2200      	movs	r2, #0
 8000ae0:	611a      	str	r2, [r3, #16]
  hdfsdm1_channel1.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 8000ae2:	4b29      	ldr	r3, [pc, #164]	@ (8000b88 <MX_DFSDM1_Init+0xc8>)
 8000ae4:	2200      	movs	r2, #0
 8000ae6:	615a      	str	r2, [r3, #20]
  hdfsdm1_channel1.Init.Input.Pins = DFSDM_CHANNEL_SAME_CHANNEL_PINS;
 8000ae8:	4b27      	ldr	r3, [pc, #156]	@ (8000b88 <MX_DFSDM1_Init+0xc8>)
 8000aea:	2200      	movs	r2, #0
 8000aec:	619a      	str	r2, [r3, #24]
  hdfsdm1_channel1.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
 8000aee:	4b26      	ldr	r3, [pc, #152]	@ (8000b88 <MX_DFSDM1_Init+0xc8>)
 8000af0:	2200      	movs	r2, #0
 8000af2:	61da      	str	r2, [r3, #28]
  hdfsdm1_channel1.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_INTERNAL;
 8000af4:	4b24      	ldr	r3, [pc, #144]	@ (8000b88 <MX_DFSDM1_Init+0xc8>)
 8000af6:	2204      	movs	r2, #4
 8000af8:	621a      	str	r2, [r3, #32]
  hdfsdm1_channel1.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 8000afa:	4b23      	ldr	r3, [pc, #140]	@ (8000b88 <MX_DFSDM1_Init+0xc8>)
 8000afc:	2200      	movs	r2, #0
 8000afe:	625a      	str	r2, [r3, #36]	@ 0x24
  hdfsdm1_channel1.Init.Awd.Oversampling = 1;
 8000b00:	4b21      	ldr	r3, [pc, #132]	@ (8000b88 <MX_DFSDM1_Init+0xc8>)
 8000b02:	2201      	movs	r2, #1
 8000b04:	629a      	str	r2, [r3, #40]	@ 0x28
  hdfsdm1_channel1.Init.Offset = 0;
 8000b06:	4b20      	ldr	r3, [pc, #128]	@ (8000b88 <MX_DFSDM1_Init+0xc8>)
 8000b08:	2200      	movs	r2, #0
 8000b0a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdfsdm1_channel1.Init.RightBitShift = 0x00;
 8000b0c:	4b1e      	ldr	r3, [pc, #120]	@ (8000b88 <MX_DFSDM1_Init+0xc8>)
 8000b0e:	2200      	movs	r2, #0
 8000b10:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel1) != HAL_OK)
 8000b12:	481d      	ldr	r0, [pc, #116]	@ (8000b88 <MX_DFSDM1_Init+0xc8>)
 8000b14:	f002 fdcc 	bl	80036b0 <HAL_DFSDM_ChannelInit>
 8000b18:	4603      	mov	r3, r0
 8000b1a:	2b00      	cmp	r3, #0
 8000b1c:	d001      	beq.n	8000b22 <MX_DFSDM1_Init+0x62>
  {
    Error_Handler();
 8000b1e:	f000 fc65 	bl	80013ec <Error_Handler>
  }
  hdfsdm1_channel2.Instance = DFSDM1_Channel2;
 8000b22:	4b1b      	ldr	r3, [pc, #108]	@ (8000b90 <MX_DFSDM1_Init+0xd0>)
 8000b24:	4a1b      	ldr	r2, [pc, #108]	@ (8000b94 <MX_DFSDM1_Init+0xd4>)
 8000b26:	601a      	str	r2, [r3, #0]
  hdfsdm1_channel2.Init.OutputClock.Activation = ENABLE;
 8000b28:	4b19      	ldr	r3, [pc, #100]	@ (8000b90 <MX_DFSDM1_Init+0xd0>)
 8000b2a:	2201      	movs	r2, #1
 8000b2c:	711a      	strb	r2, [r3, #4]
  hdfsdm1_channel2.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 8000b2e:	4b18      	ldr	r3, [pc, #96]	@ (8000b90 <MX_DFSDM1_Init+0xd0>)
 8000b30:	2200      	movs	r2, #0
 8000b32:	609a      	str	r2, [r3, #8]
  hdfsdm1_channel2.Init.OutputClock.Divider = 2;
 8000b34:	4b16      	ldr	r3, [pc, #88]	@ (8000b90 <MX_DFSDM1_Init+0xd0>)
 8000b36:	2202      	movs	r2, #2
 8000b38:	60da      	str	r2, [r3, #12]
  hdfsdm1_channel2.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 8000b3a:	4b15      	ldr	r3, [pc, #84]	@ (8000b90 <MX_DFSDM1_Init+0xd0>)
 8000b3c:	2200      	movs	r2, #0
 8000b3e:	611a      	str	r2, [r3, #16]
  hdfsdm1_channel2.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 8000b40:	4b13      	ldr	r3, [pc, #76]	@ (8000b90 <MX_DFSDM1_Init+0xd0>)
 8000b42:	2200      	movs	r2, #0
 8000b44:	615a      	str	r2, [r3, #20]
  hdfsdm1_channel2.Init.Input.Pins = DFSDM_CHANNEL_FOLLOWING_CHANNEL_PINS;
 8000b46:	4b12      	ldr	r3, [pc, #72]	@ (8000b90 <MX_DFSDM1_Init+0xd0>)
 8000b48:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000b4c:	619a      	str	r2, [r3, #24]
  hdfsdm1_channel2.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
 8000b4e:	4b10      	ldr	r3, [pc, #64]	@ (8000b90 <MX_DFSDM1_Init+0xd0>)
 8000b50:	2200      	movs	r2, #0
 8000b52:	61da      	str	r2, [r3, #28]
  hdfsdm1_channel2.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_INTERNAL;
 8000b54:	4b0e      	ldr	r3, [pc, #56]	@ (8000b90 <MX_DFSDM1_Init+0xd0>)
 8000b56:	2204      	movs	r2, #4
 8000b58:	621a      	str	r2, [r3, #32]
  hdfsdm1_channel2.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 8000b5a:	4b0d      	ldr	r3, [pc, #52]	@ (8000b90 <MX_DFSDM1_Init+0xd0>)
 8000b5c:	2200      	movs	r2, #0
 8000b5e:	625a      	str	r2, [r3, #36]	@ 0x24
  hdfsdm1_channel2.Init.Awd.Oversampling = 1;
 8000b60:	4b0b      	ldr	r3, [pc, #44]	@ (8000b90 <MX_DFSDM1_Init+0xd0>)
 8000b62:	2201      	movs	r2, #1
 8000b64:	629a      	str	r2, [r3, #40]	@ 0x28
  hdfsdm1_channel2.Init.Offset = 0;
 8000b66:	4b0a      	ldr	r3, [pc, #40]	@ (8000b90 <MX_DFSDM1_Init+0xd0>)
 8000b68:	2200      	movs	r2, #0
 8000b6a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdfsdm1_channel2.Init.RightBitShift = 0x00;
 8000b6c:	4b08      	ldr	r3, [pc, #32]	@ (8000b90 <MX_DFSDM1_Init+0xd0>)
 8000b6e:	2200      	movs	r2, #0
 8000b70:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel2) != HAL_OK)
 8000b72:	4807      	ldr	r0, [pc, #28]	@ (8000b90 <MX_DFSDM1_Init+0xd0>)
 8000b74:	f002 fd9c 	bl	80036b0 <HAL_DFSDM_ChannelInit>
 8000b78:	4603      	mov	r3, r0
 8000b7a:	2b00      	cmp	r3, #0
 8000b7c:	d001      	beq.n	8000b82 <MX_DFSDM1_Init+0xc2>
  {
    Error_Handler();
 8000b7e:	f000 fc35 	bl	80013ec <Error_Handler>
  }
  /* USER CODE BEGIN DFSDM1_Init 2 */

  /* USER CODE END DFSDM1_Init 2 */

}
 8000b82:	bf00      	nop
 8000b84:	bd80      	pop	{r7, pc}
 8000b86:	bf00      	nop
 8000b88:	20000320 	.word	0x20000320
 8000b8c:	40016020 	.word	0x40016020
 8000b90:	20000358 	.word	0x20000358
 8000b94:	40016040 	.word	0x40016040

08000b98 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000b98:	b580      	push	{r7, lr}
 8000b9a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000b9c:	4b1b      	ldr	r3, [pc, #108]	@ (8000c0c <MX_I2C1_Init+0x74>)
 8000b9e:	4a1c      	ldr	r2, [pc, #112]	@ (8000c10 <MX_I2C1_Init+0x78>)
 8000ba0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x0040364E;
 8000ba2:	4b1a      	ldr	r3, [pc, #104]	@ (8000c0c <MX_I2C1_Init+0x74>)
 8000ba4:	4a1b      	ldr	r2, [pc, #108]	@ (8000c14 <MX_I2C1_Init+0x7c>)
 8000ba6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000ba8:	4b18      	ldr	r3, [pc, #96]	@ (8000c0c <MX_I2C1_Init+0x74>)
 8000baa:	2200      	movs	r2, #0
 8000bac:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000bae:	4b17      	ldr	r3, [pc, #92]	@ (8000c0c <MX_I2C1_Init+0x74>)
 8000bb0:	2201      	movs	r2, #1
 8000bb2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000bb4:	4b15      	ldr	r3, [pc, #84]	@ (8000c0c <MX_I2C1_Init+0x74>)
 8000bb6:	2200      	movs	r2, #0
 8000bb8:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000bba:	4b14      	ldr	r3, [pc, #80]	@ (8000c0c <MX_I2C1_Init+0x74>)
 8000bbc:	2200      	movs	r2, #0
 8000bbe:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000bc0:	4b12      	ldr	r3, [pc, #72]	@ (8000c0c <MX_I2C1_Init+0x74>)
 8000bc2:	2200      	movs	r2, #0
 8000bc4:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000bc6:	4b11      	ldr	r3, [pc, #68]	@ (8000c0c <MX_I2C1_Init+0x74>)
 8000bc8:	2200      	movs	r2, #0
 8000bca:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000bcc:	4b0f      	ldr	r3, [pc, #60]	@ (8000c0c <MX_I2C1_Init+0x74>)
 8000bce:	2200      	movs	r2, #0
 8000bd0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000bd2:	480e      	ldr	r0, [pc, #56]	@ (8000c0c <MX_I2C1_Init+0x74>)
 8000bd4:	f003 f822 	bl	8003c1c <HAL_I2C_Init>
 8000bd8:	4603      	mov	r3, r0
 8000bda:	2b00      	cmp	r3, #0
 8000bdc:	d001      	beq.n	8000be2 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000bde:	f000 fc05 	bl	80013ec <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000be2:	2100      	movs	r1, #0
 8000be4:	4809      	ldr	r0, [pc, #36]	@ (8000c0c <MX_I2C1_Init+0x74>)
 8000be6:	f003 f8b4 	bl	8003d52 <HAL_I2CEx_ConfigAnalogFilter>
 8000bea:	4603      	mov	r3, r0
 8000bec:	2b00      	cmp	r3, #0
 8000bee:	d001      	beq.n	8000bf4 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000bf0:	f000 fbfc 	bl	80013ec <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000bf4:	2100      	movs	r1, #0
 8000bf6:	4805      	ldr	r0, [pc, #20]	@ (8000c0c <MX_I2C1_Init+0x74>)
 8000bf8:	f003 f8f6 	bl	8003de8 <HAL_I2CEx_ConfigDigitalFilter>
 8000bfc:	4603      	mov	r3, r0
 8000bfe:	2b00      	cmp	r3, #0
 8000c00:	d001      	beq.n	8000c06 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000c02:	f000 fbf3 	bl	80013ec <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000c06:	bf00      	nop
 8000c08:	bd80      	pop	{r7, pc}
 8000c0a:	bf00      	nop
 8000c0c:	20000390 	.word	0x20000390
 8000c10:	40005400 	.word	0x40005400
 8000c14:	0040364e 	.word	0x0040364e

08000c18 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8000c18:	b580      	push	{r7, lr}
 8000c1a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8000c1c:	4b1b      	ldr	r3, [pc, #108]	@ (8000c8c <MX_I2C2_Init+0x74>)
 8000c1e:	4a1c      	ldr	r2, [pc, #112]	@ (8000c90 <MX_I2C2_Init+0x78>)
 8000c20:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x0040364E;
 8000c22:	4b1a      	ldr	r3, [pc, #104]	@ (8000c8c <MX_I2C2_Init+0x74>)
 8000c24:	4a1b      	ldr	r2, [pc, #108]	@ (8000c94 <MX_I2C2_Init+0x7c>)
 8000c26:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8000c28:	4b18      	ldr	r3, [pc, #96]	@ (8000c8c <MX_I2C2_Init+0x74>)
 8000c2a:	2200      	movs	r2, #0
 8000c2c:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000c2e:	4b17      	ldr	r3, [pc, #92]	@ (8000c8c <MX_I2C2_Init+0x74>)
 8000c30:	2201      	movs	r2, #1
 8000c32:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000c34:	4b15      	ldr	r3, [pc, #84]	@ (8000c8c <MX_I2C2_Init+0x74>)
 8000c36:	2200      	movs	r2, #0
 8000c38:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8000c3a:	4b14      	ldr	r3, [pc, #80]	@ (8000c8c <MX_I2C2_Init+0x74>)
 8000c3c:	2200      	movs	r2, #0
 8000c3e:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000c40:	4b12      	ldr	r3, [pc, #72]	@ (8000c8c <MX_I2C2_Init+0x74>)
 8000c42:	2200      	movs	r2, #0
 8000c44:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000c46:	4b11      	ldr	r3, [pc, #68]	@ (8000c8c <MX_I2C2_Init+0x74>)
 8000c48:	2200      	movs	r2, #0
 8000c4a:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000c4c:	4b0f      	ldr	r3, [pc, #60]	@ (8000c8c <MX_I2C2_Init+0x74>)
 8000c4e:	2200      	movs	r2, #0
 8000c50:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000c52:	480e      	ldr	r0, [pc, #56]	@ (8000c8c <MX_I2C2_Init+0x74>)
 8000c54:	f002 ffe2 	bl	8003c1c <HAL_I2C_Init>
 8000c58:	4603      	mov	r3, r0
 8000c5a:	2b00      	cmp	r3, #0
 8000c5c:	d001      	beq.n	8000c62 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8000c5e:	f000 fbc5 	bl	80013ec <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000c62:	2100      	movs	r1, #0
 8000c64:	4809      	ldr	r0, [pc, #36]	@ (8000c8c <MX_I2C2_Init+0x74>)
 8000c66:	f003 f874 	bl	8003d52 <HAL_I2CEx_ConfigAnalogFilter>
 8000c6a:	4603      	mov	r3, r0
 8000c6c:	2b00      	cmp	r3, #0
 8000c6e:	d001      	beq.n	8000c74 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8000c70:	f000 fbbc 	bl	80013ec <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8000c74:	2100      	movs	r1, #0
 8000c76:	4805      	ldr	r0, [pc, #20]	@ (8000c8c <MX_I2C2_Init+0x74>)
 8000c78:	f003 f8b6 	bl	8003de8 <HAL_I2CEx_ConfigDigitalFilter>
 8000c7c:	4603      	mov	r3, r0
 8000c7e:	2b00      	cmp	r3, #0
 8000c80:	d001      	beq.n	8000c86 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8000c82:	f000 fbb3 	bl	80013ec <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8000c86:	bf00      	nop
 8000c88:	bd80      	pop	{r7, pc}
 8000c8a:	bf00      	nop
 8000c8c:	200003e4 	.word	0x200003e4
 8000c90:	40005800 	.word	0x40005800
 8000c94:	0040364e 	.word	0x0040364e

08000c98 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 8000c98:	b580      	push	{r7, lr}
 8000c9a:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8000c9c:	4b12      	ldr	r3, [pc, #72]	@ (8000ce8 <MX_LPUART1_UART_Init+0x50>)
 8000c9e:	4a13      	ldr	r2, [pc, #76]	@ (8000cec <MX_LPUART1_UART_Init+0x54>)
 8000ca0:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 209700;
 8000ca2:	4b11      	ldr	r3, [pc, #68]	@ (8000ce8 <MX_LPUART1_UART_Init+0x50>)
 8000ca4:	4a12      	ldr	r2, [pc, #72]	@ (8000cf0 <MX_LPUART1_UART_Init+0x58>)
 8000ca6:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_7B;
 8000ca8:	4b0f      	ldr	r3, [pc, #60]	@ (8000ce8 <MX_LPUART1_UART_Init+0x50>)
 8000caa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000cae:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8000cb0:	4b0d      	ldr	r3, [pc, #52]	@ (8000ce8 <MX_LPUART1_UART_Init+0x50>)
 8000cb2:	2200      	movs	r2, #0
 8000cb4:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8000cb6:	4b0c      	ldr	r3, [pc, #48]	@ (8000ce8 <MX_LPUART1_UART_Init+0x50>)
 8000cb8:	2200      	movs	r2, #0
 8000cba:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8000cbc:	4b0a      	ldr	r3, [pc, #40]	@ (8000ce8 <MX_LPUART1_UART_Init+0x50>)
 8000cbe:	220c      	movs	r2, #12
 8000cc0:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000cc2:	4b09      	ldr	r3, [pc, #36]	@ (8000ce8 <MX_LPUART1_UART_Init+0x50>)
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000cc8:	4b07      	ldr	r3, [pc, #28]	@ (8000ce8 <MX_LPUART1_UART_Init+0x50>)
 8000cca:	2200      	movs	r2, #0
 8000ccc:	621a      	str	r2, [r3, #32]
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000cce:	4b06      	ldr	r3, [pc, #24]	@ (8000ce8 <MX_LPUART1_UART_Init+0x50>)
 8000cd0:	2200      	movs	r2, #0
 8000cd2:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8000cd4:	4804      	ldr	r0, [pc, #16]	@ (8000ce8 <MX_LPUART1_UART_Init+0x50>)
 8000cd6:	f007 fe18 	bl	800890a <HAL_UART_Init>
 8000cda:	4603      	mov	r3, r0
 8000cdc:	2b00      	cmp	r3, #0
 8000cde:	d001      	beq.n	8000ce4 <MX_LPUART1_UART_Init+0x4c>
  {
    Error_Handler();
 8000ce0:	f000 fb84 	bl	80013ec <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8000ce4:	bf00      	nop
 8000ce6:	bd80      	pop	{r7, pc}
 8000ce8:	20000438 	.word	0x20000438
 8000cec:	40008000 	.word	0x40008000
 8000cf0:	00033324 	.word	0x00033324

08000cf4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000cf4:	b580      	push	{r7, lr}
 8000cf6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000cf8:	4b14      	ldr	r3, [pc, #80]	@ (8000d4c <MX_USART1_UART_Init+0x58>)
 8000cfa:	4a15      	ldr	r2, [pc, #84]	@ (8000d50 <MX_USART1_UART_Init+0x5c>)
 8000cfc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000cfe:	4b13      	ldr	r3, [pc, #76]	@ (8000d4c <MX_USART1_UART_Init+0x58>)
 8000d00:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000d04:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000d06:	4b11      	ldr	r3, [pc, #68]	@ (8000d4c <MX_USART1_UART_Init+0x58>)
 8000d08:	2200      	movs	r2, #0
 8000d0a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000d0c:	4b0f      	ldr	r3, [pc, #60]	@ (8000d4c <MX_USART1_UART_Init+0x58>)
 8000d0e:	2200      	movs	r2, #0
 8000d10:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000d12:	4b0e      	ldr	r3, [pc, #56]	@ (8000d4c <MX_USART1_UART_Init+0x58>)
 8000d14:	2200      	movs	r2, #0
 8000d16:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000d18:	4b0c      	ldr	r3, [pc, #48]	@ (8000d4c <MX_USART1_UART_Init+0x58>)
 8000d1a:	220c      	movs	r2, #12
 8000d1c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000d1e:	4b0b      	ldr	r3, [pc, #44]	@ (8000d4c <MX_USART1_UART_Init+0x58>)
 8000d20:	2200      	movs	r2, #0
 8000d22:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000d24:	4b09      	ldr	r3, [pc, #36]	@ (8000d4c <MX_USART1_UART_Init+0x58>)
 8000d26:	2200      	movs	r2, #0
 8000d28:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000d2a:	4b08      	ldr	r3, [pc, #32]	@ (8000d4c <MX_USART1_UART_Init+0x58>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000d30:	4b06      	ldr	r3, [pc, #24]	@ (8000d4c <MX_USART1_UART_Init+0x58>)
 8000d32:	2200      	movs	r2, #0
 8000d34:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000d36:	4805      	ldr	r0, [pc, #20]	@ (8000d4c <MX_USART1_UART_Init+0x58>)
 8000d38:	f007 fde7 	bl	800890a <HAL_UART_Init>
 8000d3c:	4603      	mov	r3, r0
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	d001      	beq.n	8000d46 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8000d42:	f000 fb53 	bl	80013ec <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000d46:	bf00      	nop
 8000d48:	bd80      	pop	{r7, pc}
 8000d4a:	bf00      	nop
 8000d4c:	200004c0 	.word	0x200004c0
 8000d50:	40013800 	.word	0x40013800

08000d54 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000d54:	b580      	push	{r7, lr}
 8000d56:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000d58:	4b14      	ldr	r3, [pc, #80]	@ (8000dac <MX_USART2_UART_Init+0x58>)
 8000d5a:	4a15      	ldr	r2, [pc, #84]	@ (8000db0 <MX_USART2_UART_Init+0x5c>)
 8000d5c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000d5e:	4b13      	ldr	r3, [pc, #76]	@ (8000dac <MX_USART2_UART_Init+0x58>)
 8000d60:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000d64:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000d66:	4b11      	ldr	r3, [pc, #68]	@ (8000dac <MX_USART2_UART_Init+0x58>)
 8000d68:	2200      	movs	r2, #0
 8000d6a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000d6c:	4b0f      	ldr	r3, [pc, #60]	@ (8000dac <MX_USART2_UART_Init+0x58>)
 8000d6e:	2200      	movs	r2, #0
 8000d70:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000d72:	4b0e      	ldr	r3, [pc, #56]	@ (8000dac <MX_USART2_UART_Init+0x58>)
 8000d74:	2200      	movs	r2, #0
 8000d76:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000d78:	4b0c      	ldr	r3, [pc, #48]	@ (8000dac <MX_USART2_UART_Init+0x58>)
 8000d7a:	220c      	movs	r2, #12
 8000d7c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000d7e:	4b0b      	ldr	r3, [pc, #44]	@ (8000dac <MX_USART2_UART_Init+0x58>)
 8000d80:	2200      	movs	r2, #0
 8000d82:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000d84:	4b09      	ldr	r3, [pc, #36]	@ (8000dac <MX_USART2_UART_Init+0x58>)
 8000d86:	2200      	movs	r2, #0
 8000d88:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000d8a:	4b08      	ldr	r3, [pc, #32]	@ (8000dac <MX_USART2_UART_Init+0x58>)
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000d90:	4b06      	ldr	r3, [pc, #24]	@ (8000dac <MX_USART2_UART_Init+0x58>)
 8000d92:	2200      	movs	r2, #0
 8000d94:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000d96:	4805      	ldr	r0, [pc, #20]	@ (8000dac <MX_USART2_UART_Init+0x58>)
 8000d98:	f007 fdb7 	bl	800890a <HAL_UART_Init>
 8000d9c:	4603      	mov	r3, r0
 8000d9e:	2b00      	cmp	r3, #0
 8000da0:	d001      	beq.n	8000da6 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000da2:	f000 fb23 	bl	80013ec <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000da6:	bf00      	nop
 8000da8:	bd80      	pop	{r7, pc}
 8000daa:	bf00      	nop
 8000dac:	20000548 	.word	0x20000548
 8000db0:	40004400 	.word	0x40004400

08000db4 <MX_QUADSPI_Init>:
  * @brief QUADSPI Initialization Function
  * @param None
  * @retval None
  */
static void MX_QUADSPI_Init(void)
{
 8000db4:	b580      	push	{r7, lr}
 8000db6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  /* QUADSPI parameter configuration*/
  hqspi.Instance = QUADSPI;
 8000db8:	4b12      	ldr	r3, [pc, #72]	@ (8000e04 <MX_QUADSPI_Init+0x50>)
 8000dba:	4a13      	ldr	r2, [pc, #76]	@ (8000e08 <MX_QUADSPI_Init+0x54>)
 8000dbc:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 2;
 8000dbe:	4b11      	ldr	r3, [pc, #68]	@ (8000e04 <MX_QUADSPI_Init+0x50>)
 8000dc0:	2202      	movs	r2, #2
 8000dc2:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 4;
 8000dc4:	4b0f      	ldr	r3, [pc, #60]	@ (8000e04 <MX_QUADSPI_Init+0x50>)
 8000dc6:	2204      	movs	r2, #4
 8000dc8:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
 8000dca:	4b0e      	ldr	r3, [pc, #56]	@ (8000e04 <MX_QUADSPI_Init+0x50>)
 8000dcc:	2210      	movs	r2, #16
 8000dce:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 23;
 8000dd0:	4b0c      	ldr	r3, [pc, #48]	@ (8000e04 <MX_QUADSPI_Init+0x50>)
 8000dd2:	2217      	movs	r2, #23
 8000dd4:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 8000dd6:	4b0b      	ldr	r3, [pc, #44]	@ (8000e04 <MX_QUADSPI_Init+0x50>)
 8000dd8:	2200      	movs	r2, #0
 8000dda:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 8000ddc:	4b09      	ldr	r3, [pc, #36]	@ (8000e04 <MX_QUADSPI_Init+0x50>)
 8000dde:	2200      	movs	r2, #0
 8000de0:	619a      	str	r2, [r3, #24]
  hqspi.Init.FlashID = QSPI_FLASH_ID_1;
 8000de2:	4b08      	ldr	r3, [pc, #32]	@ (8000e04 <MX_QUADSPI_Init+0x50>)
 8000de4:	2200      	movs	r2, #0
 8000de6:	61da      	str	r2, [r3, #28]
  hqspi.Init.DualFlash = QSPI_DUALFLASH_DISABLE;
 8000de8:	4b06      	ldr	r3, [pc, #24]	@ (8000e04 <MX_QUADSPI_Init+0x50>)
 8000dea:	2200      	movs	r2, #0
 8000dec:	621a      	str	r2, [r3, #32]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 8000dee:	4805      	ldr	r0, [pc, #20]	@ (8000e04 <MX_QUADSPI_Init+0x50>)
 8000df0:	f004 fa70 	bl	80052d4 <HAL_QSPI_Init>
 8000df4:	4603      	mov	r3, r0
 8000df6:	2b00      	cmp	r3, #0
 8000df8:	d001      	beq.n	8000dfe <MX_QUADSPI_Init+0x4a>
  {
    Error_Handler();
 8000dfa:	f000 faf7 	bl	80013ec <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 8000dfe:	bf00      	nop
 8000e00:	bd80      	pop	{r7, pc}
 8000e02:	bf00      	nop
 8000e04:	200005d0 	.word	0x200005d0
 8000e08:	a0001000 	.word	0xa0001000

08000e0c <MX_SAI1_Init>:
  * @brief SAI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SAI1_Init(void)
{
 8000e0c:	b580      	push	{r7, lr}
 8000e0e:	af00      	add	r7, sp, #0
  /* USER CODE END SAI1_Init 0 */

  /* USER CODE BEGIN SAI1_Init 1 */

  /* USER CODE END SAI1_Init 1 */
  hsai_BlockA1.Instance = SAI1_Block_A;
 8000e10:	4b4d      	ldr	r3, [pc, #308]	@ (8000f48 <MX_SAI1_Init+0x13c>)
 8000e12:	4a4e      	ldr	r2, [pc, #312]	@ (8000f4c <MX_SAI1_Init+0x140>)
 8000e14:	601a      	str	r2, [r3, #0]
  hsai_BlockA1.Init.Protocol = SAI_FREE_PROTOCOL;
 8000e16:	4b4c      	ldr	r3, [pc, #304]	@ (8000f48 <MX_SAI1_Init+0x13c>)
 8000e18:	2200      	movs	r2, #0
 8000e1a:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai_BlockA1.Init.AudioMode = SAI_MODEMASTER_TX;
 8000e1c:	4b4a      	ldr	r3, [pc, #296]	@ (8000f48 <MX_SAI1_Init+0x13c>)
 8000e1e:	2200      	movs	r2, #0
 8000e20:	605a      	str	r2, [r3, #4]
  hsai_BlockA1.Init.DataSize = SAI_DATASIZE_8;
 8000e22:	4b49      	ldr	r3, [pc, #292]	@ (8000f48 <MX_SAI1_Init+0x13c>)
 8000e24:	2240      	movs	r2, #64	@ 0x40
 8000e26:	635a      	str	r2, [r3, #52]	@ 0x34
  hsai_BlockA1.Init.FirstBit = SAI_FIRSTBIT_MSB;
 8000e28:	4b47      	ldr	r3, [pc, #284]	@ (8000f48 <MX_SAI1_Init+0x13c>)
 8000e2a:	2200      	movs	r2, #0
 8000e2c:	639a      	str	r2, [r3, #56]	@ 0x38
  hsai_BlockA1.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 8000e2e:	4b46      	ldr	r3, [pc, #280]	@ (8000f48 <MX_SAI1_Init+0x13c>)
 8000e30:	2200      	movs	r2, #0
 8000e32:	63da      	str	r2, [r3, #60]	@ 0x3c
  hsai_BlockA1.Init.Synchro = SAI_ASYNCHRONOUS;
 8000e34:	4b44      	ldr	r3, [pc, #272]	@ (8000f48 <MX_SAI1_Init+0x13c>)
 8000e36:	2200      	movs	r2, #0
 8000e38:	609a      	str	r2, [r3, #8]
  hsai_BlockA1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8000e3a:	4b43      	ldr	r3, [pc, #268]	@ (8000f48 <MX_SAI1_Init+0x13c>)
 8000e3c:	2200      	movs	r2, #0
 8000e3e:	611a      	str	r2, [r3, #16]
  hsai_BlockA1.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 8000e40:	4b41      	ldr	r3, [pc, #260]	@ (8000f48 <MX_SAI1_Init+0x13c>)
 8000e42:	2200      	movs	r2, #0
 8000e44:	615a      	str	r2, [r3, #20]
  hsai_BlockA1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8000e46:	4b40      	ldr	r3, [pc, #256]	@ (8000f48 <MX_SAI1_Init+0x13c>)
 8000e48:	2200      	movs	r2, #0
 8000e4a:	619a      	str	r2, [r3, #24]
  hsai_BlockA1.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_192K;
 8000e4c:	4b3e      	ldr	r3, [pc, #248]	@ (8000f48 <MX_SAI1_Init+0x13c>)
 8000e4e:	4a40      	ldr	r2, [pc, #256]	@ (8000f50 <MX_SAI1_Init+0x144>)
 8000e50:	61da      	str	r2, [r3, #28]
  hsai_BlockA1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8000e52:	4b3d      	ldr	r3, [pc, #244]	@ (8000f48 <MX_SAI1_Init+0x13c>)
 8000e54:	2200      	movs	r2, #0
 8000e56:	60da      	str	r2, [r3, #12]
  hsai_BlockA1.Init.MonoStereoMode = SAI_STEREOMODE;
 8000e58:	4b3b      	ldr	r3, [pc, #236]	@ (8000f48 <MX_SAI1_Init+0x13c>)
 8000e5a:	2200      	movs	r2, #0
 8000e5c:	625a      	str	r2, [r3, #36]	@ 0x24
  hsai_BlockA1.Init.CompandingMode = SAI_NOCOMPANDING;
 8000e5e:	4b3a      	ldr	r3, [pc, #232]	@ (8000f48 <MX_SAI1_Init+0x13c>)
 8000e60:	2200      	movs	r2, #0
 8000e62:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockA1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8000e64:	4b38      	ldr	r3, [pc, #224]	@ (8000f48 <MX_SAI1_Init+0x13c>)
 8000e66:	2200      	movs	r2, #0
 8000e68:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsai_BlockA1.FrameInit.FrameLength = 8;
 8000e6a:	4b37      	ldr	r3, [pc, #220]	@ (8000f48 <MX_SAI1_Init+0x13c>)
 8000e6c:	2208      	movs	r2, #8
 8000e6e:	641a      	str	r2, [r3, #64]	@ 0x40
  hsai_BlockA1.FrameInit.ActiveFrameLength = 1;
 8000e70:	4b35      	ldr	r3, [pc, #212]	@ (8000f48 <MX_SAI1_Init+0x13c>)
 8000e72:	2201      	movs	r2, #1
 8000e74:	645a      	str	r2, [r3, #68]	@ 0x44
  hsai_BlockA1.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 8000e76:	4b34      	ldr	r3, [pc, #208]	@ (8000f48 <MX_SAI1_Init+0x13c>)
 8000e78:	2200      	movs	r2, #0
 8000e7a:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai_BlockA1.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8000e7c:	4b32      	ldr	r3, [pc, #200]	@ (8000f48 <MX_SAI1_Init+0x13c>)
 8000e7e:	2200      	movs	r2, #0
 8000e80:	64da      	str	r2, [r3, #76]	@ 0x4c
  hsai_BlockA1.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 8000e82:	4b31      	ldr	r3, [pc, #196]	@ (8000f48 <MX_SAI1_Init+0x13c>)
 8000e84:	2200      	movs	r2, #0
 8000e86:	651a      	str	r2, [r3, #80]	@ 0x50
  hsai_BlockA1.SlotInit.FirstBitOffset = 0;
 8000e88:	4b2f      	ldr	r3, [pc, #188]	@ (8000f48 <MX_SAI1_Init+0x13c>)
 8000e8a:	2200      	movs	r2, #0
 8000e8c:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai_BlockA1.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 8000e8e:	4b2e      	ldr	r3, [pc, #184]	@ (8000f48 <MX_SAI1_Init+0x13c>)
 8000e90:	2200      	movs	r2, #0
 8000e92:	659a      	str	r2, [r3, #88]	@ 0x58
  hsai_BlockA1.SlotInit.SlotNumber = 1;
 8000e94:	4b2c      	ldr	r3, [pc, #176]	@ (8000f48 <MX_SAI1_Init+0x13c>)
 8000e96:	2201      	movs	r2, #1
 8000e98:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai_BlockA1.SlotInit.SlotActive = 0x00000000;
 8000e9a:	4b2b      	ldr	r3, [pc, #172]	@ (8000f48 <MX_SAI1_Init+0x13c>)
 8000e9c:	2200      	movs	r2, #0
 8000e9e:	661a      	str	r2, [r3, #96]	@ 0x60
  if (HAL_SAI_Init(&hsai_BlockA1) != HAL_OK)
 8000ea0:	4829      	ldr	r0, [pc, #164]	@ (8000f48 <MX_SAI1_Init+0x13c>)
 8000ea2:	f006 fcab 	bl	80077fc <HAL_SAI_Init>
 8000ea6:	4603      	mov	r3, r0
 8000ea8:	2b00      	cmp	r3, #0
 8000eaa:	d001      	beq.n	8000eb0 <MX_SAI1_Init+0xa4>
  {
    Error_Handler();
 8000eac:	f000 fa9e 	bl	80013ec <Error_Handler>
  }
  hsai_BlockB1.Instance = SAI1_Block_B;
 8000eb0:	4b28      	ldr	r3, [pc, #160]	@ (8000f54 <MX_SAI1_Init+0x148>)
 8000eb2:	4a29      	ldr	r2, [pc, #164]	@ (8000f58 <MX_SAI1_Init+0x14c>)
 8000eb4:	601a      	str	r2, [r3, #0]
  hsai_BlockB1.Init.Protocol = SAI_FREE_PROTOCOL;
 8000eb6:	4b27      	ldr	r3, [pc, #156]	@ (8000f54 <MX_SAI1_Init+0x148>)
 8000eb8:	2200      	movs	r2, #0
 8000eba:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai_BlockB1.Init.AudioMode = SAI_MODESLAVE_RX;
 8000ebc:	4b25      	ldr	r3, [pc, #148]	@ (8000f54 <MX_SAI1_Init+0x148>)
 8000ebe:	2203      	movs	r2, #3
 8000ec0:	605a      	str	r2, [r3, #4]
  hsai_BlockB1.Init.DataSize = SAI_DATASIZE_8;
 8000ec2:	4b24      	ldr	r3, [pc, #144]	@ (8000f54 <MX_SAI1_Init+0x148>)
 8000ec4:	2240      	movs	r2, #64	@ 0x40
 8000ec6:	635a      	str	r2, [r3, #52]	@ 0x34
  hsai_BlockB1.Init.FirstBit = SAI_FIRSTBIT_MSB;
 8000ec8:	4b22      	ldr	r3, [pc, #136]	@ (8000f54 <MX_SAI1_Init+0x148>)
 8000eca:	2200      	movs	r2, #0
 8000ecc:	639a      	str	r2, [r3, #56]	@ 0x38
  hsai_BlockB1.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 8000ece:	4b21      	ldr	r3, [pc, #132]	@ (8000f54 <MX_SAI1_Init+0x148>)
 8000ed0:	2200      	movs	r2, #0
 8000ed2:	63da      	str	r2, [r3, #60]	@ 0x3c
  hsai_BlockB1.Init.Synchro = SAI_SYNCHRONOUS;
 8000ed4:	4b1f      	ldr	r3, [pc, #124]	@ (8000f54 <MX_SAI1_Init+0x148>)
 8000ed6:	2201      	movs	r2, #1
 8000ed8:	609a      	str	r2, [r3, #8]
  hsai_BlockB1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8000eda:	4b1e      	ldr	r3, [pc, #120]	@ (8000f54 <MX_SAI1_Init+0x148>)
 8000edc:	2200      	movs	r2, #0
 8000ede:	611a      	str	r2, [r3, #16]
  hsai_BlockB1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8000ee0:	4b1c      	ldr	r3, [pc, #112]	@ (8000f54 <MX_SAI1_Init+0x148>)
 8000ee2:	2200      	movs	r2, #0
 8000ee4:	619a      	str	r2, [r3, #24]
  hsai_BlockB1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8000ee6:	4b1b      	ldr	r3, [pc, #108]	@ (8000f54 <MX_SAI1_Init+0x148>)
 8000ee8:	2200      	movs	r2, #0
 8000eea:	60da      	str	r2, [r3, #12]
  hsai_BlockB1.Init.MonoStereoMode = SAI_STEREOMODE;
 8000eec:	4b19      	ldr	r3, [pc, #100]	@ (8000f54 <MX_SAI1_Init+0x148>)
 8000eee:	2200      	movs	r2, #0
 8000ef0:	625a      	str	r2, [r3, #36]	@ 0x24
  hsai_BlockB1.Init.CompandingMode = SAI_NOCOMPANDING;
 8000ef2:	4b18      	ldr	r3, [pc, #96]	@ (8000f54 <MX_SAI1_Init+0x148>)
 8000ef4:	2200      	movs	r2, #0
 8000ef6:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockB1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8000ef8:	4b16      	ldr	r3, [pc, #88]	@ (8000f54 <MX_SAI1_Init+0x148>)
 8000efa:	2200      	movs	r2, #0
 8000efc:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsai_BlockB1.FrameInit.FrameLength = 8;
 8000efe:	4b15      	ldr	r3, [pc, #84]	@ (8000f54 <MX_SAI1_Init+0x148>)
 8000f00:	2208      	movs	r2, #8
 8000f02:	641a      	str	r2, [r3, #64]	@ 0x40
  hsai_BlockB1.FrameInit.ActiveFrameLength = 1;
 8000f04:	4b13      	ldr	r3, [pc, #76]	@ (8000f54 <MX_SAI1_Init+0x148>)
 8000f06:	2201      	movs	r2, #1
 8000f08:	645a      	str	r2, [r3, #68]	@ 0x44
  hsai_BlockB1.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 8000f0a:	4b12      	ldr	r3, [pc, #72]	@ (8000f54 <MX_SAI1_Init+0x148>)
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai_BlockB1.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8000f10:	4b10      	ldr	r3, [pc, #64]	@ (8000f54 <MX_SAI1_Init+0x148>)
 8000f12:	2200      	movs	r2, #0
 8000f14:	64da      	str	r2, [r3, #76]	@ 0x4c
  hsai_BlockB1.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 8000f16:	4b0f      	ldr	r3, [pc, #60]	@ (8000f54 <MX_SAI1_Init+0x148>)
 8000f18:	2200      	movs	r2, #0
 8000f1a:	651a      	str	r2, [r3, #80]	@ 0x50
  hsai_BlockB1.SlotInit.FirstBitOffset = 0;
 8000f1c:	4b0d      	ldr	r3, [pc, #52]	@ (8000f54 <MX_SAI1_Init+0x148>)
 8000f1e:	2200      	movs	r2, #0
 8000f20:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai_BlockB1.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 8000f22:	4b0c      	ldr	r3, [pc, #48]	@ (8000f54 <MX_SAI1_Init+0x148>)
 8000f24:	2200      	movs	r2, #0
 8000f26:	659a      	str	r2, [r3, #88]	@ 0x58
  hsai_BlockB1.SlotInit.SlotNumber = 1;
 8000f28:	4b0a      	ldr	r3, [pc, #40]	@ (8000f54 <MX_SAI1_Init+0x148>)
 8000f2a:	2201      	movs	r2, #1
 8000f2c:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai_BlockB1.SlotInit.SlotActive = 0x00000000;
 8000f2e:	4b09      	ldr	r3, [pc, #36]	@ (8000f54 <MX_SAI1_Init+0x148>)
 8000f30:	2200      	movs	r2, #0
 8000f32:	661a      	str	r2, [r3, #96]	@ 0x60
  if (HAL_SAI_Init(&hsai_BlockB1) != HAL_OK)
 8000f34:	4807      	ldr	r0, [pc, #28]	@ (8000f54 <MX_SAI1_Init+0x148>)
 8000f36:	f006 fc61 	bl	80077fc <HAL_SAI_Init>
 8000f3a:	4603      	mov	r3, r0
 8000f3c:	2b00      	cmp	r3, #0
 8000f3e:	d001      	beq.n	8000f44 <MX_SAI1_Init+0x138>
  {
    Error_Handler();
 8000f40:	f000 fa54 	bl	80013ec <Error_Handler>
  }
  /* USER CODE BEGIN SAI1_Init 2 */

  /* USER CODE END SAI1_Init 2 */

}
 8000f44:	bf00      	nop
 8000f46:	bd80      	pop	{r7, pc}
 8000f48:	2000061c 	.word	0x2000061c
 8000f4c:	40015404 	.word	0x40015404
 8000f50:	0002ee00 	.word	0x0002ee00
 8000f54:	200006a0 	.word	0x200006a0
 8000f58:	40015424 	.word	0x40015424

08000f5c <MX_SDMMC1_SD_Init>:
  * @brief SDMMC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDMMC1_SD_Init(void)
{
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	af00      	add	r7, sp, #0
  /* USER CODE END SDMMC1_Init 0 */

  /* USER CODE BEGIN SDMMC1_Init 1 */

  /* USER CODE END SDMMC1_Init 1 */
  hsd1.Instance = SDMMC1;
 8000f60:	4b14      	ldr	r3, [pc, #80]	@ (8000fb4 <MX_SDMMC1_SD_Init+0x58>)
 8000f62:	4a15      	ldr	r2, [pc, #84]	@ (8000fb8 <MX_SDMMC1_SD_Init+0x5c>)
 8000f64:	601a      	str	r2, [r3, #0]
  hsd1.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
 8000f66:	4b13      	ldr	r3, [pc, #76]	@ (8000fb4 <MX_SDMMC1_SD_Init+0x58>)
 8000f68:	2200      	movs	r2, #0
 8000f6a:	605a      	str	r2, [r3, #4]
  hsd1.Init.ClockBypass = SDMMC_CLOCK_BYPASS_DISABLE;
 8000f6c:	4b11      	ldr	r3, [pc, #68]	@ (8000fb4 <MX_SDMMC1_SD_Init+0x58>)
 8000f6e:	2200      	movs	r2, #0
 8000f70:	609a      	str	r2, [r3, #8]
  hsd1.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 8000f72:	4b10      	ldr	r3, [pc, #64]	@ (8000fb4 <MX_SDMMC1_SD_Init+0x58>)
 8000f74:	2200      	movs	r2, #0
 8000f76:	60da      	str	r2, [r3, #12]
  hsd1.Init.BusWide = SDMMC_BUS_WIDE_4B;
 8000f78:	4b0e      	ldr	r3, [pc, #56]	@ (8000fb4 <MX_SDMMC1_SD_Init+0x58>)
 8000f7a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000f7e:	611a      	str	r2, [r3, #16]
  hsd1.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 8000f80:	4b0c      	ldr	r3, [pc, #48]	@ (8000fb4 <MX_SDMMC1_SD_Init+0x58>)
 8000f82:	2200      	movs	r2, #0
 8000f84:	615a      	str	r2, [r3, #20]
  hsd1.Init.ClockDiv = 0;
 8000f86:	4b0b      	ldr	r3, [pc, #44]	@ (8000fb4 <MX_SDMMC1_SD_Init+0x58>)
 8000f88:	2200      	movs	r2, #0
 8000f8a:	619a      	str	r2, [r3, #24]
  if (HAL_SD_Init(&hsd1) != HAL_OK)
 8000f8c:	4809      	ldr	r0, [pc, #36]	@ (8000fb4 <MX_SDMMC1_SD_Init+0x58>)
 8000f8e:	f006 fde1 	bl	8007b54 <HAL_SD_Init>
 8000f92:	4603      	mov	r3, r0
 8000f94:	2b00      	cmp	r3, #0
 8000f96:	d001      	beq.n	8000f9c <MX_SDMMC1_SD_Init+0x40>
  {
    Error_Handler();
 8000f98:	f000 fa28 	bl	80013ec <Error_Handler>
  }
  if (HAL_SD_ConfigWideBusOperation(&hsd1, SDMMC_BUS_WIDE_4B) != HAL_OK)
 8000f9c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000fa0:	4804      	ldr	r0, [pc, #16]	@ (8000fb4 <MX_SDMMC1_SD_Init+0x58>)
 8000fa2:	f007 f85d 	bl	8008060 <HAL_SD_ConfigWideBusOperation>
 8000fa6:	4603      	mov	r3, r0
 8000fa8:	2b00      	cmp	r3, #0
 8000faa:	d001      	beq.n	8000fb0 <MX_SDMMC1_SD_Init+0x54>
  {
    Error_Handler();
 8000fac:	f000 fa1e 	bl	80013ec <Error_Handler>
  }
  /* USER CODE BEGIN SDMMC1_Init 2 */

  /* USER CODE END SDMMC1_Init 2 */

}
 8000fb0:	bf00      	nop
 8000fb2:	bd80      	pop	{r7, pc}
 8000fb4:	20000724 	.word	0x20000724
 8000fb8:	40012800 	.word	0x40012800

08000fbc <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000fbc:	b580      	push	{r7, lr}
 8000fbe:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000fc0:	4b1b      	ldr	r3, [pc, #108]	@ (8001030 <MX_SPI1_Init+0x74>)
 8000fc2:	4a1c      	ldr	r2, [pc, #112]	@ (8001034 <MX_SPI1_Init+0x78>)
 8000fc4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000fc6:	4b1a      	ldr	r3, [pc, #104]	@ (8001030 <MX_SPI1_Init+0x74>)
 8000fc8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000fcc:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000fce:	4b18      	ldr	r3, [pc, #96]	@ (8001030 <MX_SPI1_Init+0x74>)
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 8000fd4:	4b16      	ldr	r3, [pc, #88]	@ (8001030 <MX_SPI1_Init+0x74>)
 8000fd6:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8000fda:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000fdc:	4b14      	ldr	r3, [pc, #80]	@ (8001030 <MX_SPI1_Init+0x74>)
 8000fde:	2200      	movs	r2, #0
 8000fe0:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000fe2:	4b13      	ldr	r3, [pc, #76]	@ (8001030 <MX_SPI1_Init+0x74>)
 8000fe4:	2200      	movs	r2, #0
 8000fe6:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_HARD_OUTPUT;
 8000fe8:	4b11      	ldr	r3, [pc, #68]	@ (8001030 <MX_SPI1_Init+0x74>)
 8000fea:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8000fee:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000ff0:	4b0f      	ldr	r3, [pc, #60]	@ (8001030 <MX_SPI1_Init+0x74>)
 8000ff2:	2200      	movs	r2, #0
 8000ff4:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000ff6:	4b0e      	ldr	r3, [pc, #56]	@ (8001030 <MX_SPI1_Init+0x74>)
 8000ff8:	2200      	movs	r2, #0
 8000ffa:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000ffc:	4b0c      	ldr	r3, [pc, #48]	@ (8001030 <MX_SPI1_Init+0x74>)
 8000ffe:	2200      	movs	r2, #0
 8001000:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001002:	4b0b      	ldr	r3, [pc, #44]	@ (8001030 <MX_SPI1_Init+0x74>)
 8001004:	2200      	movs	r2, #0
 8001006:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001008:	4b09      	ldr	r3, [pc, #36]	@ (8001030 <MX_SPI1_Init+0x74>)
 800100a:	2207      	movs	r2, #7
 800100c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800100e:	4b08      	ldr	r3, [pc, #32]	@ (8001030 <MX_SPI1_Init+0x74>)
 8001010:	2200      	movs	r2, #0
 8001012:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001014:	4b06      	ldr	r3, [pc, #24]	@ (8001030 <MX_SPI1_Init+0x74>)
 8001016:	2208      	movs	r2, #8
 8001018:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800101a:	4805      	ldr	r0, [pc, #20]	@ (8001030 <MX_SPI1_Init+0x74>)
 800101c:	f007 fb8a 	bl	8008734 <HAL_SPI_Init>
 8001020:	4603      	mov	r3, r0
 8001022:	2b00      	cmp	r3, #0
 8001024:	d001      	beq.n	800102a <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8001026:	f000 f9e1 	bl	80013ec <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800102a:	bf00      	nop
 800102c:	bd80      	pop	{r7, pc}
 800102e:	bf00      	nop
 8001030:	200007a8 	.word	0x200007a8
 8001034:	40013000 	.word	0x40013000

08001038 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001038:	b580      	push	{r7, lr}
 800103a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 800103c:	4b1b      	ldr	r3, [pc, #108]	@ (80010ac <MX_SPI2_Init+0x74>)
 800103e:	4a1c      	ldr	r2, [pc, #112]	@ (80010b0 <MX_SPI2_Init+0x78>)
 8001040:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001042:	4b1a      	ldr	r3, [pc, #104]	@ (80010ac <MX_SPI2_Init+0x74>)
 8001044:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001048:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800104a:	4b18      	ldr	r3, [pc, #96]	@ (80010ac <MX_SPI2_Init+0x74>)
 800104c:	2200      	movs	r2, #0
 800104e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 8001050:	4b16      	ldr	r3, [pc, #88]	@ (80010ac <MX_SPI2_Init+0x74>)
 8001052:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8001056:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001058:	4b14      	ldr	r3, [pc, #80]	@ (80010ac <MX_SPI2_Init+0x74>)
 800105a:	2200      	movs	r2, #0
 800105c:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800105e:	4b13      	ldr	r3, [pc, #76]	@ (80010ac <MX_SPI2_Init+0x74>)
 8001060:	2200      	movs	r2, #0
 8001062:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001064:	4b11      	ldr	r3, [pc, #68]	@ (80010ac <MX_SPI2_Init+0x74>)
 8001066:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800106a:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800106c:	4b0f      	ldr	r3, [pc, #60]	@ (80010ac <MX_SPI2_Init+0x74>)
 800106e:	2200      	movs	r2, #0
 8001070:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001072:	4b0e      	ldr	r3, [pc, #56]	@ (80010ac <MX_SPI2_Init+0x74>)
 8001074:	2200      	movs	r2, #0
 8001076:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001078:	4b0c      	ldr	r3, [pc, #48]	@ (80010ac <MX_SPI2_Init+0x74>)
 800107a:	2200      	movs	r2, #0
 800107c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800107e:	4b0b      	ldr	r3, [pc, #44]	@ (80010ac <MX_SPI2_Init+0x74>)
 8001080:	2200      	movs	r2, #0
 8001082:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8001084:	4b09      	ldr	r3, [pc, #36]	@ (80010ac <MX_SPI2_Init+0x74>)
 8001086:	2207      	movs	r2, #7
 8001088:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800108a:	4b08      	ldr	r3, [pc, #32]	@ (80010ac <MX_SPI2_Init+0x74>)
 800108c:	2200      	movs	r2, #0
 800108e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001090:	4b06      	ldr	r3, [pc, #24]	@ (80010ac <MX_SPI2_Init+0x74>)
 8001092:	2208      	movs	r2, #8
 8001094:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001096:	4805      	ldr	r0, [pc, #20]	@ (80010ac <MX_SPI2_Init+0x74>)
 8001098:	f007 fb4c 	bl	8008734 <HAL_SPI_Init>
 800109c:	4603      	mov	r3, r0
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d001      	beq.n	80010a6 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 80010a2:	f000 f9a3 	bl	80013ec <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80010a6:	bf00      	nop
 80010a8:	bd80      	pop	{r7, pc}
 80010aa:	bf00      	nop
 80010ac:	2000080c 	.word	0x2000080c
 80010b0:	40003800 	.word	0x40003800

080010b4 <MX_FMC_Init>:

/* FMC initialization function */
static void MX_FMC_Init(void)
{
 80010b4:	b580      	push	{r7, lr}
 80010b6:	b088      	sub	sp, #32
 80010b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_NORSRAM_TimingTypeDef Timing = {0};
 80010ba:	463b      	mov	r3, r7
 80010bc:	2220      	movs	r2, #32
 80010be:	2100      	movs	r1, #0
 80010c0:	4618      	mov	r0, r3
 80010c2:	f00d f9b3 	bl	800e42c <memset>

  /* USER CODE END FMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FMC_NORSRAM_DEVICE;
 80010c6:	4b4f      	ldr	r3, [pc, #316]	@ (8001204 <MX_FMC_Init+0x150>)
 80010c8:	f04f 4220 	mov.w	r2, #2684354560	@ 0xa0000000
 80010cc:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FMC_NORSRAM_EXTENDED_DEVICE;
 80010ce:	4b4d      	ldr	r3, [pc, #308]	@ (8001204 <MX_FMC_Init+0x150>)
 80010d0:	4a4d      	ldr	r2, [pc, #308]	@ (8001208 <MX_FMC_Init+0x154>)
 80010d2:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FMC_NORSRAM_BANK2;
 80010d4:	4b4b      	ldr	r3, [pc, #300]	@ (8001204 <MX_FMC_Init+0x150>)
 80010d6:	2202      	movs	r2, #2
 80010d8:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FMC_DATA_ADDRESS_MUX_DISABLE;
 80010da:	4b4a      	ldr	r3, [pc, #296]	@ (8001204 <MX_FMC_Init+0x150>)
 80010dc:	2200      	movs	r2, #0
 80010de:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FMC_MEMORY_TYPE_SRAM;
 80010e0:	4b48      	ldr	r3, [pc, #288]	@ (8001204 <MX_FMC_Init+0x150>)
 80010e2:	2200      	movs	r2, #0
 80010e4:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FMC_NORSRAM_MEM_BUS_WIDTH_16;
 80010e6:	4b47      	ldr	r3, [pc, #284]	@ (8001204 <MX_FMC_Init+0x150>)
 80010e8:	2210      	movs	r2, #16
 80010ea:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FMC_BURST_ACCESS_MODE_DISABLE;
 80010ec:	4b45      	ldr	r3, [pc, #276]	@ (8001204 <MX_FMC_Init+0x150>)
 80010ee:	2200      	movs	r2, #0
 80010f0:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FMC_WAIT_SIGNAL_POLARITY_LOW;
 80010f2:	4b44      	ldr	r3, [pc, #272]	@ (8001204 <MX_FMC_Init+0x150>)
 80010f4:	2200      	movs	r2, #0
 80010f6:	61da      	str	r2, [r3, #28]
  hsram1.Init.WaitSignalActive = FMC_WAIT_TIMING_BEFORE_WS;
 80010f8:	4b42      	ldr	r3, [pc, #264]	@ (8001204 <MX_FMC_Init+0x150>)
 80010fa:	2200      	movs	r2, #0
 80010fc:	621a      	str	r2, [r3, #32]
  hsram1.Init.WriteOperation = FMC_WRITE_OPERATION_DISABLE;
 80010fe:	4b41      	ldr	r3, [pc, #260]	@ (8001204 <MX_FMC_Init+0x150>)
 8001100:	2200      	movs	r2, #0
 8001102:	625a      	str	r2, [r3, #36]	@ 0x24
  hsram1.Init.WaitSignal = FMC_WAIT_SIGNAL_DISABLE;
 8001104:	4b3f      	ldr	r3, [pc, #252]	@ (8001204 <MX_FMC_Init+0x150>)
 8001106:	2200      	movs	r2, #0
 8001108:	629a      	str	r2, [r3, #40]	@ 0x28
  hsram1.Init.ExtendedMode = FMC_EXTENDED_MODE_DISABLE;
 800110a:	4b3e      	ldr	r3, [pc, #248]	@ (8001204 <MX_FMC_Init+0x150>)
 800110c:	2200      	movs	r2, #0
 800110e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsram1.Init.AsynchronousWait = FMC_ASYNCHRONOUS_WAIT_DISABLE;
 8001110:	4b3c      	ldr	r3, [pc, #240]	@ (8001204 <MX_FMC_Init+0x150>)
 8001112:	2200      	movs	r2, #0
 8001114:	631a      	str	r2, [r3, #48]	@ 0x30
  hsram1.Init.WriteBurst = FMC_WRITE_BURST_DISABLE;
 8001116:	4b3b      	ldr	r3, [pc, #236]	@ (8001204 <MX_FMC_Init+0x150>)
 8001118:	2200      	movs	r2, #0
 800111a:	635a      	str	r2, [r3, #52]	@ 0x34
  hsram1.Init.ContinuousClock = FMC_CONTINUOUS_CLOCK_SYNC_ONLY;
 800111c:	4b39      	ldr	r3, [pc, #228]	@ (8001204 <MX_FMC_Init+0x150>)
 800111e:	2200      	movs	r2, #0
 8001120:	639a      	str	r2, [r3, #56]	@ 0x38
  hsram1.Init.WriteFifo = FMC_WRITE_FIFO_ENABLE;
 8001122:	4b38      	ldr	r3, [pc, #224]	@ (8001204 <MX_FMC_Init+0x150>)
 8001124:	2200      	movs	r2, #0
 8001126:	63da      	str	r2, [r3, #60]	@ 0x3c
  hsram1.Init.PageSize = FMC_PAGE_SIZE_NONE;
 8001128:	4b36      	ldr	r3, [pc, #216]	@ (8001204 <MX_FMC_Init+0x150>)
 800112a:	2200      	movs	r2, #0
 800112c:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Timing */
  Timing.AddressSetupTime = 15;
 800112e:	230f      	movs	r3, #15
 8001130:	603b      	str	r3, [r7, #0]
  Timing.AddressHoldTime = 15;
 8001132:	230f      	movs	r3, #15
 8001134:	607b      	str	r3, [r7, #4]
  Timing.DataSetupTime = 255;
 8001136:	23ff      	movs	r3, #255	@ 0xff
 8001138:	60bb      	str	r3, [r7, #8]
  Timing.BusTurnAroundDuration = 15;
 800113a:	230f      	movs	r3, #15
 800113c:	613b      	str	r3, [r7, #16]
  Timing.CLKDivision = 16;
 800113e:	2310      	movs	r3, #16
 8001140:	617b      	str	r3, [r7, #20]
  Timing.DataLatency = 17;
 8001142:	2311      	movs	r3, #17
 8001144:	61bb      	str	r3, [r7, #24]
  Timing.AccessMode = FMC_ACCESS_MODE_A;
 8001146:	2300      	movs	r3, #0
 8001148:	61fb      	str	r3, [r7, #28]
  /* ExtTiming */

  if (HAL_SRAM_Init(&hsram1, &Timing, NULL) != HAL_OK)
 800114a:	463b      	mov	r3, r7
 800114c:	2200      	movs	r2, #0
 800114e:	4619      	mov	r1, r3
 8001150:	482c      	ldr	r0, [pc, #176]	@ (8001204 <MX_FMC_Init+0x150>)
 8001152:	f007 fb92 	bl	800887a <HAL_SRAM_Init>
 8001156:	4603      	mov	r3, r0
 8001158:	2b00      	cmp	r3, #0
 800115a:	d001      	beq.n	8001160 <MX_FMC_Init+0xac>
  {
    Error_Handler( );
 800115c:	f000 f946 	bl	80013ec <Error_Handler>
  }

  /** Perform the SRAM2 memory initialization sequence
  */
  hsram2.Instance = FMC_NORSRAM_DEVICE;
 8001160:	4b2a      	ldr	r3, [pc, #168]	@ (800120c <MX_FMC_Init+0x158>)
 8001162:	f04f 4220 	mov.w	r2, #2684354560	@ 0xa0000000
 8001166:	601a      	str	r2, [r3, #0]
  hsram2.Extended = FMC_NORSRAM_EXTENDED_DEVICE;
 8001168:	4b28      	ldr	r3, [pc, #160]	@ (800120c <MX_FMC_Init+0x158>)
 800116a:	4a27      	ldr	r2, [pc, #156]	@ (8001208 <MX_FMC_Init+0x154>)
 800116c:	605a      	str	r2, [r3, #4]
  /* hsram2.Init */
  hsram2.Init.NSBank = FMC_NORSRAM_BANK1;
 800116e:	4b27      	ldr	r3, [pc, #156]	@ (800120c <MX_FMC_Init+0x158>)
 8001170:	2200      	movs	r2, #0
 8001172:	609a      	str	r2, [r3, #8]
  hsram2.Init.DataAddressMux = FMC_DATA_ADDRESS_MUX_DISABLE;
 8001174:	4b25      	ldr	r3, [pc, #148]	@ (800120c <MX_FMC_Init+0x158>)
 8001176:	2200      	movs	r2, #0
 8001178:	60da      	str	r2, [r3, #12]
  hsram2.Init.MemoryType = FMC_MEMORY_TYPE_SRAM;
 800117a:	4b24      	ldr	r3, [pc, #144]	@ (800120c <MX_FMC_Init+0x158>)
 800117c:	2200      	movs	r2, #0
 800117e:	611a      	str	r2, [r3, #16]
  hsram2.Init.MemoryDataWidth = FMC_NORSRAM_MEM_BUS_WIDTH_16;
 8001180:	4b22      	ldr	r3, [pc, #136]	@ (800120c <MX_FMC_Init+0x158>)
 8001182:	2210      	movs	r2, #16
 8001184:	615a      	str	r2, [r3, #20]
  hsram2.Init.BurstAccessMode = FMC_BURST_ACCESS_MODE_DISABLE;
 8001186:	4b21      	ldr	r3, [pc, #132]	@ (800120c <MX_FMC_Init+0x158>)
 8001188:	2200      	movs	r2, #0
 800118a:	619a      	str	r2, [r3, #24]
  hsram2.Init.WaitSignalPolarity = FMC_WAIT_SIGNAL_POLARITY_LOW;
 800118c:	4b1f      	ldr	r3, [pc, #124]	@ (800120c <MX_FMC_Init+0x158>)
 800118e:	2200      	movs	r2, #0
 8001190:	61da      	str	r2, [r3, #28]
  hsram2.Init.WaitSignalActive = FMC_WAIT_TIMING_BEFORE_WS;
 8001192:	4b1e      	ldr	r3, [pc, #120]	@ (800120c <MX_FMC_Init+0x158>)
 8001194:	2200      	movs	r2, #0
 8001196:	621a      	str	r2, [r3, #32]
  hsram2.Init.WriteOperation = FMC_WRITE_OPERATION_ENABLE;
 8001198:	4b1c      	ldr	r3, [pc, #112]	@ (800120c <MX_FMC_Init+0x158>)
 800119a:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800119e:	625a      	str	r2, [r3, #36]	@ 0x24
  hsram2.Init.WaitSignal = FMC_WAIT_SIGNAL_DISABLE;
 80011a0:	4b1a      	ldr	r3, [pc, #104]	@ (800120c <MX_FMC_Init+0x158>)
 80011a2:	2200      	movs	r2, #0
 80011a4:	629a      	str	r2, [r3, #40]	@ 0x28
  hsram2.Init.ExtendedMode = FMC_EXTENDED_MODE_DISABLE;
 80011a6:	4b19      	ldr	r3, [pc, #100]	@ (800120c <MX_FMC_Init+0x158>)
 80011a8:	2200      	movs	r2, #0
 80011aa:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsram2.Init.AsynchronousWait = FMC_ASYNCHRONOUS_WAIT_DISABLE;
 80011ac:	4b17      	ldr	r3, [pc, #92]	@ (800120c <MX_FMC_Init+0x158>)
 80011ae:	2200      	movs	r2, #0
 80011b0:	631a      	str	r2, [r3, #48]	@ 0x30
  hsram2.Init.WriteBurst = FMC_WRITE_BURST_DISABLE;
 80011b2:	4b16      	ldr	r3, [pc, #88]	@ (800120c <MX_FMC_Init+0x158>)
 80011b4:	2200      	movs	r2, #0
 80011b6:	635a      	str	r2, [r3, #52]	@ 0x34
  hsram2.Init.ContinuousClock = FMC_CONTINUOUS_CLOCK_SYNC_ONLY;
 80011b8:	4b14      	ldr	r3, [pc, #80]	@ (800120c <MX_FMC_Init+0x158>)
 80011ba:	2200      	movs	r2, #0
 80011bc:	639a      	str	r2, [r3, #56]	@ 0x38
  hsram2.Init.WriteFifo = FMC_WRITE_FIFO_ENABLE;
 80011be:	4b13      	ldr	r3, [pc, #76]	@ (800120c <MX_FMC_Init+0x158>)
 80011c0:	2200      	movs	r2, #0
 80011c2:	63da      	str	r2, [r3, #60]	@ 0x3c
  hsram2.Init.PageSize = FMC_PAGE_SIZE_NONE;
 80011c4:	4b11      	ldr	r3, [pc, #68]	@ (800120c <MX_FMC_Init+0x158>)
 80011c6:	2200      	movs	r2, #0
 80011c8:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Timing */
  Timing.AddressSetupTime = 15;
 80011ca:	230f      	movs	r3, #15
 80011cc:	603b      	str	r3, [r7, #0]
  Timing.AddressHoldTime = 15;
 80011ce:	230f      	movs	r3, #15
 80011d0:	607b      	str	r3, [r7, #4]
  Timing.DataSetupTime = 255;
 80011d2:	23ff      	movs	r3, #255	@ 0xff
 80011d4:	60bb      	str	r3, [r7, #8]
  Timing.BusTurnAroundDuration = 15;
 80011d6:	230f      	movs	r3, #15
 80011d8:	613b      	str	r3, [r7, #16]
  Timing.CLKDivision = 16;
 80011da:	2310      	movs	r3, #16
 80011dc:	617b      	str	r3, [r7, #20]
  Timing.DataLatency = 17;
 80011de:	2311      	movs	r3, #17
 80011e0:	61bb      	str	r3, [r7, #24]
  Timing.AccessMode = FMC_ACCESS_MODE_A;
 80011e2:	2300      	movs	r3, #0
 80011e4:	61fb      	str	r3, [r7, #28]
  /* ExtTiming */

  if (HAL_SRAM_Init(&hsram2, &Timing, NULL) != HAL_OK)
 80011e6:	463b      	mov	r3, r7
 80011e8:	2200      	movs	r2, #0
 80011ea:	4619      	mov	r1, r3
 80011ec:	4807      	ldr	r0, [pc, #28]	@ (800120c <MX_FMC_Init+0x158>)
 80011ee:	f007 fb44 	bl	800887a <HAL_SRAM_Init>
 80011f2:	4603      	mov	r3, r0
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	d001      	beq.n	80011fc <MX_FMC_Init+0x148>
  {
    Error_Handler( );
 80011f8:	f000 f8f8 	bl	80013ec <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */

  /* USER CODE END FMC_Init 2 */
}
 80011fc:	bf00      	nop
 80011fe:	3720      	adds	r7, #32
 8001200:	46bd      	mov	sp, r7
 8001202:	bd80      	pop	{r7, pc}
 8001204:	20000870 	.word	0x20000870
 8001208:	a0000104 	.word	0xa0000104
 800120c:	200008c0 	.word	0x200008c0

08001210 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001210:	b580      	push	{r7, lr}
 8001212:	b08e      	sub	sp, #56	@ 0x38
 8001214:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001216:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800121a:	2200      	movs	r2, #0
 800121c:	601a      	str	r2, [r3, #0]
 800121e:	605a      	str	r2, [r3, #4]
 8001220:	609a      	str	r2, [r3, #8]
 8001222:	60da      	str	r2, [r3, #12]
 8001224:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001226:	4b6c      	ldr	r3, [pc, #432]	@ (80013d8 <MX_GPIO_Init+0x1c8>)
 8001228:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800122a:	4a6b      	ldr	r2, [pc, #428]	@ (80013d8 <MX_GPIO_Init+0x1c8>)
 800122c:	f043 0310 	orr.w	r3, r3, #16
 8001230:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001232:	4b69      	ldr	r3, [pc, #420]	@ (80013d8 <MX_GPIO_Init+0x1c8>)
 8001234:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001236:	f003 0310 	and.w	r3, r3, #16
 800123a:	623b      	str	r3, [r7, #32]
 800123c:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800123e:	4b66      	ldr	r3, [pc, #408]	@ (80013d8 <MX_GPIO_Init+0x1c8>)
 8001240:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001242:	4a65      	ldr	r2, [pc, #404]	@ (80013d8 <MX_GPIO_Init+0x1c8>)
 8001244:	f043 0302 	orr.w	r3, r3, #2
 8001248:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800124a:	4b63      	ldr	r3, [pc, #396]	@ (80013d8 <MX_GPIO_Init+0x1c8>)
 800124c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800124e:	f003 0302 	and.w	r3, r3, #2
 8001252:	61fb      	str	r3, [r7, #28]
 8001254:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001256:	4b60      	ldr	r3, [pc, #384]	@ (80013d8 <MX_GPIO_Init+0x1c8>)
 8001258:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800125a:	4a5f      	ldr	r2, [pc, #380]	@ (80013d8 <MX_GPIO_Init+0x1c8>)
 800125c:	f043 0301 	orr.w	r3, r3, #1
 8001260:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001262:	4b5d      	ldr	r3, [pc, #372]	@ (80013d8 <MX_GPIO_Init+0x1c8>)
 8001264:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001266:	f003 0301 	and.w	r3, r3, #1
 800126a:	61bb      	str	r3, [r7, #24]
 800126c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800126e:	4b5a      	ldr	r3, [pc, #360]	@ (80013d8 <MX_GPIO_Init+0x1c8>)
 8001270:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001272:	4a59      	ldr	r2, [pc, #356]	@ (80013d8 <MX_GPIO_Init+0x1c8>)
 8001274:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001278:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800127a:	4b57      	ldr	r3, [pc, #348]	@ (80013d8 <MX_GPIO_Init+0x1c8>)
 800127c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800127e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001282:	617b      	str	r3, [r7, #20]
 8001284:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8001286:	4b54      	ldr	r3, [pc, #336]	@ (80013d8 <MX_GPIO_Init+0x1c8>)
 8001288:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800128a:	4a53      	ldr	r2, [pc, #332]	@ (80013d8 <MX_GPIO_Init+0x1c8>)
 800128c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001290:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001292:	4b51      	ldr	r3, [pc, #324]	@ (80013d8 <MX_GPIO_Init+0x1c8>)
 8001294:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001296:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800129a:	613b      	str	r3, [r7, #16]
 800129c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800129e:	4b4e      	ldr	r3, [pc, #312]	@ (80013d8 <MX_GPIO_Init+0x1c8>)
 80012a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012a2:	4a4d      	ldr	r2, [pc, #308]	@ (80013d8 <MX_GPIO_Init+0x1c8>)
 80012a4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80012a8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80012aa:	4b4b      	ldr	r3, [pc, #300]	@ (80013d8 <MX_GPIO_Init+0x1c8>)
 80012ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012ae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80012b2:	60fb      	str	r3, [r7, #12]
 80012b4:	68fb      	ldr	r3, [r7, #12]
  HAL_PWREx_EnableVddIO2();
 80012b6:	f003 fffd 	bl	80052b4 <HAL_PWREx_EnableVddIO2>
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80012ba:	4b47      	ldr	r3, [pc, #284]	@ (80013d8 <MX_GPIO_Init+0x1c8>)
 80012bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012be:	4a46      	ldr	r2, [pc, #280]	@ (80013d8 <MX_GPIO_Init+0x1c8>)
 80012c0:	f043 0308 	orr.w	r3, r3, #8
 80012c4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80012c6:	4b44      	ldr	r3, [pc, #272]	@ (80013d8 <MX_GPIO_Init+0x1c8>)
 80012c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012ca:	f003 0308 	and.w	r3, r3, #8
 80012ce:	60bb      	str	r3, [r7, #8]
 80012d0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80012d2:	4b41      	ldr	r3, [pc, #260]	@ (80013d8 <MX_GPIO_Init+0x1c8>)
 80012d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012d6:	4a40      	ldr	r2, [pc, #256]	@ (80013d8 <MX_GPIO_Init+0x1c8>)
 80012d8:	f043 0304 	orr.w	r3, r3, #4
 80012dc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80012de:	4b3e      	ldr	r3, [pc, #248]	@ (80013d8 <MX_GPIO_Init+0x1c8>)
 80012e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012e2:	f003 0304 	and.w	r3, r3, #4
 80012e6:	607b      	str	r3, [r7, #4]
 80012e8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80012ea:	4b3b      	ldr	r3, [pc, #236]	@ (80013d8 <MX_GPIO_Init+0x1c8>)
 80012ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012ee:	4a3a      	ldr	r2, [pc, #232]	@ (80013d8 <MX_GPIO_Init+0x1c8>)
 80012f0:	f043 0320 	orr.w	r3, r3, #32
 80012f4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80012f6:	4b38      	ldr	r3, [pc, #224]	@ (80013d8 <MX_GPIO_Init+0x1c8>)
 80012f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012fa:	f003 0320 	and.w	r3, r3, #32
 80012fe:	603b      	str	r3, [r7, #0]
 8001300:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 8001302:	2201      	movs	r2, #1
 8001304:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001308:	4834      	ldr	r0, [pc, #208]	@ (80013dc <MX_GPIO_Init+0x1cc>)
 800130a:	f002 fc6f 	bl	8003bec <HAL_GPIO_WritePin>

  /*Configure GPIO pin : ARD_D6_Pin */
  GPIO_InitStruct.Pin = ARD_D6_Pin;
 800130e:	2340      	movs	r3, #64	@ 0x40
 8001310:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001312:	2302      	movs	r3, #2
 8001314:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001316:	2300      	movs	r3, #0
 8001318:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800131a:	2300      	movs	r3, #0
 800131c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 800131e:	2303      	movs	r3, #3
 8001320:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(ARD_D6_GPIO_Port, &GPIO_InitStruct);
 8001322:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001326:	4619      	mov	r1, r3
 8001328:	482d      	ldr	r0, [pc, #180]	@ (80013e0 <MX_GPIO_Init+0x1d0>)
 800132a:	f002 facd 	bl	80038c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D3_Pin ARD_D9_Pin */
  GPIO_InitStruct.Pin = ARD_D3_Pin|ARD_D9_Pin;
 800132e:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 8001332:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001334:	2302      	movs	r3, #2
 8001336:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001338:	2300      	movs	r3, #0
 800133a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800133c:	2300      	movs	r3, #0
 800133e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8001340:	2303      	movs	r3, #3
 8001342:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001344:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001348:	4619      	mov	r1, r3
 800134a:	4826      	ldr	r0, [pc, #152]	@ (80013e4 <MX_GPIO_Init+0x1d4>)
 800134c:	f002 fabc 	bl	80038c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D5_Pin */
  GPIO_InitStruct.Pin = ARD_D5_Pin;
 8001350:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001354:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001356:	2302      	movs	r3, #2
 8001358:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800135a:	2300      	movs	r3, #0
 800135c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800135e:	2300      	movs	r3, #0
 8001360:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001362:	2302      	movs	r3, #2
 8001364:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(ARD_D5_GPIO_Port, &GPIO_InitStruct);
 8001366:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800136a:	4619      	mov	r1, r3
 800136c:	481b      	ldr	r0, [pc, #108]	@ (80013dc <MX_GPIO_Init+0x1cc>)
 800136e:	f002 faab 	bl	80038c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : JOY_SEL_Pin */
  GPIO_InitStruct.Pin = JOY_SEL_Pin;
 8001372:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001376:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001378:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 800137c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800137e:	2301      	movs	r3, #1
 8001380:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(JOY_SEL_GPIO_Port, &GPIO_InitStruct);
 8001382:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001386:	4619      	mov	r1, r3
 8001388:	4817      	ldr	r0, [pc, #92]	@ (80013e8 <MX_GPIO_Init+0x1d8>)
 800138a:	f002 fa9d 	bl	80038c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : DCMI_CLK_Pin */
  GPIO_InitStruct.Pin = DCMI_CLK_Pin;
 800138e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001392:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001394:	2302      	movs	r3, #2
 8001396:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001398:	2300      	movs	r3, #0
 800139a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800139c:	2300      	movs	r3, #0
 800139e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF14_LPTIM2;
 80013a0:	230e      	movs	r3, #14
 80013a2:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(DCMI_CLK_GPIO_Port, &GPIO_InitStruct);
 80013a4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80013a8:	4619      	mov	r1, r3
 80013aa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80013ae:	f002 fa8b 	bl	80038c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 80013b2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80013b6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 80013b8:	2311      	movs	r3, #17
 80013ba:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013bc:	2300      	movs	r3, #0
 80013be:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013c0:	2300      	movs	r3, #0
 80013c2:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 80013c4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80013c8:	4619      	mov	r1, r3
 80013ca:	4804      	ldr	r0, [pc, #16]	@ (80013dc <MX_GPIO_Init+0x1cc>)
 80013cc:	f002 fa7c 	bl	80038c8 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80013d0:	bf00      	nop
 80013d2:	3738      	adds	r7, #56	@ 0x38
 80013d4:	46bd      	mov	sp, r7
 80013d6:	bd80      	pop	{r7, pc}
 80013d8:	40021000 	.word	0x40021000
 80013dc:	48000400 	.word	0x48000400
 80013e0:	48002000 	.word	0x48002000
 80013e4:	48001c00 	.word	0x48001c00
 80013e8:	48000800 	.word	0x48000800

080013ec <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80013ec:	b480      	push	{r7}
 80013ee:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80013f0:	b672      	cpsid	i
}
 80013f2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80013f4:	bf00      	nop
 80013f6:	e7fd      	b.n	80013f4 <Error_Handler+0x8>

080013f8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80013f8:	b480      	push	{r7}
 80013fa:	b083      	sub	sp, #12
 80013fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80013fe:	4b0f      	ldr	r3, [pc, #60]	@ (800143c <HAL_MspInit+0x44>)
 8001400:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001402:	4a0e      	ldr	r2, [pc, #56]	@ (800143c <HAL_MspInit+0x44>)
 8001404:	f043 0301 	orr.w	r3, r3, #1
 8001408:	6613      	str	r3, [r2, #96]	@ 0x60
 800140a:	4b0c      	ldr	r3, [pc, #48]	@ (800143c <HAL_MspInit+0x44>)
 800140c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800140e:	f003 0301 	and.w	r3, r3, #1
 8001412:	607b      	str	r3, [r7, #4]
 8001414:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001416:	4b09      	ldr	r3, [pc, #36]	@ (800143c <HAL_MspInit+0x44>)
 8001418:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800141a:	4a08      	ldr	r2, [pc, #32]	@ (800143c <HAL_MspInit+0x44>)
 800141c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001420:	6593      	str	r3, [r2, #88]	@ 0x58
 8001422:	4b06      	ldr	r3, [pc, #24]	@ (800143c <HAL_MspInit+0x44>)
 8001424:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001426:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800142a:	603b      	str	r3, [r7, #0]
 800142c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800142e:	bf00      	nop
 8001430:	370c      	adds	r7, #12
 8001432:	46bd      	mov	sp, r7
 8001434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001438:	4770      	bx	lr
 800143a:	bf00      	nop
 800143c:	40021000 	.word	0x40021000

08001440 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001440:	b580      	push	{r7, lr}
 8001442:	b08e      	sub	sp, #56	@ 0x38
 8001444:	af00      	add	r7, sp, #0
 8001446:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001448:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800144c:	2200      	movs	r2, #0
 800144e:	601a      	str	r2, [r3, #0]
 8001450:	605a      	str	r2, [r3, #4]
 8001452:	609a      	str	r2, [r3, #8]
 8001454:	60da      	str	r2, [r3, #12]
 8001456:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	4a59      	ldr	r2, [pc, #356]	@ (80015c4 <HAL_ADC_MspInit+0x184>)
 800145e:	4293      	cmp	r3, r2
 8001460:	d12d      	bne.n	80014be <HAL_ADC_MspInit+0x7e>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_ADC_CLK_ENABLED++;
 8001462:	4b59      	ldr	r3, [pc, #356]	@ (80015c8 <HAL_ADC_MspInit+0x188>)
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	3301      	adds	r3, #1
 8001468:	4a57      	ldr	r2, [pc, #348]	@ (80015c8 <HAL_ADC_MspInit+0x188>)
 800146a:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC_CLK_ENABLED==1){
 800146c:	4b56      	ldr	r3, [pc, #344]	@ (80015c8 <HAL_ADC_MspInit+0x188>)
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	2b01      	cmp	r3, #1
 8001472:	d10b      	bne.n	800148c <HAL_ADC_MspInit+0x4c>
      __HAL_RCC_ADC_CLK_ENABLE();
 8001474:	4b55      	ldr	r3, [pc, #340]	@ (80015cc <HAL_ADC_MspInit+0x18c>)
 8001476:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001478:	4a54      	ldr	r2, [pc, #336]	@ (80015cc <HAL_ADC_MspInit+0x18c>)
 800147a:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800147e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001480:	4b52      	ldr	r3, [pc, #328]	@ (80015cc <HAL_ADC_MspInit+0x18c>)
 8001482:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001484:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001488:	623b      	str	r3, [r7, #32]
 800148a:	6a3b      	ldr	r3, [r7, #32]
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800148c:	4b4f      	ldr	r3, [pc, #316]	@ (80015cc <HAL_ADC_MspInit+0x18c>)
 800148e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001490:	4a4e      	ldr	r2, [pc, #312]	@ (80015cc <HAL_ADC_MspInit+0x18c>)
 8001492:	f043 0304 	orr.w	r3, r3, #4
 8001496:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001498:	4b4c      	ldr	r3, [pc, #304]	@ (80015cc <HAL_ADC_MspInit+0x18c>)
 800149a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800149c:	f003 0304 	and.w	r3, r3, #4
 80014a0:	61fb      	str	r3, [r7, #28]
 80014a2:	69fb      	ldr	r3, [r7, #28]
    /**ADC1 GPIO Configuration
    PC4     ------> ADC1_IN13
    PC3     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = ARD_A0_Pin|ARD_A2_Pin;
 80014a4:	2318      	movs	r3, #24
 80014a6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80014a8:	2303      	movs	r3, #3
 80014aa:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014ac:	2300      	movs	r3, #0
 80014ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80014b0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80014b4:	4619      	mov	r1, r3
 80014b6:	4846      	ldr	r0, [pc, #280]	@ (80015d0 <HAL_ADC_MspInit+0x190>)
 80014b8:	f002 fa06 	bl	80038c8 <HAL_GPIO_Init>
    /* USER CODE BEGIN ADC3_MspInit 1 */

    /* USER CODE END ADC3_MspInit 1 */
  }

}
 80014bc:	e07e      	b.n	80015bc <HAL_ADC_MspInit+0x17c>
  else if(hadc->Instance==ADC2)
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	4a44      	ldr	r2, [pc, #272]	@ (80015d4 <HAL_ADC_MspInit+0x194>)
 80014c4:	4293      	cmp	r3, r2
 80014c6:	d146      	bne.n	8001556 <HAL_ADC_MspInit+0x116>
    HAL_RCC_ADC_CLK_ENABLED++;
 80014c8:	4b3f      	ldr	r3, [pc, #252]	@ (80015c8 <HAL_ADC_MspInit+0x188>)
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	3301      	adds	r3, #1
 80014ce:	4a3e      	ldr	r2, [pc, #248]	@ (80015c8 <HAL_ADC_MspInit+0x188>)
 80014d0:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC_CLK_ENABLED==1){
 80014d2:	4b3d      	ldr	r3, [pc, #244]	@ (80015c8 <HAL_ADC_MspInit+0x188>)
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	2b01      	cmp	r3, #1
 80014d8:	d10b      	bne.n	80014f2 <HAL_ADC_MspInit+0xb2>
      __HAL_RCC_ADC_CLK_ENABLE();
 80014da:	4b3c      	ldr	r3, [pc, #240]	@ (80015cc <HAL_ADC_MspInit+0x18c>)
 80014dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014de:	4a3b      	ldr	r2, [pc, #236]	@ (80015cc <HAL_ADC_MspInit+0x18c>)
 80014e0:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80014e4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80014e6:	4b39      	ldr	r3, [pc, #228]	@ (80015cc <HAL_ADC_MspInit+0x18c>)
 80014e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014ea:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80014ee:	61bb      	str	r3, [r7, #24]
 80014f0:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80014f2:	4b36      	ldr	r3, [pc, #216]	@ (80015cc <HAL_ADC_MspInit+0x18c>)
 80014f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014f6:	4a35      	ldr	r2, [pc, #212]	@ (80015cc <HAL_ADC_MspInit+0x18c>)
 80014f8:	f043 0304 	orr.w	r3, r3, #4
 80014fc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80014fe:	4b33      	ldr	r3, [pc, #204]	@ (80015cc <HAL_ADC_MspInit+0x18c>)
 8001500:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001502:	f003 0304 	and.w	r3, r3, #4
 8001506:	617b      	str	r3, [r7, #20]
 8001508:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800150a:	4b30      	ldr	r3, [pc, #192]	@ (80015cc <HAL_ADC_MspInit+0x18c>)
 800150c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800150e:	4a2f      	ldr	r2, [pc, #188]	@ (80015cc <HAL_ADC_MspInit+0x18c>)
 8001510:	f043 0301 	orr.w	r3, r3, #1
 8001514:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001516:	4b2d      	ldr	r3, [pc, #180]	@ (80015cc <HAL_ADC_MspInit+0x18c>)
 8001518:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800151a:	f003 0301 	and.w	r3, r3, #1
 800151e:	613b      	str	r3, [r7, #16]
 8001520:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = ARD_A5_Pin|GPIO_PIN_1;
 8001522:	2303      	movs	r3, #3
 8001524:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001526:	2303      	movs	r3, #3
 8001528:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800152a:	2300      	movs	r3, #0
 800152c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800152e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001532:	4619      	mov	r1, r3
 8001534:	4826      	ldr	r0, [pc, #152]	@ (80015d0 <HAL_ADC_MspInit+0x190>)
 8001536:	f002 f9c7 	bl	80038c8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = STMOD_ADC_Pin|ARD_A4_Pin;
 800153a:	2312      	movs	r3, #18
 800153c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800153e:	2303      	movs	r3, #3
 8001540:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001542:	2300      	movs	r3, #0
 8001544:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001546:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800154a:	4619      	mov	r1, r3
 800154c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001550:	f002 f9ba 	bl	80038c8 <HAL_GPIO_Init>
}
 8001554:	e032      	b.n	80015bc <HAL_ADC_MspInit+0x17c>
  else if(hadc->Instance==ADC3)
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	4a1f      	ldr	r2, [pc, #124]	@ (80015d8 <HAL_ADC_MspInit+0x198>)
 800155c:	4293      	cmp	r3, r2
 800155e:	d12d      	bne.n	80015bc <HAL_ADC_MspInit+0x17c>
    HAL_RCC_ADC_CLK_ENABLED++;
 8001560:	4b19      	ldr	r3, [pc, #100]	@ (80015c8 <HAL_ADC_MspInit+0x188>)
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	3301      	adds	r3, #1
 8001566:	4a18      	ldr	r2, [pc, #96]	@ (80015c8 <HAL_ADC_MspInit+0x188>)
 8001568:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC_CLK_ENABLED==1){
 800156a:	4b17      	ldr	r3, [pc, #92]	@ (80015c8 <HAL_ADC_MspInit+0x188>)
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	2b01      	cmp	r3, #1
 8001570:	d10b      	bne.n	800158a <HAL_ADC_MspInit+0x14a>
      __HAL_RCC_ADC_CLK_ENABLE();
 8001572:	4b16      	ldr	r3, [pc, #88]	@ (80015cc <HAL_ADC_MspInit+0x18c>)
 8001574:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001576:	4a15      	ldr	r2, [pc, #84]	@ (80015cc <HAL_ADC_MspInit+0x18c>)
 8001578:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800157c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800157e:	4b13      	ldr	r3, [pc, #76]	@ (80015cc <HAL_ADC_MspInit+0x18c>)
 8001580:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001582:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001586:	60fb      	str	r3, [r7, #12]
 8001588:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 800158a:	4b10      	ldr	r3, [pc, #64]	@ (80015cc <HAL_ADC_MspInit+0x18c>)
 800158c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800158e:	4a0f      	ldr	r2, [pc, #60]	@ (80015cc <HAL_ADC_MspInit+0x18c>)
 8001590:	f043 0320 	orr.w	r3, r3, #32
 8001594:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001596:	4b0d      	ldr	r3, [pc, #52]	@ (80015cc <HAL_ADC_MspInit+0x18c>)
 8001598:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800159a:	f003 0320 	and.w	r3, r3, #32
 800159e:	60bb      	str	r3, [r7, #8]
 80015a0:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = ARD_A3_Pin;
 80015a2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80015a6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80015a8:	2303      	movs	r3, #3
 80015aa:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015ac:	2300      	movs	r3, #0
 80015ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ARD_A3_GPIO_Port, &GPIO_InitStruct);
 80015b0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80015b4:	4619      	mov	r1, r3
 80015b6:	4809      	ldr	r0, [pc, #36]	@ (80015dc <HAL_ADC_MspInit+0x19c>)
 80015b8:	f002 f986 	bl	80038c8 <HAL_GPIO_Init>
}
 80015bc:	bf00      	nop
 80015be:	3738      	adds	r7, #56	@ 0x38
 80015c0:	46bd      	mov	sp, r7
 80015c2:	bd80      	pop	{r7, pc}
 80015c4:	50040000 	.word	0x50040000
 80015c8:	20000910 	.word	0x20000910
 80015cc:	40021000 	.word	0x40021000
 80015d0:	48000800 	.word	0x48000800
 80015d4:	50040100 	.word	0x50040100
 80015d8:	50040200 	.word	0x50040200
 80015dc:	48001400 	.word	0x48001400

080015e0 <HAL_DCMI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdcmi: DCMI handle pointer
  * @retval None
  */
void HAL_DCMI_MspInit(DCMI_HandleTypeDef* hdcmi)
{
 80015e0:	b580      	push	{r7, lr}
 80015e2:	b08c      	sub	sp, #48	@ 0x30
 80015e4:	af00      	add	r7, sp, #0
 80015e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015e8:	f107 031c 	add.w	r3, r7, #28
 80015ec:	2200      	movs	r2, #0
 80015ee:	601a      	str	r2, [r3, #0]
 80015f0:	605a      	str	r2, [r3, #4]
 80015f2:	609a      	str	r2, [r3, #8]
 80015f4:	60da      	str	r2, [r3, #12]
 80015f6:	611a      	str	r2, [r3, #16]
  if(hdcmi->Instance==DCMI)
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	4a33      	ldr	r2, [pc, #204]	@ (80016cc <HAL_DCMI_MspInit+0xec>)
 80015fe:	4293      	cmp	r3, r2
 8001600:	d160      	bne.n	80016c4 <HAL_DCMI_MspInit+0xe4>
  {
    /* USER CODE BEGIN DCMI_MspInit 0 */

    /* USER CODE END DCMI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DCMI_CLK_ENABLE();
 8001602:	4b33      	ldr	r3, [pc, #204]	@ (80016d0 <HAL_DCMI_MspInit+0xf0>)
 8001604:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001606:	4a32      	ldr	r2, [pc, #200]	@ (80016d0 <HAL_DCMI_MspInit+0xf0>)
 8001608:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800160c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800160e:	4b30      	ldr	r3, [pc, #192]	@ (80016d0 <HAL_DCMI_MspInit+0xf0>)
 8001610:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001612:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001616:	61bb      	str	r3, [r7, #24]
 8001618:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOH_CLK_ENABLE();
 800161a:	4b2d      	ldr	r3, [pc, #180]	@ (80016d0 <HAL_DCMI_MspInit+0xf0>)
 800161c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800161e:	4a2c      	ldr	r2, [pc, #176]	@ (80016d0 <HAL_DCMI_MspInit+0xf0>)
 8001620:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001624:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001626:	4b2a      	ldr	r3, [pc, #168]	@ (80016d0 <HAL_DCMI_MspInit+0xf0>)
 8001628:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800162a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800162e:	617b      	str	r3, [r7, #20]
 8001630:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOI_CLK_ENABLE();
 8001632:	4b27      	ldr	r3, [pc, #156]	@ (80016d0 <HAL_DCMI_MspInit+0xf0>)
 8001634:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001636:	4a26      	ldr	r2, [pc, #152]	@ (80016d0 <HAL_DCMI_MspInit+0xf0>)
 8001638:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800163c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800163e:	4b24      	ldr	r3, [pc, #144]	@ (80016d0 <HAL_DCMI_MspInit+0xf0>)
 8001640:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001642:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001646:	613b      	str	r3, [r7, #16]
 8001648:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800164a:	4b21      	ldr	r3, [pc, #132]	@ (80016d0 <HAL_DCMI_MspInit+0xf0>)
 800164c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800164e:	4a20      	ldr	r2, [pc, #128]	@ (80016d0 <HAL_DCMI_MspInit+0xf0>)
 8001650:	f043 0310 	orr.w	r3, r3, #16
 8001654:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001656:	4b1e      	ldr	r3, [pc, #120]	@ (80016d0 <HAL_DCMI_MspInit+0xf0>)
 8001658:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800165a:	f003 0310 	and.w	r3, r3, #16
 800165e:	60fb      	str	r3, [r7, #12]
 8001660:	68fb      	ldr	r3, [r7, #12]
    PH5     ------> DCMI_PIXCLK
    PH10     ------> DCMI_D1
    PH11     ------> DCMI_D2
    PH8     ------> DCMI_HSYNC
    */
    GPIO_InitStruct.Pin = DCMI_D4_Pin|DCMI_D3_Pin|DCMI_D0_Pin|DCMI_PIXCK_Pin
 8001662:	f645 7320 	movw	r3, #24352	@ 0x5f20
 8001666:	61fb      	str	r3, [r7, #28]
                          |DCMI_D1_Pin|DCMI_D2_Pin|DCMI_HSYNC_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001668:	2302      	movs	r3, #2
 800166a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800166c:	2300      	movs	r3, #0
 800166e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001670:	2300      	movs	r3, #0
 8001672:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF10_DCMI;
 8001674:	230a      	movs	r3, #10
 8001676:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001678:	f107 031c 	add.w	r3, r7, #28
 800167c:	4619      	mov	r1, r3
 800167e:	4815      	ldr	r0, [pc, #84]	@ (80016d4 <HAL_DCMI_MspInit+0xf4>)
 8001680:	f002 f922 	bl	80038c8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DCMI_D7_Pin|DCMI_D5_Pin|DCMI_VSYNC_Pin;
 8001684:	23b0      	movs	r3, #176	@ 0xb0
 8001686:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001688:	2302      	movs	r3, #2
 800168a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800168c:	2300      	movs	r3, #0
 800168e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001690:	2300      	movs	r3, #0
 8001692:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF10_DCMI;
 8001694:	230a      	movs	r3, #10
 8001696:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8001698:	f107 031c 	add.w	r3, r7, #28
 800169c:	4619      	mov	r1, r3
 800169e:	480e      	ldr	r0, [pc, #56]	@ (80016d8 <HAL_DCMI_MspInit+0xf8>)
 80016a0:	f002 f912 	bl	80038c8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DCMI_D6_Pin;
 80016a4:	2320      	movs	r3, #32
 80016a6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016a8:	2302      	movs	r3, #2
 80016aa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016ac:	2300      	movs	r3, #0
 80016ae:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016b0:	2300      	movs	r3, #0
 80016b2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF10_DCMI;
 80016b4:	230a      	movs	r3, #10
 80016b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(DCMI_D6_GPIO_Port, &GPIO_InitStruct);
 80016b8:	f107 031c 	add.w	r3, r7, #28
 80016bc:	4619      	mov	r1, r3
 80016be:	4807      	ldr	r0, [pc, #28]	@ (80016dc <HAL_DCMI_MspInit+0xfc>)
 80016c0:	f002 f902 	bl	80038c8 <HAL_GPIO_Init>

    /* USER CODE END DCMI_MspInit 1 */

  }

}
 80016c4:	bf00      	nop
 80016c6:	3730      	adds	r7, #48	@ 0x30
 80016c8:	46bd      	mov	sp, r7
 80016ca:	bd80      	pop	{r7, pc}
 80016cc:	50050000 	.word	0x50050000
 80016d0:	40021000 	.word	0x40021000
 80016d4:	48001c00 	.word	0x48001c00
 80016d8:	48002000 	.word	0x48002000
 80016dc:	48001000 	.word	0x48001000

080016e0 <HAL_DFSDM_ChannelMspInit>:
  * This function configures the hardware resources used in this example
  * @param hdfsdm_channel: DFSDM_Channel handle pointer
  * @retval None
  */
void HAL_DFSDM_ChannelMspInit(DFSDM_Channel_HandleTypeDef* hdfsdm_channel)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b0ae      	sub	sp, #184	@ 0xb8
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016e8:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80016ec:	2200      	movs	r2, #0
 80016ee:	601a      	str	r2, [r3, #0]
 80016f0:	605a      	str	r2, [r3, #4]
 80016f2:	609a      	str	r2, [r3, #8]
 80016f4:	60da      	str	r2, [r3, #12]
 80016f6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80016f8:	f107 0318 	add.w	r3, r7, #24
 80016fc:	228c      	movs	r2, #140	@ 0x8c
 80016fe:	2100      	movs	r1, #0
 8001700:	4618      	mov	r0, r3
 8001702:	f00c fe93 	bl	800e42c <memset>
  if(DFSDM1_Init == 0)
 8001706:	4b36      	ldr	r3, [pc, #216]	@ (80017e0 <HAL_DFSDM_ChannelMspInit+0x100>)
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	2b00      	cmp	r3, #0
 800170c:	d163      	bne.n	80017d6 <HAL_DFSDM_ChannelMspInit+0xf6>

    /* USER CODE END DFSDM1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_DFSDM1;
 800170e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001712:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_PCLK;
 8001714:	2300      	movs	r3, #0
 8001716:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800171a:	f107 0318 	add.w	r3, r7, #24
 800171e:	4618      	mov	r0, r3
 8001720:	f004 fcd8 	bl	80060d4 <HAL_RCCEx_PeriphCLKConfig>
 8001724:	4603      	mov	r3, r0
 8001726:	2b00      	cmp	r3, #0
 8001728:	d001      	beq.n	800172e <HAL_DFSDM_ChannelMspInit+0x4e>
    {
      Error_Handler();
 800172a:	f7ff fe5f 	bl	80013ec <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_DFSDM1_CLK_ENABLE();
 800172e:	4b2d      	ldr	r3, [pc, #180]	@ (80017e4 <HAL_DFSDM_ChannelMspInit+0x104>)
 8001730:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001732:	4a2c      	ldr	r2, [pc, #176]	@ (80017e4 <HAL_DFSDM_ChannelMspInit+0x104>)
 8001734:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001738:	6613      	str	r3, [r2, #96]	@ 0x60
 800173a:	4b2a      	ldr	r3, [pc, #168]	@ (80017e4 <HAL_DFSDM_ChannelMspInit+0x104>)
 800173c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800173e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001742:	617b      	str	r3, [r7, #20]
 8001744:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001746:	4b27      	ldr	r3, [pc, #156]	@ (80017e4 <HAL_DFSDM_ChannelMspInit+0x104>)
 8001748:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800174a:	4a26      	ldr	r2, [pc, #152]	@ (80017e4 <HAL_DFSDM_ChannelMspInit+0x104>)
 800174c:	f043 0304 	orr.w	r3, r3, #4
 8001750:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001752:	4b24      	ldr	r3, [pc, #144]	@ (80017e4 <HAL_DFSDM_ChannelMspInit+0x104>)
 8001754:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001756:	f003 0304 	and.w	r3, r3, #4
 800175a:	613b      	str	r3, [r7, #16]
 800175c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800175e:	4b21      	ldr	r3, [pc, #132]	@ (80017e4 <HAL_DFSDM_ChannelMspInit+0x104>)
 8001760:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001762:	4a20      	ldr	r2, [pc, #128]	@ (80017e4 <HAL_DFSDM_ChannelMspInit+0x104>)
 8001764:	f043 0302 	orr.w	r3, r3, #2
 8001768:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800176a:	4b1e      	ldr	r3, [pc, #120]	@ (80017e4 <HAL_DFSDM_ChannelMspInit+0x104>)
 800176c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800176e:	f003 0302 	and.w	r3, r3, #2
 8001772:	60fb      	str	r3, [r7, #12]
 8001774:	68fb      	ldr	r3, [r7, #12]
    /**DFSDM1 GPIO Configuration
    PC7     ------> DFSDM1_DATIN3
    PC2     ------> DFSDM1_CKOUT
    PB12     ------> DFSDM1_DATIN1
    */
    GPIO_InitStruct.Pin = DATIN3_Pin|DF_CKOUT_Pin;
 8001776:	2384      	movs	r3, #132	@ 0x84
 8001778:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800177c:	2302      	movs	r3, #2
 800177e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001782:	2300      	movs	r3, #0
 8001784:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001788:	2300      	movs	r3, #0
 800178a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 800178e:	2306      	movs	r3, #6
 8001790:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001794:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001798:	4619      	mov	r1, r3
 800179a:	4813      	ldr	r0, [pc, #76]	@ (80017e8 <HAL_DFSDM_ChannelMspInit+0x108>)
 800179c:	f002 f894 	bl	80038c8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DFDATIN1_Pin;
 80017a0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80017a4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017a8:	2302      	movs	r3, #2
 80017aa:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017ae:	2300      	movs	r3, #0
 80017b0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017b4:	2300      	movs	r3, #0
 80017b6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 80017ba:	2306      	movs	r3, #6
 80017bc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(DFDATIN1_GPIO_Port, &GPIO_InitStruct);
 80017c0:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80017c4:	4619      	mov	r1, r3
 80017c6:	4809      	ldr	r0, [pc, #36]	@ (80017ec <HAL_DFSDM_ChannelMspInit+0x10c>)
 80017c8:	f002 f87e 	bl	80038c8 <HAL_GPIO_Init>

    /* USER CODE BEGIN DFSDM1_MspInit 1 */

    /* USER CODE END DFSDM1_MspInit 1 */

  DFSDM1_Init++;
 80017cc:	4b04      	ldr	r3, [pc, #16]	@ (80017e0 <HAL_DFSDM_ChannelMspInit+0x100>)
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	3301      	adds	r3, #1
 80017d2:	4a03      	ldr	r2, [pc, #12]	@ (80017e0 <HAL_DFSDM_ChannelMspInit+0x100>)
 80017d4:	6013      	str	r3, [r2, #0]
  }

}
 80017d6:	bf00      	nop
 80017d8:	37b8      	adds	r7, #184	@ 0xb8
 80017da:	46bd      	mov	sp, r7
 80017dc:	bd80      	pop	{r7, pc}
 80017de:	bf00      	nop
 80017e0:	20000914 	.word	0x20000914
 80017e4:	40021000 	.word	0x40021000
 80017e8:	48000800 	.word	0x48000800
 80017ec:	48000400 	.word	0x48000400

080017f0 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80017f0:	b580      	push	{r7, lr}
 80017f2:	b0b0      	sub	sp, #192	@ 0xc0
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017f8:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 80017fc:	2200      	movs	r2, #0
 80017fe:	601a      	str	r2, [r3, #0]
 8001800:	605a      	str	r2, [r3, #4]
 8001802:	609a      	str	r2, [r3, #8]
 8001804:	60da      	str	r2, [r3, #12]
 8001806:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001808:	f107 0320 	add.w	r3, r7, #32
 800180c:	228c      	movs	r2, #140	@ 0x8c
 800180e:	2100      	movs	r1, #0
 8001810:	4618      	mov	r0, r3
 8001812:	f00c fe0b 	bl	800e42c <memset>
  if(hi2c->Instance==I2C1)
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	4a53      	ldr	r2, [pc, #332]	@ (8001968 <HAL_I2C_MspInit+0x178>)
 800181c:	4293      	cmp	r3, r2
 800181e:	d13c      	bne.n	800189a <HAL_I2C_MspInit+0xaa>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001820:	2340      	movs	r3, #64	@ 0x40
 8001822:	623b      	str	r3, [r7, #32]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001824:	2300      	movs	r3, #0
 8001826:	673b      	str	r3, [r7, #112]	@ 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001828:	f107 0320 	add.w	r3, r7, #32
 800182c:	4618      	mov	r0, r3
 800182e:	f004 fc51 	bl	80060d4 <HAL_RCCEx_PeriphCLKConfig>
 8001832:	4603      	mov	r3, r0
 8001834:	2b00      	cmp	r3, #0
 8001836:	d001      	beq.n	800183c <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8001838:	f7ff fdd8 	bl	80013ec <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800183c:	4b4b      	ldr	r3, [pc, #300]	@ (800196c <HAL_I2C_MspInit+0x17c>)
 800183e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001840:	4a4a      	ldr	r2, [pc, #296]	@ (800196c <HAL_I2C_MspInit+0x17c>)
 8001842:	f043 0302 	orr.w	r3, r3, #2
 8001846:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001848:	4b48      	ldr	r3, [pc, #288]	@ (800196c <HAL_I2C_MspInit+0x17c>)
 800184a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800184c:	f003 0302 	and.w	r3, r3, #2
 8001850:	61fb      	str	r3, [r7, #28]
 8001852:	69fb      	ldr	r3, [r7, #28]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = I2C1_SCL_Pin|I2C1_SDA_Pin;
 8001854:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8001858:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800185c:	2312      	movs	r3, #18
 800185e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001862:	2301      	movs	r3, #1
 8001864:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001868:	2303      	movs	r3, #3
 800186a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800186e:	2304      	movs	r3, #4
 8001870:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001874:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8001878:	4619      	mov	r1, r3
 800187a:	483d      	ldr	r0, [pc, #244]	@ (8001970 <HAL_I2C_MspInit+0x180>)
 800187c:	f002 f824 	bl	80038c8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001880:	4b3a      	ldr	r3, [pc, #232]	@ (800196c <HAL_I2C_MspInit+0x17c>)
 8001882:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001884:	4a39      	ldr	r2, [pc, #228]	@ (800196c <HAL_I2C_MspInit+0x17c>)
 8001886:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800188a:	6593      	str	r3, [r2, #88]	@ 0x58
 800188c:	4b37      	ldr	r3, [pc, #220]	@ (800196c <HAL_I2C_MspInit+0x17c>)
 800188e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001890:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001894:	61bb      	str	r3, [r7, #24]
 8001896:	69bb      	ldr	r3, [r7, #24]
    /* USER CODE BEGIN I2C2_MspInit 1 */

    /* USER CODE END I2C2_MspInit 1 */
  }

}
 8001898:	e061      	b.n	800195e <HAL_I2C_MspInit+0x16e>
  else if(hi2c->Instance==I2C2)
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	4a35      	ldr	r2, [pc, #212]	@ (8001974 <HAL_I2C_MspInit+0x184>)
 80018a0:	4293      	cmp	r3, r2
 80018a2:	d15c      	bne.n	800195e <HAL_I2C_MspInit+0x16e>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 80018a4:	2380      	movs	r3, #128	@ 0x80
 80018a6:	623b      	str	r3, [r7, #32]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 80018a8:	2300      	movs	r3, #0
 80018aa:	677b      	str	r3, [r7, #116]	@ 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80018ac:	f107 0320 	add.w	r3, r7, #32
 80018b0:	4618      	mov	r0, r3
 80018b2:	f004 fc0f 	bl	80060d4 <HAL_RCCEx_PeriphCLKConfig>
 80018b6:	4603      	mov	r3, r0
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	d001      	beq.n	80018c0 <HAL_I2C_MspInit+0xd0>
      Error_Handler();
 80018bc:	f7ff fd96 	bl	80013ec <Error_Handler>
    __HAL_RCC_GPIOH_CLK_ENABLE();
 80018c0:	4b2a      	ldr	r3, [pc, #168]	@ (800196c <HAL_I2C_MspInit+0x17c>)
 80018c2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018c4:	4a29      	ldr	r2, [pc, #164]	@ (800196c <HAL_I2C_MspInit+0x17c>)
 80018c6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80018ca:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80018cc:	4b27      	ldr	r3, [pc, #156]	@ (800196c <HAL_I2C_MspInit+0x17c>)
 80018ce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018d0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80018d4:	617b      	str	r3, [r7, #20]
 80018d6:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80018d8:	4b24      	ldr	r3, [pc, #144]	@ (800196c <HAL_I2C_MspInit+0x17c>)
 80018da:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018dc:	4a23      	ldr	r2, [pc, #140]	@ (800196c <HAL_I2C_MspInit+0x17c>)
 80018de:	f043 0302 	orr.w	r3, r3, #2
 80018e2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80018e4:	4b21      	ldr	r3, [pc, #132]	@ (800196c <HAL_I2C_MspInit+0x17c>)
 80018e6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018e8:	f003 0302 	and.w	r3, r3, #2
 80018ec:	613b      	str	r3, [r7, #16]
 80018ee:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = I2C2_SCL_Pin;
 80018f0:	2310      	movs	r3, #16
 80018f2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80018f6:	2312      	movs	r3, #18
 80018f8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80018fc:	2301      	movs	r3, #1
 80018fe:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001902:	2303      	movs	r3, #3
 8001904:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001908:	2304      	movs	r3, #4
 800190a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(I2C2_SCL_GPIO_Port, &GPIO_InitStruct);
 800190e:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8001912:	4619      	mov	r1, r3
 8001914:	4818      	ldr	r0, [pc, #96]	@ (8001978 <HAL_I2C_MspInit+0x188>)
 8001916:	f001 ffd7 	bl	80038c8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = I2C2_SDA_Pin;
 800191a:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800191e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001922:	2312      	movs	r3, #18
 8001924:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001928:	2301      	movs	r3, #1
 800192a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800192e:	2303      	movs	r3, #3
 8001930:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001934:	2304      	movs	r3, #4
 8001936:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(I2C2_SDA_GPIO_Port, &GPIO_InitStruct);
 800193a:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 800193e:	4619      	mov	r1, r3
 8001940:	480b      	ldr	r0, [pc, #44]	@ (8001970 <HAL_I2C_MspInit+0x180>)
 8001942:	f001 ffc1 	bl	80038c8 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001946:	4b09      	ldr	r3, [pc, #36]	@ (800196c <HAL_I2C_MspInit+0x17c>)
 8001948:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800194a:	4a08      	ldr	r2, [pc, #32]	@ (800196c <HAL_I2C_MspInit+0x17c>)
 800194c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001950:	6593      	str	r3, [r2, #88]	@ 0x58
 8001952:	4b06      	ldr	r3, [pc, #24]	@ (800196c <HAL_I2C_MspInit+0x17c>)
 8001954:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001956:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800195a:	60fb      	str	r3, [r7, #12]
 800195c:	68fb      	ldr	r3, [r7, #12]
}
 800195e:	bf00      	nop
 8001960:	37c0      	adds	r7, #192	@ 0xc0
 8001962:	46bd      	mov	sp, r7
 8001964:	bd80      	pop	{r7, pc}
 8001966:	bf00      	nop
 8001968:	40005400 	.word	0x40005400
 800196c:	40021000 	.word	0x40021000
 8001970:	48000400 	.word	0x48000400
 8001974:	40005800 	.word	0x40005800
 8001978:	48001c00 	.word	0x48001c00

0800197c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800197c:	b580      	push	{r7, lr}
 800197e:	b0b2      	sub	sp, #200	@ 0xc8
 8001980:	af00      	add	r7, sp, #0
 8001982:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001984:	f107 03b4 	add.w	r3, r7, #180	@ 0xb4
 8001988:	2200      	movs	r2, #0
 800198a:	601a      	str	r2, [r3, #0]
 800198c:	605a      	str	r2, [r3, #4]
 800198e:	609a      	str	r2, [r3, #8]
 8001990:	60da      	str	r2, [r3, #12]
 8001992:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001994:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001998:	228c      	movs	r2, #140	@ 0x8c
 800199a:	2100      	movs	r1, #0
 800199c:	4618      	mov	r0, r3
 800199e:	f00c fd45 	bl	800e42c <memset>
  if(huart->Instance==LPUART1)
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	4a86      	ldr	r2, [pc, #536]	@ (8001bc0 <HAL_UART_MspInit+0x244>)
 80019a8:	4293      	cmp	r3, r2
 80019aa:	d13e      	bne.n	8001a2a <HAL_UART_MspInit+0xae>

    /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 80019ac:	2320      	movs	r3, #32
 80019ae:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 80019b0:	2300      	movs	r3, #0
 80019b2:	677b      	str	r3, [r7, #116]	@ 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80019b4:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80019b8:	4618      	mov	r0, r3
 80019ba:	f004 fb8b 	bl	80060d4 <HAL_RCCEx_PeriphCLKConfig>
 80019be:	4603      	mov	r3, r0
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d001      	beq.n	80019c8 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80019c4:	f7ff fd12 	bl	80013ec <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 80019c8:	4b7e      	ldr	r3, [pc, #504]	@ (8001bc4 <HAL_UART_MspInit+0x248>)
 80019ca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80019cc:	4a7d      	ldr	r2, [pc, #500]	@ (8001bc4 <HAL_UART_MspInit+0x248>)
 80019ce:	f043 0301 	orr.w	r3, r3, #1
 80019d2:	65d3      	str	r3, [r2, #92]	@ 0x5c
 80019d4:	4b7b      	ldr	r3, [pc, #492]	@ (8001bc4 <HAL_UART_MspInit+0x248>)
 80019d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80019d8:	f003 0301 	and.w	r3, r3, #1
 80019dc:	627b      	str	r3, [r7, #36]	@ 0x24
 80019de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

    __HAL_RCC_GPIOG_CLK_ENABLE();
 80019e0:	4b78      	ldr	r3, [pc, #480]	@ (8001bc4 <HAL_UART_MspInit+0x248>)
 80019e2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019e4:	4a77      	ldr	r2, [pc, #476]	@ (8001bc4 <HAL_UART_MspInit+0x248>)
 80019e6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80019ea:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80019ec:	4b75      	ldr	r3, [pc, #468]	@ (8001bc4 <HAL_UART_MspInit+0x248>)
 80019ee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80019f4:	623b      	str	r3, [r7, #32]
 80019f6:	6a3b      	ldr	r3, [r7, #32]
    HAL_PWREx_EnableVddIO2();
 80019f8:	f003 fc5c 	bl	80052b4 <HAL_PWREx_EnableVddIO2>
    /**LPUART1 GPIO Configuration
    PG8     ------> LPUART1_RX
    PG7     ------> LPUART1_TX
    */
    GPIO_InitStruct.Pin = ARD_D0_Pin|ARD_D1_Pin;
 80019fc:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8001a00:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a04:	2302      	movs	r3, #2
 8001a06:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a0a:	2300      	movs	r3, #0
 8001a0c:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a10:	2303      	movs	r3, #3
 8001a12:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8001a16:	2308      	movs	r3, #8
 8001a18:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001a1c:	f107 03b4 	add.w	r3, r7, #180	@ 0xb4
 8001a20:	4619      	mov	r1, r3
 8001a22:	4869      	ldr	r0, [pc, #420]	@ (8001bc8 <HAL_UART_MspInit+0x24c>)
 8001a24:	f001 ff50 	bl	80038c8 <HAL_GPIO_Init>
    /* USER CODE BEGIN USART2_MspInit 1 */

    /* USER CODE END USART2_MspInit 1 */
  }

}
 8001a28:	e0c6      	b.n	8001bb8 <HAL_UART_MspInit+0x23c>
  else if(huart->Instance==USART1)
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	4a67      	ldr	r2, [pc, #412]	@ (8001bcc <HAL_UART_MspInit+0x250>)
 8001a30:	4293      	cmp	r3, r2
 8001a32:	d15f      	bne.n	8001af4 <HAL_UART_MspInit+0x178>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001a34:	2301      	movs	r3, #1
 8001a36:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001a38:	2300      	movs	r3, #0
 8001a3a:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001a3c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001a40:	4618      	mov	r0, r3
 8001a42:	f004 fb47 	bl	80060d4 <HAL_RCCEx_PeriphCLKConfig>
 8001a46:	4603      	mov	r3, r0
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d001      	beq.n	8001a50 <HAL_UART_MspInit+0xd4>
      Error_Handler();
 8001a4c:	f7ff fcce 	bl	80013ec <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
 8001a50:	4b5c      	ldr	r3, [pc, #368]	@ (8001bc4 <HAL_UART_MspInit+0x248>)
 8001a52:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a54:	4a5b      	ldr	r2, [pc, #364]	@ (8001bc4 <HAL_UART_MspInit+0x248>)
 8001a56:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001a5a:	6613      	str	r3, [r2, #96]	@ 0x60
 8001a5c:	4b59      	ldr	r3, [pc, #356]	@ (8001bc4 <HAL_UART_MspInit+0x248>)
 8001a5e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a60:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001a64:	61fb      	str	r3, [r7, #28]
 8001a66:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a68:	4b56      	ldr	r3, [pc, #344]	@ (8001bc4 <HAL_UART_MspInit+0x248>)
 8001a6a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a6c:	4a55      	ldr	r2, [pc, #340]	@ (8001bc4 <HAL_UART_MspInit+0x248>)
 8001a6e:	f043 0302 	orr.w	r3, r3, #2
 8001a72:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a74:	4b53      	ldr	r3, [pc, #332]	@ (8001bc4 <HAL_UART_MspInit+0x248>)
 8001a76:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a78:	f003 0302 	and.w	r3, r3, #2
 8001a7c:	61bb      	str	r3, [r7, #24]
 8001a7e:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001a80:	4b50      	ldr	r3, [pc, #320]	@ (8001bc4 <HAL_UART_MspInit+0x248>)
 8001a82:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a84:	4a4f      	ldr	r2, [pc, #316]	@ (8001bc4 <HAL_UART_MspInit+0x248>)
 8001a86:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001a8a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a8c:	4b4d      	ldr	r3, [pc, #308]	@ (8001bc4 <HAL_UART_MspInit+0x248>)
 8001a8e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a90:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001a94:	617b      	str	r3, [r7, #20]
 8001a96:	697b      	ldr	r3, [r7, #20]
    HAL_PWREx_EnableVddIO2();
 8001a98:	f003 fc0c 	bl	80052b4 <HAL_PWREx_EnableVddIO2>
    GPIO_InitStruct.Pin = USART1_TX_Pin;
 8001a9c:	2340      	movs	r3, #64	@ 0x40
 8001a9e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001aa2:	2302      	movs	r3, #2
 8001aa4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aa8:	2300      	movs	r3, #0
 8001aaa:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001aae:	2303      	movs	r3, #3
 8001ab0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001ab4:	2307      	movs	r3, #7
 8001ab6:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    HAL_GPIO_Init(USART1_TX_GPIO_Port, &GPIO_InitStruct);
 8001aba:	f107 03b4 	add.w	r3, r7, #180	@ 0xb4
 8001abe:	4619      	mov	r1, r3
 8001ac0:	4843      	ldr	r0, [pc, #268]	@ (8001bd0 <HAL_UART_MspInit+0x254>)
 8001ac2:	f001 ff01 	bl	80038c8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = UART1_RX_Pin|UART1_CTS_Pin|UART1_RTS_Pin;
 8001ac6:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8001aca:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ace:	2302      	movs	r3, #2
 8001ad0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ad4:	2300      	movs	r3, #0
 8001ad6:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ada:	2303      	movs	r3, #3
 8001adc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001ae0:	2307      	movs	r3, #7
 8001ae2:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001ae6:	f107 03b4 	add.w	r3, r7, #180	@ 0xb4
 8001aea:	4619      	mov	r1, r3
 8001aec:	4836      	ldr	r0, [pc, #216]	@ (8001bc8 <HAL_UART_MspInit+0x24c>)
 8001aee:	f001 feeb 	bl	80038c8 <HAL_GPIO_Init>
}
 8001af2:	e061      	b.n	8001bb8 <HAL_UART_MspInit+0x23c>
  else if(huart->Instance==USART2)
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	4a36      	ldr	r2, [pc, #216]	@ (8001bd4 <HAL_UART_MspInit+0x258>)
 8001afa:	4293      	cmp	r3, r2
 8001afc:	d15c      	bne.n	8001bb8 <HAL_UART_MspInit+0x23c>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001afe:	2302      	movs	r3, #2
 8001b00:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001b02:	2300      	movs	r3, #0
 8001b04:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001b06:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001b0a:	4618      	mov	r0, r3
 8001b0c:	f004 fae2 	bl	80060d4 <HAL_RCCEx_PeriphCLKConfig>
 8001b10:	4603      	mov	r3, r0
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d001      	beq.n	8001b1a <HAL_UART_MspInit+0x19e>
      Error_Handler();
 8001b16:	f7ff fc69 	bl	80013ec <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001b1a:	4b2a      	ldr	r3, [pc, #168]	@ (8001bc4 <HAL_UART_MspInit+0x248>)
 8001b1c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b1e:	4a29      	ldr	r2, [pc, #164]	@ (8001bc4 <HAL_UART_MspInit+0x248>)
 8001b20:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001b24:	6593      	str	r3, [r2, #88]	@ 0x58
 8001b26:	4b27      	ldr	r3, [pc, #156]	@ (8001bc4 <HAL_UART_MspInit+0x248>)
 8001b28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b2a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b2e:	613b      	str	r3, [r7, #16]
 8001b30:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001b32:	4b24      	ldr	r3, [pc, #144]	@ (8001bc4 <HAL_UART_MspInit+0x248>)
 8001b34:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b36:	4a23      	ldr	r2, [pc, #140]	@ (8001bc4 <HAL_UART_MspInit+0x248>)
 8001b38:	f043 0308 	orr.w	r3, r3, #8
 8001b3c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001b3e:	4b21      	ldr	r3, [pc, #132]	@ (8001bc4 <HAL_UART_MspInit+0x248>)
 8001b40:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b42:	f003 0308 	and.w	r3, r3, #8
 8001b46:	60fb      	str	r3, [r7, #12]
 8001b48:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b4a:	4b1e      	ldr	r3, [pc, #120]	@ (8001bc4 <HAL_UART_MspInit+0x248>)
 8001b4c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b4e:	4a1d      	ldr	r2, [pc, #116]	@ (8001bc4 <HAL_UART_MspInit+0x248>)
 8001b50:	f043 0301 	orr.w	r3, r3, #1
 8001b54:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001b56:	4b1b      	ldr	r3, [pc, #108]	@ (8001bc4 <HAL_UART_MspInit+0x248>)
 8001b58:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b5a:	f003 0301 	and.w	r3, r3, #1
 8001b5e:	60bb      	str	r3, [r7, #8]
 8001b60:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = USART2_RX_Pin;
 8001b62:	2340      	movs	r3, #64	@ 0x40
 8001b64:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b68:	2302      	movs	r3, #2
 8001b6a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b6e:	2300      	movs	r3, #0
 8001b70:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b74:	2303      	movs	r3, #3
 8001b76:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001b7a:	2307      	movs	r3, #7
 8001b7c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    HAL_GPIO_Init(USART2_RX_GPIO_Port, &GPIO_InitStruct);
 8001b80:	f107 03b4 	add.w	r3, r7, #180	@ 0xb4
 8001b84:	4619      	mov	r1, r3
 8001b86:	4814      	ldr	r0, [pc, #80]	@ (8001bd8 <HAL_UART_MspInit+0x25c>)
 8001b88:	f001 fe9e 	bl	80038c8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = USART2_TX_Pin;
 8001b8c:	2304      	movs	r3, #4
 8001b8e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b92:	2302      	movs	r3, #2
 8001b94:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b98:	2300      	movs	r3, #0
 8001b9a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b9e:	2303      	movs	r3, #3
 8001ba0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001ba4:	2307      	movs	r3, #7
 8001ba6:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    HAL_GPIO_Init(USART2_TX_GPIO_Port, &GPIO_InitStruct);
 8001baa:	f107 03b4 	add.w	r3, r7, #180	@ 0xb4
 8001bae:	4619      	mov	r1, r3
 8001bb0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001bb4:	f001 fe88 	bl	80038c8 <HAL_GPIO_Init>
}
 8001bb8:	bf00      	nop
 8001bba:	37c8      	adds	r7, #200	@ 0xc8
 8001bbc:	46bd      	mov	sp, r7
 8001bbe:	bd80      	pop	{r7, pc}
 8001bc0:	40008000 	.word	0x40008000
 8001bc4:	40021000 	.word	0x40021000
 8001bc8:	48001800 	.word	0x48001800
 8001bcc:	40013800 	.word	0x40013800
 8001bd0:	48000400 	.word	0x48000400
 8001bd4:	40004400 	.word	0x40004400
 8001bd8:	48000c00 	.word	0x48000c00

08001bdc <HAL_QSPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hqspi: QSPI handle pointer
  * @retval None
  */
void HAL_QSPI_MspInit(QSPI_HandleTypeDef* hqspi)
{
 8001bdc:	b580      	push	{r7, lr}
 8001bde:	b08a      	sub	sp, #40	@ 0x28
 8001be0:	af00      	add	r7, sp, #0
 8001be2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001be4:	f107 0314 	add.w	r3, r7, #20
 8001be8:	2200      	movs	r2, #0
 8001bea:	601a      	str	r2, [r3, #0]
 8001bec:	605a      	str	r2, [r3, #4]
 8001bee:	609a      	str	r2, [r3, #8]
 8001bf0:	60da      	str	r2, [r3, #12]
 8001bf2:	611a      	str	r2, [r3, #16]
  if(hqspi->Instance==QUADSPI)
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	4a26      	ldr	r2, [pc, #152]	@ (8001c94 <HAL_QSPI_MspInit+0xb8>)
 8001bfa:	4293      	cmp	r3, r2
 8001bfc:	d145      	bne.n	8001c8a <HAL_QSPI_MspInit+0xae>
  {
    /* USER CODE BEGIN QUADSPI_MspInit 0 */

    /* USER CODE END QUADSPI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 8001bfe:	4b26      	ldr	r3, [pc, #152]	@ (8001c98 <HAL_QSPI_MspInit+0xbc>)
 8001c00:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001c02:	4a25      	ldr	r2, [pc, #148]	@ (8001c98 <HAL_QSPI_MspInit+0xbc>)
 8001c04:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001c08:	6513      	str	r3, [r2, #80]	@ 0x50
 8001c0a:	4b23      	ldr	r3, [pc, #140]	@ (8001c98 <HAL_QSPI_MspInit+0xbc>)
 8001c0c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001c0e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001c12:	613b      	str	r3, [r7, #16]
 8001c14:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c16:	4b20      	ldr	r3, [pc, #128]	@ (8001c98 <HAL_QSPI_MspInit+0xbc>)
 8001c18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c1a:	4a1f      	ldr	r2, [pc, #124]	@ (8001c98 <HAL_QSPI_MspInit+0xbc>)
 8001c1c:	f043 0302 	orr.w	r3, r3, #2
 8001c20:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001c22:	4b1d      	ldr	r3, [pc, #116]	@ (8001c98 <HAL_QSPI_MspInit+0xbc>)
 8001c24:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c26:	f003 0302 	and.w	r3, r3, #2
 8001c2a:	60fb      	str	r3, [r7, #12]
 8001c2c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c2e:	4b1a      	ldr	r3, [pc, #104]	@ (8001c98 <HAL_QSPI_MspInit+0xbc>)
 8001c30:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c32:	4a19      	ldr	r2, [pc, #100]	@ (8001c98 <HAL_QSPI_MspInit+0xbc>)
 8001c34:	f043 0301 	orr.w	r3, r3, #1
 8001c38:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001c3a:	4b17      	ldr	r3, [pc, #92]	@ (8001c98 <HAL_QSPI_MspInit+0xbc>)
 8001c3c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c3e:	f003 0301 	and.w	r3, r3, #1
 8001c42:	60bb      	str	r3, [r7, #8]
 8001c44:	68bb      	ldr	r3, [r7, #8]
    PA7     ------> QUADSPI_BK1_IO2
    PB1     ------> QUADSPI_BK1_IO0
    PA3     ------> QUADSPI_CLK
    PA6     ------> QUADSPI_BK1_IO3
    */
    GPIO_InitStruct.Pin = QSPI_BK1_NCS_Pin|QSPI_BK1_IO1_Pin|QSPI_BK1_IO0_Pin;
 8001c46:	f640 0303 	movw	r3, #2051	@ 0x803
 8001c4a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c4c:	2302      	movs	r3, #2
 8001c4e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c50:	2300      	movs	r3, #0
 8001c52:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c54:	2303      	movs	r3, #3
 8001c56:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8001c58:	230a      	movs	r3, #10
 8001c5a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c5c:	f107 0314 	add.w	r3, r7, #20
 8001c60:	4619      	mov	r1, r3
 8001c62:	480e      	ldr	r0, [pc, #56]	@ (8001c9c <HAL_QSPI_MspInit+0xc0>)
 8001c64:	f001 fe30 	bl	80038c8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = QSPI_BK1_IO2_Pin|QSPI_CLK_Pin|QSPI_BK1_IO3_Pin;
 8001c68:	23c8      	movs	r3, #200	@ 0xc8
 8001c6a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c6c:	2302      	movs	r3, #2
 8001c6e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c70:	2300      	movs	r3, #0
 8001c72:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c74:	2303      	movs	r3, #3
 8001c76:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8001c78:	230a      	movs	r3, #10
 8001c7a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c7c:	f107 0314 	add.w	r3, r7, #20
 8001c80:	4619      	mov	r1, r3
 8001c82:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001c86:	f001 fe1f 	bl	80038c8 <HAL_GPIO_Init>

    /* USER CODE END QUADSPI_MspInit 1 */

  }

}
 8001c8a:	bf00      	nop
 8001c8c:	3728      	adds	r7, #40	@ 0x28
 8001c8e:	46bd      	mov	sp, r7
 8001c90:	bd80      	pop	{r7, pc}
 8001c92:	bf00      	nop
 8001c94:	a0001000 	.word	0xa0001000
 8001c98:	40021000 	.word	0x40021000
 8001c9c:	48000400 	.word	0x48000400

08001ca0 <HAL_SD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hsd: SD handle pointer
  * @retval None
  */
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	b08a      	sub	sp, #40	@ 0x28
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ca8:	f107 0314 	add.w	r3, r7, #20
 8001cac:	2200      	movs	r2, #0
 8001cae:	601a      	str	r2, [r3, #0]
 8001cb0:	605a      	str	r2, [r3, #4]
 8001cb2:	609a      	str	r2, [r3, #8]
 8001cb4:	60da      	str	r2, [r3, #12]
 8001cb6:	611a      	str	r2, [r3, #16]
  if(hsd->Instance==SDMMC1)
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	4a25      	ldr	r2, [pc, #148]	@ (8001d54 <HAL_SD_MspInit+0xb4>)
 8001cbe:	4293      	cmp	r3, r2
 8001cc0:	d144      	bne.n	8001d4c <HAL_SD_MspInit+0xac>
  {
    /* USER CODE BEGIN SDMMC1_MspInit 0 */

    /* USER CODE END SDMMC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 8001cc2:	4b25      	ldr	r3, [pc, #148]	@ (8001d58 <HAL_SD_MspInit+0xb8>)
 8001cc4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001cc6:	4a24      	ldr	r2, [pc, #144]	@ (8001d58 <HAL_SD_MspInit+0xb8>)
 8001cc8:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001ccc:	6613      	str	r3, [r2, #96]	@ 0x60
 8001cce:	4b22      	ldr	r3, [pc, #136]	@ (8001d58 <HAL_SD_MspInit+0xb8>)
 8001cd0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001cd2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001cd6:	613b      	str	r3, [r7, #16]
 8001cd8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001cda:	4b1f      	ldr	r3, [pc, #124]	@ (8001d58 <HAL_SD_MspInit+0xb8>)
 8001cdc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001cde:	4a1e      	ldr	r2, [pc, #120]	@ (8001d58 <HAL_SD_MspInit+0xb8>)
 8001ce0:	f043 0308 	orr.w	r3, r3, #8
 8001ce4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001ce6:	4b1c      	ldr	r3, [pc, #112]	@ (8001d58 <HAL_SD_MspInit+0xb8>)
 8001ce8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001cea:	f003 0308 	and.w	r3, r3, #8
 8001cee:	60fb      	str	r3, [r7, #12]
 8001cf0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001cf2:	4b19      	ldr	r3, [pc, #100]	@ (8001d58 <HAL_SD_MspInit+0xb8>)
 8001cf4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001cf6:	4a18      	ldr	r2, [pc, #96]	@ (8001d58 <HAL_SD_MspInit+0xb8>)
 8001cf8:	f043 0304 	orr.w	r3, r3, #4
 8001cfc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001cfe:	4b16      	ldr	r3, [pc, #88]	@ (8001d58 <HAL_SD_MspInit+0xb8>)
 8001d00:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d02:	f003 0304 	and.w	r3, r3, #4
 8001d06:	60bb      	str	r3, [r7, #8]
 8001d08:	68bb      	ldr	r3, [r7, #8]
    PC11     ------> SDMMC1_D3
    PC12     ------> SDMMC1_CK
    PC9     ------> SDMMC1_D1
    PC8     ------> SDMMC1_D0
    */
    GPIO_InitStruct.Pin = uSD_CMD_Pin;
 8001d0a:	2304      	movs	r3, #4
 8001d0c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d0e:	2302      	movs	r3, #2
 8001d10:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d12:	2300      	movs	r3, #0
 8001d14:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d16:	2303      	movs	r3, #3
 8001d18:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8001d1a:	230c      	movs	r3, #12
 8001d1c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(uSD_CMD_GPIO_Port, &GPIO_InitStruct);
 8001d1e:	f107 0314 	add.w	r3, r7, #20
 8001d22:	4619      	mov	r1, r3
 8001d24:	480d      	ldr	r0, [pc, #52]	@ (8001d5c <HAL_SD_MspInit+0xbc>)
 8001d26:	f001 fdcf 	bl	80038c8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = uSD_D2_Pin|uSD_D3_Pin|uSD_CLK_Pin|uSD_D1_Pin
 8001d2a:	f44f 53f8 	mov.w	r3, #7936	@ 0x1f00
 8001d2e:	617b      	str	r3, [r7, #20]
                          |uSD_D0_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d30:	2302      	movs	r3, #2
 8001d32:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d34:	2300      	movs	r3, #0
 8001d36:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d38:	2303      	movs	r3, #3
 8001d3a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8001d3c:	230c      	movs	r3, #12
 8001d3e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001d40:	f107 0314 	add.w	r3, r7, #20
 8001d44:	4619      	mov	r1, r3
 8001d46:	4806      	ldr	r0, [pc, #24]	@ (8001d60 <HAL_SD_MspInit+0xc0>)
 8001d48:	f001 fdbe 	bl	80038c8 <HAL_GPIO_Init>

    /* USER CODE END SDMMC1_MspInit 1 */

  }

}
 8001d4c:	bf00      	nop
 8001d4e:	3728      	adds	r7, #40	@ 0x28
 8001d50:	46bd      	mov	sp, r7
 8001d52:	bd80      	pop	{r7, pc}
 8001d54:	40012800 	.word	0x40012800
 8001d58:	40021000 	.word	0x40021000
 8001d5c:	48000c00 	.word	0x48000c00
 8001d60:	48000800 	.word	0x48000800

08001d64 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001d64:	b580      	push	{r7, lr}
 8001d66:	b08e      	sub	sp, #56	@ 0x38
 8001d68:	af00      	add	r7, sp, #0
 8001d6a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d6c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001d70:	2200      	movs	r2, #0
 8001d72:	601a      	str	r2, [r3, #0]
 8001d74:	605a      	str	r2, [r3, #4]
 8001d76:	609a      	str	r2, [r3, #8]
 8001d78:	60da      	str	r2, [r3, #12]
 8001d7a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	4a4b      	ldr	r2, [pc, #300]	@ (8001eb0 <HAL_SPI_MspInit+0x14c>)
 8001d82:	4293      	cmp	r3, r2
 8001d84:	d146      	bne.n	8001e14 <HAL_SPI_MspInit+0xb0>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001d86:	4b4b      	ldr	r3, [pc, #300]	@ (8001eb4 <HAL_SPI_MspInit+0x150>)
 8001d88:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001d8a:	4a4a      	ldr	r2, [pc, #296]	@ (8001eb4 <HAL_SPI_MspInit+0x150>)
 8001d8c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001d90:	6613      	str	r3, [r2, #96]	@ 0x60
 8001d92:	4b48      	ldr	r3, [pc, #288]	@ (8001eb4 <HAL_SPI_MspInit+0x150>)
 8001d94:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001d96:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001d9a:	623b      	str	r3, [r7, #32]
 8001d9c:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d9e:	4b45      	ldr	r3, [pc, #276]	@ (8001eb4 <HAL_SPI_MspInit+0x150>)
 8001da0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001da2:	4a44      	ldr	r2, [pc, #272]	@ (8001eb4 <HAL_SPI_MspInit+0x150>)
 8001da4:	f043 0302 	orr.w	r3, r3, #2
 8001da8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001daa:	4b42      	ldr	r3, [pc, #264]	@ (8001eb4 <HAL_SPI_MspInit+0x150>)
 8001dac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001dae:	f003 0302 	and.w	r3, r3, #2
 8001db2:	61fb      	str	r3, [r7, #28]
 8001db4:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001db6:	4b3f      	ldr	r3, [pc, #252]	@ (8001eb4 <HAL_SPI_MspInit+0x150>)
 8001db8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001dba:	4a3e      	ldr	r2, [pc, #248]	@ (8001eb4 <HAL_SPI_MspInit+0x150>)
 8001dbc:	f043 0301 	orr.w	r3, r3, #1
 8001dc0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001dc2:	4b3c      	ldr	r3, [pc, #240]	@ (8001eb4 <HAL_SPI_MspInit+0x150>)
 8001dc4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001dc6:	f003 0301 	and.w	r3, r3, #1
 8001dca:	61bb      	str	r3, [r7, #24]
 8001dcc:	69bb      	ldr	r3, [r7, #24]
    PB4 (NJTRST)     ------> SPI1_MISO
    PA15 (JTDI)     ------> SPI1_NSS
    PB5     ------> SPI1_MOSI
    PA5     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = ARD_D12_Pin|ARD_D11_Pin;
 8001dce:	2330      	movs	r3, #48	@ 0x30
 8001dd0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dd2:	2302      	movs	r3, #2
 8001dd4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dd6:	2300      	movs	r3, #0
 8001dd8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001dda:	2303      	movs	r3, #3
 8001ddc:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001dde:	2305      	movs	r3, #5
 8001de0:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001de2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001de6:	4619      	mov	r1, r3
 8001de8:	4833      	ldr	r0, [pc, #204]	@ (8001eb8 <HAL_SPI_MspInit+0x154>)
 8001dea:	f001 fd6d 	bl	80038c8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ARD_D10_Pin|ARD_D13_Pin;
 8001dee:	f248 0320 	movw	r3, #32800	@ 0x8020
 8001df2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001df4:	2302      	movs	r3, #2
 8001df6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001df8:	2300      	movs	r3, #0
 8001dfa:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001dfc:	2303      	movs	r3, #3
 8001dfe:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001e00:	2305      	movs	r3, #5
 8001e02:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e04:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001e08:	4619      	mov	r1, r3
 8001e0a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001e0e:	f001 fd5b 	bl	80038c8 <HAL_GPIO_Init>
    /* USER CODE BEGIN SPI2_MspInit 1 */

    /* USER CODE END SPI2_MspInit 1 */
  }

}
 8001e12:	e049      	b.n	8001ea8 <HAL_SPI_MspInit+0x144>
  else if(hspi->Instance==SPI2)
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	4a28      	ldr	r2, [pc, #160]	@ (8001ebc <HAL_SPI_MspInit+0x158>)
 8001e1a:	4293      	cmp	r3, r2
 8001e1c:	d144      	bne.n	8001ea8 <HAL_SPI_MspInit+0x144>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001e1e:	4b25      	ldr	r3, [pc, #148]	@ (8001eb4 <HAL_SPI_MspInit+0x150>)
 8001e20:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e22:	4a24      	ldr	r2, [pc, #144]	@ (8001eb4 <HAL_SPI_MspInit+0x150>)
 8001e24:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001e28:	6593      	str	r3, [r2, #88]	@ 0x58
 8001e2a:	4b22      	ldr	r3, [pc, #136]	@ (8001eb4 <HAL_SPI_MspInit+0x150>)
 8001e2c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e2e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001e32:	617b      	str	r3, [r7, #20]
 8001e34:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOI_CLK_ENABLE();
 8001e36:	4b1f      	ldr	r3, [pc, #124]	@ (8001eb4 <HAL_SPI_MspInit+0x150>)
 8001e38:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e3a:	4a1e      	ldr	r2, [pc, #120]	@ (8001eb4 <HAL_SPI_MspInit+0x150>)
 8001e3c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001e40:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001e42:	4b1c      	ldr	r3, [pc, #112]	@ (8001eb4 <HAL_SPI_MspInit+0x150>)
 8001e44:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e46:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001e4a:	613b      	str	r3, [r7, #16]
 8001e4c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e4e:	4b19      	ldr	r3, [pc, #100]	@ (8001eb4 <HAL_SPI_MspInit+0x150>)
 8001e50:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e52:	4a18      	ldr	r2, [pc, #96]	@ (8001eb4 <HAL_SPI_MspInit+0x150>)
 8001e54:	f043 0302 	orr.w	r3, r3, #2
 8001e58:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001e5a:	4b16      	ldr	r3, [pc, #88]	@ (8001eb4 <HAL_SPI_MspInit+0x150>)
 8001e5c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e5e:	f003 0302 	and.w	r3, r3, #2
 8001e62:	60fb      	str	r3, [r7, #12]
 8001e64:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = SPI2_MISO_Pin|SPI2_CLK_Pin;
 8001e66:	2306      	movs	r3, #6
 8001e68:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e6a:	2302      	movs	r3, #2
 8001e6c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e6e:	2300      	movs	r3, #0
 8001e70:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e72:	2303      	movs	r3, #3
 8001e74:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001e76:	2305      	movs	r3, #5
 8001e78:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8001e7a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001e7e:	4619      	mov	r1, r3
 8001e80:	480f      	ldr	r0, [pc, #60]	@ (8001ec0 <HAL_SPI_MspInit+0x15c>)
 8001e82:	f001 fd21 	bl	80038c8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = SPI2_MOSI_Pin;
 8001e86:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001e8a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e8c:	2302      	movs	r3, #2
 8001e8e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e90:	2300      	movs	r3, #0
 8001e92:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e94:	2303      	movs	r3, #3
 8001e96:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001e98:	2305      	movs	r3, #5
 8001e9a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(SPI2_MOSI_GPIO_Port, &GPIO_InitStruct);
 8001e9c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001ea0:	4619      	mov	r1, r3
 8001ea2:	4805      	ldr	r0, [pc, #20]	@ (8001eb8 <HAL_SPI_MspInit+0x154>)
 8001ea4:	f001 fd10 	bl	80038c8 <HAL_GPIO_Init>
}
 8001ea8:	bf00      	nop
 8001eaa:	3738      	adds	r7, #56	@ 0x38
 8001eac:	46bd      	mov	sp, r7
 8001eae:	bd80      	pop	{r7, pc}
 8001eb0:	40013000 	.word	0x40013000
 8001eb4:	40021000 	.word	0x40021000
 8001eb8:	48000400 	.word	0x48000400
 8001ebc:	40003800 	.word	0x40003800
 8001ec0:	48002000 	.word	0x48002000

08001ec4 <HAL_FMC_MspInit>:

}

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 8001ec4:	b580      	push	{r7, lr}
 8001ec6:	b086      	sub	sp, #24
 8001ec8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 8001eca:	1d3b      	adds	r3, r7, #4
 8001ecc:	2200      	movs	r2, #0
 8001ece:	601a      	str	r2, [r3, #0]
 8001ed0:	605a      	str	r2, [r3, #4]
 8001ed2:	609a      	str	r2, [r3, #8]
 8001ed4:	60da      	str	r2, [r3, #12]
 8001ed6:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 8001ed8:	4b2b      	ldr	r3, [pc, #172]	@ (8001f88 <HAL_FMC_MspInit+0xc4>)
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d14f      	bne.n	8001f80 <HAL_FMC_MspInit+0xbc>
    return;
  }
  FMC_Initialized = 1;
 8001ee0:	4b29      	ldr	r3, [pc, #164]	@ (8001f88 <HAL_FMC_MspInit+0xc4>)
 8001ee2:	2201      	movs	r2, #1
 8001ee4:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 8001ee6:	4b29      	ldr	r3, [pc, #164]	@ (8001f8c <HAL_FMC_MspInit+0xc8>)
 8001ee8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001eea:	4a28      	ldr	r2, [pc, #160]	@ (8001f8c <HAL_FMC_MspInit+0xc8>)
 8001eec:	f043 0301 	orr.w	r3, r3, #1
 8001ef0:	6513      	str	r3, [r2, #80]	@ 0x50
 8001ef2:	4b26      	ldr	r3, [pc, #152]	@ (8001f8c <HAL_FMC_MspInit+0xc8>)
 8001ef4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001ef6:	f003 0301 	and.w	r3, r3, #1
 8001efa:	603b      	str	r3, [r7, #0]
 8001efc:	683b      	ldr	r3, [r7, #0]
  PF13   ------> FMC_A7
  PE12   ------> FMC_D9
  PF12   ------> FMC_A6
  PE11   ------> FMC_D8
  */
  GPIO_InitStruct.Pin = PSRAM_NBL0_Pin|PSRAM_NBL1_Pin|D7_Pin|D6_Pin
 8001efe:	f64f 7383 	movw	r3, #65411	@ 0xff83
 8001f02:	607b      	str	r3, [r7, #4]
                          |D12_Pin|D5_Pin|D11_Pin|D4_Pin
                          |D10_Pin|D9_Pin|D8_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f04:	2302      	movs	r3, #2
 8001f06:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f08:	2300      	movs	r3, #0
 8001f0a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f0c:	2303      	movs	r3, #3
 8001f0e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001f10:	230c      	movs	r3, #12
 8001f12:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001f14:	1d3b      	adds	r3, r7, #4
 8001f16:	4619      	mov	r1, r3
 8001f18:	481d      	ldr	r0, [pc, #116]	@ (8001f90 <HAL_FMC_MspInit+0xcc>)
 8001f1a:	f001 fcd5 	bl	80038c8 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = PSRAM_NE_Pin|PSRAM_A11_Pin|PSRAM_A10_Pin|PSRAM_A15_Pin
 8001f1e:	f240 233f 	movw	r3, #575	@ 0x23f
 8001f22:	607b      	str	r3, [r7, #4]
                          |PSRAM_A14_Pin|PSRAM_A13_Pin|PSRAM_A12_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f24:	2302      	movs	r3, #2
 8001f26:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f28:	2300      	movs	r3, #0
 8001f2a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f2c:	2303      	movs	r3, #3
 8001f2e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001f30:	230c      	movs	r3, #12
 8001f32:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001f34:	1d3b      	adds	r3, r7, #4
 8001f36:	4619      	mov	r1, r3
 8001f38:	4816      	ldr	r0, [pc, #88]	@ (8001f94 <HAL_FMC_MspInit+0xd0>)
 8001f3a:	f001 fcc5 	bl	80038c8 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = D2_Pin|OE_Pin|D3_Pin|WE_Pin
 8001f3e:	f64f 73b3 	movw	r3, #65459	@ 0xffb3
 8001f42:	607b      	str	r3, [r7, #4]
                          |LCD_NE_Pin|D1_Pin|D15_Pin|D0_Pin
                          |PSRAM_A17_Pin|PSRAM_A16_Pin|PSRAM_A18_LCD_RS_Pin|D14_Pin
                          |D13_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f44:	2302      	movs	r3, #2
 8001f46:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f48:	2300      	movs	r3, #0
 8001f4a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f4c:	2303      	movs	r3, #3
 8001f4e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001f50:	230c      	movs	r3, #12
 8001f52:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001f54:	1d3b      	adds	r3, r7, #4
 8001f56:	4619      	mov	r1, r3
 8001f58:	480f      	ldr	r0, [pc, #60]	@ (8001f98 <HAL_FMC_MspInit+0xd4>)
 8001f5a:	f001 fcb5 	bl	80038c8 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = PSRAM_A2_Pin|PSRAM_A1_Pin|PSRAM_A0_Pin|PSRAM_A3_Pin
 8001f5e:	f24f 033f 	movw	r3, #61503	@ 0xf03f
 8001f62:	607b      	str	r3, [r7, #4]
                          |PSRAM_A4_Pin|PSRAM_A5_Pin|PSRAM_A9_Pin|PSRAM_A8_Pin
                          |PSRAM_A7_Pin|PSRAM_A6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f64:	2302      	movs	r3, #2
 8001f66:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f68:	2300      	movs	r3, #0
 8001f6a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f6c:	2303      	movs	r3, #3
 8001f6e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001f70:	230c      	movs	r3, #12
 8001f72:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001f74:	1d3b      	adds	r3, r7, #4
 8001f76:	4619      	mov	r1, r3
 8001f78:	4808      	ldr	r0, [pc, #32]	@ (8001f9c <HAL_FMC_MspInit+0xd8>)
 8001f7a:	f001 fca5 	bl	80038c8 <HAL_GPIO_Init>
 8001f7e:	e000      	b.n	8001f82 <HAL_FMC_MspInit+0xbe>
    return;
 8001f80:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 8001f82:	3718      	adds	r7, #24
 8001f84:	46bd      	mov	sp, r7
 8001f86:	bd80      	pop	{r7, pc}
 8001f88:	20000918 	.word	0x20000918
 8001f8c:	40021000 	.word	0x40021000
 8001f90:	48001000 	.word	0x48001000
 8001f94:	48001800 	.word	0x48001800
 8001f98:	48000c00 	.word	0x48000c00
 8001f9c:	48001400 	.word	0x48001400

08001fa0 <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* hsram){
 8001fa0:	b580      	push	{r7, lr}
 8001fa2:	b082      	sub	sp, #8
 8001fa4:	af00      	add	r7, sp, #0
 8001fa6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FMC_MspInit();
 8001fa8:	f7ff ff8c 	bl	8001ec4 <HAL_FMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 8001fac:	bf00      	nop
 8001fae:	3708      	adds	r7, #8
 8001fb0:	46bd      	mov	sp, r7
 8001fb2:	bd80      	pop	{r7, pc}

08001fb4 <HAL_SAI_MspInit>:
}

static uint32_t SAI1_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* hsai)
{
 8001fb4:	b580      	push	{r7, lr}
 8001fb6:	b08a      	sub	sp, #40	@ 0x28
 8001fb8:	af00      	add	r7, sp, #0
 8001fba:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
/* SAI1 */
    if(hsai->Instance==SAI1_Block_A)
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	4a33      	ldr	r2, [pc, #204]	@ (8002090 <HAL_SAI_MspInit+0xdc>)
 8001fc2:	4293      	cmp	r3, r2
 8001fc4:	d135      	bne.n	8002032 <HAL_SAI_MspInit+0x7e>
    {
    /* Peripheral clock enable */
    if (SAI1_client == 0)
 8001fc6:	4b33      	ldr	r3, [pc, #204]	@ (8002094 <HAL_SAI_MspInit+0xe0>)
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d10b      	bne.n	8001fe6 <HAL_SAI_MspInit+0x32>
    {
       __HAL_RCC_SAI1_CLK_ENABLE();
 8001fce:	4b32      	ldr	r3, [pc, #200]	@ (8002098 <HAL_SAI_MspInit+0xe4>)
 8001fd0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001fd2:	4a31      	ldr	r2, [pc, #196]	@ (8002098 <HAL_SAI_MspInit+0xe4>)
 8001fd4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001fd8:	6613      	str	r3, [r2, #96]	@ 0x60
 8001fda:	4b2f      	ldr	r3, [pc, #188]	@ (8002098 <HAL_SAI_MspInit+0xe4>)
 8001fdc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001fde:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001fe2:	613b      	str	r3, [r7, #16]
 8001fe4:	693b      	ldr	r3, [r7, #16]
    }
    SAI1_client ++;
 8001fe6:	4b2b      	ldr	r3, [pc, #172]	@ (8002094 <HAL_SAI_MspInit+0xe0>)
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	3301      	adds	r3, #1
 8001fec:	4a29      	ldr	r2, [pc, #164]	@ (8002094 <HAL_SAI_MspInit+0xe0>)
 8001fee:	6013      	str	r3, [r2, #0]
    PE4     ------> SAI1_FS_A
    PE2     ------> SAI1_MCLK_A
    PE6     ------> SAI1_SD_A
    PB10     ------> SAI1_SCK_A
    */
    GPIO_InitStruct.Pin = SAI1_FSA_Pin|SAI1_MCKA_Pin|SAI1_SDA_Pin;
 8001ff0:	2354      	movs	r3, #84	@ 0x54
 8001ff2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ff4:	2302      	movs	r3, #2
 8001ff6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ff8:	2300      	movs	r3, #0
 8001ffa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ffc:	2300      	movs	r3, #0
 8001ffe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 8002000:	230d      	movs	r3, #13
 8002002:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002004:	f107 0314 	add.w	r3, r7, #20
 8002008:	4619      	mov	r1, r3
 800200a:	4824      	ldr	r0, [pc, #144]	@ (800209c <HAL_SAI_MspInit+0xe8>)
 800200c:	f001 fc5c 	bl	80038c8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002010:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002014:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002016:	2302      	movs	r3, #2
 8002018:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800201a:	2300      	movs	r3, #0
 800201c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800201e:	2300      	movs	r3, #0
 8002020:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 8002022:	230d      	movs	r3, #13
 8002024:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002026:	f107 0314 	add.w	r3, r7, #20
 800202a:	4619      	mov	r1, r3
 800202c:	481c      	ldr	r0, [pc, #112]	@ (80020a0 <HAL_SAI_MspInit+0xec>)
 800202e:	f001 fc4b 	bl	80038c8 <HAL_GPIO_Init>

    }
    if(hsai->Instance==SAI1_Block_B)
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	4a1b      	ldr	r2, [pc, #108]	@ (80020a4 <HAL_SAI_MspInit+0xf0>)
 8002038:	4293      	cmp	r3, r2
 800203a:	d124      	bne.n	8002086 <HAL_SAI_MspInit+0xd2>
    {
      /* Peripheral clock enable */
      if (SAI1_client == 0)
 800203c:	4b15      	ldr	r3, [pc, #84]	@ (8002094 <HAL_SAI_MspInit+0xe0>)
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	2b00      	cmp	r3, #0
 8002042:	d10b      	bne.n	800205c <HAL_SAI_MspInit+0xa8>
      {
       __HAL_RCC_SAI1_CLK_ENABLE();
 8002044:	4b14      	ldr	r3, [pc, #80]	@ (8002098 <HAL_SAI_MspInit+0xe4>)
 8002046:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002048:	4a13      	ldr	r2, [pc, #76]	@ (8002098 <HAL_SAI_MspInit+0xe4>)
 800204a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800204e:	6613      	str	r3, [r2, #96]	@ 0x60
 8002050:	4b11      	ldr	r3, [pc, #68]	@ (8002098 <HAL_SAI_MspInit+0xe4>)
 8002052:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002054:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002058:	60fb      	str	r3, [r7, #12]
 800205a:	68fb      	ldr	r3, [r7, #12]
      }
    SAI1_client ++;
 800205c:	4b0d      	ldr	r3, [pc, #52]	@ (8002094 <HAL_SAI_MspInit+0xe0>)
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	3301      	adds	r3, #1
 8002062:	4a0c      	ldr	r2, [pc, #48]	@ (8002094 <HAL_SAI_MspInit+0xe0>)
 8002064:	6013      	str	r3, [r2, #0]

    /**SAI1_B_Block_B GPIO Configuration
    PE3     ------> SAI1_SD_B
    */
    GPIO_InitStruct.Pin = SAI1_SDB_Pin;
 8002066:	2308      	movs	r3, #8
 8002068:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800206a:	2302      	movs	r3, #2
 800206c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800206e:	2300      	movs	r3, #0
 8002070:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002072:	2300      	movs	r3, #0
 8002074:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 8002076:	230d      	movs	r3, #13
 8002078:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(SAI1_SDB_GPIO_Port, &GPIO_InitStruct);
 800207a:	f107 0314 	add.w	r3, r7, #20
 800207e:	4619      	mov	r1, r3
 8002080:	4806      	ldr	r0, [pc, #24]	@ (800209c <HAL_SAI_MspInit+0xe8>)
 8002082:	f001 fc21 	bl	80038c8 <HAL_GPIO_Init>

    }
}
 8002086:	bf00      	nop
 8002088:	3728      	adds	r7, #40	@ 0x28
 800208a:	46bd      	mov	sp, r7
 800208c:	bd80      	pop	{r7, pc}
 800208e:	bf00      	nop
 8002090:	40015404 	.word	0x40015404
 8002094:	2000091c 	.word	0x2000091c
 8002098:	40021000 	.word	0x40021000
 800209c:	48001000 	.word	0x48001000
 80020a0:	48000400 	.word	0x48000400
 80020a4:	40015424 	.word	0x40015424

080020a8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80020a8:	b480      	push	{r7}
 80020aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80020ac:	bf00      	nop
 80020ae:	e7fd      	b.n	80020ac <NMI_Handler+0x4>

080020b0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80020b0:	b480      	push	{r7}
 80020b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80020b4:	bf00      	nop
 80020b6:	e7fd      	b.n	80020b4 <HardFault_Handler+0x4>

080020b8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80020b8:	b480      	push	{r7}
 80020ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80020bc:	bf00      	nop
 80020be:	e7fd      	b.n	80020bc <MemManage_Handler+0x4>

080020c0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80020c0:	b480      	push	{r7}
 80020c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80020c4:	bf00      	nop
 80020c6:	e7fd      	b.n	80020c4 <BusFault_Handler+0x4>

080020c8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80020c8:	b480      	push	{r7}
 80020ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80020cc:	bf00      	nop
 80020ce:	e7fd      	b.n	80020cc <UsageFault_Handler+0x4>

080020d0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80020d0:	b480      	push	{r7}
 80020d2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80020d4:	bf00      	nop
 80020d6:	46bd      	mov	sp, r7
 80020d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020dc:	4770      	bx	lr

080020de <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80020de:	b480      	push	{r7}
 80020e0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80020e2:	bf00      	nop
 80020e4:	46bd      	mov	sp, r7
 80020e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ea:	4770      	bx	lr

080020ec <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80020ec:	b480      	push	{r7}
 80020ee:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80020f0:	bf00      	nop
 80020f2:	46bd      	mov	sp, r7
 80020f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f8:	4770      	bx	lr

080020fa <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80020fa:	b580      	push	{r7, lr}
 80020fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80020fe:	f000 f925 	bl	800234c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002102:	bf00      	nop
 8002104:	bd80      	pop	{r7, pc}
	...

08002108 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB OTG FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8002108:	b580      	push	{r7, lr}
 800210a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 800210c:	4802      	ldr	r0, [pc, #8]	@ (8002118 <OTG_FS_IRQHandler+0x10>)
 800210e:	f001 fff5 	bl	80040fc <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8002112:	bf00      	nop
 8002114:	bd80      	pop	{r7, pc}
 8002116:	bf00      	nop
 8002118:	20001e2c 	.word	0x20001e2c

0800211c <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800211c:	b580      	push	{r7, lr}
 800211e:	b086      	sub	sp, #24
 8002120:	af00      	add	r7, sp, #0
 8002122:	60f8      	str	r0, [r7, #12]
 8002124:	60b9      	str	r1, [r7, #8]
 8002126:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002128:	2300      	movs	r3, #0
 800212a:	617b      	str	r3, [r7, #20]
 800212c:	e00a      	b.n	8002144 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800212e:	f3af 8000 	nop.w
 8002132:	4601      	mov	r1, r0
 8002134:	68bb      	ldr	r3, [r7, #8]
 8002136:	1c5a      	adds	r2, r3, #1
 8002138:	60ba      	str	r2, [r7, #8]
 800213a:	b2ca      	uxtb	r2, r1
 800213c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800213e:	697b      	ldr	r3, [r7, #20]
 8002140:	3301      	adds	r3, #1
 8002142:	617b      	str	r3, [r7, #20]
 8002144:	697a      	ldr	r2, [r7, #20]
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	429a      	cmp	r2, r3
 800214a:	dbf0      	blt.n	800212e <_read+0x12>
  }

  return len;
 800214c:	687b      	ldr	r3, [r7, #4]
}
 800214e:	4618      	mov	r0, r3
 8002150:	3718      	adds	r7, #24
 8002152:	46bd      	mov	sp, r7
 8002154:	bd80      	pop	{r7, pc}

08002156 <_close>:
  }
  return len;
}

int _close(int file)
{
 8002156:	b480      	push	{r7}
 8002158:	b083      	sub	sp, #12
 800215a:	af00      	add	r7, sp, #0
 800215c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800215e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002162:	4618      	mov	r0, r3
 8002164:	370c      	adds	r7, #12
 8002166:	46bd      	mov	sp, r7
 8002168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800216c:	4770      	bx	lr

0800216e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800216e:	b480      	push	{r7}
 8002170:	b083      	sub	sp, #12
 8002172:	af00      	add	r7, sp, #0
 8002174:	6078      	str	r0, [r7, #4]
 8002176:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002178:	683b      	ldr	r3, [r7, #0]
 800217a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800217e:	605a      	str	r2, [r3, #4]
  return 0;
 8002180:	2300      	movs	r3, #0
}
 8002182:	4618      	mov	r0, r3
 8002184:	370c      	adds	r7, #12
 8002186:	46bd      	mov	sp, r7
 8002188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800218c:	4770      	bx	lr

0800218e <_isatty>:

int _isatty(int file)
{
 800218e:	b480      	push	{r7}
 8002190:	b083      	sub	sp, #12
 8002192:	af00      	add	r7, sp, #0
 8002194:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002196:	2301      	movs	r3, #1
}
 8002198:	4618      	mov	r0, r3
 800219a:	370c      	adds	r7, #12
 800219c:	46bd      	mov	sp, r7
 800219e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a2:	4770      	bx	lr

080021a4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80021a4:	b480      	push	{r7}
 80021a6:	b085      	sub	sp, #20
 80021a8:	af00      	add	r7, sp, #0
 80021aa:	60f8      	str	r0, [r7, #12]
 80021ac:	60b9      	str	r1, [r7, #8]
 80021ae:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80021b0:	2300      	movs	r3, #0
}
 80021b2:	4618      	mov	r0, r3
 80021b4:	3714      	adds	r7, #20
 80021b6:	46bd      	mov	sp, r7
 80021b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021bc:	4770      	bx	lr
	...

080021c0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80021c0:	b580      	push	{r7, lr}
 80021c2:	b086      	sub	sp, #24
 80021c4:	af00      	add	r7, sp, #0
 80021c6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80021c8:	4a14      	ldr	r2, [pc, #80]	@ (800221c <_sbrk+0x5c>)
 80021ca:	4b15      	ldr	r3, [pc, #84]	@ (8002220 <_sbrk+0x60>)
 80021cc:	1ad3      	subs	r3, r2, r3
 80021ce:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80021d0:	697b      	ldr	r3, [r7, #20]
 80021d2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80021d4:	4b13      	ldr	r3, [pc, #76]	@ (8002224 <_sbrk+0x64>)
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d102      	bne.n	80021e2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80021dc:	4b11      	ldr	r3, [pc, #68]	@ (8002224 <_sbrk+0x64>)
 80021de:	4a12      	ldr	r2, [pc, #72]	@ (8002228 <_sbrk+0x68>)
 80021e0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80021e2:	4b10      	ldr	r3, [pc, #64]	@ (8002224 <_sbrk+0x64>)
 80021e4:	681a      	ldr	r2, [r3, #0]
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	4413      	add	r3, r2
 80021ea:	693a      	ldr	r2, [r7, #16]
 80021ec:	429a      	cmp	r2, r3
 80021ee:	d207      	bcs.n	8002200 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80021f0:	f00c f96a 	bl	800e4c8 <__errno>
 80021f4:	4603      	mov	r3, r0
 80021f6:	220c      	movs	r2, #12
 80021f8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80021fa:	f04f 33ff 	mov.w	r3, #4294967295
 80021fe:	e009      	b.n	8002214 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002200:	4b08      	ldr	r3, [pc, #32]	@ (8002224 <_sbrk+0x64>)
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002206:	4b07      	ldr	r3, [pc, #28]	@ (8002224 <_sbrk+0x64>)
 8002208:	681a      	ldr	r2, [r3, #0]
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	4413      	add	r3, r2
 800220e:	4a05      	ldr	r2, [pc, #20]	@ (8002224 <_sbrk+0x64>)
 8002210:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002212:	68fb      	ldr	r3, [r7, #12]
}
 8002214:	4618      	mov	r0, r3
 8002216:	3718      	adds	r7, #24
 8002218:	46bd      	mov	sp, r7
 800221a:	bd80      	pop	{r7, pc}
 800221c:	20040000 	.word	0x20040000
 8002220:	00000400 	.word	0x00000400
 8002224:	20000920 	.word	0x20000920
 8002228:	20002680 	.word	0x20002680

0800222c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 800222c:	b480      	push	{r7}
 800222e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8002230:	4b06      	ldr	r3, [pc, #24]	@ (800224c <SystemInit+0x20>)
 8002232:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002236:	4a05      	ldr	r2, [pc, #20]	@ (800224c <SystemInit+0x20>)
 8002238:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800223c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8002240:	bf00      	nop
 8002242:	46bd      	mov	sp, r7
 8002244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002248:	4770      	bx	lr
 800224a:	bf00      	nop
 800224c:	e000ed00 	.word	0xe000ed00

08002250 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8002250:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002288 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002254:	f7ff ffea 	bl	800222c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002258:	480c      	ldr	r0, [pc, #48]	@ (800228c <LoopForever+0x6>)
  ldr r1, =_edata
 800225a:	490d      	ldr	r1, [pc, #52]	@ (8002290 <LoopForever+0xa>)
  ldr r2, =_sidata
 800225c:	4a0d      	ldr	r2, [pc, #52]	@ (8002294 <LoopForever+0xe>)
  movs r3, #0
 800225e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002260:	e002      	b.n	8002268 <LoopCopyDataInit>

08002262 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002262:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002264:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002266:	3304      	adds	r3, #4

08002268 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002268:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800226a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800226c:	d3f9      	bcc.n	8002262 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800226e:	4a0a      	ldr	r2, [pc, #40]	@ (8002298 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002270:	4c0a      	ldr	r4, [pc, #40]	@ (800229c <LoopForever+0x16>)
  movs r3, #0
 8002272:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002274:	e001      	b.n	800227a <LoopFillZerobss>

08002276 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002276:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002278:	3204      	adds	r2, #4

0800227a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800227a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800227c:	d3fb      	bcc.n	8002276 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800227e:	f00c f929 	bl	800e4d4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002282:	f7fe f9c1 	bl	8000608 <main>

08002286 <LoopForever>:

LoopForever:
    b LoopForever
 8002286:	e7fe      	b.n	8002286 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8002288:	20040000 	.word	0x20040000
  ldr r0, =_sdata
 800228c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002290:	20000168 	.word	0x20000168
  ldr r2, =_sidata
 8002294:	0800f044 	.word	0x0800f044
  ldr r2, =_sbss
 8002298:	20000168 	.word	0x20000168
  ldr r4, =_ebss
 800229c:	2000267c 	.word	0x2000267c

080022a0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80022a0:	e7fe      	b.n	80022a0 <ADC1_2_IRQHandler>

080022a2 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80022a2:	b580      	push	{r7, lr}
 80022a4:	b082      	sub	sp, #8
 80022a6:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80022a8:	2300      	movs	r3, #0
 80022aa:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80022ac:	2003      	movs	r0, #3
 80022ae:	f001 f937 	bl	8003520 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80022b2:	2000      	movs	r0, #0
 80022b4:	f000 f80e 	bl	80022d4 <HAL_InitTick>
 80022b8:	4603      	mov	r3, r0
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d002      	beq.n	80022c4 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80022be:	2301      	movs	r3, #1
 80022c0:	71fb      	strb	r3, [r7, #7]
 80022c2:	e001      	b.n	80022c8 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80022c4:	f7ff f898 	bl	80013f8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80022c8:	79fb      	ldrb	r3, [r7, #7]
}
 80022ca:	4618      	mov	r0, r3
 80022cc:	3708      	adds	r7, #8
 80022ce:	46bd      	mov	sp, r7
 80022d0:	bd80      	pop	{r7, pc}
	...

080022d4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80022d4:	b580      	push	{r7, lr}
 80022d6:	b084      	sub	sp, #16
 80022d8:	af00      	add	r7, sp, #0
 80022da:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80022dc:	2300      	movs	r3, #0
 80022de:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80022e0:	4b17      	ldr	r3, [pc, #92]	@ (8002340 <HAL_InitTick+0x6c>)
 80022e2:	781b      	ldrb	r3, [r3, #0]
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d023      	beq.n	8002330 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80022e8:	4b16      	ldr	r3, [pc, #88]	@ (8002344 <HAL_InitTick+0x70>)
 80022ea:	681a      	ldr	r2, [r3, #0]
 80022ec:	4b14      	ldr	r3, [pc, #80]	@ (8002340 <HAL_InitTick+0x6c>)
 80022ee:	781b      	ldrb	r3, [r3, #0]
 80022f0:	4619      	mov	r1, r3
 80022f2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80022f6:	fbb3 f3f1 	udiv	r3, r3, r1
 80022fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80022fe:	4618      	mov	r0, r3
 8002300:	f001 f943 	bl	800358a <HAL_SYSTICK_Config>
 8002304:	4603      	mov	r3, r0
 8002306:	2b00      	cmp	r3, #0
 8002308:	d10f      	bne.n	800232a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	2b0f      	cmp	r3, #15
 800230e:	d809      	bhi.n	8002324 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002310:	2200      	movs	r2, #0
 8002312:	6879      	ldr	r1, [r7, #4]
 8002314:	f04f 30ff 	mov.w	r0, #4294967295
 8002318:	f001 f90d 	bl	8003536 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800231c:	4a0a      	ldr	r2, [pc, #40]	@ (8002348 <HAL_InitTick+0x74>)
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	6013      	str	r3, [r2, #0]
 8002322:	e007      	b.n	8002334 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8002324:	2301      	movs	r3, #1
 8002326:	73fb      	strb	r3, [r7, #15]
 8002328:	e004      	b.n	8002334 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800232a:	2301      	movs	r3, #1
 800232c:	73fb      	strb	r3, [r7, #15]
 800232e:	e001      	b.n	8002334 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002330:	2301      	movs	r3, #1
 8002332:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002334:	7bfb      	ldrb	r3, [r7, #15]
}
 8002336:	4618      	mov	r0, r3
 8002338:	3710      	adds	r7, #16
 800233a:	46bd      	mov	sp, r7
 800233c:	bd80      	pop	{r7, pc}
 800233e:	bf00      	nop
 8002340:	20000008 	.word	0x20000008
 8002344:	20000000 	.word	0x20000000
 8002348:	20000004 	.word	0x20000004

0800234c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800234c:	b480      	push	{r7}
 800234e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002350:	4b06      	ldr	r3, [pc, #24]	@ (800236c <HAL_IncTick+0x20>)
 8002352:	781b      	ldrb	r3, [r3, #0]
 8002354:	461a      	mov	r2, r3
 8002356:	4b06      	ldr	r3, [pc, #24]	@ (8002370 <HAL_IncTick+0x24>)
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	4413      	add	r3, r2
 800235c:	4a04      	ldr	r2, [pc, #16]	@ (8002370 <HAL_IncTick+0x24>)
 800235e:	6013      	str	r3, [r2, #0]
}
 8002360:	bf00      	nop
 8002362:	46bd      	mov	sp, r7
 8002364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002368:	4770      	bx	lr
 800236a:	bf00      	nop
 800236c:	20000008 	.word	0x20000008
 8002370:	20000924 	.word	0x20000924

08002374 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002374:	b480      	push	{r7}
 8002376:	af00      	add	r7, sp, #0
  return uwTick;
 8002378:	4b03      	ldr	r3, [pc, #12]	@ (8002388 <HAL_GetTick+0x14>)
 800237a:	681b      	ldr	r3, [r3, #0]
}
 800237c:	4618      	mov	r0, r3
 800237e:	46bd      	mov	sp, r7
 8002380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002384:	4770      	bx	lr
 8002386:	bf00      	nop
 8002388:	20000924 	.word	0x20000924

0800238c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800238c:	b580      	push	{r7, lr}
 800238e:	b084      	sub	sp, #16
 8002390:	af00      	add	r7, sp, #0
 8002392:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002394:	f7ff ffee 	bl	8002374 <HAL_GetTick>
 8002398:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80023a4:	d005      	beq.n	80023b2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80023a6:	4b0a      	ldr	r3, [pc, #40]	@ (80023d0 <HAL_Delay+0x44>)
 80023a8:	781b      	ldrb	r3, [r3, #0]
 80023aa:	461a      	mov	r2, r3
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	4413      	add	r3, r2
 80023b0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80023b2:	bf00      	nop
 80023b4:	f7ff ffde 	bl	8002374 <HAL_GetTick>
 80023b8:	4602      	mov	r2, r0
 80023ba:	68bb      	ldr	r3, [r7, #8]
 80023bc:	1ad3      	subs	r3, r2, r3
 80023be:	68fa      	ldr	r2, [r7, #12]
 80023c0:	429a      	cmp	r2, r3
 80023c2:	d8f7      	bhi.n	80023b4 <HAL_Delay+0x28>
  {
  }
}
 80023c4:	bf00      	nop
 80023c6:	bf00      	nop
 80023c8:	3710      	adds	r7, #16
 80023ca:	46bd      	mov	sp, r7
 80023cc:	bd80      	pop	{r7, pc}
 80023ce:	bf00      	nop
 80023d0:	20000008 	.word	0x20000008

080023d4 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80023d4:	b480      	push	{r7}
 80023d6:	b083      	sub	sp, #12
 80023d8:	af00      	add	r7, sp, #0
 80023da:	6078      	str	r0, [r7, #4]
 80023dc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	689b      	ldr	r3, [r3, #8]
 80023e2:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80023e6:	683b      	ldr	r3, [r7, #0]
 80023e8:	431a      	orrs	r2, r3
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	609a      	str	r2, [r3, #8]
}
 80023ee:	bf00      	nop
 80023f0:	370c      	adds	r7, #12
 80023f2:	46bd      	mov	sp, r7
 80023f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f8:	4770      	bx	lr

080023fa <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80023fa:	b480      	push	{r7}
 80023fc:	b083      	sub	sp, #12
 80023fe:	af00      	add	r7, sp, #0
 8002400:	6078      	str	r0, [r7, #4]
 8002402:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	689b      	ldr	r3, [r3, #8]
 8002408:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 800240c:	683b      	ldr	r3, [r7, #0]
 800240e:	431a      	orrs	r2, r3
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	609a      	str	r2, [r3, #8]
}
 8002414:	bf00      	nop
 8002416:	370c      	adds	r7, #12
 8002418:	46bd      	mov	sp, r7
 800241a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800241e:	4770      	bx	lr

08002420 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002420:	b480      	push	{r7}
 8002422:	b083      	sub	sp, #12
 8002424:	af00      	add	r7, sp, #0
 8002426:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	689b      	ldr	r3, [r3, #8]
 800242c:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8002430:	4618      	mov	r0, r3
 8002432:	370c      	adds	r7, #12
 8002434:	46bd      	mov	sp, r7
 8002436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800243a:	4770      	bx	lr

0800243c <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 800243c:	b480      	push	{r7}
 800243e:	b087      	sub	sp, #28
 8002440:	af00      	add	r7, sp, #0
 8002442:	60f8      	str	r0, [r7, #12]
 8002444:	60b9      	str	r1, [r7, #8]
 8002446:	607a      	str	r2, [r7, #4]
 8002448:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800244a:	68fb      	ldr	r3, [r7, #12]
 800244c:	3360      	adds	r3, #96	@ 0x60
 800244e:	461a      	mov	r2, r3
 8002450:	68bb      	ldr	r3, [r7, #8]
 8002452:	009b      	lsls	r3, r3, #2
 8002454:	4413      	add	r3, r2
 8002456:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002458:	697b      	ldr	r3, [r7, #20]
 800245a:	681a      	ldr	r2, [r3, #0]
 800245c:	4b08      	ldr	r3, [pc, #32]	@ (8002480 <LL_ADC_SetOffset+0x44>)
 800245e:	4013      	ands	r3, r2
 8002460:	687a      	ldr	r2, [r7, #4]
 8002462:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8002466:	683a      	ldr	r2, [r7, #0]
 8002468:	430a      	orrs	r2, r1
 800246a:	4313      	orrs	r3, r2
 800246c:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002470:	697b      	ldr	r3, [r7, #20]
 8002472:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8002474:	bf00      	nop
 8002476:	371c      	adds	r7, #28
 8002478:	46bd      	mov	sp, r7
 800247a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800247e:	4770      	bx	lr
 8002480:	03fff000 	.word	0x03fff000

08002484 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8002484:	b480      	push	{r7}
 8002486:	b085      	sub	sp, #20
 8002488:	af00      	add	r7, sp, #0
 800248a:	6078      	str	r0, [r7, #4]
 800248c:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	3360      	adds	r3, #96	@ 0x60
 8002492:	461a      	mov	r2, r3
 8002494:	683b      	ldr	r3, [r7, #0]
 8002496:	009b      	lsls	r3, r3, #2
 8002498:	4413      	add	r3, r2
 800249a:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 80024a4:	4618      	mov	r0, r3
 80024a6:	3714      	adds	r7, #20
 80024a8:	46bd      	mov	sp, r7
 80024aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ae:	4770      	bx	lr

080024b0 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80024b0:	b480      	push	{r7}
 80024b2:	b087      	sub	sp, #28
 80024b4:	af00      	add	r7, sp, #0
 80024b6:	60f8      	str	r0, [r7, #12]
 80024b8:	60b9      	str	r1, [r7, #8]
 80024ba:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	3360      	adds	r3, #96	@ 0x60
 80024c0:	461a      	mov	r2, r3
 80024c2:	68bb      	ldr	r3, [r7, #8]
 80024c4:	009b      	lsls	r3, r3, #2
 80024c6:	4413      	add	r3, r2
 80024c8:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80024ca:	697b      	ldr	r3, [r7, #20]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	431a      	orrs	r2, r3
 80024d6:	697b      	ldr	r3, [r7, #20]
 80024d8:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80024da:	bf00      	nop
 80024dc:	371c      	adds	r7, #28
 80024de:	46bd      	mov	sp, r7
 80024e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e4:	4770      	bx	lr

080024e6 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 80024e6:	b480      	push	{r7}
 80024e8:	b083      	sub	sp, #12
 80024ea:	af00      	add	r7, sp, #0
 80024ec:	6078      	str	r0, [r7, #4]
 80024ee:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	695b      	ldr	r3, [r3, #20]
 80024f4:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80024f8:	683b      	ldr	r3, [r7, #0]
 80024fa:	431a      	orrs	r2, r3
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	615a      	str	r2, [r3, #20]
}
 8002500:	bf00      	nop
 8002502:	370c      	adds	r7, #12
 8002504:	46bd      	mov	sp, r7
 8002506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800250a:	4770      	bx	lr

0800250c <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800250c:	b480      	push	{r7}
 800250e:	b087      	sub	sp, #28
 8002510:	af00      	add	r7, sp, #0
 8002512:	60f8      	str	r0, [r7, #12]
 8002514:	60b9      	str	r1, [r7, #8]
 8002516:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	3330      	adds	r3, #48	@ 0x30
 800251c:	461a      	mov	r2, r3
 800251e:	68bb      	ldr	r3, [r7, #8]
 8002520:	0a1b      	lsrs	r3, r3, #8
 8002522:	009b      	lsls	r3, r3, #2
 8002524:	f003 030c 	and.w	r3, r3, #12
 8002528:	4413      	add	r3, r2
 800252a:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800252c:	697b      	ldr	r3, [r7, #20]
 800252e:	681a      	ldr	r2, [r3, #0]
 8002530:	68bb      	ldr	r3, [r7, #8]
 8002532:	f003 031f 	and.w	r3, r3, #31
 8002536:	211f      	movs	r1, #31
 8002538:	fa01 f303 	lsl.w	r3, r1, r3
 800253c:	43db      	mvns	r3, r3
 800253e:	401a      	ands	r2, r3
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	0e9b      	lsrs	r3, r3, #26
 8002544:	f003 011f 	and.w	r1, r3, #31
 8002548:	68bb      	ldr	r3, [r7, #8]
 800254a:	f003 031f 	and.w	r3, r3, #31
 800254e:	fa01 f303 	lsl.w	r3, r1, r3
 8002552:	431a      	orrs	r2, r3
 8002554:	697b      	ldr	r3, [r7, #20]
 8002556:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002558:	bf00      	nop
 800255a:	371c      	adds	r7, #28
 800255c:	46bd      	mov	sp, r7
 800255e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002562:	4770      	bx	lr

08002564 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8002564:	b480      	push	{r7}
 8002566:	b087      	sub	sp, #28
 8002568:	af00      	add	r7, sp, #0
 800256a:	60f8      	str	r0, [r7, #12]
 800256c:	60b9      	str	r1, [r7, #8]
 800256e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	3314      	adds	r3, #20
 8002574:	461a      	mov	r2, r3
 8002576:	68bb      	ldr	r3, [r7, #8]
 8002578:	0e5b      	lsrs	r3, r3, #25
 800257a:	009b      	lsls	r3, r3, #2
 800257c:	f003 0304 	and.w	r3, r3, #4
 8002580:	4413      	add	r3, r2
 8002582:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8002584:	697b      	ldr	r3, [r7, #20]
 8002586:	681a      	ldr	r2, [r3, #0]
 8002588:	68bb      	ldr	r3, [r7, #8]
 800258a:	0d1b      	lsrs	r3, r3, #20
 800258c:	f003 031f 	and.w	r3, r3, #31
 8002590:	2107      	movs	r1, #7
 8002592:	fa01 f303 	lsl.w	r3, r1, r3
 8002596:	43db      	mvns	r3, r3
 8002598:	401a      	ands	r2, r3
 800259a:	68bb      	ldr	r3, [r7, #8]
 800259c:	0d1b      	lsrs	r3, r3, #20
 800259e:	f003 031f 	and.w	r3, r3, #31
 80025a2:	6879      	ldr	r1, [r7, #4]
 80025a4:	fa01 f303 	lsl.w	r3, r1, r3
 80025a8:	431a      	orrs	r2, r3
 80025aa:	697b      	ldr	r3, [r7, #20]
 80025ac:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80025ae:	bf00      	nop
 80025b0:	371c      	adds	r7, #28
 80025b2:	46bd      	mov	sp, r7
 80025b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b8:	4770      	bx	lr
	...

080025bc <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80025bc:	b480      	push	{r7}
 80025be:	b085      	sub	sp, #20
 80025c0:	af00      	add	r7, sp, #0
 80025c2:	60f8      	str	r0, [r7, #12]
 80025c4:	60b9      	str	r1, [r7, #8]
 80025c6:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 80025ce:	68bb      	ldr	r3, [r7, #8]
 80025d0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80025d4:	43db      	mvns	r3, r3
 80025d6:	401a      	ands	r2, r3
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	f003 0318 	and.w	r3, r3, #24
 80025de:	4908      	ldr	r1, [pc, #32]	@ (8002600 <LL_ADC_SetChannelSingleDiff+0x44>)
 80025e0:	40d9      	lsrs	r1, r3
 80025e2:	68bb      	ldr	r3, [r7, #8]
 80025e4:	400b      	ands	r3, r1
 80025e6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80025ea:	431a      	orrs	r2, r3
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80025f2:	bf00      	nop
 80025f4:	3714      	adds	r7, #20
 80025f6:	46bd      	mov	sp, r7
 80025f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025fc:	4770      	bx	lr
 80025fe:	bf00      	nop
 8002600:	0007ffff 	.word	0x0007ffff

08002604 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002604:	b480      	push	{r7}
 8002606:	b083      	sub	sp, #12
 8002608:	af00      	add	r7, sp, #0
 800260a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	689b      	ldr	r3, [r3, #8]
 8002610:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8002614:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002618:	687a      	ldr	r2, [r7, #4]
 800261a:	6093      	str	r3, [r2, #8]
}
 800261c:	bf00      	nop
 800261e:	370c      	adds	r7, #12
 8002620:	46bd      	mov	sp, r7
 8002622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002626:	4770      	bx	lr

08002628 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8002628:	b480      	push	{r7}
 800262a:	b083      	sub	sp, #12
 800262c:	af00      	add	r7, sp, #0
 800262e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	689b      	ldr	r3, [r3, #8]
 8002634:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002638:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800263c:	d101      	bne.n	8002642 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800263e:	2301      	movs	r3, #1
 8002640:	e000      	b.n	8002644 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8002642:	2300      	movs	r3, #0
}
 8002644:	4618      	mov	r0, r3
 8002646:	370c      	adds	r7, #12
 8002648:	46bd      	mov	sp, r7
 800264a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800264e:	4770      	bx	lr

08002650 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002650:	b480      	push	{r7}
 8002652:	b083      	sub	sp, #12
 8002654:	af00      	add	r7, sp, #0
 8002656:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	689b      	ldr	r3, [r3, #8]
 800265c:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8002660:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002664:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 800266c:	bf00      	nop
 800266e:	370c      	adds	r7, #12
 8002670:	46bd      	mov	sp, r7
 8002672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002676:	4770      	bx	lr

08002678 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8002678:	b480      	push	{r7}
 800267a:	b083      	sub	sp, #12
 800267c:	af00      	add	r7, sp, #0
 800267e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	689b      	ldr	r3, [r3, #8]
 8002684:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002688:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800268c:	d101      	bne.n	8002692 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800268e:	2301      	movs	r3, #1
 8002690:	e000      	b.n	8002694 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8002692:	2300      	movs	r3, #0
}
 8002694:	4618      	mov	r0, r3
 8002696:	370c      	adds	r7, #12
 8002698:	46bd      	mov	sp, r7
 800269a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800269e:	4770      	bx	lr

080026a0 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80026a0:	b480      	push	{r7}
 80026a2:	b083      	sub	sp, #12
 80026a4:	af00      	add	r7, sp, #0
 80026a6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	689b      	ldr	r3, [r3, #8]
 80026ac:	f003 0301 	and.w	r3, r3, #1
 80026b0:	2b01      	cmp	r3, #1
 80026b2:	d101      	bne.n	80026b8 <LL_ADC_IsEnabled+0x18>
 80026b4:	2301      	movs	r3, #1
 80026b6:	e000      	b.n	80026ba <LL_ADC_IsEnabled+0x1a>
 80026b8:	2300      	movs	r3, #0
}
 80026ba:	4618      	mov	r0, r3
 80026bc:	370c      	adds	r7, #12
 80026be:	46bd      	mov	sp, r7
 80026c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c4:	4770      	bx	lr

080026c6 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80026c6:	b480      	push	{r7}
 80026c8:	b083      	sub	sp, #12
 80026ca:	af00      	add	r7, sp, #0
 80026cc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	689b      	ldr	r3, [r3, #8]
 80026d2:	f003 0304 	and.w	r3, r3, #4
 80026d6:	2b04      	cmp	r3, #4
 80026d8:	d101      	bne.n	80026de <LL_ADC_REG_IsConversionOngoing+0x18>
 80026da:	2301      	movs	r3, #1
 80026dc:	e000      	b.n	80026e0 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80026de:	2300      	movs	r3, #0
}
 80026e0:	4618      	mov	r0, r3
 80026e2:	370c      	adds	r7, #12
 80026e4:	46bd      	mov	sp, r7
 80026e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ea:	4770      	bx	lr

080026ec <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80026ec:	b480      	push	{r7}
 80026ee:	b083      	sub	sp, #12
 80026f0:	af00      	add	r7, sp, #0
 80026f2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	689b      	ldr	r3, [r3, #8]
 80026f8:	f003 0308 	and.w	r3, r3, #8
 80026fc:	2b08      	cmp	r3, #8
 80026fe:	d101      	bne.n	8002704 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002700:	2301      	movs	r3, #1
 8002702:	e000      	b.n	8002706 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002704:	2300      	movs	r3, #0
}
 8002706:	4618      	mov	r0, r3
 8002708:	370c      	adds	r7, #12
 800270a:	46bd      	mov	sp, r7
 800270c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002710:	4770      	bx	lr
	...

08002714 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002714:	b590      	push	{r4, r7, lr}
 8002716:	b089      	sub	sp, #36	@ 0x24
 8002718:	af00      	add	r7, sp, #0
 800271a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800271c:	2300      	movs	r3, #0
 800271e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8002720:	2300      	movs	r3, #0
 8002722:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	2b00      	cmp	r3, #0
 8002728:	d101      	bne.n	800272e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800272a:	2301      	movs	r3, #1
 800272c:	e133      	b.n	8002996 <HAL_ADC_Init+0x282>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	691b      	ldr	r3, [r3, #16]
 8002732:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002738:	2b00      	cmp	r3, #0
 800273a:	d109      	bne.n	8002750 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800273c:	6878      	ldr	r0, [r7, #4]
 800273e:	f7fe fe7f 	bl	8001440 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	2200      	movs	r2, #0
 8002746:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	2200      	movs	r2, #0
 800274c:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	4618      	mov	r0, r3
 8002756:	f7ff ff67 	bl	8002628 <LL_ADC_IsDeepPowerDownEnabled>
 800275a:	4603      	mov	r3, r0
 800275c:	2b00      	cmp	r3, #0
 800275e:	d004      	beq.n	800276a <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	4618      	mov	r0, r3
 8002766:	f7ff ff4d 	bl	8002604 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	4618      	mov	r0, r3
 8002770:	f7ff ff82 	bl	8002678 <LL_ADC_IsInternalRegulatorEnabled>
 8002774:	4603      	mov	r3, r0
 8002776:	2b00      	cmp	r3, #0
 8002778:	d115      	bne.n	80027a6 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	4618      	mov	r0, r3
 8002780:	f7ff ff66 	bl	8002650 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002784:	4b86      	ldr	r3, [pc, #536]	@ (80029a0 <HAL_ADC_Init+0x28c>)
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	099b      	lsrs	r3, r3, #6
 800278a:	4a86      	ldr	r2, [pc, #536]	@ (80029a4 <HAL_ADC_Init+0x290>)
 800278c:	fba2 2303 	umull	r2, r3, r2, r3
 8002790:	099b      	lsrs	r3, r3, #6
 8002792:	3301      	adds	r3, #1
 8002794:	005b      	lsls	r3, r3, #1
 8002796:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002798:	e002      	b.n	80027a0 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	3b01      	subs	r3, #1
 800279e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d1f9      	bne.n	800279a <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	4618      	mov	r0, r3
 80027ac:	f7ff ff64 	bl	8002678 <LL_ADC_IsInternalRegulatorEnabled>
 80027b0:	4603      	mov	r3, r0
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d10d      	bne.n	80027d2 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027ba:	f043 0210 	orr.w	r2, r3, #16
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027c6:	f043 0201 	orr.w	r2, r3, #1
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80027ce:	2301      	movs	r3, #1
 80027d0:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	4618      	mov	r0, r3
 80027d8:	f7ff ff75 	bl	80026c6 <LL_ADC_REG_IsConversionOngoing>
 80027dc:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027e2:	f003 0310 	and.w	r3, r3, #16
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	f040 80cc 	bne.w	8002984 <HAL_ADC_Init+0x270>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 80027ec:	697b      	ldr	r3, [r7, #20]
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	f040 80c8 	bne.w	8002984 <HAL_ADC_Init+0x270>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027f8:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80027fc:	f043 0202 	orr.w	r2, r3, #2
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	4618      	mov	r0, r3
 800280a:	f7ff ff49 	bl	80026a0 <LL_ADC_IsEnabled>
 800280e:	4603      	mov	r3, r0
 8002810:	2b00      	cmp	r3, #0
 8002812:	d115      	bne.n	8002840 <HAL_ADC_Init+0x12c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002814:	4864      	ldr	r0, [pc, #400]	@ (80029a8 <HAL_ADC_Init+0x294>)
 8002816:	f7ff ff43 	bl	80026a0 <LL_ADC_IsEnabled>
 800281a:	4604      	mov	r4, r0
 800281c:	4863      	ldr	r0, [pc, #396]	@ (80029ac <HAL_ADC_Init+0x298>)
 800281e:	f7ff ff3f 	bl	80026a0 <LL_ADC_IsEnabled>
 8002822:	4603      	mov	r3, r0
 8002824:	431c      	orrs	r4, r3
 8002826:	4862      	ldr	r0, [pc, #392]	@ (80029b0 <HAL_ADC_Init+0x29c>)
 8002828:	f7ff ff3a 	bl	80026a0 <LL_ADC_IsEnabled>
 800282c:	4603      	mov	r3, r0
 800282e:	4323      	orrs	r3, r4
 8002830:	2b00      	cmp	r3, #0
 8002832:	d105      	bne.n	8002840 <HAL_ADC_Init+0x12c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	685b      	ldr	r3, [r3, #4]
 8002838:	4619      	mov	r1, r3
 800283a:	485e      	ldr	r0, [pc, #376]	@ (80029b4 <HAL_ADC_Init+0x2a0>)
 800283c:	f7ff fdca 	bl	80023d4 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	7e5b      	ldrb	r3, [r3, #25]
 8002844:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800284a:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8002850:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8002856:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800285e:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002860:	4313      	orrs	r3, r2
 8002862:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	f893 3020 	ldrb.w	r3, [r3, #32]
 800286a:	2b01      	cmp	r3, #1
 800286c:	d106      	bne.n	800287c <HAL_ADC_Init+0x168>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002872:	3b01      	subs	r3, #1
 8002874:	045b      	lsls	r3, r3, #17
 8002876:	69ba      	ldr	r2, [r7, #24]
 8002878:	4313      	orrs	r3, r2
 800287a:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002880:	2b00      	cmp	r3, #0
 8002882:	d009      	beq.n	8002898 <HAL_ADC_Init+0x184>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002888:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002890:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002892:	69ba      	ldr	r2, [r7, #24]
 8002894:	4313      	orrs	r3, r2
 8002896:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	68da      	ldr	r2, [r3, #12]
 800289e:	4b46      	ldr	r3, [pc, #280]	@ (80029b8 <HAL_ADC_Init+0x2a4>)
 80028a0:	4013      	ands	r3, r2
 80028a2:	687a      	ldr	r2, [r7, #4]
 80028a4:	6812      	ldr	r2, [r2, #0]
 80028a6:	69b9      	ldr	r1, [r7, #24]
 80028a8:	430b      	orrs	r3, r1
 80028aa:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	4618      	mov	r0, r3
 80028b2:	f7ff ff1b 	bl	80026ec <LL_ADC_INJ_IsConversionOngoing>
 80028b6:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80028b8:	697b      	ldr	r3, [r7, #20]
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d140      	bne.n	8002940 <HAL_ADC_Init+0x22c>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80028be:	693b      	ldr	r3, [r7, #16]
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d13d      	bne.n	8002940 <HAL_ADC_Init+0x22c>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	7e1b      	ldrb	r3, [r3, #24]
 80028cc:	039b      	lsls	r3, r3, #14
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80028ce:	431a      	orrs	r2, r3
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80028d6:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80028d8:	4313      	orrs	r3, r2
 80028da:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	68db      	ldr	r3, [r3, #12]
 80028e2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80028e6:	f023 0306 	bic.w	r3, r3, #6
 80028ea:	687a      	ldr	r2, [r7, #4]
 80028ec:	6812      	ldr	r2, [r2, #0]
 80028ee:	69b9      	ldr	r1, [r7, #24]
 80028f0:	430b      	orrs	r3, r1
 80028f2:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80028fa:	2b01      	cmp	r3, #1
 80028fc:	d118      	bne.n	8002930 <HAL_ADC_Init+0x21c>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	691b      	ldr	r3, [r3, #16]
 8002904:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8002908:	f023 0304 	bic.w	r3, r3, #4
 800290c:	687a      	ldr	r2, [r7, #4]
 800290e:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8002910:	687a      	ldr	r2, [r7, #4]
 8002912:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8002914:	4311      	orrs	r1, r2
 8002916:	687a      	ldr	r2, [r7, #4]
 8002918:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 800291a:	4311      	orrs	r1, r2
 800291c:	687a      	ldr	r2, [r7, #4]
 800291e:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002920:	430a      	orrs	r2, r1
 8002922:	431a      	orrs	r2, r3
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	f042 0201 	orr.w	r2, r2, #1
 800292c:	611a      	str	r2, [r3, #16]
 800292e:	e007      	b.n	8002940 <HAL_ADC_Init+0x22c>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	691a      	ldr	r2, [r3, #16]
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	f022 0201 	bic.w	r2, r2, #1
 800293e:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	691b      	ldr	r3, [r3, #16]
 8002944:	2b01      	cmp	r3, #1
 8002946:	d10c      	bne.n	8002962 <HAL_ADC_Init+0x24e>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800294e:	f023 010f 	bic.w	r1, r3, #15
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	69db      	ldr	r3, [r3, #28]
 8002956:	1e5a      	subs	r2, r3, #1
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	430a      	orrs	r2, r1
 800295e:	631a      	str	r2, [r3, #48]	@ 0x30
 8002960:	e007      	b.n	8002972 <HAL_ADC_Init+0x25e>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	f022 020f 	bic.w	r2, r2, #15
 8002970:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002976:	f023 0303 	bic.w	r3, r3, #3
 800297a:	f043 0201 	orr.w	r2, r3, #1
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	659a      	str	r2, [r3, #88]	@ 0x58
 8002982:	e007      	b.n	8002994 <HAL_ADC_Init+0x280>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002988:	f043 0210 	orr.w	r2, r3, #16
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8002990:	2301      	movs	r3, #1
 8002992:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002994:	7ffb      	ldrb	r3, [r7, #31]
}
 8002996:	4618      	mov	r0, r3
 8002998:	3724      	adds	r7, #36	@ 0x24
 800299a:	46bd      	mov	sp, r7
 800299c:	bd90      	pop	{r4, r7, pc}
 800299e:	bf00      	nop
 80029a0:	20000000 	.word	0x20000000
 80029a4:	053e2d63 	.word	0x053e2d63
 80029a8:	50040000 	.word	0x50040000
 80029ac:	50040100 	.word	0x50040100
 80029b0:	50040200 	.word	0x50040200
 80029b4:	50040300 	.word	0x50040300
 80029b8:	fff0c007 	.word	0xfff0c007

080029bc <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 80029bc:	b580      	push	{r7, lr}
 80029be:	b0b6      	sub	sp, #216	@ 0xd8
 80029c0:	af00      	add	r7, sp, #0
 80029c2:	6078      	str	r0, [r7, #4]
 80029c4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80029c6:	2300      	movs	r3, #0
 80029c8:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80029cc:	2300      	movs	r3, #0
 80029ce:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80029d6:	2b01      	cmp	r3, #1
 80029d8:	d101      	bne.n	80029de <HAL_ADC_ConfigChannel+0x22>
 80029da:	2302      	movs	r3, #2
 80029dc:	e3e3      	b.n	80031a6 <HAL_ADC_ConfigChannel+0x7ea>
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	2201      	movs	r2, #1
 80029e2:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	4618      	mov	r0, r3
 80029ec:	f7ff fe6b 	bl	80026c6 <LL_ADC_REG_IsConversionOngoing>
 80029f0:	4603      	mov	r3, r0
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	f040 83c4 	bne.w	8003180 <HAL_ADC_ConfigChannel+0x7c4>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 80029f8:	683b      	ldr	r3, [r7, #0]
 80029fa:	685b      	ldr	r3, [r3, #4]
 80029fc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 8002a00:	683b      	ldr	r3, [r7, #0]
 8002a02:	685b      	ldr	r3, [r3, #4]
 8002a04:	2b05      	cmp	r3, #5
 8002a06:	d824      	bhi.n	8002a52 <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 8002a08:	683b      	ldr	r3, [r7, #0]
 8002a0a:	685b      	ldr	r3, [r3, #4]
 8002a0c:	3b02      	subs	r3, #2
 8002a0e:	2b03      	cmp	r3, #3
 8002a10:	d81b      	bhi.n	8002a4a <HAL_ADC_ConfigChannel+0x8e>
 8002a12:	a201      	add	r2, pc, #4	@ (adr r2, 8002a18 <HAL_ADC_ConfigChannel+0x5c>)
 8002a14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a18:	08002a29 	.word	0x08002a29
 8002a1c:	08002a31 	.word	0x08002a31
 8002a20:	08002a39 	.word	0x08002a39
 8002a24:	08002a41 	.word	0x08002a41
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 8002a28:	230c      	movs	r3, #12
 8002a2a:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002a2e:	e010      	b.n	8002a52 <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 8002a30:	2312      	movs	r3, #18
 8002a32:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002a36:	e00c      	b.n	8002a52 <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 8002a38:	2318      	movs	r3, #24
 8002a3a:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002a3e:	e008      	b.n	8002a52 <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 8002a40:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002a44:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002a48:	e003      	b.n	8002a52 <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 8002a4a:	2306      	movs	r3, #6
 8002a4c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002a50:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	6818      	ldr	r0, [r3, #0]
 8002a56:	683b      	ldr	r3, [r7, #0]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	461a      	mov	r2, r3
 8002a5c:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 8002a60:	f7ff fd54 	bl	800250c <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	4618      	mov	r0, r3
 8002a6a:	f7ff fe2c 	bl	80026c6 <LL_ADC_REG_IsConversionOngoing>
 8002a6e:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	4618      	mov	r0, r3
 8002a78:	f7ff fe38 	bl	80026ec <LL_ADC_INJ_IsConversionOngoing>
 8002a7c:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002a80:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	f040 81bf 	bne.w	8002e08 <HAL_ADC_ConfigChannel+0x44c>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002a8a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	f040 81ba 	bne.w	8002e08 <HAL_ADC_ConfigChannel+0x44c>
       )
    {
#if defined(ADC_SMPR1_SMPPLUS)
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8002a94:	683b      	ldr	r3, [r7, #0]
 8002a96:	689b      	ldr	r3, [r3, #8]
 8002a98:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002a9c:	d10f      	bne.n	8002abe <HAL_ADC_ConfigChannel+0x102>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	6818      	ldr	r0, [r3, #0]
 8002aa2:	683b      	ldr	r3, [r7, #0]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	2200      	movs	r2, #0
 8002aa8:	4619      	mov	r1, r3
 8002aaa:	f7ff fd5b 	bl	8002564 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8002ab6:	4618      	mov	r0, r3
 8002ab8:	f7ff fd15 	bl	80024e6 <LL_ADC_SetSamplingTimeCommonConfig>
 8002abc:	e00e      	b.n	8002adc <HAL_ADC_ConfigChannel+0x120>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	6818      	ldr	r0, [r3, #0]
 8002ac2:	683b      	ldr	r3, [r7, #0]
 8002ac4:	6819      	ldr	r1, [r3, #0]
 8002ac6:	683b      	ldr	r3, [r7, #0]
 8002ac8:	689b      	ldr	r3, [r3, #8]
 8002aca:	461a      	mov	r2, r3
 8002acc:	f7ff fd4a 	bl	8002564 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	2100      	movs	r1, #0
 8002ad6:	4618      	mov	r0, r3
 8002ad8:	f7ff fd05 	bl	80024e6 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8002adc:	683b      	ldr	r3, [r7, #0]
 8002ade:	695a      	ldr	r2, [r3, #20]
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	68db      	ldr	r3, [r3, #12]
 8002ae6:	08db      	lsrs	r3, r3, #3
 8002ae8:	f003 0303 	and.w	r3, r3, #3
 8002aec:	005b      	lsls	r3, r3, #1
 8002aee:	fa02 f303 	lsl.w	r3, r2, r3
 8002af2:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002af6:	683b      	ldr	r3, [r7, #0]
 8002af8:	691b      	ldr	r3, [r3, #16]
 8002afa:	2b04      	cmp	r3, #4
 8002afc:	d00a      	beq.n	8002b14 <HAL_ADC_ConfigChannel+0x158>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	6818      	ldr	r0, [r3, #0]
 8002b02:	683b      	ldr	r3, [r7, #0]
 8002b04:	6919      	ldr	r1, [r3, #16]
 8002b06:	683b      	ldr	r3, [r7, #0]
 8002b08:	681a      	ldr	r2, [r3, #0]
 8002b0a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002b0e:	f7ff fc95 	bl	800243c <LL_ADC_SetOffset>
 8002b12:	e179      	b.n	8002e08 <HAL_ADC_ConfigChannel+0x44c>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	2100      	movs	r1, #0
 8002b1a:	4618      	mov	r0, r3
 8002b1c:	f7ff fcb2 	bl	8002484 <LL_ADC_GetOffsetChannel>
 8002b20:	4603      	mov	r3, r0
 8002b22:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d10a      	bne.n	8002b40 <HAL_ADC_ConfigChannel+0x184>
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	2100      	movs	r1, #0
 8002b30:	4618      	mov	r0, r3
 8002b32:	f7ff fca7 	bl	8002484 <LL_ADC_GetOffsetChannel>
 8002b36:	4603      	mov	r3, r0
 8002b38:	0e9b      	lsrs	r3, r3, #26
 8002b3a:	f003 021f 	and.w	r2, r3, #31
 8002b3e:	e01e      	b.n	8002b7e <HAL_ADC_ConfigChannel+0x1c2>
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	2100      	movs	r1, #0
 8002b46:	4618      	mov	r0, r3
 8002b48:	f7ff fc9c 	bl	8002484 <LL_ADC_GetOffsetChannel>
 8002b4c:	4603      	mov	r3, r0
 8002b4e:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b52:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002b56:	fa93 f3a3 	rbit	r3, r3
 8002b5a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002b5e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8002b62:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002b66:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d101      	bne.n	8002b72 <HAL_ADC_ConfigChannel+0x1b6>
  {
    return 32U;
 8002b6e:	2320      	movs	r3, #32
 8002b70:	e004      	b.n	8002b7c <HAL_ADC_ConfigChannel+0x1c0>
  }
  return __builtin_clz(value);
 8002b72:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002b76:	fab3 f383 	clz	r3, r3
 8002b7a:	b2db      	uxtb	r3, r3
 8002b7c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002b7e:	683b      	ldr	r3, [r7, #0]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d105      	bne.n	8002b96 <HAL_ADC_ConfigChannel+0x1da>
 8002b8a:	683b      	ldr	r3, [r7, #0]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	0e9b      	lsrs	r3, r3, #26
 8002b90:	f003 031f 	and.w	r3, r3, #31
 8002b94:	e018      	b.n	8002bc8 <HAL_ADC_ConfigChannel+0x20c>
 8002b96:	683b      	ldr	r3, [r7, #0]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b9e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002ba2:	fa93 f3a3 	rbit	r3, r3
 8002ba6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 8002baa:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002bae:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 8002bb2:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d101      	bne.n	8002bbe <HAL_ADC_ConfigChannel+0x202>
    return 32U;
 8002bba:	2320      	movs	r3, #32
 8002bbc:	e004      	b.n	8002bc8 <HAL_ADC_ConfigChannel+0x20c>
  return __builtin_clz(value);
 8002bbe:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002bc2:	fab3 f383 	clz	r3, r3
 8002bc6:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002bc8:	429a      	cmp	r2, r3
 8002bca:	d106      	bne.n	8002bda <HAL_ADC_ConfigChannel+0x21e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	2200      	movs	r2, #0
 8002bd2:	2100      	movs	r1, #0
 8002bd4:	4618      	mov	r0, r3
 8002bd6:	f7ff fc6b 	bl	80024b0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	2101      	movs	r1, #1
 8002be0:	4618      	mov	r0, r3
 8002be2:	f7ff fc4f 	bl	8002484 <LL_ADC_GetOffsetChannel>
 8002be6:	4603      	mov	r3, r0
 8002be8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d10a      	bne.n	8002c06 <HAL_ADC_ConfigChannel+0x24a>
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	2101      	movs	r1, #1
 8002bf6:	4618      	mov	r0, r3
 8002bf8:	f7ff fc44 	bl	8002484 <LL_ADC_GetOffsetChannel>
 8002bfc:	4603      	mov	r3, r0
 8002bfe:	0e9b      	lsrs	r3, r3, #26
 8002c00:	f003 021f 	and.w	r2, r3, #31
 8002c04:	e01e      	b.n	8002c44 <HAL_ADC_ConfigChannel+0x288>
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	2101      	movs	r1, #1
 8002c0c:	4618      	mov	r0, r3
 8002c0e:	f7ff fc39 	bl	8002484 <LL_ADC_GetOffsetChannel>
 8002c12:	4603      	mov	r3, r0
 8002c14:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c18:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002c1c:	fa93 f3a3 	rbit	r3, r3
 8002c20:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 8002c24:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002c28:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 8002c2c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d101      	bne.n	8002c38 <HAL_ADC_ConfigChannel+0x27c>
    return 32U;
 8002c34:	2320      	movs	r3, #32
 8002c36:	e004      	b.n	8002c42 <HAL_ADC_ConfigChannel+0x286>
  return __builtin_clz(value);
 8002c38:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002c3c:	fab3 f383 	clz	r3, r3
 8002c40:	b2db      	uxtb	r3, r3
 8002c42:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002c44:	683b      	ldr	r3, [r7, #0]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d105      	bne.n	8002c5c <HAL_ADC_ConfigChannel+0x2a0>
 8002c50:	683b      	ldr	r3, [r7, #0]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	0e9b      	lsrs	r3, r3, #26
 8002c56:	f003 031f 	and.w	r3, r3, #31
 8002c5a:	e018      	b.n	8002c8e <HAL_ADC_ConfigChannel+0x2d2>
 8002c5c:	683b      	ldr	r3, [r7, #0]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c64:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002c68:	fa93 f3a3 	rbit	r3, r3
 8002c6c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 8002c70:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002c74:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 8002c78:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d101      	bne.n	8002c84 <HAL_ADC_ConfigChannel+0x2c8>
    return 32U;
 8002c80:	2320      	movs	r3, #32
 8002c82:	e004      	b.n	8002c8e <HAL_ADC_ConfigChannel+0x2d2>
  return __builtin_clz(value);
 8002c84:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002c88:	fab3 f383 	clz	r3, r3
 8002c8c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002c8e:	429a      	cmp	r2, r3
 8002c90:	d106      	bne.n	8002ca0 <HAL_ADC_ConfigChannel+0x2e4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	2200      	movs	r2, #0
 8002c98:	2101      	movs	r1, #1
 8002c9a:	4618      	mov	r0, r3
 8002c9c:	f7ff fc08 	bl	80024b0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	2102      	movs	r1, #2
 8002ca6:	4618      	mov	r0, r3
 8002ca8:	f7ff fbec 	bl	8002484 <LL_ADC_GetOffsetChannel>
 8002cac:	4603      	mov	r3, r0
 8002cae:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d10a      	bne.n	8002ccc <HAL_ADC_ConfigChannel+0x310>
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	2102      	movs	r1, #2
 8002cbc:	4618      	mov	r0, r3
 8002cbe:	f7ff fbe1 	bl	8002484 <LL_ADC_GetOffsetChannel>
 8002cc2:	4603      	mov	r3, r0
 8002cc4:	0e9b      	lsrs	r3, r3, #26
 8002cc6:	f003 021f 	and.w	r2, r3, #31
 8002cca:	e01e      	b.n	8002d0a <HAL_ADC_ConfigChannel+0x34e>
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	2102      	movs	r1, #2
 8002cd2:	4618      	mov	r0, r3
 8002cd4:	f7ff fbd6 	bl	8002484 <LL_ADC_GetOffsetChannel>
 8002cd8:	4603      	mov	r3, r0
 8002cda:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cde:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002ce2:	fa93 f3a3 	rbit	r3, r3
 8002ce6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 8002cea:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002cee:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 8002cf2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d101      	bne.n	8002cfe <HAL_ADC_ConfigChannel+0x342>
    return 32U;
 8002cfa:	2320      	movs	r3, #32
 8002cfc:	e004      	b.n	8002d08 <HAL_ADC_ConfigChannel+0x34c>
  return __builtin_clz(value);
 8002cfe:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002d02:	fab3 f383 	clz	r3, r3
 8002d06:	b2db      	uxtb	r3, r3
 8002d08:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002d0a:	683b      	ldr	r3, [r7, #0]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d105      	bne.n	8002d22 <HAL_ADC_ConfigChannel+0x366>
 8002d16:	683b      	ldr	r3, [r7, #0]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	0e9b      	lsrs	r3, r3, #26
 8002d1c:	f003 031f 	and.w	r3, r3, #31
 8002d20:	e014      	b.n	8002d4c <HAL_ADC_ConfigChannel+0x390>
 8002d22:	683b      	ldr	r3, [r7, #0]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d28:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002d2a:	fa93 f3a3 	rbit	r3, r3
 8002d2e:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 8002d30:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002d32:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 8002d36:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d101      	bne.n	8002d42 <HAL_ADC_ConfigChannel+0x386>
    return 32U;
 8002d3e:	2320      	movs	r3, #32
 8002d40:	e004      	b.n	8002d4c <HAL_ADC_ConfigChannel+0x390>
  return __builtin_clz(value);
 8002d42:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002d46:	fab3 f383 	clz	r3, r3
 8002d4a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002d4c:	429a      	cmp	r2, r3
 8002d4e:	d106      	bne.n	8002d5e <HAL_ADC_ConfigChannel+0x3a2>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	2200      	movs	r2, #0
 8002d56:	2102      	movs	r1, #2
 8002d58:	4618      	mov	r0, r3
 8002d5a:	f7ff fba9 	bl	80024b0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	2103      	movs	r1, #3
 8002d64:	4618      	mov	r0, r3
 8002d66:	f7ff fb8d 	bl	8002484 <LL_ADC_GetOffsetChannel>
 8002d6a:	4603      	mov	r3, r0
 8002d6c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d10a      	bne.n	8002d8a <HAL_ADC_ConfigChannel+0x3ce>
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	2103      	movs	r1, #3
 8002d7a:	4618      	mov	r0, r3
 8002d7c:	f7ff fb82 	bl	8002484 <LL_ADC_GetOffsetChannel>
 8002d80:	4603      	mov	r3, r0
 8002d82:	0e9b      	lsrs	r3, r3, #26
 8002d84:	f003 021f 	and.w	r2, r3, #31
 8002d88:	e017      	b.n	8002dba <HAL_ADC_ConfigChannel+0x3fe>
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	2103      	movs	r1, #3
 8002d90:	4618      	mov	r0, r3
 8002d92:	f7ff fb77 	bl	8002484 <LL_ADC_GetOffsetChannel>
 8002d96:	4603      	mov	r3, r0
 8002d98:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d9a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002d9c:	fa93 f3a3 	rbit	r3, r3
 8002da0:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8002da2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002da4:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 8002da6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d101      	bne.n	8002db0 <HAL_ADC_ConfigChannel+0x3f4>
    return 32U;
 8002dac:	2320      	movs	r3, #32
 8002dae:	e003      	b.n	8002db8 <HAL_ADC_ConfigChannel+0x3fc>
  return __builtin_clz(value);
 8002db0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002db2:	fab3 f383 	clz	r3, r3
 8002db6:	b2db      	uxtb	r3, r3
 8002db8:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002dba:	683b      	ldr	r3, [r7, #0]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d105      	bne.n	8002dd2 <HAL_ADC_ConfigChannel+0x416>
 8002dc6:	683b      	ldr	r3, [r7, #0]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	0e9b      	lsrs	r3, r3, #26
 8002dcc:	f003 031f 	and.w	r3, r3, #31
 8002dd0:	e011      	b.n	8002df6 <HAL_ADC_ConfigChannel+0x43a>
 8002dd2:	683b      	ldr	r3, [r7, #0]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002dd8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002dda:	fa93 f3a3 	rbit	r3, r3
 8002dde:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 8002de0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002de2:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 8002de4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d101      	bne.n	8002dee <HAL_ADC_ConfigChannel+0x432>
    return 32U;
 8002dea:	2320      	movs	r3, #32
 8002dec:	e003      	b.n	8002df6 <HAL_ADC_ConfigChannel+0x43a>
  return __builtin_clz(value);
 8002dee:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002df0:	fab3 f383 	clz	r3, r3
 8002df4:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002df6:	429a      	cmp	r2, r3
 8002df8:	d106      	bne.n	8002e08 <HAL_ADC_ConfigChannel+0x44c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	2200      	movs	r2, #0
 8002e00:	2103      	movs	r1, #3
 8002e02:	4618      	mov	r0, r3
 8002e04:	f7ff fb54 	bl	80024b0 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	4618      	mov	r0, r3
 8002e0e:	f7ff fc47 	bl	80026a0 <LL_ADC_IsEnabled>
 8002e12:	4603      	mov	r3, r0
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	f040 813f 	bne.w	8003098 <HAL_ADC_ConfigChannel+0x6dc>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	6818      	ldr	r0, [r3, #0]
 8002e1e:	683b      	ldr	r3, [r7, #0]
 8002e20:	6819      	ldr	r1, [r3, #0]
 8002e22:	683b      	ldr	r3, [r7, #0]
 8002e24:	68db      	ldr	r3, [r3, #12]
 8002e26:	461a      	mov	r2, r3
 8002e28:	f7ff fbc8 	bl	80025bc <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002e2c:	683b      	ldr	r3, [r7, #0]
 8002e2e:	68db      	ldr	r3, [r3, #12]
 8002e30:	4a8e      	ldr	r2, [pc, #568]	@ (800306c <HAL_ADC_ConfigChannel+0x6b0>)
 8002e32:	4293      	cmp	r3, r2
 8002e34:	f040 8130 	bne.w	8003098 <HAL_ADC_ConfigChannel+0x6dc>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002e3c:	683b      	ldr	r3, [r7, #0]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d10b      	bne.n	8002e60 <HAL_ADC_ConfigChannel+0x4a4>
 8002e48:	683b      	ldr	r3, [r7, #0]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	0e9b      	lsrs	r3, r3, #26
 8002e4e:	3301      	adds	r3, #1
 8002e50:	f003 031f 	and.w	r3, r3, #31
 8002e54:	2b09      	cmp	r3, #9
 8002e56:	bf94      	ite	ls
 8002e58:	2301      	movls	r3, #1
 8002e5a:	2300      	movhi	r3, #0
 8002e5c:	b2db      	uxtb	r3, r3
 8002e5e:	e019      	b.n	8002e94 <HAL_ADC_ConfigChannel+0x4d8>
 8002e60:	683b      	ldr	r3, [r7, #0]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e66:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002e68:	fa93 f3a3 	rbit	r3, r3
 8002e6c:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 8002e6e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002e70:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 8002e72:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d101      	bne.n	8002e7c <HAL_ADC_ConfigChannel+0x4c0>
    return 32U;
 8002e78:	2320      	movs	r3, #32
 8002e7a:	e003      	b.n	8002e84 <HAL_ADC_ConfigChannel+0x4c8>
  return __builtin_clz(value);
 8002e7c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002e7e:	fab3 f383 	clz	r3, r3
 8002e82:	b2db      	uxtb	r3, r3
 8002e84:	3301      	adds	r3, #1
 8002e86:	f003 031f 	and.w	r3, r3, #31
 8002e8a:	2b09      	cmp	r3, #9
 8002e8c:	bf94      	ite	ls
 8002e8e:	2301      	movls	r3, #1
 8002e90:	2300      	movhi	r3, #0
 8002e92:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d079      	beq.n	8002f8c <HAL_ADC_ConfigChannel+0x5d0>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002e98:	683b      	ldr	r3, [r7, #0]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d107      	bne.n	8002eb4 <HAL_ADC_ConfigChannel+0x4f8>
 8002ea4:	683b      	ldr	r3, [r7, #0]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	0e9b      	lsrs	r3, r3, #26
 8002eaa:	3301      	adds	r3, #1
 8002eac:	069b      	lsls	r3, r3, #26
 8002eae:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002eb2:	e015      	b.n	8002ee0 <HAL_ADC_ConfigChannel+0x524>
 8002eb4:	683b      	ldr	r3, [r7, #0]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002eba:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002ebc:	fa93 f3a3 	rbit	r3, r3
 8002ec0:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 8002ec2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002ec4:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 8002ec6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d101      	bne.n	8002ed0 <HAL_ADC_ConfigChannel+0x514>
    return 32U;
 8002ecc:	2320      	movs	r3, #32
 8002ece:	e003      	b.n	8002ed8 <HAL_ADC_ConfigChannel+0x51c>
  return __builtin_clz(value);
 8002ed0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002ed2:	fab3 f383 	clz	r3, r3
 8002ed6:	b2db      	uxtb	r3, r3
 8002ed8:	3301      	adds	r3, #1
 8002eda:	069b      	lsls	r3, r3, #26
 8002edc:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002ee0:	683b      	ldr	r3, [r7, #0]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d109      	bne.n	8002f00 <HAL_ADC_ConfigChannel+0x544>
 8002eec:	683b      	ldr	r3, [r7, #0]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	0e9b      	lsrs	r3, r3, #26
 8002ef2:	3301      	adds	r3, #1
 8002ef4:	f003 031f 	and.w	r3, r3, #31
 8002ef8:	2101      	movs	r1, #1
 8002efa:	fa01 f303 	lsl.w	r3, r1, r3
 8002efe:	e017      	b.n	8002f30 <HAL_ADC_ConfigChannel+0x574>
 8002f00:	683b      	ldr	r3, [r7, #0]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f06:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002f08:	fa93 f3a3 	rbit	r3, r3
 8002f0c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 8002f0e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002f10:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 8002f12:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d101      	bne.n	8002f1c <HAL_ADC_ConfigChannel+0x560>
    return 32U;
 8002f18:	2320      	movs	r3, #32
 8002f1a:	e003      	b.n	8002f24 <HAL_ADC_ConfigChannel+0x568>
  return __builtin_clz(value);
 8002f1c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002f1e:	fab3 f383 	clz	r3, r3
 8002f22:	b2db      	uxtb	r3, r3
 8002f24:	3301      	adds	r3, #1
 8002f26:	f003 031f 	and.w	r3, r3, #31
 8002f2a:	2101      	movs	r1, #1
 8002f2c:	fa01 f303 	lsl.w	r3, r1, r3
 8002f30:	ea42 0103 	orr.w	r1, r2, r3
 8002f34:	683b      	ldr	r3, [r7, #0]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d10a      	bne.n	8002f56 <HAL_ADC_ConfigChannel+0x59a>
 8002f40:	683b      	ldr	r3, [r7, #0]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	0e9b      	lsrs	r3, r3, #26
 8002f46:	3301      	adds	r3, #1
 8002f48:	f003 021f 	and.w	r2, r3, #31
 8002f4c:	4613      	mov	r3, r2
 8002f4e:	005b      	lsls	r3, r3, #1
 8002f50:	4413      	add	r3, r2
 8002f52:	051b      	lsls	r3, r3, #20
 8002f54:	e018      	b.n	8002f88 <HAL_ADC_ConfigChannel+0x5cc>
 8002f56:	683b      	ldr	r3, [r7, #0]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f5c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002f5e:	fa93 f3a3 	rbit	r3, r3
 8002f62:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 8002f64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002f66:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 8002f68:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d101      	bne.n	8002f72 <HAL_ADC_ConfigChannel+0x5b6>
    return 32U;
 8002f6e:	2320      	movs	r3, #32
 8002f70:	e003      	b.n	8002f7a <HAL_ADC_ConfigChannel+0x5be>
  return __builtin_clz(value);
 8002f72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002f74:	fab3 f383 	clz	r3, r3
 8002f78:	b2db      	uxtb	r3, r3
 8002f7a:	3301      	adds	r3, #1
 8002f7c:	f003 021f 	and.w	r2, r3, #31
 8002f80:	4613      	mov	r3, r2
 8002f82:	005b      	lsls	r3, r3, #1
 8002f84:	4413      	add	r3, r2
 8002f86:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002f88:	430b      	orrs	r3, r1
 8002f8a:	e080      	b.n	800308e <HAL_ADC_ConfigChannel+0x6d2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002f8c:	683b      	ldr	r3, [r7, #0]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d107      	bne.n	8002fa8 <HAL_ADC_ConfigChannel+0x5ec>
 8002f98:	683b      	ldr	r3, [r7, #0]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	0e9b      	lsrs	r3, r3, #26
 8002f9e:	3301      	adds	r3, #1
 8002fa0:	069b      	lsls	r3, r3, #26
 8002fa2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002fa6:	e015      	b.n	8002fd4 <HAL_ADC_ConfigChannel+0x618>
 8002fa8:	683b      	ldr	r3, [r7, #0]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002fb0:	fa93 f3a3 	rbit	r3, r3
 8002fb4:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 8002fb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fb8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 8002fba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d101      	bne.n	8002fc4 <HAL_ADC_ConfigChannel+0x608>
    return 32U;
 8002fc0:	2320      	movs	r3, #32
 8002fc2:	e003      	b.n	8002fcc <HAL_ADC_ConfigChannel+0x610>
  return __builtin_clz(value);
 8002fc4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002fc6:	fab3 f383 	clz	r3, r3
 8002fca:	b2db      	uxtb	r3, r3
 8002fcc:	3301      	adds	r3, #1
 8002fce:	069b      	lsls	r3, r3, #26
 8002fd0:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002fd4:	683b      	ldr	r3, [r7, #0]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d109      	bne.n	8002ff4 <HAL_ADC_ConfigChannel+0x638>
 8002fe0:	683b      	ldr	r3, [r7, #0]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	0e9b      	lsrs	r3, r3, #26
 8002fe6:	3301      	adds	r3, #1
 8002fe8:	f003 031f 	and.w	r3, r3, #31
 8002fec:	2101      	movs	r1, #1
 8002fee:	fa01 f303 	lsl.w	r3, r1, r3
 8002ff2:	e017      	b.n	8003024 <HAL_ADC_ConfigChannel+0x668>
 8002ff4:	683b      	ldr	r3, [r7, #0]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ffa:	69fb      	ldr	r3, [r7, #28]
 8002ffc:	fa93 f3a3 	rbit	r3, r3
 8003000:	61bb      	str	r3, [r7, #24]
  return result;
 8003002:	69bb      	ldr	r3, [r7, #24]
 8003004:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8003006:	6a3b      	ldr	r3, [r7, #32]
 8003008:	2b00      	cmp	r3, #0
 800300a:	d101      	bne.n	8003010 <HAL_ADC_ConfigChannel+0x654>
    return 32U;
 800300c:	2320      	movs	r3, #32
 800300e:	e003      	b.n	8003018 <HAL_ADC_ConfigChannel+0x65c>
  return __builtin_clz(value);
 8003010:	6a3b      	ldr	r3, [r7, #32]
 8003012:	fab3 f383 	clz	r3, r3
 8003016:	b2db      	uxtb	r3, r3
 8003018:	3301      	adds	r3, #1
 800301a:	f003 031f 	and.w	r3, r3, #31
 800301e:	2101      	movs	r1, #1
 8003020:	fa01 f303 	lsl.w	r3, r1, r3
 8003024:	ea42 0103 	orr.w	r1, r2, r3
 8003028:	683b      	ldr	r3, [r7, #0]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003030:	2b00      	cmp	r3, #0
 8003032:	d10d      	bne.n	8003050 <HAL_ADC_ConfigChannel+0x694>
 8003034:	683b      	ldr	r3, [r7, #0]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	0e9b      	lsrs	r3, r3, #26
 800303a:	3301      	adds	r3, #1
 800303c:	f003 021f 	and.w	r2, r3, #31
 8003040:	4613      	mov	r3, r2
 8003042:	005b      	lsls	r3, r3, #1
 8003044:	4413      	add	r3, r2
 8003046:	3b1e      	subs	r3, #30
 8003048:	051b      	lsls	r3, r3, #20
 800304a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800304e:	e01d      	b.n	800308c <HAL_ADC_ConfigChannel+0x6d0>
 8003050:	683b      	ldr	r3, [r7, #0]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003056:	693b      	ldr	r3, [r7, #16]
 8003058:	fa93 f3a3 	rbit	r3, r3
 800305c:	60fb      	str	r3, [r7, #12]
  return result;
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8003062:	697b      	ldr	r3, [r7, #20]
 8003064:	2b00      	cmp	r3, #0
 8003066:	d103      	bne.n	8003070 <HAL_ADC_ConfigChannel+0x6b4>
    return 32U;
 8003068:	2320      	movs	r3, #32
 800306a:	e005      	b.n	8003078 <HAL_ADC_ConfigChannel+0x6bc>
 800306c:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8003070:	697b      	ldr	r3, [r7, #20]
 8003072:	fab3 f383 	clz	r3, r3
 8003076:	b2db      	uxtb	r3, r3
 8003078:	3301      	adds	r3, #1
 800307a:	f003 021f 	and.w	r2, r3, #31
 800307e:	4613      	mov	r3, r2
 8003080:	005b      	lsls	r3, r3, #1
 8003082:	4413      	add	r3, r2
 8003084:	3b1e      	subs	r3, #30
 8003086:	051b      	lsls	r3, r3, #20
 8003088:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800308c:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 800308e:	683a      	ldr	r2, [r7, #0]
 8003090:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003092:	4619      	mov	r1, r3
 8003094:	f7ff fa66 	bl	8002564 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8003098:	683b      	ldr	r3, [r7, #0]
 800309a:	681a      	ldr	r2, [r3, #0]
 800309c:	4b44      	ldr	r3, [pc, #272]	@ (80031b0 <HAL_ADC_ConfigChannel+0x7f4>)
 800309e:	4013      	ands	r3, r2
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d07a      	beq.n	800319a <HAL_ADC_ConfigChannel+0x7de>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80030a4:	4843      	ldr	r0, [pc, #268]	@ (80031b4 <HAL_ADC_ConfigChannel+0x7f8>)
 80030a6:	f7ff f9bb 	bl	8002420 <LL_ADC_GetCommonPathInternalCh>
 80030aa:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80030ae:	683b      	ldr	r3, [r7, #0]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	4a41      	ldr	r2, [pc, #260]	@ (80031b8 <HAL_ADC_ConfigChannel+0x7fc>)
 80030b4:	4293      	cmp	r3, r2
 80030b6:	d12c      	bne.n	8003112 <HAL_ADC_ConfigChannel+0x756>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80030b8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80030bc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d126      	bne.n	8003112 <HAL_ADC_ConfigChannel+0x756>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	4a3c      	ldr	r2, [pc, #240]	@ (80031bc <HAL_ADC_ConfigChannel+0x800>)
 80030ca:	4293      	cmp	r3, r2
 80030cc:	d004      	beq.n	80030d8 <HAL_ADC_ConfigChannel+0x71c>
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	4a3b      	ldr	r2, [pc, #236]	@ (80031c0 <HAL_ADC_ConfigChannel+0x804>)
 80030d4:	4293      	cmp	r3, r2
 80030d6:	d15d      	bne.n	8003194 <HAL_ADC_ConfigChannel+0x7d8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80030d8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80030dc:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80030e0:	4619      	mov	r1, r3
 80030e2:	4834      	ldr	r0, [pc, #208]	@ (80031b4 <HAL_ADC_ConfigChannel+0x7f8>)
 80030e4:	f7ff f989 	bl	80023fa <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80030e8:	4b36      	ldr	r3, [pc, #216]	@ (80031c4 <HAL_ADC_ConfigChannel+0x808>)
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	099b      	lsrs	r3, r3, #6
 80030ee:	4a36      	ldr	r2, [pc, #216]	@ (80031c8 <HAL_ADC_ConfigChannel+0x80c>)
 80030f0:	fba2 2303 	umull	r2, r3, r2, r3
 80030f4:	099b      	lsrs	r3, r3, #6
 80030f6:	1c5a      	adds	r2, r3, #1
 80030f8:	4613      	mov	r3, r2
 80030fa:	005b      	lsls	r3, r3, #1
 80030fc:	4413      	add	r3, r2
 80030fe:	009b      	lsls	r3, r3, #2
 8003100:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8003102:	e002      	b.n	800310a <HAL_ADC_ConfigChannel+0x74e>
          {
            wait_loop_index--;
 8003104:	68bb      	ldr	r3, [r7, #8]
 8003106:	3b01      	subs	r3, #1
 8003108:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 800310a:	68bb      	ldr	r3, [r7, #8]
 800310c:	2b00      	cmp	r3, #0
 800310e:	d1f9      	bne.n	8003104 <HAL_ADC_ConfigChannel+0x748>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003110:	e040      	b.n	8003194 <HAL_ADC_ConfigChannel+0x7d8>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8003112:	683b      	ldr	r3, [r7, #0]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	4a2d      	ldr	r2, [pc, #180]	@ (80031cc <HAL_ADC_ConfigChannel+0x810>)
 8003118:	4293      	cmp	r3, r2
 800311a:	d118      	bne.n	800314e <HAL_ADC_ConfigChannel+0x792>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800311c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003120:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003124:	2b00      	cmp	r3, #0
 8003126:	d112      	bne.n	800314e <HAL_ADC_ConfigChannel+0x792>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	4a23      	ldr	r2, [pc, #140]	@ (80031bc <HAL_ADC_ConfigChannel+0x800>)
 800312e:	4293      	cmp	r3, r2
 8003130:	d004      	beq.n	800313c <HAL_ADC_ConfigChannel+0x780>
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	4a22      	ldr	r2, [pc, #136]	@ (80031c0 <HAL_ADC_ConfigChannel+0x804>)
 8003138:	4293      	cmp	r3, r2
 800313a:	d12d      	bne.n	8003198 <HAL_ADC_ConfigChannel+0x7dc>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800313c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003140:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003144:	4619      	mov	r1, r3
 8003146:	481b      	ldr	r0, [pc, #108]	@ (80031b4 <HAL_ADC_ConfigChannel+0x7f8>)
 8003148:	f7ff f957 	bl	80023fa <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800314c:	e024      	b.n	8003198 <HAL_ADC_ConfigChannel+0x7dc>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 800314e:	683b      	ldr	r3, [r7, #0]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	4a1f      	ldr	r2, [pc, #124]	@ (80031d0 <HAL_ADC_ConfigChannel+0x814>)
 8003154:	4293      	cmp	r3, r2
 8003156:	d120      	bne.n	800319a <HAL_ADC_ConfigChannel+0x7de>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003158:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800315c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003160:	2b00      	cmp	r3, #0
 8003162:	d11a      	bne.n	800319a <HAL_ADC_ConfigChannel+0x7de>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	4a14      	ldr	r2, [pc, #80]	@ (80031bc <HAL_ADC_ConfigChannel+0x800>)
 800316a:	4293      	cmp	r3, r2
 800316c:	d115      	bne.n	800319a <HAL_ADC_ConfigChannel+0x7de>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800316e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003172:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003176:	4619      	mov	r1, r3
 8003178:	480e      	ldr	r0, [pc, #56]	@ (80031b4 <HAL_ADC_ConfigChannel+0x7f8>)
 800317a:	f7ff f93e 	bl	80023fa <LL_ADC_SetCommonPathInternalCh>
 800317e:	e00c      	b.n	800319a <HAL_ADC_ConfigChannel+0x7de>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003184:	f043 0220 	orr.w	r2, r3, #32
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 800318c:	2301      	movs	r3, #1
 800318e:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 8003192:	e002      	b.n	800319a <HAL_ADC_ConfigChannel+0x7de>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003194:	bf00      	nop
 8003196:	e000      	b.n	800319a <HAL_ADC_ConfigChannel+0x7de>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003198:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	2200      	movs	r2, #0
 800319e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 80031a2:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 80031a6:	4618      	mov	r0, r3
 80031a8:	37d8      	adds	r7, #216	@ 0xd8
 80031aa:	46bd      	mov	sp, r7
 80031ac:	bd80      	pop	{r7, pc}
 80031ae:	bf00      	nop
 80031b0:	80080000 	.word	0x80080000
 80031b4:	50040300 	.word	0x50040300
 80031b8:	c7520000 	.word	0xc7520000
 80031bc:	50040000 	.word	0x50040000
 80031c0:	50040200 	.word	0x50040200
 80031c4:	20000000 	.word	0x20000000
 80031c8:	053e2d63 	.word	0x053e2d63
 80031cc:	cb840000 	.word	0xcb840000
 80031d0:	80000001 	.word	0x80000001

080031d4 <LL_ADC_IsEnabled>:
{
 80031d4:	b480      	push	{r7}
 80031d6:	b083      	sub	sp, #12
 80031d8:	af00      	add	r7, sp, #0
 80031da:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	689b      	ldr	r3, [r3, #8]
 80031e0:	f003 0301 	and.w	r3, r3, #1
 80031e4:	2b01      	cmp	r3, #1
 80031e6:	d101      	bne.n	80031ec <LL_ADC_IsEnabled+0x18>
 80031e8:	2301      	movs	r3, #1
 80031ea:	e000      	b.n	80031ee <LL_ADC_IsEnabled+0x1a>
 80031ec:	2300      	movs	r3, #0
}
 80031ee:	4618      	mov	r0, r3
 80031f0:	370c      	adds	r7, #12
 80031f2:	46bd      	mov	sp, r7
 80031f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031f8:	4770      	bx	lr

080031fa <LL_ADC_REG_IsConversionOngoing>:
{
 80031fa:	b480      	push	{r7}
 80031fc:	b083      	sub	sp, #12
 80031fe:	af00      	add	r7, sp, #0
 8003200:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	689b      	ldr	r3, [r3, #8]
 8003206:	f003 0304 	and.w	r3, r3, #4
 800320a:	2b04      	cmp	r3, #4
 800320c:	d101      	bne.n	8003212 <LL_ADC_REG_IsConversionOngoing+0x18>
 800320e:	2301      	movs	r3, #1
 8003210:	e000      	b.n	8003214 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003212:	2300      	movs	r3, #0
}
 8003214:	4618      	mov	r0, r3
 8003216:	370c      	adds	r7, #12
 8003218:	46bd      	mov	sp, r7
 800321a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800321e:	4770      	bx	lr

08003220 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8003220:	b590      	push	{r4, r7, lr}
 8003222:	b0a1      	sub	sp, #132	@ 0x84
 8003224:	af00      	add	r7, sp, #0
 8003226:	6078      	str	r0, [r7, #4]
 8003228:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800322a:	2300      	movs	r3, #0
 800322c:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8003236:	2b01      	cmp	r3, #1
 8003238:	d101      	bne.n	800323e <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 800323a:	2302      	movs	r3, #2
 800323c:	e093      	b.n	8003366 <HAL_ADCEx_MultiModeConfigChannel+0x146>
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	2201      	movs	r2, #1
 8003242:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8003246:	2300      	movs	r3, #0
 8003248:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 800324a:	2300      	movs	r3, #0
 800324c:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	4a47      	ldr	r2, [pc, #284]	@ (8003370 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8003254:	4293      	cmp	r3, r2
 8003256:	d102      	bne.n	800325e <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8003258:	4b46      	ldr	r3, [pc, #280]	@ (8003374 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 800325a:	60fb      	str	r3, [r7, #12]
 800325c:	e001      	b.n	8003262 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 800325e:	2300      	movs	r3, #0
 8003260:	60fb      	str	r3, [r7, #12]

  if (tmp_hadc_slave.Instance == NULL)
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	2b00      	cmp	r3, #0
 8003266:	d10b      	bne.n	8003280 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800326c:	f043 0220 	orr.w	r2, r3, #32
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	2200      	movs	r2, #0
 8003278:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    return HAL_ERROR;
 800327c:	2301      	movs	r3, #1
 800327e:	e072      	b.n	8003366 <HAL_ADCEx_MultiModeConfigChannel+0x146>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	4618      	mov	r0, r3
 8003284:	f7ff ffb9 	bl	80031fa <LL_ADC_REG_IsConversionOngoing>
 8003288:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	4618      	mov	r0, r3
 8003290:	f7ff ffb3 	bl	80031fa <LL_ADC_REG_IsConversionOngoing>
 8003294:	4603      	mov	r3, r0
 8003296:	2b00      	cmp	r3, #0
 8003298:	d154      	bne.n	8003344 <HAL_ADCEx_MultiModeConfigChannel+0x124>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 800329a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800329c:	2b00      	cmp	r3, #0
 800329e:	d151      	bne.n	8003344 <HAL_ADCEx_MultiModeConfigChannel+0x124>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80032a0:	4b35      	ldr	r3, [pc, #212]	@ (8003378 <HAL_ADCEx_MultiModeConfigChannel+0x158>)
 80032a2:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80032a4:	683b      	ldr	r3, [r7, #0]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d02c      	beq.n	8003306 <HAL_ADCEx_MultiModeConfigChannel+0xe6>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 80032ac:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80032ae:	689b      	ldr	r3, [r3, #8]
 80032b0:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80032b4:	683b      	ldr	r3, [r7, #0]
 80032b6:	6859      	ldr	r1, [r3, #4]
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80032be:	035b      	lsls	r3, r3, #13
 80032c0:	430b      	orrs	r3, r1
 80032c2:	431a      	orrs	r2, r3
 80032c4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80032c6:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80032c8:	4829      	ldr	r0, [pc, #164]	@ (8003370 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 80032ca:	f7ff ff83 	bl	80031d4 <LL_ADC_IsEnabled>
 80032ce:	4604      	mov	r4, r0
 80032d0:	4828      	ldr	r0, [pc, #160]	@ (8003374 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 80032d2:	f7ff ff7f 	bl	80031d4 <LL_ADC_IsEnabled>
 80032d6:	4603      	mov	r3, r0
 80032d8:	431c      	orrs	r4, r3
 80032da:	4828      	ldr	r0, [pc, #160]	@ (800337c <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 80032dc:	f7ff ff7a 	bl	80031d4 <LL_ADC_IsEnabled>
 80032e0:	4603      	mov	r3, r0
 80032e2:	4323      	orrs	r3, r4
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d137      	bne.n	8003358 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 80032e8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80032ea:	689b      	ldr	r3, [r3, #8]
 80032ec:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 80032f0:	f023 030f 	bic.w	r3, r3, #15
 80032f4:	683a      	ldr	r2, [r7, #0]
 80032f6:	6811      	ldr	r1, [r2, #0]
 80032f8:	683a      	ldr	r2, [r7, #0]
 80032fa:	6892      	ldr	r2, [r2, #8]
 80032fc:	430a      	orrs	r2, r1
 80032fe:	431a      	orrs	r2, r3
 8003300:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003302:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003304:	e028      	b.n	8003358 <HAL_ADCEx_MultiModeConfigChannel+0x138>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8003306:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003308:	689b      	ldr	r3, [r3, #8]
 800330a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800330e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003310:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003312:	4817      	ldr	r0, [pc, #92]	@ (8003370 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8003314:	f7ff ff5e 	bl	80031d4 <LL_ADC_IsEnabled>
 8003318:	4604      	mov	r4, r0
 800331a:	4816      	ldr	r0, [pc, #88]	@ (8003374 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 800331c:	f7ff ff5a 	bl	80031d4 <LL_ADC_IsEnabled>
 8003320:	4603      	mov	r3, r0
 8003322:	431c      	orrs	r4, r3
 8003324:	4815      	ldr	r0, [pc, #84]	@ (800337c <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8003326:	f7ff ff55 	bl	80031d4 <LL_ADC_IsEnabled>
 800332a:	4603      	mov	r3, r0
 800332c:	4323      	orrs	r3, r4
 800332e:	2b00      	cmp	r3, #0
 8003330:	d112      	bne.n	8003358 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8003332:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003334:	689b      	ldr	r3, [r3, #8]
 8003336:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800333a:	f023 030f 	bic.w	r3, r3, #15
 800333e:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8003340:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003342:	e009      	b.n	8003358 <HAL_ADCEx_MultiModeConfigChannel+0x138>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003348:	f043 0220 	orr.w	r2, r3, #32
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8003350:	2301      	movs	r3, #1
 8003352:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8003356:	e000      	b.n	800335a <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003358:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	2200      	movs	r2, #0
 800335e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 8003362:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 8003366:	4618      	mov	r0, r3
 8003368:	3784      	adds	r7, #132	@ 0x84
 800336a:	46bd      	mov	sp, r7
 800336c:	bd90      	pop	{r4, r7, pc}
 800336e:	bf00      	nop
 8003370:	50040000 	.word	0x50040000
 8003374:	50040100 	.word	0x50040100
 8003378:	50040300 	.word	0x50040300
 800337c:	50040200 	.word	0x50040200

08003380 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003380:	b480      	push	{r7}
 8003382:	b085      	sub	sp, #20
 8003384:	af00      	add	r7, sp, #0
 8003386:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	f003 0307 	and.w	r3, r3, #7
 800338e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003390:	4b0c      	ldr	r3, [pc, #48]	@ (80033c4 <__NVIC_SetPriorityGrouping+0x44>)
 8003392:	68db      	ldr	r3, [r3, #12]
 8003394:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003396:	68ba      	ldr	r2, [r7, #8]
 8003398:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800339c:	4013      	ands	r3, r2
 800339e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80033a4:	68bb      	ldr	r3, [r7, #8]
 80033a6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80033a8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80033ac:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80033b0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80033b2:	4a04      	ldr	r2, [pc, #16]	@ (80033c4 <__NVIC_SetPriorityGrouping+0x44>)
 80033b4:	68bb      	ldr	r3, [r7, #8]
 80033b6:	60d3      	str	r3, [r2, #12]
}
 80033b8:	bf00      	nop
 80033ba:	3714      	adds	r7, #20
 80033bc:	46bd      	mov	sp, r7
 80033be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033c2:	4770      	bx	lr
 80033c4:	e000ed00 	.word	0xe000ed00

080033c8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80033c8:	b480      	push	{r7}
 80033ca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80033cc:	4b04      	ldr	r3, [pc, #16]	@ (80033e0 <__NVIC_GetPriorityGrouping+0x18>)
 80033ce:	68db      	ldr	r3, [r3, #12]
 80033d0:	0a1b      	lsrs	r3, r3, #8
 80033d2:	f003 0307 	and.w	r3, r3, #7
}
 80033d6:	4618      	mov	r0, r3
 80033d8:	46bd      	mov	sp, r7
 80033da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033de:	4770      	bx	lr
 80033e0:	e000ed00 	.word	0xe000ed00

080033e4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80033e4:	b480      	push	{r7}
 80033e6:	b083      	sub	sp, #12
 80033e8:	af00      	add	r7, sp, #0
 80033ea:	4603      	mov	r3, r0
 80033ec:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80033ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	db0b      	blt.n	800340e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80033f6:	79fb      	ldrb	r3, [r7, #7]
 80033f8:	f003 021f 	and.w	r2, r3, #31
 80033fc:	4907      	ldr	r1, [pc, #28]	@ (800341c <__NVIC_EnableIRQ+0x38>)
 80033fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003402:	095b      	lsrs	r3, r3, #5
 8003404:	2001      	movs	r0, #1
 8003406:	fa00 f202 	lsl.w	r2, r0, r2
 800340a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800340e:	bf00      	nop
 8003410:	370c      	adds	r7, #12
 8003412:	46bd      	mov	sp, r7
 8003414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003418:	4770      	bx	lr
 800341a:	bf00      	nop
 800341c:	e000e100 	.word	0xe000e100

08003420 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003420:	b480      	push	{r7}
 8003422:	b083      	sub	sp, #12
 8003424:	af00      	add	r7, sp, #0
 8003426:	4603      	mov	r3, r0
 8003428:	6039      	str	r1, [r7, #0]
 800342a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800342c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003430:	2b00      	cmp	r3, #0
 8003432:	db0a      	blt.n	800344a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003434:	683b      	ldr	r3, [r7, #0]
 8003436:	b2da      	uxtb	r2, r3
 8003438:	490c      	ldr	r1, [pc, #48]	@ (800346c <__NVIC_SetPriority+0x4c>)
 800343a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800343e:	0112      	lsls	r2, r2, #4
 8003440:	b2d2      	uxtb	r2, r2
 8003442:	440b      	add	r3, r1
 8003444:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003448:	e00a      	b.n	8003460 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800344a:	683b      	ldr	r3, [r7, #0]
 800344c:	b2da      	uxtb	r2, r3
 800344e:	4908      	ldr	r1, [pc, #32]	@ (8003470 <__NVIC_SetPriority+0x50>)
 8003450:	79fb      	ldrb	r3, [r7, #7]
 8003452:	f003 030f 	and.w	r3, r3, #15
 8003456:	3b04      	subs	r3, #4
 8003458:	0112      	lsls	r2, r2, #4
 800345a:	b2d2      	uxtb	r2, r2
 800345c:	440b      	add	r3, r1
 800345e:	761a      	strb	r2, [r3, #24]
}
 8003460:	bf00      	nop
 8003462:	370c      	adds	r7, #12
 8003464:	46bd      	mov	sp, r7
 8003466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800346a:	4770      	bx	lr
 800346c:	e000e100 	.word	0xe000e100
 8003470:	e000ed00 	.word	0xe000ed00

08003474 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003474:	b480      	push	{r7}
 8003476:	b089      	sub	sp, #36	@ 0x24
 8003478:	af00      	add	r7, sp, #0
 800347a:	60f8      	str	r0, [r7, #12]
 800347c:	60b9      	str	r1, [r7, #8]
 800347e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	f003 0307 	and.w	r3, r3, #7
 8003486:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003488:	69fb      	ldr	r3, [r7, #28]
 800348a:	f1c3 0307 	rsb	r3, r3, #7
 800348e:	2b04      	cmp	r3, #4
 8003490:	bf28      	it	cs
 8003492:	2304      	movcs	r3, #4
 8003494:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003496:	69fb      	ldr	r3, [r7, #28]
 8003498:	3304      	adds	r3, #4
 800349a:	2b06      	cmp	r3, #6
 800349c:	d902      	bls.n	80034a4 <NVIC_EncodePriority+0x30>
 800349e:	69fb      	ldr	r3, [r7, #28]
 80034a0:	3b03      	subs	r3, #3
 80034a2:	e000      	b.n	80034a6 <NVIC_EncodePriority+0x32>
 80034a4:	2300      	movs	r3, #0
 80034a6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80034a8:	f04f 32ff 	mov.w	r2, #4294967295
 80034ac:	69bb      	ldr	r3, [r7, #24]
 80034ae:	fa02 f303 	lsl.w	r3, r2, r3
 80034b2:	43da      	mvns	r2, r3
 80034b4:	68bb      	ldr	r3, [r7, #8]
 80034b6:	401a      	ands	r2, r3
 80034b8:	697b      	ldr	r3, [r7, #20]
 80034ba:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80034bc:	f04f 31ff 	mov.w	r1, #4294967295
 80034c0:	697b      	ldr	r3, [r7, #20]
 80034c2:	fa01 f303 	lsl.w	r3, r1, r3
 80034c6:	43d9      	mvns	r1, r3
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80034cc:	4313      	orrs	r3, r2
         );
}
 80034ce:	4618      	mov	r0, r3
 80034d0:	3724      	adds	r7, #36	@ 0x24
 80034d2:	46bd      	mov	sp, r7
 80034d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034d8:	4770      	bx	lr
	...

080034dc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80034dc:	b580      	push	{r7, lr}
 80034de:	b082      	sub	sp, #8
 80034e0:	af00      	add	r7, sp, #0
 80034e2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	3b01      	subs	r3, #1
 80034e8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80034ec:	d301      	bcc.n	80034f2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80034ee:	2301      	movs	r3, #1
 80034f0:	e00f      	b.n	8003512 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80034f2:	4a0a      	ldr	r2, [pc, #40]	@ (800351c <SysTick_Config+0x40>)
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	3b01      	subs	r3, #1
 80034f8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80034fa:	210f      	movs	r1, #15
 80034fc:	f04f 30ff 	mov.w	r0, #4294967295
 8003500:	f7ff ff8e 	bl	8003420 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003504:	4b05      	ldr	r3, [pc, #20]	@ (800351c <SysTick_Config+0x40>)
 8003506:	2200      	movs	r2, #0
 8003508:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800350a:	4b04      	ldr	r3, [pc, #16]	@ (800351c <SysTick_Config+0x40>)
 800350c:	2207      	movs	r2, #7
 800350e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003510:	2300      	movs	r3, #0
}
 8003512:	4618      	mov	r0, r3
 8003514:	3708      	adds	r7, #8
 8003516:	46bd      	mov	sp, r7
 8003518:	bd80      	pop	{r7, pc}
 800351a:	bf00      	nop
 800351c:	e000e010 	.word	0xe000e010

08003520 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003520:	b580      	push	{r7, lr}
 8003522:	b082      	sub	sp, #8
 8003524:	af00      	add	r7, sp, #0
 8003526:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003528:	6878      	ldr	r0, [r7, #4]
 800352a:	f7ff ff29 	bl	8003380 <__NVIC_SetPriorityGrouping>
}
 800352e:	bf00      	nop
 8003530:	3708      	adds	r7, #8
 8003532:	46bd      	mov	sp, r7
 8003534:	bd80      	pop	{r7, pc}

08003536 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003536:	b580      	push	{r7, lr}
 8003538:	b086      	sub	sp, #24
 800353a:	af00      	add	r7, sp, #0
 800353c:	4603      	mov	r3, r0
 800353e:	60b9      	str	r1, [r7, #8]
 8003540:	607a      	str	r2, [r7, #4]
 8003542:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003544:	2300      	movs	r3, #0
 8003546:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003548:	f7ff ff3e 	bl	80033c8 <__NVIC_GetPriorityGrouping>
 800354c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800354e:	687a      	ldr	r2, [r7, #4]
 8003550:	68b9      	ldr	r1, [r7, #8]
 8003552:	6978      	ldr	r0, [r7, #20]
 8003554:	f7ff ff8e 	bl	8003474 <NVIC_EncodePriority>
 8003558:	4602      	mov	r2, r0
 800355a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800355e:	4611      	mov	r1, r2
 8003560:	4618      	mov	r0, r3
 8003562:	f7ff ff5d 	bl	8003420 <__NVIC_SetPriority>
}
 8003566:	bf00      	nop
 8003568:	3718      	adds	r7, #24
 800356a:	46bd      	mov	sp, r7
 800356c:	bd80      	pop	{r7, pc}

0800356e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800356e:	b580      	push	{r7, lr}
 8003570:	b082      	sub	sp, #8
 8003572:	af00      	add	r7, sp, #0
 8003574:	4603      	mov	r3, r0
 8003576:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003578:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800357c:	4618      	mov	r0, r3
 800357e:	f7ff ff31 	bl	80033e4 <__NVIC_EnableIRQ>
}
 8003582:	bf00      	nop
 8003584:	3708      	adds	r7, #8
 8003586:	46bd      	mov	sp, r7
 8003588:	bd80      	pop	{r7, pc}

0800358a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800358a:	b580      	push	{r7, lr}
 800358c:	b082      	sub	sp, #8
 800358e:	af00      	add	r7, sp, #0
 8003590:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003592:	6878      	ldr	r0, [r7, #4]
 8003594:	f7ff ffa2 	bl	80034dc <SysTick_Config>
 8003598:	4603      	mov	r3, r0
}
 800359a:	4618      	mov	r0, r3
 800359c:	3708      	adds	r7, #8
 800359e:	46bd      	mov	sp, r7
 80035a0:	bd80      	pop	{r7, pc}
	...

080035a4 <HAL_DCMI_Init>:
  * @note   By default, all interruptions are enabled (line end, frame end, overrun,
  *         VSYNC and embedded synchronization error interrupts).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DCMI_Init(DCMI_HandleTypeDef *hdcmi)
{
 80035a4:	b580      	push	{r7, lr}
 80035a6:	b082      	sub	sp, #8
 80035a8:	af00      	add	r7, sp, #0
 80035aa:	6078      	str	r0, [r7, #4]
  /* Check the DCMI peripheral state */
  if(hdcmi == NULL)
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d101      	bne.n	80035b6 <HAL_DCMI_Init+0x12>
  {
     return HAL_ERROR;
 80035b2:	2301      	movs	r3, #1
 80035b4:	e075      	b.n	80036a2 <HAL_DCMI_Init+0xfe>
  assert_param(IS_DCMI_BYTE_SELECT_MODE(hdcmi->Init.ByteSelectMode));
  assert_param(IS_DCMI_BYTE_SELECT_START(hdcmi->Init.ByteSelectStart));
  assert_param(IS_DCMI_LINE_SELECT_MODE(hdcmi->Init.LineSelectMode));
  assert_param(IS_DCMI_LINE_SELECT_START(hdcmi->Init.LineSelectStart));

  if(hdcmi->State == HAL_DCMI_STATE_RESET)
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80035bc:	b2db      	uxtb	r3, r3
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d106      	bne.n	80035d0 <HAL_DCMI_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdcmi->Lock = HAL_UNLOCKED;
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	2200      	movs	r2, #0
 80035c6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }
    /* Initialize the low level hardware (MSP) */
    hdcmi->MspInitCallback(hdcmi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_DCMI_MspInit(hdcmi);
 80035ca:	6878      	ldr	r0, [r7, #4]
 80035cc:	f7fe f808 	bl	80015e0 <HAL_DCMI_MspInit>
#endif /* (USE_HAL_DCMI_REGISTER_CALLBACKS) */
  }

  /* Change the DCMI state */
  hdcmi->State = HAL_DCMI_STATE_BUSY;
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	2202      	movs	r2, #2
 80035d4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Disable DCMI IP before setting the configuration register */
  __HAL_DCMI_DISABLE(hdcmi);
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	681a      	ldr	r2, [r3, #0]
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80035e6:	601a      	str	r2, [r3, #0]

  if (hdcmi->Init.ExtendedDataMode != DCMI_EXTEND_DATA_8B)
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	699b      	ldr	r3, [r3, #24]
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d002      	beq.n	80035f6 <HAL_DCMI_Init+0x52>
  {
    /* Byte select mode must be programmed to the reset value if the extended mode
      is not set to 8-bit data capture on every pixel clock */
    hdcmi->Init.ByteSelectMode = DCMI_BSM_ALL;
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	2200      	movs	r2, #0
 80035f4:	625a      	str	r2, [r3, #36]	@ 0x24
  }

  /* Set DCMI parameters */
  hdcmi->Instance->CR &= ~(DCMI_CR_PCKPOL | DCMI_CR_HSPOL  | DCMI_CR_VSPOL  | DCMI_CR_EDM_0 |\
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	6819      	ldr	r1, [r3, #0]
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681a      	ldr	r2, [r3, #0]
 8003600:	4b2a      	ldr	r3, [pc, #168]	@ (80036ac <HAL_DCMI_Init+0x108>)
 8003602:	400b      	ands	r3, r1
 8003604:	6013      	str	r3, [r2, #0]
                           DCMI_CR_EDM_1  | DCMI_CR_FCRC_0 | DCMI_CR_FCRC_1 | DCMI_CR_JPEG  |\
                           DCMI_CR_ESS | DCMI_CR_BSM_0 | DCMI_CR_BSM_1 | DCMI_CR_OEBS |\
                           DCMI_CR_LSM | DCMI_CR_OELS);

  hdcmi->Instance->CR |=  (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate |\
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	6819      	ldr	r1, [r3, #0]
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	685a      	ldr	r2, [r3, #4]
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	695b      	ldr	r3, [r3, #20]
 8003614:	431a      	orrs	r2, r3
                                     hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  |\
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	68db      	ldr	r3, [r3, #12]
  hdcmi->Instance->CR |=  (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate |\
 800361a:	431a      	orrs	r2, r3
                                     hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  |\
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	691b      	ldr	r3, [r3, #16]
 8003620:	431a      	orrs	r2, r3
                                     hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode |\
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	689b      	ldr	r3, [r3, #8]
                                     hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  |\
 8003626:	431a      	orrs	r2, r3
                                     hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode |\
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	699b      	ldr	r3, [r3, #24]
 800362c:	431a      	orrs	r2, r3
                                     hdcmi->Init.JPEGMode | hdcmi->Init.ByteSelectMode |\
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	6a1b      	ldr	r3, [r3, #32]
                                     hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode |\
 8003632:	431a      	orrs	r2, r3
                                     hdcmi->Init.JPEGMode | hdcmi->Init.ByteSelectMode |\
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003638:	431a      	orrs	r2, r3
                                     hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode |\
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
                                     hdcmi->Init.JPEGMode | hdcmi->Init.ByteSelectMode |\
 800363e:	431a      	orrs	r2, r3
                                     hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode |\
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003644:	431a      	orrs	r2, r3
                                     hdcmi->Init.LineSelectStart);
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
                                     hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode |\
 800364a:	431a      	orrs	r2, r3
  hdcmi->Instance->CR |=  (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate |\
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	430a      	orrs	r2, r1
 8003652:	601a      	str	r2, [r3, #0]

  if(hdcmi->Init.SynchroMode == DCMI_SYNCHRO_EMBEDDED)
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	685b      	ldr	r3, [r3, #4]
 8003658:	2b10      	cmp	r3, #16
 800365a:	d112      	bne.n	8003682 <HAL_DCMI_Init+0xde>
  {
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SynchroCode.FrameStartCode)    |\
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	7f1b      	ldrb	r3, [r3, #28]
 8003660:	461a      	mov	r2, r3
                             ((uint32_t)hdcmi->Init.SynchroCode.LineStartCode << DCMI_ESCR_LSC_Pos)|\
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	7f5b      	ldrb	r3, [r3, #29]
 8003666:	021b      	lsls	r3, r3, #8
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SynchroCode.FrameStartCode)    |\
 8003668:	431a      	orrs	r2, r3
                             ((uint32_t)hdcmi->Init.SynchroCode.LineEndCode << DCMI_ESCR_LEC_Pos) |\
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	7f9b      	ldrb	r3, [r3, #30]
 800366e:	041b      	lsls	r3, r3, #16
                             ((uint32_t)hdcmi->Init.SynchroCode.LineStartCode << DCMI_ESCR_LSC_Pos)|\
 8003670:	ea42 0103 	orr.w	r1, r2, r3
                             ((uint32_t)hdcmi->Init.SynchroCode.FrameEndCode << DCMI_ESCR_FEC_Pos));
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	7fdb      	ldrb	r3, [r3, #31]
 8003678:	061a      	lsls	r2, r3, #24
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SynchroCode.FrameStartCode)    |\
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681b      	ldr	r3, [r3, #0]
                             ((uint32_t)hdcmi->Init.SynchroCode.LineEndCode << DCMI_ESCR_LEC_Pos) |\
 800367e:	430a      	orrs	r2, r1
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SynchroCode.FrameStartCode)    |\
 8003680:	619a      	str	r2, [r3, #24]
     - end of line
     - end of frame
     - data reception overrun
     - frame synchronization signal VSYNC
     - synchronization error */
  __HAL_DCMI_ENABLE_IT(hdcmi, DCMI_IT_FRAME|DCMI_IT_OVR|DCMI_IT_ERR|DCMI_IT_VSYNC|DCMI_IT_LINE);
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	68da      	ldr	r2, [r3, #12]
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	f042 021f 	orr.w	r2, r2, #31
 8003690:	60da      	str	r2, [r3, #12]

  /* Update error code */
  hdcmi->ErrorCode = HAL_DCMI_ERROR_NONE;
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	2200      	movs	r2, #0
 8003696:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Initialize the DCMI state*/
  hdcmi->State  = HAL_DCMI_STATE_READY;
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	2201      	movs	r2, #1
 800369c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80036a0:	2300      	movs	r3, #0
}
 80036a2:	4618      	mov	r0, r3
 80036a4:	3708      	adds	r7, #8
 80036a6:	46bd      	mov	sp, r7
 80036a8:	bd80      	pop	{r7, pc}
 80036aa:	bf00      	nop
 80036ac:	ffe0f007 	.word	0xffe0f007

080036b0 <HAL_DFSDM_ChannelInit>:
  *         in the DFSDM_ChannelInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_channel DFSDM channel handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_ChannelInit(DFSDM_Channel_HandleTypeDef *hdfsdm_channel)
{
 80036b0:	b580      	push	{r7, lr}
 80036b2:	b082      	sub	sp, #8
 80036b4:	af00      	add	r7, sp, #0
 80036b6:	6078      	str	r0, [r7, #4]
  /* Check DFSDM Channel handle */
  if (hdfsdm_channel == NULL)
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d101      	bne.n	80036c2 <HAL_DFSDM_ChannelInit+0x12>
  {
    return HAL_ERROR;
 80036be:	2301      	movs	r3, #1
 80036c0:	e0ac      	b.n	800381c <HAL_DFSDM_ChannelInit+0x16c>
  assert_param(IS_DFSDM_CHANNEL_FILTER_OVS_RATIO(hdfsdm_channel->Init.Awd.Oversampling));
  assert_param(IS_DFSDM_CHANNEL_OFFSET(hdfsdm_channel->Init.Offset));
  assert_param(IS_DFSDM_CHANNEL_RIGHT_BIT_SHIFT(hdfsdm_channel->Init.RightBitShift));

  /* Check that channel has not been already initialized */
  if (a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] != NULL)
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	4618      	mov	r0, r3
 80036c8:	f000 f8b2 	bl	8003830 <DFSDM_GetChannelFromInstance>
 80036cc:	4603      	mov	r3, r0
 80036ce:	4a55      	ldr	r2, [pc, #340]	@ (8003824 <HAL_DFSDM_ChannelInit+0x174>)
 80036d0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d001      	beq.n	80036dc <HAL_DFSDM_ChannelInit+0x2c>
  {
    return HAL_ERROR;
 80036d8:	2301      	movs	r3, #1
 80036da:	e09f      	b.n	800381c <HAL_DFSDM_ChannelInit+0x16c>
    hdfsdm_channel->MspInitCallback = HAL_DFSDM_ChannelMspInit;
  }
  hdfsdm_channel->MspInitCallback(hdfsdm_channel);
#else
  /* Call MSP init function */
  HAL_DFSDM_ChannelMspInit(hdfsdm_channel);
 80036dc:	6878      	ldr	r0, [r7, #4]
 80036de:	f7fd ffff 	bl	80016e0 <HAL_DFSDM_ChannelMspInit>
#endif

  /* Update the channel counter */
  v_dfsdm1ChannelCounter++;
 80036e2:	4b51      	ldr	r3, [pc, #324]	@ (8003828 <HAL_DFSDM_ChannelInit+0x178>)
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	3301      	adds	r3, #1
 80036e8:	4a4f      	ldr	r2, [pc, #316]	@ (8003828 <HAL_DFSDM_ChannelInit+0x178>)
 80036ea:	6013      	str	r3, [r2, #0]

  /* Configure output serial clock and enable global DFSDM interface only for first channel */
  if (v_dfsdm1ChannelCounter == 1U)
 80036ec:	4b4e      	ldr	r3, [pc, #312]	@ (8003828 <HAL_DFSDM_ChannelInit+0x178>)
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	2b01      	cmp	r3, #1
 80036f2:	d125      	bne.n	8003740 <HAL_DFSDM_ChannelInit+0x90>
  {
    assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK(hdfsdm_channel->Init.OutputClock.Selection));
    /* Set the output serial clock source */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTSRC);
 80036f4:	4b4d      	ldr	r3, [pc, #308]	@ (800382c <HAL_DFSDM_ChannelInit+0x17c>)
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	4a4c      	ldr	r2, [pc, #304]	@ (800382c <HAL_DFSDM_ChannelInit+0x17c>)
 80036fa:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80036fe:	6013      	str	r3, [r2, #0]
    DFSDM1_Channel0->CHCFGR1 |= hdfsdm_channel->Init.OutputClock.Selection;
 8003700:	4b4a      	ldr	r3, [pc, #296]	@ (800382c <HAL_DFSDM_ChannelInit+0x17c>)
 8003702:	681a      	ldr	r2, [r3, #0]
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	689b      	ldr	r3, [r3, #8]
 8003708:	4948      	ldr	r1, [pc, #288]	@ (800382c <HAL_DFSDM_ChannelInit+0x17c>)
 800370a:	4313      	orrs	r3, r2
 800370c:	600b      	str	r3, [r1, #0]

    /* Reset clock divider */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTDIV);
 800370e:	4b47      	ldr	r3, [pc, #284]	@ (800382c <HAL_DFSDM_ChannelInit+0x17c>)
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	4a46      	ldr	r2, [pc, #280]	@ (800382c <HAL_DFSDM_ChannelInit+0x17c>)
 8003714:	f423 037f 	bic.w	r3, r3, #16711680	@ 0xff0000
 8003718:	6013      	str	r3, [r2, #0]
    if (hdfsdm_channel->Init.OutputClock.Activation == ENABLE)
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	791b      	ldrb	r3, [r3, #4]
 800371e:	2b01      	cmp	r3, #1
 8003720:	d108      	bne.n	8003734 <HAL_DFSDM_ChannelInit+0x84>
    {
      assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK_DIVIDER(hdfsdm_channel->Init.OutputClock.Divider));
      /* Set the output clock divider */
      DFSDM1_Channel0->CHCFGR1 |= (uint32_t)((hdfsdm_channel->Init.OutputClock.Divider - 1U) <<
 8003722:	4b42      	ldr	r3, [pc, #264]	@ (800382c <HAL_DFSDM_ChannelInit+0x17c>)
 8003724:	681a      	ldr	r2, [r3, #0]
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	68db      	ldr	r3, [r3, #12]
 800372a:	3b01      	subs	r3, #1
 800372c:	041b      	lsls	r3, r3, #16
 800372e:	493f      	ldr	r1, [pc, #252]	@ (800382c <HAL_DFSDM_ChannelInit+0x17c>)
 8003730:	4313      	orrs	r3, r2
 8003732:	600b      	str	r3, [r1, #0]
                                             DFSDM_CHCFGR1_CKOUTDIV_Pos);
    }

    /* enable the DFSDM global interface */
    DFSDM1_Channel0->CHCFGR1 |= DFSDM_CHCFGR1_DFSDMEN;
 8003734:	4b3d      	ldr	r3, [pc, #244]	@ (800382c <HAL_DFSDM_ChannelInit+0x17c>)
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	4a3c      	ldr	r2, [pc, #240]	@ (800382c <HAL_DFSDM_ChannelInit+0x17c>)
 800373a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800373e:	6013      	str	r3, [r2, #0]
  }

  /* Set channel input parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_DATPACK | DFSDM_CHCFGR1_DATMPX |
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	681a      	ldr	r2, [r3, #0]
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	f422 4271 	bic.w	r2, r2, #61696	@ 0xf100
 800374e:	601a      	str	r2, [r3, #0]
                                         DFSDM_CHCFGR1_CHINSEL);
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	6819      	ldr	r1, [r3, #0]
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	691a      	ldr	r2, [r3, #16]
                                        hdfsdm_channel->Init.Input.DataPacking |
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	695b      	ldr	r3, [r3, #20]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 800375e:	431a      	orrs	r2, r3
                                        hdfsdm_channel->Init.Input.Pins);
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	699b      	ldr	r3, [r3, #24]
                                        hdfsdm_channel->Init.Input.DataPacking |
 8003764:	431a      	orrs	r2, r3
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	430a      	orrs	r2, r1
 800376c:	601a      	str	r2, [r3, #0]

  /* Set serial interface parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_SITP | DFSDM_CHCFGR1_SPICKSEL);
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	681a      	ldr	r2, [r3, #0]
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	f022 020f 	bic.w	r2, r2, #15
 800377c:	601a      	str	r2, [r3, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	6819      	ldr	r1, [r3, #0]
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	69da      	ldr	r2, [r3, #28]
                                        hdfsdm_channel->Init.SerialInterface.SpiClock);
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	6a1b      	ldr	r3, [r3, #32]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 800378c:	431a      	orrs	r2, r3
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	430a      	orrs	r2, r1
 8003794:	601a      	str	r2, [r3, #0]

  /* Set analog watchdog parameters */
  hdfsdm_channel->Instance->CHAWSCDR &= ~(DFSDM_CHAWSCDR_AWFORD | DFSDM_CHAWSCDR_AWFOSR);
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	689a      	ldr	r2, [r3, #8]
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	f422 025f 	bic.w	r2, r2, #14614528	@ 0xdf0000
 80037a4:	609a      	str	r2, [r3, #8]
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	6899      	ldr	r1, [r3, #8]
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
                                         ((hdfsdm_channel->Init.Awd.Oversampling - 1U) << DFSDM_CHAWSCDR_AWFOSR_Pos));
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037b4:	3b01      	subs	r3, #1
 80037b6:	041b      	lsls	r3, r3, #16
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 80037b8:	431a      	orrs	r2, r3
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	430a      	orrs	r2, r1
 80037c0:	609a      	str	r2, [r3, #8]

  /* Set channel offset and right bit shift */
  hdfsdm_channel->Instance->CHCFGR2 &= ~(DFSDM_CHCFGR2_OFFSET | DFSDM_CHCFGR2_DTRBS);
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	685a      	ldr	r2, [r3, #4]
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	f002 0207 	and.w	r2, r2, #7
 80037d0:	605a      	str	r2, [r3, #4]
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	6859      	ldr	r1, [r3, #4]
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037dc:	021a      	lsls	r2, r3, #8
                                        (hdfsdm_channel->Init.RightBitShift << DFSDM_CHCFGR2_DTRBS_Pos));
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037e2:	00db      	lsls	r3, r3, #3
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 80037e4:	431a      	orrs	r2, r3
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	430a      	orrs	r2, r1
 80037ec:	605a      	str	r2, [r3, #4]

  /* Enable DFSDM channel */
  hdfsdm_channel->Instance->CHCFGR1 |= DFSDM_CHCFGR1_CHEN;
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	681a      	ldr	r2, [r3, #0]
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80037fc:	601a      	str	r2, [r3, #0]

  /* Set DFSDM Channel to ready state */
  hdfsdm_channel->State = HAL_DFSDM_CHANNEL_STATE_READY;
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	2201      	movs	r2, #1
 8003802:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Store channel handle in DFSDM channel handle table */
  a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] = hdfsdm_channel;
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	4618      	mov	r0, r3
 800380c:	f000 f810 	bl	8003830 <DFSDM_GetChannelFromInstance>
 8003810:	4602      	mov	r2, r0
 8003812:	4904      	ldr	r1, [pc, #16]	@ (8003824 <HAL_DFSDM_ChannelInit+0x174>)
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	f841 3022 	str.w	r3, [r1, r2, lsl #2]

  return HAL_OK;
 800381a:	2300      	movs	r3, #0
}
 800381c:	4618      	mov	r0, r3
 800381e:	3708      	adds	r7, #8
 8003820:	46bd      	mov	sp, r7
 8003822:	bd80      	pop	{r7, pc}
 8003824:	2000092c 	.word	0x2000092c
 8003828:	20000928 	.word	0x20000928
 800382c:	40016000 	.word	0x40016000

08003830 <DFSDM_GetChannelFromInstance>:
  * @brief  This function allows to get the channel number from channel instance.
  * @param  Instance DFSDM channel instance.
  * @retval Channel number.
  */
static uint32_t DFSDM_GetChannelFromInstance(const DFSDM_Channel_TypeDef *Instance)
{
 8003830:	b480      	push	{r7}
 8003832:	b085      	sub	sp, #20
 8003834:	af00      	add	r7, sp, #0
 8003836:	6078      	str	r0, [r7, #4]
  uint32_t channel;

  /* Get channel from instance */
  if (Instance == DFSDM1_Channel0)
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	4a1c      	ldr	r2, [pc, #112]	@ (80038ac <DFSDM_GetChannelFromInstance+0x7c>)
 800383c:	4293      	cmp	r3, r2
 800383e:	d102      	bne.n	8003846 <DFSDM_GetChannelFromInstance+0x16>
  {
    channel = 0;
 8003840:	2300      	movs	r3, #0
 8003842:	60fb      	str	r3, [r7, #12]
 8003844:	e02b      	b.n	800389e <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel1)
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	4a19      	ldr	r2, [pc, #100]	@ (80038b0 <DFSDM_GetChannelFromInstance+0x80>)
 800384a:	4293      	cmp	r3, r2
 800384c:	d102      	bne.n	8003854 <DFSDM_GetChannelFromInstance+0x24>
  {
    channel = 1;
 800384e:	2301      	movs	r3, #1
 8003850:	60fb      	str	r3, [r7, #12]
 8003852:	e024      	b.n	800389e <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel2)
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	4a17      	ldr	r2, [pc, #92]	@ (80038b4 <DFSDM_GetChannelFromInstance+0x84>)
 8003858:	4293      	cmp	r3, r2
 800385a:	d102      	bne.n	8003862 <DFSDM_GetChannelFromInstance+0x32>
  {
    channel = 2;
 800385c:	2302      	movs	r3, #2
 800385e:	60fb      	str	r3, [r7, #12]
 8003860:	e01d      	b.n	800389e <DFSDM_GetChannelFromInstance+0x6e>
  }
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  else if (Instance == DFSDM1_Channel4)
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	4a14      	ldr	r2, [pc, #80]	@ (80038b8 <DFSDM_GetChannelFromInstance+0x88>)
 8003866:	4293      	cmp	r3, r2
 8003868:	d102      	bne.n	8003870 <DFSDM_GetChannelFromInstance+0x40>
  {
    channel = 4;
 800386a:	2304      	movs	r3, #4
 800386c:	60fb      	str	r3, [r7, #12]
 800386e:	e016      	b.n	800389e <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel5)
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	4a12      	ldr	r2, [pc, #72]	@ (80038bc <DFSDM_GetChannelFromInstance+0x8c>)
 8003874:	4293      	cmp	r3, r2
 8003876:	d102      	bne.n	800387e <DFSDM_GetChannelFromInstance+0x4e>
  {
    channel = 5;
 8003878:	2305      	movs	r3, #5
 800387a:	60fb      	str	r3, [r7, #12]
 800387c:	e00f      	b.n	800389e <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel6)
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	4a0f      	ldr	r2, [pc, #60]	@ (80038c0 <DFSDM_GetChannelFromInstance+0x90>)
 8003882:	4293      	cmp	r3, r2
 8003884:	d102      	bne.n	800388c <DFSDM_GetChannelFromInstance+0x5c>
  {
    channel = 6;
 8003886:	2306      	movs	r3, #6
 8003888:	60fb      	str	r3, [r7, #12]
 800388a:	e008      	b.n	800389e <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel7)
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	4a0d      	ldr	r2, [pc, #52]	@ (80038c4 <DFSDM_GetChannelFromInstance+0x94>)
 8003890:	4293      	cmp	r3, r2
 8003892:	d102      	bne.n	800389a <DFSDM_GetChannelFromInstance+0x6a>
  {
    channel = 7;
 8003894:	2307      	movs	r3, #7
 8003896:	60fb      	str	r3, [r7, #12]
 8003898:	e001      	b.n	800389e <DFSDM_GetChannelFromInstance+0x6e>
  }
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || STM32L496xx || STM32L4A6xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  else /* DFSDM1_Channel3 */
  {
    channel = 3;
 800389a:	2303      	movs	r3, #3
 800389c:	60fb      	str	r3, [r7, #12]
  }

  return channel;
 800389e:	68fb      	ldr	r3, [r7, #12]
}
 80038a0:	4618      	mov	r0, r3
 80038a2:	3714      	adds	r7, #20
 80038a4:	46bd      	mov	sp, r7
 80038a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038aa:	4770      	bx	lr
 80038ac:	40016000 	.word	0x40016000
 80038b0:	40016020 	.word	0x40016020
 80038b4:	40016040 	.word	0x40016040
 80038b8:	40016080 	.word	0x40016080
 80038bc:	400160a0 	.word	0x400160a0
 80038c0:	400160c0 	.word	0x400160c0
 80038c4:	400160e0 	.word	0x400160e0

080038c8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80038c8:	b480      	push	{r7}
 80038ca:	b087      	sub	sp, #28
 80038cc:	af00      	add	r7, sp, #0
 80038ce:	6078      	str	r0, [r7, #4]
 80038d0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80038d2:	2300      	movs	r3, #0
 80038d4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80038d6:	e166      	b.n	8003ba6 <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80038d8:	683b      	ldr	r3, [r7, #0]
 80038da:	681a      	ldr	r2, [r3, #0]
 80038dc:	2101      	movs	r1, #1
 80038de:	697b      	ldr	r3, [r7, #20]
 80038e0:	fa01 f303 	lsl.w	r3, r1, r3
 80038e4:	4013      	ands	r3, r2
 80038e6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	f000 8158 	beq.w	8003ba0 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80038f0:	683b      	ldr	r3, [r7, #0]
 80038f2:	685b      	ldr	r3, [r3, #4]
 80038f4:	f003 0303 	and.w	r3, r3, #3
 80038f8:	2b01      	cmp	r3, #1
 80038fa:	d005      	beq.n	8003908 <HAL_GPIO_Init+0x40>
 80038fc:	683b      	ldr	r3, [r7, #0]
 80038fe:	685b      	ldr	r3, [r3, #4]
 8003900:	f003 0303 	and.w	r3, r3, #3
 8003904:	2b02      	cmp	r3, #2
 8003906:	d130      	bne.n	800396a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	689b      	ldr	r3, [r3, #8]
 800390c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800390e:	697b      	ldr	r3, [r7, #20]
 8003910:	005b      	lsls	r3, r3, #1
 8003912:	2203      	movs	r2, #3
 8003914:	fa02 f303 	lsl.w	r3, r2, r3
 8003918:	43db      	mvns	r3, r3
 800391a:	693a      	ldr	r2, [r7, #16]
 800391c:	4013      	ands	r3, r2
 800391e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003920:	683b      	ldr	r3, [r7, #0]
 8003922:	68da      	ldr	r2, [r3, #12]
 8003924:	697b      	ldr	r3, [r7, #20]
 8003926:	005b      	lsls	r3, r3, #1
 8003928:	fa02 f303 	lsl.w	r3, r2, r3
 800392c:	693a      	ldr	r2, [r7, #16]
 800392e:	4313      	orrs	r3, r2
 8003930:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	693a      	ldr	r2, [r7, #16]
 8003936:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	685b      	ldr	r3, [r3, #4]
 800393c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800393e:	2201      	movs	r2, #1
 8003940:	697b      	ldr	r3, [r7, #20]
 8003942:	fa02 f303 	lsl.w	r3, r2, r3
 8003946:	43db      	mvns	r3, r3
 8003948:	693a      	ldr	r2, [r7, #16]
 800394a:	4013      	ands	r3, r2
 800394c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800394e:	683b      	ldr	r3, [r7, #0]
 8003950:	685b      	ldr	r3, [r3, #4]
 8003952:	091b      	lsrs	r3, r3, #4
 8003954:	f003 0201 	and.w	r2, r3, #1
 8003958:	697b      	ldr	r3, [r7, #20]
 800395a:	fa02 f303 	lsl.w	r3, r2, r3
 800395e:	693a      	ldr	r2, [r7, #16]
 8003960:	4313      	orrs	r3, r2
 8003962:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	693a      	ldr	r2, [r7, #16]
 8003968:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800396a:	683b      	ldr	r3, [r7, #0]
 800396c:	685b      	ldr	r3, [r3, #4]
 800396e:	f003 0303 	and.w	r3, r3, #3
 8003972:	2b03      	cmp	r3, #3
 8003974:	d017      	beq.n	80039a6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	68db      	ldr	r3, [r3, #12]
 800397a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800397c:	697b      	ldr	r3, [r7, #20]
 800397e:	005b      	lsls	r3, r3, #1
 8003980:	2203      	movs	r2, #3
 8003982:	fa02 f303 	lsl.w	r3, r2, r3
 8003986:	43db      	mvns	r3, r3
 8003988:	693a      	ldr	r2, [r7, #16]
 800398a:	4013      	ands	r3, r2
 800398c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800398e:	683b      	ldr	r3, [r7, #0]
 8003990:	689a      	ldr	r2, [r3, #8]
 8003992:	697b      	ldr	r3, [r7, #20]
 8003994:	005b      	lsls	r3, r3, #1
 8003996:	fa02 f303 	lsl.w	r3, r2, r3
 800399a:	693a      	ldr	r2, [r7, #16]
 800399c:	4313      	orrs	r3, r2
 800399e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	693a      	ldr	r2, [r7, #16]
 80039a4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80039a6:	683b      	ldr	r3, [r7, #0]
 80039a8:	685b      	ldr	r3, [r3, #4]
 80039aa:	f003 0303 	and.w	r3, r3, #3
 80039ae:	2b02      	cmp	r3, #2
 80039b0:	d123      	bne.n	80039fa <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80039b2:	697b      	ldr	r3, [r7, #20]
 80039b4:	08da      	lsrs	r2, r3, #3
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	3208      	adds	r2, #8
 80039ba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80039be:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80039c0:	697b      	ldr	r3, [r7, #20]
 80039c2:	f003 0307 	and.w	r3, r3, #7
 80039c6:	009b      	lsls	r3, r3, #2
 80039c8:	220f      	movs	r2, #15
 80039ca:	fa02 f303 	lsl.w	r3, r2, r3
 80039ce:	43db      	mvns	r3, r3
 80039d0:	693a      	ldr	r2, [r7, #16]
 80039d2:	4013      	ands	r3, r2
 80039d4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80039d6:	683b      	ldr	r3, [r7, #0]
 80039d8:	691a      	ldr	r2, [r3, #16]
 80039da:	697b      	ldr	r3, [r7, #20]
 80039dc:	f003 0307 	and.w	r3, r3, #7
 80039e0:	009b      	lsls	r3, r3, #2
 80039e2:	fa02 f303 	lsl.w	r3, r2, r3
 80039e6:	693a      	ldr	r2, [r7, #16]
 80039e8:	4313      	orrs	r3, r2
 80039ea:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80039ec:	697b      	ldr	r3, [r7, #20]
 80039ee:	08da      	lsrs	r2, r3, #3
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	3208      	adds	r2, #8
 80039f4:	6939      	ldr	r1, [r7, #16]
 80039f6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003a00:	697b      	ldr	r3, [r7, #20]
 8003a02:	005b      	lsls	r3, r3, #1
 8003a04:	2203      	movs	r2, #3
 8003a06:	fa02 f303 	lsl.w	r3, r2, r3
 8003a0a:	43db      	mvns	r3, r3
 8003a0c:	693a      	ldr	r2, [r7, #16]
 8003a0e:	4013      	ands	r3, r2
 8003a10:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003a12:	683b      	ldr	r3, [r7, #0]
 8003a14:	685b      	ldr	r3, [r3, #4]
 8003a16:	f003 0203 	and.w	r2, r3, #3
 8003a1a:	697b      	ldr	r3, [r7, #20]
 8003a1c:	005b      	lsls	r3, r3, #1
 8003a1e:	fa02 f303 	lsl.w	r3, r2, r3
 8003a22:	693a      	ldr	r2, [r7, #16]
 8003a24:	4313      	orrs	r3, r2
 8003a26:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	693a      	ldr	r2, [r7, #16]
 8003a2c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003a2e:	683b      	ldr	r3, [r7, #0]
 8003a30:	685b      	ldr	r3, [r3, #4]
 8003a32:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	f000 80b2 	beq.w	8003ba0 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003a3c:	4b61      	ldr	r3, [pc, #388]	@ (8003bc4 <HAL_GPIO_Init+0x2fc>)
 8003a3e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003a40:	4a60      	ldr	r2, [pc, #384]	@ (8003bc4 <HAL_GPIO_Init+0x2fc>)
 8003a42:	f043 0301 	orr.w	r3, r3, #1
 8003a46:	6613      	str	r3, [r2, #96]	@ 0x60
 8003a48:	4b5e      	ldr	r3, [pc, #376]	@ (8003bc4 <HAL_GPIO_Init+0x2fc>)
 8003a4a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003a4c:	f003 0301 	and.w	r3, r3, #1
 8003a50:	60bb      	str	r3, [r7, #8]
 8003a52:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003a54:	4a5c      	ldr	r2, [pc, #368]	@ (8003bc8 <HAL_GPIO_Init+0x300>)
 8003a56:	697b      	ldr	r3, [r7, #20]
 8003a58:	089b      	lsrs	r3, r3, #2
 8003a5a:	3302      	adds	r3, #2
 8003a5c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003a60:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003a62:	697b      	ldr	r3, [r7, #20]
 8003a64:	f003 0303 	and.w	r3, r3, #3
 8003a68:	009b      	lsls	r3, r3, #2
 8003a6a:	220f      	movs	r2, #15
 8003a6c:	fa02 f303 	lsl.w	r3, r2, r3
 8003a70:	43db      	mvns	r3, r3
 8003a72:	693a      	ldr	r2, [r7, #16]
 8003a74:	4013      	ands	r3, r2
 8003a76:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8003a7e:	d02b      	beq.n	8003ad8 <HAL_GPIO_Init+0x210>
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	4a52      	ldr	r2, [pc, #328]	@ (8003bcc <HAL_GPIO_Init+0x304>)
 8003a84:	4293      	cmp	r3, r2
 8003a86:	d025      	beq.n	8003ad4 <HAL_GPIO_Init+0x20c>
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	4a51      	ldr	r2, [pc, #324]	@ (8003bd0 <HAL_GPIO_Init+0x308>)
 8003a8c:	4293      	cmp	r3, r2
 8003a8e:	d01f      	beq.n	8003ad0 <HAL_GPIO_Init+0x208>
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	4a50      	ldr	r2, [pc, #320]	@ (8003bd4 <HAL_GPIO_Init+0x30c>)
 8003a94:	4293      	cmp	r3, r2
 8003a96:	d019      	beq.n	8003acc <HAL_GPIO_Init+0x204>
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	4a4f      	ldr	r2, [pc, #316]	@ (8003bd8 <HAL_GPIO_Init+0x310>)
 8003a9c:	4293      	cmp	r3, r2
 8003a9e:	d013      	beq.n	8003ac8 <HAL_GPIO_Init+0x200>
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	4a4e      	ldr	r2, [pc, #312]	@ (8003bdc <HAL_GPIO_Init+0x314>)
 8003aa4:	4293      	cmp	r3, r2
 8003aa6:	d00d      	beq.n	8003ac4 <HAL_GPIO_Init+0x1fc>
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	4a4d      	ldr	r2, [pc, #308]	@ (8003be0 <HAL_GPIO_Init+0x318>)
 8003aac:	4293      	cmp	r3, r2
 8003aae:	d007      	beq.n	8003ac0 <HAL_GPIO_Init+0x1f8>
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	4a4c      	ldr	r2, [pc, #304]	@ (8003be4 <HAL_GPIO_Init+0x31c>)
 8003ab4:	4293      	cmp	r3, r2
 8003ab6:	d101      	bne.n	8003abc <HAL_GPIO_Init+0x1f4>
 8003ab8:	2307      	movs	r3, #7
 8003aba:	e00e      	b.n	8003ada <HAL_GPIO_Init+0x212>
 8003abc:	2308      	movs	r3, #8
 8003abe:	e00c      	b.n	8003ada <HAL_GPIO_Init+0x212>
 8003ac0:	2306      	movs	r3, #6
 8003ac2:	e00a      	b.n	8003ada <HAL_GPIO_Init+0x212>
 8003ac4:	2305      	movs	r3, #5
 8003ac6:	e008      	b.n	8003ada <HAL_GPIO_Init+0x212>
 8003ac8:	2304      	movs	r3, #4
 8003aca:	e006      	b.n	8003ada <HAL_GPIO_Init+0x212>
 8003acc:	2303      	movs	r3, #3
 8003ace:	e004      	b.n	8003ada <HAL_GPIO_Init+0x212>
 8003ad0:	2302      	movs	r3, #2
 8003ad2:	e002      	b.n	8003ada <HAL_GPIO_Init+0x212>
 8003ad4:	2301      	movs	r3, #1
 8003ad6:	e000      	b.n	8003ada <HAL_GPIO_Init+0x212>
 8003ad8:	2300      	movs	r3, #0
 8003ada:	697a      	ldr	r2, [r7, #20]
 8003adc:	f002 0203 	and.w	r2, r2, #3
 8003ae0:	0092      	lsls	r2, r2, #2
 8003ae2:	4093      	lsls	r3, r2
 8003ae4:	693a      	ldr	r2, [r7, #16]
 8003ae6:	4313      	orrs	r3, r2
 8003ae8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003aea:	4937      	ldr	r1, [pc, #220]	@ (8003bc8 <HAL_GPIO_Init+0x300>)
 8003aec:	697b      	ldr	r3, [r7, #20]
 8003aee:	089b      	lsrs	r3, r3, #2
 8003af0:	3302      	adds	r3, #2
 8003af2:	693a      	ldr	r2, [r7, #16]
 8003af4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003af8:	4b3b      	ldr	r3, [pc, #236]	@ (8003be8 <HAL_GPIO_Init+0x320>)
 8003afa:	689b      	ldr	r3, [r3, #8]
 8003afc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	43db      	mvns	r3, r3
 8003b02:	693a      	ldr	r2, [r7, #16]
 8003b04:	4013      	ands	r3, r2
 8003b06:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003b08:	683b      	ldr	r3, [r7, #0]
 8003b0a:	685b      	ldr	r3, [r3, #4]
 8003b0c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d003      	beq.n	8003b1c <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8003b14:	693a      	ldr	r2, [r7, #16]
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	4313      	orrs	r3, r2
 8003b1a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003b1c:	4a32      	ldr	r2, [pc, #200]	@ (8003be8 <HAL_GPIO_Init+0x320>)
 8003b1e:	693b      	ldr	r3, [r7, #16]
 8003b20:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003b22:	4b31      	ldr	r3, [pc, #196]	@ (8003be8 <HAL_GPIO_Init+0x320>)
 8003b24:	68db      	ldr	r3, [r3, #12]
 8003b26:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	43db      	mvns	r3, r3
 8003b2c:	693a      	ldr	r2, [r7, #16]
 8003b2e:	4013      	ands	r3, r2
 8003b30:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003b32:	683b      	ldr	r3, [r7, #0]
 8003b34:	685b      	ldr	r3, [r3, #4]
 8003b36:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d003      	beq.n	8003b46 <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8003b3e:	693a      	ldr	r2, [r7, #16]
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	4313      	orrs	r3, r2
 8003b44:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003b46:	4a28      	ldr	r2, [pc, #160]	@ (8003be8 <HAL_GPIO_Init+0x320>)
 8003b48:	693b      	ldr	r3, [r7, #16]
 8003b4a:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8003b4c:	4b26      	ldr	r3, [pc, #152]	@ (8003be8 <HAL_GPIO_Init+0x320>)
 8003b4e:	685b      	ldr	r3, [r3, #4]
 8003b50:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	43db      	mvns	r3, r3
 8003b56:	693a      	ldr	r2, [r7, #16]
 8003b58:	4013      	ands	r3, r2
 8003b5a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003b5c:	683b      	ldr	r3, [r7, #0]
 8003b5e:	685b      	ldr	r3, [r3, #4]
 8003b60:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d003      	beq.n	8003b70 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8003b68:	693a      	ldr	r2, [r7, #16]
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	4313      	orrs	r3, r2
 8003b6e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003b70:	4a1d      	ldr	r2, [pc, #116]	@ (8003be8 <HAL_GPIO_Init+0x320>)
 8003b72:	693b      	ldr	r3, [r7, #16]
 8003b74:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8003b76:	4b1c      	ldr	r3, [pc, #112]	@ (8003be8 <HAL_GPIO_Init+0x320>)
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	43db      	mvns	r3, r3
 8003b80:	693a      	ldr	r2, [r7, #16]
 8003b82:	4013      	ands	r3, r2
 8003b84:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003b86:	683b      	ldr	r3, [r7, #0]
 8003b88:	685b      	ldr	r3, [r3, #4]
 8003b8a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d003      	beq.n	8003b9a <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8003b92:	693a      	ldr	r2, [r7, #16]
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	4313      	orrs	r3, r2
 8003b98:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003b9a:	4a13      	ldr	r2, [pc, #76]	@ (8003be8 <HAL_GPIO_Init+0x320>)
 8003b9c:	693b      	ldr	r3, [r7, #16]
 8003b9e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003ba0:	697b      	ldr	r3, [r7, #20]
 8003ba2:	3301      	adds	r3, #1
 8003ba4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003ba6:	683b      	ldr	r3, [r7, #0]
 8003ba8:	681a      	ldr	r2, [r3, #0]
 8003baa:	697b      	ldr	r3, [r7, #20]
 8003bac:	fa22 f303 	lsr.w	r3, r2, r3
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	f47f ae91 	bne.w	80038d8 <HAL_GPIO_Init+0x10>
  }
}
 8003bb6:	bf00      	nop
 8003bb8:	bf00      	nop
 8003bba:	371c      	adds	r7, #28
 8003bbc:	46bd      	mov	sp, r7
 8003bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bc2:	4770      	bx	lr
 8003bc4:	40021000 	.word	0x40021000
 8003bc8:	40010000 	.word	0x40010000
 8003bcc:	48000400 	.word	0x48000400
 8003bd0:	48000800 	.word	0x48000800
 8003bd4:	48000c00 	.word	0x48000c00
 8003bd8:	48001000 	.word	0x48001000
 8003bdc:	48001400 	.word	0x48001400
 8003be0:	48001800 	.word	0x48001800
 8003be4:	48001c00 	.word	0x48001c00
 8003be8:	40010400 	.word	0x40010400

08003bec <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003bec:	b480      	push	{r7}
 8003bee:	b083      	sub	sp, #12
 8003bf0:	af00      	add	r7, sp, #0
 8003bf2:	6078      	str	r0, [r7, #4]
 8003bf4:	460b      	mov	r3, r1
 8003bf6:	807b      	strh	r3, [r7, #2]
 8003bf8:	4613      	mov	r3, r2
 8003bfa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003bfc:	787b      	ldrb	r3, [r7, #1]
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d003      	beq.n	8003c0a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003c02:	887a      	ldrh	r2, [r7, #2]
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003c08:	e002      	b.n	8003c10 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003c0a:	887a      	ldrh	r2, [r7, #2]
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003c10:	bf00      	nop
 8003c12:	370c      	adds	r7, #12
 8003c14:	46bd      	mov	sp, r7
 8003c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c1a:	4770      	bx	lr

08003c1c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003c1c:	b580      	push	{r7, lr}
 8003c1e:	b082      	sub	sp, #8
 8003c20:	af00      	add	r7, sp, #0
 8003c22:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d101      	bne.n	8003c2e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003c2a:	2301      	movs	r3, #1
 8003c2c:	e08d      	b.n	8003d4a <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003c34:	b2db      	uxtb	r3, r3
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d106      	bne.n	8003c48 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	2200      	movs	r2, #0
 8003c3e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003c42:	6878      	ldr	r0, [r7, #4]
 8003c44:	f7fd fdd4 	bl	80017f0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	2224      	movs	r2, #36	@ 0x24
 8003c4c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	681a      	ldr	r2, [r3, #0]
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	f022 0201 	bic.w	r2, r2, #1
 8003c5e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	685a      	ldr	r2, [r3, #4]
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003c6c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	689a      	ldr	r2, [r3, #8]
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003c7c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	68db      	ldr	r3, [r3, #12]
 8003c82:	2b01      	cmp	r3, #1
 8003c84:	d107      	bne.n	8003c96 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	689a      	ldr	r2, [r3, #8]
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003c92:	609a      	str	r2, [r3, #8]
 8003c94:	e006      	b.n	8003ca4 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	689a      	ldr	r2, [r3, #8]
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8003ca2:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	68db      	ldr	r3, [r3, #12]
 8003ca8:	2b02      	cmp	r3, #2
 8003caa:	d108      	bne.n	8003cbe <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	685a      	ldr	r2, [r3, #4]
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003cba:	605a      	str	r2, [r3, #4]
 8003cbc:	e007      	b.n	8003cce <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	685a      	ldr	r2, [r3, #4]
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003ccc:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	685b      	ldr	r3, [r3, #4]
 8003cd4:	687a      	ldr	r2, [r7, #4]
 8003cd6:	6812      	ldr	r2, [r2, #0]
 8003cd8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003cdc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003ce0:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	68da      	ldr	r2, [r3, #12]
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003cf0:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	691a      	ldr	r2, [r3, #16]
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	695b      	ldr	r3, [r3, #20]
 8003cfa:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	699b      	ldr	r3, [r3, #24]
 8003d02:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	430a      	orrs	r2, r1
 8003d0a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	69d9      	ldr	r1, [r3, #28]
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	6a1a      	ldr	r2, [r3, #32]
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	430a      	orrs	r2, r1
 8003d1a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	681a      	ldr	r2, [r3, #0]
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	f042 0201 	orr.w	r2, r2, #1
 8003d2a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	2200      	movs	r2, #0
 8003d30:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	2220      	movs	r2, #32
 8003d36:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	2200      	movs	r2, #0
 8003d3e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	2200      	movs	r2, #0
 8003d44:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8003d48:	2300      	movs	r3, #0
}
 8003d4a:	4618      	mov	r0, r3
 8003d4c:	3708      	adds	r7, #8
 8003d4e:	46bd      	mov	sp, r7
 8003d50:	bd80      	pop	{r7, pc}

08003d52 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003d52:	b480      	push	{r7}
 8003d54:	b083      	sub	sp, #12
 8003d56:	af00      	add	r7, sp, #0
 8003d58:	6078      	str	r0, [r7, #4]
 8003d5a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003d62:	b2db      	uxtb	r3, r3
 8003d64:	2b20      	cmp	r3, #32
 8003d66:	d138      	bne.n	8003dda <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003d6e:	2b01      	cmp	r3, #1
 8003d70:	d101      	bne.n	8003d76 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003d72:	2302      	movs	r3, #2
 8003d74:	e032      	b.n	8003ddc <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	2201      	movs	r2, #1
 8003d7a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	2224      	movs	r2, #36	@ 0x24
 8003d82:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	681a      	ldr	r2, [r3, #0]
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	f022 0201 	bic.w	r2, r2, #1
 8003d94:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	681a      	ldr	r2, [r3, #0]
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003da4:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	6819      	ldr	r1, [r3, #0]
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	683a      	ldr	r2, [r7, #0]
 8003db2:	430a      	orrs	r2, r1
 8003db4:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	681a      	ldr	r2, [r3, #0]
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	f042 0201 	orr.w	r2, r2, #1
 8003dc4:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	2220      	movs	r2, #32
 8003dca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	2200      	movs	r2, #0
 8003dd2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003dd6:	2300      	movs	r3, #0
 8003dd8:	e000      	b.n	8003ddc <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003dda:	2302      	movs	r3, #2
  }
}
 8003ddc:	4618      	mov	r0, r3
 8003dde:	370c      	adds	r7, #12
 8003de0:	46bd      	mov	sp, r7
 8003de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003de6:	4770      	bx	lr

08003de8 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003de8:	b480      	push	{r7}
 8003dea:	b085      	sub	sp, #20
 8003dec:	af00      	add	r7, sp, #0
 8003dee:	6078      	str	r0, [r7, #4]
 8003df0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003df8:	b2db      	uxtb	r3, r3
 8003dfa:	2b20      	cmp	r3, #32
 8003dfc:	d139      	bne.n	8003e72 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003e04:	2b01      	cmp	r3, #1
 8003e06:	d101      	bne.n	8003e0c <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003e08:	2302      	movs	r3, #2
 8003e0a:	e033      	b.n	8003e74 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	2201      	movs	r2, #1
 8003e10:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	2224      	movs	r2, #36	@ 0x24
 8003e18:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	681a      	ldr	r2, [r3, #0]
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	f022 0201 	bic.w	r2, r2, #1
 8003e2a:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003e3a:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003e3c:	683b      	ldr	r3, [r7, #0]
 8003e3e:	021b      	lsls	r3, r3, #8
 8003e40:	68fa      	ldr	r2, [r7, #12]
 8003e42:	4313      	orrs	r3, r2
 8003e44:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	68fa      	ldr	r2, [r7, #12]
 8003e4c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	681a      	ldr	r2, [r3, #0]
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	f042 0201 	orr.w	r2, r2, #1
 8003e5c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	2220      	movs	r2, #32
 8003e62:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	2200      	movs	r2, #0
 8003e6a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003e6e:	2300      	movs	r3, #0
 8003e70:	e000      	b.n	8003e74 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003e72:	2302      	movs	r3, #2
  }
}
 8003e74:	4618      	mov	r0, r3
 8003e76:	3714      	adds	r7, #20
 8003e78:	46bd      	mov	sp, r7
 8003e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e7e:	4770      	bx	lr

08003e80 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8003e80:	b580      	push	{r7, lr}
 8003e82:	b086      	sub	sp, #24
 8003e84:	af02      	add	r7, sp, #8
 8003e86:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d101      	bne.n	8003e92 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8003e8e:	2301      	movs	r3, #1
 8003e90:	e101      	b.n	8004096 <HAL_PCD_Init+0x216>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8003e98:	b2db      	uxtb	r3, r3
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d106      	bne.n	8003eac <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	2200      	movs	r2, #0
 8003ea2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8003ea6:	6878      	ldr	r0, [r7, #4]
 8003ea8:	f009 fc9e 	bl	800d7e8 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	2203      	movs	r2, #3
 8003eb0:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Disable DMA mode for FS instance */
  hpcd->Init.dma_enable = 0U;
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	2200      	movs	r2, #0
 8003eb8:	719a      	strb	r2, [r3, #6]

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	4618      	mov	r0, r3
 8003ec0:	f006 f955 	bl	800a16e <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	6818      	ldr	r0, [r3, #0]
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	7c1a      	ldrb	r2, [r3, #16]
 8003ecc:	f88d 2000 	strb.w	r2, [sp]
 8003ed0:	3304      	adds	r3, #4
 8003ed2:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003ed4:	f006 f870 	bl	8009fb8 <USB_CoreInit>
 8003ed8:	4603      	mov	r3, r0
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d005      	beq.n	8003eea <HAL_PCD_Init+0x6a>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	2202      	movs	r2, #2
 8003ee2:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003ee6:	2301      	movs	r3, #1
 8003ee8:	e0d5      	b.n	8004096 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	2100      	movs	r1, #0
 8003ef0:	4618      	mov	r0, r3
 8003ef2:	f006 f94d 	bl	800a190 <USB_SetCurrentMode>
 8003ef6:	4603      	mov	r3, r0
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d005      	beq.n	8003f08 <HAL_PCD_Init+0x88>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	2202      	movs	r2, #2
 8003f00:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003f04:	2301      	movs	r3, #1
 8003f06:	e0c6      	b.n	8004096 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003f08:	2300      	movs	r3, #0
 8003f0a:	73fb      	strb	r3, [r7, #15]
 8003f0c:	e04a      	b.n	8003fa4 <HAL_PCD_Init+0x124>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003f0e:	7bfa      	ldrb	r2, [r7, #15]
 8003f10:	6879      	ldr	r1, [r7, #4]
 8003f12:	4613      	mov	r3, r2
 8003f14:	00db      	lsls	r3, r3, #3
 8003f16:	4413      	add	r3, r2
 8003f18:	009b      	lsls	r3, r3, #2
 8003f1a:	440b      	add	r3, r1
 8003f1c:	3315      	adds	r3, #21
 8003f1e:	2201      	movs	r2, #1
 8003f20:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8003f22:	7bfa      	ldrb	r2, [r7, #15]
 8003f24:	6879      	ldr	r1, [r7, #4]
 8003f26:	4613      	mov	r3, r2
 8003f28:	00db      	lsls	r3, r3, #3
 8003f2a:	4413      	add	r3, r2
 8003f2c:	009b      	lsls	r3, r3, #2
 8003f2e:	440b      	add	r3, r1
 8003f30:	3314      	adds	r3, #20
 8003f32:	7bfa      	ldrb	r2, [r7, #15]
 8003f34:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS)
    hpcd->IN_ep[i].tx_fifo_num = i;
 8003f36:	7bfa      	ldrb	r2, [r7, #15]
 8003f38:	7bfb      	ldrb	r3, [r7, #15]
 8003f3a:	b298      	uxth	r0, r3
 8003f3c:	6879      	ldr	r1, [r7, #4]
 8003f3e:	4613      	mov	r3, r2
 8003f40:	00db      	lsls	r3, r3, #3
 8003f42:	4413      	add	r3, r2
 8003f44:	009b      	lsls	r3, r3, #2
 8003f46:	440b      	add	r3, r1
 8003f48:	332e      	adds	r3, #46	@ 0x2e
 8003f4a:	4602      	mov	r2, r0
 8003f4c:	801a      	strh	r2, [r3, #0]
#endif /* defined (USB_OTG_FS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003f4e:	7bfa      	ldrb	r2, [r7, #15]
 8003f50:	6879      	ldr	r1, [r7, #4]
 8003f52:	4613      	mov	r3, r2
 8003f54:	00db      	lsls	r3, r3, #3
 8003f56:	4413      	add	r3, r2
 8003f58:	009b      	lsls	r3, r3, #2
 8003f5a:	440b      	add	r3, r1
 8003f5c:	3318      	adds	r3, #24
 8003f5e:	2200      	movs	r2, #0
 8003f60:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8003f62:	7bfa      	ldrb	r2, [r7, #15]
 8003f64:	6879      	ldr	r1, [r7, #4]
 8003f66:	4613      	mov	r3, r2
 8003f68:	00db      	lsls	r3, r3, #3
 8003f6a:	4413      	add	r3, r2
 8003f6c:	009b      	lsls	r3, r3, #2
 8003f6e:	440b      	add	r3, r1
 8003f70:	331c      	adds	r3, #28
 8003f72:	2200      	movs	r2, #0
 8003f74:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003f76:	7bfa      	ldrb	r2, [r7, #15]
 8003f78:	6879      	ldr	r1, [r7, #4]
 8003f7a:	4613      	mov	r3, r2
 8003f7c:	00db      	lsls	r3, r3, #3
 8003f7e:	4413      	add	r3, r2
 8003f80:	009b      	lsls	r3, r3, #2
 8003f82:	440b      	add	r3, r1
 8003f84:	3320      	adds	r3, #32
 8003f86:	2200      	movs	r2, #0
 8003f88:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003f8a:	7bfa      	ldrb	r2, [r7, #15]
 8003f8c:	6879      	ldr	r1, [r7, #4]
 8003f8e:	4613      	mov	r3, r2
 8003f90:	00db      	lsls	r3, r3, #3
 8003f92:	4413      	add	r3, r2
 8003f94:	009b      	lsls	r3, r3, #2
 8003f96:	440b      	add	r3, r1
 8003f98:	3324      	adds	r3, #36	@ 0x24
 8003f9a:	2200      	movs	r2, #0
 8003f9c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003f9e:	7bfb      	ldrb	r3, [r7, #15]
 8003fa0:	3301      	adds	r3, #1
 8003fa2:	73fb      	strb	r3, [r7, #15]
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	791b      	ldrb	r3, [r3, #4]
 8003fa8:	7bfa      	ldrb	r2, [r7, #15]
 8003faa:	429a      	cmp	r2, r3
 8003fac:	d3af      	bcc.n	8003f0e <HAL_PCD_Init+0x8e>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003fae:	2300      	movs	r3, #0
 8003fb0:	73fb      	strb	r3, [r7, #15]
 8003fb2:	e044      	b.n	800403e <HAL_PCD_Init+0x1be>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8003fb4:	7bfa      	ldrb	r2, [r7, #15]
 8003fb6:	6879      	ldr	r1, [r7, #4]
 8003fb8:	4613      	mov	r3, r2
 8003fba:	00db      	lsls	r3, r3, #3
 8003fbc:	4413      	add	r3, r2
 8003fbe:	009b      	lsls	r3, r3, #2
 8003fc0:	440b      	add	r3, r1
 8003fc2:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8003fc6:	2200      	movs	r2, #0
 8003fc8:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003fca:	7bfa      	ldrb	r2, [r7, #15]
 8003fcc:	6879      	ldr	r1, [r7, #4]
 8003fce:	4613      	mov	r3, r2
 8003fd0:	00db      	lsls	r3, r3, #3
 8003fd2:	4413      	add	r3, r2
 8003fd4:	009b      	lsls	r3, r3, #2
 8003fd6:	440b      	add	r3, r1
 8003fd8:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8003fdc:	7bfa      	ldrb	r2, [r7, #15]
 8003fde:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003fe0:	7bfa      	ldrb	r2, [r7, #15]
 8003fe2:	6879      	ldr	r1, [r7, #4]
 8003fe4:	4613      	mov	r3, r2
 8003fe6:	00db      	lsls	r3, r3, #3
 8003fe8:	4413      	add	r3, r2
 8003fea:	009b      	lsls	r3, r3, #2
 8003fec:	440b      	add	r3, r1
 8003fee:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8003ff2:	2200      	movs	r2, #0
 8003ff4:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8003ff6:	7bfa      	ldrb	r2, [r7, #15]
 8003ff8:	6879      	ldr	r1, [r7, #4]
 8003ffa:	4613      	mov	r3, r2
 8003ffc:	00db      	lsls	r3, r3, #3
 8003ffe:	4413      	add	r3, r2
 8004000:	009b      	lsls	r3, r3, #2
 8004002:	440b      	add	r3, r1
 8004004:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8004008:	2200      	movs	r2, #0
 800400a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800400c:	7bfa      	ldrb	r2, [r7, #15]
 800400e:	6879      	ldr	r1, [r7, #4]
 8004010:	4613      	mov	r3, r2
 8004012:	00db      	lsls	r3, r3, #3
 8004014:	4413      	add	r3, r2
 8004016:	009b      	lsls	r3, r3, #2
 8004018:	440b      	add	r3, r1
 800401a:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800401e:	2200      	movs	r2, #0
 8004020:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8004022:	7bfa      	ldrb	r2, [r7, #15]
 8004024:	6879      	ldr	r1, [r7, #4]
 8004026:	4613      	mov	r3, r2
 8004028:	00db      	lsls	r3, r3, #3
 800402a:	4413      	add	r3, r2
 800402c:	009b      	lsls	r3, r3, #2
 800402e:	440b      	add	r3, r1
 8004030:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8004034:	2200      	movs	r2, #0
 8004036:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004038:	7bfb      	ldrb	r3, [r7, #15]
 800403a:	3301      	adds	r3, #1
 800403c:	73fb      	strb	r3, [r7, #15]
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	791b      	ldrb	r3, [r3, #4]
 8004042:	7bfa      	ldrb	r2, [r7, #15]
 8004044:	429a      	cmp	r2, r3
 8004046:	d3b5      	bcc.n	8003fb4 <HAL_PCD_Init+0x134>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	6818      	ldr	r0, [r3, #0]
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	7c1a      	ldrb	r2, [r3, #16]
 8004050:	f88d 2000 	strb.w	r2, [sp]
 8004054:	3304      	adds	r3, #4
 8004056:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004058:	f006 f8e6 	bl	800a228 <USB_DevInit>
 800405c:	4603      	mov	r3, r0
 800405e:	2b00      	cmp	r3, #0
 8004060:	d005      	beq.n	800406e <HAL_PCD_Init+0x1ee>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	2202      	movs	r2, #2
 8004066:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800406a:	2301      	movs	r3, #1
 800406c:	e013      	b.n	8004096 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	2200      	movs	r2, #0
 8004072:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	2201      	movs	r2, #1
 8004078:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	7b1b      	ldrb	r3, [r3, #12]
 8004080:	2b01      	cmp	r3, #1
 8004082:	d102      	bne.n	800408a <HAL_PCD_Init+0x20a>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8004084:	6878      	ldr	r0, [r7, #4]
 8004086:	f001 f86d 	bl	8005164 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	4618      	mov	r0, r3
 8004090:	f007 f89d 	bl	800b1ce <USB_DevDisconnect>

  return HAL_OK;
 8004094:	2300      	movs	r3, #0
}
 8004096:	4618      	mov	r0, r3
 8004098:	3710      	adds	r7, #16
 800409a:	46bd      	mov	sp, r7
 800409c:	bd80      	pop	{r7, pc}

0800409e <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800409e:	b580      	push	{r7, lr}
 80040a0:	b084      	sub	sp, #16
 80040a2:	af00      	add	r7, sp, #0
 80040a4:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  __HAL_LOCK(hpcd);
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80040b2:	2b01      	cmp	r3, #1
 80040b4:	d101      	bne.n	80040ba <HAL_PCD_Start+0x1c>
 80040b6:	2302      	movs	r3, #2
 80040b8:	e01c      	b.n	80040f4 <HAL_PCD_Start+0x56>
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	2201      	movs	r2, #1
 80040be:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
#if defined (USB_OTG_FS)
  if (hpcd->Init.battery_charging_enable == 1U)
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	7b5b      	ldrb	r3, [r3, #13]
 80040c6:	2b01      	cmp	r3, #1
 80040c8:	d105      	bne.n	80040d6 <HAL_PCD_Start+0x38>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80040ce:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	639a      	str	r2, [r3, #56]	@ 0x38
  }
#endif /* defined (USB_OTG_FS) */
  __HAL_PCD_ENABLE(hpcd);
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	4618      	mov	r0, r3
 80040dc:	f006 f836 	bl	800a14c <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	4618      	mov	r0, r3
 80040e6:	f007 f851 	bl	800b18c <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	2200      	movs	r2, #0
 80040ee:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80040f2:	2300      	movs	r3, #0
}
 80040f4:	4618      	mov	r0, r3
 80040f6:	3710      	adds	r7, #16
 80040f8:	46bd      	mov	sp, r7
 80040fa:	bd80      	pop	{r7, pc}

080040fc <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80040fc:	b590      	push	{r4, r7, lr}
 80040fe:	b08d      	sub	sp, #52	@ 0x34
 8004100:	af00      	add	r7, sp, #0
 8004102:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800410a:	6a3b      	ldr	r3, [r7, #32]
 800410c:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	4618      	mov	r0, r3
 8004114:	f007 f90f 	bl	800b336 <USB_GetMode>
 8004118:	4603      	mov	r3, r0
 800411a:	2b00      	cmp	r3, #0
 800411c:	f040 8481 	bne.w	8004a22 <HAL_PCD_IRQHandler+0x926>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	4618      	mov	r0, r3
 8004126:	f007 f873 	bl	800b210 <USB_ReadInterrupts>
 800412a:	4603      	mov	r3, r0
 800412c:	2b00      	cmp	r3, #0
 800412e:	f000 8477 	beq.w	8004a20 <HAL_PCD_IRQHandler+0x924>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8004132:	69fb      	ldr	r3, [r7, #28]
 8004134:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004138:	689b      	ldr	r3, [r3, #8]
 800413a:	0a1b      	lsrs	r3, r3, #8
 800413c:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	4618      	mov	r0, r3
 800414c:	f007 f860 	bl	800b210 <USB_ReadInterrupts>
 8004150:	4603      	mov	r3, r0
 8004152:	f003 0302 	and.w	r3, r3, #2
 8004156:	2b02      	cmp	r3, #2
 8004158:	d107      	bne.n	800416a <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	695a      	ldr	r2, [r3, #20]
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	f002 0202 	and.w	r2, r2, #2
 8004168:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	4618      	mov	r0, r3
 8004170:	f007 f84e 	bl	800b210 <USB_ReadInterrupts>
 8004174:	4603      	mov	r3, r0
 8004176:	f003 0310 	and.w	r3, r3, #16
 800417a:	2b10      	cmp	r3, #16
 800417c:	d161      	bne.n	8004242 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	699a      	ldr	r2, [r3, #24]
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	f022 0210 	bic.w	r2, r2, #16
 800418c:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 800418e:	6a3b      	ldr	r3, [r7, #32]
 8004190:	6a1b      	ldr	r3, [r3, #32]
 8004192:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8004194:	69bb      	ldr	r3, [r7, #24]
 8004196:	f003 020f 	and.w	r2, r3, #15
 800419a:	4613      	mov	r3, r2
 800419c:	00db      	lsls	r3, r3, #3
 800419e:	4413      	add	r3, r2
 80041a0:	009b      	lsls	r3, r3, #2
 80041a2:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80041a6:	687a      	ldr	r2, [r7, #4]
 80041a8:	4413      	add	r3, r2
 80041aa:	3304      	adds	r3, #4
 80041ac:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 80041ae:	69bb      	ldr	r3, [r7, #24]
 80041b0:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 80041b4:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80041b8:	d124      	bne.n	8004204 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 80041ba:	69ba      	ldr	r2, [r7, #24]
 80041bc:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 80041c0:	4013      	ands	r3, r2
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d035      	beq.n	8004232 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80041c6:	697b      	ldr	r3, [r7, #20]
 80041c8:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 80041ca:	69bb      	ldr	r3, [r7, #24]
 80041cc:	091b      	lsrs	r3, r3, #4
 80041ce:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80041d0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80041d4:	b29b      	uxth	r3, r3
 80041d6:	461a      	mov	r2, r3
 80041d8:	6a38      	ldr	r0, [r7, #32]
 80041da:	f006 fe85 	bl	800aee8 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80041de:	697b      	ldr	r3, [r7, #20]
 80041e0:	68da      	ldr	r2, [r3, #12]
 80041e2:	69bb      	ldr	r3, [r7, #24]
 80041e4:	091b      	lsrs	r3, r3, #4
 80041e6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80041ea:	441a      	add	r2, r3
 80041ec:	697b      	ldr	r3, [r7, #20]
 80041ee:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80041f0:	697b      	ldr	r3, [r7, #20]
 80041f2:	695a      	ldr	r2, [r3, #20]
 80041f4:	69bb      	ldr	r3, [r7, #24]
 80041f6:	091b      	lsrs	r3, r3, #4
 80041f8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80041fc:	441a      	add	r2, r3
 80041fe:	697b      	ldr	r3, [r7, #20]
 8004200:	615a      	str	r2, [r3, #20]
 8004202:	e016      	b.n	8004232 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8004204:	69bb      	ldr	r3, [r7, #24]
 8004206:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 800420a:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800420e:	d110      	bne.n	8004232 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004216:	2208      	movs	r2, #8
 8004218:	4619      	mov	r1, r3
 800421a:	6a38      	ldr	r0, [r7, #32]
 800421c:	f006 fe64 	bl	800aee8 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004220:	697b      	ldr	r3, [r7, #20]
 8004222:	695a      	ldr	r2, [r3, #20]
 8004224:	69bb      	ldr	r3, [r7, #24]
 8004226:	091b      	lsrs	r3, r3, #4
 8004228:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800422c:	441a      	add	r2, r3
 800422e:	697b      	ldr	r3, [r7, #20]
 8004230:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	699a      	ldr	r2, [r3, #24]
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	f042 0210 	orr.w	r2, r2, #16
 8004240:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	4618      	mov	r0, r3
 8004248:	f006 ffe2 	bl	800b210 <USB_ReadInterrupts>
 800424c:	4603      	mov	r3, r0
 800424e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004252:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004256:	f040 80a7 	bne.w	80043a8 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 800425a:	2300      	movs	r3, #0
 800425c:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	4618      	mov	r0, r3
 8004264:	f006 ffe7 	bl	800b236 <USB_ReadDevAllOutEpInterrupt>
 8004268:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 800426a:	e099      	b.n	80043a0 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 800426c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800426e:	f003 0301 	and.w	r3, r3, #1
 8004272:	2b00      	cmp	r3, #0
 8004274:	f000 808e 	beq.w	8004394 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800427e:	b2d2      	uxtb	r2, r2
 8004280:	4611      	mov	r1, r2
 8004282:	4618      	mov	r0, r3
 8004284:	f007 f80b 	bl	800b29e <USB_ReadDevOutEPInterrupt>
 8004288:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 800428a:	693b      	ldr	r3, [r7, #16]
 800428c:	f003 0301 	and.w	r3, r3, #1
 8004290:	2b00      	cmp	r3, #0
 8004292:	d00c      	beq.n	80042ae <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8004294:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004296:	015a      	lsls	r2, r3, #5
 8004298:	69fb      	ldr	r3, [r7, #28]
 800429a:	4413      	add	r3, r2
 800429c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80042a0:	461a      	mov	r2, r3
 80042a2:	2301      	movs	r3, #1
 80042a4:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 80042a6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80042a8:	6878      	ldr	r0, [r7, #4]
 80042aa:	f000 fe81 	bl	8004fb0 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 80042ae:	693b      	ldr	r3, [r7, #16]
 80042b0:	f003 0308 	and.w	r3, r3, #8
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d00c      	beq.n	80042d2 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80042b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042ba:	015a      	lsls	r2, r3, #5
 80042bc:	69fb      	ldr	r3, [r7, #28]
 80042be:	4413      	add	r3, r2
 80042c0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80042c4:	461a      	mov	r2, r3
 80042c6:	2308      	movs	r3, #8
 80042c8:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 80042ca:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80042cc:	6878      	ldr	r0, [r7, #4]
 80042ce:	f000 febd 	bl	800504c <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80042d2:	693b      	ldr	r3, [r7, #16]
 80042d4:	f003 0310 	and.w	r3, r3, #16
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d008      	beq.n	80042ee <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80042dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042de:	015a      	lsls	r2, r3, #5
 80042e0:	69fb      	ldr	r3, [r7, #28]
 80042e2:	4413      	add	r3, r2
 80042e4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80042e8:	461a      	mov	r2, r3
 80042ea:	2310      	movs	r3, #16
 80042ec:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 80042ee:	693b      	ldr	r3, [r7, #16]
 80042f0:	f003 0302 	and.w	r3, r3, #2
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	d030      	beq.n	800435a <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 80042f8:	6a3b      	ldr	r3, [r7, #32]
 80042fa:	695b      	ldr	r3, [r3, #20]
 80042fc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004300:	2b80      	cmp	r3, #128	@ 0x80
 8004302:	d109      	bne.n	8004318 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8004304:	69fb      	ldr	r3, [r7, #28]
 8004306:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800430a:	685b      	ldr	r3, [r3, #4]
 800430c:	69fa      	ldr	r2, [r7, #28]
 800430e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004312:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004316:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8004318:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800431a:	4613      	mov	r3, r2
 800431c:	00db      	lsls	r3, r3, #3
 800431e:	4413      	add	r3, r2
 8004320:	009b      	lsls	r3, r3, #2
 8004322:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004326:	687a      	ldr	r2, [r7, #4]
 8004328:	4413      	add	r3, r2
 800432a:	3304      	adds	r3, #4
 800432c:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800432e:	697b      	ldr	r3, [r7, #20]
 8004330:	78db      	ldrb	r3, [r3, #3]
 8004332:	2b01      	cmp	r3, #1
 8004334:	d108      	bne.n	8004348 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8004336:	697b      	ldr	r3, [r7, #20]
 8004338:	2200      	movs	r2, #0
 800433a:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 800433c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800433e:	b2db      	uxtb	r3, r3
 8004340:	4619      	mov	r1, r3
 8004342:	6878      	ldr	r0, [r7, #4]
 8004344:	f009 fb78 	bl	800da38 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8004348:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800434a:	015a      	lsls	r2, r3, #5
 800434c:	69fb      	ldr	r3, [r7, #28]
 800434e:	4413      	add	r3, r2
 8004350:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004354:	461a      	mov	r2, r3
 8004356:	2302      	movs	r3, #2
 8004358:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800435a:	693b      	ldr	r3, [r7, #16]
 800435c:	f003 0320 	and.w	r3, r3, #32
 8004360:	2b00      	cmp	r3, #0
 8004362:	d008      	beq.n	8004376 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004364:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004366:	015a      	lsls	r2, r3, #5
 8004368:	69fb      	ldr	r3, [r7, #28]
 800436a:	4413      	add	r3, r2
 800436c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004370:	461a      	mov	r2, r3
 8004372:	2320      	movs	r3, #32
 8004374:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8004376:	693b      	ldr	r3, [r7, #16]
 8004378:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800437c:	2b00      	cmp	r3, #0
 800437e:	d009      	beq.n	8004394 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8004380:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004382:	015a      	lsls	r2, r3, #5
 8004384:	69fb      	ldr	r3, [r7, #28]
 8004386:	4413      	add	r3, r2
 8004388:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800438c:	461a      	mov	r2, r3
 800438e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8004392:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8004394:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004396:	3301      	adds	r3, #1
 8004398:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 800439a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800439c:	085b      	lsrs	r3, r3, #1
 800439e:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 80043a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	f47f af62 	bne.w	800426c <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	4618      	mov	r0, r3
 80043ae:	f006 ff2f 	bl	800b210 <USB_ReadInterrupts>
 80043b2:	4603      	mov	r3, r0
 80043b4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80043b8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80043bc:	f040 80a4 	bne.w	8004508 <HAL_PCD_IRQHandler+0x40c>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	4618      	mov	r0, r3
 80043c6:	f006 ff50 	bl	800b26a <USB_ReadDevAllInEpInterrupt>
 80043ca:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 80043cc:	2300      	movs	r3, #0
 80043ce:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 80043d0:	e096      	b.n	8004500 <HAL_PCD_IRQHandler+0x404>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 80043d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80043d4:	f003 0301 	and.w	r3, r3, #1
 80043d8:	2b00      	cmp	r3, #0
 80043da:	f000 808b 	beq.w	80044f4 <HAL_PCD_IRQHandler+0x3f8>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80043e4:	b2d2      	uxtb	r2, r2
 80043e6:	4611      	mov	r1, r2
 80043e8:	4618      	mov	r0, r3
 80043ea:	f006 ff76 	bl	800b2da <USB_ReadDevInEPInterrupt>
 80043ee:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 80043f0:	693b      	ldr	r3, [r7, #16]
 80043f2:	f003 0301 	and.w	r3, r3, #1
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d020      	beq.n	800443c <HAL_PCD_IRQHandler+0x340>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80043fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043fc:	f003 030f 	and.w	r3, r3, #15
 8004400:	2201      	movs	r2, #1
 8004402:	fa02 f303 	lsl.w	r3, r2, r3
 8004406:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8004408:	69fb      	ldr	r3, [r7, #28]
 800440a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800440e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	43db      	mvns	r3, r3
 8004414:	69f9      	ldr	r1, [r7, #28]
 8004416:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800441a:	4013      	ands	r3, r2
 800441c:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 800441e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004420:	015a      	lsls	r2, r3, #5
 8004422:	69fb      	ldr	r3, [r7, #28]
 8004424:	4413      	add	r3, r2
 8004426:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800442a:	461a      	mov	r2, r3
 800442c:	2301      	movs	r3, #1
 800442e:	6093      	str	r3, [r2, #8]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8004430:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004432:	b2db      	uxtb	r3, r3
 8004434:	4619      	mov	r1, r3
 8004436:	6878      	ldr	r0, [r7, #4]
 8004438:	f009 fa69 	bl	800d90e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 800443c:	693b      	ldr	r3, [r7, #16]
 800443e:	f003 0308 	and.w	r3, r3, #8
 8004442:	2b00      	cmp	r3, #0
 8004444:	d008      	beq.n	8004458 <HAL_PCD_IRQHandler+0x35c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8004446:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004448:	015a      	lsls	r2, r3, #5
 800444a:	69fb      	ldr	r3, [r7, #28]
 800444c:	4413      	add	r3, r2
 800444e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004452:	461a      	mov	r2, r3
 8004454:	2308      	movs	r3, #8
 8004456:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8004458:	693b      	ldr	r3, [r7, #16]
 800445a:	f003 0310 	and.w	r3, r3, #16
 800445e:	2b00      	cmp	r3, #0
 8004460:	d008      	beq.n	8004474 <HAL_PCD_IRQHandler+0x378>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8004462:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004464:	015a      	lsls	r2, r3, #5
 8004466:	69fb      	ldr	r3, [r7, #28]
 8004468:	4413      	add	r3, r2
 800446a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800446e:	461a      	mov	r2, r3
 8004470:	2310      	movs	r3, #16
 8004472:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8004474:	693b      	ldr	r3, [r7, #16]
 8004476:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800447a:	2b00      	cmp	r3, #0
 800447c:	d008      	beq.n	8004490 <HAL_PCD_IRQHandler+0x394>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 800447e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004480:	015a      	lsls	r2, r3, #5
 8004482:	69fb      	ldr	r3, [r7, #28]
 8004484:	4413      	add	r3, r2
 8004486:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800448a:	461a      	mov	r2, r3
 800448c:	2340      	movs	r3, #64	@ 0x40
 800448e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8004490:	693b      	ldr	r3, [r7, #16]
 8004492:	f003 0302 	and.w	r3, r3, #2
 8004496:	2b00      	cmp	r3, #0
 8004498:	d023      	beq.n	80044e2 <HAL_PCD_IRQHandler+0x3e6>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 800449a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800449c:	6a38      	ldr	r0, [r7, #32]
 800449e:	f006 f80b 	bl	800a4b8 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 80044a2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80044a4:	4613      	mov	r3, r2
 80044a6:	00db      	lsls	r3, r3, #3
 80044a8:	4413      	add	r3, r2
 80044aa:	009b      	lsls	r3, r3, #2
 80044ac:	3310      	adds	r3, #16
 80044ae:	687a      	ldr	r2, [r7, #4]
 80044b0:	4413      	add	r3, r2
 80044b2:	3304      	adds	r3, #4
 80044b4:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80044b6:	697b      	ldr	r3, [r7, #20]
 80044b8:	78db      	ldrb	r3, [r3, #3]
 80044ba:	2b01      	cmp	r3, #1
 80044bc:	d108      	bne.n	80044d0 <HAL_PCD_IRQHandler+0x3d4>
            {
              ep->is_iso_incomplete = 0U;
 80044be:	697b      	ldr	r3, [r7, #20]
 80044c0:	2200      	movs	r2, #0
 80044c2:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 80044c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044c6:	b2db      	uxtb	r3, r3
 80044c8:	4619      	mov	r1, r3
 80044ca:	6878      	ldr	r0, [r7, #4]
 80044cc:	f009 fac6 	bl	800da5c <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 80044d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044d2:	015a      	lsls	r2, r3, #5
 80044d4:	69fb      	ldr	r3, [r7, #28]
 80044d6:	4413      	add	r3, r2
 80044d8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80044dc:	461a      	mov	r2, r3
 80044de:	2302      	movs	r3, #2
 80044e0:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 80044e2:	693b      	ldr	r3, [r7, #16]
 80044e4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d003      	beq.n	80044f4 <HAL_PCD_IRQHandler+0x3f8>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 80044ec:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80044ee:	6878      	ldr	r0, [r7, #4]
 80044f0:	f000 fcd6 	bl	8004ea0 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 80044f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044f6:	3301      	adds	r3, #1
 80044f8:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 80044fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80044fc:	085b      	lsrs	r3, r3, #1
 80044fe:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8004500:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004502:	2b00      	cmp	r3, #0
 8004504:	f47f af65 	bne.w	80043d2 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	4618      	mov	r0, r3
 800450e:	f006 fe7f 	bl	800b210 <USB_ReadInterrupts>
 8004512:	4603      	mov	r3, r0
 8004514:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004518:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800451c:	d122      	bne.n	8004564 <HAL_PCD_IRQHandler+0x468>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800451e:	69fb      	ldr	r3, [r7, #28]
 8004520:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004524:	685b      	ldr	r3, [r3, #4]
 8004526:	69fa      	ldr	r2, [r7, #28]
 8004528:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800452c:	f023 0301 	bic.w	r3, r3, #1
 8004530:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8004538:	2b01      	cmp	r3, #1
 800453a:	d108      	bne.n	800454e <HAL_PCD_IRQHandler+0x452>
      {
        hpcd->LPM_State = LPM_L0;
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	2200      	movs	r2, #0
 8004540:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8004544:	2100      	movs	r1, #0
 8004546:	6878      	ldr	r0, [r7, #4]
 8004548:	f009 fcfa 	bl	800df40 <HAL_PCDEx_LPM_Callback>
 800454c:	e002      	b.n	8004554 <HAL_PCD_IRQHandler+0x458>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 800454e:	6878      	ldr	r0, [r7, #4]
 8004550:	f009 fa4a 	bl	800d9e8 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	695a      	ldr	r2, [r3, #20]
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8004562:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	4618      	mov	r0, r3
 800456a:	f006 fe51 	bl	800b210 <USB_ReadInterrupts>
 800456e:	4603      	mov	r3, r0
 8004570:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004574:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004578:	d112      	bne.n	80045a0 <HAL_PCD_IRQHandler+0x4a4>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 800457a:	69fb      	ldr	r3, [r7, #28]
 800457c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004580:	689b      	ldr	r3, [r3, #8]
 8004582:	f003 0301 	and.w	r3, r3, #1
 8004586:	2b01      	cmp	r3, #1
 8004588:	d102      	bne.n	8004590 <HAL_PCD_IRQHandler+0x494>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800458a:	6878      	ldr	r0, [r7, #4]
 800458c:	f009 fa06 	bl	800d99c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	695a      	ldr	r2, [r3, #20]
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 800459e:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	4618      	mov	r0, r3
 80045a6:	f006 fe33 	bl	800b210 <USB_ReadInterrupts>
 80045aa:	4603      	mov	r3, r0
 80045ac:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80045b0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80045b4:	d121      	bne.n	80045fa <HAL_PCD_IRQHandler+0x4fe>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	695a      	ldr	r2, [r3, #20]
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	f002 6200 	and.w	r2, r2, #134217728	@ 0x8000000
 80045c4:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d111      	bne.n	80045f4 <HAL_PCD_IRQHandler+0x4f8>
      {
        hpcd->LPM_State = LPM_L1;
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	2201      	movs	r2, #1
 80045d4:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80045de:	089b      	lsrs	r3, r3, #2
 80045e0:	f003 020f 	and.w	r2, r3, #15
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	f8c3 24d0 	str.w	r2, [r3, #1232]	@ 0x4d0

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 80045ea:	2101      	movs	r1, #1
 80045ec:	6878      	ldr	r0, [r7, #4]
 80045ee:	f009 fca7 	bl	800df40 <HAL_PCDEx_LPM_Callback>
 80045f2:	e002      	b.n	80045fa <HAL_PCD_IRQHandler+0x4fe>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80045f4:	6878      	ldr	r0, [r7, #4]
 80045f6:	f009 f9d1 	bl	800d99c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	4618      	mov	r0, r3
 8004600:	f006 fe06 	bl	800b210 <USB_ReadInterrupts>
 8004604:	4603      	mov	r3, r0
 8004606:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800460a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800460e:	f040 80b6 	bne.w	800477e <HAL_PCD_IRQHandler+0x682>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8004612:	69fb      	ldr	r3, [r7, #28]
 8004614:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004618:	685b      	ldr	r3, [r3, #4]
 800461a:	69fa      	ldr	r2, [r7, #28]
 800461c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004620:	f023 0301 	bic.w	r3, r3, #1
 8004624:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	2110      	movs	r1, #16
 800462c:	4618      	mov	r0, r3
 800462e:	f005 ff43 	bl	800a4b8 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004632:	2300      	movs	r3, #0
 8004634:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004636:	e046      	b.n	80046c6 <HAL_PCD_IRQHandler+0x5ca>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8004638:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800463a:	015a      	lsls	r2, r3, #5
 800463c:	69fb      	ldr	r3, [r7, #28]
 800463e:	4413      	add	r3, r2
 8004640:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004644:	461a      	mov	r2, r3
 8004646:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800464a:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800464c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800464e:	015a      	lsls	r2, r3, #5
 8004650:	69fb      	ldr	r3, [r7, #28]
 8004652:	4413      	add	r3, r2
 8004654:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800465c:	0151      	lsls	r1, r2, #5
 800465e:	69fa      	ldr	r2, [r7, #28]
 8004660:	440a      	add	r2, r1
 8004662:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004666:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800466a:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 800466c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800466e:	015a      	lsls	r2, r3, #5
 8004670:	69fb      	ldr	r3, [r7, #28]
 8004672:	4413      	add	r3, r2
 8004674:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004678:	461a      	mov	r2, r3
 800467a:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800467e:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8004680:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004682:	015a      	lsls	r2, r3, #5
 8004684:	69fb      	ldr	r3, [r7, #28]
 8004686:	4413      	add	r3, r2
 8004688:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004690:	0151      	lsls	r1, r2, #5
 8004692:	69fa      	ldr	r2, [r7, #28]
 8004694:	440a      	add	r2, r1
 8004696:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800469a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800469e:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80046a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80046a2:	015a      	lsls	r2, r3, #5
 80046a4:	69fb      	ldr	r3, [r7, #28]
 80046a6:	4413      	add	r3, r2
 80046a8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80046b0:	0151      	lsls	r1, r2, #5
 80046b2:	69fa      	ldr	r2, [r7, #28]
 80046b4:	440a      	add	r2, r1
 80046b6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80046ba:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80046be:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80046c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80046c2:	3301      	adds	r3, #1
 80046c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	791b      	ldrb	r3, [r3, #4]
 80046ca:	461a      	mov	r2, r3
 80046cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80046ce:	4293      	cmp	r3, r2
 80046d0:	d3b2      	bcc.n	8004638 <HAL_PCD_IRQHandler+0x53c>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 80046d2:	69fb      	ldr	r3, [r7, #28]
 80046d4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80046d8:	69db      	ldr	r3, [r3, #28]
 80046da:	69fa      	ldr	r2, [r7, #28]
 80046dc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80046e0:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 80046e4:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	7bdb      	ldrb	r3, [r3, #15]
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d016      	beq.n	800471c <HAL_PCD_IRQHandler+0x620>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 80046ee:	69fb      	ldr	r3, [r7, #28]
 80046f0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80046f4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80046f8:	69fa      	ldr	r2, [r7, #28]
 80046fa:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80046fe:	f043 030b 	orr.w	r3, r3, #11
 8004702:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8004706:	69fb      	ldr	r3, [r7, #28]
 8004708:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800470c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800470e:	69fa      	ldr	r2, [r7, #28]
 8004710:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004714:	f043 030b 	orr.w	r3, r3, #11
 8004718:	6453      	str	r3, [r2, #68]	@ 0x44
 800471a:	e015      	b.n	8004748 <HAL_PCD_IRQHandler+0x64c>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 800471c:	69fb      	ldr	r3, [r7, #28]
 800471e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004722:	695b      	ldr	r3, [r3, #20]
 8004724:	69fa      	ldr	r2, [r7, #28]
 8004726:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800472a:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800472e:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 8004732:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8004734:	69fb      	ldr	r3, [r7, #28]
 8004736:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800473a:	691b      	ldr	r3, [r3, #16]
 800473c:	69fa      	ldr	r2, [r7, #28]
 800473e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004742:	f043 030b 	orr.w	r3, r3, #11
 8004746:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8004748:	69fb      	ldr	r3, [r7, #28]
 800474a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	69fa      	ldr	r2, [r7, #28]
 8004752:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004756:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800475a:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681a      	ldr	r2, [r3, #0]
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004766:	4619      	mov	r1, r3
 8004768:	4610      	mov	r0, r2
 800476a:	f006 fe15 	bl	800b398 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	695a      	ldr	r2, [r3, #20]
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 800477c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	4618      	mov	r0, r3
 8004784:	f006 fd44 	bl	800b210 <USB_ReadInterrupts>
 8004788:	4603      	mov	r3, r0
 800478a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800478e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004792:	d123      	bne.n	80047dc <HAL_PCD_IRQHandler+0x6e0>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	4618      	mov	r0, r3
 800479a:	f006 fdda 	bl	800b352 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	4618      	mov	r0, r3
 80047a4:	f005 ff01 	bl	800a5aa <USB_GetDevSpeed>
 80047a8:	4603      	mov	r3, r0
 80047aa:	461a      	mov	r2, r3
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	681c      	ldr	r4, [r3, #0]
 80047b4:	f001 fbf6 	bl	8005fa4 <HAL_RCC_GetHCLKFreq>
 80047b8:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80047be:	461a      	mov	r2, r3
 80047c0:	4620      	mov	r0, r4
 80047c2:	f005 fc27 	bl	800a014 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 80047c6:	6878      	ldr	r0, [r7, #4]
 80047c8:	f009 f8c9 	bl	800d95e <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	695a      	ldr	r2, [r3, #20]
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 80047da:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	4618      	mov	r0, r3
 80047e2:	f006 fd15 	bl	800b210 <USB_ReadInterrupts>
 80047e6:	4603      	mov	r3, r0
 80047e8:	f003 0308 	and.w	r3, r3, #8
 80047ec:	2b08      	cmp	r3, #8
 80047ee:	d10a      	bne.n	8004806 <HAL_PCD_IRQHandler+0x70a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 80047f0:	6878      	ldr	r0, [r7, #4]
 80047f2:	f009 f8a6 	bl	800d942 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	695a      	ldr	r2, [r3, #20]
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	f002 0208 	and.w	r2, r2, #8
 8004804:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	4618      	mov	r0, r3
 800480c:	f006 fd00 	bl	800b210 <USB_ReadInterrupts>
 8004810:	4603      	mov	r3, r0
 8004812:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004816:	2b80      	cmp	r3, #128	@ 0x80
 8004818:	d123      	bne.n	8004862 <HAL_PCD_IRQHandler+0x766>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 800481a:	6a3b      	ldr	r3, [r7, #32]
 800481c:	699b      	ldr	r3, [r3, #24]
 800481e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004822:	6a3b      	ldr	r3, [r7, #32]
 8004824:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004826:	2301      	movs	r3, #1
 8004828:	627b      	str	r3, [r7, #36]	@ 0x24
 800482a:	e014      	b.n	8004856 <HAL_PCD_IRQHandler+0x75a>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 800482c:	6879      	ldr	r1, [r7, #4]
 800482e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004830:	4613      	mov	r3, r2
 8004832:	00db      	lsls	r3, r3, #3
 8004834:	4413      	add	r3, r2
 8004836:	009b      	lsls	r3, r3, #2
 8004838:	440b      	add	r3, r1
 800483a:	f203 2357 	addw	r3, r3, #599	@ 0x257
 800483e:	781b      	ldrb	r3, [r3, #0]
 8004840:	2b01      	cmp	r3, #1
 8004842:	d105      	bne.n	8004850 <HAL_PCD_IRQHandler+0x754>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8004844:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004846:	b2db      	uxtb	r3, r3
 8004848:	4619      	mov	r1, r3
 800484a:	6878      	ldr	r0, [r7, #4]
 800484c:	f000 faf7 	bl	8004e3e <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004850:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004852:	3301      	adds	r3, #1
 8004854:	627b      	str	r3, [r7, #36]	@ 0x24
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	791b      	ldrb	r3, [r3, #4]
 800485a:	461a      	mov	r2, r3
 800485c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800485e:	4293      	cmp	r3, r2
 8004860:	d3e4      	bcc.n	800482c <HAL_PCD_IRQHandler+0x730>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	4618      	mov	r0, r3
 8004868:	f006 fcd2 	bl	800b210 <USB_ReadInterrupts>
 800486c:	4603      	mov	r3, r0
 800486e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004872:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004876:	d13c      	bne.n	80048f2 <HAL_PCD_IRQHandler+0x7f6>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004878:	2301      	movs	r3, #1
 800487a:	627b      	str	r3, [r7, #36]	@ 0x24
 800487c:	e02b      	b.n	80048d6 <HAL_PCD_IRQHandler+0x7da>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 800487e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004880:	015a      	lsls	r2, r3, #5
 8004882:	69fb      	ldr	r3, [r7, #28]
 8004884:	4413      	add	r3, r2
 8004886:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800488e:	6879      	ldr	r1, [r7, #4]
 8004890:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004892:	4613      	mov	r3, r2
 8004894:	00db      	lsls	r3, r3, #3
 8004896:	4413      	add	r3, r2
 8004898:	009b      	lsls	r3, r3, #2
 800489a:	440b      	add	r3, r1
 800489c:	3318      	adds	r3, #24
 800489e:	781b      	ldrb	r3, [r3, #0]
 80048a0:	2b01      	cmp	r3, #1
 80048a2:	d115      	bne.n	80048d0 <HAL_PCD_IRQHandler+0x7d4>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 80048a4:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	da12      	bge.n	80048d0 <HAL_PCD_IRQHandler+0x7d4>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 80048aa:	6879      	ldr	r1, [r7, #4]
 80048ac:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80048ae:	4613      	mov	r3, r2
 80048b0:	00db      	lsls	r3, r3, #3
 80048b2:	4413      	add	r3, r2
 80048b4:	009b      	lsls	r3, r3, #2
 80048b6:	440b      	add	r3, r1
 80048b8:	3317      	adds	r3, #23
 80048ba:	2201      	movs	r2, #1
 80048bc:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 80048be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048c0:	b2db      	uxtb	r3, r3
 80048c2:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80048c6:	b2db      	uxtb	r3, r3
 80048c8:	4619      	mov	r1, r3
 80048ca:	6878      	ldr	r0, [r7, #4]
 80048cc:	f000 fab7 	bl	8004e3e <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80048d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048d2:	3301      	adds	r3, #1
 80048d4:	627b      	str	r3, [r7, #36]	@ 0x24
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	791b      	ldrb	r3, [r3, #4]
 80048da:	461a      	mov	r2, r3
 80048dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048de:	4293      	cmp	r3, r2
 80048e0:	d3cd      	bcc.n	800487e <HAL_PCD_IRQHandler+0x782>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	695a      	ldr	r2, [r3, #20]
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 80048f0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	4618      	mov	r0, r3
 80048f8:	f006 fc8a 	bl	800b210 <USB_ReadInterrupts>
 80048fc:	4603      	mov	r3, r0
 80048fe:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004902:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004906:	d156      	bne.n	80049b6 <HAL_PCD_IRQHandler+0x8ba>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004908:	2301      	movs	r3, #1
 800490a:	627b      	str	r3, [r7, #36]	@ 0x24
 800490c:	e045      	b.n	800499a <HAL_PCD_IRQHandler+0x89e>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 800490e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004910:	015a      	lsls	r2, r3, #5
 8004912:	69fb      	ldr	r3, [r7, #28]
 8004914:	4413      	add	r3, r2
 8004916:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800491e:	6879      	ldr	r1, [r7, #4]
 8004920:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004922:	4613      	mov	r3, r2
 8004924:	00db      	lsls	r3, r3, #3
 8004926:	4413      	add	r3, r2
 8004928:	009b      	lsls	r3, r3, #2
 800492a:	440b      	add	r3, r1
 800492c:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8004930:	781b      	ldrb	r3, [r3, #0]
 8004932:	2b01      	cmp	r3, #1
 8004934:	d12e      	bne.n	8004994 <HAL_PCD_IRQHandler+0x898>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8004936:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8004938:	2b00      	cmp	r3, #0
 800493a:	da2b      	bge.n	8004994 <HAL_PCD_IRQHandler+0x898>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 800493c:	69bb      	ldr	r3, [r7, #24]
 800493e:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8004948:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800494c:	429a      	cmp	r2, r3
 800494e:	d121      	bne.n	8004994 <HAL_PCD_IRQHandler+0x898>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8004950:	6879      	ldr	r1, [r7, #4]
 8004952:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004954:	4613      	mov	r3, r2
 8004956:	00db      	lsls	r3, r3, #3
 8004958:	4413      	add	r3, r2
 800495a:	009b      	lsls	r3, r3, #2
 800495c:	440b      	add	r3, r1
 800495e:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8004962:	2201      	movs	r2, #1
 8004964:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8004966:	6a3b      	ldr	r3, [r7, #32]
 8004968:	699b      	ldr	r3, [r3, #24]
 800496a:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800496e:	6a3b      	ldr	r3, [r7, #32]
 8004970:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8004972:	6a3b      	ldr	r3, [r7, #32]
 8004974:	695b      	ldr	r3, [r3, #20]
 8004976:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800497a:	2b00      	cmp	r3, #0
 800497c:	d10a      	bne.n	8004994 <HAL_PCD_IRQHandler+0x898>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 800497e:	69fb      	ldr	r3, [r7, #28]
 8004980:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004984:	685b      	ldr	r3, [r3, #4]
 8004986:	69fa      	ldr	r2, [r7, #28]
 8004988:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800498c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004990:	6053      	str	r3, [r2, #4]
            break;
 8004992:	e008      	b.n	80049a6 <HAL_PCD_IRQHandler+0x8aa>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004994:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004996:	3301      	adds	r3, #1
 8004998:	627b      	str	r3, [r7, #36]	@ 0x24
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	791b      	ldrb	r3, [r3, #4]
 800499e:	461a      	mov	r2, r3
 80049a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049a2:	4293      	cmp	r3, r2
 80049a4:	d3b3      	bcc.n	800490e <HAL_PCD_IRQHandler+0x812>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	695a      	ldr	r2, [r3, #20]
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 80049b4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	4618      	mov	r0, r3
 80049bc:	f006 fc28 	bl	800b210 <USB_ReadInterrupts>
 80049c0:	4603      	mov	r3, r0
 80049c2:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80049c6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80049ca:	d10a      	bne.n	80049e2 <HAL_PCD_IRQHandler+0x8e6>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 80049cc:	6878      	ldr	r0, [r7, #4]
 80049ce:	f009 f857 	bl	800da80 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	695a      	ldr	r2, [r3, #20]
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 80049e0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	4618      	mov	r0, r3
 80049e8:	f006 fc12 	bl	800b210 <USB_ReadInterrupts>
 80049ec:	4603      	mov	r3, r0
 80049ee:	f003 0304 	and.w	r3, r3, #4
 80049f2:	2b04      	cmp	r3, #4
 80049f4:	d115      	bne.n	8004a22 <HAL_PCD_IRQHandler+0x926>
    {
      RegVal = hpcd->Instance->GOTGINT;
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	685b      	ldr	r3, [r3, #4]
 80049fc:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 80049fe:	69bb      	ldr	r3, [r7, #24]
 8004a00:	f003 0304 	and.w	r3, r3, #4
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d002      	beq.n	8004a0e <HAL_PCD_IRQHandler+0x912>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8004a08:	6878      	ldr	r0, [r7, #4]
 8004a0a:	f009 f847 	bl	800da9c <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	6859      	ldr	r1, [r3, #4]
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	69ba      	ldr	r2, [r7, #24]
 8004a1a:	430a      	orrs	r2, r1
 8004a1c:	605a      	str	r2, [r3, #4]
 8004a1e:	e000      	b.n	8004a22 <HAL_PCD_IRQHandler+0x926>
      return;
 8004a20:	bf00      	nop
    }
  }
}
 8004a22:	3734      	adds	r7, #52	@ 0x34
 8004a24:	46bd      	mov	sp, r7
 8004a26:	bd90      	pop	{r4, r7, pc}

08004a28 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8004a28:	b580      	push	{r7, lr}
 8004a2a:	b082      	sub	sp, #8
 8004a2c:	af00      	add	r7, sp, #0
 8004a2e:	6078      	str	r0, [r7, #4]
 8004a30:	460b      	mov	r3, r1
 8004a32:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004a3a:	2b01      	cmp	r3, #1
 8004a3c:	d101      	bne.n	8004a42 <HAL_PCD_SetAddress+0x1a>
 8004a3e:	2302      	movs	r3, #2
 8004a40:	e012      	b.n	8004a68 <HAL_PCD_SetAddress+0x40>
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	2201      	movs	r2, #1
 8004a46:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	78fa      	ldrb	r2, [r7, #3]
 8004a4e:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	78fa      	ldrb	r2, [r7, #3]
 8004a56:	4611      	mov	r1, r2
 8004a58:	4618      	mov	r0, r3
 8004a5a:	f006 fb71 	bl	800b140 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	2200      	movs	r2, #0
 8004a62:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8004a66:	2300      	movs	r3, #0
}
 8004a68:	4618      	mov	r0, r3
 8004a6a:	3708      	adds	r7, #8
 8004a6c:	46bd      	mov	sp, r7
 8004a6e:	bd80      	pop	{r7, pc}

08004a70 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8004a70:	b580      	push	{r7, lr}
 8004a72:	b084      	sub	sp, #16
 8004a74:	af00      	add	r7, sp, #0
 8004a76:	6078      	str	r0, [r7, #4]
 8004a78:	4608      	mov	r0, r1
 8004a7a:	4611      	mov	r1, r2
 8004a7c:	461a      	mov	r2, r3
 8004a7e:	4603      	mov	r3, r0
 8004a80:	70fb      	strb	r3, [r7, #3]
 8004a82:	460b      	mov	r3, r1
 8004a84:	803b      	strh	r3, [r7, #0]
 8004a86:	4613      	mov	r3, r2
 8004a88:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8004a8a:	2300      	movs	r3, #0
 8004a8c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004a8e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	da0f      	bge.n	8004ab6 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004a96:	78fb      	ldrb	r3, [r7, #3]
 8004a98:	f003 020f 	and.w	r2, r3, #15
 8004a9c:	4613      	mov	r3, r2
 8004a9e:	00db      	lsls	r3, r3, #3
 8004aa0:	4413      	add	r3, r2
 8004aa2:	009b      	lsls	r3, r3, #2
 8004aa4:	3310      	adds	r3, #16
 8004aa6:	687a      	ldr	r2, [r7, #4]
 8004aa8:	4413      	add	r3, r2
 8004aaa:	3304      	adds	r3, #4
 8004aac:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	2201      	movs	r2, #1
 8004ab2:	705a      	strb	r2, [r3, #1]
 8004ab4:	e00f      	b.n	8004ad6 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004ab6:	78fb      	ldrb	r3, [r7, #3]
 8004ab8:	f003 020f 	and.w	r2, r3, #15
 8004abc:	4613      	mov	r3, r2
 8004abe:	00db      	lsls	r3, r3, #3
 8004ac0:	4413      	add	r3, r2
 8004ac2:	009b      	lsls	r3, r3, #2
 8004ac4:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004ac8:	687a      	ldr	r2, [r7, #4]
 8004aca:	4413      	add	r3, r2
 8004acc:	3304      	adds	r3, #4
 8004ace:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	2200      	movs	r2, #0
 8004ad4:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8004ad6:	78fb      	ldrb	r3, [r7, #3]
 8004ad8:	f003 030f 	and.w	r3, r3, #15
 8004adc:	b2da      	uxtb	r2, r3
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8004ae2:	883b      	ldrh	r3, [r7, #0]
 8004ae4:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	78ba      	ldrb	r2, [r7, #2]
 8004af0:	711a      	strb	r2, [r3, #4]

#if defined (USB_OTG_FS)
  if (ep->is_in != 0U)
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	785b      	ldrb	r3, [r3, #1]
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d004      	beq.n	8004b04 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	781b      	ldrb	r3, [r3, #0]
 8004afe:	461a      	mov	r2, r3
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	835a      	strh	r2, [r3, #26]
  }
#endif /* defined (USB_OTG_FS) */

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8004b04:	78bb      	ldrb	r3, [r7, #2]
 8004b06:	2b02      	cmp	r3, #2
 8004b08:	d102      	bne.n	8004b10 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	2200      	movs	r2, #0
 8004b0e:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004b16:	2b01      	cmp	r3, #1
 8004b18:	d101      	bne.n	8004b1e <HAL_PCD_EP_Open+0xae>
 8004b1a:	2302      	movs	r3, #2
 8004b1c:	e00e      	b.n	8004b3c <HAL_PCD_EP_Open+0xcc>
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	2201      	movs	r2, #1
 8004b22:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	68f9      	ldr	r1, [r7, #12]
 8004b2c:	4618      	mov	r0, r3
 8004b2e:	f005 fd5b 	bl	800a5e8 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	2200      	movs	r2, #0
 8004b36:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8004b3a:	7afb      	ldrb	r3, [r7, #11]
}
 8004b3c:	4618      	mov	r0, r3
 8004b3e:	3710      	adds	r7, #16
 8004b40:	46bd      	mov	sp, r7
 8004b42:	bd80      	pop	{r7, pc}

08004b44 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004b44:	b580      	push	{r7, lr}
 8004b46:	b084      	sub	sp, #16
 8004b48:	af00      	add	r7, sp, #0
 8004b4a:	6078      	str	r0, [r7, #4]
 8004b4c:	460b      	mov	r3, r1
 8004b4e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004b50:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	da0f      	bge.n	8004b78 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004b58:	78fb      	ldrb	r3, [r7, #3]
 8004b5a:	f003 020f 	and.w	r2, r3, #15
 8004b5e:	4613      	mov	r3, r2
 8004b60:	00db      	lsls	r3, r3, #3
 8004b62:	4413      	add	r3, r2
 8004b64:	009b      	lsls	r3, r3, #2
 8004b66:	3310      	adds	r3, #16
 8004b68:	687a      	ldr	r2, [r7, #4]
 8004b6a:	4413      	add	r3, r2
 8004b6c:	3304      	adds	r3, #4
 8004b6e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	2201      	movs	r2, #1
 8004b74:	705a      	strb	r2, [r3, #1]
 8004b76:	e00f      	b.n	8004b98 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004b78:	78fb      	ldrb	r3, [r7, #3]
 8004b7a:	f003 020f 	and.w	r2, r3, #15
 8004b7e:	4613      	mov	r3, r2
 8004b80:	00db      	lsls	r3, r3, #3
 8004b82:	4413      	add	r3, r2
 8004b84:	009b      	lsls	r3, r3, #2
 8004b86:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004b8a:	687a      	ldr	r2, [r7, #4]
 8004b8c:	4413      	add	r3, r2
 8004b8e:	3304      	adds	r3, #4
 8004b90:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	2200      	movs	r2, #0
 8004b96:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8004b98:	78fb      	ldrb	r3, [r7, #3]
 8004b9a:	f003 030f 	and.w	r3, r3, #15
 8004b9e:	b2da      	uxtb	r2, r3
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004baa:	2b01      	cmp	r3, #1
 8004bac:	d101      	bne.n	8004bb2 <HAL_PCD_EP_Close+0x6e>
 8004bae:	2302      	movs	r3, #2
 8004bb0:	e00e      	b.n	8004bd0 <HAL_PCD_EP_Close+0x8c>
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	2201      	movs	r2, #1
 8004bb6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	68f9      	ldr	r1, [r7, #12]
 8004bc0:	4618      	mov	r0, r3
 8004bc2:	f005 fd99 	bl	800a6f8 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	2200      	movs	r2, #0
 8004bca:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8004bce:	2300      	movs	r3, #0
}
 8004bd0:	4618      	mov	r0, r3
 8004bd2:	3710      	adds	r7, #16
 8004bd4:	46bd      	mov	sp, r7
 8004bd6:	bd80      	pop	{r7, pc}

08004bd8 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004bd8:	b580      	push	{r7, lr}
 8004bda:	b086      	sub	sp, #24
 8004bdc:	af00      	add	r7, sp, #0
 8004bde:	60f8      	str	r0, [r7, #12]
 8004be0:	607a      	str	r2, [r7, #4]
 8004be2:	603b      	str	r3, [r7, #0]
 8004be4:	460b      	mov	r3, r1
 8004be6:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004be8:	7afb      	ldrb	r3, [r7, #11]
 8004bea:	f003 020f 	and.w	r2, r3, #15
 8004bee:	4613      	mov	r3, r2
 8004bf0:	00db      	lsls	r3, r3, #3
 8004bf2:	4413      	add	r3, r2
 8004bf4:	009b      	lsls	r3, r3, #2
 8004bf6:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004bfa:	68fa      	ldr	r2, [r7, #12]
 8004bfc:	4413      	add	r3, r2
 8004bfe:	3304      	adds	r3, #4
 8004c00:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004c02:	697b      	ldr	r3, [r7, #20]
 8004c04:	687a      	ldr	r2, [r7, #4]
 8004c06:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8004c08:	697b      	ldr	r3, [r7, #20]
 8004c0a:	683a      	ldr	r2, [r7, #0]
 8004c0c:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8004c0e:	697b      	ldr	r3, [r7, #20]
 8004c10:	2200      	movs	r2, #0
 8004c12:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8004c14:	697b      	ldr	r3, [r7, #20]
 8004c16:	2200      	movs	r2, #0
 8004c18:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004c1a:	7afb      	ldrb	r3, [r7, #11]
 8004c1c:	f003 030f 	and.w	r3, r3, #15
 8004c20:	b2da      	uxtb	r2, r3
 8004c22:	697b      	ldr	r3, [r7, #20]
 8004c24:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	6979      	ldr	r1, [r7, #20]
 8004c2c:	4618      	mov	r0, r3
 8004c2e:	f005 fe3f 	bl	800a8b0 <USB_EPStartXfer>

  return HAL_OK;
 8004c32:	2300      	movs	r3, #0
}
 8004c34:	4618      	mov	r0, r3
 8004c36:	3718      	adds	r7, #24
 8004c38:	46bd      	mov	sp, r7
 8004c3a:	bd80      	pop	{r7, pc}

08004c3c <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8004c3c:	b480      	push	{r7}
 8004c3e:	b083      	sub	sp, #12
 8004c40:	af00      	add	r7, sp, #0
 8004c42:	6078      	str	r0, [r7, #4]
 8004c44:	460b      	mov	r3, r1
 8004c46:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8004c48:	78fb      	ldrb	r3, [r7, #3]
 8004c4a:	f003 020f 	and.w	r2, r3, #15
 8004c4e:	6879      	ldr	r1, [r7, #4]
 8004c50:	4613      	mov	r3, r2
 8004c52:	00db      	lsls	r3, r3, #3
 8004c54:	4413      	add	r3, r2
 8004c56:	009b      	lsls	r3, r3, #2
 8004c58:	440b      	add	r3, r1
 8004c5a:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8004c5e:	681b      	ldr	r3, [r3, #0]
}
 8004c60:	4618      	mov	r0, r3
 8004c62:	370c      	adds	r7, #12
 8004c64:	46bd      	mov	sp, r7
 8004c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c6a:	4770      	bx	lr

08004c6c <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004c6c:	b580      	push	{r7, lr}
 8004c6e:	b086      	sub	sp, #24
 8004c70:	af00      	add	r7, sp, #0
 8004c72:	60f8      	str	r0, [r7, #12]
 8004c74:	607a      	str	r2, [r7, #4]
 8004c76:	603b      	str	r3, [r7, #0]
 8004c78:	460b      	mov	r3, r1
 8004c7a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004c7c:	7afb      	ldrb	r3, [r7, #11]
 8004c7e:	f003 020f 	and.w	r2, r3, #15
 8004c82:	4613      	mov	r3, r2
 8004c84:	00db      	lsls	r3, r3, #3
 8004c86:	4413      	add	r3, r2
 8004c88:	009b      	lsls	r3, r3, #2
 8004c8a:	3310      	adds	r3, #16
 8004c8c:	68fa      	ldr	r2, [r7, #12]
 8004c8e:	4413      	add	r3, r2
 8004c90:	3304      	adds	r3, #4
 8004c92:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004c94:	697b      	ldr	r3, [r7, #20]
 8004c96:	687a      	ldr	r2, [r7, #4]
 8004c98:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8004c9a:	697b      	ldr	r3, [r7, #20]
 8004c9c:	683a      	ldr	r2, [r7, #0]
 8004c9e:	611a      	str	r2, [r3, #16]
#if defined (USB)
  ep->xfer_fill_db = 1U;
  ep->xfer_len_db = len;
#endif /* defined (USB) */
  ep->xfer_count = 0U;
 8004ca0:	697b      	ldr	r3, [r7, #20]
 8004ca2:	2200      	movs	r2, #0
 8004ca4:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8004ca6:	697b      	ldr	r3, [r7, #20]
 8004ca8:	2201      	movs	r2, #1
 8004caa:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004cac:	7afb      	ldrb	r3, [r7, #11]
 8004cae:	f003 030f 	and.w	r3, r3, #15
 8004cb2:	b2da      	uxtb	r2, r3
 8004cb4:	697b      	ldr	r3, [r7, #20]
 8004cb6:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	6979      	ldr	r1, [r7, #20]
 8004cbe:	4618      	mov	r0, r3
 8004cc0:	f005 fdf6 	bl	800a8b0 <USB_EPStartXfer>

  return HAL_OK;
 8004cc4:	2300      	movs	r3, #0
}
 8004cc6:	4618      	mov	r0, r3
 8004cc8:	3718      	adds	r7, #24
 8004cca:	46bd      	mov	sp, r7
 8004ccc:	bd80      	pop	{r7, pc}

08004cce <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004cce:	b580      	push	{r7, lr}
 8004cd0:	b084      	sub	sp, #16
 8004cd2:	af00      	add	r7, sp, #0
 8004cd4:	6078      	str	r0, [r7, #4]
 8004cd6:	460b      	mov	r3, r1
 8004cd8:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8004cda:	78fb      	ldrb	r3, [r7, #3]
 8004cdc:	f003 030f 	and.w	r3, r3, #15
 8004ce0:	687a      	ldr	r2, [r7, #4]
 8004ce2:	7912      	ldrb	r2, [r2, #4]
 8004ce4:	4293      	cmp	r3, r2
 8004ce6:	d901      	bls.n	8004cec <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8004ce8:	2301      	movs	r3, #1
 8004cea:	e04e      	b.n	8004d8a <HAL_PCD_EP_SetStall+0xbc>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004cec:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	da0f      	bge.n	8004d14 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004cf4:	78fb      	ldrb	r3, [r7, #3]
 8004cf6:	f003 020f 	and.w	r2, r3, #15
 8004cfa:	4613      	mov	r3, r2
 8004cfc:	00db      	lsls	r3, r3, #3
 8004cfe:	4413      	add	r3, r2
 8004d00:	009b      	lsls	r3, r3, #2
 8004d02:	3310      	adds	r3, #16
 8004d04:	687a      	ldr	r2, [r7, #4]
 8004d06:	4413      	add	r3, r2
 8004d08:	3304      	adds	r3, #4
 8004d0a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	2201      	movs	r2, #1
 8004d10:	705a      	strb	r2, [r3, #1]
 8004d12:	e00d      	b.n	8004d30 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8004d14:	78fa      	ldrb	r2, [r7, #3]
 8004d16:	4613      	mov	r3, r2
 8004d18:	00db      	lsls	r3, r3, #3
 8004d1a:	4413      	add	r3, r2
 8004d1c:	009b      	lsls	r3, r3, #2
 8004d1e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004d22:	687a      	ldr	r2, [r7, #4]
 8004d24:	4413      	add	r3, r2
 8004d26:	3304      	adds	r3, #4
 8004d28:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	2200      	movs	r2, #0
 8004d2e:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	2201      	movs	r2, #1
 8004d34:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004d36:	78fb      	ldrb	r3, [r7, #3]
 8004d38:	f003 030f 	and.w	r3, r3, #15
 8004d3c:	b2da      	uxtb	r2, r3
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004d48:	2b01      	cmp	r3, #1
 8004d4a:	d101      	bne.n	8004d50 <HAL_PCD_EP_SetStall+0x82>
 8004d4c:	2302      	movs	r3, #2
 8004d4e:	e01c      	b.n	8004d8a <HAL_PCD_EP_SetStall+0xbc>
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	2201      	movs	r2, #1
 8004d54:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	68f9      	ldr	r1, [r7, #12]
 8004d5e:	4618      	mov	r0, r3
 8004d60:	f006 f91a 	bl	800af98 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004d64:	78fb      	ldrb	r3, [r7, #3]
 8004d66:	f003 030f 	and.w	r3, r3, #15
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d108      	bne.n	8004d80 <HAL_PCD_EP_SetStall+0xb2>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	681a      	ldr	r2, [r3, #0]
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004d78:	4619      	mov	r1, r3
 8004d7a:	4610      	mov	r0, r2
 8004d7c:	f006 fb0c 	bl	800b398 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	2200      	movs	r2, #0
 8004d84:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8004d88:	2300      	movs	r3, #0
}
 8004d8a:	4618      	mov	r0, r3
 8004d8c:	3710      	adds	r7, #16
 8004d8e:	46bd      	mov	sp, r7
 8004d90:	bd80      	pop	{r7, pc}

08004d92 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004d92:	b580      	push	{r7, lr}
 8004d94:	b084      	sub	sp, #16
 8004d96:	af00      	add	r7, sp, #0
 8004d98:	6078      	str	r0, [r7, #4]
 8004d9a:	460b      	mov	r3, r1
 8004d9c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8004d9e:	78fb      	ldrb	r3, [r7, #3]
 8004da0:	f003 030f 	and.w	r3, r3, #15
 8004da4:	687a      	ldr	r2, [r7, #4]
 8004da6:	7912      	ldrb	r2, [r2, #4]
 8004da8:	4293      	cmp	r3, r2
 8004daa:	d901      	bls.n	8004db0 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8004dac:	2301      	movs	r3, #1
 8004dae:	e042      	b.n	8004e36 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004db0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	da0f      	bge.n	8004dd8 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004db8:	78fb      	ldrb	r3, [r7, #3]
 8004dba:	f003 020f 	and.w	r2, r3, #15
 8004dbe:	4613      	mov	r3, r2
 8004dc0:	00db      	lsls	r3, r3, #3
 8004dc2:	4413      	add	r3, r2
 8004dc4:	009b      	lsls	r3, r3, #2
 8004dc6:	3310      	adds	r3, #16
 8004dc8:	687a      	ldr	r2, [r7, #4]
 8004dca:	4413      	add	r3, r2
 8004dcc:	3304      	adds	r3, #4
 8004dce:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	2201      	movs	r2, #1
 8004dd4:	705a      	strb	r2, [r3, #1]
 8004dd6:	e00f      	b.n	8004df8 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004dd8:	78fb      	ldrb	r3, [r7, #3]
 8004dda:	f003 020f 	and.w	r2, r3, #15
 8004dde:	4613      	mov	r3, r2
 8004de0:	00db      	lsls	r3, r3, #3
 8004de2:	4413      	add	r3, r2
 8004de4:	009b      	lsls	r3, r3, #2
 8004de6:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004dea:	687a      	ldr	r2, [r7, #4]
 8004dec:	4413      	add	r3, r2
 8004dee:	3304      	adds	r3, #4
 8004df0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	2200      	movs	r2, #0
 8004df6:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	2200      	movs	r2, #0
 8004dfc:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004dfe:	78fb      	ldrb	r3, [r7, #3]
 8004e00:	f003 030f 	and.w	r3, r3, #15
 8004e04:	b2da      	uxtb	r2, r3
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004e10:	2b01      	cmp	r3, #1
 8004e12:	d101      	bne.n	8004e18 <HAL_PCD_EP_ClrStall+0x86>
 8004e14:	2302      	movs	r3, #2
 8004e16:	e00e      	b.n	8004e36 <HAL_PCD_EP_ClrStall+0xa4>
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	2201      	movs	r2, #1
 8004e1c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	68f9      	ldr	r1, [r7, #12]
 8004e26:	4618      	mov	r0, r3
 8004e28:	f006 f924 	bl	800b074 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	2200      	movs	r2, #0
 8004e30:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8004e34:	2300      	movs	r3, #0
}
 8004e36:	4618      	mov	r0, r3
 8004e38:	3710      	adds	r7, #16
 8004e3a:	46bd      	mov	sp, r7
 8004e3c:	bd80      	pop	{r7, pc}

08004e3e <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004e3e:	b580      	push	{r7, lr}
 8004e40:	b084      	sub	sp, #16
 8004e42:	af00      	add	r7, sp, #0
 8004e44:	6078      	str	r0, [r7, #4]
 8004e46:	460b      	mov	r3, r1
 8004e48:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8004e4a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	da0c      	bge.n	8004e6c <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004e52:	78fb      	ldrb	r3, [r7, #3]
 8004e54:	f003 020f 	and.w	r2, r3, #15
 8004e58:	4613      	mov	r3, r2
 8004e5a:	00db      	lsls	r3, r3, #3
 8004e5c:	4413      	add	r3, r2
 8004e5e:	009b      	lsls	r3, r3, #2
 8004e60:	3310      	adds	r3, #16
 8004e62:	687a      	ldr	r2, [r7, #4]
 8004e64:	4413      	add	r3, r2
 8004e66:	3304      	adds	r3, #4
 8004e68:	60fb      	str	r3, [r7, #12]
 8004e6a:	e00c      	b.n	8004e86 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004e6c:	78fb      	ldrb	r3, [r7, #3]
 8004e6e:	f003 020f 	and.w	r2, r3, #15
 8004e72:	4613      	mov	r3, r2
 8004e74:	00db      	lsls	r3, r3, #3
 8004e76:	4413      	add	r3, r2
 8004e78:	009b      	lsls	r3, r3, #2
 8004e7a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004e7e:	687a      	ldr	r2, [r7, #4]
 8004e80:	4413      	add	r3, r2
 8004e82:	3304      	adds	r3, #4
 8004e84:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	68f9      	ldr	r1, [r7, #12]
 8004e8c:	4618      	mov	r0, r3
 8004e8e:	f005 ff47 	bl	800ad20 <USB_EPStopXfer>
 8004e92:	4603      	mov	r3, r0
 8004e94:	72fb      	strb	r3, [r7, #11]

  return ret;
 8004e96:	7afb      	ldrb	r3, [r7, #11]
}
 8004e98:	4618      	mov	r0, r3
 8004e9a:	3710      	adds	r7, #16
 8004e9c:	46bd      	mov	sp, r7
 8004e9e:	bd80      	pop	{r7, pc}

08004ea0 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004ea0:	b580      	push	{r7, lr}
 8004ea2:	b088      	sub	sp, #32
 8004ea4:	af00      	add	r7, sp, #0
 8004ea6:	6078      	str	r0, [r7, #4]
 8004ea8:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004eb0:	697b      	ldr	r3, [r7, #20]
 8004eb2:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8004eb4:	683a      	ldr	r2, [r7, #0]
 8004eb6:	4613      	mov	r3, r2
 8004eb8:	00db      	lsls	r3, r3, #3
 8004eba:	4413      	add	r3, r2
 8004ebc:	009b      	lsls	r3, r3, #2
 8004ebe:	3310      	adds	r3, #16
 8004ec0:	687a      	ldr	r2, [r7, #4]
 8004ec2:	4413      	add	r3, r2
 8004ec4:	3304      	adds	r3, #4
 8004ec6:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	695a      	ldr	r2, [r3, #20]
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	691b      	ldr	r3, [r3, #16]
 8004ed0:	429a      	cmp	r2, r3
 8004ed2:	d901      	bls.n	8004ed8 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8004ed4:	2301      	movs	r3, #1
 8004ed6:	e067      	b.n	8004fa8 <PCD_WriteEmptyTxFifo+0x108>
  }

  len = ep->xfer_len - ep->xfer_count;
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	691a      	ldr	r2, [r3, #16]
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	695b      	ldr	r3, [r3, #20]
 8004ee0:	1ad3      	subs	r3, r2, r3
 8004ee2:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	689b      	ldr	r3, [r3, #8]
 8004ee8:	69fa      	ldr	r2, [r7, #28]
 8004eea:	429a      	cmp	r2, r3
 8004eec:	d902      	bls.n	8004ef4 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	689b      	ldr	r3, [r3, #8]
 8004ef2:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8004ef4:	69fb      	ldr	r3, [r7, #28]
 8004ef6:	3303      	adds	r3, #3
 8004ef8:	089b      	lsrs	r3, r3, #2
 8004efa:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004efc:	e026      	b.n	8004f4c <PCD_WriteEmptyTxFifo+0xac>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	691a      	ldr	r2, [r3, #16]
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	695b      	ldr	r3, [r3, #20]
 8004f06:	1ad3      	subs	r3, r2, r3
 8004f08:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	689b      	ldr	r3, [r3, #8]
 8004f0e:	69fa      	ldr	r2, [r7, #28]
 8004f10:	429a      	cmp	r2, r3
 8004f12:	d902      	bls.n	8004f1a <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	689b      	ldr	r3, [r3, #8]
 8004f18:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8004f1a:	69fb      	ldr	r3, [r7, #28]
 8004f1c:	3303      	adds	r3, #3
 8004f1e:	089b      	lsrs	r3, r3, #2
 8004f20:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len);
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	68d9      	ldr	r1, [r3, #12]
 8004f26:	683b      	ldr	r3, [r7, #0]
 8004f28:	b2da      	uxtb	r2, r3
 8004f2a:	69fb      	ldr	r3, [r7, #28]
 8004f2c:	b29b      	uxth	r3, r3
 8004f2e:	6978      	ldr	r0, [r7, #20]
 8004f30:	f005 ffa0 	bl	800ae74 <USB_WritePacket>

    ep->xfer_buff  += len;
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	68da      	ldr	r2, [r3, #12]
 8004f38:	69fb      	ldr	r3, [r7, #28]
 8004f3a:	441a      	add	r2, r3
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	695a      	ldr	r2, [r3, #20]
 8004f44:	69fb      	ldr	r3, [r7, #28]
 8004f46:	441a      	add	r2, r3
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004f4c:	683b      	ldr	r3, [r7, #0]
 8004f4e:	015a      	lsls	r2, r3, #5
 8004f50:	693b      	ldr	r3, [r7, #16]
 8004f52:	4413      	add	r3, r2
 8004f54:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004f58:	699b      	ldr	r3, [r3, #24]
 8004f5a:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8004f5c:	69ba      	ldr	r2, [r7, #24]
 8004f5e:	429a      	cmp	r2, r3
 8004f60:	d809      	bhi.n	8004f76 <PCD_WriteEmptyTxFifo+0xd6>
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	695a      	ldr	r2, [r3, #20]
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004f6a:	429a      	cmp	r2, r3
 8004f6c:	d203      	bcs.n	8004f76 <PCD_WriteEmptyTxFifo+0xd6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	691b      	ldr	r3, [r3, #16]
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	d1c3      	bne.n	8004efe <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	691a      	ldr	r2, [r3, #16]
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	695b      	ldr	r3, [r3, #20]
 8004f7e:	429a      	cmp	r2, r3
 8004f80:	d811      	bhi.n	8004fa6 <PCD_WriteEmptyTxFifo+0x106>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8004f82:	683b      	ldr	r3, [r7, #0]
 8004f84:	f003 030f 	and.w	r3, r3, #15
 8004f88:	2201      	movs	r2, #1
 8004f8a:	fa02 f303 	lsl.w	r3, r2, r3
 8004f8e:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8004f90:	693b      	ldr	r3, [r7, #16]
 8004f92:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004f96:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004f98:	68bb      	ldr	r3, [r7, #8]
 8004f9a:	43db      	mvns	r3, r3
 8004f9c:	6939      	ldr	r1, [r7, #16]
 8004f9e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004fa2:	4013      	ands	r3, r2
 8004fa4:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8004fa6:	2300      	movs	r3, #0
}
 8004fa8:	4618      	mov	r0, r3
 8004faa:	3720      	adds	r7, #32
 8004fac:	46bd      	mov	sp, r7
 8004fae:	bd80      	pop	{r7, pc}

08004fb0 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004fb0:	b580      	push	{r7, lr}
 8004fb2:	b086      	sub	sp, #24
 8004fb4:	af00      	add	r7, sp, #0
 8004fb6:	6078      	str	r0, [r7, #4]
 8004fb8:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004fc0:	697b      	ldr	r3, [r7, #20]
 8004fc2:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8004fc4:	697b      	ldr	r3, [r7, #20]
 8004fc6:	333c      	adds	r3, #60	@ 0x3c
 8004fc8:	3304      	adds	r3, #4
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8004fce:	683b      	ldr	r3, [r7, #0]
 8004fd0:	015a      	lsls	r2, r3, #5
 8004fd2:	693b      	ldr	r3, [r7, #16]
 8004fd4:	4413      	add	r3, r2
 8004fd6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004fda:	689b      	ldr	r3, [r3, #8]
 8004fdc:	60bb      	str	r3, [r7, #8]

  if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	4a19      	ldr	r2, [pc, #100]	@ (8005048 <PCD_EP_OutXfrComplete_int+0x98>)
 8004fe2:	4293      	cmp	r3, r2
 8004fe4:	d124      	bne.n	8005030 <PCD_EP_OutXfrComplete_int+0x80>
  {
    /* StupPktRcvd = 1 this is a setup packet */
    if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8004fe6:	68bb      	ldr	r3, [r7, #8]
 8004fe8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d00a      	beq.n	8005006 <PCD_EP_OutXfrComplete_int+0x56>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004ff0:	683b      	ldr	r3, [r7, #0]
 8004ff2:	015a      	lsls	r2, r3, #5
 8004ff4:	693b      	ldr	r3, [r7, #16]
 8004ff6:	4413      	add	r3, r2
 8004ff8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004ffc:	461a      	mov	r2, r3
 8004ffe:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005002:	6093      	str	r3, [r2, #8]
 8005004:	e01a      	b.n	800503c <PCD_EP_OutXfrComplete_int+0x8c>
    }
    else
    {
      if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8005006:	68bb      	ldr	r3, [r7, #8]
 8005008:	f003 0320 	and.w	r3, r3, #32
 800500c:	2b00      	cmp	r3, #0
 800500e:	d008      	beq.n	8005022 <PCD_EP_OutXfrComplete_int+0x72>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8005010:	683b      	ldr	r3, [r7, #0]
 8005012:	015a      	lsls	r2, r3, #5
 8005014:	693b      	ldr	r3, [r7, #16]
 8005016:	4413      	add	r3, r2
 8005018:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800501c:	461a      	mov	r2, r3
 800501e:	2320      	movs	r3, #32
 8005020:	6093      	str	r3, [r2, #8]
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005022:	683b      	ldr	r3, [r7, #0]
 8005024:	b2db      	uxtb	r3, r3
 8005026:	4619      	mov	r1, r3
 8005028:	6878      	ldr	r0, [r7, #4]
 800502a:	f008 fc55 	bl	800d8d8 <HAL_PCD_DataOutStageCallback>
 800502e:	e005      	b.n	800503c <PCD_EP_OutXfrComplete_int+0x8c>
  else
  {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
    HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005030:	683b      	ldr	r3, [r7, #0]
 8005032:	b2db      	uxtb	r3, r3
 8005034:	4619      	mov	r1, r3
 8005036:	6878      	ldr	r0, [r7, #4]
 8005038:	f008 fc4e 	bl	800d8d8 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 800503c:	2300      	movs	r3, #0
}
 800503e:	4618      	mov	r0, r3
 8005040:	3718      	adds	r7, #24
 8005042:	46bd      	mov	sp, r7
 8005044:	bd80      	pop	{r7, pc}
 8005046:	bf00      	nop
 8005048:	4f54310a 	.word	0x4f54310a

0800504c <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800504c:	b580      	push	{r7, lr}
 800504e:	b086      	sub	sp, #24
 8005050:	af00      	add	r7, sp, #0
 8005052:	6078      	str	r0, [r7, #4]
 8005054:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800505c:	697b      	ldr	r3, [r7, #20]
 800505e:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8005060:	697b      	ldr	r3, [r7, #20]
 8005062:	333c      	adds	r3, #60	@ 0x3c
 8005064:	3304      	adds	r3, #4
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800506a:	683b      	ldr	r3, [r7, #0]
 800506c:	015a      	lsls	r2, r3, #5
 800506e:	693b      	ldr	r3, [r7, #16]
 8005070:	4413      	add	r3, r2
 8005072:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005076:	689b      	ldr	r3, [r3, #8]
 8005078:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	4a0c      	ldr	r2, [pc, #48]	@ (80050b0 <PCD_EP_OutSetupPacket_int+0x64>)
 800507e:	4293      	cmp	r3, r2
 8005080:	d90e      	bls.n	80050a0 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8005082:	68bb      	ldr	r3, [r7, #8]
 8005084:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005088:	2b00      	cmp	r3, #0
 800508a:	d009      	beq.n	80050a0 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800508c:	683b      	ldr	r3, [r7, #0]
 800508e:	015a      	lsls	r2, r3, #5
 8005090:	693b      	ldr	r3, [r7, #16]
 8005092:	4413      	add	r3, r2
 8005094:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005098:	461a      	mov	r2, r3
 800509a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800509e:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 80050a0:	6878      	ldr	r0, [r7, #4]
 80050a2:	f008 fc07 	bl	800d8b4 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  return HAL_OK;
 80050a6:	2300      	movs	r3, #0
}
 80050a8:	4618      	mov	r0, r3
 80050aa:	3718      	adds	r7, #24
 80050ac:	46bd      	mov	sp, r7
 80050ae:	bd80      	pop	{r7, pc}
 80050b0:	4f54300a 	.word	0x4f54300a

080050b4 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 80050b4:	b480      	push	{r7}
 80050b6:	b085      	sub	sp, #20
 80050b8:	af00      	add	r7, sp, #0
 80050ba:	6078      	str	r0, [r7, #4]
 80050bc:	460b      	mov	r3, r1
 80050be:	70fb      	strb	r3, [r7, #3]
 80050c0:	4613      	mov	r3, r2
 80050c2:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050ca:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 80050cc:	78fb      	ldrb	r3, [r7, #3]
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	d107      	bne.n	80050e2 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 80050d2:	883b      	ldrh	r3, [r7, #0]
 80050d4:	0419      	lsls	r1, r3, #16
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	68ba      	ldr	r2, [r7, #8]
 80050dc:	430a      	orrs	r2, r1
 80050de:	629a      	str	r2, [r3, #40]	@ 0x28
 80050e0:	e028      	b.n	8005134 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80050e8:	0c1b      	lsrs	r3, r3, #16
 80050ea:	68ba      	ldr	r2, [r7, #8]
 80050ec:	4413      	add	r3, r2
 80050ee:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80050f0:	2300      	movs	r3, #0
 80050f2:	73fb      	strb	r3, [r7, #15]
 80050f4:	e00d      	b.n	8005112 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	681a      	ldr	r2, [r3, #0]
 80050fa:	7bfb      	ldrb	r3, [r7, #15]
 80050fc:	3340      	adds	r3, #64	@ 0x40
 80050fe:	009b      	lsls	r3, r3, #2
 8005100:	4413      	add	r3, r2
 8005102:	685b      	ldr	r3, [r3, #4]
 8005104:	0c1b      	lsrs	r3, r3, #16
 8005106:	68ba      	ldr	r2, [r7, #8]
 8005108:	4413      	add	r3, r2
 800510a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800510c:	7bfb      	ldrb	r3, [r7, #15]
 800510e:	3301      	adds	r3, #1
 8005110:	73fb      	strb	r3, [r7, #15]
 8005112:	7bfa      	ldrb	r2, [r7, #15]
 8005114:	78fb      	ldrb	r3, [r7, #3]
 8005116:	3b01      	subs	r3, #1
 8005118:	429a      	cmp	r2, r3
 800511a:	d3ec      	bcc.n	80050f6 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 800511c:	883b      	ldrh	r3, [r7, #0]
 800511e:	0418      	lsls	r0, r3, #16
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	6819      	ldr	r1, [r3, #0]
 8005124:	78fb      	ldrb	r3, [r7, #3]
 8005126:	3b01      	subs	r3, #1
 8005128:	68ba      	ldr	r2, [r7, #8]
 800512a:	4302      	orrs	r2, r0
 800512c:	3340      	adds	r3, #64	@ 0x40
 800512e:	009b      	lsls	r3, r3, #2
 8005130:	440b      	add	r3, r1
 8005132:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8005134:	2300      	movs	r3, #0
}
 8005136:	4618      	mov	r0, r3
 8005138:	3714      	adds	r7, #20
 800513a:	46bd      	mov	sp, r7
 800513c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005140:	4770      	bx	lr

08005142 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8005142:	b480      	push	{r7}
 8005144:	b083      	sub	sp, #12
 8005146:	af00      	add	r7, sp, #0
 8005148:	6078      	str	r0, [r7, #4]
 800514a:	460b      	mov	r3, r1
 800514c:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	887a      	ldrh	r2, [r7, #2]
 8005154:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8005156:	2300      	movs	r3, #0
}
 8005158:	4618      	mov	r0, r3
 800515a:	370c      	adds	r7, #12
 800515c:	46bd      	mov	sp, r7
 800515e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005162:	4770      	bx	lr

08005164 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8005164:	b480      	push	{r7}
 8005166:	b085      	sub	sp, #20
 8005168:	af00      	add	r7, sp, #0
 800516a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	2201      	movs	r2, #1
 8005176:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	2200      	movs	r2, #0
 800517e:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	699b      	ldr	r3, [r3, #24]
 8005186:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005192:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005196:	f043 0303 	orr.w	r3, r3, #3
 800519a:	68fa      	ldr	r2, [r7, #12]
 800519c:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 800519e:	2300      	movs	r3, #0
}
 80051a0:	4618      	mov	r0, r3
 80051a2:	3714      	adds	r7, #20
 80051a4:	46bd      	mov	sp, r7
 80051a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051aa:	4770      	bx	lr

080051ac <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80051ac:	b480      	push	{r7}
 80051ae:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80051b0:	4b05      	ldr	r3, [pc, #20]	@ (80051c8 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	4a04      	ldr	r2, [pc, #16]	@ (80051c8 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80051b6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80051ba:	6013      	str	r3, [r2, #0]
}
 80051bc:	bf00      	nop
 80051be:	46bd      	mov	sp, r7
 80051c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051c4:	4770      	bx	lr
 80051c6:	bf00      	nop
 80051c8:	40007000 	.word	0x40007000

080051cc <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80051cc:	b480      	push	{r7}
 80051ce:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80051d0:	4b04      	ldr	r3, [pc, #16]	@ (80051e4 <HAL_PWREx_GetVoltageRange+0x18>)
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 80051d8:	4618      	mov	r0, r3
 80051da:	46bd      	mov	sp, r7
 80051dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051e0:	4770      	bx	lr
 80051e2:	bf00      	nop
 80051e4:	40007000 	.word	0x40007000

080051e8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80051e8:	b480      	push	{r7}
 80051ea:	b085      	sub	sp, #20
 80051ec:	af00      	add	r7, sp, #0
 80051ee:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80051f6:	d130      	bne.n	800525a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80051f8:	4b23      	ldr	r3, [pc, #140]	@ (8005288 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8005200:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005204:	d038      	beq.n	8005278 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005206:	4b20      	ldr	r3, [pc, #128]	@ (8005288 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800520e:	4a1e      	ldr	r2, [pc, #120]	@ (8005288 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005210:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005214:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005216:	4b1d      	ldr	r3, [pc, #116]	@ (800528c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	2232      	movs	r2, #50	@ 0x32
 800521c:	fb02 f303 	mul.w	r3, r2, r3
 8005220:	4a1b      	ldr	r2, [pc, #108]	@ (8005290 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8005222:	fba2 2303 	umull	r2, r3, r2, r3
 8005226:	0c9b      	lsrs	r3, r3, #18
 8005228:	3301      	adds	r3, #1
 800522a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800522c:	e002      	b.n	8005234 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	3b01      	subs	r3, #1
 8005232:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005234:	4b14      	ldr	r3, [pc, #80]	@ (8005288 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005236:	695b      	ldr	r3, [r3, #20]
 8005238:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800523c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005240:	d102      	bne.n	8005248 <HAL_PWREx_ControlVoltageScaling+0x60>
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	2b00      	cmp	r3, #0
 8005246:	d1f2      	bne.n	800522e <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005248:	4b0f      	ldr	r3, [pc, #60]	@ (8005288 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800524a:	695b      	ldr	r3, [r3, #20]
 800524c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005250:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005254:	d110      	bne.n	8005278 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8005256:	2303      	movs	r3, #3
 8005258:	e00f      	b.n	800527a <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800525a:	4b0b      	ldr	r3, [pc, #44]	@ (8005288 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8005262:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005266:	d007      	beq.n	8005278 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8005268:	4b07      	ldr	r3, [pc, #28]	@ (8005288 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005270:	4a05      	ldr	r2, [pc, #20]	@ (8005288 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005272:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8005276:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8005278:	2300      	movs	r3, #0
}
 800527a:	4618      	mov	r0, r3
 800527c:	3714      	adds	r7, #20
 800527e:	46bd      	mov	sp, r7
 8005280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005284:	4770      	bx	lr
 8005286:	bf00      	nop
 8005288:	40007000 	.word	0x40007000
 800528c:	20000000 	.word	0x20000000
 8005290:	431bde83 	.word	0x431bde83

08005294 <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 8005294:	b480      	push	{r7}
 8005296:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 8005298:	4b05      	ldr	r3, [pc, #20]	@ (80052b0 <HAL_PWREx_EnableVddUSB+0x1c>)
 800529a:	685b      	ldr	r3, [r3, #4]
 800529c:	4a04      	ldr	r2, [pc, #16]	@ (80052b0 <HAL_PWREx_EnableVddUSB+0x1c>)
 800529e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80052a2:	6053      	str	r3, [r2, #4]
}
 80052a4:	bf00      	nop
 80052a6:	46bd      	mov	sp, r7
 80052a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ac:	4770      	bx	lr
 80052ae:	bf00      	nop
 80052b0:	40007000 	.word	0x40007000

080052b4 <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 80052b4:	b480      	push	{r7}
 80052b6:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 80052b8:	4b05      	ldr	r3, [pc, #20]	@ (80052d0 <HAL_PWREx_EnableVddIO2+0x1c>)
 80052ba:	685b      	ldr	r3, [r3, #4]
 80052bc:	4a04      	ldr	r2, [pc, #16]	@ (80052d0 <HAL_PWREx_EnableVddIO2+0x1c>)
 80052be:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80052c2:	6053      	str	r3, [r2, #4]
}
 80052c4:	bf00      	nop
 80052c6:	46bd      	mov	sp, r7
 80052c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052cc:	4770      	bx	lr
 80052ce:	bf00      	nop
 80052d0:	40007000 	.word	0x40007000

080052d4 <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 80052d4:	b580      	push	{r7, lr}
 80052d6:	b086      	sub	sp, #24
 80052d8:	af02      	add	r7, sp, #8
 80052da:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 80052dc:	f7fd f84a 	bl	8002374 <HAL_GetTick>
 80052e0:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d101      	bne.n	80052ec <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 80052e8:	2301      	movs	r3, #1
 80052ea:	e069      	b.n	80053c0 <HAL_QSPI_Init+0xec>
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }
#endif

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80052f2:	b2db      	uxtb	r3, r3
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d10b      	bne.n	8005310 <HAL_QSPI_Init+0x3c>
  {
    /* Allocate lock resource and initialize it */
    hqspi->Lock = HAL_UNLOCKED;
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	2200      	movs	r2, #0
 80052fc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 8005300:	6878      	ldr	r0, [r7, #4]
 8005302:	f7fc fc6b 	bl	8001bdc <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 8005306:	f241 3188 	movw	r1, #5000	@ 0x1388
 800530a:	6878      	ldr	r0, [r7, #4]
 800530c:	f000 f85e 	bl	80053cc <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	f423 6170 	bic.w	r1, r3, #3840	@ 0xf00
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	689b      	ldr	r3, [r3, #8]
 800531e:	3b01      	subs	r3, #1
 8005320:	021a      	lsls	r2, r3, #8
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	430a      	orrs	r2, r1
 8005328:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800532e:	9300      	str	r3, [sp, #0]
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	2200      	movs	r2, #0
 8005334:	2120      	movs	r1, #32
 8005336:	6878      	ldr	r0, [r7, #4]
 8005338:	f000 f856 	bl	80053e8 <QSPI_WaitFlagStateUntilTimeout>
 800533c:	4603      	mov	r3, r0
 800533e:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 8005340:	7afb      	ldrb	r3, [r7, #11]
 8005342:	2b00      	cmp	r3, #0
 8005344:	d137      	bne.n	80053b6 <HAL_QSPI_Init+0xe2>
  {
    /* Configure QSPI Clock Prescaler and Sample Shift */
#if defined(QUADSPI_CR_DFM)
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8005350:	f023 03d0 	bic.w	r3, r3, #208	@ 0xd0
 8005354:	687a      	ldr	r2, [r7, #4]
 8005356:	6852      	ldr	r2, [r2, #4]
 8005358:	0611      	lsls	r1, r2, #24
 800535a:	687a      	ldr	r2, [r7, #4]
 800535c:	68d2      	ldr	r2, [r2, #12]
 800535e:	4311      	orrs	r1, r2
 8005360:	687a      	ldr	r2, [r7, #4]
 8005362:	69d2      	ldr	r2, [r2, #28]
 8005364:	4311      	orrs	r1, r2
 8005366:	687a      	ldr	r2, [r7, #4]
 8005368:	6a12      	ldr	r2, [r2, #32]
 800536a:	4311      	orrs	r1, r2
 800536c:	687a      	ldr	r2, [r7, #4]
 800536e:	6812      	ldr	r2, [r2, #0]
 8005370:	430b      	orrs	r3, r1
 8005372:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting));
#endif

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	685a      	ldr	r2, [r3, #4]
 800537a:	4b13      	ldr	r3, [pc, #76]	@ (80053c8 <HAL_QSPI_Init+0xf4>)
 800537c:	4013      	ands	r3, r2
 800537e:	687a      	ldr	r2, [r7, #4]
 8005380:	6912      	ldr	r2, [r2, #16]
 8005382:	0411      	lsls	r1, r2, #16
 8005384:	687a      	ldr	r2, [r7, #4]
 8005386:	6952      	ldr	r2, [r2, #20]
 8005388:	4311      	orrs	r1, r2
 800538a:	687a      	ldr	r2, [r7, #4]
 800538c:	6992      	ldr	r2, [r2, #24]
 800538e:	4311      	orrs	r1, r2
 8005390:	687a      	ldr	r2, [r7, #4]
 8005392:	6812      	ldr	r2, [r2, #0]
 8005394:	430b      	orrs	r3, r1
 8005396:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	681a      	ldr	r2, [r3, #0]
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	f042 0201 	orr.w	r2, r2, #1
 80053a6:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	2200      	movs	r2, #0
 80053ac:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	2201      	movs	r2, #1
 80053b2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	2200      	movs	r2, #0
 80053ba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Return function status */
  return status;
 80053be:	7afb      	ldrb	r3, [r7, #11]
}
 80053c0:	4618      	mov	r0, r3
 80053c2:	3710      	adds	r7, #16
 80053c4:	46bd      	mov	sp, r7
 80053c6:	bd80      	pop	{r7, pc}
 80053c8:	ffe0f8fe 	.word	0xffe0f8fe

080053cc <HAL_QSPI_SetTimeout>:
  * @param  hqspi QSPI handle.
  * @param  Timeout Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 80053cc:	b480      	push	{r7}
 80053ce:	b083      	sub	sp, #12
 80053d0:	af00      	add	r7, sp, #0
 80053d2:	6078      	str	r0, [r7, #4]
 80053d4:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	683a      	ldr	r2, [r7, #0]
 80053da:	649a      	str	r2, [r3, #72]	@ 0x48
}
 80053dc:	bf00      	nop
 80053de:	370c      	adds	r7, #12
 80053e0:	46bd      	mov	sp, r7
 80053e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053e6:	4770      	bx	lr

080053e8 <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 80053e8:	b580      	push	{r7, lr}
 80053ea:	b084      	sub	sp, #16
 80053ec:	af00      	add	r7, sp, #0
 80053ee:	60f8      	str	r0, [r7, #12]
 80053f0:	60b9      	str	r1, [r7, #8]
 80053f2:	603b      	str	r3, [r7, #0]
 80053f4:	4613      	mov	r3, r2
 80053f6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 80053f8:	e01a      	b.n	8005430 <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80053fa:	69bb      	ldr	r3, [r7, #24]
 80053fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005400:	d016      	beq.n	8005430 <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005402:	f7fc ffb7 	bl	8002374 <HAL_GetTick>
 8005406:	4602      	mov	r2, r0
 8005408:	683b      	ldr	r3, [r7, #0]
 800540a:	1ad3      	subs	r3, r2, r3
 800540c:	69ba      	ldr	r2, [r7, #24]
 800540e:	429a      	cmp	r2, r3
 8005410:	d302      	bcc.n	8005418 <QSPI_WaitFlagStateUntilTimeout+0x30>
 8005412:	69bb      	ldr	r3, [r7, #24]
 8005414:	2b00      	cmp	r3, #0
 8005416:	d10b      	bne.n	8005430 <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	2204      	movs	r2, #4
 800541c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005424:	f043 0201 	orr.w	r2, r3, #1
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	645a      	str	r2, [r3, #68]	@ 0x44

        return HAL_ERROR;
 800542c:	2301      	movs	r3, #1
 800542e:	e00e      	b.n	800544e <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	689a      	ldr	r2, [r3, #8]
 8005436:	68bb      	ldr	r3, [r7, #8]
 8005438:	4013      	ands	r3, r2
 800543a:	2b00      	cmp	r3, #0
 800543c:	bf14      	ite	ne
 800543e:	2301      	movne	r3, #1
 8005440:	2300      	moveq	r3, #0
 8005442:	b2db      	uxtb	r3, r3
 8005444:	461a      	mov	r2, r3
 8005446:	79fb      	ldrb	r3, [r7, #7]
 8005448:	429a      	cmp	r2, r3
 800544a:	d1d6      	bne.n	80053fa <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800544c:	2300      	movs	r3, #0
}
 800544e:	4618      	mov	r0, r3
 8005450:	3710      	adds	r7, #16
 8005452:	46bd      	mov	sp, r7
 8005454:	bd80      	pop	{r7, pc}
	...

08005458 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005458:	b580      	push	{r7, lr}
 800545a:	b088      	sub	sp, #32
 800545c:	af00      	add	r7, sp, #0
 800545e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	2b00      	cmp	r3, #0
 8005464:	d102      	bne.n	800546c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8005466:	2301      	movs	r3, #1
 8005468:	f000 bc08 	b.w	8005c7c <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800546c:	4b96      	ldr	r3, [pc, #600]	@ (80056c8 <HAL_RCC_OscConfig+0x270>)
 800546e:	689b      	ldr	r3, [r3, #8]
 8005470:	f003 030c 	and.w	r3, r3, #12
 8005474:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005476:	4b94      	ldr	r3, [pc, #592]	@ (80056c8 <HAL_RCC_OscConfig+0x270>)
 8005478:	68db      	ldr	r3, [r3, #12]
 800547a:	f003 0303 	and.w	r3, r3, #3
 800547e:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	f003 0310 	and.w	r3, r3, #16
 8005488:	2b00      	cmp	r3, #0
 800548a:	f000 80e4 	beq.w	8005656 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800548e:	69bb      	ldr	r3, [r7, #24]
 8005490:	2b00      	cmp	r3, #0
 8005492:	d007      	beq.n	80054a4 <HAL_RCC_OscConfig+0x4c>
 8005494:	69bb      	ldr	r3, [r7, #24]
 8005496:	2b0c      	cmp	r3, #12
 8005498:	f040 808b 	bne.w	80055b2 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800549c:	697b      	ldr	r3, [r7, #20]
 800549e:	2b01      	cmp	r3, #1
 80054a0:	f040 8087 	bne.w	80055b2 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80054a4:	4b88      	ldr	r3, [pc, #544]	@ (80056c8 <HAL_RCC_OscConfig+0x270>)
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	f003 0302 	and.w	r3, r3, #2
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	d005      	beq.n	80054bc <HAL_RCC_OscConfig+0x64>
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	699b      	ldr	r3, [r3, #24]
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	d101      	bne.n	80054bc <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 80054b8:	2301      	movs	r3, #1
 80054ba:	e3df      	b.n	8005c7c <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	6a1a      	ldr	r2, [r3, #32]
 80054c0:	4b81      	ldr	r3, [pc, #516]	@ (80056c8 <HAL_RCC_OscConfig+0x270>)
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	f003 0308 	and.w	r3, r3, #8
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	d004      	beq.n	80054d6 <HAL_RCC_OscConfig+0x7e>
 80054cc:	4b7e      	ldr	r3, [pc, #504]	@ (80056c8 <HAL_RCC_OscConfig+0x270>)
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80054d4:	e005      	b.n	80054e2 <HAL_RCC_OscConfig+0x8a>
 80054d6:	4b7c      	ldr	r3, [pc, #496]	@ (80056c8 <HAL_RCC_OscConfig+0x270>)
 80054d8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80054dc:	091b      	lsrs	r3, r3, #4
 80054de:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80054e2:	4293      	cmp	r3, r2
 80054e4:	d223      	bcs.n	800552e <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	6a1b      	ldr	r3, [r3, #32]
 80054ea:	4618      	mov	r0, r3
 80054ec:	f000 fd92 	bl	8006014 <RCC_SetFlashLatencyFromMSIRange>
 80054f0:	4603      	mov	r3, r0
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d001      	beq.n	80054fa <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 80054f6:	2301      	movs	r3, #1
 80054f8:	e3c0      	b.n	8005c7c <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80054fa:	4b73      	ldr	r3, [pc, #460]	@ (80056c8 <HAL_RCC_OscConfig+0x270>)
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	4a72      	ldr	r2, [pc, #456]	@ (80056c8 <HAL_RCC_OscConfig+0x270>)
 8005500:	f043 0308 	orr.w	r3, r3, #8
 8005504:	6013      	str	r3, [r2, #0]
 8005506:	4b70      	ldr	r3, [pc, #448]	@ (80056c8 <HAL_RCC_OscConfig+0x270>)
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	6a1b      	ldr	r3, [r3, #32]
 8005512:	496d      	ldr	r1, [pc, #436]	@ (80056c8 <HAL_RCC_OscConfig+0x270>)
 8005514:	4313      	orrs	r3, r2
 8005516:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005518:	4b6b      	ldr	r3, [pc, #428]	@ (80056c8 <HAL_RCC_OscConfig+0x270>)
 800551a:	685b      	ldr	r3, [r3, #4]
 800551c:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	69db      	ldr	r3, [r3, #28]
 8005524:	021b      	lsls	r3, r3, #8
 8005526:	4968      	ldr	r1, [pc, #416]	@ (80056c8 <HAL_RCC_OscConfig+0x270>)
 8005528:	4313      	orrs	r3, r2
 800552a:	604b      	str	r3, [r1, #4]
 800552c:	e025      	b.n	800557a <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800552e:	4b66      	ldr	r3, [pc, #408]	@ (80056c8 <HAL_RCC_OscConfig+0x270>)
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	4a65      	ldr	r2, [pc, #404]	@ (80056c8 <HAL_RCC_OscConfig+0x270>)
 8005534:	f043 0308 	orr.w	r3, r3, #8
 8005538:	6013      	str	r3, [r2, #0]
 800553a:	4b63      	ldr	r3, [pc, #396]	@ (80056c8 <HAL_RCC_OscConfig+0x270>)
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	6a1b      	ldr	r3, [r3, #32]
 8005546:	4960      	ldr	r1, [pc, #384]	@ (80056c8 <HAL_RCC_OscConfig+0x270>)
 8005548:	4313      	orrs	r3, r2
 800554a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800554c:	4b5e      	ldr	r3, [pc, #376]	@ (80056c8 <HAL_RCC_OscConfig+0x270>)
 800554e:	685b      	ldr	r3, [r3, #4]
 8005550:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	69db      	ldr	r3, [r3, #28]
 8005558:	021b      	lsls	r3, r3, #8
 800555a:	495b      	ldr	r1, [pc, #364]	@ (80056c8 <HAL_RCC_OscConfig+0x270>)
 800555c:	4313      	orrs	r3, r2
 800555e:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005560:	69bb      	ldr	r3, [r7, #24]
 8005562:	2b00      	cmp	r3, #0
 8005564:	d109      	bne.n	800557a <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	6a1b      	ldr	r3, [r3, #32]
 800556a:	4618      	mov	r0, r3
 800556c:	f000 fd52 	bl	8006014 <RCC_SetFlashLatencyFromMSIRange>
 8005570:	4603      	mov	r3, r0
 8005572:	2b00      	cmp	r3, #0
 8005574:	d001      	beq.n	800557a <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8005576:	2301      	movs	r3, #1
 8005578:	e380      	b.n	8005c7c <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800557a:	f000 fc87 	bl	8005e8c <HAL_RCC_GetSysClockFreq>
 800557e:	4602      	mov	r2, r0
 8005580:	4b51      	ldr	r3, [pc, #324]	@ (80056c8 <HAL_RCC_OscConfig+0x270>)
 8005582:	689b      	ldr	r3, [r3, #8]
 8005584:	091b      	lsrs	r3, r3, #4
 8005586:	f003 030f 	and.w	r3, r3, #15
 800558a:	4950      	ldr	r1, [pc, #320]	@ (80056cc <HAL_RCC_OscConfig+0x274>)
 800558c:	5ccb      	ldrb	r3, [r1, r3]
 800558e:	f003 031f 	and.w	r3, r3, #31
 8005592:	fa22 f303 	lsr.w	r3, r2, r3
 8005596:	4a4e      	ldr	r2, [pc, #312]	@ (80056d0 <HAL_RCC_OscConfig+0x278>)
 8005598:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800559a:	4b4e      	ldr	r3, [pc, #312]	@ (80056d4 <HAL_RCC_OscConfig+0x27c>)
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	4618      	mov	r0, r3
 80055a0:	f7fc fe98 	bl	80022d4 <HAL_InitTick>
 80055a4:	4603      	mov	r3, r0
 80055a6:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80055a8:	7bfb      	ldrb	r3, [r7, #15]
 80055aa:	2b00      	cmp	r3, #0
 80055ac:	d052      	beq.n	8005654 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 80055ae:	7bfb      	ldrb	r3, [r7, #15]
 80055b0:	e364      	b.n	8005c7c <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	699b      	ldr	r3, [r3, #24]
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d032      	beq.n	8005620 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80055ba:	4b43      	ldr	r3, [pc, #268]	@ (80056c8 <HAL_RCC_OscConfig+0x270>)
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	4a42      	ldr	r2, [pc, #264]	@ (80056c8 <HAL_RCC_OscConfig+0x270>)
 80055c0:	f043 0301 	orr.w	r3, r3, #1
 80055c4:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80055c6:	f7fc fed5 	bl	8002374 <HAL_GetTick>
 80055ca:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80055cc:	e008      	b.n	80055e0 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80055ce:	f7fc fed1 	bl	8002374 <HAL_GetTick>
 80055d2:	4602      	mov	r2, r0
 80055d4:	693b      	ldr	r3, [r7, #16]
 80055d6:	1ad3      	subs	r3, r2, r3
 80055d8:	2b02      	cmp	r3, #2
 80055da:	d901      	bls.n	80055e0 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 80055dc:	2303      	movs	r3, #3
 80055de:	e34d      	b.n	8005c7c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80055e0:	4b39      	ldr	r3, [pc, #228]	@ (80056c8 <HAL_RCC_OscConfig+0x270>)
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	f003 0302 	and.w	r3, r3, #2
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	d0f0      	beq.n	80055ce <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80055ec:	4b36      	ldr	r3, [pc, #216]	@ (80056c8 <HAL_RCC_OscConfig+0x270>)
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	4a35      	ldr	r2, [pc, #212]	@ (80056c8 <HAL_RCC_OscConfig+0x270>)
 80055f2:	f043 0308 	orr.w	r3, r3, #8
 80055f6:	6013      	str	r3, [r2, #0]
 80055f8:	4b33      	ldr	r3, [pc, #204]	@ (80056c8 <HAL_RCC_OscConfig+0x270>)
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	6a1b      	ldr	r3, [r3, #32]
 8005604:	4930      	ldr	r1, [pc, #192]	@ (80056c8 <HAL_RCC_OscConfig+0x270>)
 8005606:	4313      	orrs	r3, r2
 8005608:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800560a:	4b2f      	ldr	r3, [pc, #188]	@ (80056c8 <HAL_RCC_OscConfig+0x270>)
 800560c:	685b      	ldr	r3, [r3, #4]
 800560e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	69db      	ldr	r3, [r3, #28]
 8005616:	021b      	lsls	r3, r3, #8
 8005618:	492b      	ldr	r1, [pc, #172]	@ (80056c8 <HAL_RCC_OscConfig+0x270>)
 800561a:	4313      	orrs	r3, r2
 800561c:	604b      	str	r3, [r1, #4]
 800561e:	e01a      	b.n	8005656 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8005620:	4b29      	ldr	r3, [pc, #164]	@ (80056c8 <HAL_RCC_OscConfig+0x270>)
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	4a28      	ldr	r2, [pc, #160]	@ (80056c8 <HAL_RCC_OscConfig+0x270>)
 8005626:	f023 0301 	bic.w	r3, r3, #1
 800562a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800562c:	f7fc fea2 	bl	8002374 <HAL_GetTick>
 8005630:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8005632:	e008      	b.n	8005646 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005634:	f7fc fe9e 	bl	8002374 <HAL_GetTick>
 8005638:	4602      	mov	r2, r0
 800563a:	693b      	ldr	r3, [r7, #16]
 800563c:	1ad3      	subs	r3, r2, r3
 800563e:	2b02      	cmp	r3, #2
 8005640:	d901      	bls.n	8005646 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8005642:	2303      	movs	r3, #3
 8005644:	e31a      	b.n	8005c7c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8005646:	4b20      	ldr	r3, [pc, #128]	@ (80056c8 <HAL_RCC_OscConfig+0x270>)
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	f003 0302 	and.w	r3, r3, #2
 800564e:	2b00      	cmp	r3, #0
 8005650:	d1f0      	bne.n	8005634 <HAL_RCC_OscConfig+0x1dc>
 8005652:	e000      	b.n	8005656 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8005654:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	f003 0301 	and.w	r3, r3, #1
 800565e:	2b00      	cmp	r3, #0
 8005660:	d073      	beq.n	800574a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8005662:	69bb      	ldr	r3, [r7, #24]
 8005664:	2b08      	cmp	r3, #8
 8005666:	d005      	beq.n	8005674 <HAL_RCC_OscConfig+0x21c>
 8005668:	69bb      	ldr	r3, [r7, #24]
 800566a:	2b0c      	cmp	r3, #12
 800566c:	d10e      	bne.n	800568c <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800566e:	697b      	ldr	r3, [r7, #20]
 8005670:	2b03      	cmp	r3, #3
 8005672:	d10b      	bne.n	800568c <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005674:	4b14      	ldr	r3, [pc, #80]	@ (80056c8 <HAL_RCC_OscConfig+0x270>)
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800567c:	2b00      	cmp	r3, #0
 800567e:	d063      	beq.n	8005748 <HAL_RCC_OscConfig+0x2f0>
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	685b      	ldr	r3, [r3, #4]
 8005684:	2b00      	cmp	r3, #0
 8005686:	d15f      	bne.n	8005748 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8005688:	2301      	movs	r3, #1
 800568a:	e2f7      	b.n	8005c7c <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	685b      	ldr	r3, [r3, #4]
 8005690:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005694:	d106      	bne.n	80056a4 <HAL_RCC_OscConfig+0x24c>
 8005696:	4b0c      	ldr	r3, [pc, #48]	@ (80056c8 <HAL_RCC_OscConfig+0x270>)
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	4a0b      	ldr	r2, [pc, #44]	@ (80056c8 <HAL_RCC_OscConfig+0x270>)
 800569c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80056a0:	6013      	str	r3, [r2, #0]
 80056a2:	e025      	b.n	80056f0 <HAL_RCC_OscConfig+0x298>
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	685b      	ldr	r3, [r3, #4]
 80056a8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80056ac:	d114      	bne.n	80056d8 <HAL_RCC_OscConfig+0x280>
 80056ae:	4b06      	ldr	r3, [pc, #24]	@ (80056c8 <HAL_RCC_OscConfig+0x270>)
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	4a05      	ldr	r2, [pc, #20]	@ (80056c8 <HAL_RCC_OscConfig+0x270>)
 80056b4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80056b8:	6013      	str	r3, [r2, #0]
 80056ba:	4b03      	ldr	r3, [pc, #12]	@ (80056c8 <HAL_RCC_OscConfig+0x270>)
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	4a02      	ldr	r2, [pc, #8]	@ (80056c8 <HAL_RCC_OscConfig+0x270>)
 80056c0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80056c4:	6013      	str	r3, [r2, #0]
 80056c6:	e013      	b.n	80056f0 <HAL_RCC_OscConfig+0x298>
 80056c8:	40021000 	.word	0x40021000
 80056cc:	0800efb8 	.word	0x0800efb8
 80056d0:	20000000 	.word	0x20000000
 80056d4:	20000004 	.word	0x20000004
 80056d8:	4ba0      	ldr	r3, [pc, #640]	@ (800595c <HAL_RCC_OscConfig+0x504>)
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	4a9f      	ldr	r2, [pc, #636]	@ (800595c <HAL_RCC_OscConfig+0x504>)
 80056de:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80056e2:	6013      	str	r3, [r2, #0]
 80056e4:	4b9d      	ldr	r3, [pc, #628]	@ (800595c <HAL_RCC_OscConfig+0x504>)
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	4a9c      	ldr	r2, [pc, #624]	@ (800595c <HAL_RCC_OscConfig+0x504>)
 80056ea:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80056ee:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	685b      	ldr	r3, [r3, #4]
 80056f4:	2b00      	cmp	r3, #0
 80056f6:	d013      	beq.n	8005720 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80056f8:	f7fc fe3c 	bl	8002374 <HAL_GetTick>
 80056fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80056fe:	e008      	b.n	8005712 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005700:	f7fc fe38 	bl	8002374 <HAL_GetTick>
 8005704:	4602      	mov	r2, r0
 8005706:	693b      	ldr	r3, [r7, #16]
 8005708:	1ad3      	subs	r3, r2, r3
 800570a:	2b64      	cmp	r3, #100	@ 0x64
 800570c:	d901      	bls.n	8005712 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800570e:	2303      	movs	r3, #3
 8005710:	e2b4      	b.n	8005c7c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005712:	4b92      	ldr	r3, [pc, #584]	@ (800595c <HAL_RCC_OscConfig+0x504>)
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800571a:	2b00      	cmp	r3, #0
 800571c:	d0f0      	beq.n	8005700 <HAL_RCC_OscConfig+0x2a8>
 800571e:	e014      	b.n	800574a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005720:	f7fc fe28 	bl	8002374 <HAL_GetTick>
 8005724:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005726:	e008      	b.n	800573a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005728:	f7fc fe24 	bl	8002374 <HAL_GetTick>
 800572c:	4602      	mov	r2, r0
 800572e:	693b      	ldr	r3, [r7, #16]
 8005730:	1ad3      	subs	r3, r2, r3
 8005732:	2b64      	cmp	r3, #100	@ 0x64
 8005734:	d901      	bls.n	800573a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8005736:	2303      	movs	r3, #3
 8005738:	e2a0      	b.n	8005c7c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800573a:	4b88      	ldr	r3, [pc, #544]	@ (800595c <HAL_RCC_OscConfig+0x504>)
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005742:	2b00      	cmp	r3, #0
 8005744:	d1f0      	bne.n	8005728 <HAL_RCC_OscConfig+0x2d0>
 8005746:	e000      	b.n	800574a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005748:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	f003 0302 	and.w	r3, r3, #2
 8005752:	2b00      	cmp	r3, #0
 8005754:	d060      	beq.n	8005818 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8005756:	69bb      	ldr	r3, [r7, #24]
 8005758:	2b04      	cmp	r3, #4
 800575a:	d005      	beq.n	8005768 <HAL_RCC_OscConfig+0x310>
 800575c:	69bb      	ldr	r3, [r7, #24]
 800575e:	2b0c      	cmp	r3, #12
 8005760:	d119      	bne.n	8005796 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8005762:	697b      	ldr	r3, [r7, #20]
 8005764:	2b02      	cmp	r3, #2
 8005766:	d116      	bne.n	8005796 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005768:	4b7c      	ldr	r3, [pc, #496]	@ (800595c <HAL_RCC_OscConfig+0x504>)
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005770:	2b00      	cmp	r3, #0
 8005772:	d005      	beq.n	8005780 <HAL_RCC_OscConfig+0x328>
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	68db      	ldr	r3, [r3, #12]
 8005778:	2b00      	cmp	r3, #0
 800577a:	d101      	bne.n	8005780 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 800577c:	2301      	movs	r3, #1
 800577e:	e27d      	b.n	8005c7c <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005780:	4b76      	ldr	r3, [pc, #472]	@ (800595c <HAL_RCC_OscConfig+0x504>)
 8005782:	685b      	ldr	r3, [r3, #4]
 8005784:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	691b      	ldr	r3, [r3, #16]
 800578c:	061b      	lsls	r3, r3, #24
 800578e:	4973      	ldr	r1, [pc, #460]	@ (800595c <HAL_RCC_OscConfig+0x504>)
 8005790:	4313      	orrs	r3, r2
 8005792:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005794:	e040      	b.n	8005818 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	68db      	ldr	r3, [r3, #12]
 800579a:	2b00      	cmp	r3, #0
 800579c:	d023      	beq.n	80057e6 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800579e:	4b6f      	ldr	r3, [pc, #444]	@ (800595c <HAL_RCC_OscConfig+0x504>)
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	4a6e      	ldr	r2, [pc, #440]	@ (800595c <HAL_RCC_OscConfig+0x504>)
 80057a4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80057a8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80057aa:	f7fc fde3 	bl	8002374 <HAL_GetTick>
 80057ae:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80057b0:	e008      	b.n	80057c4 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80057b2:	f7fc fddf 	bl	8002374 <HAL_GetTick>
 80057b6:	4602      	mov	r2, r0
 80057b8:	693b      	ldr	r3, [r7, #16]
 80057ba:	1ad3      	subs	r3, r2, r3
 80057bc:	2b02      	cmp	r3, #2
 80057be:	d901      	bls.n	80057c4 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80057c0:	2303      	movs	r3, #3
 80057c2:	e25b      	b.n	8005c7c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80057c4:	4b65      	ldr	r3, [pc, #404]	@ (800595c <HAL_RCC_OscConfig+0x504>)
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	d0f0      	beq.n	80057b2 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80057d0:	4b62      	ldr	r3, [pc, #392]	@ (800595c <HAL_RCC_OscConfig+0x504>)
 80057d2:	685b      	ldr	r3, [r3, #4]
 80057d4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	691b      	ldr	r3, [r3, #16]
 80057dc:	061b      	lsls	r3, r3, #24
 80057de:	495f      	ldr	r1, [pc, #380]	@ (800595c <HAL_RCC_OscConfig+0x504>)
 80057e0:	4313      	orrs	r3, r2
 80057e2:	604b      	str	r3, [r1, #4]
 80057e4:	e018      	b.n	8005818 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80057e6:	4b5d      	ldr	r3, [pc, #372]	@ (800595c <HAL_RCC_OscConfig+0x504>)
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	4a5c      	ldr	r2, [pc, #368]	@ (800595c <HAL_RCC_OscConfig+0x504>)
 80057ec:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80057f0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80057f2:	f7fc fdbf 	bl	8002374 <HAL_GetTick>
 80057f6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80057f8:	e008      	b.n	800580c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80057fa:	f7fc fdbb 	bl	8002374 <HAL_GetTick>
 80057fe:	4602      	mov	r2, r0
 8005800:	693b      	ldr	r3, [r7, #16]
 8005802:	1ad3      	subs	r3, r2, r3
 8005804:	2b02      	cmp	r3, #2
 8005806:	d901      	bls.n	800580c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8005808:	2303      	movs	r3, #3
 800580a:	e237      	b.n	8005c7c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800580c:	4b53      	ldr	r3, [pc, #332]	@ (800595c <HAL_RCC_OscConfig+0x504>)
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005814:	2b00      	cmp	r3, #0
 8005816:	d1f0      	bne.n	80057fa <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	f003 0308 	and.w	r3, r3, #8
 8005820:	2b00      	cmp	r3, #0
 8005822:	d03c      	beq.n	800589e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	695b      	ldr	r3, [r3, #20]
 8005828:	2b00      	cmp	r3, #0
 800582a:	d01c      	beq.n	8005866 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800582c:	4b4b      	ldr	r3, [pc, #300]	@ (800595c <HAL_RCC_OscConfig+0x504>)
 800582e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005832:	4a4a      	ldr	r2, [pc, #296]	@ (800595c <HAL_RCC_OscConfig+0x504>)
 8005834:	f043 0301 	orr.w	r3, r3, #1
 8005838:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800583c:	f7fc fd9a 	bl	8002374 <HAL_GetTick>
 8005840:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005842:	e008      	b.n	8005856 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005844:	f7fc fd96 	bl	8002374 <HAL_GetTick>
 8005848:	4602      	mov	r2, r0
 800584a:	693b      	ldr	r3, [r7, #16]
 800584c:	1ad3      	subs	r3, r2, r3
 800584e:	2b02      	cmp	r3, #2
 8005850:	d901      	bls.n	8005856 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8005852:	2303      	movs	r3, #3
 8005854:	e212      	b.n	8005c7c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005856:	4b41      	ldr	r3, [pc, #260]	@ (800595c <HAL_RCC_OscConfig+0x504>)
 8005858:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800585c:	f003 0302 	and.w	r3, r3, #2
 8005860:	2b00      	cmp	r3, #0
 8005862:	d0ef      	beq.n	8005844 <HAL_RCC_OscConfig+0x3ec>
 8005864:	e01b      	b.n	800589e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005866:	4b3d      	ldr	r3, [pc, #244]	@ (800595c <HAL_RCC_OscConfig+0x504>)
 8005868:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800586c:	4a3b      	ldr	r2, [pc, #236]	@ (800595c <HAL_RCC_OscConfig+0x504>)
 800586e:	f023 0301 	bic.w	r3, r3, #1
 8005872:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005876:	f7fc fd7d 	bl	8002374 <HAL_GetTick>
 800587a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800587c:	e008      	b.n	8005890 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800587e:	f7fc fd79 	bl	8002374 <HAL_GetTick>
 8005882:	4602      	mov	r2, r0
 8005884:	693b      	ldr	r3, [r7, #16]
 8005886:	1ad3      	subs	r3, r2, r3
 8005888:	2b02      	cmp	r3, #2
 800588a:	d901      	bls.n	8005890 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 800588c:	2303      	movs	r3, #3
 800588e:	e1f5      	b.n	8005c7c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005890:	4b32      	ldr	r3, [pc, #200]	@ (800595c <HAL_RCC_OscConfig+0x504>)
 8005892:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005896:	f003 0302 	and.w	r3, r3, #2
 800589a:	2b00      	cmp	r3, #0
 800589c:	d1ef      	bne.n	800587e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	f003 0304 	and.w	r3, r3, #4
 80058a6:	2b00      	cmp	r3, #0
 80058a8:	f000 80a6 	beq.w	80059f8 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80058ac:	2300      	movs	r3, #0
 80058ae:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80058b0:	4b2a      	ldr	r3, [pc, #168]	@ (800595c <HAL_RCC_OscConfig+0x504>)
 80058b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80058b4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	d10d      	bne.n	80058d8 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80058bc:	4b27      	ldr	r3, [pc, #156]	@ (800595c <HAL_RCC_OscConfig+0x504>)
 80058be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80058c0:	4a26      	ldr	r2, [pc, #152]	@ (800595c <HAL_RCC_OscConfig+0x504>)
 80058c2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80058c6:	6593      	str	r3, [r2, #88]	@ 0x58
 80058c8:	4b24      	ldr	r3, [pc, #144]	@ (800595c <HAL_RCC_OscConfig+0x504>)
 80058ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80058cc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80058d0:	60bb      	str	r3, [r7, #8]
 80058d2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80058d4:	2301      	movs	r3, #1
 80058d6:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80058d8:	4b21      	ldr	r3, [pc, #132]	@ (8005960 <HAL_RCC_OscConfig+0x508>)
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	d118      	bne.n	8005916 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80058e4:	4b1e      	ldr	r3, [pc, #120]	@ (8005960 <HAL_RCC_OscConfig+0x508>)
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	4a1d      	ldr	r2, [pc, #116]	@ (8005960 <HAL_RCC_OscConfig+0x508>)
 80058ea:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80058ee:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80058f0:	f7fc fd40 	bl	8002374 <HAL_GetTick>
 80058f4:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80058f6:	e008      	b.n	800590a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80058f8:	f7fc fd3c 	bl	8002374 <HAL_GetTick>
 80058fc:	4602      	mov	r2, r0
 80058fe:	693b      	ldr	r3, [r7, #16]
 8005900:	1ad3      	subs	r3, r2, r3
 8005902:	2b02      	cmp	r3, #2
 8005904:	d901      	bls.n	800590a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8005906:	2303      	movs	r3, #3
 8005908:	e1b8      	b.n	8005c7c <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800590a:	4b15      	ldr	r3, [pc, #84]	@ (8005960 <HAL_RCC_OscConfig+0x508>)
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005912:	2b00      	cmp	r3, #0
 8005914:	d0f0      	beq.n	80058f8 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	689b      	ldr	r3, [r3, #8]
 800591a:	2b01      	cmp	r3, #1
 800591c:	d108      	bne.n	8005930 <HAL_RCC_OscConfig+0x4d8>
 800591e:	4b0f      	ldr	r3, [pc, #60]	@ (800595c <HAL_RCC_OscConfig+0x504>)
 8005920:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005924:	4a0d      	ldr	r2, [pc, #52]	@ (800595c <HAL_RCC_OscConfig+0x504>)
 8005926:	f043 0301 	orr.w	r3, r3, #1
 800592a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800592e:	e029      	b.n	8005984 <HAL_RCC_OscConfig+0x52c>
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	689b      	ldr	r3, [r3, #8]
 8005934:	2b05      	cmp	r3, #5
 8005936:	d115      	bne.n	8005964 <HAL_RCC_OscConfig+0x50c>
 8005938:	4b08      	ldr	r3, [pc, #32]	@ (800595c <HAL_RCC_OscConfig+0x504>)
 800593a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800593e:	4a07      	ldr	r2, [pc, #28]	@ (800595c <HAL_RCC_OscConfig+0x504>)
 8005940:	f043 0304 	orr.w	r3, r3, #4
 8005944:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005948:	4b04      	ldr	r3, [pc, #16]	@ (800595c <HAL_RCC_OscConfig+0x504>)
 800594a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800594e:	4a03      	ldr	r2, [pc, #12]	@ (800595c <HAL_RCC_OscConfig+0x504>)
 8005950:	f043 0301 	orr.w	r3, r3, #1
 8005954:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005958:	e014      	b.n	8005984 <HAL_RCC_OscConfig+0x52c>
 800595a:	bf00      	nop
 800595c:	40021000 	.word	0x40021000
 8005960:	40007000 	.word	0x40007000
 8005964:	4b9d      	ldr	r3, [pc, #628]	@ (8005bdc <HAL_RCC_OscConfig+0x784>)
 8005966:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800596a:	4a9c      	ldr	r2, [pc, #624]	@ (8005bdc <HAL_RCC_OscConfig+0x784>)
 800596c:	f023 0301 	bic.w	r3, r3, #1
 8005970:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005974:	4b99      	ldr	r3, [pc, #612]	@ (8005bdc <HAL_RCC_OscConfig+0x784>)
 8005976:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800597a:	4a98      	ldr	r2, [pc, #608]	@ (8005bdc <HAL_RCC_OscConfig+0x784>)
 800597c:	f023 0304 	bic.w	r3, r3, #4
 8005980:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	689b      	ldr	r3, [r3, #8]
 8005988:	2b00      	cmp	r3, #0
 800598a:	d016      	beq.n	80059ba <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800598c:	f7fc fcf2 	bl	8002374 <HAL_GetTick>
 8005990:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005992:	e00a      	b.n	80059aa <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005994:	f7fc fcee 	bl	8002374 <HAL_GetTick>
 8005998:	4602      	mov	r2, r0
 800599a:	693b      	ldr	r3, [r7, #16]
 800599c:	1ad3      	subs	r3, r2, r3
 800599e:	f241 3288 	movw	r2, #5000	@ 0x1388
 80059a2:	4293      	cmp	r3, r2
 80059a4:	d901      	bls.n	80059aa <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80059a6:	2303      	movs	r3, #3
 80059a8:	e168      	b.n	8005c7c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80059aa:	4b8c      	ldr	r3, [pc, #560]	@ (8005bdc <HAL_RCC_OscConfig+0x784>)
 80059ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80059b0:	f003 0302 	and.w	r3, r3, #2
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	d0ed      	beq.n	8005994 <HAL_RCC_OscConfig+0x53c>
 80059b8:	e015      	b.n	80059e6 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80059ba:	f7fc fcdb 	bl	8002374 <HAL_GetTick>
 80059be:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80059c0:	e00a      	b.n	80059d8 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80059c2:	f7fc fcd7 	bl	8002374 <HAL_GetTick>
 80059c6:	4602      	mov	r2, r0
 80059c8:	693b      	ldr	r3, [r7, #16]
 80059ca:	1ad3      	subs	r3, r2, r3
 80059cc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80059d0:	4293      	cmp	r3, r2
 80059d2:	d901      	bls.n	80059d8 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80059d4:	2303      	movs	r3, #3
 80059d6:	e151      	b.n	8005c7c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80059d8:	4b80      	ldr	r3, [pc, #512]	@ (8005bdc <HAL_RCC_OscConfig+0x784>)
 80059da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80059de:	f003 0302 	and.w	r3, r3, #2
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d1ed      	bne.n	80059c2 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80059e6:	7ffb      	ldrb	r3, [r7, #31]
 80059e8:	2b01      	cmp	r3, #1
 80059ea:	d105      	bne.n	80059f8 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80059ec:	4b7b      	ldr	r3, [pc, #492]	@ (8005bdc <HAL_RCC_OscConfig+0x784>)
 80059ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80059f0:	4a7a      	ldr	r2, [pc, #488]	@ (8005bdc <HAL_RCC_OscConfig+0x784>)
 80059f2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80059f6:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	f003 0320 	and.w	r3, r3, #32
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	d03c      	beq.n	8005a7e <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a08:	2b00      	cmp	r3, #0
 8005a0a:	d01c      	beq.n	8005a46 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005a0c:	4b73      	ldr	r3, [pc, #460]	@ (8005bdc <HAL_RCC_OscConfig+0x784>)
 8005a0e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005a12:	4a72      	ldr	r2, [pc, #456]	@ (8005bdc <HAL_RCC_OscConfig+0x784>)
 8005a14:	f043 0301 	orr.w	r3, r3, #1
 8005a18:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005a1c:	f7fc fcaa 	bl	8002374 <HAL_GetTick>
 8005a20:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005a22:	e008      	b.n	8005a36 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005a24:	f7fc fca6 	bl	8002374 <HAL_GetTick>
 8005a28:	4602      	mov	r2, r0
 8005a2a:	693b      	ldr	r3, [r7, #16]
 8005a2c:	1ad3      	subs	r3, r2, r3
 8005a2e:	2b02      	cmp	r3, #2
 8005a30:	d901      	bls.n	8005a36 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8005a32:	2303      	movs	r3, #3
 8005a34:	e122      	b.n	8005c7c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005a36:	4b69      	ldr	r3, [pc, #420]	@ (8005bdc <HAL_RCC_OscConfig+0x784>)
 8005a38:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005a3c:	f003 0302 	and.w	r3, r3, #2
 8005a40:	2b00      	cmp	r3, #0
 8005a42:	d0ef      	beq.n	8005a24 <HAL_RCC_OscConfig+0x5cc>
 8005a44:	e01b      	b.n	8005a7e <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8005a46:	4b65      	ldr	r3, [pc, #404]	@ (8005bdc <HAL_RCC_OscConfig+0x784>)
 8005a48:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005a4c:	4a63      	ldr	r2, [pc, #396]	@ (8005bdc <HAL_RCC_OscConfig+0x784>)
 8005a4e:	f023 0301 	bic.w	r3, r3, #1
 8005a52:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005a56:	f7fc fc8d 	bl	8002374 <HAL_GetTick>
 8005a5a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005a5c:	e008      	b.n	8005a70 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005a5e:	f7fc fc89 	bl	8002374 <HAL_GetTick>
 8005a62:	4602      	mov	r2, r0
 8005a64:	693b      	ldr	r3, [r7, #16]
 8005a66:	1ad3      	subs	r3, r2, r3
 8005a68:	2b02      	cmp	r3, #2
 8005a6a:	d901      	bls.n	8005a70 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8005a6c:	2303      	movs	r3, #3
 8005a6e:	e105      	b.n	8005c7c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005a70:	4b5a      	ldr	r3, [pc, #360]	@ (8005bdc <HAL_RCC_OscConfig+0x784>)
 8005a72:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005a76:	f003 0302 	and.w	r3, r3, #2
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	d1ef      	bne.n	8005a5e <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	f000 80f9 	beq.w	8005c7a <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a8c:	2b02      	cmp	r3, #2
 8005a8e:	f040 80cf 	bne.w	8005c30 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8005a92:	4b52      	ldr	r3, [pc, #328]	@ (8005bdc <HAL_RCC_OscConfig+0x784>)
 8005a94:	68db      	ldr	r3, [r3, #12]
 8005a96:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005a98:	697b      	ldr	r3, [r7, #20]
 8005a9a:	f003 0203 	and.w	r2, r3, #3
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005aa2:	429a      	cmp	r2, r3
 8005aa4:	d12c      	bne.n	8005b00 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005aa6:	697b      	ldr	r3, [r7, #20]
 8005aa8:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ab0:	3b01      	subs	r3, #1
 8005ab2:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005ab4:	429a      	cmp	r2, r3
 8005ab6:	d123      	bne.n	8005b00 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005ab8:	697b      	ldr	r3, [r7, #20]
 8005aba:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005ac2:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005ac4:	429a      	cmp	r2, r3
 8005ac6:	d11b      	bne.n	8005b00 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005ac8:	697b      	ldr	r3, [r7, #20]
 8005aca:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ad2:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005ad4:	429a      	cmp	r2, r3
 8005ad6:	d113      	bne.n	8005b00 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005ad8:	697b      	ldr	r3, [r7, #20]
 8005ada:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ae2:	085b      	lsrs	r3, r3, #1
 8005ae4:	3b01      	subs	r3, #1
 8005ae6:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005ae8:	429a      	cmp	r2, r3
 8005aea:	d109      	bne.n	8005b00 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8005aec:	697b      	ldr	r3, [r7, #20]
 8005aee:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005af6:	085b      	lsrs	r3, r3, #1
 8005af8:	3b01      	subs	r3, #1
 8005afa:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005afc:	429a      	cmp	r2, r3
 8005afe:	d071      	beq.n	8005be4 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005b00:	69bb      	ldr	r3, [r7, #24]
 8005b02:	2b0c      	cmp	r3, #12
 8005b04:	d068      	beq.n	8005bd8 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8005b06:	4b35      	ldr	r3, [pc, #212]	@ (8005bdc <HAL_RCC_OscConfig+0x784>)
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	d105      	bne.n	8005b1e <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8005b12:	4b32      	ldr	r3, [pc, #200]	@ (8005bdc <HAL_RCC_OscConfig+0x784>)
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	d001      	beq.n	8005b22 <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8005b1e:	2301      	movs	r3, #1
 8005b20:	e0ac      	b.n	8005c7c <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8005b22:	4b2e      	ldr	r3, [pc, #184]	@ (8005bdc <HAL_RCC_OscConfig+0x784>)
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	4a2d      	ldr	r2, [pc, #180]	@ (8005bdc <HAL_RCC_OscConfig+0x784>)
 8005b28:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005b2c:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005b2e:	f7fc fc21 	bl	8002374 <HAL_GetTick>
 8005b32:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005b34:	e008      	b.n	8005b48 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005b36:	f7fc fc1d 	bl	8002374 <HAL_GetTick>
 8005b3a:	4602      	mov	r2, r0
 8005b3c:	693b      	ldr	r3, [r7, #16]
 8005b3e:	1ad3      	subs	r3, r2, r3
 8005b40:	2b02      	cmp	r3, #2
 8005b42:	d901      	bls.n	8005b48 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8005b44:	2303      	movs	r3, #3
 8005b46:	e099      	b.n	8005c7c <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005b48:	4b24      	ldr	r3, [pc, #144]	@ (8005bdc <HAL_RCC_OscConfig+0x784>)
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005b50:	2b00      	cmp	r3, #0
 8005b52:	d1f0      	bne.n	8005b36 <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005b54:	4b21      	ldr	r3, [pc, #132]	@ (8005bdc <HAL_RCC_OscConfig+0x784>)
 8005b56:	68da      	ldr	r2, [r3, #12]
 8005b58:	4b21      	ldr	r3, [pc, #132]	@ (8005be0 <HAL_RCC_OscConfig+0x788>)
 8005b5a:	4013      	ands	r3, r2
 8005b5c:	687a      	ldr	r2, [r7, #4]
 8005b5e:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8005b60:	687a      	ldr	r2, [r7, #4]
 8005b62:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8005b64:	3a01      	subs	r2, #1
 8005b66:	0112      	lsls	r2, r2, #4
 8005b68:	4311      	orrs	r1, r2
 8005b6a:	687a      	ldr	r2, [r7, #4]
 8005b6c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8005b6e:	0212      	lsls	r2, r2, #8
 8005b70:	4311      	orrs	r1, r2
 8005b72:	687a      	ldr	r2, [r7, #4]
 8005b74:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8005b76:	0852      	lsrs	r2, r2, #1
 8005b78:	3a01      	subs	r2, #1
 8005b7a:	0552      	lsls	r2, r2, #21
 8005b7c:	4311      	orrs	r1, r2
 8005b7e:	687a      	ldr	r2, [r7, #4]
 8005b80:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8005b82:	0852      	lsrs	r2, r2, #1
 8005b84:	3a01      	subs	r2, #1
 8005b86:	0652      	lsls	r2, r2, #25
 8005b88:	4311      	orrs	r1, r2
 8005b8a:	687a      	ldr	r2, [r7, #4]
 8005b8c:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8005b8e:	06d2      	lsls	r2, r2, #27
 8005b90:	430a      	orrs	r2, r1
 8005b92:	4912      	ldr	r1, [pc, #72]	@ (8005bdc <HAL_RCC_OscConfig+0x784>)
 8005b94:	4313      	orrs	r3, r2
 8005b96:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8005b98:	4b10      	ldr	r3, [pc, #64]	@ (8005bdc <HAL_RCC_OscConfig+0x784>)
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	4a0f      	ldr	r2, [pc, #60]	@ (8005bdc <HAL_RCC_OscConfig+0x784>)
 8005b9e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005ba2:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005ba4:	4b0d      	ldr	r3, [pc, #52]	@ (8005bdc <HAL_RCC_OscConfig+0x784>)
 8005ba6:	68db      	ldr	r3, [r3, #12]
 8005ba8:	4a0c      	ldr	r2, [pc, #48]	@ (8005bdc <HAL_RCC_OscConfig+0x784>)
 8005baa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005bae:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005bb0:	f7fc fbe0 	bl	8002374 <HAL_GetTick>
 8005bb4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005bb6:	e008      	b.n	8005bca <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005bb8:	f7fc fbdc 	bl	8002374 <HAL_GetTick>
 8005bbc:	4602      	mov	r2, r0
 8005bbe:	693b      	ldr	r3, [r7, #16]
 8005bc0:	1ad3      	subs	r3, r2, r3
 8005bc2:	2b02      	cmp	r3, #2
 8005bc4:	d901      	bls.n	8005bca <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8005bc6:	2303      	movs	r3, #3
 8005bc8:	e058      	b.n	8005c7c <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005bca:	4b04      	ldr	r3, [pc, #16]	@ (8005bdc <HAL_RCC_OscConfig+0x784>)
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	d0f0      	beq.n	8005bb8 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005bd6:	e050      	b.n	8005c7a <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8005bd8:	2301      	movs	r3, #1
 8005bda:	e04f      	b.n	8005c7c <HAL_RCC_OscConfig+0x824>
 8005bdc:	40021000 	.word	0x40021000
 8005be0:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005be4:	4b27      	ldr	r3, [pc, #156]	@ (8005c84 <HAL_RCC_OscConfig+0x82c>)
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	d144      	bne.n	8005c7a <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8005bf0:	4b24      	ldr	r3, [pc, #144]	@ (8005c84 <HAL_RCC_OscConfig+0x82c>)
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	4a23      	ldr	r2, [pc, #140]	@ (8005c84 <HAL_RCC_OscConfig+0x82c>)
 8005bf6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005bfa:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005bfc:	4b21      	ldr	r3, [pc, #132]	@ (8005c84 <HAL_RCC_OscConfig+0x82c>)
 8005bfe:	68db      	ldr	r3, [r3, #12]
 8005c00:	4a20      	ldr	r2, [pc, #128]	@ (8005c84 <HAL_RCC_OscConfig+0x82c>)
 8005c02:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005c06:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8005c08:	f7fc fbb4 	bl	8002374 <HAL_GetTick>
 8005c0c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005c0e:	e008      	b.n	8005c22 <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005c10:	f7fc fbb0 	bl	8002374 <HAL_GetTick>
 8005c14:	4602      	mov	r2, r0
 8005c16:	693b      	ldr	r3, [r7, #16]
 8005c18:	1ad3      	subs	r3, r2, r3
 8005c1a:	2b02      	cmp	r3, #2
 8005c1c:	d901      	bls.n	8005c22 <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 8005c1e:	2303      	movs	r3, #3
 8005c20:	e02c      	b.n	8005c7c <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005c22:	4b18      	ldr	r3, [pc, #96]	@ (8005c84 <HAL_RCC_OscConfig+0x82c>)
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005c2a:	2b00      	cmp	r3, #0
 8005c2c:	d0f0      	beq.n	8005c10 <HAL_RCC_OscConfig+0x7b8>
 8005c2e:	e024      	b.n	8005c7a <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005c30:	69bb      	ldr	r3, [r7, #24]
 8005c32:	2b0c      	cmp	r3, #12
 8005c34:	d01f      	beq.n	8005c76 <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005c36:	4b13      	ldr	r3, [pc, #76]	@ (8005c84 <HAL_RCC_OscConfig+0x82c>)
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	4a12      	ldr	r2, [pc, #72]	@ (8005c84 <HAL_RCC_OscConfig+0x82c>)
 8005c3c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005c40:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005c42:	f7fc fb97 	bl	8002374 <HAL_GetTick>
 8005c46:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005c48:	e008      	b.n	8005c5c <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005c4a:	f7fc fb93 	bl	8002374 <HAL_GetTick>
 8005c4e:	4602      	mov	r2, r0
 8005c50:	693b      	ldr	r3, [r7, #16]
 8005c52:	1ad3      	subs	r3, r2, r3
 8005c54:	2b02      	cmp	r3, #2
 8005c56:	d901      	bls.n	8005c5c <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8005c58:	2303      	movs	r3, #3
 8005c5a:	e00f      	b.n	8005c7c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005c5c:	4b09      	ldr	r3, [pc, #36]	@ (8005c84 <HAL_RCC_OscConfig+0x82c>)
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005c64:	2b00      	cmp	r3, #0
 8005c66:	d1f0      	bne.n	8005c4a <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8005c68:	4b06      	ldr	r3, [pc, #24]	@ (8005c84 <HAL_RCC_OscConfig+0x82c>)
 8005c6a:	68da      	ldr	r2, [r3, #12]
 8005c6c:	4905      	ldr	r1, [pc, #20]	@ (8005c84 <HAL_RCC_OscConfig+0x82c>)
 8005c6e:	4b06      	ldr	r3, [pc, #24]	@ (8005c88 <HAL_RCC_OscConfig+0x830>)
 8005c70:	4013      	ands	r3, r2
 8005c72:	60cb      	str	r3, [r1, #12]
 8005c74:	e001      	b.n	8005c7a <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8005c76:	2301      	movs	r3, #1
 8005c78:	e000      	b.n	8005c7c <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 8005c7a:	2300      	movs	r3, #0
}
 8005c7c:	4618      	mov	r0, r3
 8005c7e:	3720      	adds	r7, #32
 8005c80:	46bd      	mov	sp, r7
 8005c82:	bd80      	pop	{r7, pc}
 8005c84:	40021000 	.word	0x40021000
 8005c88:	feeefffc 	.word	0xfeeefffc

08005c8c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005c8c:	b580      	push	{r7, lr}
 8005c8e:	b084      	sub	sp, #16
 8005c90:	af00      	add	r7, sp, #0
 8005c92:	6078      	str	r0, [r7, #4]
 8005c94:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	2b00      	cmp	r3, #0
 8005c9a:	d101      	bne.n	8005ca0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005c9c:	2301      	movs	r3, #1
 8005c9e:	e0e7      	b.n	8005e70 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005ca0:	4b75      	ldr	r3, [pc, #468]	@ (8005e78 <HAL_RCC_ClockConfig+0x1ec>)
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	f003 0307 	and.w	r3, r3, #7
 8005ca8:	683a      	ldr	r2, [r7, #0]
 8005caa:	429a      	cmp	r2, r3
 8005cac:	d910      	bls.n	8005cd0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005cae:	4b72      	ldr	r3, [pc, #456]	@ (8005e78 <HAL_RCC_ClockConfig+0x1ec>)
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	f023 0207 	bic.w	r2, r3, #7
 8005cb6:	4970      	ldr	r1, [pc, #448]	@ (8005e78 <HAL_RCC_ClockConfig+0x1ec>)
 8005cb8:	683b      	ldr	r3, [r7, #0]
 8005cba:	4313      	orrs	r3, r2
 8005cbc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005cbe:	4b6e      	ldr	r3, [pc, #440]	@ (8005e78 <HAL_RCC_ClockConfig+0x1ec>)
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	f003 0307 	and.w	r3, r3, #7
 8005cc6:	683a      	ldr	r2, [r7, #0]
 8005cc8:	429a      	cmp	r2, r3
 8005cca:	d001      	beq.n	8005cd0 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8005ccc:	2301      	movs	r3, #1
 8005cce:	e0cf      	b.n	8005e70 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	f003 0302 	and.w	r3, r3, #2
 8005cd8:	2b00      	cmp	r3, #0
 8005cda:	d010      	beq.n	8005cfe <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	689a      	ldr	r2, [r3, #8]
 8005ce0:	4b66      	ldr	r3, [pc, #408]	@ (8005e7c <HAL_RCC_ClockConfig+0x1f0>)
 8005ce2:	689b      	ldr	r3, [r3, #8]
 8005ce4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005ce8:	429a      	cmp	r2, r3
 8005cea:	d908      	bls.n	8005cfe <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005cec:	4b63      	ldr	r3, [pc, #396]	@ (8005e7c <HAL_RCC_ClockConfig+0x1f0>)
 8005cee:	689b      	ldr	r3, [r3, #8]
 8005cf0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	689b      	ldr	r3, [r3, #8]
 8005cf8:	4960      	ldr	r1, [pc, #384]	@ (8005e7c <HAL_RCC_ClockConfig+0x1f0>)
 8005cfa:	4313      	orrs	r3, r2
 8005cfc:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	f003 0301 	and.w	r3, r3, #1
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	d04c      	beq.n	8005da4 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	685b      	ldr	r3, [r3, #4]
 8005d0e:	2b03      	cmp	r3, #3
 8005d10:	d107      	bne.n	8005d22 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005d12:	4b5a      	ldr	r3, [pc, #360]	@ (8005e7c <HAL_RCC_ClockConfig+0x1f0>)
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	d121      	bne.n	8005d62 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8005d1e:	2301      	movs	r3, #1
 8005d20:	e0a6      	b.n	8005e70 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	685b      	ldr	r3, [r3, #4]
 8005d26:	2b02      	cmp	r3, #2
 8005d28:	d107      	bne.n	8005d3a <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005d2a:	4b54      	ldr	r3, [pc, #336]	@ (8005e7c <HAL_RCC_ClockConfig+0x1f0>)
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005d32:	2b00      	cmp	r3, #0
 8005d34:	d115      	bne.n	8005d62 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8005d36:	2301      	movs	r3, #1
 8005d38:	e09a      	b.n	8005e70 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	685b      	ldr	r3, [r3, #4]
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	d107      	bne.n	8005d52 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005d42:	4b4e      	ldr	r3, [pc, #312]	@ (8005e7c <HAL_RCC_ClockConfig+0x1f0>)
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	f003 0302 	and.w	r3, r3, #2
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	d109      	bne.n	8005d62 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8005d4e:	2301      	movs	r3, #1
 8005d50:	e08e      	b.n	8005e70 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005d52:	4b4a      	ldr	r3, [pc, #296]	@ (8005e7c <HAL_RCC_ClockConfig+0x1f0>)
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	d101      	bne.n	8005d62 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8005d5e:	2301      	movs	r3, #1
 8005d60:	e086      	b.n	8005e70 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005d62:	4b46      	ldr	r3, [pc, #280]	@ (8005e7c <HAL_RCC_ClockConfig+0x1f0>)
 8005d64:	689b      	ldr	r3, [r3, #8]
 8005d66:	f023 0203 	bic.w	r2, r3, #3
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	685b      	ldr	r3, [r3, #4]
 8005d6e:	4943      	ldr	r1, [pc, #268]	@ (8005e7c <HAL_RCC_ClockConfig+0x1f0>)
 8005d70:	4313      	orrs	r3, r2
 8005d72:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005d74:	f7fc fafe 	bl	8002374 <HAL_GetTick>
 8005d78:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005d7a:	e00a      	b.n	8005d92 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005d7c:	f7fc fafa 	bl	8002374 <HAL_GetTick>
 8005d80:	4602      	mov	r2, r0
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	1ad3      	subs	r3, r2, r3
 8005d86:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005d8a:	4293      	cmp	r3, r2
 8005d8c:	d901      	bls.n	8005d92 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8005d8e:	2303      	movs	r3, #3
 8005d90:	e06e      	b.n	8005e70 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005d92:	4b3a      	ldr	r3, [pc, #232]	@ (8005e7c <HAL_RCC_ClockConfig+0x1f0>)
 8005d94:	689b      	ldr	r3, [r3, #8]
 8005d96:	f003 020c 	and.w	r2, r3, #12
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	685b      	ldr	r3, [r3, #4]
 8005d9e:	009b      	lsls	r3, r3, #2
 8005da0:	429a      	cmp	r2, r3
 8005da2:	d1eb      	bne.n	8005d7c <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	f003 0302 	and.w	r3, r3, #2
 8005dac:	2b00      	cmp	r3, #0
 8005dae:	d010      	beq.n	8005dd2 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	689a      	ldr	r2, [r3, #8]
 8005db4:	4b31      	ldr	r3, [pc, #196]	@ (8005e7c <HAL_RCC_ClockConfig+0x1f0>)
 8005db6:	689b      	ldr	r3, [r3, #8]
 8005db8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005dbc:	429a      	cmp	r2, r3
 8005dbe:	d208      	bcs.n	8005dd2 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005dc0:	4b2e      	ldr	r3, [pc, #184]	@ (8005e7c <HAL_RCC_ClockConfig+0x1f0>)
 8005dc2:	689b      	ldr	r3, [r3, #8]
 8005dc4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	689b      	ldr	r3, [r3, #8]
 8005dcc:	492b      	ldr	r1, [pc, #172]	@ (8005e7c <HAL_RCC_ClockConfig+0x1f0>)
 8005dce:	4313      	orrs	r3, r2
 8005dd0:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005dd2:	4b29      	ldr	r3, [pc, #164]	@ (8005e78 <HAL_RCC_ClockConfig+0x1ec>)
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	f003 0307 	and.w	r3, r3, #7
 8005dda:	683a      	ldr	r2, [r7, #0]
 8005ddc:	429a      	cmp	r2, r3
 8005dde:	d210      	bcs.n	8005e02 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005de0:	4b25      	ldr	r3, [pc, #148]	@ (8005e78 <HAL_RCC_ClockConfig+0x1ec>)
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	f023 0207 	bic.w	r2, r3, #7
 8005de8:	4923      	ldr	r1, [pc, #140]	@ (8005e78 <HAL_RCC_ClockConfig+0x1ec>)
 8005dea:	683b      	ldr	r3, [r7, #0]
 8005dec:	4313      	orrs	r3, r2
 8005dee:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005df0:	4b21      	ldr	r3, [pc, #132]	@ (8005e78 <HAL_RCC_ClockConfig+0x1ec>)
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	f003 0307 	and.w	r3, r3, #7
 8005df8:	683a      	ldr	r2, [r7, #0]
 8005dfa:	429a      	cmp	r2, r3
 8005dfc:	d001      	beq.n	8005e02 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8005dfe:	2301      	movs	r3, #1
 8005e00:	e036      	b.n	8005e70 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	f003 0304 	and.w	r3, r3, #4
 8005e0a:	2b00      	cmp	r3, #0
 8005e0c:	d008      	beq.n	8005e20 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005e0e:	4b1b      	ldr	r3, [pc, #108]	@ (8005e7c <HAL_RCC_ClockConfig+0x1f0>)
 8005e10:	689b      	ldr	r3, [r3, #8]
 8005e12:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	68db      	ldr	r3, [r3, #12]
 8005e1a:	4918      	ldr	r1, [pc, #96]	@ (8005e7c <HAL_RCC_ClockConfig+0x1f0>)
 8005e1c:	4313      	orrs	r3, r2
 8005e1e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	f003 0308 	and.w	r3, r3, #8
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	d009      	beq.n	8005e40 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005e2c:	4b13      	ldr	r3, [pc, #76]	@ (8005e7c <HAL_RCC_ClockConfig+0x1f0>)
 8005e2e:	689b      	ldr	r3, [r3, #8]
 8005e30:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	691b      	ldr	r3, [r3, #16]
 8005e38:	00db      	lsls	r3, r3, #3
 8005e3a:	4910      	ldr	r1, [pc, #64]	@ (8005e7c <HAL_RCC_ClockConfig+0x1f0>)
 8005e3c:	4313      	orrs	r3, r2
 8005e3e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005e40:	f000 f824 	bl	8005e8c <HAL_RCC_GetSysClockFreq>
 8005e44:	4602      	mov	r2, r0
 8005e46:	4b0d      	ldr	r3, [pc, #52]	@ (8005e7c <HAL_RCC_ClockConfig+0x1f0>)
 8005e48:	689b      	ldr	r3, [r3, #8]
 8005e4a:	091b      	lsrs	r3, r3, #4
 8005e4c:	f003 030f 	and.w	r3, r3, #15
 8005e50:	490b      	ldr	r1, [pc, #44]	@ (8005e80 <HAL_RCC_ClockConfig+0x1f4>)
 8005e52:	5ccb      	ldrb	r3, [r1, r3]
 8005e54:	f003 031f 	and.w	r3, r3, #31
 8005e58:	fa22 f303 	lsr.w	r3, r2, r3
 8005e5c:	4a09      	ldr	r2, [pc, #36]	@ (8005e84 <HAL_RCC_ClockConfig+0x1f8>)
 8005e5e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8005e60:	4b09      	ldr	r3, [pc, #36]	@ (8005e88 <HAL_RCC_ClockConfig+0x1fc>)
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	4618      	mov	r0, r3
 8005e66:	f7fc fa35 	bl	80022d4 <HAL_InitTick>
 8005e6a:	4603      	mov	r3, r0
 8005e6c:	72fb      	strb	r3, [r7, #11]

  return status;
 8005e6e:	7afb      	ldrb	r3, [r7, #11]
}
 8005e70:	4618      	mov	r0, r3
 8005e72:	3710      	adds	r7, #16
 8005e74:	46bd      	mov	sp, r7
 8005e76:	bd80      	pop	{r7, pc}
 8005e78:	40022000 	.word	0x40022000
 8005e7c:	40021000 	.word	0x40021000
 8005e80:	0800efb8 	.word	0x0800efb8
 8005e84:	20000000 	.word	0x20000000
 8005e88:	20000004 	.word	0x20000004

08005e8c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005e8c:	b480      	push	{r7}
 8005e8e:	b089      	sub	sp, #36	@ 0x24
 8005e90:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8005e92:	2300      	movs	r3, #0
 8005e94:	61fb      	str	r3, [r7, #28]
 8005e96:	2300      	movs	r3, #0
 8005e98:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005e9a:	4b3e      	ldr	r3, [pc, #248]	@ (8005f94 <HAL_RCC_GetSysClockFreq+0x108>)
 8005e9c:	689b      	ldr	r3, [r3, #8]
 8005e9e:	f003 030c 	and.w	r3, r3, #12
 8005ea2:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005ea4:	4b3b      	ldr	r3, [pc, #236]	@ (8005f94 <HAL_RCC_GetSysClockFreq+0x108>)
 8005ea6:	68db      	ldr	r3, [r3, #12]
 8005ea8:	f003 0303 	and.w	r3, r3, #3
 8005eac:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8005eae:	693b      	ldr	r3, [r7, #16]
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	d005      	beq.n	8005ec0 <HAL_RCC_GetSysClockFreq+0x34>
 8005eb4:	693b      	ldr	r3, [r7, #16]
 8005eb6:	2b0c      	cmp	r3, #12
 8005eb8:	d121      	bne.n	8005efe <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	2b01      	cmp	r3, #1
 8005ebe:	d11e      	bne.n	8005efe <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8005ec0:	4b34      	ldr	r3, [pc, #208]	@ (8005f94 <HAL_RCC_GetSysClockFreq+0x108>)
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	f003 0308 	and.w	r3, r3, #8
 8005ec8:	2b00      	cmp	r3, #0
 8005eca:	d107      	bne.n	8005edc <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8005ecc:	4b31      	ldr	r3, [pc, #196]	@ (8005f94 <HAL_RCC_GetSysClockFreq+0x108>)
 8005ece:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005ed2:	0a1b      	lsrs	r3, r3, #8
 8005ed4:	f003 030f 	and.w	r3, r3, #15
 8005ed8:	61fb      	str	r3, [r7, #28]
 8005eda:	e005      	b.n	8005ee8 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8005edc:	4b2d      	ldr	r3, [pc, #180]	@ (8005f94 <HAL_RCC_GetSysClockFreq+0x108>)
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	091b      	lsrs	r3, r3, #4
 8005ee2:	f003 030f 	and.w	r3, r3, #15
 8005ee6:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8005ee8:	4a2b      	ldr	r2, [pc, #172]	@ (8005f98 <HAL_RCC_GetSysClockFreq+0x10c>)
 8005eea:	69fb      	ldr	r3, [r7, #28]
 8005eec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005ef0:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005ef2:	693b      	ldr	r3, [r7, #16]
 8005ef4:	2b00      	cmp	r3, #0
 8005ef6:	d10d      	bne.n	8005f14 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8005ef8:	69fb      	ldr	r3, [r7, #28]
 8005efa:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005efc:	e00a      	b.n	8005f14 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8005efe:	693b      	ldr	r3, [r7, #16]
 8005f00:	2b04      	cmp	r3, #4
 8005f02:	d102      	bne.n	8005f0a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8005f04:	4b25      	ldr	r3, [pc, #148]	@ (8005f9c <HAL_RCC_GetSysClockFreq+0x110>)
 8005f06:	61bb      	str	r3, [r7, #24]
 8005f08:	e004      	b.n	8005f14 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8005f0a:	693b      	ldr	r3, [r7, #16]
 8005f0c:	2b08      	cmp	r3, #8
 8005f0e:	d101      	bne.n	8005f14 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005f10:	4b23      	ldr	r3, [pc, #140]	@ (8005fa0 <HAL_RCC_GetSysClockFreq+0x114>)
 8005f12:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8005f14:	693b      	ldr	r3, [r7, #16]
 8005f16:	2b0c      	cmp	r3, #12
 8005f18:	d134      	bne.n	8005f84 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005f1a:	4b1e      	ldr	r3, [pc, #120]	@ (8005f94 <HAL_RCC_GetSysClockFreq+0x108>)
 8005f1c:	68db      	ldr	r3, [r3, #12]
 8005f1e:	f003 0303 	and.w	r3, r3, #3
 8005f22:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8005f24:	68bb      	ldr	r3, [r7, #8]
 8005f26:	2b02      	cmp	r3, #2
 8005f28:	d003      	beq.n	8005f32 <HAL_RCC_GetSysClockFreq+0xa6>
 8005f2a:	68bb      	ldr	r3, [r7, #8]
 8005f2c:	2b03      	cmp	r3, #3
 8005f2e:	d003      	beq.n	8005f38 <HAL_RCC_GetSysClockFreq+0xac>
 8005f30:	e005      	b.n	8005f3e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8005f32:	4b1a      	ldr	r3, [pc, #104]	@ (8005f9c <HAL_RCC_GetSysClockFreq+0x110>)
 8005f34:	617b      	str	r3, [r7, #20]
      break;
 8005f36:	e005      	b.n	8005f44 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8005f38:	4b19      	ldr	r3, [pc, #100]	@ (8005fa0 <HAL_RCC_GetSysClockFreq+0x114>)
 8005f3a:	617b      	str	r3, [r7, #20]
      break;
 8005f3c:	e002      	b.n	8005f44 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8005f3e:	69fb      	ldr	r3, [r7, #28]
 8005f40:	617b      	str	r3, [r7, #20]
      break;
 8005f42:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005f44:	4b13      	ldr	r3, [pc, #76]	@ (8005f94 <HAL_RCC_GetSysClockFreq+0x108>)
 8005f46:	68db      	ldr	r3, [r3, #12]
 8005f48:	091b      	lsrs	r3, r3, #4
 8005f4a:	f003 0307 	and.w	r3, r3, #7
 8005f4e:	3301      	adds	r3, #1
 8005f50:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8005f52:	4b10      	ldr	r3, [pc, #64]	@ (8005f94 <HAL_RCC_GetSysClockFreq+0x108>)
 8005f54:	68db      	ldr	r3, [r3, #12]
 8005f56:	0a1b      	lsrs	r3, r3, #8
 8005f58:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005f5c:	697a      	ldr	r2, [r7, #20]
 8005f5e:	fb03 f202 	mul.w	r2, r3, r2
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f68:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005f6a:	4b0a      	ldr	r3, [pc, #40]	@ (8005f94 <HAL_RCC_GetSysClockFreq+0x108>)
 8005f6c:	68db      	ldr	r3, [r3, #12]
 8005f6e:	0e5b      	lsrs	r3, r3, #25
 8005f70:	f003 0303 	and.w	r3, r3, #3
 8005f74:	3301      	adds	r3, #1
 8005f76:	005b      	lsls	r3, r3, #1
 8005f78:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8005f7a:	697a      	ldr	r2, [r7, #20]
 8005f7c:	683b      	ldr	r3, [r7, #0]
 8005f7e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f82:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8005f84:	69bb      	ldr	r3, [r7, #24]
}
 8005f86:	4618      	mov	r0, r3
 8005f88:	3724      	adds	r7, #36	@ 0x24
 8005f8a:	46bd      	mov	sp, r7
 8005f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f90:	4770      	bx	lr
 8005f92:	bf00      	nop
 8005f94:	40021000 	.word	0x40021000
 8005f98:	0800efd0 	.word	0x0800efd0
 8005f9c:	00f42400 	.word	0x00f42400
 8005fa0:	007a1200 	.word	0x007a1200

08005fa4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005fa4:	b480      	push	{r7}
 8005fa6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005fa8:	4b03      	ldr	r3, [pc, #12]	@ (8005fb8 <HAL_RCC_GetHCLKFreq+0x14>)
 8005faa:	681b      	ldr	r3, [r3, #0]
}
 8005fac:	4618      	mov	r0, r3
 8005fae:	46bd      	mov	sp, r7
 8005fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fb4:	4770      	bx	lr
 8005fb6:	bf00      	nop
 8005fb8:	20000000 	.word	0x20000000

08005fbc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005fbc:	b580      	push	{r7, lr}
 8005fbe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8005fc0:	f7ff fff0 	bl	8005fa4 <HAL_RCC_GetHCLKFreq>
 8005fc4:	4602      	mov	r2, r0
 8005fc6:	4b06      	ldr	r3, [pc, #24]	@ (8005fe0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005fc8:	689b      	ldr	r3, [r3, #8]
 8005fca:	0a1b      	lsrs	r3, r3, #8
 8005fcc:	f003 0307 	and.w	r3, r3, #7
 8005fd0:	4904      	ldr	r1, [pc, #16]	@ (8005fe4 <HAL_RCC_GetPCLK1Freq+0x28>)
 8005fd2:	5ccb      	ldrb	r3, [r1, r3]
 8005fd4:	f003 031f 	and.w	r3, r3, #31
 8005fd8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005fdc:	4618      	mov	r0, r3
 8005fde:	bd80      	pop	{r7, pc}
 8005fe0:	40021000 	.word	0x40021000
 8005fe4:	0800efc8 	.word	0x0800efc8

08005fe8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005fe8:	b580      	push	{r7, lr}
 8005fea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8005fec:	f7ff ffda 	bl	8005fa4 <HAL_RCC_GetHCLKFreq>
 8005ff0:	4602      	mov	r2, r0
 8005ff2:	4b06      	ldr	r3, [pc, #24]	@ (800600c <HAL_RCC_GetPCLK2Freq+0x24>)
 8005ff4:	689b      	ldr	r3, [r3, #8]
 8005ff6:	0adb      	lsrs	r3, r3, #11
 8005ff8:	f003 0307 	and.w	r3, r3, #7
 8005ffc:	4904      	ldr	r1, [pc, #16]	@ (8006010 <HAL_RCC_GetPCLK2Freq+0x28>)
 8005ffe:	5ccb      	ldrb	r3, [r1, r3]
 8006000:	f003 031f 	and.w	r3, r3, #31
 8006004:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006008:	4618      	mov	r0, r3
 800600a:	bd80      	pop	{r7, pc}
 800600c:	40021000 	.word	0x40021000
 8006010:	0800efc8 	.word	0x0800efc8

08006014 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8006014:	b580      	push	{r7, lr}
 8006016:	b086      	sub	sp, #24
 8006018:	af00      	add	r7, sp, #0
 800601a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800601c:	2300      	movs	r3, #0
 800601e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8006020:	4b2a      	ldr	r3, [pc, #168]	@ (80060cc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006022:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006024:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006028:	2b00      	cmp	r3, #0
 800602a:	d003      	beq.n	8006034 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800602c:	f7ff f8ce 	bl	80051cc <HAL_PWREx_GetVoltageRange>
 8006030:	6178      	str	r0, [r7, #20]
 8006032:	e014      	b.n	800605e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8006034:	4b25      	ldr	r3, [pc, #148]	@ (80060cc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006036:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006038:	4a24      	ldr	r2, [pc, #144]	@ (80060cc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800603a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800603e:	6593      	str	r3, [r2, #88]	@ 0x58
 8006040:	4b22      	ldr	r3, [pc, #136]	@ (80060cc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006042:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006044:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006048:	60fb      	str	r3, [r7, #12]
 800604a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800604c:	f7ff f8be 	bl	80051cc <HAL_PWREx_GetVoltageRange>
 8006050:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8006052:	4b1e      	ldr	r3, [pc, #120]	@ (80060cc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006054:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006056:	4a1d      	ldr	r2, [pc, #116]	@ (80060cc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006058:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800605c:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800605e:	697b      	ldr	r3, [r7, #20]
 8006060:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006064:	d10b      	bne.n	800607e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	2b80      	cmp	r3, #128	@ 0x80
 800606a:	d919      	bls.n	80060a0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	2ba0      	cmp	r3, #160	@ 0xa0
 8006070:	d902      	bls.n	8006078 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8006072:	2302      	movs	r3, #2
 8006074:	613b      	str	r3, [r7, #16]
 8006076:	e013      	b.n	80060a0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8006078:	2301      	movs	r3, #1
 800607a:	613b      	str	r3, [r7, #16]
 800607c:	e010      	b.n	80060a0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	2b80      	cmp	r3, #128	@ 0x80
 8006082:	d902      	bls.n	800608a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8006084:	2303      	movs	r3, #3
 8006086:	613b      	str	r3, [r7, #16]
 8006088:	e00a      	b.n	80060a0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	2b80      	cmp	r3, #128	@ 0x80
 800608e:	d102      	bne.n	8006096 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8006090:	2302      	movs	r3, #2
 8006092:	613b      	str	r3, [r7, #16]
 8006094:	e004      	b.n	80060a0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	2b70      	cmp	r3, #112	@ 0x70
 800609a:	d101      	bne.n	80060a0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800609c:	2301      	movs	r3, #1
 800609e:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80060a0:	4b0b      	ldr	r3, [pc, #44]	@ (80060d0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	f023 0207 	bic.w	r2, r3, #7
 80060a8:	4909      	ldr	r1, [pc, #36]	@ (80060d0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80060aa:	693b      	ldr	r3, [r7, #16]
 80060ac:	4313      	orrs	r3, r2
 80060ae:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80060b0:	4b07      	ldr	r3, [pc, #28]	@ (80060d0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	f003 0307 	and.w	r3, r3, #7
 80060b8:	693a      	ldr	r2, [r7, #16]
 80060ba:	429a      	cmp	r2, r3
 80060bc:	d001      	beq.n	80060c2 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80060be:	2301      	movs	r3, #1
 80060c0:	e000      	b.n	80060c4 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80060c2:	2300      	movs	r3, #0
}
 80060c4:	4618      	mov	r0, r3
 80060c6:	3718      	adds	r7, #24
 80060c8:	46bd      	mov	sp, r7
 80060ca:	bd80      	pop	{r7, pc}
 80060cc:	40021000 	.word	0x40021000
 80060d0:	40022000 	.word	0x40022000

080060d4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80060d4:	b580      	push	{r7, lr}
 80060d6:	b086      	sub	sp, #24
 80060d8:	af00      	add	r7, sp, #0
 80060da:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80060dc:	2300      	movs	r3, #0
 80060de:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80060e0:	2300      	movs	r3, #0
 80060e2:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80060ec:	2b00      	cmp	r3, #0
 80060ee:	d041      	beq.n	8006174 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80060f4:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80060f8:	d02a      	beq.n	8006150 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 80060fa:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80060fe:	d824      	bhi.n	800614a <HAL_RCCEx_PeriphCLKConfig+0x76>
 8006100:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006104:	d008      	beq.n	8006118 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8006106:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800610a:	d81e      	bhi.n	800614a <HAL_RCCEx_PeriphCLKConfig+0x76>
 800610c:	2b00      	cmp	r3, #0
 800610e:	d00a      	beq.n	8006126 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8006110:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006114:	d010      	beq.n	8006138 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8006116:	e018      	b.n	800614a <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8006118:	4b86      	ldr	r3, [pc, #536]	@ (8006334 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800611a:	68db      	ldr	r3, [r3, #12]
 800611c:	4a85      	ldr	r2, [pc, #532]	@ (8006334 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800611e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006122:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8006124:	e015      	b.n	8006152 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	3304      	adds	r3, #4
 800612a:	2100      	movs	r1, #0
 800612c:	4618      	mov	r0, r3
 800612e:	f001 f895 	bl	800725c <RCCEx_PLLSAI1_Config>
 8006132:	4603      	mov	r3, r0
 8006134:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8006136:	e00c      	b.n	8006152 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	3320      	adds	r3, #32
 800613c:	2100      	movs	r1, #0
 800613e:	4618      	mov	r0, r3
 8006140:	f001 f97e 	bl	8007440 <RCCEx_PLLSAI2_Config>
 8006144:	4603      	mov	r3, r0
 8006146:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8006148:	e003      	b.n	8006152 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800614a:	2301      	movs	r3, #1
 800614c:	74fb      	strb	r3, [r7, #19]
      break;
 800614e:	e000      	b.n	8006152 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8006150:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006152:	7cfb      	ldrb	r3, [r7, #19]
 8006154:	2b00      	cmp	r3, #0
 8006156:	d10b      	bne.n	8006170 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006158:	4b76      	ldr	r3, [pc, #472]	@ (8006334 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800615a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800615e:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006166:	4973      	ldr	r1, [pc, #460]	@ (8006334 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006168:	4313      	orrs	r3, r2
 800616a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800616e:	e001      	b.n	8006174 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006170:	7cfb      	ldrb	r3, [r7, #19]
 8006172:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800617c:	2b00      	cmp	r3, #0
 800617e:	d041      	beq.n	8006204 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006184:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8006188:	d02a      	beq.n	80061e0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 800618a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800618e:	d824      	bhi.n	80061da <HAL_RCCEx_PeriphCLKConfig+0x106>
 8006190:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006194:	d008      	beq.n	80061a8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8006196:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800619a:	d81e      	bhi.n	80061da <HAL_RCCEx_PeriphCLKConfig+0x106>
 800619c:	2b00      	cmp	r3, #0
 800619e:	d00a      	beq.n	80061b6 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 80061a0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80061a4:	d010      	beq.n	80061c8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80061a6:	e018      	b.n	80061da <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80061a8:	4b62      	ldr	r3, [pc, #392]	@ (8006334 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80061aa:	68db      	ldr	r3, [r3, #12]
 80061ac:	4a61      	ldr	r2, [pc, #388]	@ (8006334 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80061ae:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80061b2:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80061b4:	e015      	b.n	80061e2 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	3304      	adds	r3, #4
 80061ba:	2100      	movs	r1, #0
 80061bc:	4618      	mov	r0, r3
 80061be:	f001 f84d 	bl	800725c <RCCEx_PLLSAI1_Config>
 80061c2:	4603      	mov	r3, r0
 80061c4:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80061c6:	e00c      	b.n	80061e2 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	3320      	adds	r3, #32
 80061cc:	2100      	movs	r1, #0
 80061ce:	4618      	mov	r0, r3
 80061d0:	f001 f936 	bl	8007440 <RCCEx_PLLSAI2_Config>
 80061d4:	4603      	mov	r3, r0
 80061d6:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80061d8:	e003      	b.n	80061e2 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80061da:	2301      	movs	r3, #1
 80061dc:	74fb      	strb	r3, [r7, #19]
      break;
 80061de:	e000      	b.n	80061e2 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 80061e0:	bf00      	nop
    }

    if(ret == HAL_OK)
 80061e2:	7cfb      	ldrb	r3, [r7, #19]
 80061e4:	2b00      	cmp	r3, #0
 80061e6:	d10b      	bne.n	8006200 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80061e8:	4b52      	ldr	r3, [pc, #328]	@ (8006334 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80061ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80061ee:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80061f6:	494f      	ldr	r1, [pc, #316]	@ (8006334 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80061f8:	4313      	orrs	r3, r2
 80061fa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80061fe:	e001      	b.n	8006204 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006200:	7cfb      	ldrb	r3, [r7, #19]
 8006202:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800620c:	2b00      	cmp	r3, #0
 800620e:	f000 80a0 	beq.w	8006352 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006212:	2300      	movs	r3, #0
 8006214:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8006216:	4b47      	ldr	r3, [pc, #284]	@ (8006334 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006218:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800621a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800621e:	2b00      	cmp	r3, #0
 8006220:	d101      	bne.n	8006226 <HAL_RCCEx_PeriphCLKConfig+0x152>
 8006222:	2301      	movs	r3, #1
 8006224:	e000      	b.n	8006228 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8006226:	2300      	movs	r3, #0
 8006228:	2b00      	cmp	r3, #0
 800622a:	d00d      	beq.n	8006248 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800622c:	4b41      	ldr	r3, [pc, #260]	@ (8006334 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800622e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006230:	4a40      	ldr	r2, [pc, #256]	@ (8006334 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006232:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006236:	6593      	str	r3, [r2, #88]	@ 0x58
 8006238:	4b3e      	ldr	r3, [pc, #248]	@ (8006334 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800623a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800623c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006240:	60bb      	str	r3, [r7, #8]
 8006242:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006244:	2301      	movs	r3, #1
 8006246:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006248:	4b3b      	ldr	r3, [pc, #236]	@ (8006338 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	4a3a      	ldr	r2, [pc, #232]	@ (8006338 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800624e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006252:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006254:	f7fc f88e 	bl	8002374 <HAL_GetTick>
 8006258:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800625a:	e009      	b.n	8006270 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800625c:	f7fc f88a 	bl	8002374 <HAL_GetTick>
 8006260:	4602      	mov	r2, r0
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	1ad3      	subs	r3, r2, r3
 8006266:	2b02      	cmp	r3, #2
 8006268:	d902      	bls.n	8006270 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 800626a:	2303      	movs	r3, #3
 800626c:	74fb      	strb	r3, [r7, #19]
        break;
 800626e:	e005      	b.n	800627c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8006270:	4b31      	ldr	r3, [pc, #196]	@ (8006338 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006278:	2b00      	cmp	r3, #0
 800627a:	d0ef      	beq.n	800625c <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 800627c:	7cfb      	ldrb	r3, [r7, #19]
 800627e:	2b00      	cmp	r3, #0
 8006280:	d15c      	bne.n	800633c <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8006282:	4b2c      	ldr	r3, [pc, #176]	@ (8006334 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006284:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006288:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800628c:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800628e:	697b      	ldr	r3, [r7, #20]
 8006290:	2b00      	cmp	r3, #0
 8006292:	d01f      	beq.n	80062d4 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800629a:	697a      	ldr	r2, [r7, #20]
 800629c:	429a      	cmp	r2, r3
 800629e:	d019      	beq.n	80062d4 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80062a0:	4b24      	ldr	r3, [pc, #144]	@ (8006334 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80062a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80062a6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80062aa:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80062ac:	4b21      	ldr	r3, [pc, #132]	@ (8006334 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80062ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80062b2:	4a20      	ldr	r2, [pc, #128]	@ (8006334 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80062b4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80062b8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80062bc:	4b1d      	ldr	r3, [pc, #116]	@ (8006334 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80062be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80062c2:	4a1c      	ldr	r2, [pc, #112]	@ (8006334 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80062c4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80062c8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80062cc:	4a19      	ldr	r2, [pc, #100]	@ (8006334 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80062ce:	697b      	ldr	r3, [r7, #20]
 80062d0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80062d4:	697b      	ldr	r3, [r7, #20]
 80062d6:	f003 0301 	and.w	r3, r3, #1
 80062da:	2b00      	cmp	r3, #0
 80062dc:	d016      	beq.n	800630c <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80062de:	f7fc f849 	bl	8002374 <HAL_GetTick>
 80062e2:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80062e4:	e00b      	b.n	80062fe <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80062e6:	f7fc f845 	bl	8002374 <HAL_GetTick>
 80062ea:	4602      	mov	r2, r0
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	1ad3      	subs	r3, r2, r3
 80062f0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80062f4:	4293      	cmp	r3, r2
 80062f6:	d902      	bls.n	80062fe <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 80062f8:	2303      	movs	r3, #3
 80062fa:	74fb      	strb	r3, [r7, #19]
            break;
 80062fc:	e006      	b.n	800630c <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80062fe:	4b0d      	ldr	r3, [pc, #52]	@ (8006334 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006300:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006304:	f003 0302 	and.w	r3, r3, #2
 8006308:	2b00      	cmp	r3, #0
 800630a:	d0ec      	beq.n	80062e6 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 800630c:	7cfb      	ldrb	r3, [r7, #19]
 800630e:	2b00      	cmp	r3, #0
 8006310:	d10c      	bne.n	800632c <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006312:	4b08      	ldr	r3, [pc, #32]	@ (8006334 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006314:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006318:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006322:	4904      	ldr	r1, [pc, #16]	@ (8006334 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006324:	4313      	orrs	r3, r2
 8006326:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800632a:	e009      	b.n	8006340 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800632c:	7cfb      	ldrb	r3, [r7, #19]
 800632e:	74bb      	strb	r3, [r7, #18]
 8006330:	e006      	b.n	8006340 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8006332:	bf00      	nop
 8006334:	40021000 	.word	0x40021000
 8006338:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800633c:	7cfb      	ldrb	r3, [r7, #19]
 800633e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006340:	7c7b      	ldrb	r3, [r7, #17]
 8006342:	2b01      	cmp	r3, #1
 8006344:	d105      	bne.n	8006352 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006346:	4ba6      	ldr	r3, [pc, #664]	@ (80065e0 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8006348:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800634a:	4aa5      	ldr	r2, [pc, #660]	@ (80065e0 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800634c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006350:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	f003 0301 	and.w	r3, r3, #1
 800635a:	2b00      	cmp	r3, #0
 800635c:	d00a      	beq.n	8006374 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800635e:	4ba0      	ldr	r3, [pc, #640]	@ (80065e0 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8006360:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006364:	f023 0203 	bic.w	r2, r3, #3
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800636c:	499c      	ldr	r1, [pc, #624]	@ (80065e0 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800636e:	4313      	orrs	r3, r2
 8006370:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	f003 0302 	and.w	r3, r3, #2
 800637c:	2b00      	cmp	r3, #0
 800637e:	d00a      	beq.n	8006396 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006380:	4b97      	ldr	r3, [pc, #604]	@ (80065e0 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8006382:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006386:	f023 020c 	bic.w	r2, r3, #12
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800638e:	4994      	ldr	r1, [pc, #592]	@ (80065e0 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8006390:	4313      	orrs	r3, r2
 8006392:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	f003 0304 	and.w	r3, r3, #4
 800639e:	2b00      	cmp	r3, #0
 80063a0:	d00a      	beq.n	80063b8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80063a2:	4b8f      	ldr	r3, [pc, #572]	@ (80065e0 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80063a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80063a8:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80063b0:	498b      	ldr	r1, [pc, #556]	@ (80065e0 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80063b2:	4313      	orrs	r3, r2
 80063b4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	f003 0308 	and.w	r3, r3, #8
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	d00a      	beq.n	80063da <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80063c4:	4b86      	ldr	r3, [pc, #536]	@ (80065e0 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80063c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80063ca:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80063d2:	4983      	ldr	r1, [pc, #524]	@ (80065e0 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80063d4:	4313      	orrs	r3, r2
 80063d6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	f003 0310 	and.w	r3, r3, #16
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	d00a      	beq.n	80063fc <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80063e6:	4b7e      	ldr	r3, [pc, #504]	@ (80065e0 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80063e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80063ec:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80063f4:	497a      	ldr	r1, [pc, #488]	@ (80065e0 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80063f6:	4313      	orrs	r3, r2
 80063f8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	f003 0320 	and.w	r3, r3, #32
 8006404:	2b00      	cmp	r3, #0
 8006406:	d00a      	beq.n	800641e <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006408:	4b75      	ldr	r3, [pc, #468]	@ (80065e0 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800640a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800640e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006416:	4972      	ldr	r1, [pc, #456]	@ (80065e0 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8006418:	4313      	orrs	r3, r2
 800641a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006426:	2b00      	cmp	r3, #0
 8006428:	d00a      	beq.n	8006440 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800642a:	4b6d      	ldr	r3, [pc, #436]	@ (80065e0 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800642c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006430:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006438:	4969      	ldr	r1, [pc, #420]	@ (80065e0 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800643a:	4313      	orrs	r3, r2
 800643c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006448:	2b00      	cmp	r3, #0
 800644a:	d00a      	beq.n	8006462 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800644c:	4b64      	ldr	r3, [pc, #400]	@ (80065e0 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800644e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006452:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800645a:	4961      	ldr	r1, [pc, #388]	@ (80065e0 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800645c:	4313      	orrs	r3, r2
 800645e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800646a:	2b00      	cmp	r3, #0
 800646c:	d00a      	beq.n	8006484 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800646e:	4b5c      	ldr	r3, [pc, #368]	@ (80065e0 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8006470:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006474:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800647c:	4958      	ldr	r1, [pc, #352]	@ (80065e0 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800647e:	4313      	orrs	r3, r2
 8006480:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800648c:	2b00      	cmp	r3, #0
 800648e:	d00a      	beq.n	80064a6 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8006490:	4b53      	ldr	r3, [pc, #332]	@ (80065e0 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8006492:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006496:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800649e:	4950      	ldr	r1, [pc, #320]	@ (80065e0 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80064a0:	4313      	orrs	r3, r2
 80064a2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80064ae:	2b00      	cmp	r3, #0
 80064b0:	d00a      	beq.n	80064c8 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80064b2:	4b4b      	ldr	r3, [pc, #300]	@ (80065e0 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80064b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80064b8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80064c0:	4947      	ldr	r1, [pc, #284]	@ (80065e0 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80064c2:	4313      	orrs	r3, r2
 80064c4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80064d0:	2b00      	cmp	r3, #0
 80064d2:	d00a      	beq.n	80064ea <HAL_RCCEx_PeriphCLKConfig+0x416>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80064d4:	4b42      	ldr	r3, [pc, #264]	@ (80065e0 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80064d6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80064da:	f023 0203 	bic.w	r2, r3, #3
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80064e2:	493f      	ldr	r1, [pc, #252]	@ (80065e0 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80064e4:	4313      	orrs	r3, r2
 80064e6:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80064f2:	2b00      	cmp	r3, #0
 80064f4:	d028      	beq.n	8006548 <HAL_RCCEx_PeriphCLKConfig+0x474>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80064f6:	4b3a      	ldr	r3, [pc, #232]	@ (80065e0 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80064f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80064fc:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006504:	4936      	ldr	r1, [pc, #216]	@ (80065e0 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8006506:	4313      	orrs	r3, r2
 8006508:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006510:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006514:	d106      	bne.n	8006524 <HAL_RCCEx_PeriphCLKConfig+0x450>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006516:	4b32      	ldr	r3, [pc, #200]	@ (80065e0 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8006518:	68db      	ldr	r3, [r3, #12]
 800651a:	4a31      	ldr	r2, [pc, #196]	@ (80065e0 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800651c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006520:	60d3      	str	r3, [r2, #12]
 8006522:	e011      	b.n	8006548 <HAL_RCCEx_PeriphCLKConfig+0x474>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006528:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800652c:	d10c      	bne.n	8006548 <HAL_RCCEx_PeriphCLKConfig+0x474>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	3304      	adds	r3, #4
 8006532:	2101      	movs	r1, #1
 8006534:	4618      	mov	r0, r3
 8006536:	f000 fe91 	bl	800725c <RCCEx_PLLSAI1_Config>
 800653a:	4603      	mov	r3, r0
 800653c:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800653e:	7cfb      	ldrb	r3, [r7, #19]
 8006540:	2b00      	cmp	r3, #0
 8006542:	d001      	beq.n	8006548 <HAL_RCCEx_PeriphCLKConfig+0x474>
        {
          /* set overall return value */
          status = ret;
 8006544:	7cfb      	ldrb	r3, [r7, #19]
 8006546:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006550:	2b00      	cmp	r3, #0
 8006552:	d028      	beq.n	80065a6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8006554:	4b22      	ldr	r3, [pc, #136]	@ (80065e0 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8006556:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800655a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006562:	491f      	ldr	r1, [pc, #124]	@ (80065e0 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8006564:	4313      	orrs	r3, r2
 8006566:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800656e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006572:	d106      	bne.n	8006582 <HAL_RCCEx_PeriphCLKConfig+0x4ae>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006574:	4b1a      	ldr	r3, [pc, #104]	@ (80065e0 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8006576:	68db      	ldr	r3, [r3, #12]
 8006578:	4a19      	ldr	r2, [pc, #100]	@ (80065e0 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800657a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800657e:	60d3      	str	r3, [r2, #12]
 8006580:	e011      	b.n	80065a6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006586:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800658a:	d10c      	bne.n	80065a6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	3304      	adds	r3, #4
 8006590:	2101      	movs	r1, #1
 8006592:	4618      	mov	r0, r3
 8006594:	f000 fe62 	bl	800725c <RCCEx_PLLSAI1_Config>
 8006598:	4603      	mov	r3, r0
 800659a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800659c:	7cfb      	ldrb	r3, [r7, #19]
 800659e:	2b00      	cmp	r3, #0
 80065a0:	d001      	beq.n	80065a6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
      {
        /* set overall return value */
        status = ret;
 80065a2:	7cfb      	ldrb	r3, [r7, #19]
 80065a4:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d02a      	beq.n	8006608 <HAL_RCCEx_PeriphCLKConfig+0x534>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80065b2:	4b0b      	ldr	r3, [pc, #44]	@ (80065e0 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80065b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80065b8:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80065c0:	4907      	ldr	r1, [pc, #28]	@ (80065e0 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80065c2:	4313      	orrs	r3, r2
 80065c4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80065cc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80065d0:	d108      	bne.n	80065e4 <HAL_RCCEx_PeriphCLKConfig+0x510>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80065d2:	4b03      	ldr	r3, [pc, #12]	@ (80065e0 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80065d4:	68db      	ldr	r3, [r3, #12]
 80065d6:	4a02      	ldr	r2, [pc, #8]	@ (80065e0 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80065d8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80065dc:	60d3      	str	r3, [r2, #12]
 80065de:	e013      	b.n	8006608 <HAL_RCCEx_PeriphCLKConfig+0x534>
 80065e0:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80065e8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80065ec:	d10c      	bne.n	8006608 <HAL_RCCEx_PeriphCLKConfig+0x534>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	3304      	adds	r3, #4
 80065f2:	2101      	movs	r1, #1
 80065f4:	4618      	mov	r0, r3
 80065f6:	f000 fe31 	bl	800725c <RCCEx_PLLSAI1_Config>
 80065fa:	4603      	mov	r3, r0
 80065fc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80065fe:	7cfb      	ldrb	r3, [r7, #19]
 8006600:	2b00      	cmp	r3, #0
 8006602:	d001      	beq.n	8006608 <HAL_RCCEx_PeriphCLKConfig+0x534>
      {
        /* set overall return value */
        status = ret;
 8006604:	7cfb      	ldrb	r3, [r7, #19]
 8006606:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006610:	2b00      	cmp	r3, #0
 8006612:	d02f      	beq.n	8006674 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8006614:	4b2c      	ldr	r3, [pc, #176]	@ (80066c8 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8006616:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800661a:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006622:	4929      	ldr	r1, [pc, #164]	@ (80066c8 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8006624:	4313      	orrs	r3, r2
 8006626:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800662e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006632:	d10d      	bne.n	8006650 <HAL_RCCEx_PeriphCLKConfig+0x57c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	3304      	adds	r3, #4
 8006638:	2102      	movs	r1, #2
 800663a:	4618      	mov	r0, r3
 800663c:	f000 fe0e 	bl	800725c <RCCEx_PLLSAI1_Config>
 8006640:	4603      	mov	r3, r0
 8006642:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006644:	7cfb      	ldrb	r3, [r7, #19]
 8006646:	2b00      	cmp	r3, #0
 8006648:	d014      	beq.n	8006674 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
      {
        /* set overall return value */
        status = ret;
 800664a:	7cfb      	ldrb	r3, [r7, #19]
 800664c:	74bb      	strb	r3, [r7, #18]
 800664e:	e011      	b.n	8006674 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006654:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006658:	d10c      	bne.n	8006674 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	3320      	adds	r3, #32
 800665e:	2102      	movs	r1, #2
 8006660:	4618      	mov	r0, r3
 8006662:	f000 feed 	bl	8007440 <RCCEx_PLLSAI2_Config>
 8006666:	4603      	mov	r3, r0
 8006668:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800666a:	7cfb      	ldrb	r3, [r7, #19]
 800666c:	2b00      	cmp	r3, #0
 800666e:	d001      	beq.n	8006674 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
      {
        /* set overall return value */
        status = ret;
 8006670:	7cfb      	ldrb	r3, [r7, #19]
 8006672:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800667c:	2b00      	cmp	r3, #0
 800667e:	d00b      	beq.n	8006698 <HAL_RCCEx_PeriphCLKConfig+0x5c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8006680:	4b11      	ldr	r3, [pc, #68]	@ (80066c8 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8006682:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006686:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006690:	490d      	ldr	r1, [pc, #52]	@ (80066c8 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8006692:	4313      	orrs	r3, r2
 8006694:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80066a0:	2b00      	cmp	r3, #0
 80066a2:	d00b      	beq.n	80066bc <HAL_RCCEx_PeriphCLKConfig+0x5e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80066a4:	4b08      	ldr	r3, [pc, #32]	@ (80066c8 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 80066a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80066aa:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80066b4:	4904      	ldr	r1, [pc, #16]	@ (80066c8 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 80066b6:	4313      	orrs	r3, r2
 80066b8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80066bc:	7cbb      	ldrb	r3, [r7, #18]
}
 80066be:	4618      	mov	r0, r3
 80066c0:	3718      	adds	r7, #24
 80066c2:	46bd      	mov	sp, r7
 80066c4:	bd80      	pop	{r7, pc}
 80066c6:	bf00      	nop
 80066c8:	40021000 	.word	0x40021000

080066cc <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_OSPI  OctoSPI peripheral clock (only for devices with OctoSPI)
  @endif
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80066cc:	b580      	push	{r7, lr}
 80066ce:	b088      	sub	sp, #32
 80066d0:	af00      	add	r7, sp, #0
 80066d2:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0U;
 80066d4:	2300      	movs	r3, #0
 80066d6:	61fb      	str	r3, [r7, #28]
#endif

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if(PeriphClk == RCC_PERIPHCLK_RTC)
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80066de:	d13e      	bne.n	800675e <HAL_RCCEx_GetPeriphCLKFreq+0x92>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 80066e0:	4bb4      	ldr	r3, [pc, #720]	@ (80069b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2e8>)
 80066e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80066e6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80066ea:	613b      	str	r3, [r7, #16]

    switch(srcclk)
 80066ec:	693b      	ldr	r3, [r7, #16]
 80066ee:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80066f2:	d028      	beq.n	8006746 <HAL_RCCEx_GetPeriphCLKFreq+0x7a>
 80066f4:	693b      	ldr	r3, [r7, #16]
 80066f6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80066fa:	f200 858c 	bhi.w	8007216 <HAL_RCCEx_GetPeriphCLKFreq+0xb4a>
 80066fe:	693b      	ldr	r3, [r7, #16]
 8006700:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006704:	d005      	beq.n	8006712 <HAL_RCCEx_GetPeriphCLKFreq+0x46>
 8006706:	693b      	ldr	r3, [r7, #16]
 8006708:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800670c:	d00e      	beq.n	800672c <HAL_RCCEx_GetPeriphCLKFreq+0x60>
        frequency = HSE_VALUE / 32U;
      }
      break;
    default:
      /* No clock source, frequency default init at 0 */
      break;
 800670e:	f000 bd82 	b.w	8007216 <HAL_RCCEx_GetPeriphCLKFreq+0xb4a>
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8006712:	4ba8      	ldr	r3, [pc, #672]	@ (80069b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2e8>)
 8006714:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006718:	f003 0302 	and.w	r3, r3, #2
 800671c:	2b02      	cmp	r3, #2
 800671e:	f040 857c 	bne.w	800721a <HAL_RCCEx_GetPeriphCLKFreq+0xb4e>
        frequency = LSE_VALUE;
 8006722:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006726:	61fb      	str	r3, [r7, #28]
      break;
 8006728:	f000 bd77 	b.w	800721a <HAL_RCCEx_GetPeriphCLKFreq+0xb4e>
      if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 800672c:	4ba1      	ldr	r3, [pc, #644]	@ (80069b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2e8>)
 800672e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006732:	f003 0302 	and.w	r3, r3, #2
 8006736:	2b02      	cmp	r3, #2
 8006738:	f040 8571 	bne.w	800721e <HAL_RCCEx_GetPeriphCLKFreq+0xb52>
          frequency = LSI_VALUE;
 800673c:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8006740:	61fb      	str	r3, [r7, #28]
      break;
 8006742:	f000 bd6c 	b.w	800721e <HAL_RCCEx_GetPeriphCLKFreq+0xb52>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8006746:	4b9b      	ldr	r3, [pc, #620]	@ (80069b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2e8>)
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800674e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006752:	f040 8566 	bne.w	8007222 <HAL_RCCEx_GetPeriphCLKFreq+0xb56>
        frequency = HSE_VALUE / 32U;
 8006756:	4b98      	ldr	r3, [pc, #608]	@ (80069b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 8006758:	61fb      	str	r3, [r7, #28]
      break;
 800675a:	f000 bd62 	b.w	8007222 <HAL_RCCEx_GetPeriphCLKFreq+0xb56>
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800675e:	4b95      	ldr	r3, [pc, #596]	@ (80069b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2e8>)
 8006760:	68db      	ldr	r3, [r3, #12]
 8006762:	f003 0303 	and.w	r3, r3, #3
 8006766:	617b      	str	r3, [r7, #20]

    /* Compute PLL clock input */
    switch(pll_oscsource)
 8006768:	697b      	ldr	r3, [r7, #20]
 800676a:	2b03      	cmp	r3, #3
 800676c:	d036      	beq.n	80067dc <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 800676e:	697b      	ldr	r3, [r7, #20]
 8006770:	2b03      	cmp	r3, #3
 8006772:	d840      	bhi.n	80067f6 <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
 8006774:	697b      	ldr	r3, [r7, #20]
 8006776:	2b01      	cmp	r3, #1
 8006778:	d003      	beq.n	8006782 <HAL_RCCEx_GetPeriphCLKFreq+0xb6>
 800677a:	697b      	ldr	r3, [r7, #20]
 800677c:	2b02      	cmp	r3, #2
 800677e:	d020      	beq.n	80067c2 <HAL_RCCEx_GetPeriphCLKFreq+0xf6>
 8006780:	e039      	b.n	80067f6 <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
    {
    case RCC_PLLSOURCE_MSI:   /* MSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8006782:	4b8c      	ldr	r3, [pc, #560]	@ (80069b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2e8>)
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	f003 0302 	and.w	r3, r3, #2
 800678a:	2b02      	cmp	r3, #2
 800678c:	d116      	bne.n	80067bc <HAL_RCCEx_GetPeriphCLKFreq+0xf0>
      {
        /*MSI frequency range in HZ*/
        pllvco = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 800678e:	4b89      	ldr	r3, [pc, #548]	@ (80069b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2e8>)
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	f003 0308 	and.w	r3, r3, #8
 8006796:	2b00      	cmp	r3, #0
 8006798:	d005      	beq.n	80067a6 <HAL_RCCEx_GetPeriphCLKFreq+0xda>
 800679a:	4b86      	ldr	r3, [pc, #536]	@ (80069b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2e8>)
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	091b      	lsrs	r3, r3, #4
 80067a0:	f003 030f 	and.w	r3, r3, #15
 80067a4:	e005      	b.n	80067b2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6>
 80067a6:	4b83      	ldr	r3, [pc, #524]	@ (80069b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2e8>)
 80067a8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80067ac:	0a1b      	lsrs	r3, r3, #8
 80067ae:	f003 030f 	and.w	r3, r3, #15
 80067b2:	4a82      	ldr	r2, [pc, #520]	@ (80069bc <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 80067b4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80067b8:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 80067ba:	e01f      	b.n	80067fc <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 80067bc:	2300      	movs	r3, #0
 80067be:	61bb      	str	r3, [r7, #24]
      break;
 80067c0:	e01c      	b.n	80067fc <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    case RCC_PLLSOURCE_HSI:   /* HSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80067c2:	4b7c      	ldr	r3, [pc, #496]	@ (80069b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2e8>)
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80067ca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80067ce:	d102      	bne.n	80067d6 <HAL_RCCEx_GetPeriphCLKFreq+0x10a>
      {
        pllvco = HSI_VALUE;
 80067d0:	4b7b      	ldr	r3, [pc, #492]	@ (80069c0 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 80067d2:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 80067d4:	e012      	b.n	80067fc <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 80067d6:	2300      	movs	r3, #0
 80067d8:	61bb      	str	r3, [r7, #24]
      break;
 80067da:	e00f      	b.n	80067fc <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    case RCC_PLLSOURCE_HSE:   /* HSE ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80067dc:	4b75      	ldr	r3, [pc, #468]	@ (80069b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2e8>)
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80067e4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80067e8:	d102      	bne.n	80067f0 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
      {
        pllvco = HSE_VALUE;
 80067ea:	4b76      	ldr	r3, [pc, #472]	@ (80069c4 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 80067ec:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 80067ee:	e005      	b.n	80067fc <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 80067f0:	2300      	movs	r3, #0
 80067f2:	61bb      	str	r3, [r7, #24]
      break;
 80067f4:	e002      	b.n	80067fc <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    default:
      /* No source */
      pllvco = 0U;
 80067f6:	2300      	movs	r3, #0
 80067f8:	61bb      	str	r3, [r7, #24]
      break;
 80067fa:	bf00      	nop
    }

    switch(PeriphClk)
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006802:	f000 842a 	beq.w	800705a <HAL_RCCEx_GetPeriphCLKFreq+0x98e>
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800680c:	f200 850b 	bhi.w	8007226 <HAL_RCCEx_GetPeriphCLKFreq+0xb5a>
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8006816:	f000 80df 	beq.w	80069d8 <HAL_RCCEx_GetPeriphCLKFreq+0x30c>
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8006820:	f200 8501 	bhi.w	8007226 <HAL_RCCEx_GetPeriphCLKFreq+0xb5a>
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800682a:	f000 80d5 	beq.w	80069d8 <HAL_RCCEx_GetPeriphCLKFreq+0x30c>
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006834:	f200 84f7 	bhi.w	8007226 <HAL_RCCEx_GetPeriphCLKFreq+0xb5a>
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800683e:	f000 8377 	beq.w	8006f30 <HAL_RCCEx_GetPeriphCLKFreq+0x864>
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006848:	f200 84ed 	bhi.w	8007226 <HAL_RCCEx_GetPeriphCLKFreq+0xb5a>
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006852:	f000 84c3 	beq.w	80071dc <HAL_RCCEx_GetPeriphCLKFreq+0xb10>
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800685c:	f200 84e3 	bhi.w	8007226 <HAL_RCCEx_GetPeriphCLKFreq+0xb5a>
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006866:	f000 82e6 	beq.w	8006e36 <HAL_RCCEx_GetPeriphCLKFreq+0x76a>
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006870:	f200 84d9 	bhi.w	8007226 <HAL_RCCEx_GetPeriphCLKFreq+0xb5a>
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800687a:	f000 80ad 	beq.w	80069d8 <HAL_RCCEx_GetPeriphCLKFreq+0x30c>
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006884:	f200 84cf 	bhi.w	8007226 <HAL_RCCEx_GetPeriphCLKFreq+0xb5a>
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800688e:	f000 809b 	beq.w	80069c8 <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006898:	f200 84c5 	bhi.w	8007226 <HAL_RCCEx_GetPeriphCLKFreq+0xb5a>
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80068a2:	d07f      	beq.n	80069a4 <HAL_RCCEx_GetPeriphCLKFreq+0x2d8>
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80068aa:	f200 84bc 	bhi.w	8007226 <HAL_RCCEx_GetPeriphCLKFreq+0xb5a>
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80068b4:	f000 8448 	beq.w	8007148 <HAL_RCCEx_GetPeriphCLKFreq+0xa7c>
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80068be:	f200 84b2 	bhi.w	8007226 <HAL_RCCEx_GetPeriphCLKFreq+0xb5a>
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80068c8:	f000 83f0 	beq.w	80070ac <HAL_RCCEx_GetPeriphCLKFreq+0x9e0>
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80068d2:	f200 84a8 	bhi.w	8007226 <HAL_RCCEx_GetPeriphCLKFreq+0xb5a>
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80068dc:	f000 8391 	beq.w	8007002 <HAL_RCCEx_GetPeriphCLKFreq+0x936>
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80068e6:	f200 849e 	bhi.w	8007226 <HAL_RCCEx_GetPeriphCLKFreq+0xb5a>
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	2b80      	cmp	r3, #128	@ 0x80
 80068ee:	f000 835c 	beq.w	8006faa <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	2b80      	cmp	r3, #128	@ 0x80
 80068f6:	f200 8496 	bhi.w	8007226 <HAL_RCCEx_GetPeriphCLKFreq+0xb5a>
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	2b20      	cmp	r3, #32
 80068fe:	d84b      	bhi.n	8006998 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	2b00      	cmp	r3, #0
 8006904:	f000 848f 	beq.w	8007226 <HAL_RCCEx_GetPeriphCLKFreq+0xb5a>
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	3b01      	subs	r3, #1
 800690c:	2b1f      	cmp	r3, #31
 800690e:	f200 848a 	bhi.w	8007226 <HAL_RCCEx_GetPeriphCLKFreq+0xb5a>
 8006912:	a201      	add	r2, pc, #4	@ (adr r2, 8006918 <HAL_RCCEx_GetPeriphCLKFreq+0x24c>)
 8006914:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006918:	08006b2f 	.word	0x08006b2f
 800691c:	08006b9f 	.word	0x08006b9f
 8006920:	08007227 	.word	0x08007227
 8006924:	08006c33 	.word	0x08006c33
 8006928:	08007227 	.word	0x08007227
 800692c:	08007227 	.word	0x08007227
 8006930:	08007227 	.word	0x08007227
 8006934:	08006cbb 	.word	0x08006cbb
 8006938:	08007227 	.word	0x08007227
 800693c:	08007227 	.word	0x08007227
 8006940:	08007227 	.word	0x08007227
 8006944:	08007227 	.word	0x08007227
 8006948:	08007227 	.word	0x08007227
 800694c:	08007227 	.word	0x08007227
 8006950:	08007227 	.word	0x08007227
 8006954:	08006d33 	.word	0x08006d33
 8006958:	08007227 	.word	0x08007227
 800695c:	08007227 	.word	0x08007227
 8006960:	08007227 	.word	0x08007227
 8006964:	08007227 	.word	0x08007227
 8006968:	08007227 	.word	0x08007227
 800696c:	08007227 	.word	0x08007227
 8006970:	08007227 	.word	0x08007227
 8006974:	08007227 	.word	0x08007227
 8006978:	08007227 	.word	0x08007227
 800697c:	08007227 	.word	0x08007227
 8006980:	08007227 	.word	0x08007227
 8006984:	08007227 	.word	0x08007227
 8006988:	08007227 	.word	0x08007227
 800698c:	08007227 	.word	0x08007227
 8006990:	08007227 	.word	0x08007227
 8006994:	08006db5 	.word	0x08006db5
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	2b40      	cmp	r3, #64	@ 0x40
 800699c:	f000 82d9 	beq.w	8006f52 <HAL_RCCEx_GetPeriphCLKFreq+0x886>
      }

#endif /* OCTOSPI1 || OCTOSPI2 */

    default:
      break;
 80069a0:	f000 bc41 	b.w	8007226 <HAL_RCCEx_GetPeriphCLKFreq+0xb5a>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
 80069a4:	69b9      	ldr	r1, [r7, #24]
 80069a6:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 80069aa:	f000 fe25 	bl	80075f8 <RCCEx_GetSAIxPeriphCLKFreq>
 80069ae:	61f8      	str	r0, [r7, #28]
      break;
 80069b0:	f000 bc3a 	b.w	8007228 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
 80069b4:	40021000 	.word	0x40021000
 80069b8:	0003d090 	.word	0x0003d090
 80069bc:	0800efd0 	.word	0x0800efd0
 80069c0:	00f42400 	.word	0x00f42400
 80069c4:	007a1200 	.word	0x007a1200
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI2, pllvco);
 80069c8:	69b9      	ldr	r1, [r7, #24]
 80069ca:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 80069ce:	f000 fe13 	bl	80075f8 <RCCEx_GetSAIxPeriphCLKFreq>
 80069d2:	61f8      	str	r0, [r7, #28]
      break;
 80069d4:	f000 bc28 	b.w	8007228 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
 80069d8:	4ba6      	ldr	r3, [pc, #664]	@ (8006c74 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>)
 80069da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80069de:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 80069e2:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 80069e4:	693b      	ldr	r3, [r7, #16]
 80069e6:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 80069ea:	d015      	beq.n	8006a18 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>
 80069ec:	693b      	ldr	r3, [r7, #16]
 80069ee:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 80069f2:	f200 8092 	bhi.w	8006b1a <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 80069f6:	693b      	ldr	r3, [r7, #16]
 80069f8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80069fc:	d029      	beq.n	8006a52 <HAL_RCCEx_GetPeriphCLKFreq+0x386>
 80069fe:	693b      	ldr	r3, [r7, #16]
 8006a00:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006a04:	f200 8089 	bhi.w	8006b1a <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 8006a08:	693b      	ldr	r3, [r7, #16]
 8006a0a:	2b00      	cmp	r3, #0
 8006a0c:	d07b      	beq.n	8006b06 <HAL_RCCEx_GetPeriphCLKFreq+0x43a>
 8006a0e:	693b      	ldr	r3, [r7, #16]
 8006a10:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006a14:	d04a      	beq.n	8006aac <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
          break;
 8006a16:	e080      	b.n	8006b1a <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8006a18:	4b96      	ldr	r3, [pc, #600]	@ (8006c74 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>)
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	f003 0302 	and.w	r3, r3, #2
 8006a20:	2b02      	cmp	r3, #2
 8006a22:	d17c      	bne.n	8006b1e <HAL_RCCEx_GetPeriphCLKFreq+0x452>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8006a24:	4b93      	ldr	r3, [pc, #588]	@ (8006c74 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>)
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	f003 0308 	and.w	r3, r3, #8
 8006a2c:	2b00      	cmp	r3, #0
 8006a2e:	d005      	beq.n	8006a3c <HAL_RCCEx_GetPeriphCLKFreq+0x370>
 8006a30:	4b90      	ldr	r3, [pc, #576]	@ (8006c74 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>)
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	091b      	lsrs	r3, r3, #4
 8006a36:	f003 030f 	and.w	r3, r3, #15
 8006a3a:	e005      	b.n	8006a48 <HAL_RCCEx_GetPeriphCLKFreq+0x37c>
 8006a3c:	4b8d      	ldr	r3, [pc, #564]	@ (8006c74 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>)
 8006a3e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006a42:	0a1b      	lsrs	r3, r3, #8
 8006a44:	f003 030f 	and.w	r3, r3, #15
 8006a48:	4a8b      	ldr	r2, [pc, #556]	@ (8006c78 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8006a4a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006a4e:	61fb      	str	r3, [r7, #28]
          break;
 8006a50:	e065      	b.n	8006b1e <HAL_RCCEx_GetPeriphCLKFreq+0x452>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 8006a52:	4b88      	ldr	r3, [pc, #544]	@ (8006c74 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>)
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006a5a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006a5e:	d160      	bne.n	8006b22 <HAL_RCCEx_GetPeriphCLKFreq+0x456>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 8006a60:	4b84      	ldr	r3, [pc, #528]	@ (8006c74 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>)
 8006a62:	68db      	ldr	r3, [r3, #12]
 8006a64:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006a68:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006a6c:	d159      	bne.n	8006b22 <HAL_RCCEx_GetPeriphCLKFreq+0x456>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8006a6e:	4b81      	ldr	r3, [pc, #516]	@ (8006c74 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>)
 8006a70:	68db      	ldr	r3, [r3, #12]
 8006a72:	0a1b      	lsrs	r3, r3, #8
 8006a74:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006a78:	60fb      	str	r3, [r7, #12]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8006a7a:	69bb      	ldr	r3, [r7, #24]
 8006a7c:	68fa      	ldr	r2, [r7, #12]
 8006a7e:	fb03 f202 	mul.w	r2, r3, r2
 8006a82:	4b7c      	ldr	r3, [pc, #496]	@ (8006c74 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>)
 8006a84:	68db      	ldr	r3, [r3, #12]
 8006a86:	091b      	lsrs	r3, r3, #4
 8006a88:	f003 0307 	and.w	r3, r3, #7
 8006a8c:	3301      	adds	r3, #1
 8006a8e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006a92:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 8006a94:	4b77      	ldr	r3, [pc, #476]	@ (8006c74 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>)
 8006a96:	68db      	ldr	r3, [r3, #12]
 8006a98:	0d5b      	lsrs	r3, r3, #21
 8006a9a:	f003 0303 	and.w	r3, r3, #3
 8006a9e:	3301      	adds	r3, #1
 8006aa0:	005b      	lsls	r3, r3, #1
 8006aa2:	69ba      	ldr	r2, [r7, #24]
 8006aa4:	fbb2 f3f3 	udiv	r3, r2, r3
 8006aa8:	61fb      	str	r3, [r7, #28]
          break;
 8006aaa:	e03a      	b.n	8006b22 <HAL_RCCEx_GetPeriphCLKFreq+0x456>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
 8006aac:	4b71      	ldr	r3, [pc, #452]	@ (8006c74 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>)
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006ab4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006ab8:	d135      	bne.n	8006b26 <HAL_RCCEx_GetPeriphCLKFreq+0x45a>
            if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
 8006aba:	4b6e      	ldr	r3, [pc, #440]	@ (8006c74 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>)
 8006abc:	691b      	ldr	r3, [r3, #16]
 8006abe:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006ac2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006ac6:	d12e      	bne.n	8006b26 <HAL_RCCEx_GetPeriphCLKFreq+0x45a>
              plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8006ac8:	4b6a      	ldr	r3, [pc, #424]	@ (8006c74 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>)
 8006aca:	691b      	ldr	r3, [r3, #16]
 8006acc:	0a1b      	lsrs	r3, r3, #8
 8006ace:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006ad2:	60fb      	str	r3, [r7, #12]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8006ad4:	69bb      	ldr	r3, [r7, #24]
 8006ad6:	68fa      	ldr	r2, [r7, #12]
 8006ad8:	fb03 f202 	mul.w	r2, r3, r2
 8006adc:	4b65      	ldr	r3, [pc, #404]	@ (8006c74 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>)
 8006ade:	68db      	ldr	r3, [r3, #12]
 8006ae0:	091b      	lsrs	r3, r3, #4
 8006ae2:	f003 0307 	and.w	r3, r3, #7
 8006ae6:	3301      	adds	r3, #1
 8006ae8:	fbb2 f3f3 	udiv	r3, r2, r3
 8006aec:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U));
 8006aee:	4b61      	ldr	r3, [pc, #388]	@ (8006c74 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>)
 8006af0:	691b      	ldr	r3, [r3, #16]
 8006af2:	0d5b      	lsrs	r3, r3, #21
 8006af4:	f003 0303 	and.w	r3, r3, #3
 8006af8:	3301      	adds	r3, #1
 8006afa:	005b      	lsls	r3, r3, #1
 8006afc:	69ba      	ldr	r2, [r7, #24]
 8006afe:	fbb2 f3f3 	udiv	r3, r2, r3
 8006b02:	61fb      	str	r3, [r7, #28]
          break;
 8006b04:	e00f      	b.n	8006b26 <HAL_RCCEx_GetPeriphCLKFreq+0x45a>
          if(HAL_IS_BIT_SET(RCC->CRRCR, RCC_CRRCR_HSI48RDY)) /* HSI48 ? */
 8006b06:	4b5b      	ldr	r3, [pc, #364]	@ (8006c74 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>)
 8006b08:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006b0c:	f003 0302 	and.w	r3, r3, #2
 8006b10:	2b02      	cmp	r3, #2
 8006b12:	d10a      	bne.n	8006b2a <HAL_RCCEx_GetPeriphCLKFreq+0x45e>
            frequency = HSI48_VALUE;
 8006b14:	4b59      	ldr	r3, [pc, #356]	@ (8006c7c <HAL_RCCEx_GetPeriphCLKFreq+0x5b0>)
 8006b16:	61fb      	str	r3, [r7, #28]
          break;
 8006b18:	e007      	b.n	8006b2a <HAL_RCCEx_GetPeriphCLKFreq+0x45e>
          break;
 8006b1a:	bf00      	nop
 8006b1c:	e384      	b.n	8007228 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
          break;
 8006b1e:	bf00      	nop
 8006b20:	e382      	b.n	8007228 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
          break;
 8006b22:	bf00      	nop
 8006b24:	e380      	b.n	8007228 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
          break;
 8006b26:	bf00      	nop
 8006b28:	e37e      	b.n	8007228 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
          break;
 8006b2a:	bf00      	nop
        break;
 8006b2c:	e37c      	b.n	8007228 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 8006b2e:	4b51      	ldr	r3, [pc, #324]	@ (8006c74 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>)
 8006b30:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006b34:	f003 0303 	and.w	r3, r3, #3
 8006b38:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8006b3a:	693b      	ldr	r3, [r7, #16]
 8006b3c:	2b03      	cmp	r3, #3
 8006b3e:	d828      	bhi.n	8006b92 <HAL_RCCEx_GetPeriphCLKFreq+0x4c6>
 8006b40:	a201      	add	r2, pc, #4	@ (adr r2, 8006b48 <HAL_RCCEx_GetPeriphCLKFreq+0x47c>)
 8006b42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b46:	bf00      	nop
 8006b48:	08006b59 	.word	0x08006b59
 8006b4c:	08006b61 	.word	0x08006b61
 8006b50:	08006b69 	.word	0x08006b69
 8006b54:	08006b7d 	.word	0x08006b7d
          frequency = HAL_RCC_GetPCLK2Freq();
 8006b58:	f7ff fa46 	bl	8005fe8 <HAL_RCC_GetPCLK2Freq>
 8006b5c:	61f8      	str	r0, [r7, #28]
          break;
 8006b5e:	e01d      	b.n	8006b9c <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
          frequency = HAL_RCC_GetSysClockFreq();
 8006b60:	f7ff f994 	bl	8005e8c <HAL_RCC_GetSysClockFreq>
 8006b64:	61f8      	str	r0, [r7, #28]
          break;
 8006b66:	e019      	b.n	8006b9c <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006b68:	4b42      	ldr	r3, [pc, #264]	@ (8006c74 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>)
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006b70:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006b74:	d10f      	bne.n	8006b96 <HAL_RCCEx_GetPeriphCLKFreq+0x4ca>
            frequency = HSI_VALUE;
 8006b76:	4b42      	ldr	r3, [pc, #264]	@ (8006c80 <HAL_RCCEx_GetPeriphCLKFreq+0x5b4>)
 8006b78:	61fb      	str	r3, [r7, #28]
          break;
 8006b7a:	e00c      	b.n	8006b96 <HAL_RCCEx_GetPeriphCLKFreq+0x4ca>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8006b7c:	4b3d      	ldr	r3, [pc, #244]	@ (8006c74 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>)
 8006b7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006b82:	f003 0302 	and.w	r3, r3, #2
 8006b86:	2b02      	cmp	r3, #2
 8006b88:	d107      	bne.n	8006b9a <HAL_RCCEx_GetPeriphCLKFreq+0x4ce>
            frequency = LSE_VALUE;
 8006b8a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006b8e:	61fb      	str	r3, [r7, #28]
          break;
 8006b90:	e003      	b.n	8006b9a <HAL_RCCEx_GetPeriphCLKFreq+0x4ce>
          break;
 8006b92:	bf00      	nop
 8006b94:	e348      	b.n	8007228 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
          break;
 8006b96:	bf00      	nop
 8006b98:	e346      	b.n	8007228 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
          break;
 8006b9a:	bf00      	nop
        break;
 8006b9c:	e344      	b.n	8007228 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 8006b9e:	4b35      	ldr	r3, [pc, #212]	@ (8006c74 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>)
 8006ba0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006ba4:	f003 030c 	and.w	r3, r3, #12
 8006ba8:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8006baa:	693b      	ldr	r3, [r7, #16]
 8006bac:	2b0c      	cmp	r3, #12
 8006bae:	d83a      	bhi.n	8006c26 <HAL_RCCEx_GetPeriphCLKFreq+0x55a>
 8006bb0:	a201      	add	r2, pc, #4	@ (adr r2, 8006bb8 <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>)
 8006bb2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006bb6:	bf00      	nop
 8006bb8:	08006bed 	.word	0x08006bed
 8006bbc:	08006c27 	.word	0x08006c27
 8006bc0:	08006c27 	.word	0x08006c27
 8006bc4:	08006c27 	.word	0x08006c27
 8006bc8:	08006bf5 	.word	0x08006bf5
 8006bcc:	08006c27 	.word	0x08006c27
 8006bd0:	08006c27 	.word	0x08006c27
 8006bd4:	08006c27 	.word	0x08006c27
 8006bd8:	08006bfd 	.word	0x08006bfd
 8006bdc:	08006c27 	.word	0x08006c27
 8006be0:	08006c27 	.word	0x08006c27
 8006be4:	08006c27 	.word	0x08006c27
 8006be8:	08006c11 	.word	0x08006c11
          frequency = HAL_RCC_GetPCLK1Freq();
 8006bec:	f7ff f9e6 	bl	8005fbc <HAL_RCC_GetPCLK1Freq>
 8006bf0:	61f8      	str	r0, [r7, #28]
          break;
 8006bf2:	e01d      	b.n	8006c30 <HAL_RCCEx_GetPeriphCLKFreq+0x564>
          frequency = HAL_RCC_GetSysClockFreq();
 8006bf4:	f7ff f94a 	bl	8005e8c <HAL_RCC_GetSysClockFreq>
 8006bf8:	61f8      	str	r0, [r7, #28]
          break;
 8006bfa:	e019      	b.n	8006c30 <HAL_RCCEx_GetPeriphCLKFreq+0x564>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006bfc:	4b1d      	ldr	r3, [pc, #116]	@ (8006c74 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>)
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006c04:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006c08:	d10f      	bne.n	8006c2a <HAL_RCCEx_GetPeriphCLKFreq+0x55e>
            frequency = HSI_VALUE;
 8006c0a:	4b1d      	ldr	r3, [pc, #116]	@ (8006c80 <HAL_RCCEx_GetPeriphCLKFreq+0x5b4>)
 8006c0c:	61fb      	str	r3, [r7, #28]
          break;
 8006c0e:	e00c      	b.n	8006c2a <HAL_RCCEx_GetPeriphCLKFreq+0x55e>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8006c10:	4b18      	ldr	r3, [pc, #96]	@ (8006c74 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>)
 8006c12:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006c16:	f003 0302 	and.w	r3, r3, #2
 8006c1a:	2b02      	cmp	r3, #2
 8006c1c:	d107      	bne.n	8006c2e <HAL_RCCEx_GetPeriphCLKFreq+0x562>
            frequency = LSE_VALUE;
 8006c1e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006c22:	61fb      	str	r3, [r7, #28]
          break;
 8006c24:	e003      	b.n	8006c2e <HAL_RCCEx_GetPeriphCLKFreq+0x562>
          break;
 8006c26:	bf00      	nop
 8006c28:	e2fe      	b.n	8007228 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
          break;
 8006c2a:	bf00      	nop
 8006c2c:	e2fc      	b.n	8007228 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
          break;
 8006c2e:	bf00      	nop
        break;
 8006c30:	e2fa      	b.n	8007228 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 8006c32:	4b10      	ldr	r3, [pc, #64]	@ (8006c74 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>)
 8006c34:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006c38:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8006c3c:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8006c3e:	693b      	ldr	r3, [r7, #16]
 8006c40:	2b30      	cmp	r3, #48	@ 0x30
 8006c42:	d029      	beq.n	8006c98 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
 8006c44:	693b      	ldr	r3, [r7, #16]
 8006c46:	2b30      	cmp	r3, #48	@ 0x30
 8006c48:	d831      	bhi.n	8006cae <HAL_RCCEx_GetPeriphCLKFreq+0x5e2>
 8006c4a:	693b      	ldr	r3, [r7, #16]
 8006c4c:	2b20      	cmp	r3, #32
 8006c4e:	d019      	beq.n	8006c84 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>
 8006c50:	693b      	ldr	r3, [r7, #16]
 8006c52:	2b20      	cmp	r3, #32
 8006c54:	d82b      	bhi.n	8006cae <HAL_RCCEx_GetPeriphCLKFreq+0x5e2>
 8006c56:	693b      	ldr	r3, [r7, #16]
 8006c58:	2b00      	cmp	r3, #0
 8006c5a:	d003      	beq.n	8006c64 <HAL_RCCEx_GetPeriphCLKFreq+0x598>
 8006c5c:	693b      	ldr	r3, [r7, #16]
 8006c5e:	2b10      	cmp	r3, #16
 8006c60:	d004      	beq.n	8006c6c <HAL_RCCEx_GetPeriphCLKFreq+0x5a0>
          break;
 8006c62:	e024      	b.n	8006cae <HAL_RCCEx_GetPeriphCLKFreq+0x5e2>
          frequency = HAL_RCC_GetPCLK1Freq();
 8006c64:	f7ff f9aa 	bl	8005fbc <HAL_RCC_GetPCLK1Freq>
 8006c68:	61f8      	str	r0, [r7, #28]
          break;
 8006c6a:	e025      	b.n	8006cb8 <HAL_RCCEx_GetPeriphCLKFreq+0x5ec>
          frequency = HAL_RCC_GetSysClockFreq();
 8006c6c:	f7ff f90e 	bl	8005e8c <HAL_RCC_GetSysClockFreq>
 8006c70:	61f8      	str	r0, [r7, #28]
          break;
 8006c72:	e021      	b.n	8006cb8 <HAL_RCCEx_GetPeriphCLKFreq+0x5ec>
 8006c74:	40021000 	.word	0x40021000
 8006c78:	0800efd0 	.word	0x0800efd0
 8006c7c:	02dc6c00 	.word	0x02dc6c00
 8006c80:	00f42400 	.word	0x00f42400
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006c84:	4b8f      	ldr	r3, [pc, #572]	@ (8006ec4 <HAL_RCCEx_GetPeriphCLKFreq+0x7f8>)
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006c8c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006c90:	d10f      	bne.n	8006cb2 <HAL_RCCEx_GetPeriphCLKFreq+0x5e6>
            frequency = HSI_VALUE;
 8006c92:	4b8d      	ldr	r3, [pc, #564]	@ (8006ec8 <HAL_RCCEx_GetPeriphCLKFreq+0x7fc>)
 8006c94:	61fb      	str	r3, [r7, #28]
          break;
 8006c96:	e00c      	b.n	8006cb2 <HAL_RCCEx_GetPeriphCLKFreq+0x5e6>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8006c98:	4b8a      	ldr	r3, [pc, #552]	@ (8006ec4 <HAL_RCCEx_GetPeriphCLKFreq+0x7f8>)
 8006c9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006c9e:	f003 0302 	and.w	r3, r3, #2
 8006ca2:	2b02      	cmp	r3, #2
 8006ca4:	d107      	bne.n	8006cb6 <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
            frequency = LSE_VALUE;
 8006ca6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006caa:	61fb      	str	r3, [r7, #28]
          break;
 8006cac:	e003      	b.n	8006cb6 <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
          break;
 8006cae:	bf00      	nop
 8006cb0:	e2ba      	b.n	8007228 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
          break;
 8006cb2:	bf00      	nop
 8006cb4:	e2b8      	b.n	8007228 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
          break;
 8006cb6:	bf00      	nop
        break;
 8006cb8:	e2b6      	b.n	8007228 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
        srcclk = __HAL_RCC_GET_UART4_SOURCE();
 8006cba:	4b82      	ldr	r3, [pc, #520]	@ (8006ec4 <HAL_RCCEx_GetPeriphCLKFreq+0x7f8>)
 8006cbc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006cc0:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8006cc4:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8006cc6:	693b      	ldr	r3, [r7, #16]
 8006cc8:	2bc0      	cmp	r3, #192	@ 0xc0
 8006cca:	d021      	beq.n	8006d10 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
 8006ccc:	693b      	ldr	r3, [r7, #16]
 8006cce:	2bc0      	cmp	r3, #192	@ 0xc0
 8006cd0:	d829      	bhi.n	8006d26 <HAL_RCCEx_GetPeriphCLKFreq+0x65a>
 8006cd2:	693b      	ldr	r3, [r7, #16]
 8006cd4:	2b80      	cmp	r3, #128	@ 0x80
 8006cd6:	d011      	beq.n	8006cfc <HAL_RCCEx_GetPeriphCLKFreq+0x630>
 8006cd8:	693b      	ldr	r3, [r7, #16]
 8006cda:	2b80      	cmp	r3, #128	@ 0x80
 8006cdc:	d823      	bhi.n	8006d26 <HAL_RCCEx_GetPeriphCLKFreq+0x65a>
 8006cde:	693b      	ldr	r3, [r7, #16]
 8006ce0:	2b00      	cmp	r3, #0
 8006ce2:	d003      	beq.n	8006cec <HAL_RCCEx_GetPeriphCLKFreq+0x620>
 8006ce4:	693b      	ldr	r3, [r7, #16]
 8006ce6:	2b40      	cmp	r3, #64	@ 0x40
 8006ce8:	d004      	beq.n	8006cf4 <HAL_RCCEx_GetPeriphCLKFreq+0x628>
          break;
 8006cea:	e01c      	b.n	8006d26 <HAL_RCCEx_GetPeriphCLKFreq+0x65a>
          frequency = HAL_RCC_GetPCLK1Freq();
 8006cec:	f7ff f966 	bl	8005fbc <HAL_RCC_GetPCLK1Freq>
 8006cf0:	61f8      	str	r0, [r7, #28]
          break;
 8006cf2:	e01d      	b.n	8006d30 <HAL_RCCEx_GetPeriphCLKFreq+0x664>
          frequency = HAL_RCC_GetSysClockFreq();
 8006cf4:	f7ff f8ca 	bl	8005e8c <HAL_RCC_GetSysClockFreq>
 8006cf8:	61f8      	str	r0, [r7, #28]
          break;
 8006cfa:	e019      	b.n	8006d30 <HAL_RCCEx_GetPeriphCLKFreq+0x664>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006cfc:	4b71      	ldr	r3, [pc, #452]	@ (8006ec4 <HAL_RCCEx_GetPeriphCLKFreq+0x7f8>)
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006d04:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006d08:	d10f      	bne.n	8006d2a <HAL_RCCEx_GetPeriphCLKFreq+0x65e>
            frequency = HSI_VALUE;
 8006d0a:	4b6f      	ldr	r3, [pc, #444]	@ (8006ec8 <HAL_RCCEx_GetPeriphCLKFreq+0x7fc>)
 8006d0c:	61fb      	str	r3, [r7, #28]
          break;
 8006d0e:	e00c      	b.n	8006d2a <HAL_RCCEx_GetPeriphCLKFreq+0x65e>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8006d10:	4b6c      	ldr	r3, [pc, #432]	@ (8006ec4 <HAL_RCCEx_GetPeriphCLKFreq+0x7f8>)
 8006d12:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006d16:	f003 0302 	and.w	r3, r3, #2
 8006d1a:	2b02      	cmp	r3, #2
 8006d1c:	d107      	bne.n	8006d2e <HAL_RCCEx_GetPeriphCLKFreq+0x662>
            frequency = LSE_VALUE;
 8006d1e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006d22:	61fb      	str	r3, [r7, #28]
          break;
 8006d24:	e003      	b.n	8006d2e <HAL_RCCEx_GetPeriphCLKFreq+0x662>
          break;
 8006d26:	bf00      	nop
 8006d28:	e27e      	b.n	8007228 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
          break;
 8006d2a:	bf00      	nop
 8006d2c:	e27c      	b.n	8007228 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
          break;
 8006d2e:	bf00      	nop
        break;
 8006d30:	e27a      	b.n	8007228 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
        srcclk = __HAL_RCC_GET_UART5_SOURCE();
 8006d32:	4b64      	ldr	r3, [pc, #400]	@ (8006ec4 <HAL_RCCEx_GetPeriphCLKFreq+0x7f8>)
 8006d34:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006d38:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006d3c:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8006d3e:	693b      	ldr	r3, [r7, #16]
 8006d40:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006d44:	d025      	beq.n	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x6c6>
 8006d46:	693b      	ldr	r3, [r7, #16]
 8006d48:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006d4c:	d82c      	bhi.n	8006da8 <HAL_RCCEx_GetPeriphCLKFreq+0x6dc>
 8006d4e:	693b      	ldr	r3, [r7, #16]
 8006d50:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006d54:	d013      	beq.n	8006d7e <HAL_RCCEx_GetPeriphCLKFreq+0x6b2>
 8006d56:	693b      	ldr	r3, [r7, #16]
 8006d58:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006d5c:	d824      	bhi.n	8006da8 <HAL_RCCEx_GetPeriphCLKFreq+0x6dc>
 8006d5e:	693b      	ldr	r3, [r7, #16]
 8006d60:	2b00      	cmp	r3, #0
 8006d62:	d004      	beq.n	8006d6e <HAL_RCCEx_GetPeriphCLKFreq+0x6a2>
 8006d64:	693b      	ldr	r3, [r7, #16]
 8006d66:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006d6a:	d004      	beq.n	8006d76 <HAL_RCCEx_GetPeriphCLKFreq+0x6aa>
          break;
 8006d6c:	e01c      	b.n	8006da8 <HAL_RCCEx_GetPeriphCLKFreq+0x6dc>
          frequency = HAL_RCC_GetPCLK1Freq();
 8006d6e:	f7ff f925 	bl	8005fbc <HAL_RCC_GetPCLK1Freq>
 8006d72:	61f8      	str	r0, [r7, #28]
          break;
 8006d74:	e01d      	b.n	8006db2 <HAL_RCCEx_GetPeriphCLKFreq+0x6e6>
          frequency = HAL_RCC_GetSysClockFreq();
 8006d76:	f7ff f889 	bl	8005e8c <HAL_RCC_GetSysClockFreq>
 8006d7a:	61f8      	str	r0, [r7, #28]
          break;
 8006d7c:	e019      	b.n	8006db2 <HAL_RCCEx_GetPeriphCLKFreq+0x6e6>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006d7e:	4b51      	ldr	r3, [pc, #324]	@ (8006ec4 <HAL_RCCEx_GetPeriphCLKFreq+0x7f8>)
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006d86:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006d8a:	d10f      	bne.n	8006dac <HAL_RCCEx_GetPeriphCLKFreq+0x6e0>
            frequency = HSI_VALUE;
 8006d8c:	4b4e      	ldr	r3, [pc, #312]	@ (8006ec8 <HAL_RCCEx_GetPeriphCLKFreq+0x7fc>)
 8006d8e:	61fb      	str	r3, [r7, #28]
          break;
 8006d90:	e00c      	b.n	8006dac <HAL_RCCEx_GetPeriphCLKFreq+0x6e0>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8006d92:	4b4c      	ldr	r3, [pc, #304]	@ (8006ec4 <HAL_RCCEx_GetPeriphCLKFreq+0x7f8>)
 8006d94:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006d98:	f003 0302 	and.w	r3, r3, #2
 8006d9c:	2b02      	cmp	r3, #2
 8006d9e:	d107      	bne.n	8006db0 <HAL_RCCEx_GetPeriphCLKFreq+0x6e4>
            frequency = LSE_VALUE;
 8006da0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006da4:	61fb      	str	r3, [r7, #28]
          break;
 8006da6:	e003      	b.n	8006db0 <HAL_RCCEx_GetPeriphCLKFreq+0x6e4>
          break;
 8006da8:	bf00      	nop
 8006daa:	e23d      	b.n	8007228 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
          break;
 8006dac:	bf00      	nop
 8006dae:	e23b      	b.n	8007228 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
          break;
 8006db0:	bf00      	nop
        break;
 8006db2:	e239      	b.n	8007228 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8006db4:	4b43      	ldr	r3, [pc, #268]	@ (8006ec4 <HAL_RCCEx_GetPeriphCLKFreq+0x7f8>)
 8006db6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006dba:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8006dbe:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8006dc0:	693b      	ldr	r3, [r7, #16]
 8006dc2:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006dc6:	d025      	beq.n	8006e14 <HAL_RCCEx_GetPeriphCLKFreq+0x748>
 8006dc8:	693b      	ldr	r3, [r7, #16]
 8006dca:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006dce:	d82c      	bhi.n	8006e2a <HAL_RCCEx_GetPeriphCLKFreq+0x75e>
 8006dd0:	693b      	ldr	r3, [r7, #16]
 8006dd2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006dd6:	d013      	beq.n	8006e00 <HAL_RCCEx_GetPeriphCLKFreq+0x734>
 8006dd8:	693b      	ldr	r3, [r7, #16]
 8006dda:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006dde:	d824      	bhi.n	8006e2a <HAL_RCCEx_GetPeriphCLKFreq+0x75e>
 8006de0:	693b      	ldr	r3, [r7, #16]
 8006de2:	2b00      	cmp	r3, #0
 8006de4:	d004      	beq.n	8006df0 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 8006de6:	693b      	ldr	r3, [r7, #16]
 8006de8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006dec:	d004      	beq.n	8006df8 <HAL_RCCEx_GetPeriphCLKFreq+0x72c>
          break;
 8006dee:	e01c      	b.n	8006e2a <HAL_RCCEx_GetPeriphCLKFreq+0x75e>
          frequency = HAL_RCC_GetPCLK1Freq();
 8006df0:	f7ff f8e4 	bl	8005fbc <HAL_RCC_GetPCLK1Freq>
 8006df4:	61f8      	str	r0, [r7, #28]
          break;
 8006df6:	e01d      	b.n	8006e34 <HAL_RCCEx_GetPeriphCLKFreq+0x768>
          frequency = HAL_RCC_GetSysClockFreq();
 8006df8:	f7ff f848 	bl	8005e8c <HAL_RCC_GetSysClockFreq>
 8006dfc:	61f8      	str	r0, [r7, #28]
          break;
 8006dfe:	e019      	b.n	8006e34 <HAL_RCCEx_GetPeriphCLKFreq+0x768>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006e00:	4b30      	ldr	r3, [pc, #192]	@ (8006ec4 <HAL_RCCEx_GetPeriphCLKFreq+0x7f8>)
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006e08:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006e0c:	d10f      	bne.n	8006e2e <HAL_RCCEx_GetPeriphCLKFreq+0x762>
            frequency = HSI_VALUE;
 8006e0e:	4b2e      	ldr	r3, [pc, #184]	@ (8006ec8 <HAL_RCCEx_GetPeriphCLKFreq+0x7fc>)
 8006e10:	61fb      	str	r3, [r7, #28]
          break;
 8006e12:	e00c      	b.n	8006e2e <HAL_RCCEx_GetPeriphCLKFreq+0x762>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8006e14:	4b2b      	ldr	r3, [pc, #172]	@ (8006ec4 <HAL_RCCEx_GetPeriphCLKFreq+0x7f8>)
 8006e16:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006e1a:	f003 0302 	and.w	r3, r3, #2
 8006e1e:	2b02      	cmp	r3, #2
 8006e20:	d107      	bne.n	8006e32 <HAL_RCCEx_GetPeriphCLKFreq+0x766>
            frequency = LSE_VALUE;
 8006e22:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006e26:	61fb      	str	r3, [r7, #28]
          break;
 8006e28:	e003      	b.n	8006e32 <HAL_RCCEx_GetPeriphCLKFreq+0x766>
          break;
 8006e2a:	bf00      	nop
 8006e2c:	e1fc      	b.n	8007228 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
          break;
 8006e2e:	bf00      	nop
 8006e30:	e1fa      	b.n	8007228 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
          break;
 8006e32:	bf00      	nop
        break;
 8006e34:	e1f8      	b.n	8007228 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
        srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8006e36:	4b23      	ldr	r3, [pc, #140]	@ (8006ec4 <HAL_RCCEx_GetPeriphCLKFreq+0x7f8>)
 8006e38:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006e3c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8006e40:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8006e42:	693b      	ldr	r3, [r7, #16]
 8006e44:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006e48:	d00c      	beq.n	8006e64 <HAL_RCCEx_GetPeriphCLKFreq+0x798>
 8006e4a:	693b      	ldr	r3, [r7, #16]
 8006e4c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006e50:	d868      	bhi.n	8006f24 <HAL_RCCEx_GetPeriphCLKFreq+0x858>
 8006e52:	693b      	ldr	r3, [r7, #16]
 8006e54:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006e58:	d008      	beq.n	8006e6c <HAL_RCCEx_GetPeriphCLKFreq+0x7a0>
 8006e5a:	693b      	ldr	r3, [r7, #16]
 8006e5c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006e60:	d034      	beq.n	8006ecc <HAL_RCCEx_GetPeriphCLKFreq+0x800>
          break;
 8006e62:	e05f      	b.n	8006f24 <HAL_RCCEx_GetPeriphCLKFreq+0x858>
          frequency = HAL_RCC_GetSysClockFreq();
 8006e64:	f7ff f812 	bl	8005e8c <HAL_RCC_GetSysClockFreq>
 8006e68:	61f8      	str	r0, [r7, #28]
          break;
 8006e6a:	e060      	b.n	8006f2e <HAL_RCCEx_GetPeriphCLKFreq+0x862>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_ADC1CLK) != 0U))
 8006e6c:	4b15      	ldr	r3, [pc, #84]	@ (8006ec4 <HAL_RCCEx_GetPeriphCLKFreq+0x7f8>)
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006e74:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006e78:	d156      	bne.n	8006f28 <HAL_RCCEx_GetPeriphCLKFreq+0x85c>
 8006e7a:	4b12      	ldr	r3, [pc, #72]	@ (8006ec4 <HAL_RCCEx_GetPeriphCLKFreq+0x7f8>)
 8006e7c:	691b      	ldr	r3, [r3, #16]
 8006e7e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006e82:	2b00      	cmp	r3, #0
 8006e84:	d050      	beq.n	8006f28 <HAL_RCCEx_GetPeriphCLKFreq+0x85c>
            plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8006e86:	4b0f      	ldr	r3, [pc, #60]	@ (8006ec4 <HAL_RCCEx_GetPeriphCLKFreq+0x7f8>)
 8006e88:	691b      	ldr	r3, [r3, #16]
 8006e8a:	0a1b      	lsrs	r3, r3, #8
 8006e8c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006e90:	60fb      	str	r3, [r7, #12]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8006e92:	69bb      	ldr	r3, [r7, #24]
 8006e94:	68fa      	ldr	r2, [r7, #12]
 8006e96:	fb03 f202 	mul.w	r2, r3, r2
 8006e9a:	4b0a      	ldr	r3, [pc, #40]	@ (8006ec4 <HAL_RCCEx_GetPeriphCLKFreq+0x7f8>)
 8006e9c:	68db      	ldr	r3, [r3, #12]
 8006e9e:	091b      	lsrs	r3, r3, #4
 8006ea0:	f003 0307 	and.w	r3, r3, #7
 8006ea4:	3301      	adds	r3, #1
 8006ea6:	fbb2 f3f3 	udiv	r3, r2, r3
 8006eaa:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >> RCC_PLLSAI1CFGR_PLLSAI1R_Pos) + 1U) << 1U));
 8006eac:	4b05      	ldr	r3, [pc, #20]	@ (8006ec4 <HAL_RCCEx_GetPeriphCLKFreq+0x7f8>)
 8006eae:	691b      	ldr	r3, [r3, #16]
 8006eb0:	0e5b      	lsrs	r3, r3, #25
 8006eb2:	f003 0303 	and.w	r3, r3, #3
 8006eb6:	3301      	adds	r3, #1
 8006eb8:	005b      	lsls	r3, r3, #1
 8006eba:	69ba      	ldr	r2, [r7, #24]
 8006ebc:	fbb2 f3f3 	udiv	r3, r2, r3
 8006ec0:	61fb      	str	r3, [r7, #28]
          break;
 8006ec2:	e031      	b.n	8006f28 <HAL_RCCEx_GetPeriphCLKFreq+0x85c>
 8006ec4:	40021000 	.word	0x40021000
 8006ec8:	00f42400 	.word	0x00f42400
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI2RDY) && (__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_ADC2CLK) != 0U))
 8006ecc:	4b9c      	ldr	r3, [pc, #624]	@ (8007140 <HAL_RCCEx_GetPeriphCLKFreq+0xa74>)
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006ed4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006ed8:	d128      	bne.n	8006f2c <HAL_RCCEx_GetPeriphCLKFreq+0x860>
 8006eda:	4b99      	ldr	r3, [pc, #612]	@ (8007140 <HAL_RCCEx_GetPeriphCLKFreq+0xa74>)
 8006edc:	695b      	ldr	r3, [r3, #20]
 8006ede:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006ee2:	2b00      	cmp	r3, #0
 8006ee4:	d022      	beq.n	8006f2c <HAL_RCCEx_GetPeriphCLKFreq+0x860>
            plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 8006ee6:	4b96      	ldr	r3, [pc, #600]	@ (8007140 <HAL_RCCEx_GetPeriphCLKFreq+0xa74>)
 8006ee8:	695b      	ldr	r3, [r3, #20]
 8006eea:	0a1b      	lsrs	r3, r3, #8
 8006eec:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006ef0:	60fb      	str	r3, [r7, #12]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8006ef2:	69bb      	ldr	r3, [r7, #24]
 8006ef4:	68fa      	ldr	r2, [r7, #12]
 8006ef6:	fb03 f202 	mul.w	r2, r3, r2
 8006efa:	4b91      	ldr	r3, [pc, #580]	@ (8007140 <HAL_RCCEx_GetPeriphCLKFreq+0xa74>)
 8006efc:	68db      	ldr	r3, [r3, #12]
 8006efe:	091b      	lsrs	r3, r3, #4
 8006f00:	f003 0307 	and.w	r3, r3, #7
 8006f04:	3301      	adds	r3, #1
 8006f06:	fbb2 f3f3 	udiv	r3, r2, r3
 8006f0a:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2R) >> RCC_PLLSAI2CFGR_PLLSAI2R_Pos) + 1U) << 1U));
 8006f0c:	4b8c      	ldr	r3, [pc, #560]	@ (8007140 <HAL_RCCEx_GetPeriphCLKFreq+0xa74>)
 8006f0e:	695b      	ldr	r3, [r3, #20]
 8006f10:	0e5b      	lsrs	r3, r3, #25
 8006f12:	f003 0303 	and.w	r3, r3, #3
 8006f16:	3301      	adds	r3, #1
 8006f18:	005b      	lsls	r3, r3, #1
 8006f1a:	69ba      	ldr	r2, [r7, #24]
 8006f1c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006f20:	61fb      	str	r3, [r7, #28]
          break;
 8006f22:	e003      	b.n	8006f2c <HAL_RCCEx_GetPeriphCLKFreq+0x860>
          break;
 8006f24:	bf00      	nop
 8006f26:	e17f      	b.n	8007228 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
          break;
 8006f28:	bf00      	nop
 8006f2a:	e17d      	b.n	8007228 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
          break;
 8006f2c:	bf00      	nop
        break;
 8006f2e:	e17b      	b.n	8007228 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
        srcclk = __HAL_RCC_GET_DFSDM1_SOURCE();
 8006f30:	4b83      	ldr	r3, [pc, #524]	@ (8007140 <HAL_RCCEx_GetPeriphCLKFreq+0xa74>)
 8006f32:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006f36:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006f3a:	613b      	str	r3, [r7, #16]
        if(srcclk == RCC_DFSDM1CLKSOURCE_PCLK2)
 8006f3c:	693b      	ldr	r3, [r7, #16]
 8006f3e:	2b00      	cmp	r3, #0
 8006f40:	d103      	bne.n	8006f4a <HAL_RCCEx_GetPeriphCLKFreq+0x87e>
          frequency = HAL_RCC_GetPCLK2Freq();
 8006f42:	f7ff f851 	bl	8005fe8 <HAL_RCC_GetPCLK2Freq>
 8006f46:	61f8      	str	r0, [r7, #28]
        break;
 8006f48:	e16e      	b.n	8007228 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
          frequency = HAL_RCC_GetSysClockFreq();
 8006f4a:	f7fe ff9f 	bl	8005e8c <HAL_RCC_GetSysClockFreq>
 8006f4e:	61f8      	str	r0, [r7, #28]
        break;
 8006f50:	e16a      	b.n	8007228 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 8006f52:	4b7b      	ldr	r3, [pc, #492]	@ (8007140 <HAL_RCCEx_GetPeriphCLKFreq+0xa74>)
 8006f54:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006f58:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8006f5c:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8006f5e:	693b      	ldr	r3, [r7, #16]
 8006f60:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006f64:	d013      	beq.n	8006f8e <HAL_RCCEx_GetPeriphCLKFreq+0x8c2>
 8006f66:	693b      	ldr	r3, [r7, #16]
 8006f68:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006f6c:	d819      	bhi.n	8006fa2 <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 8006f6e:	693b      	ldr	r3, [r7, #16]
 8006f70:	2b00      	cmp	r3, #0
 8006f72:	d004      	beq.n	8006f7e <HAL_RCCEx_GetPeriphCLKFreq+0x8b2>
 8006f74:	693b      	ldr	r3, [r7, #16]
 8006f76:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006f7a:	d004      	beq.n	8006f86 <HAL_RCCEx_GetPeriphCLKFreq+0x8ba>
          break;
 8006f7c:	e011      	b.n	8006fa2 <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
          frequency = HAL_RCC_GetPCLK1Freq();
 8006f7e:	f7ff f81d 	bl	8005fbc <HAL_RCC_GetPCLK1Freq>
 8006f82:	61f8      	str	r0, [r7, #28]
          break;
 8006f84:	e010      	b.n	8006fa8 <HAL_RCCEx_GetPeriphCLKFreq+0x8dc>
          frequency = HAL_RCC_GetSysClockFreq();
 8006f86:	f7fe ff81 	bl	8005e8c <HAL_RCC_GetSysClockFreq>
 8006f8a:	61f8      	str	r0, [r7, #28]
          break;
 8006f8c:	e00c      	b.n	8006fa8 <HAL_RCCEx_GetPeriphCLKFreq+0x8dc>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006f8e:	4b6c      	ldr	r3, [pc, #432]	@ (8007140 <HAL_RCCEx_GetPeriphCLKFreq+0xa74>)
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006f96:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006f9a:	d104      	bne.n	8006fa6 <HAL_RCCEx_GetPeriphCLKFreq+0x8da>
            frequency = HSI_VALUE;
 8006f9c:	4b69      	ldr	r3, [pc, #420]	@ (8007144 <HAL_RCCEx_GetPeriphCLKFreq+0xa78>)
 8006f9e:	61fb      	str	r3, [r7, #28]
          break;
 8006fa0:	e001      	b.n	8006fa6 <HAL_RCCEx_GetPeriphCLKFreq+0x8da>
          break;
 8006fa2:	bf00      	nop
 8006fa4:	e140      	b.n	8007228 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
          break;
 8006fa6:	bf00      	nop
        break;
 8006fa8:	e13e      	b.n	8007228 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 8006faa:	4b65      	ldr	r3, [pc, #404]	@ (8007140 <HAL_RCCEx_GetPeriphCLKFreq+0xa74>)
 8006fac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006fb0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8006fb4:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8006fb6:	693b      	ldr	r3, [r7, #16]
 8006fb8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006fbc:	d013      	beq.n	8006fe6 <HAL_RCCEx_GetPeriphCLKFreq+0x91a>
 8006fbe:	693b      	ldr	r3, [r7, #16]
 8006fc0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006fc4:	d819      	bhi.n	8006ffa <HAL_RCCEx_GetPeriphCLKFreq+0x92e>
 8006fc6:	693b      	ldr	r3, [r7, #16]
 8006fc8:	2b00      	cmp	r3, #0
 8006fca:	d004      	beq.n	8006fd6 <HAL_RCCEx_GetPeriphCLKFreq+0x90a>
 8006fcc:	693b      	ldr	r3, [r7, #16]
 8006fce:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006fd2:	d004      	beq.n	8006fde <HAL_RCCEx_GetPeriphCLKFreq+0x912>
          break;
 8006fd4:	e011      	b.n	8006ffa <HAL_RCCEx_GetPeriphCLKFreq+0x92e>
          frequency = HAL_RCC_GetPCLK1Freq();
 8006fd6:	f7fe fff1 	bl	8005fbc <HAL_RCC_GetPCLK1Freq>
 8006fda:	61f8      	str	r0, [r7, #28]
          break;
 8006fdc:	e010      	b.n	8007000 <HAL_RCCEx_GetPeriphCLKFreq+0x934>
          frequency = HAL_RCC_GetSysClockFreq();
 8006fde:	f7fe ff55 	bl	8005e8c <HAL_RCC_GetSysClockFreq>
 8006fe2:	61f8      	str	r0, [r7, #28]
          break;
 8006fe4:	e00c      	b.n	8007000 <HAL_RCCEx_GetPeriphCLKFreq+0x934>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006fe6:	4b56      	ldr	r3, [pc, #344]	@ (8007140 <HAL_RCCEx_GetPeriphCLKFreq+0xa74>)
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006fee:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006ff2:	d104      	bne.n	8006ffe <HAL_RCCEx_GetPeriphCLKFreq+0x932>
            frequency = HSI_VALUE;
 8006ff4:	4b53      	ldr	r3, [pc, #332]	@ (8007144 <HAL_RCCEx_GetPeriphCLKFreq+0xa78>)
 8006ff6:	61fb      	str	r3, [r7, #28]
          break;
 8006ff8:	e001      	b.n	8006ffe <HAL_RCCEx_GetPeriphCLKFreq+0x932>
          break;
 8006ffa:	bf00      	nop
 8006ffc:	e114      	b.n	8007228 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
          break;
 8006ffe:	bf00      	nop
        break;
 8007000:	e112      	b.n	8007228 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 8007002:	4b4f      	ldr	r3, [pc, #316]	@ (8007140 <HAL_RCCEx_GetPeriphCLKFreq+0xa74>)
 8007004:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007008:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800700c:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 800700e:	693b      	ldr	r3, [r7, #16]
 8007010:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007014:	d013      	beq.n	800703e <HAL_RCCEx_GetPeriphCLKFreq+0x972>
 8007016:	693b      	ldr	r3, [r7, #16]
 8007018:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800701c:	d819      	bhi.n	8007052 <HAL_RCCEx_GetPeriphCLKFreq+0x986>
 800701e:	693b      	ldr	r3, [r7, #16]
 8007020:	2b00      	cmp	r3, #0
 8007022:	d004      	beq.n	800702e <HAL_RCCEx_GetPeriphCLKFreq+0x962>
 8007024:	693b      	ldr	r3, [r7, #16]
 8007026:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800702a:	d004      	beq.n	8007036 <HAL_RCCEx_GetPeriphCLKFreq+0x96a>
          break;
 800702c:	e011      	b.n	8007052 <HAL_RCCEx_GetPeriphCLKFreq+0x986>
          frequency = HAL_RCC_GetPCLK1Freq();
 800702e:	f7fe ffc5 	bl	8005fbc <HAL_RCC_GetPCLK1Freq>
 8007032:	61f8      	str	r0, [r7, #28]
          break;
 8007034:	e010      	b.n	8007058 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
          frequency = HAL_RCC_GetSysClockFreq();
 8007036:	f7fe ff29 	bl	8005e8c <HAL_RCC_GetSysClockFreq>
 800703a:	61f8      	str	r0, [r7, #28]
          break;
 800703c:	e00c      	b.n	8007058 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800703e:	4b40      	ldr	r3, [pc, #256]	@ (8007140 <HAL_RCCEx_GetPeriphCLKFreq+0xa74>)
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007046:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800704a:	d104      	bne.n	8007056 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
            frequency = HSI_VALUE;
 800704c:	4b3d      	ldr	r3, [pc, #244]	@ (8007144 <HAL_RCCEx_GetPeriphCLKFreq+0xa78>)
 800704e:	61fb      	str	r3, [r7, #28]
          break;
 8007050:	e001      	b.n	8007056 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          break;
 8007052:	bf00      	nop
 8007054:	e0e8      	b.n	8007228 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
          break;
 8007056:	bf00      	nop
        break;
 8007058:	e0e6      	b.n	8007228 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
        srcclk = __HAL_RCC_GET_I2C4_SOURCE();
 800705a:	4b39      	ldr	r3, [pc, #228]	@ (8007140 <HAL_RCCEx_GetPeriphCLKFreq+0xa74>)
 800705c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007060:	f003 0303 	and.w	r3, r3, #3
 8007064:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8007066:	693b      	ldr	r3, [r7, #16]
 8007068:	2b02      	cmp	r3, #2
 800706a:	d011      	beq.n	8007090 <HAL_RCCEx_GetPeriphCLKFreq+0x9c4>
 800706c:	693b      	ldr	r3, [r7, #16]
 800706e:	2b02      	cmp	r3, #2
 8007070:	d818      	bhi.n	80070a4 <HAL_RCCEx_GetPeriphCLKFreq+0x9d8>
 8007072:	693b      	ldr	r3, [r7, #16]
 8007074:	2b00      	cmp	r3, #0
 8007076:	d003      	beq.n	8007080 <HAL_RCCEx_GetPeriphCLKFreq+0x9b4>
 8007078:	693b      	ldr	r3, [r7, #16]
 800707a:	2b01      	cmp	r3, #1
 800707c:	d004      	beq.n	8007088 <HAL_RCCEx_GetPeriphCLKFreq+0x9bc>
          break;
 800707e:	e011      	b.n	80070a4 <HAL_RCCEx_GetPeriphCLKFreq+0x9d8>
          frequency = HAL_RCC_GetPCLK1Freq();
 8007080:	f7fe ff9c 	bl	8005fbc <HAL_RCC_GetPCLK1Freq>
 8007084:	61f8      	str	r0, [r7, #28]
          break;
 8007086:	e010      	b.n	80070aa <HAL_RCCEx_GetPeriphCLKFreq+0x9de>
          frequency = HAL_RCC_GetSysClockFreq();
 8007088:	f7fe ff00 	bl	8005e8c <HAL_RCC_GetSysClockFreq>
 800708c:	61f8      	str	r0, [r7, #28]
          break;
 800708e:	e00c      	b.n	80070aa <HAL_RCCEx_GetPeriphCLKFreq+0x9de>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007090:	4b2b      	ldr	r3, [pc, #172]	@ (8007140 <HAL_RCCEx_GetPeriphCLKFreq+0xa74>)
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007098:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800709c:	d104      	bne.n	80070a8 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
            frequency = HSI_VALUE;
 800709e:	4b29      	ldr	r3, [pc, #164]	@ (8007144 <HAL_RCCEx_GetPeriphCLKFreq+0xa78>)
 80070a0:	61fb      	str	r3, [r7, #28]
          break;
 80070a2:	e001      	b.n	80070a8 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
          break;
 80070a4:	bf00      	nop
 80070a6:	e0bf      	b.n	8007228 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
          break;
 80070a8:	bf00      	nop
        break;
 80070aa:	e0bd      	b.n	8007228 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 80070ac:	4b24      	ldr	r3, [pc, #144]	@ (8007140 <HAL_RCCEx_GetPeriphCLKFreq+0xa74>)
 80070ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80070b2:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 80070b6:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 80070b8:	693b      	ldr	r3, [r7, #16]
 80070ba:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80070be:	d02c      	beq.n	800711a <HAL_RCCEx_GetPeriphCLKFreq+0xa4e>
 80070c0:	693b      	ldr	r3, [r7, #16]
 80070c2:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80070c6:	d833      	bhi.n	8007130 <HAL_RCCEx_GetPeriphCLKFreq+0xa64>
 80070c8:	693b      	ldr	r3, [r7, #16]
 80070ca:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80070ce:	d01a      	beq.n	8007106 <HAL_RCCEx_GetPeriphCLKFreq+0xa3a>
 80070d0:	693b      	ldr	r3, [r7, #16]
 80070d2:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80070d6:	d82b      	bhi.n	8007130 <HAL_RCCEx_GetPeriphCLKFreq+0xa64>
 80070d8:	693b      	ldr	r3, [r7, #16]
 80070da:	2b00      	cmp	r3, #0
 80070dc:	d004      	beq.n	80070e8 <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 80070de:	693b      	ldr	r3, [r7, #16]
 80070e0:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80070e4:	d004      	beq.n	80070f0 <HAL_RCCEx_GetPeriphCLKFreq+0xa24>
          break;
 80070e6:	e023      	b.n	8007130 <HAL_RCCEx_GetPeriphCLKFreq+0xa64>
          frequency = HAL_RCC_GetPCLK1Freq();
 80070e8:	f7fe ff68 	bl	8005fbc <HAL_RCC_GetPCLK1Freq>
 80070ec:	61f8      	str	r0, [r7, #28]
          break;
 80070ee:	e026      	b.n	800713e <HAL_RCCEx_GetPeriphCLKFreq+0xa72>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 80070f0:	4b13      	ldr	r3, [pc, #76]	@ (8007140 <HAL_RCCEx_GetPeriphCLKFreq+0xa74>)
 80070f2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80070f6:	f003 0302 	and.w	r3, r3, #2
 80070fa:	2b02      	cmp	r3, #2
 80070fc:	d11a      	bne.n	8007134 <HAL_RCCEx_GetPeriphCLKFreq+0xa68>
              frequency = LSI_VALUE;
 80070fe:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8007102:	61fb      	str	r3, [r7, #28]
          break;
 8007104:	e016      	b.n	8007134 <HAL_RCCEx_GetPeriphCLKFreq+0xa68>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007106:	4b0e      	ldr	r3, [pc, #56]	@ (8007140 <HAL_RCCEx_GetPeriphCLKFreq+0xa74>)
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800710e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007112:	d111      	bne.n	8007138 <HAL_RCCEx_GetPeriphCLKFreq+0xa6c>
            frequency = HSI_VALUE;
 8007114:	4b0b      	ldr	r3, [pc, #44]	@ (8007144 <HAL_RCCEx_GetPeriphCLKFreq+0xa78>)
 8007116:	61fb      	str	r3, [r7, #28]
          break;
 8007118:	e00e      	b.n	8007138 <HAL_RCCEx_GetPeriphCLKFreq+0xa6c>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800711a:	4b09      	ldr	r3, [pc, #36]	@ (8007140 <HAL_RCCEx_GetPeriphCLKFreq+0xa74>)
 800711c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007120:	f003 0302 	and.w	r3, r3, #2
 8007124:	2b02      	cmp	r3, #2
 8007126:	d109      	bne.n	800713c <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
            frequency = LSE_VALUE;
 8007128:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800712c:	61fb      	str	r3, [r7, #28]
          break;
 800712e:	e005      	b.n	800713c <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
          break;
 8007130:	bf00      	nop
 8007132:	e079      	b.n	8007228 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
          break;
 8007134:	bf00      	nop
 8007136:	e077      	b.n	8007228 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
          break;
 8007138:	bf00      	nop
 800713a:	e075      	b.n	8007228 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
          break;
 800713c:	bf00      	nop
        break;
 800713e:	e073      	b.n	8007228 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
 8007140:	40021000 	.word	0x40021000
 8007144:	00f42400 	.word	0x00f42400
       srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 8007148:	4b3a      	ldr	r3, [pc, #232]	@ (8007234 <HAL_RCCEx_GetPeriphCLKFreq+0xb68>)
 800714a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800714e:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8007152:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8007154:	693b      	ldr	r3, [r7, #16]
 8007156:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800715a:	d02c      	beq.n	80071b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
 800715c:	693b      	ldr	r3, [r7, #16]
 800715e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007162:	d833      	bhi.n	80071cc <HAL_RCCEx_GetPeriphCLKFreq+0xb00>
 8007164:	693b      	ldr	r3, [r7, #16]
 8007166:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800716a:	d01a      	beq.n	80071a2 <HAL_RCCEx_GetPeriphCLKFreq+0xad6>
 800716c:	693b      	ldr	r3, [r7, #16]
 800716e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007172:	d82b      	bhi.n	80071cc <HAL_RCCEx_GetPeriphCLKFreq+0xb00>
 8007174:	693b      	ldr	r3, [r7, #16]
 8007176:	2b00      	cmp	r3, #0
 8007178:	d004      	beq.n	8007184 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>
 800717a:	693b      	ldr	r3, [r7, #16]
 800717c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007180:	d004      	beq.n	800718c <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
          break;
 8007182:	e023      	b.n	80071cc <HAL_RCCEx_GetPeriphCLKFreq+0xb00>
          frequency = HAL_RCC_GetPCLK1Freq();
 8007184:	f7fe ff1a 	bl	8005fbc <HAL_RCC_GetPCLK1Freq>
 8007188:	61f8      	str	r0, [r7, #28]
          break;
 800718a:	e026      	b.n	80071da <HAL_RCCEx_GetPeriphCLKFreq+0xb0e>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 800718c:	4b29      	ldr	r3, [pc, #164]	@ (8007234 <HAL_RCCEx_GetPeriphCLKFreq+0xb68>)
 800718e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007192:	f003 0302 	and.w	r3, r3, #2
 8007196:	2b02      	cmp	r3, #2
 8007198:	d11a      	bne.n	80071d0 <HAL_RCCEx_GetPeriphCLKFreq+0xb04>
              frequency = LSI_VALUE;
 800719a:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800719e:	61fb      	str	r3, [r7, #28]
          break;
 80071a0:	e016      	b.n	80071d0 <HAL_RCCEx_GetPeriphCLKFreq+0xb04>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80071a2:	4b24      	ldr	r3, [pc, #144]	@ (8007234 <HAL_RCCEx_GetPeriphCLKFreq+0xb68>)
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80071aa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80071ae:	d111      	bne.n	80071d4 <HAL_RCCEx_GetPeriphCLKFreq+0xb08>
            frequency = HSI_VALUE;
 80071b0:	4b21      	ldr	r3, [pc, #132]	@ (8007238 <HAL_RCCEx_GetPeriphCLKFreq+0xb6c>)
 80071b2:	61fb      	str	r3, [r7, #28]
          break;
 80071b4:	e00e      	b.n	80071d4 <HAL_RCCEx_GetPeriphCLKFreq+0xb08>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80071b6:	4b1f      	ldr	r3, [pc, #124]	@ (8007234 <HAL_RCCEx_GetPeriphCLKFreq+0xb68>)
 80071b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80071bc:	f003 0302 	and.w	r3, r3, #2
 80071c0:	2b02      	cmp	r3, #2
 80071c2:	d109      	bne.n	80071d8 <HAL_RCCEx_GetPeriphCLKFreq+0xb0c>
            frequency = LSE_VALUE;
 80071c4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80071c8:	61fb      	str	r3, [r7, #28]
          break;
 80071ca:	e005      	b.n	80071d8 <HAL_RCCEx_GetPeriphCLKFreq+0xb0c>
          break;
 80071cc:	bf00      	nop
 80071ce:	e02b      	b.n	8007228 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
          break;
 80071d0:	bf00      	nop
 80071d2:	e029      	b.n	8007228 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
          break;
 80071d4:	bf00      	nop
 80071d6:	e027      	b.n	8007228 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
          break;
 80071d8:	bf00      	nop
        break;
 80071da:	e025      	b.n	8007228 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
        srcclk = __HAL_RCC_GET_SWPMI1_SOURCE();
 80071dc:	4b15      	ldr	r3, [pc, #84]	@ (8007234 <HAL_RCCEx_GetPeriphCLKFreq+0xb68>)
 80071de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80071e2:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80071e6:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 80071e8:	693b      	ldr	r3, [r7, #16]
 80071ea:	2b00      	cmp	r3, #0
 80071ec:	d004      	beq.n	80071f8 <HAL_RCCEx_GetPeriphCLKFreq+0xb2c>
 80071ee:	693b      	ldr	r3, [r7, #16]
 80071f0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80071f4:	d004      	beq.n	8007200 <HAL_RCCEx_GetPeriphCLKFreq+0xb34>
          break;
 80071f6:	e00d      	b.n	8007214 <HAL_RCCEx_GetPeriphCLKFreq+0xb48>
          frequency = HAL_RCC_GetPCLK1Freq();
 80071f8:	f7fe fee0 	bl	8005fbc <HAL_RCC_GetPCLK1Freq>
 80071fc:	61f8      	str	r0, [r7, #28]
          break;
 80071fe:	e009      	b.n	8007214 <HAL_RCCEx_GetPeriphCLKFreq+0xb48>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007200:	4b0c      	ldr	r3, [pc, #48]	@ (8007234 <HAL_RCCEx_GetPeriphCLKFreq+0xb68>)
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007208:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800720c:	d101      	bne.n	8007212 <HAL_RCCEx_GetPeriphCLKFreq+0xb46>
            frequency = HSI_VALUE;
 800720e:	4b0a      	ldr	r3, [pc, #40]	@ (8007238 <HAL_RCCEx_GetPeriphCLKFreq+0xb6c>)
 8007210:	61fb      	str	r3, [r7, #28]
          break;
 8007212:	bf00      	nop
        break;
 8007214:	e008      	b.n	8007228 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
      break;
 8007216:	bf00      	nop
 8007218:	e006      	b.n	8007228 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
      break;
 800721a:	bf00      	nop
 800721c:	e004      	b.n	8007228 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
      break;
 800721e:	bf00      	nop
 8007220:	e002      	b.n	8007228 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
      break;
 8007222:	bf00      	nop
 8007224:	e000      	b.n	8007228 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
      break;
 8007226:	bf00      	nop
    }
  }

  return(frequency);
 8007228:	69fb      	ldr	r3, [r7, #28]
}
 800722a:	4618      	mov	r0, r3
 800722c:	3720      	adds	r7, #32
 800722e:	46bd      	mov	sp, r7
 8007230:	bd80      	pop	{r7, pc}
 8007232:	bf00      	nop
 8007234:	40021000 	.word	0x40021000
 8007238:	00f42400 	.word	0x00f42400

0800723c <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 800723c:	b480      	push	{r7}
 800723e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 8007240:	4b05      	ldr	r3, [pc, #20]	@ (8007258 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	4a04      	ldr	r2, [pc, #16]	@ (8007258 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8007246:	f043 0304 	orr.w	r3, r3, #4
 800724a:	6013      	str	r3, [r2, #0]
}
 800724c:	bf00      	nop
 800724e:	46bd      	mov	sp, r7
 8007250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007254:	4770      	bx	lr
 8007256:	bf00      	nop
 8007258:	40021000 	.word	0x40021000

0800725c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800725c:	b580      	push	{r7, lr}
 800725e:	b084      	sub	sp, #16
 8007260:	af00      	add	r7, sp, #0
 8007262:	6078      	str	r0, [r7, #4]
 8007264:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007266:	2300      	movs	r3, #0
 8007268:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800726a:	4b74      	ldr	r3, [pc, #464]	@ (800743c <RCCEx_PLLSAI1_Config+0x1e0>)
 800726c:	68db      	ldr	r3, [r3, #12]
 800726e:	f003 0303 	and.w	r3, r3, #3
 8007272:	2b00      	cmp	r3, #0
 8007274:	d018      	beq.n	80072a8 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8007276:	4b71      	ldr	r3, [pc, #452]	@ (800743c <RCCEx_PLLSAI1_Config+0x1e0>)
 8007278:	68db      	ldr	r3, [r3, #12]
 800727a:	f003 0203 	and.w	r2, r3, #3
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	429a      	cmp	r2, r3
 8007284:	d10d      	bne.n	80072a2 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	681b      	ldr	r3, [r3, #0]
       ||
 800728a:	2b00      	cmp	r3, #0
 800728c:	d009      	beq.n	80072a2 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800728e:	4b6b      	ldr	r3, [pc, #428]	@ (800743c <RCCEx_PLLSAI1_Config+0x1e0>)
 8007290:	68db      	ldr	r3, [r3, #12]
 8007292:	091b      	lsrs	r3, r3, #4
 8007294:	f003 0307 	and.w	r3, r3, #7
 8007298:	1c5a      	adds	r2, r3, #1
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	685b      	ldr	r3, [r3, #4]
       ||
 800729e:	429a      	cmp	r2, r3
 80072a0:	d047      	beq.n	8007332 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80072a2:	2301      	movs	r3, #1
 80072a4:	73fb      	strb	r3, [r7, #15]
 80072a6:	e044      	b.n	8007332 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	2b03      	cmp	r3, #3
 80072ae:	d018      	beq.n	80072e2 <RCCEx_PLLSAI1_Config+0x86>
 80072b0:	2b03      	cmp	r3, #3
 80072b2:	d825      	bhi.n	8007300 <RCCEx_PLLSAI1_Config+0xa4>
 80072b4:	2b01      	cmp	r3, #1
 80072b6:	d002      	beq.n	80072be <RCCEx_PLLSAI1_Config+0x62>
 80072b8:	2b02      	cmp	r3, #2
 80072ba:	d009      	beq.n	80072d0 <RCCEx_PLLSAI1_Config+0x74>
 80072bc:	e020      	b.n	8007300 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80072be:	4b5f      	ldr	r3, [pc, #380]	@ (800743c <RCCEx_PLLSAI1_Config+0x1e0>)
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	f003 0302 	and.w	r3, r3, #2
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	d11d      	bne.n	8007306 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80072ca:	2301      	movs	r3, #1
 80072cc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80072ce:	e01a      	b.n	8007306 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80072d0:	4b5a      	ldr	r3, [pc, #360]	@ (800743c <RCCEx_PLLSAI1_Config+0x1e0>)
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80072d8:	2b00      	cmp	r3, #0
 80072da:	d116      	bne.n	800730a <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80072dc:	2301      	movs	r3, #1
 80072de:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80072e0:	e013      	b.n	800730a <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80072e2:	4b56      	ldr	r3, [pc, #344]	@ (800743c <RCCEx_PLLSAI1_Config+0x1e0>)
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80072ea:	2b00      	cmp	r3, #0
 80072ec:	d10f      	bne.n	800730e <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80072ee:	4b53      	ldr	r3, [pc, #332]	@ (800743c <RCCEx_PLLSAI1_Config+0x1e0>)
 80072f0:	681b      	ldr	r3, [r3, #0]
 80072f2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80072f6:	2b00      	cmp	r3, #0
 80072f8:	d109      	bne.n	800730e <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 80072fa:	2301      	movs	r3, #1
 80072fc:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80072fe:	e006      	b.n	800730e <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8007300:	2301      	movs	r3, #1
 8007302:	73fb      	strb	r3, [r7, #15]
      break;
 8007304:	e004      	b.n	8007310 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8007306:	bf00      	nop
 8007308:	e002      	b.n	8007310 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800730a:	bf00      	nop
 800730c:	e000      	b.n	8007310 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800730e:	bf00      	nop
    }

    if(status == HAL_OK)
 8007310:	7bfb      	ldrb	r3, [r7, #15]
 8007312:	2b00      	cmp	r3, #0
 8007314:	d10d      	bne.n	8007332 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8007316:	4b49      	ldr	r3, [pc, #292]	@ (800743c <RCCEx_PLLSAI1_Config+0x1e0>)
 8007318:	68db      	ldr	r3, [r3, #12]
 800731a:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	6819      	ldr	r1, [r3, #0]
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	685b      	ldr	r3, [r3, #4]
 8007326:	3b01      	subs	r3, #1
 8007328:	011b      	lsls	r3, r3, #4
 800732a:	430b      	orrs	r3, r1
 800732c:	4943      	ldr	r1, [pc, #268]	@ (800743c <RCCEx_PLLSAI1_Config+0x1e0>)
 800732e:	4313      	orrs	r3, r2
 8007330:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8007332:	7bfb      	ldrb	r3, [r7, #15]
 8007334:	2b00      	cmp	r3, #0
 8007336:	d17c      	bne.n	8007432 <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8007338:	4b40      	ldr	r3, [pc, #256]	@ (800743c <RCCEx_PLLSAI1_Config+0x1e0>)
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	4a3f      	ldr	r2, [pc, #252]	@ (800743c <RCCEx_PLLSAI1_Config+0x1e0>)
 800733e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8007342:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007344:	f7fb f816 	bl	8002374 <HAL_GetTick>
 8007348:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800734a:	e009      	b.n	8007360 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800734c:	f7fb f812 	bl	8002374 <HAL_GetTick>
 8007350:	4602      	mov	r2, r0
 8007352:	68bb      	ldr	r3, [r7, #8]
 8007354:	1ad3      	subs	r3, r2, r3
 8007356:	2b02      	cmp	r3, #2
 8007358:	d902      	bls.n	8007360 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800735a:	2303      	movs	r3, #3
 800735c:	73fb      	strb	r3, [r7, #15]
        break;
 800735e:	e005      	b.n	800736c <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8007360:	4b36      	ldr	r3, [pc, #216]	@ (800743c <RCCEx_PLLSAI1_Config+0x1e0>)
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007368:	2b00      	cmp	r3, #0
 800736a:	d1ef      	bne.n	800734c <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800736c:	7bfb      	ldrb	r3, [r7, #15]
 800736e:	2b00      	cmp	r3, #0
 8007370:	d15f      	bne.n	8007432 <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8007372:	683b      	ldr	r3, [r7, #0]
 8007374:	2b00      	cmp	r3, #0
 8007376:	d110      	bne.n	800739a <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8007378:	4b30      	ldr	r3, [pc, #192]	@ (800743c <RCCEx_PLLSAI1_Config+0x1e0>)
 800737a:	691b      	ldr	r3, [r3, #16]
 800737c:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 8007380:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8007384:	687a      	ldr	r2, [r7, #4]
 8007386:	6892      	ldr	r2, [r2, #8]
 8007388:	0211      	lsls	r1, r2, #8
 800738a:	687a      	ldr	r2, [r7, #4]
 800738c:	68d2      	ldr	r2, [r2, #12]
 800738e:	06d2      	lsls	r2, r2, #27
 8007390:	430a      	orrs	r2, r1
 8007392:	492a      	ldr	r1, [pc, #168]	@ (800743c <RCCEx_PLLSAI1_Config+0x1e0>)
 8007394:	4313      	orrs	r3, r2
 8007396:	610b      	str	r3, [r1, #16]
 8007398:	e027      	b.n	80073ea <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800739a:	683b      	ldr	r3, [r7, #0]
 800739c:	2b01      	cmp	r3, #1
 800739e:	d112      	bne.n	80073c6 <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80073a0:	4b26      	ldr	r3, [pc, #152]	@ (800743c <RCCEx_PLLSAI1_Config+0x1e0>)
 80073a2:	691b      	ldr	r3, [r3, #16]
 80073a4:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 80073a8:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80073ac:	687a      	ldr	r2, [r7, #4]
 80073ae:	6892      	ldr	r2, [r2, #8]
 80073b0:	0211      	lsls	r1, r2, #8
 80073b2:	687a      	ldr	r2, [r7, #4]
 80073b4:	6912      	ldr	r2, [r2, #16]
 80073b6:	0852      	lsrs	r2, r2, #1
 80073b8:	3a01      	subs	r2, #1
 80073ba:	0552      	lsls	r2, r2, #21
 80073bc:	430a      	orrs	r2, r1
 80073be:	491f      	ldr	r1, [pc, #124]	@ (800743c <RCCEx_PLLSAI1_Config+0x1e0>)
 80073c0:	4313      	orrs	r3, r2
 80073c2:	610b      	str	r3, [r1, #16]
 80073c4:	e011      	b.n	80073ea <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80073c6:	4b1d      	ldr	r3, [pc, #116]	@ (800743c <RCCEx_PLLSAI1_Config+0x1e0>)
 80073c8:	691b      	ldr	r3, [r3, #16]
 80073ca:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80073ce:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80073d2:	687a      	ldr	r2, [r7, #4]
 80073d4:	6892      	ldr	r2, [r2, #8]
 80073d6:	0211      	lsls	r1, r2, #8
 80073d8:	687a      	ldr	r2, [r7, #4]
 80073da:	6952      	ldr	r2, [r2, #20]
 80073dc:	0852      	lsrs	r2, r2, #1
 80073de:	3a01      	subs	r2, #1
 80073e0:	0652      	lsls	r2, r2, #25
 80073e2:	430a      	orrs	r2, r1
 80073e4:	4915      	ldr	r1, [pc, #84]	@ (800743c <RCCEx_PLLSAI1_Config+0x1e0>)
 80073e6:	4313      	orrs	r3, r2
 80073e8:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80073ea:	4b14      	ldr	r3, [pc, #80]	@ (800743c <RCCEx_PLLSAI1_Config+0x1e0>)
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	4a13      	ldr	r2, [pc, #76]	@ (800743c <RCCEx_PLLSAI1_Config+0x1e0>)
 80073f0:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80073f4:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80073f6:	f7fa ffbd 	bl	8002374 <HAL_GetTick>
 80073fa:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80073fc:	e009      	b.n	8007412 <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80073fe:	f7fa ffb9 	bl	8002374 <HAL_GetTick>
 8007402:	4602      	mov	r2, r0
 8007404:	68bb      	ldr	r3, [r7, #8]
 8007406:	1ad3      	subs	r3, r2, r3
 8007408:	2b02      	cmp	r3, #2
 800740a:	d902      	bls.n	8007412 <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 800740c:	2303      	movs	r3, #3
 800740e:	73fb      	strb	r3, [r7, #15]
          break;
 8007410:	e005      	b.n	800741e <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8007412:	4b0a      	ldr	r3, [pc, #40]	@ (800743c <RCCEx_PLLSAI1_Config+0x1e0>)
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800741a:	2b00      	cmp	r3, #0
 800741c:	d0ef      	beq.n	80073fe <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 800741e:	7bfb      	ldrb	r3, [r7, #15]
 8007420:	2b00      	cmp	r3, #0
 8007422:	d106      	bne.n	8007432 <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8007424:	4b05      	ldr	r3, [pc, #20]	@ (800743c <RCCEx_PLLSAI1_Config+0x1e0>)
 8007426:	691a      	ldr	r2, [r3, #16]
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	699b      	ldr	r3, [r3, #24]
 800742c:	4903      	ldr	r1, [pc, #12]	@ (800743c <RCCEx_PLLSAI1_Config+0x1e0>)
 800742e:	4313      	orrs	r3, r2
 8007430:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8007432:	7bfb      	ldrb	r3, [r7, #15]
}
 8007434:	4618      	mov	r0, r3
 8007436:	3710      	adds	r7, #16
 8007438:	46bd      	mov	sp, r7
 800743a:	bd80      	pop	{r7, pc}
 800743c:	40021000 	.word	0x40021000

08007440 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8007440:	b580      	push	{r7, lr}
 8007442:	b084      	sub	sp, #16
 8007444:	af00      	add	r7, sp, #0
 8007446:	6078      	str	r0, [r7, #4]
 8007448:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800744a:	2300      	movs	r3, #0
 800744c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800744e:	4b69      	ldr	r3, [pc, #420]	@ (80075f4 <RCCEx_PLLSAI2_Config+0x1b4>)
 8007450:	68db      	ldr	r3, [r3, #12]
 8007452:	f003 0303 	and.w	r3, r3, #3
 8007456:	2b00      	cmp	r3, #0
 8007458:	d018      	beq.n	800748c <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800745a:	4b66      	ldr	r3, [pc, #408]	@ (80075f4 <RCCEx_PLLSAI2_Config+0x1b4>)
 800745c:	68db      	ldr	r3, [r3, #12]
 800745e:	f003 0203 	and.w	r2, r3, #3
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	429a      	cmp	r2, r3
 8007468:	d10d      	bne.n	8007486 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	681b      	ldr	r3, [r3, #0]
       ||
 800746e:	2b00      	cmp	r3, #0
 8007470:	d009      	beq.n	8007486 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8007472:	4b60      	ldr	r3, [pc, #384]	@ (80075f4 <RCCEx_PLLSAI2_Config+0x1b4>)
 8007474:	68db      	ldr	r3, [r3, #12]
 8007476:	091b      	lsrs	r3, r3, #4
 8007478:	f003 0307 	and.w	r3, r3, #7
 800747c:	1c5a      	adds	r2, r3, #1
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	685b      	ldr	r3, [r3, #4]
       ||
 8007482:	429a      	cmp	r2, r3
 8007484:	d047      	beq.n	8007516 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8007486:	2301      	movs	r3, #1
 8007488:	73fb      	strb	r3, [r7, #15]
 800748a:	e044      	b.n	8007516 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	2b03      	cmp	r3, #3
 8007492:	d018      	beq.n	80074c6 <RCCEx_PLLSAI2_Config+0x86>
 8007494:	2b03      	cmp	r3, #3
 8007496:	d825      	bhi.n	80074e4 <RCCEx_PLLSAI2_Config+0xa4>
 8007498:	2b01      	cmp	r3, #1
 800749a:	d002      	beq.n	80074a2 <RCCEx_PLLSAI2_Config+0x62>
 800749c:	2b02      	cmp	r3, #2
 800749e:	d009      	beq.n	80074b4 <RCCEx_PLLSAI2_Config+0x74>
 80074a0:	e020      	b.n	80074e4 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80074a2:	4b54      	ldr	r3, [pc, #336]	@ (80075f4 <RCCEx_PLLSAI2_Config+0x1b4>)
 80074a4:	681b      	ldr	r3, [r3, #0]
 80074a6:	f003 0302 	and.w	r3, r3, #2
 80074aa:	2b00      	cmp	r3, #0
 80074ac:	d11d      	bne.n	80074ea <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 80074ae:	2301      	movs	r3, #1
 80074b0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80074b2:	e01a      	b.n	80074ea <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80074b4:	4b4f      	ldr	r3, [pc, #316]	@ (80075f4 <RCCEx_PLLSAI2_Config+0x1b4>)
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80074bc:	2b00      	cmp	r3, #0
 80074be:	d116      	bne.n	80074ee <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 80074c0:	2301      	movs	r3, #1
 80074c2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80074c4:	e013      	b.n	80074ee <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80074c6:	4b4b      	ldr	r3, [pc, #300]	@ (80075f4 <RCCEx_PLLSAI2_Config+0x1b4>)
 80074c8:	681b      	ldr	r3, [r3, #0]
 80074ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80074ce:	2b00      	cmp	r3, #0
 80074d0:	d10f      	bne.n	80074f2 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80074d2:	4b48      	ldr	r3, [pc, #288]	@ (80075f4 <RCCEx_PLLSAI2_Config+0x1b4>)
 80074d4:	681b      	ldr	r3, [r3, #0]
 80074d6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80074da:	2b00      	cmp	r3, #0
 80074dc:	d109      	bne.n	80074f2 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 80074de:	2301      	movs	r3, #1
 80074e0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80074e2:	e006      	b.n	80074f2 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 80074e4:	2301      	movs	r3, #1
 80074e6:	73fb      	strb	r3, [r7, #15]
      break;
 80074e8:	e004      	b.n	80074f4 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80074ea:	bf00      	nop
 80074ec:	e002      	b.n	80074f4 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80074ee:	bf00      	nop
 80074f0:	e000      	b.n	80074f4 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80074f2:	bf00      	nop
    }

    if(status == HAL_OK)
 80074f4:	7bfb      	ldrb	r3, [r7, #15]
 80074f6:	2b00      	cmp	r3, #0
 80074f8:	d10d      	bne.n	8007516 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80074fa:	4b3e      	ldr	r3, [pc, #248]	@ (80075f4 <RCCEx_PLLSAI2_Config+0x1b4>)
 80074fc:	68db      	ldr	r3, [r3, #12]
 80074fe:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	6819      	ldr	r1, [r3, #0]
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	685b      	ldr	r3, [r3, #4]
 800750a:	3b01      	subs	r3, #1
 800750c:	011b      	lsls	r3, r3, #4
 800750e:	430b      	orrs	r3, r1
 8007510:	4938      	ldr	r1, [pc, #224]	@ (80075f4 <RCCEx_PLLSAI2_Config+0x1b4>)
 8007512:	4313      	orrs	r3, r2
 8007514:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8007516:	7bfb      	ldrb	r3, [r7, #15]
 8007518:	2b00      	cmp	r3, #0
 800751a:	d166      	bne.n	80075ea <RCCEx_PLLSAI2_Config+0x1aa>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800751c:	4b35      	ldr	r3, [pc, #212]	@ (80075f4 <RCCEx_PLLSAI2_Config+0x1b4>)
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	4a34      	ldr	r2, [pc, #208]	@ (80075f4 <RCCEx_PLLSAI2_Config+0x1b4>)
 8007522:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007526:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007528:	f7fa ff24 	bl	8002374 <HAL_GetTick>
 800752c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800752e:	e009      	b.n	8007544 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8007530:	f7fa ff20 	bl	8002374 <HAL_GetTick>
 8007534:	4602      	mov	r2, r0
 8007536:	68bb      	ldr	r3, [r7, #8]
 8007538:	1ad3      	subs	r3, r2, r3
 800753a:	2b02      	cmp	r3, #2
 800753c:	d902      	bls.n	8007544 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800753e:	2303      	movs	r3, #3
 8007540:	73fb      	strb	r3, [r7, #15]
        break;
 8007542:	e005      	b.n	8007550 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8007544:	4b2b      	ldr	r3, [pc, #172]	@ (80075f4 <RCCEx_PLLSAI2_Config+0x1b4>)
 8007546:	681b      	ldr	r3, [r3, #0]
 8007548:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800754c:	2b00      	cmp	r3, #0
 800754e:	d1ef      	bne.n	8007530 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8007550:	7bfb      	ldrb	r3, [r7, #15]
 8007552:	2b00      	cmp	r3, #0
 8007554:	d149      	bne.n	80075ea <RCCEx_PLLSAI2_Config+0x1aa>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8007556:	683b      	ldr	r3, [r7, #0]
 8007558:	2b00      	cmp	r3, #0
 800755a:	d110      	bne.n	800757e <RCCEx_PLLSAI2_Config+0x13e>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI2 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800755c:	4b25      	ldr	r3, [pc, #148]	@ (80075f4 <RCCEx_PLLSAI2_Config+0x1b4>)
 800755e:	695b      	ldr	r3, [r3, #20]
 8007560:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 8007564:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8007568:	687a      	ldr	r2, [r7, #4]
 800756a:	6892      	ldr	r2, [r2, #8]
 800756c:	0211      	lsls	r1, r2, #8
 800756e:	687a      	ldr	r2, [r7, #4]
 8007570:	68d2      	ldr	r2, [r2, #12]
 8007572:	06d2      	lsls	r2, r2, #27
 8007574:	430a      	orrs	r2, r1
 8007576:	491f      	ldr	r1, [pc, #124]	@ (80075f4 <RCCEx_PLLSAI2_Config+0x1b4>)
 8007578:	4313      	orrs	r3, r2
 800757a:	614b      	str	r3, [r1, #20]
 800757c:	e011      	b.n	80075a2 <RCCEx_PLLSAI2_Config+0x162>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800757e:	4b1d      	ldr	r3, [pc, #116]	@ (80075f4 <RCCEx_PLLSAI2_Config+0x1b4>)
 8007580:	695b      	ldr	r3, [r3, #20]
 8007582:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8007586:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800758a:	687a      	ldr	r2, [r7, #4]
 800758c:	6892      	ldr	r2, [r2, #8]
 800758e:	0211      	lsls	r1, r2, #8
 8007590:	687a      	ldr	r2, [r7, #4]
 8007592:	6912      	ldr	r2, [r2, #16]
 8007594:	0852      	lsrs	r2, r2, #1
 8007596:	3a01      	subs	r2, #1
 8007598:	0652      	lsls	r2, r2, #25
 800759a:	430a      	orrs	r2, r1
 800759c:	4915      	ldr	r1, [pc, #84]	@ (80075f4 <RCCEx_PLLSAI2_Config+0x1b4>)
 800759e:	4313      	orrs	r3, r2
 80075a0:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80075a2:	4b14      	ldr	r3, [pc, #80]	@ (80075f4 <RCCEx_PLLSAI2_Config+0x1b4>)
 80075a4:	681b      	ldr	r3, [r3, #0]
 80075a6:	4a13      	ldr	r2, [pc, #76]	@ (80075f4 <RCCEx_PLLSAI2_Config+0x1b4>)
 80075a8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80075ac:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80075ae:	f7fa fee1 	bl	8002374 <HAL_GetTick>
 80075b2:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80075b4:	e009      	b.n	80075ca <RCCEx_PLLSAI2_Config+0x18a>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80075b6:	f7fa fedd 	bl	8002374 <HAL_GetTick>
 80075ba:	4602      	mov	r2, r0
 80075bc:	68bb      	ldr	r3, [r7, #8]
 80075be:	1ad3      	subs	r3, r2, r3
 80075c0:	2b02      	cmp	r3, #2
 80075c2:	d902      	bls.n	80075ca <RCCEx_PLLSAI2_Config+0x18a>
        {
          status = HAL_TIMEOUT;
 80075c4:	2303      	movs	r3, #3
 80075c6:	73fb      	strb	r3, [r7, #15]
          break;
 80075c8:	e005      	b.n	80075d6 <RCCEx_PLLSAI2_Config+0x196>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80075ca:	4b0a      	ldr	r3, [pc, #40]	@ (80075f4 <RCCEx_PLLSAI2_Config+0x1b4>)
 80075cc:	681b      	ldr	r3, [r3, #0]
 80075ce:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80075d2:	2b00      	cmp	r3, #0
 80075d4:	d0ef      	beq.n	80075b6 <RCCEx_PLLSAI2_Config+0x176>
        }
      }

      if(status == HAL_OK)
 80075d6:	7bfb      	ldrb	r3, [r7, #15]
 80075d8:	2b00      	cmp	r3, #0
 80075da:	d106      	bne.n	80075ea <RCCEx_PLLSAI2_Config+0x1aa>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80075dc:	4b05      	ldr	r3, [pc, #20]	@ (80075f4 <RCCEx_PLLSAI2_Config+0x1b4>)
 80075de:	695a      	ldr	r2, [r3, #20]
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	695b      	ldr	r3, [r3, #20]
 80075e4:	4903      	ldr	r1, [pc, #12]	@ (80075f4 <RCCEx_PLLSAI2_Config+0x1b4>)
 80075e6:	4313      	orrs	r3, r2
 80075e8:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80075ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80075ec:	4618      	mov	r0, r3
 80075ee:	3710      	adds	r7, #16
 80075f0:	46bd      	mov	sp, r7
 80075f2:	bd80      	pop	{r7, pc}
 80075f4:	40021000 	.word	0x40021000

080075f8 <RCCEx_GetSAIxPeriphCLKFreq>:
#endif /* RCC_PLLSAI2_SUPPORT */

#if defined(SAI1)

static uint32_t RCCEx_GetSAIxPeriphCLKFreq(uint32_t PeriphClk, uint32_t InputFrequency)
{
 80075f8:	b480      	push	{r7}
 80075fa:	b089      	sub	sp, #36	@ 0x24
 80075fc:	af00      	add	r7, sp, #0
 80075fe:	6078      	str	r0, [r7, #4]
 8007600:	6039      	str	r1, [r7, #0]
  uint32_t frequency = 0U;
 8007602:	2300      	movs	r3, #0
 8007604:	61fb      	str	r3, [r7, #28]
  uint32_t srcclk = 0U;
 8007606:	2300      	movs	r3, #0
 8007608:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, plln;    /* no init needed */
#if defined(RCC_PLLP_SUPPORT)
  uint32_t pllp = 0U;
 800760a:	2300      	movs	r3, #0
 800760c:	617b      	str	r3, [r7, #20]
#endif /* RCC_PLLP_SUPPORT */

  /* Handle SAIs */
  if(PeriphClk == RCC_PERIPHCLK_SAI1)
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007614:	d10c      	bne.n	8007630 <RCCEx_GetSAIxPeriphCLKFreq+0x38>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 8007616:	4b77      	ldr	r3, [pc, #476]	@ (80077f4 <RCCEx_GetSAIxPeriphCLKFreq+0x1fc>)
 8007618:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800761c:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 8007620:	61bb      	str	r3, [r7, #24]
    if(srcclk == RCC_SAI1CLKSOURCE_PIN)
 8007622:	69bb      	ldr	r3, [r7, #24]
 8007624:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8007628:	d112      	bne.n	8007650 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    {
      frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 800762a:	4b73      	ldr	r3, [pc, #460]	@ (80077f8 <RCCEx_GetSAIxPeriphCLKFreq+0x200>)
 800762c:	61fb      	str	r3, [r7, #28]
 800762e:	e00f      	b.n	8007650 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    /* Else, PLL clock output to check below */
  }
#if defined(SAI2)
  else
  {
    if(PeriphClk == RCC_PERIPHCLK_SAI2)
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007636:	d10b      	bne.n	8007650 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    {
      srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 8007638:	4b6e      	ldr	r3, [pc, #440]	@ (80077f4 <RCCEx_GetSAIxPeriphCLKFreq+0x1fc>)
 800763a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800763e:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 8007642:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_SAI2CLKSOURCE_PIN)
 8007644:	69bb      	ldr	r3, [r7, #24]
 8007646:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800764a:	d101      	bne.n	8007650 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
      {
        frequency = EXTERNAL_SAI2_CLOCK_VALUE;
 800764c:	4b6a      	ldr	r3, [pc, #424]	@ (80077f8 <RCCEx_GetSAIxPeriphCLKFreq+0x200>)
 800764e:	61fb      	str	r3, [r7, #28]
      /* Else, PLL clock output to check below */
    }
  }
#endif /* SAI2 */

  if(frequency == 0U)
 8007650:	69fb      	ldr	r3, [r7, #28]
 8007652:	2b00      	cmp	r3, #0
 8007654:	f040 80c6 	bne.w	80077e4 <RCCEx_GetSAIxPeriphCLKFreq+0x1ec>
  {
    pllvco = InputFrequency;
 8007658:	683b      	ldr	r3, [r7, #0]
 800765a:	613b      	str	r3, [r7, #16]

#if defined(SAI2)
    if((srcclk == RCC_SAI1CLKSOURCE_PLL) || (srcclk == RCC_SAI2CLKSOURCE_PLL))
 800765c:	69bb      	ldr	r3, [r7, #24]
 800765e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8007662:	d003      	beq.n	800766c <RCCEx_GetSAIxPeriphCLKFreq+0x74>
 8007664:	69bb      	ldr	r3, [r7, #24]
 8007666:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800766a:	d13b      	bne.n	80076e4 <RCCEx_GetSAIxPeriphCLKFreq+0xec>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 800766c:	4b61      	ldr	r3, [pc, #388]	@ (80077f4 <RCCEx_GetSAIxPeriphCLKFreq+0x1fc>)
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007674:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007678:	f040 80b3 	bne.w	80077e2 <RCCEx_GetSAIxPeriphCLKFreq+0x1ea>
 800767c:	4b5d      	ldr	r3, [pc, #372]	@ (80077f4 <RCCEx_GetSAIxPeriphCLKFreq+0x1fc>)
 800767e:	68db      	ldr	r3, [r3, #12]
 8007680:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007684:	2b00      	cmp	r3, #0
 8007686:	f000 80ac 	beq.w	80077e2 <RCCEx_GetSAIxPeriphCLKFreq+0x1ea>
      {
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800768a:	4b5a      	ldr	r3, [pc, #360]	@ (80077f4 <RCCEx_GetSAIxPeriphCLKFreq+0x1fc>)
 800768c:	68db      	ldr	r3, [r3, #12]
 800768e:	091b      	lsrs	r3, r3, #4
 8007690:	f003 0307 	and.w	r3, r3, #7
 8007694:	3301      	adds	r3, #1
 8007696:	693a      	ldr	r2, [r7, #16]
 8007698:	fbb2 f3f3 	udiv	r3, r2, r3
 800769c:	613b      	str	r3, [r7, #16]
        /* f(PLLSAI3CLK) = f(VCO input) * PLLN / PLLP */
        plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 800769e:	4b55      	ldr	r3, [pc, #340]	@ (80077f4 <RCCEx_GetSAIxPeriphCLKFreq+0x1fc>)
 80076a0:	68db      	ldr	r3, [r3, #12]
 80076a2:	0a1b      	lsrs	r3, r3, #8
 80076a4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80076a8:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
 80076aa:	4b52      	ldr	r3, [pc, #328]	@ (80077f4 <RCCEx_GetSAIxPeriphCLKFreq+0x1fc>)
 80076ac:	68db      	ldr	r3, [r3, #12]
 80076ae:	0edb      	lsrs	r3, r3, #27
 80076b0:	f003 031f 	and.w	r3, r3, #31
 80076b4:	617b      	str	r3, [r7, #20]
#endif
        if(pllp == 0U)
 80076b6:	697b      	ldr	r3, [r7, #20]
 80076b8:	2b00      	cmp	r3, #0
 80076ba:	d10a      	bne.n	80076d2 <RCCEx_GetSAIxPeriphCLKFreq+0xda>
        {
          if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 80076bc:	4b4d      	ldr	r3, [pc, #308]	@ (80077f4 <RCCEx_GetSAIxPeriphCLKFreq+0x1fc>)
 80076be:	68db      	ldr	r3, [r3, #12]
 80076c0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80076c4:	2b00      	cmp	r3, #0
 80076c6:	d002      	beq.n	80076ce <RCCEx_GetSAIxPeriphCLKFreq+0xd6>
          {
            pllp = 17U;
 80076c8:	2311      	movs	r3, #17
 80076ca:	617b      	str	r3, [r7, #20]
 80076cc:	e001      	b.n	80076d2 <RCCEx_GetSAIxPeriphCLKFreq+0xda>
          }
          else
          {
            pllp = 7U;
 80076ce:	2307      	movs	r3, #7
 80076d0:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 80076d2:	693b      	ldr	r3, [r7, #16]
 80076d4:	68fa      	ldr	r2, [r7, #12]
 80076d6:	fb03 f202 	mul.w	r2, r3, r2
 80076da:	697b      	ldr	r3, [r7, #20]
 80076dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80076e0:	61fb      	str	r3, [r7, #28]
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 80076e2:	e07e      	b.n	80077e2 <RCCEx_GetSAIxPeriphCLKFreq+0x1ea>
      }
    }
    else if(srcclk == 0U)  /* RCC_SAI1CLKSOURCE_PLLSAI1 || RCC_SAI2CLKSOURCE_PLLSAI1 */
 80076e4:	69bb      	ldr	r3, [r7, #24]
 80076e6:	2b00      	cmp	r3, #0
 80076e8:	d139      	bne.n	800775e <RCCEx_GetSAIxPeriphCLKFreq+0x166>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_SAI1CLK) != 0U))
 80076ea:	4b42      	ldr	r3, [pc, #264]	@ (80077f4 <RCCEx_GetSAIxPeriphCLKFreq+0x1fc>)
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80076f2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80076f6:	d175      	bne.n	80077e4 <RCCEx_GetSAIxPeriphCLKFreq+0x1ec>
 80076f8:	4b3e      	ldr	r3, [pc, #248]	@ (80077f4 <RCCEx_GetSAIxPeriphCLKFreq+0x1fc>)
 80076fa:	691b      	ldr	r3, [r3, #16]
 80076fc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007700:	2b00      	cmp	r3, #0
 8007702:	d06f      	beq.n	80077e4 <RCCEx_GetSAIxPeriphCLKFreq+0x1ec>
        /* PLLSAI1M exists: apply PLLSAI1M divider for PLLSAI1 output computation */
        /* f(PLLSAI1 Source) / PLLSAI1M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8007704:	4b3b      	ldr	r3, [pc, #236]	@ (80077f4 <RCCEx_GetSAIxPeriphCLKFreq+0x1fc>)
 8007706:	68db      	ldr	r3, [r3, #12]
 8007708:	091b      	lsrs	r3, r3, #4
 800770a:	f003 0307 	and.w	r3, r3, #7
 800770e:	3301      	adds	r3, #1
 8007710:	693a      	ldr	r2, [r7, #16]
 8007712:	fbb2 f3f3 	udiv	r3, r2, r3
 8007716:	613b      	str	r3, [r7, #16]
#endif
        /* f(PLLSAI1CLK) = f(VCOSAI1 input) * PLLSAI1N / PLLSAI1P */
        plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8007718:	4b36      	ldr	r3, [pc, #216]	@ (80077f4 <RCCEx_GetSAIxPeriphCLKFreq+0x1fc>)
 800771a:	691b      	ldr	r3, [r3, #16]
 800771c:	0a1b      	lsrs	r3, r3, #8
 800771e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007722:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1PDIV) >> RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos;
 8007724:	4b33      	ldr	r3, [pc, #204]	@ (80077f4 <RCCEx_GetSAIxPeriphCLKFreq+0x1fc>)
 8007726:	691b      	ldr	r3, [r3, #16]
 8007728:	0edb      	lsrs	r3, r3, #27
 800772a:	f003 031f 	and.w	r3, r3, #31
 800772e:	617b      	str	r3, [r7, #20]
#endif
        if(pllp == 0U)
 8007730:	697b      	ldr	r3, [r7, #20]
 8007732:	2b00      	cmp	r3, #0
 8007734:	d10a      	bne.n	800774c <RCCEx_GetSAIxPeriphCLKFreq+0x154>
        {
          if(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1P) != 0U)
 8007736:	4b2f      	ldr	r3, [pc, #188]	@ (80077f4 <RCCEx_GetSAIxPeriphCLKFreq+0x1fc>)
 8007738:	691b      	ldr	r3, [r3, #16]
 800773a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800773e:	2b00      	cmp	r3, #0
 8007740:	d002      	beq.n	8007748 <RCCEx_GetSAIxPeriphCLKFreq+0x150>
          {
            pllp = 17U;
 8007742:	2311      	movs	r3, #17
 8007744:	617b      	str	r3, [r7, #20]
 8007746:	e001      	b.n	800774c <RCCEx_GetSAIxPeriphCLKFreq+0x154>
          }
          else
          {
            pllp = 7U;
 8007748:	2307      	movs	r3, #7
 800774a:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 800774c:	693b      	ldr	r3, [r7, #16]
 800774e:	68fa      	ldr	r2, [r7, #12]
 8007750:	fb03 f202 	mul.w	r2, r3, r2
 8007754:	697b      	ldr	r3, [r7, #20]
 8007756:	fbb2 f3f3 	udiv	r3, r2, r3
 800775a:	61fb      	str	r3, [r7, #28]
 800775c:	e042      	b.n	80077e4 <RCCEx_GetSAIxPeriphCLKFreq+0x1ec>
    }
#endif /* SAI2 */

#if defined(RCC_PLLSAI2_SUPPORT)

    else if((srcclk == RCC_SAI1CLKSOURCE_PLLSAI2) || (srcclk == RCC_SAI2CLKSOURCE_PLLSAI2))
 800775e:	69bb      	ldr	r3, [r7, #24]
 8007760:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007764:	d003      	beq.n	800776e <RCCEx_GetSAIxPeriphCLKFreq+0x176>
 8007766:	69bb      	ldr	r3, [r7, #24]
 8007768:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800776c:	d13a      	bne.n	80077e4 <RCCEx_GetSAIxPeriphCLKFreq+0x1ec>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI2RDY) && (__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_SAI2CLK) != 0U))
 800776e:	4b21      	ldr	r3, [pc, #132]	@ (80077f4 <RCCEx_GetSAIxPeriphCLKFreq+0x1fc>)
 8007770:	681b      	ldr	r3, [r3, #0]
 8007772:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007776:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800777a:	d133      	bne.n	80077e4 <RCCEx_GetSAIxPeriphCLKFreq+0x1ec>
 800777c:	4b1d      	ldr	r3, [pc, #116]	@ (80077f4 <RCCEx_GetSAIxPeriphCLKFreq+0x1fc>)
 800777e:	695b      	ldr	r3, [r3, #20]
 8007780:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007784:	2b00      	cmp	r3, #0
 8007786:	d02d      	beq.n	80077e4 <RCCEx_GetSAIxPeriphCLKFreq+0x1ec>
        /* PLLSAI2M exists: apply PLLSAI2M divider for PLLSAI2 output computation */
        /* f(PLLSAI2 Source) / PLLSAI2M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2M) >> RCC_PLLSAI2CFGR_PLLSAI2M_Pos) + 1U));
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8007788:	4b1a      	ldr	r3, [pc, #104]	@ (80077f4 <RCCEx_GetSAIxPeriphCLKFreq+0x1fc>)
 800778a:	68db      	ldr	r3, [r3, #12]
 800778c:	091b      	lsrs	r3, r3, #4
 800778e:	f003 0307 	and.w	r3, r3, #7
 8007792:	3301      	adds	r3, #1
 8007794:	693a      	ldr	r2, [r7, #16]
 8007796:	fbb2 f3f3 	udiv	r3, r2, r3
 800779a:	613b      	str	r3, [r7, #16]
#endif
        /* f(PLLSAI2CLK) = f(VCOSAI2 input) * PLLSAI2N / PLLSAI2P */
        plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 800779c:	4b15      	ldr	r3, [pc, #84]	@ (80077f4 <RCCEx_GetSAIxPeriphCLKFreq+0x1fc>)
 800779e:	695b      	ldr	r3, [r3, #20]
 80077a0:	0a1b      	lsrs	r3, r3, #8
 80077a2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80077a6:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2PDIV) >> RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos;
 80077a8:	4b12      	ldr	r3, [pc, #72]	@ (80077f4 <RCCEx_GetSAIxPeriphCLKFreq+0x1fc>)
 80077aa:	695b      	ldr	r3, [r3, #20]
 80077ac:	0edb      	lsrs	r3, r3, #27
 80077ae:	f003 031f 	and.w	r3, r3, #31
 80077b2:	617b      	str	r3, [r7, #20]
#endif
        if(pllp == 0U)
 80077b4:	697b      	ldr	r3, [r7, #20]
 80077b6:	2b00      	cmp	r3, #0
 80077b8:	d10a      	bne.n	80077d0 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>
        {
          if(READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2P) != 0U)
 80077ba:	4b0e      	ldr	r3, [pc, #56]	@ (80077f4 <RCCEx_GetSAIxPeriphCLKFreq+0x1fc>)
 80077bc:	695b      	ldr	r3, [r3, #20]
 80077be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80077c2:	2b00      	cmp	r3, #0
 80077c4:	d002      	beq.n	80077cc <RCCEx_GetSAIxPeriphCLKFreq+0x1d4>
          {
            pllp = 17U;
 80077c6:	2311      	movs	r3, #17
 80077c8:	617b      	str	r3, [r7, #20]
 80077ca:	e001      	b.n	80077d0 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>
          }
          else
          {
            pllp = 7U;
 80077cc:	2307      	movs	r3, #7
 80077ce:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 80077d0:	693b      	ldr	r3, [r7, #16]
 80077d2:	68fa      	ldr	r2, [r7, #12]
 80077d4:	fb03 f202 	mul.w	r2, r3, r2
 80077d8:	697b      	ldr	r3, [r7, #20]
 80077da:	fbb2 f3f3 	udiv	r3, r2, r3
 80077de:	61fb      	str	r3, [r7, #28]
 80077e0:	e000      	b.n	80077e4 <RCCEx_GetSAIxPeriphCLKFreq+0x1ec>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 80077e2:	bf00      	nop
      /* No clock source, frequency default init at 0 */
    }
  }


  return frequency;
 80077e4:	69fb      	ldr	r3, [r7, #28]
}
 80077e6:	4618      	mov	r0, r3
 80077e8:	3724      	adds	r7, #36	@ 0x24
 80077ea:	46bd      	mov	sp, r7
 80077ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077f0:	4770      	bx	lr
 80077f2:	bf00      	nop
 80077f4:	40021000 	.word	0x40021000
 80077f8:	001fff68 	.word	0x001fff68

080077fc <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 80077fc:	b580      	push	{r7, lr}
 80077fe:	b088      	sub	sp, #32
 8007800:	af00      	add	r7, sp, #0
 8007802:	6078      	str	r0, [r7, #4]
#endif /* SAI2 */
  uint32_t ckstr_bits;
  uint32_t syncen_bits;

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	2b00      	cmp	r3, #0
 8007808:	d101      	bne.n	800780e <HAL_SAI_Init+0x12>
  {
    return HAL_ERROR;
 800780a:	2301      	movs	r3, #1
 800780c:	e155      	b.n	8007aba <HAL_SAI_Init+0x2be>
    }
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  if (hsai->State == HAL_SAI_STATE_RESET)
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8007814:	b2db      	uxtb	r3, r3
 8007816:	2b00      	cmp	r3, #0
 8007818:	d106      	bne.n	8007828 <HAL_SAI_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	2200      	movs	r2, #0
 800781e:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 8007822:	6878      	ldr	r0, [r7, #4]
 8007824:	f7fa fbc6 	bl	8001fb4 <HAL_SAI_MspInit>
#endif
  }

  /* Disable the selected SAI peripheral */
  if (SAI_Disable(hsai) != HAL_OK)
 8007828:	6878      	ldr	r0, [r7, #4]
 800782a:	f000 f959 	bl	8007ae0 <SAI_Disable>
 800782e:	4603      	mov	r3, r0
 8007830:	2b00      	cmp	r3, #0
 8007832:	d001      	beq.n	8007838 <HAL_SAI_Init+0x3c>
  {
    return HAL_ERROR;
 8007834:	2301      	movs	r3, #1
 8007836:	e140      	b.n	8007aba <HAL_SAI_Init+0x2be>
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	2202      	movs	r2, #2
 800783c:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
#if defined(SAI2)
  switch (hsai->Init.SynchroExt)
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	68db      	ldr	r3, [r3, #12]
 8007844:	2b02      	cmp	r3, #2
 8007846:	d00c      	beq.n	8007862 <HAL_SAI_Init+0x66>
 8007848:	2b02      	cmp	r3, #2
 800784a:	d80d      	bhi.n	8007868 <HAL_SAI_Init+0x6c>
 800784c:	2b00      	cmp	r3, #0
 800784e:	d002      	beq.n	8007856 <HAL_SAI_Init+0x5a>
 8007850:	2b01      	cmp	r3, #1
 8007852:	d003      	beq.n	800785c <HAL_SAI_Init+0x60>
 8007854:	e008      	b.n	8007868 <HAL_SAI_Init+0x6c>
  {
    case SAI_SYNCEXT_DISABLE :
      tmpregisterGCR = 0;
 8007856:	2300      	movs	r3, #0
 8007858:	61fb      	str	r3, [r7, #28]
      break;
 800785a:	e008      	b.n	800786e <HAL_SAI_Init+0x72>
    case SAI_SYNCEXT_OUTBLOCKA_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 800785c:	2310      	movs	r3, #16
 800785e:	61fb      	str	r3, [r7, #28]
      break;
 8007860:	e005      	b.n	800786e <HAL_SAI_Init+0x72>
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 8007862:	2320      	movs	r3, #32
 8007864:	61fb      	str	r3, [r7, #28]
      break;
 8007866:	e002      	b.n	800786e <HAL_SAI_Init+0x72>
    default :
      tmpregisterGCR = 0;
 8007868:	2300      	movs	r3, #0
 800786a:	61fb      	str	r3, [r7, #28]
      break;
 800786c:	bf00      	nop
  }
#endif /* SAI2 */

  switch (hsai->Init.Synchro)
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	689b      	ldr	r3, [r3, #8]
 8007872:	2b03      	cmp	r3, #3
 8007874:	d81d      	bhi.n	80078b2 <HAL_SAI_Init+0xb6>
 8007876:	a201      	add	r2, pc, #4	@ (adr r2, 800787c <HAL_SAI_Init+0x80>)
 8007878:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800787c:	0800788d 	.word	0x0800788d
 8007880:	08007893 	.word	0x08007893
 8007884:	0800789b 	.word	0x0800789b
 8007888:	080078a3 	.word	0x080078a3
  {
    case SAI_ASYNCHRONOUS :
      syncen_bits = 0;
 800788c:	2300      	movs	r3, #0
 800788e:	617b      	str	r3, [r7, #20]
      break;
 8007890:	e012      	b.n	80078b8 <HAL_SAI_Init+0xbc>
    case SAI_SYNCHRONOUS :
      syncen_bits = SAI_xCR1_SYNCEN_0;
 8007892:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007896:	617b      	str	r3, [r7, #20]
      break;
 8007898:	e00e      	b.n	80078b8 <HAL_SAI_Init+0xbc>
#if defined(SAI2)
    case SAI_SYNCHRONOUS_EXT_SAI1 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800789a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800789e:	617b      	str	r3, [r7, #20]
      break;
 80078a0:	e00a      	b.n	80078b8 <HAL_SAI_Init+0xbc>
    case SAI_SYNCHRONOUS_EXT_SAI2 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 80078a2:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80078a6:	617b      	str	r3, [r7, #20]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 80078a8:	69fb      	ldr	r3, [r7, #28]
 80078aa:	f043 0301 	orr.w	r3, r3, #1
 80078ae:	61fb      	str	r3, [r7, #28]
      break;
 80078b0:	e002      	b.n	80078b8 <HAL_SAI_Init+0xbc>
#endif /* SAI2 */
    default :
      syncen_bits = 0;
 80078b2:	2300      	movs	r3, #0
 80078b4:	617b      	str	r3, [r7, #20]
      break;
 80078b6:	bf00      	nop
  }

#if defined(SAI2)
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	681b      	ldr	r3, [r3, #0]
 80078bc:	4a81      	ldr	r2, [pc, #516]	@ (8007ac4 <HAL_SAI_Init+0x2c8>)
 80078be:	4293      	cmp	r3, r2
 80078c0:	d004      	beq.n	80078cc <HAL_SAI_Init+0xd0>
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	681b      	ldr	r3, [r3, #0]
 80078c6:	4a80      	ldr	r2, [pc, #512]	@ (8007ac8 <HAL_SAI_Init+0x2cc>)
 80078c8:	4293      	cmp	r3, r2
 80078ca:	d103      	bne.n	80078d4 <HAL_SAI_Init+0xd8>
  {
    SAI1->GCR = tmpregisterGCR;
 80078cc:	4a7f      	ldr	r2, [pc, #508]	@ (8007acc <HAL_SAI_Init+0x2d0>)
 80078ce:	69fb      	ldr	r3, [r7, #28]
 80078d0:	6013      	str	r3, [r2, #0]
 80078d2:	e002      	b.n	80078da <HAL_SAI_Init+0xde>
  }
  else
  {
    SAI2->GCR = tmpregisterGCR;
 80078d4:	4a7e      	ldr	r2, [pc, #504]	@ (8007ad0 <HAL_SAI_Init+0x2d4>)
 80078d6:	69fb      	ldr	r3, [r7, #28]
 80078d8:	6013      	str	r3, [r2, #0]
  }
#else
  SAI1->GCR = 0;
#endif /* SAI2 */

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	69db      	ldr	r3, [r3, #28]
 80078de:	2b00      	cmp	r3, #0
 80078e0:	d041      	beq.n	8007966 <HAL_SAI_Init+0x16a>
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) || \
    defined(STM32L4P5xx) || defined(STM32L4Q5xx)

    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	681b      	ldr	r3, [r3, #0]
 80078e6:	4a77      	ldr	r2, [pc, #476]	@ (8007ac4 <HAL_SAI_Init+0x2c8>)
 80078e8:	4293      	cmp	r3, r2
 80078ea:	d004      	beq.n	80078f6 <HAL_SAI_Init+0xfa>
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	681b      	ldr	r3, [r3, #0]
 80078f0:	4a75      	ldr	r2, [pc, #468]	@ (8007ac8 <HAL_SAI_Init+0x2cc>)
 80078f2:	4293      	cmp	r3, r2
 80078f4:	d105      	bne.n	8007902 <HAL_SAI_Init+0x106>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 80078f6:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 80078fa:	f7fe fee7 	bl	80066cc <HAL_RCCEx_GetPeriphCLKFreq>
 80078fe:	6138      	str	r0, [r7, #16]
 8007900:	e004      	b.n	800790c <HAL_SAI_Init+0x110>
    }
    else
    {
      /* SAI2_Block_A or SAI2_Block_B */
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 8007902:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8007906:	f7fe fee1 	bl	80066cc <HAL_RCCEx_GetPeriphCLKFreq>
 800790a:	6138      	str	r0, [r7, #16]
    /* Configure Master Clock using the following formula :
       MCLK_x = SAI_CK_x / (MCKDIV[3:0] * 2) with MCLK_x = 256 * FS
       FS = SAI_CK_x / (MCKDIV[3:0] * 2) * 256
       MCKDIV[3:0] = SAI_CK_x / FS * 512 */
    /* (freq x 10) to keep Significant digits */
    tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * 2U * 256U);
 800790c:	693a      	ldr	r2, [r7, #16]
 800790e:	4613      	mov	r3, r2
 8007910:	009b      	lsls	r3, r3, #2
 8007912:	4413      	add	r3, r2
 8007914:	005b      	lsls	r3, r3, #1
 8007916:	461a      	mov	r2, r3
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	69db      	ldr	r3, [r3, #28]
 800791c:	025b      	lsls	r3, r3, #9
 800791e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007922:	60fb      	str	r3, [r7, #12]
    hsai->Init.Mckdiv = tmpval / 10U;
 8007924:	68fb      	ldr	r3, [r7, #12]
 8007926:	4a6b      	ldr	r2, [pc, #428]	@ (8007ad4 <HAL_SAI_Init+0x2d8>)
 8007928:	fba2 2303 	umull	r2, r3, r2, r3
 800792c:	08da      	lsrs	r2, r3, #3
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	621a      	str	r2, [r3, #32]

    /* Round result to the nearest integer */
    if ((tmpval % 10U) > 8U)
 8007932:	68f9      	ldr	r1, [r7, #12]
 8007934:	4b67      	ldr	r3, [pc, #412]	@ (8007ad4 <HAL_SAI_Init+0x2d8>)
 8007936:	fba3 2301 	umull	r2, r3, r3, r1
 800793a:	08da      	lsrs	r2, r3, #3
 800793c:	4613      	mov	r3, r2
 800793e:	009b      	lsls	r3, r3, #2
 8007940:	4413      	add	r3, r2
 8007942:	005b      	lsls	r3, r3, #1
 8007944:	1aca      	subs	r2, r1, r3
 8007946:	2a08      	cmp	r2, #8
 8007948:	d904      	bls.n	8007954 <HAL_SAI_Init+0x158>
    {
      hsai->Init.Mckdiv += 1U;
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	6a1b      	ldr	r3, [r3, #32]
 800794e:	1c5a      	adds	r2, r3, #1
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	621a      	str	r2, [r3, #32]
    }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
    /* STM32L4P5xx || STM32L4Q5xx */

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007958:	2b04      	cmp	r3, #4
 800795a:	d104      	bne.n	8007966 <HAL_SAI_Init+0x16a>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	6a1b      	ldr	r3, [r3, #32]
 8007960:	085a      	lsrs	r2, r3, #1
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	621a      	str	r2, [r3, #32]
  }
  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	685b      	ldr	r3, [r3, #4]
 800796a:	2b00      	cmp	r3, #0
 800796c:	d003      	beq.n	8007976 <HAL_SAI_Init+0x17a>
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	685b      	ldr	r3, [r3, #4]
 8007972:	2b02      	cmp	r3, #2
 8007974:	d109      	bne.n	800798a <HAL_SAI_Init+0x18e>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0U : SAI_xCR1_CKSTR;
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800797a:	2b01      	cmp	r3, #1
 800797c:	d101      	bne.n	8007982 <HAL_SAI_Init+0x186>
 800797e:	2300      	movs	r3, #0
 8007980:	e001      	b.n	8007986 <HAL_SAI_Init+0x18a>
 8007982:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007986:	61bb      	str	r3, [r7, #24]
 8007988:	e008      	b.n	800799c <HAL_SAI_Init+0x1a0>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0U;
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800798e:	2b01      	cmp	r3, #1
 8007990:	d102      	bne.n	8007998 <HAL_SAI_Init+0x19c>
 8007992:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007996:	e000      	b.n	800799a <HAL_SAI_Init+0x19e>
 8007998:	2300      	movs	r3, #0
 800799a:	61bb      	str	r3, [r7, #24]
                          ckstr_bits | syncen_bits |                             \
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
                          hsai->Init.MckOverSampling);
#else
  hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	681b      	ldr	r3, [r3, #0]
 80079a0:	6819      	ldr	r1, [r3, #0]
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	681a      	ldr	r2, [r3, #0]
 80079a6:	4b4c      	ldr	r3, [pc, #304]	@ (8007ad8 <HAL_SAI_Init+0x2dc>)
 80079a8:	400b      	ands	r3, r1
 80079aa:	6013      	str	r3, [r2, #0]
                           SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                           SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                           SAI_xCR1_NODIV | SAI_xCR1_MCKDIV);

  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	681b      	ldr	r3, [r3, #0]
 80079b0:	6819      	ldr	r1, [r3, #0]
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	685a      	ldr	r2, [r3, #4]
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80079ba:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 80079c0:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80079c6:	431a      	orrs	r2, r3
 80079c8:	69bb      	ldr	r3, [r7, #24]
 80079ca:	431a      	orrs	r2, r3
                          ckstr_bits | syncen_bits |                             \
 80079cc:	697b      	ldr	r3, [r7, #20]
 80079ce:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                          ckstr_bits | syncen_bits |                             \
 80079d4:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	691b      	ldr	r3, [r3, #16]
 80079da:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	695b      	ldr	r3, [r3, #20]
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 80079e0:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	6a1b      	ldr	r3, [r3, #32]
 80079e6:	051b      	lsls	r3, r3, #20
 80079e8:	431a      	orrs	r2, r3
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	681b      	ldr	r3, [r3, #0]
 80079ee:	430a      	orrs	r2, r1
 80079f0:	601a      	str	r2, [r3, #0]
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	681b      	ldr	r3, [r3, #0]
 80079f6:	685b      	ldr	r3, [r3, #4]
 80079f8:	687a      	ldr	r2, [r7, #4]
 80079fa:	6812      	ldr	r2, [r2, #0]
 80079fc:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 8007a00:	f023 030f 	bic.w	r3, r3, #15
 8007a04:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	681b      	ldr	r3, [r3, #0]
 8007a0a:	6859      	ldr	r1, [r3, #4]
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	699a      	ldr	r2, [r3, #24]
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007a14:	431a      	orrs	r2, r3
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a1a:	431a      	orrs	r2, r3
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	681b      	ldr	r3, [r3, #0]
 8007a20:	430a      	orrs	r2, r1
 8007a22:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	6899      	ldr	r1, [r3, #8]
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	681a      	ldr	r2, [r3, #0]
 8007a2e:	4b2b      	ldr	r3, [pc, #172]	@ (8007adc <HAL_SAI_Init+0x2e0>)
 8007a30:	400b      	ands	r3, r1
 8007a32:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	6899      	ldr	r1, [r3, #8]
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007a3e:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8007a44:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                           hsai->FrameInit.FSOffset |
 8007a4a:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
                           hsai->FrameInit.FSDefinition |
 8007a50:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1U) << 8));
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007a56:	3b01      	subs	r3, #1
 8007a58:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 8007a5a:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	681b      	ldr	r3, [r3, #0]
 8007a60:	430a      	orrs	r2, r1
 8007a62:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |  \
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	681b      	ldr	r3, [r3, #0]
 8007a68:	68d9      	ldr	r1, [r3, #12]
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	681a      	ldr	r2, [r3, #0]
 8007a6e:	f24f 0320 	movw	r3, #61472	@ 0xf020
 8007a72:	400b      	ands	r3, r1
 8007a74:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	681b      	ldr	r3, [r3, #0]
 8007a7a:	68d9      	ldr	r1, [r3, #12]
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007a84:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007a8a:	041b      	lsls	r3, r3, #16
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8007a8c:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007a92:	3b01      	subs	r3, #1
 8007a94:	021b      	lsls	r3, r3, #8
 8007a96:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	681b      	ldr	r3, [r3, #0]
 8007a9c:	430a      	orrs	r2, r1
 8007a9e:	60da      	str	r2, [r3, #12]
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	2200      	movs	r2, #0
 8007aa4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	2201      	movs	r2, #1
 8007aac:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	2200      	movs	r2, #0
 8007ab4:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

  return HAL_OK;
 8007ab8:	2300      	movs	r3, #0
}
 8007aba:	4618      	mov	r0, r3
 8007abc:	3720      	adds	r7, #32
 8007abe:	46bd      	mov	sp, r7
 8007ac0:	bd80      	pop	{r7, pc}
 8007ac2:	bf00      	nop
 8007ac4:	40015404 	.word	0x40015404
 8007ac8:	40015424 	.word	0x40015424
 8007acc:	40015400 	.word	0x40015400
 8007ad0:	40015800 	.word	0x40015800
 8007ad4:	cccccccd 	.word	0xcccccccd
 8007ad8:	ff05c010 	.word	0xff05c010
 8007adc:	fff88000 	.word	0xfff88000

08007ae0 <SAI_Disable>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 8007ae0:	b480      	push	{r7}
 8007ae2:	b085      	sub	sp, #20
 8007ae4:	af00      	add	r7, sp, #0
 8007ae6:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
 8007ae8:	4b18      	ldr	r3, [pc, #96]	@ (8007b4c <SAI_Disable+0x6c>)
 8007aea:	681b      	ldr	r3, [r3, #0]
 8007aec:	4a18      	ldr	r2, [pc, #96]	@ (8007b50 <SAI_Disable+0x70>)
 8007aee:	fba2 2303 	umull	r2, r3, r2, r3
 8007af2:	0b1b      	lsrs	r3, r3, #12
 8007af4:	009b      	lsls	r3, r3, #2
 8007af6:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 8007af8:	2300      	movs	r3, #0
 8007afa:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	681b      	ldr	r3, [r3, #0]
 8007b00:	681a      	ldr	r2, [r3, #0]
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	681b      	ldr	r3, [r3, #0]
 8007b06:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8007b0a:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count == 0U)
 8007b0c:	68fb      	ldr	r3, [r7, #12]
 8007b0e:	2b00      	cmp	r3, #0
 8007b10:	d10a      	bne.n	8007b28 <SAI_Disable+0x48>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007b18:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      status = HAL_TIMEOUT;
 8007b22:	2303      	movs	r3, #3
 8007b24:	72fb      	strb	r3, [r7, #11]
      break;
 8007b26:	e009      	b.n	8007b3c <SAI_Disable+0x5c>
    }
    count--;
 8007b28:	68fb      	ldr	r3, [r7, #12]
 8007b2a:	3b01      	subs	r3, #1
 8007b2c:	60fb      	str	r3, [r7, #12]
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != 0U);
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	681b      	ldr	r3, [r3, #0]
 8007b32:	681b      	ldr	r3, [r3, #0]
 8007b34:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007b38:	2b00      	cmp	r3, #0
 8007b3a:	d1e7      	bne.n	8007b0c <SAI_Disable+0x2c>

  return status;
 8007b3c:	7afb      	ldrb	r3, [r7, #11]
}
 8007b3e:	4618      	mov	r0, r3
 8007b40:	3714      	adds	r7, #20
 8007b42:	46bd      	mov	sp, r7
 8007b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b48:	4770      	bx	lr
 8007b4a:	bf00      	nop
 8007b4c:	20000000 	.word	0x20000000
 8007b50:	95cbec1b 	.word	0x95cbec1b

08007b54 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 8007b54:	b580      	push	{r7, lr}
 8007b56:	b082      	sub	sp, #8
 8007b58:	af00      	add	r7, sp, #0
 8007b5a:	6078      	str	r0, [r7, #4]
  uint32_t speedgrade, unitsize;
  uint32_t tickstart;
#endif

  /* Check the SD handle allocation */
  if(hsd == NULL)
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	2b00      	cmp	r3, #0
 8007b60:	d101      	bne.n	8007b66 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 8007b62:	2301      	movs	r3, #1
 8007b64:	e02d      	b.n	8007bc2 <HAL_SD_Init+0x6e>
  assert_param(IS_SDMMC_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDMMC_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8007b6c:	b2db      	uxtb	r3, r3
 8007b6e:	2b00      	cmp	r3, #0
 8007b70:	d105      	bne.n	8007b7e <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	2200      	movs	r2, #0
 8007b76:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 8007b78:	6878      	ldr	r0, [r7, #4]
 8007b7a:	f7fa f891 	bl	8001ca0 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	2203      	movs	r2, #3
 8007b82:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 8007b86:	6878      	ldr	r0, [r7, #4]
 8007b88:	f000 f820 	bl	8007bcc <HAL_SD_InitCard>
 8007b8c:	4603      	mov	r3, r0
 8007b8e:	2b00      	cmp	r3, #0
 8007b90:	d001      	beq.n	8007b96 <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 8007b92:	2301      	movs	r3, #1
 8007b94:	e015      	b.n	8007bc2 <HAL_SD_Init+0x6e>
    }
  }
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  /* Configure the bus wide with the specified value in the SD_HandleTypeDef */
  if(HAL_SD_ConfigWideBusOperation(hsd, hsd->Init.BusWide) != HAL_OK)
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	691b      	ldr	r3, [r3, #16]
 8007b9a:	4619      	mov	r1, r3
 8007b9c:	6878      	ldr	r0, [r7, #4]
 8007b9e:	f000 fa5f 	bl	8008060 <HAL_SD_ConfigWideBusOperation>
 8007ba2:	4603      	mov	r3, r0
 8007ba4:	2b00      	cmp	r3, #0
 8007ba6:	d001      	beq.n	8007bac <HAL_SD_Init+0x58>
  {
    return HAL_ERROR;
 8007ba8:	2301      	movs	r3, #1
 8007baa:	e00a      	b.n	8007bc2 <HAL_SD_Init+0x6e>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	2200      	movs	r2, #0
 8007bb0:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	2200      	movs	r2, #0
 8007bb6:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	2201      	movs	r2, #1
 8007bbc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8007bc0:	2300      	movs	r3, #0
}
 8007bc2:	4618      	mov	r0, r3
 8007bc4:	3708      	adds	r7, #8
 8007bc6:	46bd      	mov	sp, r7
 8007bc8:	bd80      	pop	{r7, pc}
	...

08007bcc <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8007bcc:	b5b0      	push	{r4, r5, r7, lr}
 8007bce:	b08e      	sub	sp, #56	@ 0x38
 8007bd0:	af04      	add	r7, sp, #16
 8007bd2:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  SD_InitTypeDef Init;
  uint32_t sdmmc_clk;

  /* Default SDMMC peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 8007bd4:	2300      	movs	r3, #0
 8007bd6:	60bb      	str	r3, [r7, #8]
#if !defined(STM32L4P5xx) && !defined(STM32L4Q5xx) && !defined(STM32L4R5xx) && !defined(STM32L4R7xx) && !defined(STM32L4R9xx) && !defined(STM32L4S5xx) && !defined(STM32L4S7xx) && !defined(STM32L4S9xx)
  Init.ClockBypass         = SDMMC_CLOCK_BYPASS_DISABLE;
 8007bd8:	2300      	movs	r3, #0
 8007bda:	60fb      	str	r3, [r7, #12]
#endif /* !STM32L4P5xx && !STM32L4Q5xx && !STM32L4R5xx && !STM32L4R7xx && !STM32L4R9xx && !STM32L4S5xx && !STM32L4S7xx && !STM32L4S9xx */
  Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 8007bdc:	2300      	movs	r3, #0
 8007bde:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDMMC_BUS_WIDE_1B;
 8007be0:	2300      	movs	r3, #0
 8007be2:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 8007be4:	2300      	movs	r3, #0
 8007be6:	61bb      	str	r3, [r7, #24]

  /* Init Clock should be less or equal to 400Khz*/
  sdmmc_clk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC1);
 8007be8:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8007bec:	f7fe fd6e 	bl	80066cc <HAL_RCCEx_GetPeriphCLKFreq>
 8007bf0:	6278      	str	r0, [r7, #36]	@ 0x24
  if (sdmmc_clk == 0U)
 8007bf2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bf4:	2b00      	cmp	r3, #0
 8007bf6:	d109      	bne.n	8007c0c <HAL_SD_InitCard+0x40>
  {
      hsd->State = HAL_SD_STATE_READY;
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	2201      	movs	r2, #1
 8007bfc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->ErrorCode = SDMMC_ERROR_INVALID_PARAMETER;
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8007c06:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 8007c08:	2301      	movs	r3, #1
 8007c0a:	e07b      	b.n	8007d04 <HAL_SD_InitCard+0x138>
  }
#if !defined(STM32L4P5xx) && !defined(STM32L4Q5xx) && !defined(STM32L4R5xx) && !defined(STM32L4R7xx) && !defined(STM32L4R9xx) && !defined(STM32L4S5xx) && !defined(STM32L4S7xx) && !defined(STM32L4S9xx)
  Init.ClockDiv = ((sdmmc_clk / SD_INIT_FREQ) - 2U);
 8007c0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c0e:	09db      	lsrs	r3, r3, #7
 8007c10:	4a3e      	ldr	r2, [pc, #248]	@ (8007d0c <HAL_SD_InitCard+0x140>)
 8007c12:	fba2 2303 	umull	r2, r3, r2, r3
 8007c16:	091b      	lsrs	r3, r3, #4
 8007c18:	3b02      	subs	r3, #2
 8007c1a:	61fb      	str	r3, [r7, #28]
    hsd->Instance->POWER |= SDMMC_POWER_DIRPOL;
  }
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  /* Initialize SDMMC peripheral interface with default configuration */
  (void)SDMMC_Init(hsd->Instance, Init);
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	681d      	ldr	r5, [r3, #0]
 8007c20:	466c      	mov	r4, sp
 8007c22:	f107 0314 	add.w	r3, r7, #20
 8007c26:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8007c2a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8007c2e:	f107 0308 	add.w	r3, r7, #8
 8007c32:	cb0e      	ldmia	r3, {r1, r2, r3}
 8007c34:	4628      	mov	r0, r5
 8007c36:	f001 fd25 	bl	8009684 <SDMMC_Init>

#if !defined(STM32L4P5xx) && !defined(STM32L4Q5xx) && !defined(STM32L4R5xx) && !defined(STM32L4R7xx) && !defined(STM32L4R9xx) && !defined(STM32L4S5xx) && !defined(STM32L4S7xx) && !defined(STM32L4S9xx)
  /* Disable SDMMC Clock */
  __HAL_SD_DISABLE(hsd);
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	681b      	ldr	r3, [r3, #0]
 8007c3e:	685a      	ldr	r2, [r3, #4]
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007c48:	605a      	str	r2, [r3, #4]
#endif /* !STM32L4P5xx && !STM32L4Q5xx && !STM32L4R5xx && !STM32L4R7xx && !STM32L4R9xx && !STM32L4S5xx && !STM32L4S7xx && !STM32L4S9xx */

  /* Set Power State to ON */
  (void)SDMMC_PowerState_ON(hsd->Instance);
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	681b      	ldr	r3, [r3, #0]
 8007c4e:	4618      	mov	r0, r3
 8007c50:	f001 fd52 	bl	80096f8 <SDMMC_PowerState_ON>

#if !defined(STM32L4P5xx) && !defined(STM32L4Q5xx) && !defined(STM32L4R5xx) && !defined(STM32L4R7xx) && !defined(STM32L4R9xx) && !defined(STM32L4S5xx) && !defined(STM32L4S7xx) && !defined(STM32L4S9xx)
  /* Enable SDMMC Clock */
  __HAL_SD_ENABLE(hsd);
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	681b      	ldr	r3, [r3, #0]
 8007c58:	685a      	ldr	r2, [r3, #4]
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	681b      	ldr	r3, [r3, #0]
 8007c5e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007c62:	605a      	str	r2, [r3, #4]
#endif /* !STM32L4P5xx && !STM32L4Q5xx && !STM32L4R5xx && !STM32L4R7xx && !STM32L4R9xx && !STM32L4S5xx && !STM32L4S7xx && !STM32L4S9xx */

  /* wait 74 Cycles: required power up waiting time before starting
     the SD initialization sequence */
#if !defined(STM32L4P5xx) && !defined(STM32L4Q5xx) && !defined(STM32L4R5xx) && !defined(STM32L4R7xx) && !defined(STM32L4R9xx) && !defined(STM32L4S5xx) && !defined(STM32L4S7xx) && !defined(STM32L4S9xx)
  sdmmc_clk = sdmmc_clk/(Init.ClockDiv + 2U);
 8007c64:	69fb      	ldr	r3, [r7, #28]
 8007c66:	3302      	adds	r3, #2
 8007c68:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007c6a:	fbb2 f3f3 	udiv	r3, r2, r3
 8007c6e:	627b      	str	r3, [r7, #36]	@ 0x24
#else
  sdmmc_clk = sdmmc_clk/(2U*Init.ClockDiv);
#endif
  HAL_Delay(1U+ (74U*1000U/(sdmmc_clk)));
 8007c70:	4a27      	ldr	r2, [pc, #156]	@ (8007d10 <HAL_SD_InitCard+0x144>)
 8007c72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c74:	fbb2 f3f3 	udiv	r3, r2, r3
 8007c78:	3301      	adds	r3, #1
 8007c7a:	4618      	mov	r0, r3
 8007c7c:	f7fa fb86 	bl	800238c <HAL_Delay>

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 8007c80:	6878      	ldr	r0, [r7, #4]
 8007c82:	f000 fb69 	bl	8008358 <SD_PowerON>
 8007c86:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8007c88:	6a3b      	ldr	r3, [r7, #32]
 8007c8a:	2b00      	cmp	r3, #0
 8007c8c:	d00b      	beq.n	8007ca6 <HAL_SD_InitCard+0xda>
  {
    hsd->State = HAL_SD_STATE_READY;
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	2201      	movs	r2, #1
 8007c92:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007c9a:	6a3b      	ldr	r3, [r7, #32]
 8007c9c:	431a      	orrs	r2, r3
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8007ca2:	2301      	movs	r3, #1
 8007ca4:	e02e      	b.n	8007d04 <HAL_SD_InitCard+0x138>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 8007ca6:	6878      	ldr	r0, [r7, #4]
 8007ca8:	f000 fa96 	bl	80081d8 <SD_InitCard>
 8007cac:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8007cae:	6a3b      	ldr	r3, [r7, #32]
 8007cb0:	2b00      	cmp	r3, #0
 8007cb2:	d00b      	beq.n	8007ccc <HAL_SD_InitCard+0x100>
  {
    hsd->State = HAL_SD_STATE_READY;
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	2201      	movs	r2, #1
 8007cb8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007cc0:	6a3b      	ldr	r3, [r7, #32]
 8007cc2:	431a      	orrs	r2, r3
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8007cc8:	2301      	movs	r3, #1
 8007cca:	e01b      	b.n	8007d04 <HAL_SD_InitCard+0x138>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	681b      	ldr	r3, [r3, #0]
 8007cd0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8007cd4:	4618      	mov	r0, r3
 8007cd6:	f001 fda2 	bl	800981e <SDMMC_CmdBlockLength>
 8007cda:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8007cdc:	6a3b      	ldr	r3, [r7, #32]
 8007cde:	2b00      	cmp	r3, #0
 8007ce0:	d00f      	beq.n	8007d02 <HAL_SD_InitCard+0x136>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	681b      	ldr	r3, [r3, #0]
 8007ce6:	4a0b      	ldr	r2, [pc, #44]	@ (8007d14 <HAL_SD_InitCard+0x148>)
 8007ce8:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007cee:	6a3b      	ldr	r3, [r7, #32]
 8007cf0:	431a      	orrs	r2, r3
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	2201      	movs	r2, #1
 8007cfa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8007cfe:	2301      	movs	r3, #1
 8007d00:	e000      	b.n	8007d04 <HAL_SD_InitCard+0x138>
  }

  return HAL_OK;
 8007d02:	2300      	movs	r3, #0
}
 8007d04:	4618      	mov	r0, r3
 8007d06:	3728      	adds	r7, #40	@ 0x28
 8007d08:	46bd      	mov	sp, r7
 8007d0a:	bdb0      	pop	{r4, r5, r7, pc}
 8007d0c:	014f8b59 	.word	0x014f8b59
 8007d10:	00012110 	.word	0x00012110
 8007d14:	004005ff 	.word	0x004005ff

08007d18 <HAL_SD_GetCardCSD>:
  * @param  pCSD Pointer to a HAL_SD_CardCSDTypeDef structure that
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 8007d18:	b480      	push	{r7}
 8007d1a:	b083      	sub	sp, #12
 8007d1c:	af00      	add	r7, sp, #0
 8007d1e:	6078      	str	r0, [r7, #4]
 8007d20:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007d26:	0f9b      	lsrs	r3, r3, #30
 8007d28:	b2da      	uxtb	r2, r3
 8007d2a:	683b      	ldr	r3, [r7, #0]
 8007d2c:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007d32:	0e9b      	lsrs	r3, r3, #26
 8007d34:	b2db      	uxtb	r3, r3
 8007d36:	f003 030f 	and.w	r3, r3, #15
 8007d3a:	b2da      	uxtb	r2, r3
 8007d3c:	683b      	ldr	r3, [r7, #0]
 8007d3e:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007d44:	0e1b      	lsrs	r3, r3, #24
 8007d46:	b2db      	uxtb	r3, r3
 8007d48:	f003 0303 	and.w	r3, r3, #3
 8007d4c:	b2da      	uxtb	r2, r3
 8007d4e:	683b      	ldr	r3, [r7, #0]
 8007d50:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007d56:	0c1b      	lsrs	r3, r3, #16
 8007d58:	b2da      	uxtb	r2, r3
 8007d5a:	683b      	ldr	r3, [r7, #0]
 8007d5c:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007d62:	0a1b      	lsrs	r3, r3, #8
 8007d64:	b2da      	uxtb	r2, r3
 8007d66:	683b      	ldr	r3, [r7, #0]
 8007d68:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007d6e:	b2da      	uxtb	r2, r3
 8007d70:	683b      	ldr	r3, [r7, #0]
 8007d72:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007d78:	0d1b      	lsrs	r3, r3, #20
 8007d7a:	b29a      	uxth	r2, r3
 8007d7c:	683b      	ldr	r3, [r7, #0]
 8007d7e:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007d84:	0c1b      	lsrs	r3, r3, #16
 8007d86:	b2db      	uxtb	r3, r3
 8007d88:	f003 030f 	and.w	r3, r3, #15
 8007d8c:	b2da      	uxtb	r2, r3
 8007d8e:	683b      	ldr	r3, [r7, #0]
 8007d90:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007d96:	0bdb      	lsrs	r3, r3, #15
 8007d98:	b2db      	uxtb	r3, r3
 8007d9a:	f003 0301 	and.w	r3, r3, #1
 8007d9e:	b2da      	uxtb	r2, r3
 8007da0:	683b      	ldr	r3, [r7, #0]
 8007da2:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007da8:	0b9b      	lsrs	r3, r3, #14
 8007daa:	b2db      	uxtb	r3, r3
 8007dac:	f003 0301 	and.w	r3, r3, #1
 8007db0:	b2da      	uxtb	r2, r3
 8007db2:	683b      	ldr	r3, [r7, #0]
 8007db4:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007dba:	0b5b      	lsrs	r3, r3, #13
 8007dbc:	b2db      	uxtb	r3, r3
 8007dbe:	f003 0301 	and.w	r3, r3, #1
 8007dc2:	b2da      	uxtb	r2, r3
 8007dc4:	683b      	ldr	r3, [r7, #0]
 8007dc6:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007dcc:	0b1b      	lsrs	r3, r3, #12
 8007dce:	b2db      	uxtb	r3, r3
 8007dd0:	f003 0301 	and.w	r3, r3, #1
 8007dd4:	b2da      	uxtb	r2, r3
 8007dd6:	683b      	ldr	r3, [r7, #0]
 8007dd8:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 8007dda:	683b      	ldr	r3, [r7, #0]
 8007ddc:	2200      	movs	r2, #0
 8007dde:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007de4:	2b00      	cmp	r3, #0
 8007de6:	d163      	bne.n	8007eb0 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007dec:	009a      	lsls	r2, r3, #2
 8007dee:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8007df2:	4013      	ands	r3, r2
 8007df4:	687a      	ldr	r2, [r7, #4]
 8007df6:	6ed2      	ldr	r2, [r2, #108]	@ 0x6c
 8007df8:	0f92      	lsrs	r2, r2, #30
 8007dfa:	431a      	orrs	r2, r3
 8007dfc:	683b      	ldr	r3, [r7, #0]
 8007dfe:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007e04:	0edb      	lsrs	r3, r3, #27
 8007e06:	b2db      	uxtb	r3, r3
 8007e08:	f003 0307 	and.w	r3, r3, #7
 8007e0c:	b2da      	uxtb	r2, r3
 8007e0e:	683b      	ldr	r3, [r7, #0]
 8007e10:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007e16:	0e1b      	lsrs	r3, r3, #24
 8007e18:	b2db      	uxtb	r3, r3
 8007e1a:	f003 0307 	and.w	r3, r3, #7
 8007e1e:	b2da      	uxtb	r2, r3
 8007e20:	683b      	ldr	r3, [r7, #0]
 8007e22:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007e28:	0d5b      	lsrs	r3, r3, #21
 8007e2a:	b2db      	uxtb	r3, r3
 8007e2c:	f003 0307 	and.w	r3, r3, #7
 8007e30:	b2da      	uxtb	r2, r3
 8007e32:	683b      	ldr	r3, [r7, #0]
 8007e34:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007e3a:	0c9b      	lsrs	r3, r3, #18
 8007e3c:	b2db      	uxtb	r3, r3
 8007e3e:	f003 0307 	and.w	r3, r3, #7
 8007e42:	b2da      	uxtb	r2, r3
 8007e44:	683b      	ldr	r3, [r7, #0]
 8007e46:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007e4c:	0bdb      	lsrs	r3, r3, #15
 8007e4e:	b2db      	uxtb	r3, r3
 8007e50:	f003 0307 	and.w	r3, r3, #7
 8007e54:	b2da      	uxtb	r2, r3
 8007e56:	683b      	ldr	r3, [r7, #0]
 8007e58:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8007e5a:	683b      	ldr	r3, [r7, #0]
 8007e5c:	691b      	ldr	r3, [r3, #16]
 8007e5e:	1c5a      	adds	r2, r3, #1
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8007e64:	683b      	ldr	r3, [r7, #0]
 8007e66:	7e1b      	ldrb	r3, [r3, #24]
 8007e68:	b2db      	uxtb	r3, r3
 8007e6a:	f003 0307 	and.w	r3, r3, #7
 8007e6e:	3302      	adds	r3, #2
 8007e70:	2201      	movs	r2, #1
 8007e72:	fa02 f303 	lsl.w	r3, r2, r3
 8007e76:	687a      	ldr	r2, [r7, #4]
 8007e78:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8007e7a:	fb03 f202 	mul.w	r2, r3, r2
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 8007e82:	683b      	ldr	r3, [r7, #0]
 8007e84:	7a1b      	ldrb	r3, [r3, #8]
 8007e86:	b2db      	uxtb	r3, r3
 8007e88:	f003 030f 	and.w	r3, r3, #15
 8007e8c:	2201      	movs	r2, #1
 8007e8e:	409a      	lsls	r2, r3
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	659a      	str	r2, [r3, #88]	@ 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007e98:	687a      	ldr	r2, [r7, #4]
 8007e9a:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8007e9c:	0a52      	lsrs	r2, r2, #9
 8007e9e:	fb03 f202 	mul.w	r2, r3, r2
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007eac:	661a      	str	r2, [r3, #96]	@ 0x60
 8007eae:	e031      	b.n	8007f14 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007eb4:	2b01      	cmp	r3, #1
 8007eb6:	d11d      	bne.n	8007ef4 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007ebc:	041b      	lsls	r3, r3, #16
 8007ebe:	f403 127c 	and.w	r2, r3, #4128768	@ 0x3f0000
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007ec6:	0c1b      	lsrs	r3, r3, #16
 8007ec8:	431a      	orrs	r2, r3
 8007eca:	683b      	ldr	r3, [r7, #0]
 8007ecc:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 8007ece:	683b      	ldr	r3, [r7, #0]
 8007ed0:	691b      	ldr	r3, [r3, #16]
 8007ed2:	3301      	adds	r3, #1
 8007ed4:	029a      	lsls	r2, r3, #10
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.BlockSize = 512U;
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007ee8:	659a      	str	r2, [r3, #88]	@ 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	661a      	str	r2, [r3, #96]	@ 0x60
 8007ef2:	e00f      	b.n	8007f14 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	681b      	ldr	r3, [r3, #0]
 8007ef8:	4a58      	ldr	r2, [pc, #352]	@ (800805c <HAL_SD_GetCardCSD+0x344>)
 8007efa:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f00:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	2201      	movs	r2, #1
 8007f0c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8007f10:	2301      	movs	r3, #1
 8007f12:	e09d      	b.n	8008050 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007f18:	0b9b      	lsrs	r3, r3, #14
 8007f1a:	b2db      	uxtb	r3, r3
 8007f1c:	f003 0301 	and.w	r3, r3, #1
 8007f20:	b2da      	uxtb	r2, r3
 8007f22:	683b      	ldr	r3, [r7, #0]
 8007f24:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007f2a:	09db      	lsrs	r3, r3, #7
 8007f2c:	b2db      	uxtb	r3, r3
 8007f2e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007f32:	b2da      	uxtb	r2, r3
 8007f34:	683b      	ldr	r3, [r7, #0]
 8007f36:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007f3c:	b2db      	uxtb	r3, r3
 8007f3e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007f42:	b2da      	uxtb	r2, r3
 8007f44:	683b      	ldr	r3, [r7, #0]
 8007f46:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007f4c:	0fdb      	lsrs	r3, r3, #31
 8007f4e:	b2da      	uxtb	r2, r3
 8007f50:	683b      	ldr	r3, [r7, #0]
 8007f52:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007f58:	0f5b      	lsrs	r3, r3, #29
 8007f5a:	b2db      	uxtb	r3, r3
 8007f5c:	f003 0303 	and.w	r3, r3, #3
 8007f60:	b2da      	uxtb	r2, r3
 8007f62:	683b      	ldr	r3, [r7, #0]
 8007f64:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007f6a:	0e9b      	lsrs	r3, r3, #26
 8007f6c:	b2db      	uxtb	r3, r3
 8007f6e:	f003 0307 	and.w	r3, r3, #7
 8007f72:	b2da      	uxtb	r2, r3
 8007f74:	683b      	ldr	r3, [r7, #0]
 8007f76:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007f7c:	0d9b      	lsrs	r3, r3, #22
 8007f7e:	b2db      	uxtb	r3, r3
 8007f80:	f003 030f 	and.w	r3, r3, #15
 8007f84:	b2da      	uxtb	r2, r3
 8007f86:	683b      	ldr	r3, [r7, #0]
 8007f88:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007f8e:	0d5b      	lsrs	r3, r3, #21
 8007f90:	b2db      	uxtb	r3, r3
 8007f92:	f003 0301 	and.w	r3, r3, #1
 8007f96:	b2da      	uxtb	r2, r3
 8007f98:	683b      	ldr	r3, [r7, #0]
 8007f9a:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 8007f9e:	683b      	ldr	r3, [r7, #0]
 8007fa0:	2200      	movs	r2, #0
 8007fa2:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007faa:	0c1b      	lsrs	r3, r3, #16
 8007fac:	b2db      	uxtb	r3, r3
 8007fae:	f003 0301 	and.w	r3, r3, #1
 8007fb2:	b2da      	uxtb	r2, r3
 8007fb4:	683b      	ldr	r3, [r7, #0]
 8007fb6:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007fbe:	0bdb      	lsrs	r3, r3, #15
 8007fc0:	b2db      	uxtb	r3, r3
 8007fc2:	f003 0301 	and.w	r3, r3, #1
 8007fc6:	b2da      	uxtb	r2, r3
 8007fc8:	683b      	ldr	r3, [r7, #0]
 8007fca:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007fd2:	0b9b      	lsrs	r3, r3, #14
 8007fd4:	b2db      	uxtb	r3, r3
 8007fd6:	f003 0301 	and.w	r3, r3, #1
 8007fda:	b2da      	uxtb	r2, r3
 8007fdc:	683b      	ldr	r3, [r7, #0]
 8007fde:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007fe6:	0b5b      	lsrs	r3, r3, #13
 8007fe8:	b2db      	uxtb	r3, r3
 8007fea:	f003 0301 	and.w	r3, r3, #1
 8007fee:	b2da      	uxtb	r2, r3
 8007ff0:	683b      	ldr	r3, [r7, #0]
 8007ff2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007ffa:	0b1b      	lsrs	r3, r3, #12
 8007ffc:	b2db      	uxtb	r3, r3
 8007ffe:	f003 0301 	and.w	r3, r3, #1
 8008002:	b2da      	uxtb	r2, r3
 8008004:	683b      	ldr	r3, [r7, #0]
 8008006:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800800e:	0a9b      	lsrs	r3, r3, #10
 8008010:	b2db      	uxtb	r3, r3
 8008012:	f003 0303 	and.w	r3, r3, #3
 8008016:	b2da      	uxtb	r2, r3
 8008018:	683b      	ldr	r3, [r7, #0]
 800801a:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008022:	0a1b      	lsrs	r3, r3, #8
 8008024:	b2db      	uxtb	r3, r3
 8008026:	f003 0303 	and.w	r3, r3, #3
 800802a:	b2da      	uxtb	r2, r3
 800802c:	683b      	ldr	r3, [r7, #0]
 800802e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008036:	085b      	lsrs	r3, r3, #1
 8008038:	b2db      	uxtb	r3, r3
 800803a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800803e:	b2da      	uxtb	r2, r3
 8008040:	683b      	ldr	r3, [r7, #0]
 8008042:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29

  pCSD->Reserved4 = 1;
 8008046:	683b      	ldr	r3, [r7, #0]
 8008048:	2201      	movs	r2, #1
 800804a:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a

  return HAL_OK;
 800804e:	2300      	movs	r3, #0
}
 8008050:	4618      	mov	r0, r3
 8008052:	370c      	adds	r7, #12
 8008054:	46bd      	mov	sp, r7
 8008056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800805a:	4770      	bx	lr
 800805c:	004005ff 	.word	0x004005ff

08008060 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDMMC_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDMMC_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 8008060:	b5b0      	push	{r4, r5, r7, lr}
 8008062:	b090      	sub	sp, #64	@ 0x40
 8008064:	af04      	add	r7, sp, #16
 8008066:	6078      	str	r0, [r7, #4]
 8008068:	6039      	str	r1, [r7, #0]
  SDMMC_InitTypeDef Init;
  uint32_t errorstate;
  uint32_t sdmmc_clk;
  HAL_StatusTypeDef status = HAL_OK;
 800806a:	2300      	movs	r3, #0
 800806c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  /* Check the parameters */
  assert_param(IS_SDMMC_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	2203      	movs	r2, #3
 8008074:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800807c:	2b03      	cmp	r3, #3
 800807e:	d02e      	beq.n	80080de <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if(WideMode == SDMMC_BUS_WIDE_8B)
 8008080:	683b      	ldr	r3, [r7, #0]
 8008082:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008086:	d106      	bne.n	8008096 <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800808c:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	639a      	str	r2, [r3, #56]	@ 0x38
 8008094:	e029      	b.n	80080ea <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDMMC_BUS_WIDE_4B)
 8008096:	683b      	ldr	r3, [r7, #0]
 8008098:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800809c:	d10a      	bne.n	80080b4 <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
 800809e:	6878      	ldr	r0, [r7, #4]
 80080a0:	f000 f9e8 	bl	8008474 <SD_WideBus_Enable>
 80080a4:	62b8      	str	r0, [r7, #40]	@ 0x28

      hsd->ErrorCode |= errorstate;
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80080aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80080ac:	431a      	orrs	r2, r3
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	639a      	str	r2, [r3, #56]	@ 0x38
 80080b2:	e01a      	b.n	80080ea <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDMMC_BUS_WIDE_1B)
 80080b4:	683b      	ldr	r3, [r7, #0]
 80080b6:	2b00      	cmp	r3, #0
 80080b8:	d10a      	bne.n	80080d0 <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
 80080ba:	6878      	ldr	r0, [r7, #4]
 80080bc:	f000 fa25 	bl	800850a <SD_WideBus_Disable>
 80080c0:	62b8      	str	r0, [r7, #40]	@ 0x28

      hsd->ErrorCode |= errorstate;
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80080c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80080c8:	431a      	orrs	r2, r3
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	639a      	str	r2, [r3, #56]	@ 0x38
 80080ce:	e00c      	b.n	80080ea <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80080d4:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	639a      	str	r2, [r3, #56]	@ 0x38
 80080dc:	e005      	b.n	80080ea <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80080e2:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80080ee:	2b00      	cmp	r3, #0
 80080f0:	d007      	beq.n	8008102 <HAL_SD_ConfigWideBusOperation+0xa2>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	681b      	ldr	r3, [r3, #0]
 80080f6:	4a35      	ldr	r2, [pc, #212]	@ (80081cc <HAL_SD_ConfigWideBusOperation+0x16c>)
 80080f8:	639a      	str	r2, [r3, #56]	@ 0x38
    status = HAL_ERROR;
 80080fa:	2301      	movs	r3, #1
 80080fc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8008100:	e042      	b.n	8008188 <HAL_SD_ConfigWideBusOperation+0x128>
  }
  else
  {
    sdmmc_clk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC1);
 8008102:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8008106:	f7fe fae1 	bl	80066cc <HAL_RCCEx_GetPeriphCLKFreq>
 800810a:	6278      	str	r0, [r7, #36]	@ 0x24
    if (sdmmc_clk != 0U)
 800810c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800810e:	2b00      	cmp	r3, #0
 8008110:	d031      	beq.n	8008176 <HAL_SD_ConfigWideBusOperation+0x116>
    {
      /* Configure the SDMMC peripheral */
      Init.ClockEdge           = hsd->Init.ClockEdge;
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	685b      	ldr	r3, [r3, #4]
 8008116:	60fb      	str	r3, [r7, #12]
#if !defined(STM32L4P5xx) && !defined(STM32L4Q5xx) && !defined(STM32L4R5xx) && !defined(STM32L4R7xx) && !defined(STM32L4R9xx) && !defined(STM32L4S5xx) && !defined(STM32L4S7xx) && !defined(STM32L4S9xx)
      Init.ClockBypass         = hsd->Init.ClockBypass;
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	689b      	ldr	r3, [r3, #8]
 800811c:	613b      	str	r3, [r7, #16]
#endif /* !STM32L4P5xx && !STM32L4Q5xx && !STM32L4R5xx && !STM32L4R7xx && !STM32L4R9xx && !STM32L4S5xx && !STM32L4S7xx && !STM32L4S9xx */
      Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	68db      	ldr	r3, [r3, #12]
 8008122:	617b      	str	r3, [r7, #20]
      Init.BusWide             = WideMode;
 8008124:	683b      	ldr	r3, [r7, #0]
 8008126:	61bb      	str	r3, [r7, #24]
      Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	695b      	ldr	r3, [r3, #20]
 800812c:	61fb      	str	r3, [r7, #28]
        }
      }

      Init.Transceiver = hsd->Init.Transceiver;
#else
      if ((sdmmc_clk / (hsd->Init.ClockDiv + 2U)) > SD_NORMAL_SPEED_FREQ)
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	699b      	ldr	r3, [r3, #24]
 8008132:	3302      	adds	r3, #2
 8008134:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008136:	fbb2 f3f3 	udiv	r3, r2, r3
 800813a:	4a25      	ldr	r2, [pc, #148]	@ (80081d0 <HAL_SD_ConfigWideBusOperation+0x170>)
 800813c:	4293      	cmp	r3, r2
 800813e:	d907      	bls.n	8008150 <HAL_SD_ConfigWideBusOperation+0xf0>
      {
        Init.ClockDiv = ((sdmmc_clk / SD_NORMAL_SPEED_FREQ) - 2U);
 8008140:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008142:	4a24      	ldr	r2, [pc, #144]	@ (80081d4 <HAL_SD_ConfigWideBusOperation+0x174>)
 8008144:	fba2 2303 	umull	r2, r3, r2, r3
 8008148:	0ddb      	lsrs	r3, r3, #23
 800814a:	3b02      	subs	r3, #2
 800814c:	623b      	str	r3, [r7, #32]
 800814e:	e002      	b.n	8008156 <HAL_SD_ConfigWideBusOperation+0xf6>
      }
      else
      {
        Init.ClockDiv = hsd->Init.ClockDiv;
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	699b      	ldr	r3, [r3, #24]
 8008154:	623b      	str	r3, [r7, #32]
      }
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

      (void)SDMMC_Init(hsd->Instance, Init);
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	681d      	ldr	r5, [r3, #0]
 800815a:	466c      	mov	r4, sp
 800815c:	f107 0318 	add.w	r3, r7, #24
 8008160:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8008164:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8008168:	f107 030c 	add.w	r3, r7, #12
 800816c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800816e:	4628      	mov	r0, r5
 8008170:	f001 fa88 	bl	8009684 <SDMMC_Init>
 8008174:	e008      	b.n	8008188 <HAL_SD_ConfigWideBusOperation+0x128>
    }
    else
    {
      hsd->ErrorCode |= SDMMC_ERROR_INVALID_PARAMETER;
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800817a:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	639a      	str	r2, [r3, #56]	@ 0x38
      status = HAL_ERROR;
 8008182:	2301      	movs	r3, #1
 8008184:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	681b      	ldr	r3, [r3, #0]
 800818c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8008190:	4618      	mov	r0, r3
 8008192:	f001 fb44 	bl	800981e <SDMMC_CmdBlockLength>
 8008196:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8008198:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800819a:	2b00      	cmp	r3, #0
 800819c:	d00c      	beq.n	80081b8 <HAL_SD_ConfigWideBusOperation+0x158>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	681b      	ldr	r3, [r3, #0]
 80081a2:	4a0a      	ldr	r2, [pc, #40]	@ (80081cc <HAL_SD_ConfigWideBusOperation+0x16c>)
 80081a4:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80081aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80081ac:	431a      	orrs	r2, r3
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	639a      	str	r2, [r3, #56]	@ 0x38
    status = HAL_ERROR;
 80081b2:	2301      	movs	r3, #1
 80081b4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	2201      	movs	r2, #1
 80081bc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return status;
 80081c0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 80081c4:	4618      	mov	r0, r3
 80081c6:	3730      	adds	r7, #48	@ 0x30
 80081c8:	46bd      	mov	sp, r7
 80081ca:	bdb0      	pop	{r4, r5, r7, pc}
 80081cc:	004005ff 	.word	0x004005ff
 80081d0:	017d7840 	.word	0x017d7840
 80081d4:	55e63b89 	.word	0x55e63b89

080081d8 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 80081d8:	b5b0      	push	{r4, r5, r7, lr}
 80081da:	b090      	sub	sp, #64	@ 0x40
 80081dc:	af00      	add	r7, sp, #0
 80081de:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 80081e0:	2301      	movs	r3, #1
 80081e2:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDMMC_GetPowerState(hsd->Instance) == 0U)
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	681b      	ldr	r3, [r3, #0]
 80081e8:	4618      	mov	r0, r3
 80081ea:	f001 fa94 	bl	8009716 <SDMMC_GetPowerState>
 80081ee:	4603      	mov	r3, r0
 80081f0:	2b00      	cmp	r3, #0
 80081f2:	d102      	bne.n	80081fa <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 80081f4:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 80081f8:	e0aa      	b.n	8008350 <SD_InitCard+0x178>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80081fe:	2b03      	cmp	r3, #3
 8008200:	d02f      	beq.n	8008262 <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	681b      	ldr	r3, [r3, #0]
 8008206:	4618      	mov	r0, r3
 8008208:	f001 fc13 	bl	8009a32 <SDMMC_CmdSendCID>
 800820c:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800820e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008210:	2b00      	cmp	r3, #0
 8008212:	d001      	beq.n	8008218 <SD_InitCard+0x40>
    {
      return errorstate;
 8008214:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008216:	e09b      	b.n	8008350 <SD_InitCard+0x178>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	681b      	ldr	r3, [r3, #0]
 800821c:	2100      	movs	r1, #0
 800821e:	4618      	mov	r0, r3
 8008220:	f001 fabe 	bl	80097a0 <SDMMC_GetResponse>
 8008224:	4602      	mov	r2, r0
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	675a      	str	r2, [r3, #116]	@ 0x74
      hsd->CID[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	681b      	ldr	r3, [r3, #0]
 800822e:	2104      	movs	r1, #4
 8008230:	4618      	mov	r0, r3
 8008232:	f001 fab5 	bl	80097a0 <SDMMC_GetResponse>
 8008236:	4602      	mov	r2, r0
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	679a      	str	r2, [r3, #120]	@ 0x78
      hsd->CID[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	681b      	ldr	r3, [r3, #0]
 8008240:	2108      	movs	r1, #8
 8008242:	4618      	mov	r0, r3
 8008244:	f001 faac 	bl	80097a0 <SDMMC_GetResponse>
 8008248:	4602      	mov	r2, r0
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	67da      	str	r2, [r3, #124]	@ 0x7c
      hsd->CID[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	681b      	ldr	r3, [r3, #0]
 8008252:	210c      	movs	r1, #12
 8008254:	4618      	mov	r0, r3
 8008256:	f001 faa3 	bl	80097a0 <SDMMC_GetResponse>
 800825a:	4602      	mov	r2, r0
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008266:	2b03      	cmp	r3, #3
 8008268:	d00d      	beq.n	8008286 <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	681b      	ldr	r3, [r3, #0]
 800826e:	f107 020e 	add.w	r2, r7, #14
 8008272:	4611      	mov	r1, r2
 8008274:	4618      	mov	r0, r3
 8008276:	f001 fc19 	bl	8009aac <SDMMC_CmdSetRelAdd>
 800827a:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800827c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800827e:	2b00      	cmp	r3, #0
 8008280:	d001      	beq.n	8008286 <SD_InitCard+0xae>
    {
      return errorstate;
 8008282:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008284:	e064      	b.n	8008350 <SD_InitCard+0x178>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800828a:	2b03      	cmp	r3, #3
 800828c:	d036      	beq.n	80082fc <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 800828e:	89fb      	ldrh	r3, [r7, #14]
 8008290:	461a      	mov	r2, r3
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	681a      	ldr	r2, [r3, #0]
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800829e:	041b      	lsls	r3, r3, #16
 80082a0:	4619      	mov	r1, r3
 80082a2:	4610      	mov	r0, r2
 80082a4:	f001 fbe3 	bl	8009a6e <SDMMC_CmdSendCSD>
 80082a8:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 80082aa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80082ac:	2b00      	cmp	r3, #0
 80082ae:	d001      	beq.n	80082b4 <SD_InitCard+0xdc>
    {
      return errorstate;
 80082b0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80082b2:	e04d      	b.n	8008350 <SD_InitCard+0x178>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	681b      	ldr	r3, [r3, #0]
 80082b8:	2100      	movs	r1, #0
 80082ba:	4618      	mov	r0, r3
 80082bc:	f001 fa70 	bl	80097a0 <SDMMC_GetResponse>
 80082c0:	4602      	mov	r2, r0
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	665a      	str	r2, [r3, #100]	@ 0x64
      hsd->CSD[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	681b      	ldr	r3, [r3, #0]
 80082ca:	2104      	movs	r1, #4
 80082cc:	4618      	mov	r0, r3
 80082ce:	f001 fa67 	bl	80097a0 <SDMMC_GetResponse>
 80082d2:	4602      	mov	r2, r0
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	669a      	str	r2, [r3, #104]	@ 0x68
      hsd->CSD[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	681b      	ldr	r3, [r3, #0]
 80082dc:	2108      	movs	r1, #8
 80082de:	4618      	mov	r0, r3
 80082e0:	f001 fa5e 	bl	80097a0 <SDMMC_GetResponse>
 80082e4:	4602      	mov	r2, r0
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	66da      	str	r2, [r3, #108]	@ 0x6c
      hsd->CSD[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	681b      	ldr	r3, [r3, #0]
 80082ee:	210c      	movs	r1, #12
 80082f0:	4618      	mov	r0, r3
 80082f2:	f001 fa55 	bl	80097a0 <SDMMC_GetResponse>
 80082f6:	4602      	mov	r2, r0
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	671a      	str	r2, [r3, #112]	@ 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20U);
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	681b      	ldr	r3, [r3, #0]
 8008300:	2104      	movs	r1, #4
 8008302:	4618      	mov	r0, r3
 8008304:	f001 fa4c 	bl	80097a0 <SDMMC_GetResponse>
 8008308:	4603      	mov	r3, r0
 800830a:	0d1a      	lsrs	r2, r3, #20
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 8008310:	f107 0310 	add.w	r3, r7, #16
 8008314:	4619      	mov	r1, r3
 8008316:	6878      	ldr	r0, [r7, #4]
 8008318:	f7ff fcfe 	bl	8007d18 <HAL_SD_GetCardCSD>
 800831c:	4603      	mov	r3, r0
 800831e:	2b00      	cmp	r3, #0
 8008320:	d002      	beq.n	8008328 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8008322:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8008326:	e013      	b.n	8008350 <SD_InitCard+0x178>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	6819      	ldr	r1, [r3, #0]
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008330:	041b      	lsls	r3, r3, #16
 8008332:	2200      	movs	r2, #0
 8008334:	461c      	mov	r4, r3
 8008336:	4615      	mov	r5, r2
 8008338:	4622      	mov	r2, r4
 800833a:	462b      	mov	r3, r5
 800833c:	4608      	mov	r0, r1
 800833e:	f001 fa90 	bl	8009862 <SDMMC_CmdSelDesel>
 8008342:	63f8      	str	r0, [r7, #60]	@ 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 8008344:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008346:	2b00      	cmp	r3, #0
 8008348:	d001      	beq.n	800834e <SD_InitCard+0x176>
  {
    return errorstate;
 800834a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800834c:	e000      	b.n	8008350 <SD_InitCard+0x178>
  }

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 800834e:	2300      	movs	r3, #0
}
 8008350:	4618      	mov	r0, r3
 8008352:	3740      	adds	r7, #64	@ 0x40
 8008354:	46bd      	mov	sp, r7
 8008356:	bdb0      	pop	{r4, r5, r7, pc}

08008358 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 8008358:	b580      	push	{r7, lr}
 800835a:	b086      	sub	sp, #24
 800835c:	af00      	add	r7, sp, #0
 800835e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008360:	2300      	movs	r3, #0
 8008362:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 8008364:	2300      	movs	r3, #0
 8008366:	617b      	str	r3, [r7, #20]
 8008368:	2300      	movs	r3, #0
 800836a:	613b      	str	r3, [r7, #16]
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t tickstart = HAL_GetTick();
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	681b      	ldr	r3, [r3, #0]
 8008370:	4618      	mov	r0, r3
 8008372:	f001 fa99 	bl	80098a8 <SDMMC_CmdGoIdleState>
 8008376:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8008378:	68fb      	ldr	r3, [r7, #12]
 800837a:	2b00      	cmp	r3, #0
 800837c:	d001      	beq.n	8008382 <SD_PowerON+0x2a>
  {
    return errorstate;
 800837e:	68fb      	ldr	r3, [r7, #12]
 8008380:	e072      	b.n	8008468 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	681b      	ldr	r3, [r3, #0]
 8008386:	4618      	mov	r0, r3
 8008388:	f001 faac 	bl	80098e4 <SDMMC_CmdOperCond>
 800838c:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800838e:	68fb      	ldr	r3, [r7, #12]
 8008390:	2b00      	cmp	r3, #0
 8008392:	d00d      	beq.n	80083b0 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	2200      	movs	r2, #0
 8008398:	649a      	str	r2, [r3, #72]	@ 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	681b      	ldr	r3, [r3, #0]
 800839e:	4618      	mov	r0, r3
 80083a0:	f001 fa82 	bl	80098a8 <SDMMC_CmdGoIdleState>
 80083a4:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80083a6:	68fb      	ldr	r3, [r7, #12]
 80083a8:	2b00      	cmp	r3, #0
 80083aa:	d004      	beq.n	80083b6 <SD_PowerON+0x5e>
    {
      return errorstate;
 80083ac:	68fb      	ldr	r3, [r7, #12]
 80083ae:	e05b      	b.n	8008468 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	2201      	movs	r2, #1
 80083b4:	649a      	str	r2, [r3, #72]	@ 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80083ba:	2b01      	cmp	r3, #1
 80083bc:	d137      	bne.n	800842e <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	681b      	ldr	r3, [r3, #0]
 80083c2:	2100      	movs	r1, #0
 80083c4:	4618      	mov	r0, r3
 80083c6:	f001 faac 	bl	8009922 <SDMMC_CmdAppCommand>
 80083ca:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80083cc:	68fb      	ldr	r3, [r7, #12]
 80083ce:	2b00      	cmp	r3, #0
 80083d0:	d02d      	beq.n	800842e <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80083d2:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80083d6:	e047      	b.n	8008468 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	681b      	ldr	r3, [r3, #0]
 80083dc:	2100      	movs	r1, #0
 80083de:	4618      	mov	r0, r3
 80083e0:	f001 fa9f 	bl	8009922 <SDMMC_CmdAppCommand>
 80083e4:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80083e6:	68fb      	ldr	r3, [r7, #12]
 80083e8:	2b00      	cmp	r3, #0
 80083ea:	d001      	beq.n	80083f0 <SD_PowerON+0x98>
    {
      return errorstate;
 80083ec:	68fb      	ldr	r3, [r7, #12]
 80083ee:	e03b      	b.n	8008468 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	681b      	ldr	r3, [r3, #0]
 80083f4:	491e      	ldr	r1, [pc, #120]	@ (8008470 <SD_PowerON+0x118>)
 80083f6:	4618      	mov	r0, r3
 80083f8:	f001 fab5 	bl	8009966 <SDMMC_CmdAppOperCommand>
 80083fc:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80083fe:	68fb      	ldr	r3, [r7, #12]
 8008400:	2b00      	cmp	r3, #0
 8008402:	d002      	beq.n	800840a <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8008404:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8008408:	e02e      	b.n	8008468 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	681b      	ldr	r3, [r3, #0]
 800840e:	2100      	movs	r1, #0
 8008410:	4618      	mov	r0, r3
 8008412:	f001 f9c5 	bl	80097a0 <SDMMC_GetResponse>
 8008416:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8008418:	697b      	ldr	r3, [r7, #20]
 800841a:	0fdb      	lsrs	r3, r3, #31
 800841c:	2b01      	cmp	r3, #1
 800841e:	d101      	bne.n	8008424 <SD_PowerON+0xcc>
 8008420:	2301      	movs	r3, #1
 8008422:	e000      	b.n	8008426 <SD_PowerON+0xce>
 8008424:	2300      	movs	r3, #0
 8008426:	613b      	str	r3, [r7, #16]

    count++;
 8008428:	68bb      	ldr	r3, [r7, #8]
 800842a:	3301      	adds	r3, #1
 800842c:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 800842e:	68bb      	ldr	r3, [r7, #8]
 8008430:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8008434:	4293      	cmp	r3, r2
 8008436:	d802      	bhi.n	800843e <SD_PowerON+0xe6>
 8008438:	693b      	ldr	r3, [r7, #16]
 800843a:	2b00      	cmp	r3, #0
 800843c:	d0cc      	beq.n	80083d8 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 800843e:	68bb      	ldr	r3, [r7, #8]
 8008440:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8008444:	4293      	cmp	r3, r2
 8008446:	d902      	bls.n	800844e <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8008448:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800844c:	e00c      	b.n	8008468 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 800844e:	697b      	ldr	r3, [r7, #20]
 8008450:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8008454:	2b00      	cmp	r3, #0
 8008456:	d003      	beq.n	8008460 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	2201      	movs	r2, #1
 800845c:	645a      	str	r2, [r3, #68]	@ 0x44
 800845e:	e002      	b.n	8008466 <SD_PowerON+0x10e>
    }
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	2200      	movs	r2, #0
 8008464:	645a      	str	r2, [r3, #68]	@ 0x44
  }


  return HAL_SD_ERROR_NONE;
 8008466:	2300      	movs	r3, #0
}
 8008468:	4618      	mov	r0, r3
 800846a:	3718      	adds	r7, #24
 800846c:	46bd      	mov	sp, r7
 800846e:	bd80      	pop	{r7, pc}
 8008470:	c1100000 	.word	0xc1100000

08008474 <SD_WideBus_Enable>:
  * @brief  Enables the SDMMC wide bus mode.
  * @param  hsd pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 8008474:	b580      	push	{r7, lr}
 8008476:	b086      	sub	sp, #24
 8008478:	af00      	add	r7, sp, #0
 800847a:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0UL, 0UL};
 800847c:	2300      	movs	r3, #0
 800847e:	60fb      	str	r3, [r7, #12]
 8008480:	2300      	movs	r3, #0
 8008482:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	681b      	ldr	r3, [r3, #0]
 8008488:	2100      	movs	r1, #0
 800848a:	4618      	mov	r0, r3
 800848c:	f001 f988 	bl	80097a0 <SDMMC_GetResponse>
 8008490:	4603      	mov	r3, r0
 8008492:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008496:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800849a:	d102      	bne.n	80084a2 <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800849c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80084a0:	e02f      	b.n	8008502 <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 80084a2:	f107 030c 	add.w	r3, r7, #12
 80084a6:	4619      	mov	r1, r3
 80084a8:	6878      	ldr	r0, [r7, #4]
 80084aa:	f000 f879 	bl	80085a0 <SD_FindSCR>
 80084ae:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 80084b0:	697b      	ldr	r3, [r7, #20]
 80084b2:	2b00      	cmp	r3, #0
 80084b4:	d001      	beq.n	80084ba <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 80084b6:	697b      	ldr	r3, [r7, #20]
 80084b8:	e023      	b.n	8008502 <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 80084ba:	693b      	ldr	r3, [r7, #16]
 80084bc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80084c0:	2b00      	cmp	r3, #0
 80084c2:	d01c      	beq.n	80084fe <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	681a      	ldr	r2, [r3, #0]
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80084cc:	041b      	lsls	r3, r3, #16
 80084ce:	4619      	mov	r1, r3
 80084d0:	4610      	mov	r0, r2
 80084d2:	f001 fa26 	bl	8009922 <SDMMC_CmdAppCommand>
 80084d6:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 80084d8:	697b      	ldr	r3, [r7, #20]
 80084da:	2b00      	cmp	r3, #0
 80084dc:	d001      	beq.n	80084e2 <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 80084de:	697b      	ldr	r3, [r7, #20]
 80084e0:	e00f      	b.n	8008502 <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	681b      	ldr	r3, [r3, #0]
 80084e6:	2102      	movs	r1, #2
 80084e8:	4618      	mov	r0, r3
 80084ea:	f001 fa5f 	bl	80099ac <SDMMC_CmdBusWidth>
 80084ee:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 80084f0:	697b      	ldr	r3, [r7, #20]
 80084f2:	2b00      	cmp	r3, #0
 80084f4:	d001      	beq.n	80084fa <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 80084f6:	697b      	ldr	r3, [r7, #20]
 80084f8:	e003      	b.n	8008502 <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 80084fa:	2300      	movs	r3, #0
 80084fc:	e001      	b.n	8008502 <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 80084fe:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 8008502:	4618      	mov	r0, r3
 8008504:	3718      	adds	r7, #24
 8008506:	46bd      	mov	sp, r7
 8008508:	bd80      	pop	{r7, pc}

0800850a <SD_WideBus_Disable>:
  * @brief  Disables the SDMMC wide bus mode.
  * @param  hsd Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 800850a:	b580      	push	{r7, lr}
 800850c:	b086      	sub	sp, #24
 800850e:	af00      	add	r7, sp, #0
 8008510:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0UL, 0UL};
 8008512:	2300      	movs	r3, #0
 8008514:	60fb      	str	r3, [r7, #12]
 8008516:	2300      	movs	r3, #0
 8008518:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	681b      	ldr	r3, [r3, #0]
 800851e:	2100      	movs	r1, #0
 8008520:	4618      	mov	r0, r3
 8008522:	f001 f93d 	bl	80097a0 <SDMMC_GetResponse>
 8008526:	4603      	mov	r3, r0
 8008528:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800852c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008530:	d102      	bne.n	8008538 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8008532:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8008536:	e02f      	b.n	8008598 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8008538:	f107 030c 	add.w	r3, r7, #12
 800853c:	4619      	mov	r1, r3
 800853e:	6878      	ldr	r0, [r7, #4]
 8008540:	f000 f82e 	bl	80085a0 <SD_FindSCR>
 8008544:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8008546:	697b      	ldr	r3, [r7, #20]
 8008548:	2b00      	cmp	r3, #0
 800854a:	d001      	beq.n	8008550 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 800854c:	697b      	ldr	r3, [r7, #20]
 800854e:	e023      	b.n	8008598 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8008550:	693b      	ldr	r3, [r7, #16]
 8008552:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008556:	2b00      	cmp	r3, #0
 8008558:	d01c      	beq.n	8008594 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	681a      	ldr	r2, [r3, #0]
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008562:	041b      	lsls	r3, r3, #16
 8008564:	4619      	mov	r1, r3
 8008566:	4610      	mov	r0, r2
 8008568:	f001 f9db 	bl	8009922 <SDMMC_CmdAppCommand>
 800856c:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800856e:	697b      	ldr	r3, [r7, #20]
 8008570:	2b00      	cmp	r3, #0
 8008572:	d001      	beq.n	8008578 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 8008574:	697b      	ldr	r3, [r7, #20]
 8008576:	e00f      	b.n	8008598 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	681b      	ldr	r3, [r3, #0]
 800857c:	2100      	movs	r1, #0
 800857e:	4618      	mov	r0, r3
 8008580:	f001 fa14 	bl	80099ac <SDMMC_CmdBusWidth>
 8008584:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8008586:	697b      	ldr	r3, [r7, #20]
 8008588:	2b00      	cmp	r3, #0
 800858a:	d001      	beq.n	8008590 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 800858c:	697b      	ldr	r3, [r7, #20]
 800858e:	e003      	b.n	8008598 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8008590:	2300      	movs	r3, #0
 8008592:	e001      	b.n	8008598 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8008594:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 8008598:	4618      	mov	r0, r3
 800859a:	3718      	adds	r7, #24
 800859c:	46bd      	mov	sp, r7
 800859e:	bd80      	pop	{r7, pc}

080085a0 <SD_FindSCR>:
  * @param  hsd Pointer to SD handle
  * @param  pSCR pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 80085a0:	b590      	push	{r4, r7, lr}
 80085a2:	b08f      	sub	sp, #60	@ 0x3c
 80085a4:	af00      	add	r7, sp, #0
 80085a6:	6078      	str	r0, [r7, #4]
 80085a8:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 80085aa:	f7f9 fee3 	bl	8002374 <HAL_GetTick>
 80085ae:	6338      	str	r0, [r7, #48]	@ 0x30
  uint32_t index = 0U;
 80085b0:	2300      	movs	r3, #0
 80085b2:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t tempscr[2U] = {0UL, 0UL};
 80085b4:	2300      	movs	r3, #0
 80085b6:	60bb      	str	r3, [r7, #8]
 80085b8:	2300      	movs	r3, #0
 80085ba:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 80085bc:	683b      	ldr	r3, [r7, #0]
 80085be:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	681b      	ldr	r3, [r3, #0]
 80085c4:	2108      	movs	r1, #8
 80085c6:	4618      	mov	r0, r3
 80085c8:	f001 f929 	bl	800981e <SDMMC_CmdBlockLength>
 80085cc:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 80085ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80085d0:	2b00      	cmp	r3, #0
 80085d2:	d001      	beq.n	80085d8 <SD_FindSCR+0x38>
  {
    return errorstate;
 80085d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80085d6:	e0a9      	b.n	800872c <SD_FindSCR+0x18c>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	681a      	ldr	r2, [r3, #0]
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80085e0:	041b      	lsls	r3, r3, #16
 80085e2:	4619      	mov	r1, r3
 80085e4:	4610      	mov	r0, r2
 80085e6:	f001 f99c 	bl	8009922 <SDMMC_CmdAppCommand>
 80085ea:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 80085ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80085ee:	2b00      	cmp	r3, #0
 80085f0:	d001      	beq.n	80085f6 <SD_FindSCR+0x56>
  {
    return errorstate;
 80085f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80085f4:	e09a      	b.n	800872c <SD_FindSCR+0x18c>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 80085f6:	f04f 33ff 	mov.w	r3, #4294967295
 80085fa:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 80085fc:	2308      	movs	r3, #8
 80085fe:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_8B;
 8008600:	2330      	movs	r3, #48	@ 0x30
 8008602:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 8008604:	2302      	movs	r3, #2
 8008606:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8008608:	2300      	movs	r3, #0
 800860a:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 800860c:	2301      	movs	r3, #1
 800860e:	627b      	str	r3, [r7, #36]	@ 0x24
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	681b      	ldr	r3, [r3, #0]
 8008614:	f107 0210 	add.w	r2, r7, #16
 8008618:	4611      	mov	r1, r2
 800861a:	4618      	mov	r0, r3
 800861c:	f001 f8d3 	bl	80097c6 <SDMMC_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	681b      	ldr	r3, [r3, #0]
 8008624:	4618      	mov	r0, r3
 8008626:	f001 f9e3 	bl	80099f0 <SDMMC_CmdSendSCR>
 800862a:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800862c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800862e:	2b00      	cmp	r3, #0
 8008630:	d022      	beq.n	8008678 <SD_FindSCR+0xd8>
  {
    return errorstate;
 8008632:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008634:	e07a      	b.n	800872c <SD_FindSCR+0x18c>
    }
  }
#else
  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXDAVL))
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	681b      	ldr	r3, [r3, #0]
 800863a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800863c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8008640:	2b00      	cmp	r3, #0
 8008642:	d00e      	beq.n	8008662 <SD_FindSCR+0xc2>
    {
      *(tempscr + index) = SDMMC_ReadFIFO(hsd->Instance);
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	6819      	ldr	r1, [r3, #0]
 8008648:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800864a:	009b      	lsls	r3, r3, #2
 800864c:	f107 0208 	add.w	r2, r7, #8
 8008650:	18d4      	adds	r4, r2, r3
 8008652:	4608      	mov	r0, r1
 8008654:	f001 f843 	bl	80096de <SDMMC_ReadFIFO>
 8008658:	4603      	mov	r3, r0
 800865a:	6023      	str	r3, [r4, #0]
      index++;
 800865c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800865e:	3301      	adds	r3, #1
 8008660:	637b      	str	r3, [r7, #52]	@ 0x34
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 8008662:	f7f9 fe87 	bl	8002374 <HAL_GetTick>
 8008666:	4602      	mov	r2, r0
 8008668:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800866a:	1ad3      	subs	r3, r2, r3
 800866c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008670:	d102      	bne.n	8008678 <SD_FindSCR+0xd8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 8008672:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8008676:	e059      	b.n	800872c <SD_FindSCR+0x18c>
  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND))
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	681b      	ldr	r3, [r3, #0]
 800867c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800867e:	f240 432a 	movw	r3, #1066	@ 0x42a
 8008682:	4013      	ands	r3, r2
 8008684:	2b00      	cmp	r3, #0
 8008686:	d0d6      	beq.n	8008636 <SD_FindSCR+0x96>
    }
  }
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	681b      	ldr	r3, [r3, #0]
 800868c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800868e:	f003 0308 	and.w	r3, r3, #8
 8008692:	2b00      	cmp	r3, #0
 8008694:	d005      	beq.n	80086a2 <SD_FindSCR+0x102>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DTIMEOUT);
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	681b      	ldr	r3, [r3, #0]
 800869a:	2208      	movs	r2, #8
 800869c:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 800869e:	2308      	movs	r3, #8
 80086a0:	e044      	b.n	800872c <SD_FindSCR+0x18c>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	681b      	ldr	r3, [r3, #0]
 80086a6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80086a8:	f003 0302 	and.w	r3, r3, #2
 80086ac:	2b00      	cmp	r3, #0
 80086ae:	d005      	beq.n	80086bc <SD_FindSCR+0x11c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DCRCFAIL);
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	681b      	ldr	r3, [r3, #0]
 80086b4:	2202      	movs	r2, #2
 80086b6:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 80086b8:	2302      	movs	r3, #2
 80086ba:	e037      	b.n	800872c <SD_FindSCR+0x18c>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	681b      	ldr	r3, [r3, #0]
 80086c0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80086c2:	f003 0320 	and.w	r3, r3, #32
 80086c6:	2b00      	cmp	r3, #0
 80086c8:	d005      	beq.n	80086d6 <SD_FindSCR+0x136>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_RXOVERR);
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	681b      	ldr	r3, [r3, #0]
 80086ce:	2220      	movs	r2, #32
 80086d0:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 80086d2:	2320      	movs	r3, #32
 80086d4:	e02a      	b.n	800872c <SD_FindSCR+0x18c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	681b      	ldr	r3, [r3, #0]
 80086da:	f240 523a 	movw	r2, #1338	@ 0x53a
 80086de:	639a      	str	r2, [r3, #56]	@ 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 80086e0:	68fb      	ldr	r3, [r7, #12]
 80086e2:	061a      	lsls	r2, r3, #24
 80086e4:	68fb      	ldr	r3, [r7, #12]
 80086e6:	021b      	lsls	r3, r3, #8
 80086e8:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 80086ec:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 80086ee:	68fb      	ldr	r3, [r7, #12]
 80086f0:	0a1b      	lsrs	r3, r3, #8
 80086f2:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 80086f6:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 80086f8:	68fb      	ldr	r3, [r7, #12]
 80086fa:	0e1b      	lsrs	r3, r3, #24
 80086fc:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 80086fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008700:	601a      	str	r2, [r3, #0]
    scr++;
 8008702:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008704:	3304      	adds	r3, #4
 8008706:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8008708:	68bb      	ldr	r3, [r7, #8]
 800870a:	061a      	lsls	r2, r3, #24
 800870c:	68bb      	ldr	r3, [r7, #8]
 800870e:	021b      	lsls	r3, r3, #8
 8008710:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8008714:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8008716:	68bb      	ldr	r3, [r7, #8]
 8008718:	0a1b      	lsrs	r3, r3, #8
 800871a:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800871e:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8008720:	68bb      	ldr	r3, [r7, #8]
 8008722:	0e1b      	lsrs	r3, r3, #24
 8008724:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8008726:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008728:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 800872a:	2300      	movs	r3, #0
}
 800872c:	4618      	mov	r0, r3
 800872e:	373c      	adds	r7, #60	@ 0x3c
 8008730:	46bd      	mov	sp, r7
 8008732:	bd90      	pop	{r4, r7, pc}

08008734 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8008734:	b580      	push	{r7, lr}
 8008736:	b084      	sub	sp, #16
 8008738:	af00      	add	r7, sp, #0
 800873a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	2b00      	cmp	r3, #0
 8008740:	d101      	bne.n	8008746 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8008742:	2301      	movs	r3, #1
 8008744:	e095      	b.n	8008872 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800874a:	2b00      	cmp	r3, #0
 800874c:	d108      	bne.n	8008760 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	685b      	ldr	r3, [r3, #4]
 8008752:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008756:	d009      	beq.n	800876c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	2200      	movs	r2, #0
 800875c:	61da      	str	r2, [r3, #28]
 800875e:	e005      	b.n	800876c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	2200      	movs	r2, #0
 8008764:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	2200      	movs	r2, #0
 800876a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	2200      	movs	r2, #0
 8008770:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8008778:	b2db      	uxtb	r3, r3
 800877a:	2b00      	cmp	r3, #0
 800877c:	d106      	bne.n	800878c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	2200      	movs	r2, #0
 8008782:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8008786:	6878      	ldr	r0, [r7, #4]
 8008788:	f7f9 faec 	bl	8001d64 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	2202      	movs	r2, #2
 8008790:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	681b      	ldr	r3, [r3, #0]
 8008798:	681a      	ldr	r2, [r3, #0]
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	681b      	ldr	r3, [r3, #0]
 800879e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80087a2:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	68db      	ldr	r3, [r3, #12]
 80087a8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80087ac:	d902      	bls.n	80087b4 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80087ae:	2300      	movs	r3, #0
 80087b0:	60fb      	str	r3, [r7, #12]
 80087b2:	e002      	b.n	80087ba <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80087b4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80087b8:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	68db      	ldr	r3, [r3, #12]
 80087be:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 80087c2:	d007      	beq.n	80087d4 <HAL_SPI_Init+0xa0>
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	68db      	ldr	r3, [r3, #12]
 80087c8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80087cc:	d002      	beq.n	80087d4 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	2200      	movs	r2, #0
 80087d2:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	685b      	ldr	r3, [r3, #4]
 80087d8:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	689b      	ldr	r3, [r3, #8]
 80087e0:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80087e4:	431a      	orrs	r2, r3
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	691b      	ldr	r3, [r3, #16]
 80087ea:	f003 0302 	and.w	r3, r3, #2
 80087ee:	431a      	orrs	r2, r3
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	695b      	ldr	r3, [r3, #20]
 80087f4:	f003 0301 	and.w	r3, r3, #1
 80087f8:	431a      	orrs	r2, r3
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	699b      	ldr	r3, [r3, #24]
 80087fe:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008802:	431a      	orrs	r2, r3
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	69db      	ldr	r3, [r3, #28]
 8008808:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800880c:	431a      	orrs	r2, r3
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	6a1b      	ldr	r3, [r3, #32]
 8008812:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008816:	ea42 0103 	orr.w	r1, r2, r3
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800881e:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	681b      	ldr	r3, [r3, #0]
 8008826:	430a      	orrs	r2, r1
 8008828:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	699b      	ldr	r3, [r3, #24]
 800882e:	0c1b      	lsrs	r3, r3, #16
 8008830:	f003 0204 	and.w	r2, r3, #4
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008838:	f003 0310 	and.w	r3, r3, #16
 800883c:	431a      	orrs	r2, r3
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008842:	f003 0308 	and.w	r3, r3, #8
 8008846:	431a      	orrs	r2, r3
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	68db      	ldr	r3, [r3, #12]
 800884c:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8008850:	ea42 0103 	orr.w	r1, r2, r3
 8008854:	68fb      	ldr	r3, [r7, #12]
 8008856:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	681b      	ldr	r3, [r3, #0]
 800885e:	430a      	orrs	r2, r1
 8008860:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	2200      	movs	r2, #0
 8008866:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	2201      	movs	r2, #1
 800886c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8008870:	2300      	movs	r3, #0
}
 8008872:	4618      	mov	r0, r3
 8008874:	3710      	adds	r7, #16
 8008876:	46bd      	mov	sp, r7
 8008878:	bd80      	pop	{r7, pc}

0800887a <HAL_SRAM_Init>:
  * @param  ExtTiming Pointer to SRAM extended mode timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing,
                                FMC_NORSRAM_TimingTypeDef *ExtTiming)
{
 800887a:	b580      	push	{r7, lr}
 800887c:	b084      	sub	sp, #16
 800887e:	af00      	add	r7, sp, #0
 8008880:	60f8      	str	r0, [r7, #12]
 8008882:	60b9      	str	r1, [r7, #8]
 8008884:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if (hsram == NULL)
 8008886:	68fb      	ldr	r3, [r7, #12]
 8008888:	2b00      	cmp	r3, #0
 800888a:	d101      	bne.n	8008890 <HAL_SRAM_Init+0x16>
  {
    return HAL_ERROR;
 800888c:	2301      	movs	r3, #1
 800888e:	e038      	b.n	8008902 <HAL_SRAM_Init+0x88>
  }

  if (hsram->State == HAL_SRAM_STATE_RESET)
 8008890:	68fb      	ldr	r3, [r7, #12]
 8008892:	f893 3049 	ldrb.w	r3, [r3, #73]	@ 0x49
 8008896:	b2db      	uxtb	r3, r3
 8008898:	2b00      	cmp	r3, #0
 800889a:	d106      	bne.n	80088aa <HAL_SRAM_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 800889c:	68fb      	ldr	r3, [r7, #12]
 800889e:	2200      	movs	r2, #0
 80088a0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 80088a4:	68f8      	ldr	r0, [r7, #12]
 80088a6:	f7f9 fb7b 	bl	8001fa0 <HAL_SRAM_MspInit>
#endif /* USE_HAL_SRAM_REGISTER_CALLBACKS */
  }

  /* Initialize SRAM control Interface */
  (void)FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 80088aa:	68fb      	ldr	r3, [r7, #12]
 80088ac:	681a      	ldr	r2, [r3, #0]
 80088ae:	68fb      	ldr	r3, [r7, #12]
 80088b0:	3308      	adds	r3, #8
 80088b2:	4619      	mov	r1, r3
 80088b4:	4610      	mov	r0, r2
 80088b6:	f000 fdd3 	bl	8009460 <FMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  (void)FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank);
 80088ba:	68fb      	ldr	r3, [r7, #12]
 80088bc:	6818      	ldr	r0, [r3, #0]
 80088be:	68fb      	ldr	r3, [r7, #12]
 80088c0:	689b      	ldr	r3, [r3, #8]
 80088c2:	461a      	mov	r2, r3
 80088c4:	68b9      	ldr	r1, [r7, #8]
 80088c6:	f000 fe5b 	bl	8009580 <FMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  (void)FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,
 80088ca:	68fb      	ldr	r3, [r7, #12]
 80088cc:	6858      	ldr	r0, [r3, #4]
 80088ce:	68fb      	ldr	r3, [r7, #12]
 80088d0:	689a      	ldr	r2, [r3, #8]
 80088d2:	68fb      	ldr	r3, [r7, #12]
 80088d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80088d6:	6879      	ldr	r1, [r7, #4]
 80088d8:	f000 fe9c 	bl	8009614 <FMC_NORSRAM_Extended_Timing_Init>
                                         hsram->Init.ExtendedMode);

  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank);
 80088dc:	68fb      	ldr	r3, [r7, #12]
 80088de:	681b      	ldr	r3, [r3, #0]
 80088e0:	68fa      	ldr	r2, [r7, #12]
 80088e2:	6892      	ldr	r2, [r2, #8]
 80088e4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80088e8:	68fb      	ldr	r3, [r7, #12]
 80088ea:	681b      	ldr	r3, [r3, #0]
 80088ec:	68fa      	ldr	r2, [r7, #12]
 80088ee:	6892      	ldr	r2, [r2, #8]
 80088f0:	f041 0101 	orr.w	r1, r1, #1
 80088f4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Initialize the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_READY;
 80088f8:	68fb      	ldr	r3, [r7, #12]
 80088fa:	2201      	movs	r2, #1
 80088fc:	f883 2049 	strb.w	r2, [r3, #73]	@ 0x49

  return HAL_OK;
 8008900:	2300      	movs	r3, #0
}
 8008902:	4618      	mov	r0, r3
 8008904:	3710      	adds	r7, #16
 8008906:	46bd      	mov	sp, r7
 8008908:	bd80      	pop	{r7, pc}

0800890a <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800890a:	b580      	push	{r7, lr}
 800890c:	b082      	sub	sp, #8
 800890e:	af00      	add	r7, sp, #0
 8008910:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	2b00      	cmp	r3, #0
 8008916:	d101      	bne.n	800891c <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008918:	2301      	movs	r3, #1
 800891a:	e040      	b.n	800899e <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008920:	2b00      	cmp	r3, #0
 8008922:	d106      	bne.n	8008932 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	2200      	movs	r2, #0
 8008928:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800892c:	6878      	ldr	r0, [r7, #4]
 800892e:	f7f9 f825 	bl	800197c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	2224      	movs	r2, #36	@ 0x24
 8008936:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	681b      	ldr	r3, [r3, #0]
 800893c:	681a      	ldr	r2, [r3, #0]
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	681b      	ldr	r3, [r3, #0]
 8008942:	f022 0201 	bic.w	r2, r2, #1
 8008946:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800894c:	2b00      	cmp	r3, #0
 800894e:	d002      	beq.n	8008956 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8008950:	6878      	ldr	r0, [r7, #4]
 8008952:	f000 fb69 	bl	8009028 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8008956:	6878      	ldr	r0, [r7, #4]
 8008958:	f000 f8ae 	bl	8008ab8 <UART_SetConfig>
 800895c:	4603      	mov	r3, r0
 800895e:	2b01      	cmp	r3, #1
 8008960:	d101      	bne.n	8008966 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8008962:	2301      	movs	r3, #1
 8008964:	e01b      	b.n	800899e <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	681b      	ldr	r3, [r3, #0]
 800896a:	685a      	ldr	r2, [r3, #4]
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	681b      	ldr	r3, [r3, #0]
 8008970:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8008974:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	681b      	ldr	r3, [r3, #0]
 800897a:	689a      	ldr	r2, [r3, #8]
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	681b      	ldr	r3, [r3, #0]
 8008980:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8008984:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	681b      	ldr	r3, [r3, #0]
 800898a:	681a      	ldr	r2, [r3, #0]
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	681b      	ldr	r3, [r3, #0]
 8008990:	f042 0201 	orr.w	r2, r2, #1
 8008994:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8008996:	6878      	ldr	r0, [r7, #4]
 8008998:	f000 fbe8 	bl	800916c <UART_CheckIdleState>
 800899c:	4603      	mov	r3, r0
}
 800899e:	4618      	mov	r0, r3
 80089a0:	3708      	adds	r7, #8
 80089a2:	46bd      	mov	sp, r7
 80089a4:	bd80      	pop	{r7, pc}

080089a6 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80089a6:	b580      	push	{r7, lr}
 80089a8:	b08a      	sub	sp, #40	@ 0x28
 80089aa:	af02      	add	r7, sp, #8
 80089ac:	60f8      	str	r0, [r7, #12]
 80089ae:	60b9      	str	r1, [r7, #8]
 80089b0:	603b      	str	r3, [r7, #0]
 80089b2:	4613      	mov	r3, r2
 80089b4:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80089b6:	68fb      	ldr	r3, [r7, #12]
 80089b8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80089ba:	2b20      	cmp	r3, #32
 80089bc:	d177      	bne.n	8008aae <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 80089be:	68bb      	ldr	r3, [r7, #8]
 80089c0:	2b00      	cmp	r3, #0
 80089c2:	d002      	beq.n	80089ca <HAL_UART_Transmit+0x24>
 80089c4:	88fb      	ldrh	r3, [r7, #6]
 80089c6:	2b00      	cmp	r3, #0
 80089c8:	d101      	bne.n	80089ce <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 80089ca:	2301      	movs	r3, #1
 80089cc:	e070      	b.n	8008ab0 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80089ce:	68fb      	ldr	r3, [r7, #12]
 80089d0:	2200      	movs	r2, #0
 80089d2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80089d6:	68fb      	ldr	r3, [r7, #12]
 80089d8:	2221      	movs	r2, #33	@ 0x21
 80089da:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80089dc:	f7f9 fcca 	bl	8002374 <HAL_GetTick>
 80089e0:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80089e2:	68fb      	ldr	r3, [r7, #12]
 80089e4:	88fa      	ldrh	r2, [r7, #6]
 80089e6:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 80089ea:	68fb      	ldr	r3, [r7, #12]
 80089ec:	88fa      	ldrh	r2, [r7, #6]
 80089ee:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80089f2:	68fb      	ldr	r3, [r7, #12]
 80089f4:	689b      	ldr	r3, [r3, #8]
 80089f6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80089fa:	d108      	bne.n	8008a0e <HAL_UART_Transmit+0x68>
 80089fc:	68fb      	ldr	r3, [r7, #12]
 80089fe:	691b      	ldr	r3, [r3, #16]
 8008a00:	2b00      	cmp	r3, #0
 8008a02:	d104      	bne.n	8008a0e <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8008a04:	2300      	movs	r3, #0
 8008a06:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8008a08:	68bb      	ldr	r3, [r7, #8]
 8008a0a:	61bb      	str	r3, [r7, #24]
 8008a0c:	e003      	b.n	8008a16 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8008a0e:	68bb      	ldr	r3, [r7, #8]
 8008a10:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008a12:	2300      	movs	r3, #0
 8008a14:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8008a16:	e02f      	b.n	8008a78 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008a18:	683b      	ldr	r3, [r7, #0]
 8008a1a:	9300      	str	r3, [sp, #0]
 8008a1c:	697b      	ldr	r3, [r7, #20]
 8008a1e:	2200      	movs	r2, #0
 8008a20:	2180      	movs	r1, #128	@ 0x80
 8008a22:	68f8      	ldr	r0, [r7, #12]
 8008a24:	f000 fc4a 	bl	80092bc <UART_WaitOnFlagUntilTimeout>
 8008a28:	4603      	mov	r3, r0
 8008a2a:	2b00      	cmp	r3, #0
 8008a2c:	d004      	beq.n	8008a38 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8008a2e:	68fb      	ldr	r3, [r7, #12]
 8008a30:	2220      	movs	r2, #32
 8008a32:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8008a34:	2303      	movs	r3, #3
 8008a36:	e03b      	b.n	8008ab0 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8008a38:	69fb      	ldr	r3, [r7, #28]
 8008a3a:	2b00      	cmp	r3, #0
 8008a3c:	d10b      	bne.n	8008a56 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008a3e:	69bb      	ldr	r3, [r7, #24]
 8008a40:	881a      	ldrh	r2, [r3, #0]
 8008a42:	68fb      	ldr	r3, [r7, #12]
 8008a44:	681b      	ldr	r3, [r3, #0]
 8008a46:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008a4a:	b292      	uxth	r2, r2
 8008a4c:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8008a4e:	69bb      	ldr	r3, [r7, #24]
 8008a50:	3302      	adds	r3, #2
 8008a52:	61bb      	str	r3, [r7, #24]
 8008a54:	e007      	b.n	8008a66 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8008a56:	69fb      	ldr	r3, [r7, #28]
 8008a58:	781a      	ldrb	r2, [r3, #0]
 8008a5a:	68fb      	ldr	r3, [r7, #12]
 8008a5c:	681b      	ldr	r3, [r3, #0]
 8008a5e:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8008a60:	69fb      	ldr	r3, [r7, #28]
 8008a62:	3301      	adds	r3, #1
 8008a64:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8008a66:	68fb      	ldr	r3, [r7, #12]
 8008a68:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8008a6c:	b29b      	uxth	r3, r3
 8008a6e:	3b01      	subs	r3, #1
 8008a70:	b29a      	uxth	r2, r3
 8008a72:	68fb      	ldr	r3, [r7, #12]
 8008a74:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8008a78:	68fb      	ldr	r3, [r7, #12]
 8008a7a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8008a7e:	b29b      	uxth	r3, r3
 8008a80:	2b00      	cmp	r3, #0
 8008a82:	d1c9      	bne.n	8008a18 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008a84:	683b      	ldr	r3, [r7, #0]
 8008a86:	9300      	str	r3, [sp, #0]
 8008a88:	697b      	ldr	r3, [r7, #20]
 8008a8a:	2200      	movs	r2, #0
 8008a8c:	2140      	movs	r1, #64	@ 0x40
 8008a8e:	68f8      	ldr	r0, [r7, #12]
 8008a90:	f000 fc14 	bl	80092bc <UART_WaitOnFlagUntilTimeout>
 8008a94:	4603      	mov	r3, r0
 8008a96:	2b00      	cmp	r3, #0
 8008a98:	d004      	beq.n	8008aa4 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8008a9a:	68fb      	ldr	r3, [r7, #12]
 8008a9c:	2220      	movs	r2, #32
 8008a9e:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8008aa0:	2303      	movs	r3, #3
 8008aa2:	e005      	b.n	8008ab0 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008aa4:	68fb      	ldr	r3, [r7, #12]
 8008aa6:	2220      	movs	r2, #32
 8008aa8:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8008aaa:	2300      	movs	r3, #0
 8008aac:	e000      	b.n	8008ab0 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8008aae:	2302      	movs	r3, #2
  }
}
 8008ab0:	4618      	mov	r0, r3
 8008ab2:	3720      	adds	r7, #32
 8008ab4:	46bd      	mov	sp, r7
 8008ab6:	bd80      	pop	{r7, pc}

08008ab8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008ab8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008abc:	b08a      	sub	sp, #40	@ 0x28
 8008abe:	af00      	add	r7, sp, #0
 8008ac0:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8008ac2:	2300      	movs	r3, #0
 8008ac4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008ac8:	68fb      	ldr	r3, [r7, #12]
 8008aca:	689a      	ldr	r2, [r3, #8]
 8008acc:	68fb      	ldr	r3, [r7, #12]
 8008ace:	691b      	ldr	r3, [r3, #16]
 8008ad0:	431a      	orrs	r2, r3
 8008ad2:	68fb      	ldr	r3, [r7, #12]
 8008ad4:	695b      	ldr	r3, [r3, #20]
 8008ad6:	431a      	orrs	r2, r3
 8008ad8:	68fb      	ldr	r3, [r7, #12]
 8008ada:	69db      	ldr	r3, [r3, #28]
 8008adc:	4313      	orrs	r3, r2
 8008ade:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008ae0:	68fb      	ldr	r3, [r7, #12]
 8008ae2:	681b      	ldr	r3, [r3, #0]
 8008ae4:	681a      	ldr	r2, [r3, #0]
 8008ae6:	4ba4      	ldr	r3, [pc, #656]	@ (8008d78 <UART_SetConfig+0x2c0>)
 8008ae8:	4013      	ands	r3, r2
 8008aea:	68fa      	ldr	r2, [r7, #12]
 8008aec:	6812      	ldr	r2, [r2, #0]
 8008aee:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8008af0:	430b      	orrs	r3, r1
 8008af2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008af4:	68fb      	ldr	r3, [r7, #12]
 8008af6:	681b      	ldr	r3, [r3, #0]
 8008af8:	685b      	ldr	r3, [r3, #4]
 8008afa:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8008afe:	68fb      	ldr	r3, [r7, #12]
 8008b00:	68da      	ldr	r2, [r3, #12]
 8008b02:	68fb      	ldr	r3, [r7, #12]
 8008b04:	681b      	ldr	r3, [r3, #0]
 8008b06:	430a      	orrs	r2, r1
 8008b08:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008b0a:	68fb      	ldr	r3, [r7, #12]
 8008b0c:	699b      	ldr	r3, [r3, #24]
 8008b0e:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008b10:	68fb      	ldr	r3, [r7, #12]
 8008b12:	681b      	ldr	r3, [r3, #0]
 8008b14:	4a99      	ldr	r2, [pc, #612]	@ (8008d7c <UART_SetConfig+0x2c4>)
 8008b16:	4293      	cmp	r3, r2
 8008b18:	d004      	beq.n	8008b24 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8008b1a:	68fb      	ldr	r3, [r7, #12]
 8008b1c:	6a1b      	ldr	r3, [r3, #32]
 8008b1e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008b20:	4313      	orrs	r3, r2
 8008b22:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008b24:	68fb      	ldr	r3, [r7, #12]
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	689b      	ldr	r3, [r3, #8]
 8008b2a:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8008b2e:	68fb      	ldr	r3, [r7, #12]
 8008b30:	681b      	ldr	r3, [r3, #0]
 8008b32:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008b34:	430a      	orrs	r2, r1
 8008b36:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008b38:	68fb      	ldr	r3, [r7, #12]
 8008b3a:	681b      	ldr	r3, [r3, #0]
 8008b3c:	4a90      	ldr	r2, [pc, #576]	@ (8008d80 <UART_SetConfig+0x2c8>)
 8008b3e:	4293      	cmp	r3, r2
 8008b40:	d126      	bne.n	8008b90 <UART_SetConfig+0xd8>
 8008b42:	4b90      	ldr	r3, [pc, #576]	@ (8008d84 <UART_SetConfig+0x2cc>)
 8008b44:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008b48:	f003 0303 	and.w	r3, r3, #3
 8008b4c:	2b03      	cmp	r3, #3
 8008b4e:	d81b      	bhi.n	8008b88 <UART_SetConfig+0xd0>
 8008b50:	a201      	add	r2, pc, #4	@ (adr r2, 8008b58 <UART_SetConfig+0xa0>)
 8008b52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008b56:	bf00      	nop
 8008b58:	08008b69 	.word	0x08008b69
 8008b5c:	08008b79 	.word	0x08008b79
 8008b60:	08008b71 	.word	0x08008b71
 8008b64:	08008b81 	.word	0x08008b81
 8008b68:	2301      	movs	r3, #1
 8008b6a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008b6e:	e116      	b.n	8008d9e <UART_SetConfig+0x2e6>
 8008b70:	2302      	movs	r3, #2
 8008b72:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008b76:	e112      	b.n	8008d9e <UART_SetConfig+0x2e6>
 8008b78:	2304      	movs	r3, #4
 8008b7a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008b7e:	e10e      	b.n	8008d9e <UART_SetConfig+0x2e6>
 8008b80:	2308      	movs	r3, #8
 8008b82:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008b86:	e10a      	b.n	8008d9e <UART_SetConfig+0x2e6>
 8008b88:	2310      	movs	r3, #16
 8008b8a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008b8e:	e106      	b.n	8008d9e <UART_SetConfig+0x2e6>
 8008b90:	68fb      	ldr	r3, [r7, #12]
 8008b92:	681b      	ldr	r3, [r3, #0]
 8008b94:	4a7c      	ldr	r2, [pc, #496]	@ (8008d88 <UART_SetConfig+0x2d0>)
 8008b96:	4293      	cmp	r3, r2
 8008b98:	d138      	bne.n	8008c0c <UART_SetConfig+0x154>
 8008b9a:	4b7a      	ldr	r3, [pc, #488]	@ (8008d84 <UART_SetConfig+0x2cc>)
 8008b9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008ba0:	f003 030c 	and.w	r3, r3, #12
 8008ba4:	2b0c      	cmp	r3, #12
 8008ba6:	d82d      	bhi.n	8008c04 <UART_SetConfig+0x14c>
 8008ba8:	a201      	add	r2, pc, #4	@ (adr r2, 8008bb0 <UART_SetConfig+0xf8>)
 8008baa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008bae:	bf00      	nop
 8008bb0:	08008be5 	.word	0x08008be5
 8008bb4:	08008c05 	.word	0x08008c05
 8008bb8:	08008c05 	.word	0x08008c05
 8008bbc:	08008c05 	.word	0x08008c05
 8008bc0:	08008bf5 	.word	0x08008bf5
 8008bc4:	08008c05 	.word	0x08008c05
 8008bc8:	08008c05 	.word	0x08008c05
 8008bcc:	08008c05 	.word	0x08008c05
 8008bd0:	08008bed 	.word	0x08008bed
 8008bd4:	08008c05 	.word	0x08008c05
 8008bd8:	08008c05 	.word	0x08008c05
 8008bdc:	08008c05 	.word	0x08008c05
 8008be0:	08008bfd 	.word	0x08008bfd
 8008be4:	2300      	movs	r3, #0
 8008be6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008bea:	e0d8      	b.n	8008d9e <UART_SetConfig+0x2e6>
 8008bec:	2302      	movs	r3, #2
 8008bee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008bf2:	e0d4      	b.n	8008d9e <UART_SetConfig+0x2e6>
 8008bf4:	2304      	movs	r3, #4
 8008bf6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008bfa:	e0d0      	b.n	8008d9e <UART_SetConfig+0x2e6>
 8008bfc:	2308      	movs	r3, #8
 8008bfe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008c02:	e0cc      	b.n	8008d9e <UART_SetConfig+0x2e6>
 8008c04:	2310      	movs	r3, #16
 8008c06:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008c0a:	e0c8      	b.n	8008d9e <UART_SetConfig+0x2e6>
 8008c0c:	68fb      	ldr	r3, [r7, #12]
 8008c0e:	681b      	ldr	r3, [r3, #0]
 8008c10:	4a5e      	ldr	r2, [pc, #376]	@ (8008d8c <UART_SetConfig+0x2d4>)
 8008c12:	4293      	cmp	r3, r2
 8008c14:	d125      	bne.n	8008c62 <UART_SetConfig+0x1aa>
 8008c16:	4b5b      	ldr	r3, [pc, #364]	@ (8008d84 <UART_SetConfig+0x2cc>)
 8008c18:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008c1c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8008c20:	2b30      	cmp	r3, #48	@ 0x30
 8008c22:	d016      	beq.n	8008c52 <UART_SetConfig+0x19a>
 8008c24:	2b30      	cmp	r3, #48	@ 0x30
 8008c26:	d818      	bhi.n	8008c5a <UART_SetConfig+0x1a2>
 8008c28:	2b20      	cmp	r3, #32
 8008c2a:	d00a      	beq.n	8008c42 <UART_SetConfig+0x18a>
 8008c2c:	2b20      	cmp	r3, #32
 8008c2e:	d814      	bhi.n	8008c5a <UART_SetConfig+0x1a2>
 8008c30:	2b00      	cmp	r3, #0
 8008c32:	d002      	beq.n	8008c3a <UART_SetConfig+0x182>
 8008c34:	2b10      	cmp	r3, #16
 8008c36:	d008      	beq.n	8008c4a <UART_SetConfig+0x192>
 8008c38:	e00f      	b.n	8008c5a <UART_SetConfig+0x1a2>
 8008c3a:	2300      	movs	r3, #0
 8008c3c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008c40:	e0ad      	b.n	8008d9e <UART_SetConfig+0x2e6>
 8008c42:	2302      	movs	r3, #2
 8008c44:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008c48:	e0a9      	b.n	8008d9e <UART_SetConfig+0x2e6>
 8008c4a:	2304      	movs	r3, #4
 8008c4c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008c50:	e0a5      	b.n	8008d9e <UART_SetConfig+0x2e6>
 8008c52:	2308      	movs	r3, #8
 8008c54:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008c58:	e0a1      	b.n	8008d9e <UART_SetConfig+0x2e6>
 8008c5a:	2310      	movs	r3, #16
 8008c5c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008c60:	e09d      	b.n	8008d9e <UART_SetConfig+0x2e6>
 8008c62:	68fb      	ldr	r3, [r7, #12]
 8008c64:	681b      	ldr	r3, [r3, #0]
 8008c66:	4a4a      	ldr	r2, [pc, #296]	@ (8008d90 <UART_SetConfig+0x2d8>)
 8008c68:	4293      	cmp	r3, r2
 8008c6a:	d125      	bne.n	8008cb8 <UART_SetConfig+0x200>
 8008c6c:	4b45      	ldr	r3, [pc, #276]	@ (8008d84 <UART_SetConfig+0x2cc>)
 8008c6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008c72:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8008c76:	2bc0      	cmp	r3, #192	@ 0xc0
 8008c78:	d016      	beq.n	8008ca8 <UART_SetConfig+0x1f0>
 8008c7a:	2bc0      	cmp	r3, #192	@ 0xc0
 8008c7c:	d818      	bhi.n	8008cb0 <UART_SetConfig+0x1f8>
 8008c7e:	2b80      	cmp	r3, #128	@ 0x80
 8008c80:	d00a      	beq.n	8008c98 <UART_SetConfig+0x1e0>
 8008c82:	2b80      	cmp	r3, #128	@ 0x80
 8008c84:	d814      	bhi.n	8008cb0 <UART_SetConfig+0x1f8>
 8008c86:	2b00      	cmp	r3, #0
 8008c88:	d002      	beq.n	8008c90 <UART_SetConfig+0x1d8>
 8008c8a:	2b40      	cmp	r3, #64	@ 0x40
 8008c8c:	d008      	beq.n	8008ca0 <UART_SetConfig+0x1e8>
 8008c8e:	e00f      	b.n	8008cb0 <UART_SetConfig+0x1f8>
 8008c90:	2300      	movs	r3, #0
 8008c92:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008c96:	e082      	b.n	8008d9e <UART_SetConfig+0x2e6>
 8008c98:	2302      	movs	r3, #2
 8008c9a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008c9e:	e07e      	b.n	8008d9e <UART_SetConfig+0x2e6>
 8008ca0:	2304      	movs	r3, #4
 8008ca2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008ca6:	e07a      	b.n	8008d9e <UART_SetConfig+0x2e6>
 8008ca8:	2308      	movs	r3, #8
 8008caa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008cae:	e076      	b.n	8008d9e <UART_SetConfig+0x2e6>
 8008cb0:	2310      	movs	r3, #16
 8008cb2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008cb6:	e072      	b.n	8008d9e <UART_SetConfig+0x2e6>
 8008cb8:	68fb      	ldr	r3, [r7, #12]
 8008cba:	681b      	ldr	r3, [r3, #0]
 8008cbc:	4a35      	ldr	r2, [pc, #212]	@ (8008d94 <UART_SetConfig+0x2dc>)
 8008cbe:	4293      	cmp	r3, r2
 8008cc0:	d12a      	bne.n	8008d18 <UART_SetConfig+0x260>
 8008cc2:	4b30      	ldr	r3, [pc, #192]	@ (8008d84 <UART_SetConfig+0x2cc>)
 8008cc4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008cc8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008ccc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008cd0:	d01a      	beq.n	8008d08 <UART_SetConfig+0x250>
 8008cd2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008cd6:	d81b      	bhi.n	8008d10 <UART_SetConfig+0x258>
 8008cd8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008cdc:	d00c      	beq.n	8008cf8 <UART_SetConfig+0x240>
 8008cde:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008ce2:	d815      	bhi.n	8008d10 <UART_SetConfig+0x258>
 8008ce4:	2b00      	cmp	r3, #0
 8008ce6:	d003      	beq.n	8008cf0 <UART_SetConfig+0x238>
 8008ce8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008cec:	d008      	beq.n	8008d00 <UART_SetConfig+0x248>
 8008cee:	e00f      	b.n	8008d10 <UART_SetConfig+0x258>
 8008cf0:	2300      	movs	r3, #0
 8008cf2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008cf6:	e052      	b.n	8008d9e <UART_SetConfig+0x2e6>
 8008cf8:	2302      	movs	r3, #2
 8008cfa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008cfe:	e04e      	b.n	8008d9e <UART_SetConfig+0x2e6>
 8008d00:	2304      	movs	r3, #4
 8008d02:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008d06:	e04a      	b.n	8008d9e <UART_SetConfig+0x2e6>
 8008d08:	2308      	movs	r3, #8
 8008d0a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008d0e:	e046      	b.n	8008d9e <UART_SetConfig+0x2e6>
 8008d10:	2310      	movs	r3, #16
 8008d12:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008d16:	e042      	b.n	8008d9e <UART_SetConfig+0x2e6>
 8008d18:	68fb      	ldr	r3, [r7, #12]
 8008d1a:	681b      	ldr	r3, [r3, #0]
 8008d1c:	4a17      	ldr	r2, [pc, #92]	@ (8008d7c <UART_SetConfig+0x2c4>)
 8008d1e:	4293      	cmp	r3, r2
 8008d20:	d13a      	bne.n	8008d98 <UART_SetConfig+0x2e0>
 8008d22:	4b18      	ldr	r3, [pc, #96]	@ (8008d84 <UART_SetConfig+0x2cc>)
 8008d24:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008d28:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8008d2c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8008d30:	d01a      	beq.n	8008d68 <UART_SetConfig+0x2b0>
 8008d32:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8008d36:	d81b      	bhi.n	8008d70 <UART_SetConfig+0x2b8>
 8008d38:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008d3c:	d00c      	beq.n	8008d58 <UART_SetConfig+0x2a0>
 8008d3e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008d42:	d815      	bhi.n	8008d70 <UART_SetConfig+0x2b8>
 8008d44:	2b00      	cmp	r3, #0
 8008d46:	d003      	beq.n	8008d50 <UART_SetConfig+0x298>
 8008d48:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008d4c:	d008      	beq.n	8008d60 <UART_SetConfig+0x2a8>
 8008d4e:	e00f      	b.n	8008d70 <UART_SetConfig+0x2b8>
 8008d50:	2300      	movs	r3, #0
 8008d52:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008d56:	e022      	b.n	8008d9e <UART_SetConfig+0x2e6>
 8008d58:	2302      	movs	r3, #2
 8008d5a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008d5e:	e01e      	b.n	8008d9e <UART_SetConfig+0x2e6>
 8008d60:	2304      	movs	r3, #4
 8008d62:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008d66:	e01a      	b.n	8008d9e <UART_SetConfig+0x2e6>
 8008d68:	2308      	movs	r3, #8
 8008d6a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008d6e:	e016      	b.n	8008d9e <UART_SetConfig+0x2e6>
 8008d70:	2310      	movs	r3, #16
 8008d72:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008d76:	e012      	b.n	8008d9e <UART_SetConfig+0x2e6>
 8008d78:	efff69f3 	.word	0xefff69f3
 8008d7c:	40008000 	.word	0x40008000
 8008d80:	40013800 	.word	0x40013800
 8008d84:	40021000 	.word	0x40021000
 8008d88:	40004400 	.word	0x40004400
 8008d8c:	40004800 	.word	0x40004800
 8008d90:	40004c00 	.word	0x40004c00
 8008d94:	40005000 	.word	0x40005000
 8008d98:	2310      	movs	r3, #16
 8008d9a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8008d9e:	68fb      	ldr	r3, [r7, #12]
 8008da0:	681b      	ldr	r3, [r3, #0]
 8008da2:	4a9f      	ldr	r2, [pc, #636]	@ (8009020 <UART_SetConfig+0x568>)
 8008da4:	4293      	cmp	r3, r2
 8008da6:	d17a      	bne.n	8008e9e <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8008da8:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8008dac:	2b08      	cmp	r3, #8
 8008dae:	d824      	bhi.n	8008dfa <UART_SetConfig+0x342>
 8008db0:	a201      	add	r2, pc, #4	@ (adr r2, 8008db8 <UART_SetConfig+0x300>)
 8008db2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008db6:	bf00      	nop
 8008db8:	08008ddd 	.word	0x08008ddd
 8008dbc:	08008dfb 	.word	0x08008dfb
 8008dc0:	08008de5 	.word	0x08008de5
 8008dc4:	08008dfb 	.word	0x08008dfb
 8008dc8:	08008deb 	.word	0x08008deb
 8008dcc:	08008dfb 	.word	0x08008dfb
 8008dd0:	08008dfb 	.word	0x08008dfb
 8008dd4:	08008dfb 	.word	0x08008dfb
 8008dd8:	08008df3 	.word	0x08008df3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008ddc:	f7fd f8ee 	bl	8005fbc <HAL_RCC_GetPCLK1Freq>
 8008de0:	61f8      	str	r0, [r7, #28]
        break;
 8008de2:	e010      	b.n	8008e06 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008de4:	4b8f      	ldr	r3, [pc, #572]	@ (8009024 <UART_SetConfig+0x56c>)
 8008de6:	61fb      	str	r3, [r7, #28]
        break;
 8008de8:	e00d      	b.n	8008e06 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008dea:	f7fd f84f 	bl	8005e8c <HAL_RCC_GetSysClockFreq>
 8008dee:	61f8      	str	r0, [r7, #28]
        break;
 8008df0:	e009      	b.n	8008e06 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008df2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008df6:	61fb      	str	r3, [r7, #28]
        break;
 8008df8:	e005      	b.n	8008e06 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8008dfa:	2300      	movs	r3, #0
 8008dfc:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8008dfe:	2301      	movs	r3, #1
 8008e00:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8008e04:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8008e06:	69fb      	ldr	r3, [r7, #28]
 8008e08:	2b00      	cmp	r3, #0
 8008e0a:	f000 80fb 	beq.w	8009004 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8008e0e:	68fb      	ldr	r3, [r7, #12]
 8008e10:	685a      	ldr	r2, [r3, #4]
 8008e12:	4613      	mov	r3, r2
 8008e14:	005b      	lsls	r3, r3, #1
 8008e16:	4413      	add	r3, r2
 8008e18:	69fa      	ldr	r2, [r7, #28]
 8008e1a:	429a      	cmp	r2, r3
 8008e1c:	d305      	bcc.n	8008e2a <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8008e1e:	68fb      	ldr	r3, [r7, #12]
 8008e20:	685b      	ldr	r3, [r3, #4]
 8008e22:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8008e24:	69fa      	ldr	r2, [r7, #28]
 8008e26:	429a      	cmp	r2, r3
 8008e28:	d903      	bls.n	8008e32 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8008e2a:	2301      	movs	r3, #1
 8008e2c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8008e30:	e0e8      	b.n	8009004 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8008e32:	69fb      	ldr	r3, [r7, #28]
 8008e34:	2200      	movs	r2, #0
 8008e36:	461c      	mov	r4, r3
 8008e38:	4615      	mov	r5, r2
 8008e3a:	f04f 0200 	mov.w	r2, #0
 8008e3e:	f04f 0300 	mov.w	r3, #0
 8008e42:	022b      	lsls	r3, r5, #8
 8008e44:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8008e48:	0222      	lsls	r2, r4, #8
 8008e4a:	68f9      	ldr	r1, [r7, #12]
 8008e4c:	6849      	ldr	r1, [r1, #4]
 8008e4e:	0849      	lsrs	r1, r1, #1
 8008e50:	2000      	movs	r0, #0
 8008e52:	4688      	mov	r8, r1
 8008e54:	4681      	mov	r9, r0
 8008e56:	eb12 0a08 	adds.w	sl, r2, r8
 8008e5a:	eb43 0b09 	adc.w	fp, r3, r9
 8008e5e:	68fb      	ldr	r3, [r7, #12]
 8008e60:	685b      	ldr	r3, [r3, #4]
 8008e62:	2200      	movs	r2, #0
 8008e64:	603b      	str	r3, [r7, #0]
 8008e66:	607a      	str	r2, [r7, #4]
 8008e68:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008e6c:	4650      	mov	r0, sl
 8008e6e:	4659      	mov	r1, fp
 8008e70:	f7f7 fa0e 	bl	8000290 <__aeabi_uldivmod>
 8008e74:	4602      	mov	r2, r0
 8008e76:	460b      	mov	r3, r1
 8008e78:	4613      	mov	r3, r2
 8008e7a:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8008e7c:	69bb      	ldr	r3, [r7, #24]
 8008e7e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008e82:	d308      	bcc.n	8008e96 <UART_SetConfig+0x3de>
 8008e84:	69bb      	ldr	r3, [r7, #24]
 8008e86:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008e8a:	d204      	bcs.n	8008e96 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8008e8c:	68fb      	ldr	r3, [r7, #12]
 8008e8e:	681b      	ldr	r3, [r3, #0]
 8008e90:	69ba      	ldr	r2, [r7, #24]
 8008e92:	60da      	str	r2, [r3, #12]
 8008e94:	e0b6      	b.n	8009004 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8008e96:	2301      	movs	r3, #1
 8008e98:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8008e9c:	e0b2      	b.n	8009004 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008e9e:	68fb      	ldr	r3, [r7, #12]
 8008ea0:	69db      	ldr	r3, [r3, #28]
 8008ea2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008ea6:	d15e      	bne.n	8008f66 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8008ea8:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8008eac:	2b08      	cmp	r3, #8
 8008eae:	d828      	bhi.n	8008f02 <UART_SetConfig+0x44a>
 8008eb0:	a201      	add	r2, pc, #4	@ (adr r2, 8008eb8 <UART_SetConfig+0x400>)
 8008eb2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008eb6:	bf00      	nop
 8008eb8:	08008edd 	.word	0x08008edd
 8008ebc:	08008ee5 	.word	0x08008ee5
 8008ec0:	08008eed 	.word	0x08008eed
 8008ec4:	08008f03 	.word	0x08008f03
 8008ec8:	08008ef3 	.word	0x08008ef3
 8008ecc:	08008f03 	.word	0x08008f03
 8008ed0:	08008f03 	.word	0x08008f03
 8008ed4:	08008f03 	.word	0x08008f03
 8008ed8:	08008efb 	.word	0x08008efb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008edc:	f7fd f86e 	bl	8005fbc <HAL_RCC_GetPCLK1Freq>
 8008ee0:	61f8      	str	r0, [r7, #28]
        break;
 8008ee2:	e014      	b.n	8008f0e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008ee4:	f7fd f880 	bl	8005fe8 <HAL_RCC_GetPCLK2Freq>
 8008ee8:	61f8      	str	r0, [r7, #28]
        break;
 8008eea:	e010      	b.n	8008f0e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008eec:	4b4d      	ldr	r3, [pc, #308]	@ (8009024 <UART_SetConfig+0x56c>)
 8008eee:	61fb      	str	r3, [r7, #28]
        break;
 8008ef0:	e00d      	b.n	8008f0e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008ef2:	f7fc ffcb 	bl	8005e8c <HAL_RCC_GetSysClockFreq>
 8008ef6:	61f8      	str	r0, [r7, #28]
        break;
 8008ef8:	e009      	b.n	8008f0e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008efa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008efe:	61fb      	str	r3, [r7, #28]
        break;
 8008f00:	e005      	b.n	8008f0e <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8008f02:	2300      	movs	r3, #0
 8008f04:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8008f06:	2301      	movs	r3, #1
 8008f08:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8008f0c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8008f0e:	69fb      	ldr	r3, [r7, #28]
 8008f10:	2b00      	cmp	r3, #0
 8008f12:	d077      	beq.n	8009004 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8008f14:	69fb      	ldr	r3, [r7, #28]
 8008f16:	005a      	lsls	r2, r3, #1
 8008f18:	68fb      	ldr	r3, [r7, #12]
 8008f1a:	685b      	ldr	r3, [r3, #4]
 8008f1c:	085b      	lsrs	r3, r3, #1
 8008f1e:	441a      	add	r2, r3
 8008f20:	68fb      	ldr	r3, [r7, #12]
 8008f22:	685b      	ldr	r3, [r3, #4]
 8008f24:	fbb2 f3f3 	udiv	r3, r2, r3
 8008f28:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008f2a:	69bb      	ldr	r3, [r7, #24]
 8008f2c:	2b0f      	cmp	r3, #15
 8008f2e:	d916      	bls.n	8008f5e <UART_SetConfig+0x4a6>
 8008f30:	69bb      	ldr	r3, [r7, #24]
 8008f32:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008f36:	d212      	bcs.n	8008f5e <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008f38:	69bb      	ldr	r3, [r7, #24]
 8008f3a:	b29b      	uxth	r3, r3
 8008f3c:	f023 030f 	bic.w	r3, r3, #15
 8008f40:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008f42:	69bb      	ldr	r3, [r7, #24]
 8008f44:	085b      	lsrs	r3, r3, #1
 8008f46:	b29b      	uxth	r3, r3
 8008f48:	f003 0307 	and.w	r3, r3, #7
 8008f4c:	b29a      	uxth	r2, r3
 8008f4e:	8afb      	ldrh	r3, [r7, #22]
 8008f50:	4313      	orrs	r3, r2
 8008f52:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8008f54:	68fb      	ldr	r3, [r7, #12]
 8008f56:	681b      	ldr	r3, [r3, #0]
 8008f58:	8afa      	ldrh	r2, [r7, #22]
 8008f5a:	60da      	str	r2, [r3, #12]
 8008f5c:	e052      	b.n	8009004 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8008f5e:	2301      	movs	r3, #1
 8008f60:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8008f64:	e04e      	b.n	8009004 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8008f66:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8008f6a:	2b08      	cmp	r3, #8
 8008f6c:	d827      	bhi.n	8008fbe <UART_SetConfig+0x506>
 8008f6e:	a201      	add	r2, pc, #4	@ (adr r2, 8008f74 <UART_SetConfig+0x4bc>)
 8008f70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f74:	08008f99 	.word	0x08008f99
 8008f78:	08008fa1 	.word	0x08008fa1
 8008f7c:	08008fa9 	.word	0x08008fa9
 8008f80:	08008fbf 	.word	0x08008fbf
 8008f84:	08008faf 	.word	0x08008faf
 8008f88:	08008fbf 	.word	0x08008fbf
 8008f8c:	08008fbf 	.word	0x08008fbf
 8008f90:	08008fbf 	.word	0x08008fbf
 8008f94:	08008fb7 	.word	0x08008fb7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008f98:	f7fd f810 	bl	8005fbc <HAL_RCC_GetPCLK1Freq>
 8008f9c:	61f8      	str	r0, [r7, #28]
        break;
 8008f9e:	e014      	b.n	8008fca <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008fa0:	f7fd f822 	bl	8005fe8 <HAL_RCC_GetPCLK2Freq>
 8008fa4:	61f8      	str	r0, [r7, #28]
        break;
 8008fa6:	e010      	b.n	8008fca <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008fa8:	4b1e      	ldr	r3, [pc, #120]	@ (8009024 <UART_SetConfig+0x56c>)
 8008faa:	61fb      	str	r3, [r7, #28]
        break;
 8008fac:	e00d      	b.n	8008fca <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008fae:	f7fc ff6d 	bl	8005e8c <HAL_RCC_GetSysClockFreq>
 8008fb2:	61f8      	str	r0, [r7, #28]
        break;
 8008fb4:	e009      	b.n	8008fca <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008fb6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008fba:	61fb      	str	r3, [r7, #28]
        break;
 8008fbc:	e005      	b.n	8008fca <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8008fbe:	2300      	movs	r3, #0
 8008fc0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8008fc2:	2301      	movs	r3, #1
 8008fc4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8008fc8:	bf00      	nop
    }

    if (pclk != 0U)
 8008fca:	69fb      	ldr	r3, [r7, #28]
 8008fcc:	2b00      	cmp	r3, #0
 8008fce:	d019      	beq.n	8009004 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8008fd0:	68fb      	ldr	r3, [r7, #12]
 8008fd2:	685b      	ldr	r3, [r3, #4]
 8008fd4:	085a      	lsrs	r2, r3, #1
 8008fd6:	69fb      	ldr	r3, [r7, #28]
 8008fd8:	441a      	add	r2, r3
 8008fda:	68fb      	ldr	r3, [r7, #12]
 8008fdc:	685b      	ldr	r3, [r3, #4]
 8008fde:	fbb2 f3f3 	udiv	r3, r2, r3
 8008fe2:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008fe4:	69bb      	ldr	r3, [r7, #24]
 8008fe6:	2b0f      	cmp	r3, #15
 8008fe8:	d909      	bls.n	8008ffe <UART_SetConfig+0x546>
 8008fea:	69bb      	ldr	r3, [r7, #24]
 8008fec:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008ff0:	d205      	bcs.n	8008ffe <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8008ff2:	69bb      	ldr	r3, [r7, #24]
 8008ff4:	b29a      	uxth	r2, r3
 8008ff6:	68fb      	ldr	r3, [r7, #12]
 8008ff8:	681b      	ldr	r3, [r3, #0]
 8008ffa:	60da      	str	r2, [r3, #12]
 8008ffc:	e002      	b.n	8009004 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8008ffe:	2301      	movs	r3, #1
 8009000:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009004:	68fb      	ldr	r3, [r7, #12]
 8009006:	2200      	movs	r2, #0
 8009008:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800900a:	68fb      	ldr	r3, [r7, #12]
 800900c:	2200      	movs	r2, #0
 800900e:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8009010:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8009014:	4618      	mov	r0, r3
 8009016:	3728      	adds	r7, #40	@ 0x28
 8009018:	46bd      	mov	sp, r7
 800901a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800901e:	bf00      	nop
 8009020:	40008000 	.word	0x40008000
 8009024:	00f42400 	.word	0x00f42400

08009028 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009028:	b480      	push	{r7}
 800902a:	b083      	sub	sp, #12
 800902c:	af00      	add	r7, sp, #0
 800902e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009030:	687b      	ldr	r3, [r7, #4]
 8009032:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009034:	f003 0308 	and.w	r3, r3, #8
 8009038:	2b00      	cmp	r3, #0
 800903a:	d00a      	beq.n	8009052 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	681b      	ldr	r3, [r3, #0]
 8009040:	685b      	ldr	r3, [r3, #4]
 8009042:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8009046:	687b      	ldr	r3, [r7, #4]
 8009048:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800904a:	687b      	ldr	r3, [r7, #4]
 800904c:	681b      	ldr	r3, [r3, #0]
 800904e:	430a      	orrs	r2, r1
 8009050:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009052:	687b      	ldr	r3, [r7, #4]
 8009054:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009056:	f003 0301 	and.w	r3, r3, #1
 800905a:	2b00      	cmp	r3, #0
 800905c:	d00a      	beq.n	8009074 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	681b      	ldr	r3, [r3, #0]
 8009062:	685b      	ldr	r3, [r3, #4]
 8009064:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	681b      	ldr	r3, [r3, #0]
 8009070:	430a      	orrs	r2, r1
 8009072:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009078:	f003 0302 	and.w	r3, r3, #2
 800907c:	2b00      	cmp	r3, #0
 800907e:	d00a      	beq.n	8009096 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009080:	687b      	ldr	r3, [r7, #4]
 8009082:	681b      	ldr	r3, [r3, #0]
 8009084:	685b      	ldr	r3, [r3, #4]
 8009086:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800908a:	687b      	ldr	r3, [r7, #4]
 800908c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800908e:	687b      	ldr	r3, [r7, #4]
 8009090:	681b      	ldr	r3, [r3, #0]
 8009092:	430a      	orrs	r2, r1
 8009094:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800909a:	f003 0304 	and.w	r3, r3, #4
 800909e:	2b00      	cmp	r3, #0
 80090a0:	d00a      	beq.n	80090b8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	681b      	ldr	r3, [r3, #0]
 80090a6:	685b      	ldr	r3, [r3, #4]
 80090a8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80090ac:	687b      	ldr	r3, [r7, #4]
 80090ae:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	681b      	ldr	r3, [r3, #0]
 80090b4:	430a      	orrs	r2, r1
 80090b6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80090b8:	687b      	ldr	r3, [r7, #4]
 80090ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80090bc:	f003 0310 	and.w	r3, r3, #16
 80090c0:	2b00      	cmp	r3, #0
 80090c2:	d00a      	beq.n	80090da <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80090c4:	687b      	ldr	r3, [r7, #4]
 80090c6:	681b      	ldr	r3, [r3, #0]
 80090c8:	689b      	ldr	r3, [r3, #8]
 80090ca:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80090ce:	687b      	ldr	r3, [r7, #4]
 80090d0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80090d2:	687b      	ldr	r3, [r7, #4]
 80090d4:	681b      	ldr	r3, [r3, #0]
 80090d6:	430a      	orrs	r2, r1
 80090d8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80090da:	687b      	ldr	r3, [r7, #4]
 80090dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80090de:	f003 0320 	and.w	r3, r3, #32
 80090e2:	2b00      	cmp	r3, #0
 80090e4:	d00a      	beq.n	80090fc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	681b      	ldr	r3, [r3, #0]
 80090ea:	689b      	ldr	r3, [r3, #8]
 80090ec:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80090f0:	687b      	ldr	r3, [r7, #4]
 80090f2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	681b      	ldr	r3, [r3, #0]
 80090f8:	430a      	orrs	r2, r1
 80090fa:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009100:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009104:	2b00      	cmp	r3, #0
 8009106:	d01a      	beq.n	800913e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009108:	687b      	ldr	r3, [r7, #4]
 800910a:	681b      	ldr	r3, [r3, #0]
 800910c:	685b      	ldr	r3, [r3, #4]
 800910e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009116:	687b      	ldr	r3, [r7, #4]
 8009118:	681b      	ldr	r3, [r3, #0]
 800911a:	430a      	orrs	r2, r1
 800911c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800911e:	687b      	ldr	r3, [r7, #4]
 8009120:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009122:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009126:	d10a      	bne.n	800913e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	681b      	ldr	r3, [r3, #0]
 800912c:	685b      	ldr	r3, [r3, #4]
 800912e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009136:	687b      	ldr	r3, [r7, #4]
 8009138:	681b      	ldr	r3, [r3, #0]
 800913a:	430a      	orrs	r2, r1
 800913c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009142:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009146:	2b00      	cmp	r3, #0
 8009148:	d00a      	beq.n	8009160 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	681b      	ldr	r3, [r3, #0]
 800914e:	685b      	ldr	r3, [r3, #4]
 8009150:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	681b      	ldr	r3, [r3, #0]
 800915c:	430a      	orrs	r2, r1
 800915e:	605a      	str	r2, [r3, #4]
  }
}
 8009160:	bf00      	nop
 8009162:	370c      	adds	r7, #12
 8009164:	46bd      	mov	sp, r7
 8009166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800916a:	4770      	bx	lr

0800916c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800916c:	b580      	push	{r7, lr}
 800916e:	b098      	sub	sp, #96	@ 0x60
 8009170:	af02      	add	r7, sp, #8
 8009172:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	2200      	movs	r2, #0
 8009178:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800917c:	f7f9 f8fa 	bl	8002374 <HAL_GetTick>
 8009180:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	681b      	ldr	r3, [r3, #0]
 8009186:	681b      	ldr	r3, [r3, #0]
 8009188:	f003 0308 	and.w	r3, r3, #8
 800918c:	2b08      	cmp	r3, #8
 800918e:	d12e      	bne.n	80091ee <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009190:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009194:	9300      	str	r3, [sp, #0]
 8009196:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009198:	2200      	movs	r2, #0
 800919a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800919e:	6878      	ldr	r0, [r7, #4]
 80091a0:	f000 f88c 	bl	80092bc <UART_WaitOnFlagUntilTimeout>
 80091a4:	4603      	mov	r3, r0
 80091a6:	2b00      	cmp	r3, #0
 80091a8:	d021      	beq.n	80091ee <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	681b      	ldr	r3, [r3, #0]
 80091ae:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80091b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80091b2:	e853 3f00 	ldrex	r3, [r3]
 80091b6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80091b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80091ba:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80091be:	653b      	str	r3, [r7, #80]	@ 0x50
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	681b      	ldr	r3, [r3, #0]
 80091c4:	461a      	mov	r2, r3
 80091c6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80091c8:	647b      	str	r3, [r7, #68]	@ 0x44
 80091ca:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80091cc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80091ce:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80091d0:	e841 2300 	strex	r3, r2, [r1]
 80091d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80091d6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80091d8:	2b00      	cmp	r3, #0
 80091da:	d1e6      	bne.n	80091aa <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	2220      	movs	r2, #32
 80091e0:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80091e2:	687b      	ldr	r3, [r7, #4]
 80091e4:	2200      	movs	r2, #0
 80091e6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80091ea:	2303      	movs	r3, #3
 80091ec:	e062      	b.n	80092b4 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80091ee:	687b      	ldr	r3, [r7, #4]
 80091f0:	681b      	ldr	r3, [r3, #0]
 80091f2:	681b      	ldr	r3, [r3, #0]
 80091f4:	f003 0304 	and.w	r3, r3, #4
 80091f8:	2b04      	cmp	r3, #4
 80091fa:	d149      	bne.n	8009290 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80091fc:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009200:	9300      	str	r3, [sp, #0]
 8009202:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009204:	2200      	movs	r2, #0
 8009206:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800920a:	6878      	ldr	r0, [r7, #4]
 800920c:	f000 f856 	bl	80092bc <UART_WaitOnFlagUntilTimeout>
 8009210:	4603      	mov	r3, r0
 8009212:	2b00      	cmp	r3, #0
 8009214:	d03c      	beq.n	8009290 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009216:	687b      	ldr	r3, [r7, #4]
 8009218:	681b      	ldr	r3, [r3, #0]
 800921a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800921c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800921e:	e853 3f00 	ldrex	r3, [r3]
 8009222:	623b      	str	r3, [r7, #32]
   return(result);
 8009224:	6a3b      	ldr	r3, [r7, #32]
 8009226:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800922a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	681b      	ldr	r3, [r3, #0]
 8009230:	461a      	mov	r2, r3
 8009232:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009234:	633b      	str	r3, [r7, #48]	@ 0x30
 8009236:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009238:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800923a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800923c:	e841 2300 	strex	r3, r2, [r1]
 8009240:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009242:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009244:	2b00      	cmp	r3, #0
 8009246:	d1e6      	bne.n	8009216 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	681b      	ldr	r3, [r3, #0]
 800924c:	3308      	adds	r3, #8
 800924e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009250:	693b      	ldr	r3, [r7, #16]
 8009252:	e853 3f00 	ldrex	r3, [r3]
 8009256:	60fb      	str	r3, [r7, #12]
   return(result);
 8009258:	68fb      	ldr	r3, [r7, #12]
 800925a:	f023 0301 	bic.w	r3, r3, #1
 800925e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	681b      	ldr	r3, [r3, #0]
 8009264:	3308      	adds	r3, #8
 8009266:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009268:	61fa      	str	r2, [r7, #28]
 800926a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800926c:	69b9      	ldr	r1, [r7, #24]
 800926e:	69fa      	ldr	r2, [r7, #28]
 8009270:	e841 2300 	strex	r3, r2, [r1]
 8009274:	617b      	str	r3, [r7, #20]
   return(result);
 8009276:	697b      	ldr	r3, [r7, #20]
 8009278:	2b00      	cmp	r3, #0
 800927a:	d1e5      	bne.n	8009248 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 800927c:	687b      	ldr	r3, [r7, #4]
 800927e:	2220      	movs	r2, #32
 8009280:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	2200      	movs	r2, #0
 8009288:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800928c:	2303      	movs	r3, #3
 800928e:	e011      	b.n	80092b4 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	2220      	movs	r2, #32
 8009294:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	2220      	movs	r2, #32
 800929a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	2200      	movs	r2, #0
 80092a2:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	2200      	movs	r2, #0
 80092a8:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80092aa:	687b      	ldr	r3, [r7, #4]
 80092ac:	2200      	movs	r2, #0
 80092ae:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80092b2:	2300      	movs	r3, #0
}
 80092b4:	4618      	mov	r0, r3
 80092b6:	3758      	adds	r7, #88	@ 0x58
 80092b8:	46bd      	mov	sp, r7
 80092ba:	bd80      	pop	{r7, pc}

080092bc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80092bc:	b580      	push	{r7, lr}
 80092be:	b084      	sub	sp, #16
 80092c0:	af00      	add	r7, sp, #0
 80092c2:	60f8      	str	r0, [r7, #12]
 80092c4:	60b9      	str	r1, [r7, #8]
 80092c6:	603b      	str	r3, [r7, #0]
 80092c8:	4613      	mov	r3, r2
 80092ca:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80092cc:	e04f      	b.n	800936e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80092ce:	69bb      	ldr	r3, [r7, #24]
 80092d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80092d4:	d04b      	beq.n	800936e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80092d6:	f7f9 f84d 	bl	8002374 <HAL_GetTick>
 80092da:	4602      	mov	r2, r0
 80092dc:	683b      	ldr	r3, [r7, #0]
 80092de:	1ad3      	subs	r3, r2, r3
 80092e0:	69ba      	ldr	r2, [r7, #24]
 80092e2:	429a      	cmp	r2, r3
 80092e4:	d302      	bcc.n	80092ec <UART_WaitOnFlagUntilTimeout+0x30>
 80092e6:	69bb      	ldr	r3, [r7, #24]
 80092e8:	2b00      	cmp	r3, #0
 80092ea:	d101      	bne.n	80092f0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80092ec:	2303      	movs	r3, #3
 80092ee:	e04e      	b.n	800938e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80092f0:	68fb      	ldr	r3, [r7, #12]
 80092f2:	681b      	ldr	r3, [r3, #0]
 80092f4:	681b      	ldr	r3, [r3, #0]
 80092f6:	f003 0304 	and.w	r3, r3, #4
 80092fa:	2b00      	cmp	r3, #0
 80092fc:	d037      	beq.n	800936e <UART_WaitOnFlagUntilTimeout+0xb2>
 80092fe:	68bb      	ldr	r3, [r7, #8]
 8009300:	2b80      	cmp	r3, #128	@ 0x80
 8009302:	d034      	beq.n	800936e <UART_WaitOnFlagUntilTimeout+0xb2>
 8009304:	68bb      	ldr	r3, [r7, #8]
 8009306:	2b40      	cmp	r3, #64	@ 0x40
 8009308:	d031      	beq.n	800936e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800930a:	68fb      	ldr	r3, [r7, #12]
 800930c:	681b      	ldr	r3, [r3, #0]
 800930e:	69db      	ldr	r3, [r3, #28]
 8009310:	f003 0308 	and.w	r3, r3, #8
 8009314:	2b08      	cmp	r3, #8
 8009316:	d110      	bne.n	800933a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009318:	68fb      	ldr	r3, [r7, #12]
 800931a:	681b      	ldr	r3, [r3, #0]
 800931c:	2208      	movs	r2, #8
 800931e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009320:	68f8      	ldr	r0, [r7, #12]
 8009322:	f000 f838 	bl	8009396 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8009326:	68fb      	ldr	r3, [r7, #12]
 8009328:	2208      	movs	r2, #8
 800932a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800932e:	68fb      	ldr	r3, [r7, #12]
 8009330:	2200      	movs	r2, #0
 8009332:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8009336:	2301      	movs	r3, #1
 8009338:	e029      	b.n	800938e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800933a:	68fb      	ldr	r3, [r7, #12]
 800933c:	681b      	ldr	r3, [r3, #0]
 800933e:	69db      	ldr	r3, [r3, #28]
 8009340:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009344:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009348:	d111      	bne.n	800936e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800934a:	68fb      	ldr	r3, [r7, #12]
 800934c:	681b      	ldr	r3, [r3, #0]
 800934e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8009352:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009354:	68f8      	ldr	r0, [r7, #12]
 8009356:	f000 f81e 	bl	8009396 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800935a:	68fb      	ldr	r3, [r7, #12]
 800935c:	2220      	movs	r2, #32
 800935e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009362:	68fb      	ldr	r3, [r7, #12]
 8009364:	2200      	movs	r2, #0
 8009366:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800936a:	2303      	movs	r3, #3
 800936c:	e00f      	b.n	800938e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800936e:	68fb      	ldr	r3, [r7, #12]
 8009370:	681b      	ldr	r3, [r3, #0]
 8009372:	69da      	ldr	r2, [r3, #28]
 8009374:	68bb      	ldr	r3, [r7, #8]
 8009376:	4013      	ands	r3, r2
 8009378:	68ba      	ldr	r2, [r7, #8]
 800937a:	429a      	cmp	r2, r3
 800937c:	bf0c      	ite	eq
 800937e:	2301      	moveq	r3, #1
 8009380:	2300      	movne	r3, #0
 8009382:	b2db      	uxtb	r3, r3
 8009384:	461a      	mov	r2, r3
 8009386:	79fb      	ldrb	r3, [r7, #7]
 8009388:	429a      	cmp	r2, r3
 800938a:	d0a0      	beq.n	80092ce <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800938c:	2300      	movs	r3, #0
}
 800938e:	4618      	mov	r0, r3
 8009390:	3710      	adds	r7, #16
 8009392:	46bd      	mov	sp, r7
 8009394:	bd80      	pop	{r7, pc}

08009396 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009396:	b480      	push	{r7}
 8009398:	b095      	sub	sp, #84	@ 0x54
 800939a:	af00      	add	r7, sp, #0
 800939c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	681b      	ldr	r3, [r3, #0]
 80093a2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80093a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80093a6:	e853 3f00 	ldrex	r3, [r3]
 80093aa:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80093ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80093ae:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80093b2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80093b4:	687b      	ldr	r3, [r7, #4]
 80093b6:	681b      	ldr	r3, [r3, #0]
 80093b8:	461a      	mov	r2, r3
 80093ba:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80093bc:	643b      	str	r3, [r7, #64]	@ 0x40
 80093be:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80093c0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80093c2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80093c4:	e841 2300 	strex	r3, r2, [r1]
 80093c8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80093ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80093cc:	2b00      	cmp	r3, #0
 80093ce:	d1e6      	bne.n	800939e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	681b      	ldr	r3, [r3, #0]
 80093d4:	3308      	adds	r3, #8
 80093d6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80093d8:	6a3b      	ldr	r3, [r7, #32]
 80093da:	e853 3f00 	ldrex	r3, [r3]
 80093de:	61fb      	str	r3, [r7, #28]
   return(result);
 80093e0:	69fb      	ldr	r3, [r7, #28]
 80093e2:	f023 0301 	bic.w	r3, r3, #1
 80093e6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	681b      	ldr	r3, [r3, #0]
 80093ec:	3308      	adds	r3, #8
 80093ee:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80093f0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80093f2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80093f4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80093f6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80093f8:	e841 2300 	strex	r3, r2, [r1]
 80093fc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80093fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009400:	2b00      	cmp	r3, #0
 8009402:	d1e5      	bne.n	80093d0 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009404:	687b      	ldr	r3, [r7, #4]
 8009406:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009408:	2b01      	cmp	r3, #1
 800940a:	d118      	bne.n	800943e <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800940c:	687b      	ldr	r3, [r7, #4]
 800940e:	681b      	ldr	r3, [r3, #0]
 8009410:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009412:	68fb      	ldr	r3, [r7, #12]
 8009414:	e853 3f00 	ldrex	r3, [r3]
 8009418:	60bb      	str	r3, [r7, #8]
   return(result);
 800941a:	68bb      	ldr	r3, [r7, #8]
 800941c:	f023 0310 	bic.w	r3, r3, #16
 8009420:	647b      	str	r3, [r7, #68]	@ 0x44
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	681b      	ldr	r3, [r3, #0]
 8009426:	461a      	mov	r2, r3
 8009428:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800942a:	61bb      	str	r3, [r7, #24]
 800942c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800942e:	6979      	ldr	r1, [r7, #20]
 8009430:	69ba      	ldr	r2, [r7, #24]
 8009432:	e841 2300 	strex	r3, r2, [r1]
 8009436:	613b      	str	r3, [r7, #16]
   return(result);
 8009438:	693b      	ldr	r3, [r7, #16]
 800943a:	2b00      	cmp	r3, #0
 800943c:	d1e6      	bne.n	800940c <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	2220      	movs	r2, #32
 8009442:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009446:	687b      	ldr	r3, [r7, #4]
 8009448:	2200      	movs	r2, #0
 800944a:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	2200      	movs	r2, #0
 8009450:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8009452:	bf00      	nop
 8009454:	3754      	adds	r7, #84	@ 0x54
 8009456:	46bd      	mov	sp, r7
 8009458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800945c:	4770      	bx	lr
	...

08009460 <FMC_NORSRAM_Init>:
  * @param  Init Pointer to NORSRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef  FMC_NORSRAM_Init(FMC_NORSRAM_TypeDef *Device,
                                    const FMC_NORSRAM_InitTypeDef *Init)
{
 8009460:	b480      	push	{r7}
 8009462:	b087      	sub	sp, #28
 8009464:	af00      	add	r7, sp, #0
 8009466:	6078      	str	r0, [r7, #4]
 8009468:	6039      	str	r1, [r7, #0]
#if defined(FMC_PCSCNTR_CSCOUNT)
  assert_param(IS_FUNCTIONAL_STATE(Init->MaxChipSelectPulse));
#endif /* FMC_PCSCNTR_CSCOUNT */

  /* Disable NORSRAM Device */
  __FMC_NORSRAM_DISABLE(Device, Init->NSBank);
 800946a:	683b      	ldr	r3, [r7, #0]
 800946c:	681a      	ldr	r2, [r3, #0]
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009474:	683a      	ldr	r2, [r7, #0]
 8009476:	6812      	ldr	r2, [r2, #0]
 8009478:	f023 0101 	bic.w	r1, r3, #1
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Set NORSRAM device control parameters */
  if (Init->MemoryType == FMC_MEMORY_TYPE_NOR)
 8009482:	683b      	ldr	r3, [r7, #0]
 8009484:	689b      	ldr	r3, [r3, #8]
 8009486:	2b08      	cmp	r3, #8
 8009488:	d102      	bne.n	8009490 <FMC_NORSRAM_Init+0x30>
  {
    flashaccess = FMC_NORSRAM_FLASH_ACCESS_ENABLE;
 800948a:	2340      	movs	r3, #64	@ 0x40
 800948c:	617b      	str	r3, [r7, #20]
 800948e:	e001      	b.n	8009494 <FMC_NORSRAM_Init+0x34>
  }
  else
  {
    flashaccess = FMC_NORSRAM_FLASH_ACCESS_DISABLE;
 8009490:	2300      	movs	r3, #0
 8009492:	617b      	str	r3, [r7, #20]
  }

  btcr_reg = (flashaccess                   | \
              Init->DataAddressMux          | \
 8009494:	683b      	ldr	r3, [r7, #0]
 8009496:	685a      	ldr	r2, [r3, #4]
  btcr_reg = (flashaccess                   | \
 8009498:	697b      	ldr	r3, [r7, #20]
 800949a:	431a      	orrs	r2, r3
              Init->MemoryType              | \
 800949c:	683b      	ldr	r3, [r7, #0]
 800949e:	689b      	ldr	r3, [r3, #8]
              Init->DataAddressMux          | \
 80094a0:	431a      	orrs	r2, r3
              Init->MemoryDataWidth         | \
 80094a2:	683b      	ldr	r3, [r7, #0]
 80094a4:	68db      	ldr	r3, [r3, #12]
              Init->MemoryType              | \
 80094a6:	431a      	orrs	r2, r3
              Init->BurstAccessMode         | \
 80094a8:	683b      	ldr	r3, [r7, #0]
 80094aa:	691b      	ldr	r3, [r3, #16]
              Init->MemoryDataWidth         | \
 80094ac:	431a      	orrs	r2, r3
              Init->WaitSignalPolarity      | \
 80094ae:	683b      	ldr	r3, [r7, #0]
 80094b0:	695b      	ldr	r3, [r3, #20]
              Init->BurstAccessMode         | \
 80094b2:	431a      	orrs	r2, r3
              Init->WaitSignalActive        | \
 80094b4:	683b      	ldr	r3, [r7, #0]
 80094b6:	699b      	ldr	r3, [r3, #24]
              Init->WaitSignalPolarity      | \
 80094b8:	431a      	orrs	r2, r3
              Init->WriteOperation          | \
 80094ba:	683b      	ldr	r3, [r7, #0]
 80094bc:	69db      	ldr	r3, [r3, #28]
              Init->WaitSignalActive        | \
 80094be:	431a      	orrs	r2, r3
              Init->WaitSignal              | \
 80094c0:	683b      	ldr	r3, [r7, #0]
 80094c2:	6a1b      	ldr	r3, [r3, #32]
              Init->WriteOperation          | \
 80094c4:	431a      	orrs	r2, r3
              Init->ExtendedMode            | \
 80094c6:	683b      	ldr	r3, [r7, #0]
 80094c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
              Init->WaitSignal              | \
 80094ca:	431a      	orrs	r2, r3
              Init->AsynchronousWait        | \
 80094cc:	683b      	ldr	r3, [r7, #0]
 80094ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
              Init->ExtendedMode            | \
 80094d0:	431a      	orrs	r2, r3
              Init->WriteBurst);
 80094d2:	683b      	ldr	r3, [r7, #0]
 80094d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
  btcr_reg = (flashaccess                   | \
 80094d6:	4313      	orrs	r3, r2
 80094d8:	613b      	str	r3, [r7, #16]

  btcr_reg |= Init->ContinuousClock;
 80094da:	683b      	ldr	r3, [r7, #0]
 80094dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80094de:	693a      	ldr	r2, [r7, #16]
 80094e0:	4313      	orrs	r3, r2
 80094e2:	613b      	str	r3, [r7, #16]
#if defined(FMC_BCR1_WFDIS)
  btcr_reg |= Init->WriteFifo;
 80094e4:	683b      	ldr	r3, [r7, #0]
 80094e6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80094e8:	693a      	ldr	r2, [r7, #16]
 80094ea:	4313      	orrs	r3, r2
 80094ec:	613b      	str	r3, [r7, #16]
#endif /* FMC_BCR1_WFDIS */
#if defined(FMC_BCRx_NBLSET)
  btcr_reg |= Init->NBLSetupTime;
#endif /* FMC_BCRx_NBLSET */
  btcr_reg |= Init->PageSize;
 80094ee:	683b      	ldr	r3, [r7, #0]
 80094f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80094f2:	693a      	ldr	r2, [r7, #16]
 80094f4:	4313      	orrs	r3, r2
 80094f6:	613b      	str	r3, [r7, #16]

  mask = (FMC_BCRx_MBKEN                |
 80094f8:	4b20      	ldr	r3, [pc, #128]	@ (800957c <FMC_NORSRAM_Init+0x11c>)
 80094fa:	60fb      	str	r3, [r7, #12]
          FMC_BCRx_WAITEN               |
          FMC_BCRx_EXTMOD               |
          FMC_BCRx_ASYNCWAIT            |
          FMC_BCRx_CBURSTRW);

  mask |= FMC_BCR1_CCLKEN;
 80094fc:	68fb      	ldr	r3, [r7, #12]
 80094fe:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009502:	60fb      	str	r3, [r7, #12]
#if defined(FMC_BCR1_WFDIS)
  mask |= FMC_BCR1_WFDIS;
 8009504:	68fb      	ldr	r3, [r7, #12]
 8009506:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800950a:	60fb      	str	r3, [r7, #12]
#endif /* FMC_BCR1_WFDIS */
#if defined(FMC_BCRx_NBLSET)
  mask |= FMC_BCRx_NBLSET;
#endif /* FMC_BCRx_NBLSET */
  mask |= FMC_BCRx_CPSIZE;
 800950c:	68fb      	ldr	r3, [r7, #12]
 800950e:	f443 23e0 	orr.w	r3, r3, #458752	@ 0x70000
 8009512:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 8009514:	683b      	ldr	r3, [r7, #0]
 8009516:	681a      	ldr	r2, [r3, #0]
 8009518:	687b      	ldr	r3, [r7, #4]
 800951a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800951e:	68fb      	ldr	r3, [r7, #12]
 8009520:	43db      	mvns	r3, r3
 8009522:	ea02 0103 	and.w	r1, r2, r3
 8009526:	683b      	ldr	r3, [r7, #0]
 8009528:	681a      	ldr	r2, [r3, #0]
 800952a:	693b      	ldr	r3, [r7, #16]
 800952c:	4319      	orrs	r1, r3
 800952e:	687b      	ldr	r3, [r7, #4]
 8009530:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Configure synchronous mode when Continuous clock is enabled for bank2..4 */
  if ((Init->ContinuousClock == FMC_CONTINUOUS_CLOCK_SYNC_ASYNC) && (Init->NSBank != FMC_NORSRAM_BANK1))
 8009534:	683b      	ldr	r3, [r7, #0]
 8009536:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009538:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800953c:	d10c      	bne.n	8009558 <FMC_NORSRAM_Init+0xf8>
 800953e:	683b      	ldr	r3, [r7, #0]
 8009540:	681b      	ldr	r3, [r3, #0]
 8009542:	2b00      	cmp	r3, #0
 8009544:	d008      	beq.n	8009558 <FMC_NORSRAM_Init+0xf8>
  {
    MODIFY_REG(Device->BTCR[FMC_NORSRAM_BANK1], FMC_BCR1_CCLKEN, Init->ContinuousClock);
 8009546:	687b      	ldr	r3, [r7, #4]
 8009548:	681b      	ldr	r3, [r3, #0]
 800954a:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800954e:	683b      	ldr	r3, [r7, #0]
 8009550:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009552:	431a      	orrs	r2, r3
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	601a      	str	r2, [r3, #0]
  }
#if defined(FMC_BCR1_WFDIS)

  if (Init->NSBank != FMC_NORSRAM_BANK1)
 8009558:	683b      	ldr	r3, [r7, #0]
 800955a:	681b      	ldr	r3, [r3, #0]
 800955c:	2b00      	cmp	r3, #0
 800955e:	d006      	beq.n	800956e <FMC_NORSRAM_Init+0x10e>
  {
    /* Configure Write FIFO mode when Write Fifo is enabled for bank2..4 */
    SET_BIT(Device->BTCR[FMC_NORSRAM_BANK1], (uint32_t)(Init->WriteFifo));
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	681a      	ldr	r2, [r3, #0]
 8009564:	683b      	ldr	r3, [r7, #0]
 8009566:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009568:	431a      	orrs	r2, r3
 800956a:	687b      	ldr	r3, [r7, #4]
 800956c:	601a      	str	r2, [r3, #0]
        break;
    }
  }
#endif /* FMC_PCSCNTR_CSCOUNT */

  return HAL_OK;
 800956e:	2300      	movs	r3, #0
}
 8009570:	4618      	mov	r0, r3
 8009572:	371c      	adds	r7, #28
 8009574:	46bd      	mov	sp, r7
 8009576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800957a:	4770      	bx	lr
 800957c:	0008fb7f 	.word	0x0008fb7f

08009580 <FMC_NORSRAM_Timing_Init>:
  * @param  Bank NORSRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_NORSRAM_Timing_Init(FMC_NORSRAM_TypeDef *Device,
                                          const FMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8009580:	b480      	push	{r7}
 8009582:	b087      	sub	sp, #28
 8009584:	af00      	add	r7, sp, #0
 8009586:	60f8      	str	r0, [r7, #12]
 8009588:	60b9      	str	r1, [r7, #8]
 800958a:	607a      	str	r2, [r7, #4]
    ((Timing->CLKDivision - 1U) << FMC_BTRx_CLKDIV_Pos) |
    ((Timing->DataLatency - 2U) << FMC_BTRx_DATLAT_Pos) |
    Timing->AccessMode;
#else /* FMC_BTRx_DATAHLD */
  Device->BTCR[Bank + 1U] =
    (Timing->AddressSetupTime << FMC_BTRx_ADDSET_Pos) |
 800958c:	68bb      	ldr	r3, [r7, #8]
 800958e:	681a      	ldr	r2, [r3, #0]
    (Timing->AddressHoldTime << FMC_BTRx_ADDHLD_Pos) |
 8009590:	68bb      	ldr	r3, [r7, #8]
 8009592:	685b      	ldr	r3, [r3, #4]
 8009594:	011b      	lsls	r3, r3, #4
    (Timing->AddressSetupTime << FMC_BTRx_ADDSET_Pos) |
 8009596:	431a      	orrs	r2, r3
    (Timing->DataSetupTime << FMC_BTRx_DATAST_Pos) |
 8009598:	68bb      	ldr	r3, [r7, #8]
 800959a:	689b      	ldr	r3, [r3, #8]
 800959c:	021b      	lsls	r3, r3, #8
    (Timing->AddressHoldTime << FMC_BTRx_ADDHLD_Pos) |
 800959e:	431a      	orrs	r2, r3
    (Timing->BusTurnAroundDuration << FMC_BTRx_BUSTURN_Pos) |
 80095a0:	68bb      	ldr	r3, [r7, #8]
 80095a2:	691b      	ldr	r3, [r3, #16]
 80095a4:	041b      	lsls	r3, r3, #16
    (Timing->DataSetupTime << FMC_BTRx_DATAST_Pos) |
 80095a6:	431a      	orrs	r2, r3
    ((Timing->CLKDivision - 1U) << FMC_BTRx_CLKDIV_Pos) |
 80095a8:	68bb      	ldr	r3, [r7, #8]
 80095aa:	695b      	ldr	r3, [r3, #20]
 80095ac:	3b01      	subs	r3, #1
 80095ae:	051b      	lsls	r3, r3, #20
    (Timing->BusTurnAroundDuration << FMC_BTRx_BUSTURN_Pos) |
 80095b0:	431a      	orrs	r2, r3
    ((Timing->DataLatency - 2U) << FMC_BTRx_DATLAT_Pos) |
 80095b2:	68bb      	ldr	r3, [r7, #8]
 80095b4:	699b      	ldr	r3, [r3, #24]
 80095b6:	3b02      	subs	r3, #2
 80095b8:	061b      	lsls	r3, r3, #24
    ((Timing->CLKDivision - 1U) << FMC_BTRx_CLKDIV_Pos) |
 80095ba:	ea42 0103 	orr.w	r1, r2, r3
    Timing->AccessMode;
 80095be:	68bb      	ldr	r3, [r7, #8]
 80095c0:	69db      	ldr	r3, [r3, #28]
  Device->BTCR[Bank + 1U] =
 80095c2:	687a      	ldr	r2, [r7, #4]
 80095c4:	3201      	adds	r2, #1
    ((Timing->DataLatency - 2U) << FMC_BTRx_DATLAT_Pos) |
 80095c6:	4319      	orrs	r1, r3
  Device->BTCR[Bank + 1U] =
 80095c8:	68fb      	ldr	r3, [r7, #12]
 80095ca:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
#endif /* FMC_BTRx_DATAHLD */

  /* Configure Clock division value (in NORSRAM bank 1) when continuous clock is enabled */
  if (HAL_IS_BIT_SET(Device->BTCR[FMC_NORSRAM_BANK1], FMC_BCR1_CCLKEN))
 80095ce:	68fb      	ldr	r3, [r7, #12]
 80095d0:	681b      	ldr	r3, [r3, #0]
 80095d2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80095d6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80095da:	d113      	bne.n	8009604 <FMC_NORSRAM_Timing_Init+0x84>
  {
    tmpr = (uint32_t)(Device->BTCR[FMC_NORSRAM_BANK1 + 1U] & ~((0x0FU) << FMC_BTRx_CLKDIV_Pos));
 80095dc:	68fb      	ldr	r3, [r7, #12]
 80095de:	685b      	ldr	r3, [r3, #4]
 80095e0:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80095e4:	617b      	str	r3, [r7, #20]
    tmpr |= (uint32_t)(((Timing->CLKDivision) - 1U) << FMC_BTRx_CLKDIV_Pos);
 80095e6:	68bb      	ldr	r3, [r7, #8]
 80095e8:	695b      	ldr	r3, [r3, #20]
 80095ea:	3b01      	subs	r3, #1
 80095ec:	051b      	lsls	r3, r3, #20
 80095ee:	697a      	ldr	r2, [r7, #20]
 80095f0:	4313      	orrs	r3, r2
 80095f2:	617b      	str	r3, [r7, #20]
    MODIFY_REG(Device->BTCR[FMC_NORSRAM_BANK1 + 1U], FMC_BTRx_CLKDIV, tmpr);
 80095f4:	68fb      	ldr	r3, [r7, #12]
 80095f6:	685b      	ldr	r3, [r3, #4]
 80095f8:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 80095fc:	697b      	ldr	r3, [r7, #20]
 80095fe:	431a      	orrs	r2, r3
 8009600:	68fb      	ldr	r3, [r7, #12]
 8009602:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8009604:	2300      	movs	r3, #0
}
 8009606:	4618      	mov	r0, r3
 8009608:	371c      	adds	r7, #28
 800960a:	46bd      	mov	sp, r7
 800960c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009610:	4770      	bx	lr
	...

08009614 <FMC_NORSRAM_Extended_Timing_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_NORSRAM_Extended_Timing_Init(FMC_NORSRAM_EXTENDED_TypeDef *Device,
                                                   const FMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank,
                                                   uint32_t ExtendedMode)
{
 8009614:	b480      	push	{r7}
 8009616:	b085      	sub	sp, #20
 8009618:	af00      	add	r7, sp, #0
 800961a:	60f8      	str	r0, [r7, #12]
 800961c:	60b9      	str	r1, [r7, #8]
 800961e:	607a      	str	r2, [r7, #4]
 8009620:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if (ExtendedMode == FMC_EXTENDED_MODE_ENABLE)
 8009622:	683b      	ldr	r3, [r7, #0]
 8009624:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009628:	d11d      	bne.n	8009666 <FMC_NORSRAM_Extended_Timing_Init+0x52>
                                                     ((Timing->DataSetupTime)          << FMC_BWTRx_DATAST_Pos)  |
                                                     ((Timing->DataHoldTime)           << FMC_BWTRx_DATAHLD_Pos) |
                                                     Timing->AccessMode                                          |
                                                     ((Timing->BusTurnAroundDuration)  << FMC_BWTRx_BUSTURN_Pos)));
#else /* FMC_BTRx_DATAHLD */
    MODIFY_REG(Device->BWTR[Bank], BWTR_CLEAR_MASK, (Timing->AddressSetupTime                                    |
 800962a:	68fb      	ldr	r3, [r7, #12]
 800962c:	687a      	ldr	r2, [r7, #4]
 800962e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8009632:	4b13      	ldr	r3, [pc, #76]	@ (8009680 <FMC_NORSRAM_Extended_Timing_Init+0x6c>)
 8009634:	4013      	ands	r3, r2
 8009636:	68ba      	ldr	r2, [r7, #8]
 8009638:	6811      	ldr	r1, [r2, #0]
 800963a:	68ba      	ldr	r2, [r7, #8]
 800963c:	6852      	ldr	r2, [r2, #4]
 800963e:	0112      	lsls	r2, r2, #4
 8009640:	4311      	orrs	r1, r2
 8009642:	68ba      	ldr	r2, [r7, #8]
 8009644:	6892      	ldr	r2, [r2, #8]
 8009646:	0212      	lsls	r2, r2, #8
 8009648:	4311      	orrs	r1, r2
 800964a:	68ba      	ldr	r2, [r7, #8]
 800964c:	69d2      	ldr	r2, [r2, #28]
 800964e:	4311      	orrs	r1, r2
 8009650:	68ba      	ldr	r2, [r7, #8]
 8009652:	6912      	ldr	r2, [r2, #16]
 8009654:	0412      	lsls	r2, r2, #16
 8009656:	430a      	orrs	r2, r1
 8009658:	ea43 0102 	orr.w	r1, r3, r2
 800965c:	68fb      	ldr	r3, [r7, #12]
 800965e:	687a      	ldr	r2, [r7, #4]
 8009660:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8009664:	e005      	b.n	8009672 <FMC_NORSRAM_Extended_Timing_Init+0x5e>
                                                     ((Timing->BusTurnAroundDuration)  << FMC_BWTRx_BUSTURN_Pos)));
#endif /* FMC_BTRx_DATAHLD */
  }
  else
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 8009666:	68fb      	ldr	r3, [r7, #12]
 8009668:	687a      	ldr	r2, [r7, #4]
 800966a:	f06f 4170 	mvn.w	r1, #4026531840	@ 0xf0000000
 800966e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }

  return HAL_OK;
 8009672:	2300      	movs	r3, #0
}
 8009674:	4618      	mov	r0, r3
 8009676:	3714      	adds	r7, #20
 8009678:	46bd      	mov	sp, r7
 800967a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800967e:	4770      	bx	lr
 8009680:	cff00000 	.word	0xcff00000

08009684 <SDMMC_Init>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  Init SDMMC initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_Init(SDMMC_TypeDef *SDMMCx, SDMMC_InitTypeDef Init)
{
 8009684:	b084      	sub	sp, #16
 8009686:	b480      	push	{r7}
 8009688:	b085      	sub	sp, #20
 800968a:	af00      	add	r7, sp, #0
 800968c:	6078      	str	r0, [r7, #4]
 800968e:	f107 001c 	add.w	r0, r7, #28
 8009692:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 8009696:	2300      	movs	r3, #0
 8009698:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(Init.ClockDiv));

  /* Set SDMMC configuration parameters */
#if !defined(STM32L4P5xx) && !defined(STM32L4Q5xx) && !defined(STM32L4R5xx) && !defined(STM32L4R7xx) && !defined(STM32L4R9xx) && !defined(STM32L4S5xx) && !defined(STM32L4S7xx) && !defined(STM32L4S9xx)
  tmpreg |= Init.ClockBypass;
 800969a:	6a3b      	ldr	r3, [r7, #32]
 800969c:	68fa      	ldr	r2, [r7, #12]
 800969e:	4313      	orrs	r3, r2
 80096a0:	60fb      	str	r3, [r7, #12]
#endif
  tmpreg |= (Init.ClockEdge           |\
 80096a2:	69fa      	ldr	r2, [r7, #28]
             Init.ClockPowerSave      |\
 80096a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
  tmpreg |= (Init.ClockEdge           |\
 80096a6:	431a      	orrs	r2, r3
             Init.BusWide             |\
 80096a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
             Init.ClockPowerSave      |\
 80096aa:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 80096ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
             Init.BusWide             |\
 80096ae:	431a      	orrs	r2, r3
             Init.ClockDiv
 80096b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
             Init.HardwareFlowControl |\
 80096b2:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 80096b4:	68fa      	ldr	r2, [r7, #12]
 80096b6:	4313      	orrs	r3, r2
 80096b8:	60fb      	str	r3, [r7, #12]
             );

  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	685b      	ldr	r3, [r3, #4]
 80096be:	f423 43fd 	bic.w	r3, r3, #32384	@ 0x7e80
 80096c2:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 80096c6:	68fa      	ldr	r2, [r7, #12]
 80096c8:	431a      	orrs	r2, r3
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 80096ce:	2300      	movs	r3, #0
}
 80096d0:	4618      	mov	r0, r3
 80096d2:	3714      	adds	r7, #20
 80096d4:	46bd      	mov	sp, r7
 80096d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096da:	b004      	add	sp, #16
 80096dc:	4770      	bx	lr

080096de <SDMMC_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling)
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_ReadFIFO(SDMMC_TypeDef *SDMMCx)
{
 80096de:	b480      	push	{r7}
 80096e0:	b083      	sub	sp, #12
 80096e2:	af00      	add	r7, sp, #0
 80096e4:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */
  return (SDMMCx->FIFO);
 80096e6:	687b      	ldr	r3, [r7, #4]
 80096e8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
}
 80096ec:	4618      	mov	r0, r3
 80096ee:	370c      	adds	r7, #12
 80096f0:	46bd      	mov	sp, r7
 80096f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096f6:	4770      	bx	lr

080096f8 <SDMMC_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_PowerState_ON(SDMMC_TypeDef *SDMMCx)
{
 80096f8:	b580      	push	{r7, lr}
 80096fa:	b082      	sub	sp, #8
 80096fc:	af00      	add	r7, sp, #0
 80096fe:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  SDMMCx->POWER |= SDMMC_POWER_PWRCTRL;
#else
  SDMMCx->POWER = SDMMC_POWER_PWRCTRL;
 8009700:	687b      	ldr	r3, [r7, #4]
 8009702:	2203      	movs	r2, #3
 8009704:	601a      	str	r2, [r3, #0]
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  /* 1ms: required power up waiting time before starting the SD initialization
  sequence */
  HAL_Delay(2);
 8009706:	2002      	movs	r0, #2
 8009708:	f7f8 fe40 	bl	800238c <HAL_Delay>

  return HAL_OK;
 800970c:	2300      	movs	r3, #0
}
 800970e:	4618      	mov	r0, r3
 8009710:	3708      	adds	r7, #8
 8009712:	46bd      	mov	sp, r7
 8009714:	bd80      	pop	{r7, pc}

08009716 <SDMMC_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON
  */
uint32_t SDMMC_GetPowerState(SDMMC_TypeDef *SDMMCx)
{
 8009716:	b480      	push	{r7}
 8009718:	b083      	sub	sp, #12
 800971a:	af00      	add	r7, sp, #0
 800971c:	6078      	str	r0, [r7, #4]
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
 800971e:	687b      	ldr	r3, [r7, #4]
 8009720:	681b      	ldr	r3, [r3, #0]
 8009722:	f003 0303 	and.w	r3, r3, #3
}
 8009726:	4618      	mov	r0, r3
 8009728:	370c      	adds	r7, #12
 800972a:	46bd      	mov	sp, r7
 800972c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009730:	4770      	bx	lr

08009732 <SDMMC_SendCommand>:
  * @param  Command pointer to a SDMMC_CmdInitTypeDef structure that contains
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_SendCommand(SDMMC_TypeDef *SDMMCx, SDMMC_CmdInitTypeDef *Command)
{
 8009732:	b480      	push	{r7}
 8009734:	b085      	sub	sp, #20
 8009736:	af00      	add	r7, sp, #0
 8009738:	6078      	str	r0, [r7, #4]
 800973a:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800973c:	2300      	movs	r3, #0
 800973e:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_RESPONSE(Command->Response));
  assert_param(IS_SDMMC_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDMMC_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDMMCx->ARG = Command->Argument;
 8009740:	683b      	ldr	r3, [r7, #0]
 8009742:	681a      	ldr	r2, [r3, #0]
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8009748:	683b      	ldr	r3, [r7, #0]
 800974a:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 800974c:	683b      	ldr	r3, [r7, #0]
 800974e:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8009750:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 8009752:	683b      	ldr	r3, [r7, #0]
 8009754:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 8009756:	431a      	orrs	r2, r3
                       Command->CPSM);
 8009758:	683b      	ldr	r3, [r7, #0]
 800975a:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 800975c:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800975e:	68fa      	ldr	r2, [r7, #12]
 8009760:	4313      	orrs	r3, r2
 8009762:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC CMD register */
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 8009764:	687b      	ldr	r3, [r7, #4]
 8009766:	68db      	ldr	r3, [r3, #12]
 8009768:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 800976c:	f023 030f 	bic.w	r3, r3, #15
 8009770:	68fa      	ldr	r2, [r7, #12]
 8009772:	431a      	orrs	r2, r3
 8009774:	687b      	ldr	r3, [r7, #4]
 8009776:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8009778:	2300      	movs	r3, #0
}
 800977a:	4618      	mov	r0, r3
 800977c:	3714      	adds	r7, #20
 800977e:	46bd      	mov	sp, r7
 8009780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009784:	4770      	bx	lr

08009786 <SDMMC_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDMMC_GetCommandResponse(SDMMC_TypeDef *SDMMCx)
{
 8009786:	b480      	push	{r7}
 8009788:	b083      	sub	sp, #12
 800978a:	af00      	add	r7, sp, #0
 800978c:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDMMCx->RESPCMD);
 800978e:	687b      	ldr	r3, [r7, #4]
 8009790:	691b      	ldr	r3, [r3, #16]
 8009792:	b2db      	uxtb	r3, r3
}
 8009794:	4618      	mov	r0, r3
 8009796:	370c      	adds	r7, #12
 8009798:	46bd      	mov	sp, r7
 800979a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800979e:	4770      	bx	lr

080097a0 <SDMMC_GetResponse>:
  *            @arg SDMMC_RESP3: Response Register 3
  *            @arg SDMMC_RESP4: Response Register 4
  * @retval The Corresponding response register value
  */
uint32_t SDMMC_GetResponse(SDMMC_TypeDef *SDMMCx, uint32_t Response)
{
 80097a0:	b480      	push	{r7}
 80097a2:	b085      	sub	sp, #20
 80097a4:	af00      	add	r7, sp, #0
 80097a6:	6078      	str	r0, [r7, #4]
 80097a8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDMMC_RESP(Response));

  /* Get the response */
  tmp = (uint32_t)(&(SDMMCx->RESP1)) + Response;
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	3314      	adds	r3, #20
 80097ae:	461a      	mov	r2, r3
 80097b0:	683b      	ldr	r3, [r7, #0]
 80097b2:	4413      	add	r3, r2
 80097b4:	60fb      	str	r3, [r7, #12]

  return (*(__IO uint32_t *) tmp);
 80097b6:	68fb      	ldr	r3, [r7, #12]
 80097b8:	681b      	ldr	r3, [r3, #0]
}
 80097ba:	4618      	mov	r0, r3
 80097bc:	3714      	adds	r7, #20
 80097be:	46bd      	mov	sp, r7
 80097c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097c4:	4770      	bx	lr

080097c6 <SDMMC_ConfigData>:
  * @param  Data : pointer to a SDMMC_DataInitTypeDef structure
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_ConfigData(SDMMC_TypeDef *SDMMCx, SDMMC_DataInitTypeDef* Data)
{
 80097c6:	b480      	push	{r7}
 80097c8:	b085      	sub	sp, #20
 80097ca:	af00      	add	r7, sp, #0
 80097cc:	6078      	str	r0, [r7, #4]
 80097ce:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 80097d0:	2300      	movs	r3, #0
 80097d2:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDMMC_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDMMC_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDMMCx->DTIMER = Data->DataTimeOut;
 80097d4:	683b      	ldr	r3, [r7, #0]
 80097d6:	681a      	ldr	r2, [r3, #0]
 80097d8:	687b      	ldr	r3, [r7, #4]
 80097da:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the SDMMC DataLength value */
  SDMMCx->DLEN = Data->DataLength;
 80097dc:	683b      	ldr	r3, [r7, #0]
 80097de:	685a      	ldr	r2, [r3, #4]
 80097e0:	687b      	ldr	r3, [r7, #4]
 80097e2:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 80097e4:	683b      	ldr	r3, [r7, #0]
 80097e6:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 80097e8:	683b      	ldr	r3, [r7, #0]
 80097ea:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 80097ec:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 80097ee:	683b      	ldr	r3, [r7, #0]
 80097f0:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 80097f2:	431a      	orrs	r2, r3
                       Data->DPSM);
 80097f4:	683b      	ldr	r3, [r7, #0]
 80097f6:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 80097f8:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 80097fa:	68fa      	ldr	r2, [r7, #12]
 80097fc:	4313      	orrs	r3, r2
 80097fe:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009804:	f023 02f7 	bic.w	r2, r3, #247	@ 0xf7
 8009808:	68fb      	ldr	r3, [r7, #12]
 800980a:	431a      	orrs	r2, r3
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	62da      	str	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 8009810:	2300      	movs	r3, #0

}
 8009812:	4618      	mov	r0, r3
 8009814:	3714      	adds	r7, #20
 8009816:	46bd      	mov	sp, r7
 8009818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800981c:	4770      	bx	lr

0800981e <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDMMC_TypeDef *SDMMCx, uint32_t BlockSize)
{
 800981e:	b580      	push	{r7, lr}
 8009820:	b088      	sub	sp, #32
 8009822:	af00      	add	r7, sp, #0
 8009824:	6078      	str	r0, [r7, #4]
 8009826:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 8009828:	683b      	ldr	r3, [r7, #0]
 800982a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 800982c:	2310      	movs	r3, #16
 800982e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8009830:	2340      	movs	r3, #64	@ 0x40
 8009832:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8009834:	2300      	movs	r3, #0
 8009836:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8009838:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800983c:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800983e:	f107 0308 	add.w	r3, r7, #8
 8009842:	4619      	mov	r1, r3
 8009844:	6878      	ldr	r0, [r7, #4]
 8009846:	f7ff ff74 	bl	8009732 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SET_BLOCKLEN, SDMMC_CMDTIMEOUT);
 800984a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800984e:	2110      	movs	r1, #16
 8009850:	6878      	ldr	r0, [r7, #4]
 8009852:	f000 f94d 	bl	8009af0 <SDMMC_GetCmdResp1>
 8009856:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009858:	69fb      	ldr	r3, [r7, #28]
}
 800985a:	4618      	mov	r0, r3
 800985c:	3720      	adds	r7, #32
 800985e:	46bd      	mov	sp, r7
 8009860:	bd80      	pop	{r7, pc}

08009862 <SDMMC_CmdSelDesel>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  addr Address of the card to be selected
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDMMC_TypeDef *SDMMCx, uint64_t Addr)
{
 8009862:	b580      	push	{r7, lr}
 8009864:	b08a      	sub	sp, #40	@ 0x28
 8009866:	af00      	add	r7, sp, #0
 8009868:	60f8      	str	r0, [r7, #12]
 800986a:	e9c7 2300 	strd	r2, r3, [r7]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 800986e:	683b      	ldr	r3, [r7, #0]
 8009870:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 8009872:	2307      	movs	r3, #7
 8009874:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8009876:	2340      	movs	r3, #64	@ 0x40
 8009878:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800987a:	2300      	movs	r3, #0
 800987c:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800987e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009882:	623b      	str	r3, [r7, #32]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8009884:	f107 0310 	add.w	r3, r7, #16
 8009888:	4619      	mov	r1, r3
 800988a:	68f8      	ldr	r0, [r7, #12]
 800988c:	f7ff ff51 	bl	8009732 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEL_DESEL_CARD, SDMMC_CMDTIMEOUT);
 8009890:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009894:	2107      	movs	r1, #7
 8009896:	68f8      	ldr	r0, [r7, #12]
 8009898:	f000 f92a 	bl	8009af0 <SDMMC_GetCmdResp1>
 800989c:	6278      	str	r0, [r7, #36]	@ 0x24

  return errorstate;
 800989e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80098a0:	4618      	mov	r0, r3
 80098a2:	3728      	adds	r7, #40	@ 0x28
 80098a4:	46bd      	mov	sp, r7
 80098a6:	bd80      	pop	{r7, pc}

080098a8 <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDMMC_TypeDef *SDMMCx)
{
 80098a8:	b580      	push	{r7, lr}
 80098aa:	b088      	sub	sp, #32
 80098ac:	af00      	add	r7, sp, #0
 80098ae:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = 0U;
 80098b0:	2300      	movs	r3, #0
 80098b2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 80098b4:	2300      	movs	r3, #0
 80098b6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_NO;
 80098b8:	2300      	movs	r3, #0
 80098ba:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80098bc:	2300      	movs	r3, #0
 80098be:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80098c0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80098c4:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80098c6:	f107 0308 	add.w	r3, r7, #8
 80098ca:	4619      	mov	r1, r3
 80098cc:	6878      	ldr	r0, [r7, #4]
 80098ce:	f7ff ff30 	bl	8009732 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDMMCx);
 80098d2:	6878      	ldr	r0, [r7, #4]
 80098d4:	f000 fb44 	bl	8009f60 <SDMMC_GetCmdError>
 80098d8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80098da:	69fb      	ldr	r3, [r7, #28]
}
 80098dc:	4618      	mov	r0, r3
 80098de:	3720      	adds	r7, #32
 80098e0:	46bd      	mov	sp, r7
 80098e2:	bd80      	pop	{r7, pc}

080098e4 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDMMC_TypeDef *SDMMCx)
{
 80098e4:	b580      	push	{r7, lr}
 80098e6:	b088      	sub	sp, #32
 80098e8:	af00      	add	r7, sp, #0
 80098ea:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 80098ec:	f44f 73d5 	mov.w	r3, #426	@ 0x1aa
 80098f0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 80098f2:	2308      	movs	r3, #8
 80098f4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80098f6:	2340      	movs	r3, #64	@ 0x40
 80098f8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80098fa:	2300      	movs	r3, #0
 80098fc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80098fe:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009902:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8009904:	f107 0308 	add.w	r3, r7, #8
 8009908:	4619      	mov	r1, r3
 800990a:	6878      	ldr	r0, [r7, #4]
 800990c:	f7ff ff11 	bl	8009732 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDMMCx);
 8009910:	6878      	ldr	r0, [r7, #4]
 8009912:	f000 fad7 	bl	8009ec4 <SDMMC_GetCmdResp7>
 8009916:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009918:	69fb      	ldr	r3, [r7, #28]
}
 800991a:	4618      	mov	r0, r3
 800991c:	3720      	adds	r7, #32
 800991e:	46bd      	mov	sp, r7
 8009920:	bd80      	pop	{r7, pc}

08009922 <SDMMC_CmdAppCommand>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  Argument Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8009922:	b580      	push	{r7, lr}
 8009924:	b088      	sub	sp, #32
 8009926:	af00      	add	r7, sp, #0
 8009928:	6078      	str	r0, [r7, #4]
 800992a:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 800992c:	683b      	ldr	r3, [r7, #0]
 800992e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 8009930:	2337      	movs	r3, #55	@ 0x37
 8009932:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8009934:	2340      	movs	r3, #64	@ 0x40
 8009936:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8009938:	2300      	movs	r3, #0
 800993a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800993c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009940:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8009942:	f107 0308 	add.w	r3, r7, #8
 8009946:	4619      	mov	r1, r3
 8009948:	6878      	ldr	r0, [r7, #4]
 800994a:	f7ff fef2 	bl	8009732 <SDMMC_SendCommand>

  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_CMD, SDMMC_CMDTIMEOUT);
 800994e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009952:	2137      	movs	r1, #55	@ 0x37
 8009954:	6878      	ldr	r0, [r7, #4]
 8009956:	f000 f8cb 	bl	8009af0 <SDMMC_GetCmdResp1>
 800995a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800995c:	69fb      	ldr	r3, [r7, #28]
}
 800995e:	4618      	mov	r0, r3
 8009960:	3720      	adds	r7, #32
 8009962:	46bd      	mov	sp, r7
 8009964:	bd80      	pop	{r7, pc}

08009966 <SDMMC_CmdAppOperCommand>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  Argument Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8009966:	b580      	push	{r7, lr}
 8009968:	b088      	sub	sp, #32
 800996a:	af00      	add	r7, sp, #0
 800996c:	6078      	str	r0, [r7, #4]
 800996e:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  sdmmc_cmdinit.Argument         = Argument;
#else
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 8009970:	683b      	ldr	r3, [r7, #0]
 8009972:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8009976:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800997a:	60bb      	str	r3, [r7, #8]
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 800997c:	2329      	movs	r3, #41	@ 0x29
 800997e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8009980:	2340      	movs	r3, #64	@ 0x40
 8009982:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8009984:	2300      	movs	r3, #0
 8009986:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8009988:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800998c:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800998e:	f107 0308 	add.w	r3, r7, #8
 8009992:	4619      	mov	r1, r3
 8009994:	6878      	ldr	r0, [r7, #4]
 8009996:	f7ff fecc 	bl	8009732 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDMMCx);
 800999a:	6878      	ldr	r0, [r7, #4]
 800999c:	f000 f9de 	bl	8009d5c <SDMMC_GetCmdResp3>
 80099a0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80099a2:	69fb      	ldr	r3, [r7, #28]
}
 80099a4:	4618      	mov	r0, r3
 80099a6:	3720      	adds	r7, #32
 80099a8:	46bd      	mov	sp, r7
 80099aa:	bd80      	pop	{r7, pc}

080099ac <SDMMC_CmdBusWidth>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  BusWidth BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDMMC_TypeDef *SDMMCx, uint32_t BusWidth)
{
 80099ac:	b580      	push	{r7, lr}
 80099ae:	b088      	sub	sp, #32
 80099b0:	af00      	add	r7, sp, #0
 80099b2:	6078      	str	r0, [r7, #4]
 80099b4:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 80099b6:	683b      	ldr	r3, [r7, #0]
 80099b8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 80099ba:	2306      	movs	r3, #6
 80099bc:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80099be:	2340      	movs	r3, #64	@ 0x40
 80099c0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80099c2:	2300      	movs	r3, #0
 80099c4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80099c6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80099ca:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80099cc:	f107 0308 	add.w	r3, r7, #8
 80099d0:	4619      	mov	r1, r3
 80099d2:	6878      	ldr	r0, [r7, #4]
 80099d4:	f7ff fead 	bl	8009732 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDMMC_CMDTIMEOUT);
 80099d8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80099dc:	2106      	movs	r1, #6
 80099de:	6878      	ldr	r0, [r7, #4]
 80099e0:	f000 f886 	bl	8009af0 <SDMMC_GetCmdResp1>
 80099e4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80099e6:	69fb      	ldr	r3, [r7, #28]
}
 80099e8:	4618      	mov	r0, r3
 80099ea:	3720      	adds	r7, #32
 80099ec:	46bd      	mov	sp, r7
 80099ee:	bd80      	pop	{r7, pc}

080099f0 <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDMMC_TypeDef *SDMMCx)
{
 80099f0:	b580      	push	{r7, lr}
 80099f2:	b088      	sub	sp, #32
 80099f4:	af00      	add	r7, sp, #0
 80099f6:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 80099f8:	2300      	movs	r3, #0
 80099fa:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 80099fc:	2333      	movs	r3, #51	@ 0x33
 80099fe:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8009a00:	2340      	movs	r3, #64	@ 0x40
 8009a02:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8009a04:	2300      	movs	r3, #0
 8009a06:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8009a08:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009a0c:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8009a0e:	f107 0308 	add.w	r3, r7, #8
 8009a12:	4619      	mov	r1, r3
 8009a14:	6878      	ldr	r0, [r7, #4]
 8009a16:	f7ff fe8c 	bl	8009732 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_SEND_SCR, SDMMC_CMDTIMEOUT);
 8009a1a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009a1e:	2133      	movs	r1, #51	@ 0x33
 8009a20:	6878      	ldr	r0, [r7, #4]
 8009a22:	f000 f865 	bl	8009af0 <SDMMC_GetCmdResp1>
 8009a26:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009a28:	69fb      	ldr	r3, [r7, #28]
}
 8009a2a:	4618      	mov	r0, r3
 8009a2c:	3720      	adds	r7, #32
 8009a2e:	46bd      	mov	sp, r7
 8009a30:	bd80      	pop	{r7, pc}

08009a32 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDMMC_TypeDef *SDMMCx)
{
 8009a32:	b580      	push	{r7, lr}
 8009a34:	b088      	sub	sp, #32
 8009a36:	af00      	add	r7, sp, #0
 8009a38:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 8009a3a:	2300      	movs	r3, #0
 8009a3c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 8009a3e:	2302      	movs	r3, #2
 8009a40:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 8009a42:	23c0      	movs	r3, #192	@ 0xc0
 8009a44:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8009a46:	2300      	movs	r3, #0
 8009a48:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8009a4a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009a4e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8009a50:	f107 0308 	add.w	r3, r7, #8
 8009a54:	4619      	mov	r1, r3
 8009a56:	6878      	ldr	r0, [r7, #4]
 8009a58:	f7ff fe6b 	bl	8009732 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 8009a5c:	6878      	ldr	r0, [r7, #4]
 8009a5e:	f000 f935 	bl	8009ccc <SDMMC_GetCmdResp2>
 8009a62:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009a64:	69fb      	ldr	r3, [r7, #28]
}
 8009a66:	4618      	mov	r0, r3
 8009a68:	3720      	adds	r7, #32
 8009a6a:	46bd      	mov	sp, r7
 8009a6c:	bd80      	pop	{r7, pc}

08009a6e <SDMMC_CmdSendCSD>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  Argument Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8009a6e:	b580      	push	{r7, lr}
 8009a70:	b088      	sub	sp, #32
 8009a72:	af00      	add	r7, sp, #0
 8009a74:	6078      	str	r0, [r7, #4]
 8009a76:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 8009a78:	683b      	ldr	r3, [r7, #0]
 8009a7a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 8009a7c:	2309      	movs	r3, #9
 8009a7e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 8009a80:	23c0      	movs	r3, #192	@ 0xc0
 8009a82:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8009a84:	2300      	movs	r3, #0
 8009a86:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8009a88:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009a8c:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8009a8e:	f107 0308 	add.w	r3, r7, #8
 8009a92:	4619      	mov	r1, r3
 8009a94:	6878      	ldr	r0, [r7, #4]
 8009a96:	f7ff fe4c 	bl	8009732 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 8009a9a:	6878      	ldr	r0, [r7, #4]
 8009a9c:	f000 f916 	bl	8009ccc <SDMMC_GetCmdResp2>
 8009aa0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009aa2:	69fb      	ldr	r3, [r7, #28]
}
 8009aa4:	4618      	mov	r0, r3
 8009aa6:	3720      	adds	r7, #32
 8009aa8:	46bd      	mov	sp, r7
 8009aaa:	bd80      	pop	{r7, pc}

08009aac <SDMMC_CmdSetRelAdd>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  pRCA Card RCA
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDMMC_TypeDef *SDMMCx, uint16_t *pRCA)
{
 8009aac:	b580      	push	{r7, lr}
 8009aae:	b088      	sub	sp, #32
 8009ab0:	af00      	add	r7, sp, #0
 8009ab2:	6078      	str	r0, [r7, #4]
 8009ab4:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 8009ab6:	2300      	movs	r3, #0
 8009ab8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8009aba:	2303      	movs	r3, #3
 8009abc:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8009abe:	2340      	movs	r3, #64	@ 0x40
 8009ac0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8009ac2:	2300      	movs	r3, #0
 8009ac4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8009ac6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009aca:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8009acc:	f107 0308 	add.w	r3, r7, #8
 8009ad0:	4619      	mov	r1, r3
 8009ad2:	6878      	ldr	r0, [r7, #4]
 8009ad4:	f7ff fe2d 	bl	8009732 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDMMCx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 8009ad8:	683a      	ldr	r2, [r7, #0]
 8009ada:	2103      	movs	r1, #3
 8009adc:	6878      	ldr	r0, [r7, #4]
 8009ade:	f000 f97b 	bl	8009dd8 <SDMMC_GetCmdResp6>
 8009ae2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009ae4:	69fb      	ldr	r3, [r7, #28]
}
 8009ae6:	4618      	mov	r0, r3
 8009ae8:	3720      	adds	r7, #32
 8009aea:	46bd      	mov	sp, r7
 8009aec:	bd80      	pop	{r7, pc}
	...

08009af0 <SDMMC_GetCmdResp1>:
  * @param  hsd SD handle
  * @param  SD_CMD The sent command index
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint32_t Timeout)
{
 8009af0:	b580      	push	{r7, lr}
 8009af2:	b088      	sub	sp, #32
 8009af4:	af00      	add	r7, sp, #0
 8009af6:	60f8      	str	r0, [r7, #12]
 8009af8:	460b      	mov	r3, r1
 8009afa:	607a      	str	r2, [r7, #4]
 8009afc:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8009afe:	4b70      	ldr	r3, [pc, #448]	@ (8009cc0 <SDMMC_GetCmdResp1+0x1d0>)
 8009b00:	681b      	ldr	r3, [r3, #0]
 8009b02:	4a70      	ldr	r2, [pc, #448]	@ (8009cc4 <SDMMC_GetCmdResp1+0x1d4>)
 8009b04:	fba2 2303 	umull	r2, r3, r2, r3
 8009b08:	0a5a      	lsrs	r2, r3, #9
 8009b0a:	687b      	ldr	r3, [r7, #4]
 8009b0c:	fb02 f303 	mul.w	r3, r2, r3
 8009b10:	61fb      	str	r3, [r7, #28]

  do
  {
    if (count-- == 0U)
 8009b12:	69fb      	ldr	r3, [r7, #28]
 8009b14:	1e5a      	subs	r2, r3, #1
 8009b16:	61fa      	str	r2, [r7, #28]
 8009b18:	2b00      	cmp	r3, #0
 8009b1a:	d102      	bne.n	8009b22 <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 8009b1c:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8009b20:	e0c9      	b.n	8009cb6 <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDMMCx->STA;
 8009b22:	68fb      	ldr	r3, [r7, #12]
 8009b24:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009b26:	61bb      	str	r3, [r7, #24]
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT | SDMMC_FLAG_BUSYD0END)) == 0U) ||
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
#else
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8009b28:	69bb      	ldr	r3, [r7, #24]
 8009b2a:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8009b2e:	2b00      	cmp	r3, #0
 8009b30:	d0ef      	beq.n	8009b12 <SDMMC_GetCmdResp1+0x22>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8009b32:	69bb      	ldr	r3, [r7, #24]
 8009b34:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8009b38:	2b00      	cmp	r3, #0
 8009b3a:	d1ea      	bne.n	8009b12 <SDMMC_GetCmdResp1+0x22>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8009b3c:	68fb      	ldr	r3, [r7, #12]
 8009b3e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009b40:	f003 0304 	and.w	r3, r3, #4
 8009b44:	2b00      	cmp	r3, #0
 8009b46:	d004      	beq.n	8009b52 <SDMMC_GetCmdResp1+0x62>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8009b48:	68fb      	ldr	r3, [r7, #12]
 8009b4a:	2204      	movs	r2, #4
 8009b4c:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8009b4e:	2304      	movs	r3, #4
 8009b50:	e0b1      	b.n	8009cb6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8009b52:	68fb      	ldr	r3, [r7, #12]
 8009b54:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009b56:	f003 0301 	and.w	r3, r3, #1
 8009b5a:	2b00      	cmp	r3, #0
 8009b5c:	d004      	beq.n	8009b68 <SDMMC_GetCmdResp1+0x78>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8009b5e:	68fb      	ldr	r3, [r7, #12]
 8009b60:	2201      	movs	r2, #1
 8009b62:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 8009b64:	2301      	movs	r3, #1
 8009b66:	e0a6      	b.n	8009cb6 <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8009b68:	68fb      	ldr	r3, [r7, #12]
 8009b6a:	22c5      	movs	r2, #197	@ 0xc5
 8009b6c:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Check response received is of desired command */
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 8009b6e:	68f8      	ldr	r0, [r7, #12]
 8009b70:	f7ff fe09 	bl	8009786 <SDMMC_GetCommandResponse>
 8009b74:	4603      	mov	r3, r0
 8009b76:	461a      	mov	r2, r3
 8009b78:	7afb      	ldrb	r3, [r7, #11]
 8009b7a:	4293      	cmp	r3, r2
 8009b7c:	d001      	beq.n	8009b82 <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8009b7e:	2301      	movs	r3, #1
 8009b80:	e099      	b.n	8009cb6 <SDMMC_GetCmdResp1+0x1c6>
  }

  /* We have received response, retrieve it for analysis  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 8009b82:	2100      	movs	r1, #0
 8009b84:	68f8      	ldr	r0, [r7, #12]
 8009b86:	f7ff fe0b 	bl	80097a0 <SDMMC_GetResponse>
 8009b8a:	6178      	str	r0, [r7, #20]

  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8009b8c:	697a      	ldr	r2, [r7, #20]
 8009b8e:	4b4e      	ldr	r3, [pc, #312]	@ (8009cc8 <SDMMC_GetCmdResp1+0x1d8>)
 8009b90:	4013      	ands	r3, r2
 8009b92:	2b00      	cmp	r3, #0
 8009b94:	d101      	bne.n	8009b9a <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 8009b96:	2300      	movs	r3, #0
 8009b98:	e08d      	b.n	8009cb6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 8009b9a:	697b      	ldr	r3, [r7, #20]
 8009b9c:	2b00      	cmp	r3, #0
 8009b9e:	da02      	bge.n	8009ba6 <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 8009ba0:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8009ba4:	e087      	b.n	8009cb6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 8009ba6:	697b      	ldr	r3, [r7, #20]
 8009ba8:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8009bac:	2b00      	cmp	r3, #0
 8009bae:	d001      	beq.n	8009bb4 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 8009bb0:	2340      	movs	r3, #64	@ 0x40
 8009bb2:	e080      	b.n	8009cb6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 8009bb4:	697b      	ldr	r3, [r7, #20]
 8009bb6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009bba:	2b00      	cmp	r3, #0
 8009bbc:	d001      	beq.n	8009bc2 <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 8009bbe:	2380      	movs	r3, #128	@ 0x80
 8009bc0:	e079      	b.n	8009cb6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 8009bc2:	697b      	ldr	r3, [r7, #20]
 8009bc4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009bc8:	2b00      	cmp	r3, #0
 8009bca:	d002      	beq.n	8009bd2 <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8009bcc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8009bd0:	e071      	b.n	8009cb6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 8009bd2:	697b      	ldr	r3, [r7, #20]
 8009bd4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009bd8:	2b00      	cmp	r3, #0
 8009bda:	d002      	beq.n	8009be2 <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 8009bdc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009be0:	e069      	b.n	8009cb6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 8009be2:	697b      	ldr	r3, [r7, #20]
 8009be4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8009be8:	2b00      	cmp	r3, #0
 8009bea:	d002      	beq.n	8009bf2 <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 8009bec:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009bf0:	e061      	b.n	8009cb6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 8009bf2:	697b      	ldr	r3, [r7, #20]
 8009bf4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8009bf8:	2b00      	cmp	r3, #0
 8009bfa:	d002      	beq.n	8009c02 <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 8009bfc:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8009c00:	e059      	b.n	8009cb6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 8009c02:	697b      	ldr	r3, [r7, #20]
 8009c04:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009c08:	2b00      	cmp	r3, #0
 8009c0a:	d002      	beq.n	8009c12 <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8009c0c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8009c10:	e051      	b.n	8009cb6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 8009c12:	697b      	ldr	r3, [r7, #20]
 8009c14:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8009c18:	2b00      	cmp	r3, #0
 8009c1a:	d002      	beq.n	8009c22 <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8009c1c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8009c20:	e049      	b.n	8009cb6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 8009c22:	697b      	ldr	r3, [r7, #20]
 8009c24:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8009c28:	2b00      	cmp	r3, #0
 8009c2a:	d002      	beq.n	8009c32 <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 8009c2c:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8009c30:	e041      	b.n	8009cb6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 8009c32:	697b      	ldr	r3, [r7, #20]
 8009c34:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8009c38:	2b00      	cmp	r3, #0
 8009c3a:	d002      	beq.n	8009c42 <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 8009c3c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009c40:	e039      	b.n	8009cb6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 8009c42:	697b      	ldr	r3, [r7, #20]
 8009c44:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8009c48:	2b00      	cmp	r3, #0
 8009c4a:	d002      	beq.n	8009c52 <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8009c4c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8009c50:	e031      	b.n	8009cb6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 8009c52:	697b      	ldr	r3, [r7, #20]
 8009c54:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009c58:	2b00      	cmp	r3, #0
 8009c5a:	d002      	beq.n	8009c62 <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8009c5c:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8009c60:	e029      	b.n	8009cb6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 8009c62:	697b      	ldr	r3, [r7, #20]
 8009c64:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8009c68:	2b00      	cmp	r3, #0
 8009c6a:	d002      	beq.n	8009c72 <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8009c6c:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8009c70:	e021      	b.n	8009cb6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 8009c72:	697b      	ldr	r3, [r7, #20]
 8009c74:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009c78:	2b00      	cmp	r3, #0
 8009c7a:	d002      	beq.n	8009c82 <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8009c7c:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8009c80:	e019      	b.n	8009cb6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 8009c82:	697b      	ldr	r3, [r7, #20]
 8009c84:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009c88:	2b00      	cmp	r3, #0
 8009c8a:	d002      	beq.n	8009c92 <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8009c8c:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8009c90:	e011      	b.n	8009cb6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 8009c92:	697b      	ldr	r3, [r7, #20]
 8009c94:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8009c98:	2b00      	cmp	r3, #0
 8009c9a:	d002      	beq.n	8009ca2 <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 8009c9c:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8009ca0:	e009      	b.n	8009cb6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 8009ca2:	697b      	ldr	r3, [r7, #20]
 8009ca4:	f003 0308 	and.w	r3, r3, #8
 8009ca8:	2b00      	cmp	r3, #0
 8009caa:	d002      	beq.n	8009cb2 <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 8009cac:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 8009cb0:	e001      	b.n	8009cb6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8009cb2:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 8009cb6:	4618      	mov	r0, r3
 8009cb8:	3720      	adds	r7, #32
 8009cba:	46bd      	mov	sp, r7
 8009cbc:	bd80      	pop	{r7, pc}
 8009cbe:	bf00      	nop
 8009cc0:	20000000 	.word	0x20000000
 8009cc4:	10624dd3 	.word	0x10624dd3
 8009cc8:	fdffe008 	.word	0xfdffe008

08009ccc <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDMMC_TypeDef *SDMMCx)
{
 8009ccc:	b480      	push	{r7}
 8009cce:	b085      	sub	sp, #20
 8009cd0:	af00      	add	r7, sp, #0
 8009cd2:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8009cd4:	4b1f      	ldr	r3, [pc, #124]	@ (8009d54 <SDMMC_GetCmdResp2+0x88>)
 8009cd6:	681b      	ldr	r3, [r3, #0]
 8009cd8:	4a1f      	ldr	r2, [pc, #124]	@ (8009d58 <SDMMC_GetCmdResp2+0x8c>)
 8009cda:	fba2 2303 	umull	r2, r3, r2, r3
 8009cde:	0a5b      	lsrs	r3, r3, #9
 8009ce0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009ce4:	fb02 f303 	mul.w	r3, r2, r3
 8009ce8:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 8009cea:	68fb      	ldr	r3, [r7, #12]
 8009cec:	1e5a      	subs	r2, r3, #1
 8009cee:	60fa      	str	r2, [r7, #12]
 8009cf0:	2b00      	cmp	r3, #0
 8009cf2:	d102      	bne.n	8009cfa <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8009cf4:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8009cf8:	e026      	b.n	8009d48 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDMMCx->STA;
 8009cfa:	687b      	ldr	r3, [r7, #4]
 8009cfc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009cfe:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8009d00:	68bb      	ldr	r3, [r7, #8]
 8009d02:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8009d06:	2b00      	cmp	r3, #0
 8009d08:	d0ef      	beq.n	8009cea <SDMMC_GetCmdResp2+0x1e>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8009d0a:	68bb      	ldr	r3, [r7, #8]
 8009d0c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8009d10:	2b00      	cmp	r3, #0
 8009d12:	d1ea      	bne.n	8009cea <SDMMC_GetCmdResp2+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8009d14:	687b      	ldr	r3, [r7, #4]
 8009d16:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009d18:	f003 0304 	and.w	r3, r3, #4
 8009d1c:	2b00      	cmp	r3, #0
 8009d1e:	d004      	beq.n	8009d2a <SDMMC_GetCmdResp2+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8009d20:	687b      	ldr	r3, [r7, #4]
 8009d22:	2204      	movs	r2, #4
 8009d24:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8009d26:	2304      	movs	r3, #4
 8009d28:	e00e      	b.n	8009d48 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8009d2a:	687b      	ldr	r3, [r7, #4]
 8009d2c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009d2e:	f003 0301 	and.w	r3, r3, #1
 8009d32:	2b00      	cmp	r3, #0
 8009d34:	d004      	beq.n	8009d40 <SDMMC_GetCmdResp2+0x74>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8009d36:	687b      	ldr	r3, [r7, #4]
 8009d38:	2201      	movs	r2, #1
 8009d3a:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 8009d3c:	2301      	movs	r3, #1
 8009d3e:	e003      	b.n	8009d48 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8009d40:	687b      	ldr	r3, [r7, #4]
 8009d42:	22c5      	movs	r2, #197	@ 0xc5
 8009d44:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 8009d46:	2300      	movs	r3, #0
}
 8009d48:	4618      	mov	r0, r3
 8009d4a:	3714      	adds	r7, #20
 8009d4c:	46bd      	mov	sp, r7
 8009d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d52:	4770      	bx	lr
 8009d54:	20000000 	.word	0x20000000
 8009d58:	10624dd3 	.word	0x10624dd3

08009d5c <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDMMC_TypeDef *SDMMCx)
{
 8009d5c:	b480      	push	{r7}
 8009d5e:	b085      	sub	sp, #20
 8009d60:	af00      	add	r7, sp, #0
 8009d62:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8009d64:	4b1a      	ldr	r3, [pc, #104]	@ (8009dd0 <SDMMC_GetCmdResp3+0x74>)
 8009d66:	681b      	ldr	r3, [r3, #0]
 8009d68:	4a1a      	ldr	r2, [pc, #104]	@ (8009dd4 <SDMMC_GetCmdResp3+0x78>)
 8009d6a:	fba2 2303 	umull	r2, r3, r2, r3
 8009d6e:	0a5b      	lsrs	r3, r3, #9
 8009d70:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009d74:	fb02 f303 	mul.w	r3, r2, r3
 8009d78:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 8009d7a:	68fb      	ldr	r3, [r7, #12]
 8009d7c:	1e5a      	subs	r2, r3, #1
 8009d7e:	60fa      	str	r2, [r7, #12]
 8009d80:	2b00      	cmp	r3, #0
 8009d82:	d102      	bne.n	8009d8a <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8009d84:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8009d88:	e01b      	b.n	8009dc2 <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDMMCx->STA;
 8009d8a:	687b      	ldr	r3, [r7, #4]
 8009d8c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009d8e:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8009d90:	68bb      	ldr	r3, [r7, #8]
 8009d92:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8009d96:	2b00      	cmp	r3, #0
 8009d98:	d0ef      	beq.n	8009d7a <SDMMC_GetCmdResp3+0x1e>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8009d9a:	68bb      	ldr	r3, [r7, #8]
 8009d9c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8009da0:	2b00      	cmp	r3, #0
 8009da2:	d1ea      	bne.n	8009d7a <SDMMC_GetCmdResp3+0x1e>

  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8009da4:	687b      	ldr	r3, [r7, #4]
 8009da6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009da8:	f003 0304 	and.w	r3, r3, #4
 8009dac:	2b00      	cmp	r3, #0
 8009dae:	d004      	beq.n	8009dba <SDMMC_GetCmdResp3+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8009db0:	687b      	ldr	r3, [r7, #4]
 8009db2:	2204      	movs	r2, #4
 8009db4:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8009db6:	2304      	movs	r3, #4
 8009db8:	e003      	b.n	8009dc2 <SDMMC_GetCmdResp3+0x66>
  }
  else
  {
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8009dba:	687b      	ldr	r3, [r7, #4]
 8009dbc:	22c5      	movs	r2, #197	@ 0xc5
 8009dbe:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 8009dc0:	2300      	movs	r3, #0
}
 8009dc2:	4618      	mov	r0, r3
 8009dc4:	3714      	adds	r7, #20
 8009dc6:	46bd      	mov	sp, r7
 8009dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dcc:	4770      	bx	lr
 8009dce:	bf00      	nop
 8009dd0:	20000000 	.word	0x20000000
 8009dd4:	10624dd3 	.word	0x10624dd3

08009dd8 <SDMMC_GetCmdResp6>:
  * @param  pRCA Pointer to the variable that will contain the SD card relative
  *         address RCA
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint16_t *pRCA)
{
 8009dd8:	b580      	push	{r7, lr}
 8009dda:	b088      	sub	sp, #32
 8009ddc:	af00      	add	r7, sp, #0
 8009dde:	60f8      	str	r0, [r7, #12]
 8009de0:	460b      	mov	r3, r1
 8009de2:	607a      	str	r2, [r7, #4]
 8009de4:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8009de6:	4b35      	ldr	r3, [pc, #212]	@ (8009ebc <SDMMC_GetCmdResp6+0xe4>)
 8009de8:	681b      	ldr	r3, [r3, #0]
 8009dea:	4a35      	ldr	r2, [pc, #212]	@ (8009ec0 <SDMMC_GetCmdResp6+0xe8>)
 8009dec:	fba2 2303 	umull	r2, r3, r2, r3
 8009df0:	0a5b      	lsrs	r3, r3, #9
 8009df2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009df6:	fb02 f303 	mul.w	r3, r2, r3
 8009dfa:	61fb      	str	r3, [r7, #28]

  do
  {
    if (count-- == 0U)
 8009dfc:	69fb      	ldr	r3, [r7, #28]
 8009dfe:	1e5a      	subs	r2, r3, #1
 8009e00:	61fa      	str	r2, [r7, #28]
 8009e02:	2b00      	cmp	r3, #0
 8009e04:	d102      	bne.n	8009e0c <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 8009e06:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8009e0a:	e052      	b.n	8009eb2 <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDMMCx->STA;
 8009e0c:	68fb      	ldr	r3, [r7, #12]
 8009e0e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009e10:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8009e12:	69bb      	ldr	r3, [r7, #24]
 8009e14:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8009e18:	2b00      	cmp	r3, #0
 8009e1a:	d0ef      	beq.n	8009dfc <SDMMC_GetCmdResp6+0x24>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8009e1c:	69bb      	ldr	r3, [r7, #24]
 8009e1e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8009e22:	2b00      	cmp	r3, #0
 8009e24:	d1ea      	bne.n	8009dfc <SDMMC_GetCmdResp6+0x24>

  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8009e26:	68fb      	ldr	r3, [r7, #12]
 8009e28:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009e2a:	f003 0304 	and.w	r3, r3, #4
 8009e2e:	2b00      	cmp	r3, #0
 8009e30:	d004      	beq.n	8009e3c <SDMMC_GetCmdResp6+0x64>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8009e32:	68fb      	ldr	r3, [r7, #12]
 8009e34:	2204      	movs	r2, #4
 8009e36:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8009e38:	2304      	movs	r3, #4
 8009e3a:	e03a      	b.n	8009eb2 <SDMMC_GetCmdResp6+0xda>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8009e3c:	68fb      	ldr	r3, [r7, #12]
 8009e3e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009e40:	f003 0301 	and.w	r3, r3, #1
 8009e44:	2b00      	cmp	r3, #0
 8009e46:	d004      	beq.n	8009e52 <SDMMC_GetCmdResp6+0x7a>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8009e48:	68fb      	ldr	r3, [r7, #12]
 8009e4a:	2201      	movs	r2, #1
 8009e4c:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 8009e4e:	2301      	movs	r3, #1
 8009e50:	e02f      	b.n	8009eb2 <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }

  /* Check response received is of desired command */
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 8009e52:	68f8      	ldr	r0, [r7, #12]
 8009e54:	f7ff fc97 	bl	8009786 <SDMMC_GetCommandResponse>
 8009e58:	4603      	mov	r3, r0
 8009e5a:	461a      	mov	r2, r3
 8009e5c:	7afb      	ldrb	r3, [r7, #11]
 8009e5e:	4293      	cmp	r3, r2
 8009e60:	d001      	beq.n	8009e66 <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8009e62:	2301      	movs	r3, #1
 8009e64:	e025      	b.n	8009eb2 <SDMMC_GetCmdResp6+0xda>
  }

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8009e66:	68fb      	ldr	r3, [r7, #12]
 8009e68:	22c5      	movs	r2, #197	@ 0xc5
 8009e6a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* We have received response, retrieve it.  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 8009e6c:	2100      	movs	r1, #0
 8009e6e:	68f8      	ldr	r0, [r7, #12]
 8009e70:	f7ff fc96 	bl	80097a0 <SDMMC_GetResponse>
 8009e74:	6178      	str	r0, [r7, #20]

  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 8009e76:	697b      	ldr	r3, [r7, #20]
 8009e78:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 8009e7c:	2b00      	cmp	r3, #0
 8009e7e:	d106      	bne.n	8009e8e <SDMMC_GetCmdResp6+0xb6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 8009e80:	697b      	ldr	r3, [r7, #20]
 8009e82:	0c1b      	lsrs	r3, r3, #16
 8009e84:	b29a      	uxth	r2, r3
 8009e86:	687b      	ldr	r3, [r7, #4]
 8009e88:	801a      	strh	r2, [r3, #0]

    return SDMMC_ERROR_NONE;
 8009e8a:	2300      	movs	r3, #0
 8009e8c:	e011      	b.n	8009eb2 <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 8009e8e:	697b      	ldr	r3, [r7, #20]
 8009e90:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009e94:	2b00      	cmp	r3, #0
 8009e96:	d002      	beq.n	8009e9e <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8009e98:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8009e9c:	e009      	b.n	8009eb2 <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 8009e9e:	697b      	ldr	r3, [r7, #20]
 8009ea0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009ea4:	2b00      	cmp	r3, #0
 8009ea6:	d002      	beq.n	8009eae <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8009ea8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8009eac:	e001      	b.n	8009eb2 <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8009eae:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 8009eb2:	4618      	mov	r0, r3
 8009eb4:	3720      	adds	r7, #32
 8009eb6:	46bd      	mov	sp, r7
 8009eb8:	bd80      	pop	{r7, pc}
 8009eba:	bf00      	nop
 8009ebc:	20000000 	.word	0x20000000
 8009ec0:	10624dd3 	.word	0x10624dd3

08009ec4 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDMMC_TypeDef *SDMMCx)
{
 8009ec4:	b480      	push	{r7}
 8009ec6:	b085      	sub	sp, #20
 8009ec8:	af00      	add	r7, sp, #0
 8009eca:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8009ecc:	4b22      	ldr	r3, [pc, #136]	@ (8009f58 <SDMMC_GetCmdResp7+0x94>)
 8009ece:	681b      	ldr	r3, [r3, #0]
 8009ed0:	4a22      	ldr	r2, [pc, #136]	@ (8009f5c <SDMMC_GetCmdResp7+0x98>)
 8009ed2:	fba2 2303 	umull	r2, r3, r2, r3
 8009ed6:	0a5b      	lsrs	r3, r3, #9
 8009ed8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009edc:	fb02 f303 	mul.w	r3, r2, r3
 8009ee0:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 8009ee2:	68fb      	ldr	r3, [r7, #12]
 8009ee4:	1e5a      	subs	r2, r3, #1
 8009ee6:	60fa      	str	r2, [r7, #12]
 8009ee8:	2b00      	cmp	r3, #0
 8009eea:	d102      	bne.n	8009ef2 <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8009eec:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8009ef0:	e02c      	b.n	8009f4c <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDMMCx->STA;
 8009ef2:	687b      	ldr	r3, [r7, #4]
 8009ef4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009ef6:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8009ef8:	68bb      	ldr	r3, [r7, #8]
 8009efa:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8009efe:	2b00      	cmp	r3, #0
 8009f00:	d0ef      	beq.n	8009ee2 <SDMMC_GetCmdResp7+0x1e>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8009f02:	68bb      	ldr	r3, [r7, #8]
 8009f04:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8009f08:	2b00      	cmp	r3, #0
 8009f0a:	d1ea      	bne.n	8009ee2 <SDMMC_GetCmdResp7+0x1e>

  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8009f0c:	687b      	ldr	r3, [r7, #4]
 8009f0e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009f10:	f003 0304 	and.w	r3, r3, #4
 8009f14:	2b00      	cmp	r3, #0
 8009f16:	d004      	beq.n	8009f22 <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8009f18:	687b      	ldr	r3, [r7, #4]
 8009f1a:	2204      	movs	r2, #4
 8009f1c:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8009f1e:	2304      	movs	r3, #4
 8009f20:	e014      	b.n	8009f4c <SDMMC_GetCmdResp7+0x88>
  }

  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8009f22:	687b      	ldr	r3, [r7, #4]
 8009f24:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009f26:	f003 0301 	and.w	r3, r3, #1
 8009f2a:	2b00      	cmp	r3, #0
 8009f2c:	d004      	beq.n	8009f38 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8009f2e:	687b      	ldr	r3, [r7, #4]
 8009f30:	2201      	movs	r2, #1
 8009f32:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 8009f34:	2301      	movs	r3, #1
 8009f36:	e009      	b.n	8009f4c <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }

  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDREND))
 8009f38:	687b      	ldr	r3, [r7, #4]
 8009f3a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009f3c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009f40:	2b00      	cmp	r3, #0
 8009f42:	d002      	beq.n	8009f4a <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CMDREND);
 8009f44:	687b      	ldr	r3, [r7, #4]
 8009f46:	2240      	movs	r2, #64	@ 0x40
 8009f48:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 8009f4a:	2300      	movs	r3, #0

}
 8009f4c:	4618      	mov	r0, r3
 8009f4e:	3714      	adds	r7, #20
 8009f50:	46bd      	mov	sp, r7
 8009f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f56:	4770      	bx	lr
 8009f58:	20000000 	.word	0x20000000
 8009f5c:	10624dd3 	.word	0x10624dd3

08009f60 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDMMC_TypeDef *SDMMCx)
{
 8009f60:	b480      	push	{r7}
 8009f62:	b085      	sub	sp, #20
 8009f64:	af00      	add	r7, sp, #0
 8009f66:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8009f68:	4b11      	ldr	r3, [pc, #68]	@ (8009fb0 <SDMMC_GetCmdError+0x50>)
 8009f6a:	681b      	ldr	r3, [r3, #0]
 8009f6c:	4a11      	ldr	r2, [pc, #68]	@ (8009fb4 <SDMMC_GetCmdError+0x54>)
 8009f6e:	fba2 2303 	umull	r2, r3, r2, r3
 8009f72:	0a5b      	lsrs	r3, r3, #9
 8009f74:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009f78:	fb02 f303 	mul.w	r3, r2, r3
 8009f7c:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 8009f7e:	68fb      	ldr	r3, [r7, #12]
 8009f80:	1e5a      	subs	r2, r3, #1
 8009f82:	60fa      	str	r2, [r7, #12]
 8009f84:	2b00      	cmp	r3, #0
 8009f86:	d102      	bne.n	8009f8e <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8009f88:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8009f8c:	e009      	b.n	8009fa2 <SDMMC_GetCmdError+0x42>
    }

  }while(!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDSENT));
 8009f8e:	687b      	ldr	r3, [r7, #4]
 8009f90:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009f92:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009f96:	2b00      	cmp	r3, #0
 8009f98:	d0f1      	beq.n	8009f7e <SDMMC_GetCmdError+0x1e>

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8009f9a:	687b      	ldr	r3, [r7, #4]
 8009f9c:	22c5      	movs	r2, #197	@ 0xc5
 8009f9e:	639a      	str	r2, [r3, #56]	@ 0x38

  return SDMMC_ERROR_NONE;
 8009fa0:	2300      	movs	r3, #0
}
 8009fa2:	4618      	mov	r0, r3
 8009fa4:	3714      	adds	r7, #20
 8009fa6:	46bd      	mov	sp, r7
 8009fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fac:	4770      	bx	lr
 8009fae:	bf00      	nop
 8009fb0:	20000000 	.word	0x20000000
 8009fb4:	10624dd3 	.word	0x10624dd3

08009fb8 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8009fb8:	b084      	sub	sp, #16
 8009fba:	b580      	push	{r7, lr}
 8009fbc:	b084      	sub	sp, #16
 8009fbe:	af00      	add	r7, sp, #0
 8009fc0:	6078      	str	r0, [r7, #4]
 8009fc2:	f107 001c 	add.w	r0, r7, #28
 8009fc6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  /* Select FS Embedded PHY */
  USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8009fca:	687b      	ldr	r3, [r7, #4]
 8009fcc:	68db      	ldr	r3, [r3, #12]
 8009fce:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8009fd2:	687b      	ldr	r3, [r7, #4]
 8009fd4:	60da      	str	r2, [r3, #12]

  /* Reset after a PHY select */
  ret = USB_CoreReset(USBx);
 8009fd6:	6878      	ldr	r0, [r7, #4]
 8009fd8:	f001 fa26 	bl	800b428 <USB_CoreReset>
 8009fdc:	4603      	mov	r3, r0
 8009fde:	73fb      	strb	r3, [r7, #15]

  if (cfg.battery_charging_enable == 0U)
 8009fe0:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8009fe4:	2b00      	cmp	r3, #0
 8009fe6:	d106      	bne.n	8009ff6 <USB_CoreInit+0x3e>
  {
    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8009fe8:	687b      	ldr	r3, [r7, #4]
 8009fea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009fec:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8009ff0:	687b      	ldr	r3, [r7, #4]
 8009ff2:	639a      	str	r2, [r3, #56]	@ 0x38
 8009ff4:	e005      	b.n	800a002 <USB_CoreInit+0x4a>
  }
  else
  {
    /* Deactivate the USB Transceiver */
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8009ff6:	687b      	ldr	r3, [r7, #4]
 8009ff8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009ffa:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8009ffe:	687b      	ldr	r3, [r7, #4]
 800a000:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return ret;
 800a002:	7bfb      	ldrb	r3, [r7, #15]
}
 800a004:	4618      	mov	r0, r3
 800a006:	3710      	adds	r7, #16
 800a008:	46bd      	mov	sp, r7
 800a00a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a00e:	b004      	add	sp, #16
 800a010:	4770      	bx	lr
	...

0800a014 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800a014:	b480      	push	{r7}
 800a016:	b087      	sub	sp, #28
 800a018:	af00      	add	r7, sp, #0
 800a01a:	60f8      	str	r0, [r7, #12]
 800a01c:	60b9      	str	r1, [r7, #8]
 800a01e:	4613      	mov	r3, r2
 800a020:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800a022:	79fb      	ldrb	r3, [r7, #7]
 800a024:	2b02      	cmp	r3, #2
 800a026:	d165      	bne.n	800a0f4 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800a028:	68bb      	ldr	r3, [r7, #8]
 800a02a:	4a3e      	ldr	r2, [pc, #248]	@ (800a124 <USB_SetTurnaroundTime+0x110>)
 800a02c:	4293      	cmp	r3, r2
 800a02e:	d906      	bls.n	800a03e <USB_SetTurnaroundTime+0x2a>
 800a030:	68bb      	ldr	r3, [r7, #8]
 800a032:	4a3d      	ldr	r2, [pc, #244]	@ (800a128 <USB_SetTurnaroundTime+0x114>)
 800a034:	4293      	cmp	r3, r2
 800a036:	d202      	bcs.n	800a03e <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800a038:	230f      	movs	r3, #15
 800a03a:	617b      	str	r3, [r7, #20]
 800a03c:	e05c      	b.n	800a0f8 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800a03e:	68bb      	ldr	r3, [r7, #8]
 800a040:	4a39      	ldr	r2, [pc, #228]	@ (800a128 <USB_SetTurnaroundTime+0x114>)
 800a042:	4293      	cmp	r3, r2
 800a044:	d306      	bcc.n	800a054 <USB_SetTurnaroundTime+0x40>
 800a046:	68bb      	ldr	r3, [r7, #8]
 800a048:	4a38      	ldr	r2, [pc, #224]	@ (800a12c <USB_SetTurnaroundTime+0x118>)
 800a04a:	4293      	cmp	r3, r2
 800a04c:	d202      	bcs.n	800a054 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800a04e:	230e      	movs	r3, #14
 800a050:	617b      	str	r3, [r7, #20]
 800a052:	e051      	b.n	800a0f8 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800a054:	68bb      	ldr	r3, [r7, #8]
 800a056:	4a35      	ldr	r2, [pc, #212]	@ (800a12c <USB_SetTurnaroundTime+0x118>)
 800a058:	4293      	cmp	r3, r2
 800a05a:	d306      	bcc.n	800a06a <USB_SetTurnaroundTime+0x56>
 800a05c:	68bb      	ldr	r3, [r7, #8]
 800a05e:	4a34      	ldr	r2, [pc, #208]	@ (800a130 <USB_SetTurnaroundTime+0x11c>)
 800a060:	4293      	cmp	r3, r2
 800a062:	d202      	bcs.n	800a06a <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 800a064:	230d      	movs	r3, #13
 800a066:	617b      	str	r3, [r7, #20]
 800a068:	e046      	b.n	800a0f8 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800a06a:	68bb      	ldr	r3, [r7, #8]
 800a06c:	4a30      	ldr	r2, [pc, #192]	@ (800a130 <USB_SetTurnaroundTime+0x11c>)
 800a06e:	4293      	cmp	r3, r2
 800a070:	d306      	bcc.n	800a080 <USB_SetTurnaroundTime+0x6c>
 800a072:	68bb      	ldr	r3, [r7, #8]
 800a074:	4a2f      	ldr	r2, [pc, #188]	@ (800a134 <USB_SetTurnaroundTime+0x120>)
 800a076:	4293      	cmp	r3, r2
 800a078:	d802      	bhi.n	800a080 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800a07a:	230c      	movs	r3, #12
 800a07c:	617b      	str	r3, [r7, #20]
 800a07e:	e03b      	b.n	800a0f8 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800a080:	68bb      	ldr	r3, [r7, #8]
 800a082:	4a2c      	ldr	r2, [pc, #176]	@ (800a134 <USB_SetTurnaroundTime+0x120>)
 800a084:	4293      	cmp	r3, r2
 800a086:	d906      	bls.n	800a096 <USB_SetTurnaroundTime+0x82>
 800a088:	68bb      	ldr	r3, [r7, #8]
 800a08a:	4a2b      	ldr	r2, [pc, #172]	@ (800a138 <USB_SetTurnaroundTime+0x124>)
 800a08c:	4293      	cmp	r3, r2
 800a08e:	d802      	bhi.n	800a096 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800a090:	230b      	movs	r3, #11
 800a092:	617b      	str	r3, [r7, #20]
 800a094:	e030      	b.n	800a0f8 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800a096:	68bb      	ldr	r3, [r7, #8]
 800a098:	4a27      	ldr	r2, [pc, #156]	@ (800a138 <USB_SetTurnaroundTime+0x124>)
 800a09a:	4293      	cmp	r3, r2
 800a09c:	d906      	bls.n	800a0ac <USB_SetTurnaroundTime+0x98>
 800a09e:	68bb      	ldr	r3, [r7, #8]
 800a0a0:	4a26      	ldr	r2, [pc, #152]	@ (800a13c <USB_SetTurnaroundTime+0x128>)
 800a0a2:	4293      	cmp	r3, r2
 800a0a4:	d802      	bhi.n	800a0ac <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800a0a6:	230a      	movs	r3, #10
 800a0a8:	617b      	str	r3, [r7, #20]
 800a0aa:	e025      	b.n	800a0f8 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800a0ac:	68bb      	ldr	r3, [r7, #8]
 800a0ae:	4a23      	ldr	r2, [pc, #140]	@ (800a13c <USB_SetTurnaroundTime+0x128>)
 800a0b0:	4293      	cmp	r3, r2
 800a0b2:	d906      	bls.n	800a0c2 <USB_SetTurnaroundTime+0xae>
 800a0b4:	68bb      	ldr	r3, [r7, #8]
 800a0b6:	4a22      	ldr	r2, [pc, #136]	@ (800a140 <USB_SetTurnaroundTime+0x12c>)
 800a0b8:	4293      	cmp	r3, r2
 800a0ba:	d202      	bcs.n	800a0c2 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800a0bc:	2309      	movs	r3, #9
 800a0be:	617b      	str	r3, [r7, #20]
 800a0c0:	e01a      	b.n	800a0f8 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800a0c2:	68bb      	ldr	r3, [r7, #8]
 800a0c4:	4a1e      	ldr	r2, [pc, #120]	@ (800a140 <USB_SetTurnaroundTime+0x12c>)
 800a0c6:	4293      	cmp	r3, r2
 800a0c8:	d306      	bcc.n	800a0d8 <USB_SetTurnaroundTime+0xc4>
 800a0ca:	68bb      	ldr	r3, [r7, #8]
 800a0cc:	4a1d      	ldr	r2, [pc, #116]	@ (800a144 <USB_SetTurnaroundTime+0x130>)
 800a0ce:	4293      	cmp	r3, r2
 800a0d0:	d802      	bhi.n	800a0d8 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800a0d2:	2308      	movs	r3, #8
 800a0d4:	617b      	str	r3, [r7, #20]
 800a0d6:	e00f      	b.n	800a0f8 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800a0d8:	68bb      	ldr	r3, [r7, #8]
 800a0da:	4a1a      	ldr	r2, [pc, #104]	@ (800a144 <USB_SetTurnaroundTime+0x130>)
 800a0dc:	4293      	cmp	r3, r2
 800a0de:	d906      	bls.n	800a0ee <USB_SetTurnaroundTime+0xda>
 800a0e0:	68bb      	ldr	r3, [r7, #8]
 800a0e2:	4a19      	ldr	r2, [pc, #100]	@ (800a148 <USB_SetTurnaroundTime+0x134>)
 800a0e4:	4293      	cmp	r3, r2
 800a0e6:	d202      	bcs.n	800a0ee <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800a0e8:	2307      	movs	r3, #7
 800a0ea:	617b      	str	r3, [r7, #20]
 800a0ec:	e004      	b.n	800a0f8 <USB_SetTurnaroundTime+0xe4>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800a0ee:	2306      	movs	r3, #6
 800a0f0:	617b      	str	r3, [r7, #20]
 800a0f2:	e001      	b.n	800a0f8 <USB_SetTurnaroundTime+0xe4>
    }
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800a0f4:	2309      	movs	r3, #9
 800a0f6:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800a0f8:	68fb      	ldr	r3, [r7, #12]
 800a0fa:	68db      	ldr	r3, [r3, #12]
 800a0fc:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 800a100:	68fb      	ldr	r3, [r7, #12]
 800a102:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800a104:	68fb      	ldr	r3, [r7, #12]
 800a106:	68da      	ldr	r2, [r3, #12]
 800a108:	697b      	ldr	r3, [r7, #20]
 800a10a:	029b      	lsls	r3, r3, #10
 800a10c:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 800a110:	431a      	orrs	r2, r3
 800a112:	68fb      	ldr	r3, [r7, #12]
 800a114:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800a116:	2300      	movs	r3, #0
}
 800a118:	4618      	mov	r0, r3
 800a11a:	371c      	adds	r7, #28
 800a11c:	46bd      	mov	sp, r7
 800a11e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a122:	4770      	bx	lr
 800a124:	00d8acbf 	.word	0x00d8acbf
 800a128:	00e4e1c0 	.word	0x00e4e1c0
 800a12c:	00f42400 	.word	0x00f42400
 800a130:	01067380 	.word	0x01067380
 800a134:	011a499f 	.word	0x011a499f
 800a138:	01312cff 	.word	0x01312cff
 800a13c:	014ca43f 	.word	0x014ca43f
 800a140:	016e3600 	.word	0x016e3600
 800a144:	01a6ab1f 	.word	0x01a6ab1f
 800a148:	01e84800 	.word	0x01e84800

0800a14c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800a14c:	b480      	push	{r7}
 800a14e:	b083      	sub	sp, #12
 800a150:	af00      	add	r7, sp, #0
 800a152:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800a154:	687b      	ldr	r3, [r7, #4]
 800a156:	689b      	ldr	r3, [r3, #8]
 800a158:	f043 0201 	orr.w	r2, r3, #1
 800a15c:	687b      	ldr	r3, [r7, #4]
 800a15e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800a160:	2300      	movs	r3, #0
}
 800a162:	4618      	mov	r0, r3
 800a164:	370c      	adds	r7, #12
 800a166:	46bd      	mov	sp, r7
 800a168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a16c:	4770      	bx	lr

0800a16e <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800a16e:	b480      	push	{r7}
 800a170:	b083      	sub	sp, #12
 800a172:	af00      	add	r7, sp, #0
 800a174:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800a176:	687b      	ldr	r3, [r7, #4]
 800a178:	689b      	ldr	r3, [r3, #8]
 800a17a:	f023 0201 	bic.w	r2, r3, #1
 800a17e:	687b      	ldr	r3, [r7, #4]
 800a180:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800a182:	2300      	movs	r3, #0
}
 800a184:	4618      	mov	r0, r3
 800a186:	370c      	adds	r7, #12
 800a188:	46bd      	mov	sp, r7
 800a18a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a18e:	4770      	bx	lr

0800a190 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_ModeTypeDef mode)
{
 800a190:	b580      	push	{r7, lr}
 800a192:	b084      	sub	sp, #16
 800a194:	af00      	add	r7, sp, #0
 800a196:	6078      	str	r0, [r7, #4]
 800a198:	460b      	mov	r3, r1
 800a19a:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800a19c:	2300      	movs	r3, #0
 800a19e:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800a1a0:	687b      	ldr	r3, [r7, #4]
 800a1a2:	68db      	ldr	r3, [r3, #12]
 800a1a4:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800a1a8:	687b      	ldr	r3, [r7, #4]
 800a1aa:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800a1ac:	78fb      	ldrb	r3, [r7, #3]
 800a1ae:	2b01      	cmp	r3, #1
 800a1b0:	d115      	bne.n	800a1de <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800a1b2:	687b      	ldr	r3, [r7, #4]
 800a1b4:	68db      	ldr	r3, [r3, #12]
 800a1b6:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800a1ba:	687b      	ldr	r3, [r7, #4]
 800a1bc:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800a1be:	200a      	movs	r0, #10
 800a1c0:	f7f8 f8e4 	bl	800238c <HAL_Delay>
      ms += 10U;
 800a1c4:	68fb      	ldr	r3, [r7, #12]
 800a1c6:	330a      	adds	r3, #10
 800a1c8:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800a1ca:	6878      	ldr	r0, [r7, #4]
 800a1cc:	f001 f8b3 	bl	800b336 <USB_GetMode>
 800a1d0:	4603      	mov	r3, r0
 800a1d2:	2b01      	cmp	r3, #1
 800a1d4:	d01e      	beq.n	800a214 <USB_SetCurrentMode+0x84>
 800a1d6:	68fb      	ldr	r3, [r7, #12]
 800a1d8:	2bc7      	cmp	r3, #199	@ 0xc7
 800a1da:	d9f0      	bls.n	800a1be <USB_SetCurrentMode+0x2e>
 800a1dc:	e01a      	b.n	800a214 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800a1de:	78fb      	ldrb	r3, [r7, #3]
 800a1e0:	2b00      	cmp	r3, #0
 800a1e2:	d115      	bne.n	800a210 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800a1e4:	687b      	ldr	r3, [r7, #4]
 800a1e6:	68db      	ldr	r3, [r3, #12]
 800a1e8:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800a1ec:	687b      	ldr	r3, [r7, #4]
 800a1ee:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800a1f0:	200a      	movs	r0, #10
 800a1f2:	f7f8 f8cb 	bl	800238c <HAL_Delay>
      ms += 10U;
 800a1f6:	68fb      	ldr	r3, [r7, #12]
 800a1f8:	330a      	adds	r3, #10
 800a1fa:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800a1fc:	6878      	ldr	r0, [r7, #4]
 800a1fe:	f001 f89a 	bl	800b336 <USB_GetMode>
 800a202:	4603      	mov	r3, r0
 800a204:	2b00      	cmp	r3, #0
 800a206:	d005      	beq.n	800a214 <USB_SetCurrentMode+0x84>
 800a208:	68fb      	ldr	r3, [r7, #12]
 800a20a:	2bc7      	cmp	r3, #199	@ 0xc7
 800a20c:	d9f0      	bls.n	800a1f0 <USB_SetCurrentMode+0x60>
 800a20e:	e001      	b.n	800a214 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800a210:	2301      	movs	r3, #1
 800a212:	e005      	b.n	800a220 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800a214:	68fb      	ldr	r3, [r7, #12]
 800a216:	2bc8      	cmp	r3, #200	@ 0xc8
 800a218:	d101      	bne.n	800a21e <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800a21a:	2301      	movs	r3, #1
 800a21c:	e000      	b.n	800a220 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800a21e:	2300      	movs	r3, #0
}
 800a220:	4618      	mov	r0, r3
 800a222:	3710      	adds	r7, #16
 800a224:	46bd      	mov	sp, r7
 800a226:	bd80      	pop	{r7, pc}

0800a228 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800a228:	b084      	sub	sp, #16
 800a22a:	b580      	push	{r7, lr}
 800a22c:	b086      	sub	sp, #24
 800a22e:	af00      	add	r7, sp, #0
 800a230:	6078      	str	r0, [r7, #4]
 800a232:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800a236:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800a23a:	2300      	movs	r3, #0
 800a23c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a23e:	687b      	ldr	r3, [r7, #4]
 800a240:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800a242:	2300      	movs	r3, #0
 800a244:	613b      	str	r3, [r7, #16]
 800a246:	e009      	b.n	800a25c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800a248:	687a      	ldr	r2, [r7, #4]
 800a24a:	693b      	ldr	r3, [r7, #16]
 800a24c:	3340      	adds	r3, #64	@ 0x40
 800a24e:	009b      	lsls	r3, r3, #2
 800a250:	4413      	add	r3, r2
 800a252:	2200      	movs	r2, #0
 800a254:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800a256:	693b      	ldr	r3, [r7, #16]
 800a258:	3301      	adds	r3, #1
 800a25a:	613b      	str	r3, [r7, #16]
 800a25c:	693b      	ldr	r3, [r7, #16]
 800a25e:	2b0e      	cmp	r3, #14
 800a260:	d9f2      	bls.n	800a248 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800a262:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800a266:	2b00      	cmp	r3, #0
 800a268:	d11c      	bne.n	800a2a4 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800a26a:	68fb      	ldr	r3, [r7, #12]
 800a26c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a270:	685b      	ldr	r3, [r3, #4]
 800a272:	68fa      	ldr	r2, [r7, #12]
 800a274:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a278:	f043 0302 	orr.w	r3, r3, #2
 800a27c:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800a27e:	687b      	ldr	r3, [r7, #4]
 800a280:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a282:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800a286:	687b      	ldr	r3, [r7, #4]
 800a288:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800a28a:	687b      	ldr	r3, [r7, #4]
 800a28c:	681b      	ldr	r3, [r3, #0]
 800a28e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800a292:	687b      	ldr	r3, [r7, #4]
 800a294:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800a296:	687b      	ldr	r3, [r7, #4]
 800a298:	681b      	ldr	r3, [r3, #0]
 800a29a:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800a29e:	687b      	ldr	r3, [r7, #4]
 800a2a0:	601a      	str	r2, [r3, #0]
 800a2a2:	e005      	b.n	800a2b0 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800a2a4:	687b      	ldr	r3, [r7, #4]
 800a2a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a2a8:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800a2ac:	687b      	ldr	r3, [r7, #4]
 800a2ae:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800a2b0:	68fb      	ldr	r3, [r7, #12]
 800a2b2:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800a2b6:	461a      	mov	r2, r3
 800a2b8:	2300      	movs	r3, #0
 800a2ba:	6013      	str	r3, [r2, #0]

  /* Set Core speed to Full speed mode */
  (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800a2bc:	2103      	movs	r1, #3
 800a2be:	6878      	ldr	r0, [r7, #4]
 800a2c0:	f000 f95a 	bl	800a578 <USB_SetDevSpeed>

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800a2c4:	2110      	movs	r1, #16
 800a2c6:	6878      	ldr	r0, [r7, #4]
 800a2c8:	f000 f8f6 	bl	800a4b8 <USB_FlushTxFifo>
 800a2cc:	4603      	mov	r3, r0
 800a2ce:	2b00      	cmp	r3, #0
 800a2d0:	d001      	beq.n	800a2d6 <USB_DevInit+0xae>
  {
    ret = HAL_ERROR;
 800a2d2:	2301      	movs	r3, #1
 800a2d4:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800a2d6:	6878      	ldr	r0, [r7, #4]
 800a2d8:	f000 f920 	bl	800a51c <USB_FlushRxFifo>
 800a2dc:	4603      	mov	r3, r0
 800a2de:	2b00      	cmp	r3, #0
 800a2e0:	d001      	beq.n	800a2e6 <USB_DevInit+0xbe>
  {
    ret = HAL_ERROR;
 800a2e2:	2301      	movs	r3, #1
 800a2e4:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800a2e6:	68fb      	ldr	r3, [r7, #12]
 800a2e8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a2ec:	461a      	mov	r2, r3
 800a2ee:	2300      	movs	r3, #0
 800a2f0:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800a2f2:	68fb      	ldr	r3, [r7, #12]
 800a2f4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a2f8:	461a      	mov	r2, r3
 800a2fa:	2300      	movs	r3, #0
 800a2fc:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800a2fe:	68fb      	ldr	r3, [r7, #12]
 800a300:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a304:	461a      	mov	r2, r3
 800a306:	2300      	movs	r3, #0
 800a308:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a30a:	2300      	movs	r3, #0
 800a30c:	613b      	str	r3, [r7, #16]
 800a30e:	e043      	b.n	800a398 <USB_DevInit+0x170>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800a310:	693b      	ldr	r3, [r7, #16]
 800a312:	015a      	lsls	r2, r3, #5
 800a314:	68fb      	ldr	r3, [r7, #12]
 800a316:	4413      	add	r3, r2
 800a318:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a31c:	681b      	ldr	r3, [r3, #0]
 800a31e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a322:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a326:	d118      	bne.n	800a35a <USB_DevInit+0x132>
    {
      if (i == 0U)
 800a328:	693b      	ldr	r3, [r7, #16]
 800a32a:	2b00      	cmp	r3, #0
 800a32c:	d10a      	bne.n	800a344 <USB_DevInit+0x11c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800a32e:	693b      	ldr	r3, [r7, #16]
 800a330:	015a      	lsls	r2, r3, #5
 800a332:	68fb      	ldr	r3, [r7, #12]
 800a334:	4413      	add	r3, r2
 800a336:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a33a:	461a      	mov	r2, r3
 800a33c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800a340:	6013      	str	r3, [r2, #0]
 800a342:	e013      	b.n	800a36c <USB_DevInit+0x144>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800a344:	693b      	ldr	r3, [r7, #16]
 800a346:	015a      	lsls	r2, r3, #5
 800a348:	68fb      	ldr	r3, [r7, #12]
 800a34a:	4413      	add	r3, r2
 800a34c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a350:	461a      	mov	r2, r3
 800a352:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800a356:	6013      	str	r3, [r2, #0]
 800a358:	e008      	b.n	800a36c <USB_DevInit+0x144>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800a35a:	693b      	ldr	r3, [r7, #16]
 800a35c:	015a      	lsls	r2, r3, #5
 800a35e:	68fb      	ldr	r3, [r7, #12]
 800a360:	4413      	add	r3, r2
 800a362:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a366:	461a      	mov	r2, r3
 800a368:	2300      	movs	r3, #0
 800a36a:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800a36c:	693b      	ldr	r3, [r7, #16]
 800a36e:	015a      	lsls	r2, r3, #5
 800a370:	68fb      	ldr	r3, [r7, #12]
 800a372:	4413      	add	r3, r2
 800a374:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a378:	461a      	mov	r2, r3
 800a37a:	2300      	movs	r3, #0
 800a37c:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800a37e:	693b      	ldr	r3, [r7, #16]
 800a380:	015a      	lsls	r2, r3, #5
 800a382:	68fb      	ldr	r3, [r7, #12]
 800a384:	4413      	add	r3, r2
 800a386:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a38a:	461a      	mov	r2, r3
 800a38c:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800a390:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a392:	693b      	ldr	r3, [r7, #16]
 800a394:	3301      	adds	r3, #1
 800a396:	613b      	str	r3, [r7, #16]
 800a398:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800a39c:	461a      	mov	r2, r3
 800a39e:	693b      	ldr	r3, [r7, #16]
 800a3a0:	4293      	cmp	r3, r2
 800a3a2:	d3b5      	bcc.n	800a310 <USB_DevInit+0xe8>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a3a4:	2300      	movs	r3, #0
 800a3a6:	613b      	str	r3, [r7, #16]
 800a3a8:	e043      	b.n	800a432 <USB_DevInit+0x20a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800a3aa:	693b      	ldr	r3, [r7, #16]
 800a3ac:	015a      	lsls	r2, r3, #5
 800a3ae:	68fb      	ldr	r3, [r7, #12]
 800a3b0:	4413      	add	r3, r2
 800a3b2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a3b6:	681b      	ldr	r3, [r3, #0]
 800a3b8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a3bc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a3c0:	d118      	bne.n	800a3f4 <USB_DevInit+0x1cc>
    {
      if (i == 0U)
 800a3c2:	693b      	ldr	r3, [r7, #16]
 800a3c4:	2b00      	cmp	r3, #0
 800a3c6:	d10a      	bne.n	800a3de <USB_DevInit+0x1b6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800a3c8:	693b      	ldr	r3, [r7, #16]
 800a3ca:	015a      	lsls	r2, r3, #5
 800a3cc:	68fb      	ldr	r3, [r7, #12]
 800a3ce:	4413      	add	r3, r2
 800a3d0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a3d4:	461a      	mov	r2, r3
 800a3d6:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800a3da:	6013      	str	r3, [r2, #0]
 800a3dc:	e013      	b.n	800a406 <USB_DevInit+0x1de>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800a3de:	693b      	ldr	r3, [r7, #16]
 800a3e0:	015a      	lsls	r2, r3, #5
 800a3e2:	68fb      	ldr	r3, [r7, #12]
 800a3e4:	4413      	add	r3, r2
 800a3e6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a3ea:	461a      	mov	r2, r3
 800a3ec:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800a3f0:	6013      	str	r3, [r2, #0]
 800a3f2:	e008      	b.n	800a406 <USB_DevInit+0x1de>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800a3f4:	693b      	ldr	r3, [r7, #16]
 800a3f6:	015a      	lsls	r2, r3, #5
 800a3f8:	68fb      	ldr	r3, [r7, #12]
 800a3fa:	4413      	add	r3, r2
 800a3fc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a400:	461a      	mov	r2, r3
 800a402:	2300      	movs	r3, #0
 800a404:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800a406:	693b      	ldr	r3, [r7, #16]
 800a408:	015a      	lsls	r2, r3, #5
 800a40a:	68fb      	ldr	r3, [r7, #12]
 800a40c:	4413      	add	r3, r2
 800a40e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a412:	461a      	mov	r2, r3
 800a414:	2300      	movs	r3, #0
 800a416:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800a418:	693b      	ldr	r3, [r7, #16]
 800a41a:	015a      	lsls	r2, r3, #5
 800a41c:	68fb      	ldr	r3, [r7, #12]
 800a41e:	4413      	add	r3, r2
 800a420:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a424:	461a      	mov	r2, r3
 800a426:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800a42a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a42c:	693b      	ldr	r3, [r7, #16]
 800a42e:	3301      	adds	r3, #1
 800a430:	613b      	str	r3, [r7, #16]
 800a432:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800a436:	461a      	mov	r2, r3
 800a438:	693b      	ldr	r3, [r7, #16]
 800a43a:	4293      	cmp	r3, r2
 800a43c:	d3b5      	bcc.n	800a3aa <USB_DevInit+0x182>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800a43e:	68fb      	ldr	r3, [r7, #12]
 800a440:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a444:	691b      	ldr	r3, [r3, #16]
 800a446:	68fa      	ldr	r2, [r7, #12]
 800a448:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a44c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a450:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800a452:	687b      	ldr	r3, [r7, #4]
 800a454:	2200      	movs	r2, #0
 800a456:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800a458:	687b      	ldr	r3, [r7, #4]
 800a45a:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800a45e:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800a460:	687b      	ldr	r3, [r7, #4]
 800a462:	699b      	ldr	r3, [r3, #24]
 800a464:	f043 0210 	orr.w	r2, r3, #16
 800a468:	687b      	ldr	r3, [r7, #4]
 800a46a:	619a      	str	r2, [r3, #24]

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800a46c:	687b      	ldr	r3, [r7, #4]
 800a46e:	699a      	ldr	r2, [r3, #24]
 800a470:	4b10      	ldr	r3, [pc, #64]	@ (800a4b4 <USB_DevInit+0x28c>)
 800a472:	4313      	orrs	r3, r2
 800a474:	687a      	ldr	r2, [r7, #4]
 800a476:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800a478:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800a47c:	2b00      	cmp	r3, #0
 800a47e:	d005      	beq.n	800a48c <USB_DevInit+0x264>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800a480:	687b      	ldr	r3, [r7, #4]
 800a482:	699b      	ldr	r3, [r3, #24]
 800a484:	f043 0208 	orr.w	r2, r3, #8
 800a488:	687b      	ldr	r3, [r7, #4]
 800a48a:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800a48c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800a490:	2b01      	cmp	r3, #1
 800a492:	d107      	bne.n	800a4a4 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800a494:	687b      	ldr	r3, [r7, #4]
 800a496:	699b      	ldr	r3, [r3, #24]
 800a498:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a49c:	f043 0304 	orr.w	r3, r3, #4
 800a4a0:	687a      	ldr	r2, [r7, #4]
 800a4a2:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800a4a4:	7dfb      	ldrb	r3, [r7, #23]
}
 800a4a6:	4618      	mov	r0, r3
 800a4a8:	3718      	adds	r7, #24
 800a4aa:	46bd      	mov	sp, r7
 800a4ac:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a4b0:	b004      	add	sp, #16
 800a4b2:	4770      	bx	lr
 800a4b4:	803c3800 	.word	0x803c3800

0800a4b8 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800a4b8:	b480      	push	{r7}
 800a4ba:	b085      	sub	sp, #20
 800a4bc:	af00      	add	r7, sp, #0
 800a4be:	6078      	str	r0, [r7, #4]
 800a4c0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800a4c2:	2300      	movs	r3, #0
 800a4c4:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800a4c6:	68fb      	ldr	r3, [r7, #12]
 800a4c8:	3301      	adds	r3, #1
 800a4ca:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a4cc:	68fb      	ldr	r3, [r7, #12]
 800a4ce:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a4d2:	d901      	bls.n	800a4d8 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800a4d4:	2303      	movs	r3, #3
 800a4d6:	e01b      	b.n	800a510 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a4d8:	687b      	ldr	r3, [r7, #4]
 800a4da:	691b      	ldr	r3, [r3, #16]
 800a4dc:	2b00      	cmp	r3, #0
 800a4de:	daf2      	bge.n	800a4c6 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800a4e0:	2300      	movs	r3, #0
 800a4e2:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800a4e4:	683b      	ldr	r3, [r7, #0]
 800a4e6:	019b      	lsls	r3, r3, #6
 800a4e8:	f043 0220 	orr.w	r2, r3, #32
 800a4ec:	687b      	ldr	r3, [r7, #4]
 800a4ee:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800a4f0:	68fb      	ldr	r3, [r7, #12]
 800a4f2:	3301      	adds	r3, #1
 800a4f4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a4f6:	68fb      	ldr	r3, [r7, #12]
 800a4f8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a4fc:	d901      	bls.n	800a502 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800a4fe:	2303      	movs	r3, #3
 800a500:	e006      	b.n	800a510 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800a502:	687b      	ldr	r3, [r7, #4]
 800a504:	691b      	ldr	r3, [r3, #16]
 800a506:	f003 0320 	and.w	r3, r3, #32
 800a50a:	2b20      	cmp	r3, #32
 800a50c:	d0f0      	beq.n	800a4f0 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800a50e:	2300      	movs	r3, #0
}
 800a510:	4618      	mov	r0, r3
 800a512:	3714      	adds	r7, #20
 800a514:	46bd      	mov	sp, r7
 800a516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a51a:	4770      	bx	lr

0800a51c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800a51c:	b480      	push	{r7}
 800a51e:	b085      	sub	sp, #20
 800a520:	af00      	add	r7, sp, #0
 800a522:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800a524:	2300      	movs	r3, #0
 800a526:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800a528:	68fb      	ldr	r3, [r7, #12]
 800a52a:	3301      	adds	r3, #1
 800a52c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a52e:	68fb      	ldr	r3, [r7, #12]
 800a530:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a534:	d901      	bls.n	800a53a <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800a536:	2303      	movs	r3, #3
 800a538:	e018      	b.n	800a56c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a53a:	687b      	ldr	r3, [r7, #4]
 800a53c:	691b      	ldr	r3, [r3, #16]
 800a53e:	2b00      	cmp	r3, #0
 800a540:	daf2      	bge.n	800a528 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800a542:	2300      	movs	r3, #0
 800a544:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800a546:	687b      	ldr	r3, [r7, #4]
 800a548:	2210      	movs	r2, #16
 800a54a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800a54c:	68fb      	ldr	r3, [r7, #12]
 800a54e:	3301      	adds	r3, #1
 800a550:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a552:	68fb      	ldr	r3, [r7, #12]
 800a554:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a558:	d901      	bls.n	800a55e <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800a55a:	2303      	movs	r3, #3
 800a55c:	e006      	b.n	800a56c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800a55e:	687b      	ldr	r3, [r7, #4]
 800a560:	691b      	ldr	r3, [r3, #16]
 800a562:	f003 0310 	and.w	r3, r3, #16
 800a566:	2b10      	cmp	r3, #16
 800a568:	d0f0      	beq.n	800a54c <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800a56a:	2300      	movs	r3, #0
}
 800a56c:	4618      	mov	r0, r3
 800a56e:	3714      	adds	r7, #20
 800a570:	46bd      	mov	sp, r7
 800a572:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a576:	4770      	bx	lr

0800a578 <USB_SetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800a578:	b480      	push	{r7}
 800a57a:	b085      	sub	sp, #20
 800a57c:	af00      	add	r7, sp, #0
 800a57e:	6078      	str	r0, [r7, #4]
 800a580:	460b      	mov	r3, r1
 800a582:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a584:	687b      	ldr	r3, [r7, #4]
 800a586:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800a588:	68fb      	ldr	r3, [r7, #12]
 800a58a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a58e:	681a      	ldr	r2, [r3, #0]
 800a590:	78fb      	ldrb	r3, [r7, #3]
 800a592:	68f9      	ldr	r1, [r7, #12]
 800a594:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a598:	4313      	orrs	r3, r2
 800a59a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800a59c:	2300      	movs	r3, #0
}
 800a59e:	4618      	mov	r0, r3
 800a5a0:	3714      	adds	r7, #20
 800a5a2:	46bd      	mov	sp, r7
 800a5a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5a8:	4770      	bx	lr

0800a5aa <USB_GetDevSpeed>:
  * @retval speed  device speed
  *          This parameter can be one of these values:
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 800a5aa:	b480      	push	{r7}
 800a5ac:	b087      	sub	sp, #28
 800a5ae:	af00      	add	r7, sp, #0
 800a5b0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a5b2:	687b      	ldr	r3, [r7, #4]
 800a5b4:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800a5b6:	693b      	ldr	r3, [r7, #16]
 800a5b8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a5bc:	689b      	ldr	r3, [r3, #8]
 800a5be:	f003 0306 	and.w	r3, r3, #6
 800a5c2:	60fb      	str	r3, [r7, #12]

  if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800a5c4:	68fb      	ldr	r3, [r7, #12]
 800a5c6:	2b02      	cmp	r3, #2
 800a5c8:	d002      	beq.n	800a5d0 <USB_GetDevSpeed+0x26>
 800a5ca:	68fb      	ldr	r3, [r7, #12]
 800a5cc:	2b06      	cmp	r3, #6
 800a5ce:	d102      	bne.n	800a5d6 <USB_GetDevSpeed+0x2c>
      (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800a5d0:	2302      	movs	r3, #2
 800a5d2:	75fb      	strb	r3, [r7, #23]
 800a5d4:	e001      	b.n	800a5da <USB_GetDevSpeed+0x30>
  }
  else
  {
    speed = 0xFU;
 800a5d6:	230f      	movs	r3, #15
 800a5d8:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800a5da:	7dfb      	ldrb	r3, [r7, #23]
}
 800a5dc:	4618      	mov	r0, r3
 800a5de:	371c      	adds	r7, #28
 800a5e0:	46bd      	mov	sp, r7
 800a5e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5e6:	4770      	bx	lr

0800a5e8 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800a5e8:	b480      	push	{r7}
 800a5ea:	b085      	sub	sp, #20
 800a5ec:	af00      	add	r7, sp, #0
 800a5ee:	6078      	str	r0, [r7, #4]
 800a5f0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a5f2:	687b      	ldr	r3, [r7, #4]
 800a5f4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800a5f6:	683b      	ldr	r3, [r7, #0]
 800a5f8:	781b      	ldrb	r3, [r3, #0]
 800a5fa:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800a5fc:	683b      	ldr	r3, [r7, #0]
 800a5fe:	785b      	ldrb	r3, [r3, #1]
 800a600:	2b01      	cmp	r3, #1
 800a602:	d13a      	bne.n	800a67a <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800a604:	68fb      	ldr	r3, [r7, #12]
 800a606:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a60a:	69da      	ldr	r2, [r3, #28]
 800a60c:	683b      	ldr	r3, [r7, #0]
 800a60e:	781b      	ldrb	r3, [r3, #0]
 800a610:	f003 030f 	and.w	r3, r3, #15
 800a614:	2101      	movs	r1, #1
 800a616:	fa01 f303 	lsl.w	r3, r1, r3
 800a61a:	b29b      	uxth	r3, r3
 800a61c:	68f9      	ldr	r1, [r7, #12]
 800a61e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a622:	4313      	orrs	r3, r2
 800a624:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800a626:	68bb      	ldr	r3, [r7, #8]
 800a628:	015a      	lsls	r2, r3, #5
 800a62a:	68fb      	ldr	r3, [r7, #12]
 800a62c:	4413      	add	r3, r2
 800a62e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a632:	681b      	ldr	r3, [r3, #0]
 800a634:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a638:	2b00      	cmp	r3, #0
 800a63a:	d155      	bne.n	800a6e8 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800a63c:	68bb      	ldr	r3, [r7, #8]
 800a63e:	015a      	lsls	r2, r3, #5
 800a640:	68fb      	ldr	r3, [r7, #12]
 800a642:	4413      	add	r3, r2
 800a644:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a648:	681a      	ldr	r2, [r3, #0]
 800a64a:	683b      	ldr	r3, [r7, #0]
 800a64c:	689b      	ldr	r3, [r3, #8]
 800a64e:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800a652:	683b      	ldr	r3, [r7, #0]
 800a654:	791b      	ldrb	r3, [r3, #4]
 800a656:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800a658:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800a65a:	68bb      	ldr	r3, [r7, #8]
 800a65c:	059b      	lsls	r3, r3, #22
 800a65e:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800a660:	4313      	orrs	r3, r2
 800a662:	68ba      	ldr	r2, [r7, #8]
 800a664:	0151      	lsls	r1, r2, #5
 800a666:	68fa      	ldr	r2, [r7, #12]
 800a668:	440a      	add	r2, r1
 800a66a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a66e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a672:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a676:	6013      	str	r3, [r2, #0]
 800a678:	e036      	b.n	800a6e8 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800a67a:	68fb      	ldr	r3, [r7, #12]
 800a67c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a680:	69da      	ldr	r2, [r3, #28]
 800a682:	683b      	ldr	r3, [r7, #0]
 800a684:	781b      	ldrb	r3, [r3, #0]
 800a686:	f003 030f 	and.w	r3, r3, #15
 800a68a:	2101      	movs	r1, #1
 800a68c:	fa01 f303 	lsl.w	r3, r1, r3
 800a690:	041b      	lsls	r3, r3, #16
 800a692:	68f9      	ldr	r1, [r7, #12]
 800a694:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a698:	4313      	orrs	r3, r2
 800a69a:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800a69c:	68bb      	ldr	r3, [r7, #8]
 800a69e:	015a      	lsls	r2, r3, #5
 800a6a0:	68fb      	ldr	r3, [r7, #12]
 800a6a2:	4413      	add	r3, r2
 800a6a4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a6a8:	681b      	ldr	r3, [r3, #0]
 800a6aa:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a6ae:	2b00      	cmp	r3, #0
 800a6b0:	d11a      	bne.n	800a6e8 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800a6b2:	68bb      	ldr	r3, [r7, #8]
 800a6b4:	015a      	lsls	r2, r3, #5
 800a6b6:	68fb      	ldr	r3, [r7, #12]
 800a6b8:	4413      	add	r3, r2
 800a6ba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a6be:	681a      	ldr	r2, [r3, #0]
 800a6c0:	683b      	ldr	r3, [r7, #0]
 800a6c2:	689b      	ldr	r3, [r3, #8]
 800a6c4:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800a6c8:	683b      	ldr	r3, [r7, #0]
 800a6ca:	791b      	ldrb	r3, [r3, #4]
 800a6cc:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800a6ce:	430b      	orrs	r3, r1
 800a6d0:	4313      	orrs	r3, r2
 800a6d2:	68ba      	ldr	r2, [r7, #8]
 800a6d4:	0151      	lsls	r1, r2, #5
 800a6d6:	68fa      	ldr	r2, [r7, #12]
 800a6d8:	440a      	add	r2, r1
 800a6da:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a6de:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a6e2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a6e6:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800a6e8:	2300      	movs	r3, #0
}
 800a6ea:	4618      	mov	r0, r3
 800a6ec:	3714      	adds	r7, #20
 800a6ee:	46bd      	mov	sp, r7
 800a6f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6f4:	4770      	bx	lr
	...

0800a6f8 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800a6f8:	b480      	push	{r7}
 800a6fa:	b085      	sub	sp, #20
 800a6fc:	af00      	add	r7, sp, #0
 800a6fe:	6078      	str	r0, [r7, #4]
 800a700:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a702:	687b      	ldr	r3, [r7, #4]
 800a704:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800a706:	683b      	ldr	r3, [r7, #0]
 800a708:	781b      	ldrb	r3, [r3, #0]
 800a70a:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800a70c:	683b      	ldr	r3, [r7, #0]
 800a70e:	785b      	ldrb	r3, [r3, #1]
 800a710:	2b01      	cmp	r3, #1
 800a712:	d161      	bne.n	800a7d8 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800a714:	68bb      	ldr	r3, [r7, #8]
 800a716:	015a      	lsls	r2, r3, #5
 800a718:	68fb      	ldr	r3, [r7, #12]
 800a71a:	4413      	add	r3, r2
 800a71c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a720:	681b      	ldr	r3, [r3, #0]
 800a722:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a726:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a72a:	d11f      	bne.n	800a76c <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800a72c:	68bb      	ldr	r3, [r7, #8]
 800a72e:	015a      	lsls	r2, r3, #5
 800a730:	68fb      	ldr	r3, [r7, #12]
 800a732:	4413      	add	r3, r2
 800a734:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a738:	681b      	ldr	r3, [r3, #0]
 800a73a:	68ba      	ldr	r2, [r7, #8]
 800a73c:	0151      	lsls	r1, r2, #5
 800a73e:	68fa      	ldr	r2, [r7, #12]
 800a740:	440a      	add	r2, r1
 800a742:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a746:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800a74a:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800a74c:	68bb      	ldr	r3, [r7, #8]
 800a74e:	015a      	lsls	r2, r3, #5
 800a750:	68fb      	ldr	r3, [r7, #12]
 800a752:	4413      	add	r3, r2
 800a754:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a758:	681b      	ldr	r3, [r3, #0]
 800a75a:	68ba      	ldr	r2, [r7, #8]
 800a75c:	0151      	lsls	r1, r2, #5
 800a75e:	68fa      	ldr	r2, [r7, #12]
 800a760:	440a      	add	r2, r1
 800a762:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a766:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a76a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800a76c:	68fb      	ldr	r3, [r7, #12]
 800a76e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a772:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a774:	683b      	ldr	r3, [r7, #0]
 800a776:	781b      	ldrb	r3, [r3, #0]
 800a778:	f003 030f 	and.w	r3, r3, #15
 800a77c:	2101      	movs	r1, #1
 800a77e:	fa01 f303 	lsl.w	r3, r1, r3
 800a782:	b29b      	uxth	r3, r3
 800a784:	43db      	mvns	r3, r3
 800a786:	68f9      	ldr	r1, [r7, #12]
 800a788:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a78c:	4013      	ands	r3, r2
 800a78e:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800a790:	68fb      	ldr	r3, [r7, #12]
 800a792:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a796:	69da      	ldr	r2, [r3, #28]
 800a798:	683b      	ldr	r3, [r7, #0]
 800a79a:	781b      	ldrb	r3, [r3, #0]
 800a79c:	f003 030f 	and.w	r3, r3, #15
 800a7a0:	2101      	movs	r1, #1
 800a7a2:	fa01 f303 	lsl.w	r3, r1, r3
 800a7a6:	b29b      	uxth	r3, r3
 800a7a8:	43db      	mvns	r3, r3
 800a7aa:	68f9      	ldr	r1, [r7, #12]
 800a7ac:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a7b0:	4013      	ands	r3, r2
 800a7b2:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800a7b4:	68bb      	ldr	r3, [r7, #8]
 800a7b6:	015a      	lsls	r2, r3, #5
 800a7b8:	68fb      	ldr	r3, [r7, #12]
 800a7ba:	4413      	add	r3, r2
 800a7bc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a7c0:	681a      	ldr	r2, [r3, #0]
 800a7c2:	68bb      	ldr	r3, [r7, #8]
 800a7c4:	0159      	lsls	r1, r3, #5
 800a7c6:	68fb      	ldr	r3, [r7, #12]
 800a7c8:	440b      	add	r3, r1
 800a7ca:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a7ce:	4619      	mov	r1, r3
 800a7d0:	4b35      	ldr	r3, [pc, #212]	@ (800a8a8 <USB_DeactivateEndpoint+0x1b0>)
 800a7d2:	4013      	ands	r3, r2
 800a7d4:	600b      	str	r3, [r1, #0]
 800a7d6:	e060      	b.n	800a89a <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800a7d8:	68bb      	ldr	r3, [r7, #8]
 800a7da:	015a      	lsls	r2, r3, #5
 800a7dc:	68fb      	ldr	r3, [r7, #12]
 800a7de:	4413      	add	r3, r2
 800a7e0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a7e4:	681b      	ldr	r3, [r3, #0]
 800a7e6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a7ea:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a7ee:	d11f      	bne.n	800a830 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800a7f0:	68bb      	ldr	r3, [r7, #8]
 800a7f2:	015a      	lsls	r2, r3, #5
 800a7f4:	68fb      	ldr	r3, [r7, #12]
 800a7f6:	4413      	add	r3, r2
 800a7f8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a7fc:	681b      	ldr	r3, [r3, #0]
 800a7fe:	68ba      	ldr	r2, [r7, #8]
 800a800:	0151      	lsls	r1, r2, #5
 800a802:	68fa      	ldr	r2, [r7, #12]
 800a804:	440a      	add	r2, r1
 800a806:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a80a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800a80e:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800a810:	68bb      	ldr	r3, [r7, #8]
 800a812:	015a      	lsls	r2, r3, #5
 800a814:	68fb      	ldr	r3, [r7, #12]
 800a816:	4413      	add	r3, r2
 800a818:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a81c:	681b      	ldr	r3, [r3, #0]
 800a81e:	68ba      	ldr	r2, [r7, #8]
 800a820:	0151      	lsls	r1, r2, #5
 800a822:	68fa      	ldr	r2, [r7, #12]
 800a824:	440a      	add	r2, r1
 800a826:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a82a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a82e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800a830:	68fb      	ldr	r3, [r7, #12]
 800a832:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a836:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a838:	683b      	ldr	r3, [r7, #0]
 800a83a:	781b      	ldrb	r3, [r3, #0]
 800a83c:	f003 030f 	and.w	r3, r3, #15
 800a840:	2101      	movs	r1, #1
 800a842:	fa01 f303 	lsl.w	r3, r1, r3
 800a846:	041b      	lsls	r3, r3, #16
 800a848:	43db      	mvns	r3, r3
 800a84a:	68f9      	ldr	r1, [r7, #12]
 800a84c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a850:	4013      	ands	r3, r2
 800a852:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800a854:	68fb      	ldr	r3, [r7, #12]
 800a856:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a85a:	69da      	ldr	r2, [r3, #28]
 800a85c:	683b      	ldr	r3, [r7, #0]
 800a85e:	781b      	ldrb	r3, [r3, #0]
 800a860:	f003 030f 	and.w	r3, r3, #15
 800a864:	2101      	movs	r1, #1
 800a866:	fa01 f303 	lsl.w	r3, r1, r3
 800a86a:	041b      	lsls	r3, r3, #16
 800a86c:	43db      	mvns	r3, r3
 800a86e:	68f9      	ldr	r1, [r7, #12]
 800a870:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a874:	4013      	ands	r3, r2
 800a876:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800a878:	68bb      	ldr	r3, [r7, #8]
 800a87a:	015a      	lsls	r2, r3, #5
 800a87c:	68fb      	ldr	r3, [r7, #12]
 800a87e:	4413      	add	r3, r2
 800a880:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a884:	681a      	ldr	r2, [r3, #0]
 800a886:	68bb      	ldr	r3, [r7, #8]
 800a888:	0159      	lsls	r1, r3, #5
 800a88a:	68fb      	ldr	r3, [r7, #12]
 800a88c:	440b      	add	r3, r1
 800a88e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a892:	4619      	mov	r1, r3
 800a894:	4b05      	ldr	r3, [pc, #20]	@ (800a8ac <USB_DeactivateEndpoint+0x1b4>)
 800a896:	4013      	ands	r3, r2
 800a898:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800a89a:	2300      	movs	r3, #0
}
 800a89c:	4618      	mov	r0, r3
 800a89e:	3714      	adds	r7, #20
 800a8a0:	46bd      	mov	sp, r7
 800a8a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8a6:	4770      	bx	lr
 800a8a8:	ec337800 	.word	0xec337800
 800a8ac:	eff37800 	.word	0xeff37800

0800a8b0 <USB_EPStartXfer>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800a8b0:	b580      	push	{r7, lr}
 800a8b2:	b086      	sub	sp, #24
 800a8b4:	af00      	add	r7, sp, #0
 800a8b6:	6078      	str	r0, [r7, #4]
 800a8b8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a8ba:	687b      	ldr	r3, [r7, #4]
 800a8bc:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 800a8be:	683b      	ldr	r3, [r7, #0]
 800a8c0:	781b      	ldrb	r3, [r3, #0]
 800a8c2:	613b      	str	r3, [r7, #16]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800a8c4:	683b      	ldr	r3, [r7, #0]
 800a8c6:	785b      	ldrb	r3, [r3, #1]
 800a8c8:	2b01      	cmp	r3, #1
 800a8ca:	f040 812d 	bne.w	800ab28 <USB_EPStartXfer+0x278>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800a8ce:	683b      	ldr	r3, [r7, #0]
 800a8d0:	691b      	ldr	r3, [r3, #16]
 800a8d2:	2b00      	cmp	r3, #0
 800a8d4:	d132      	bne.n	800a93c <USB_EPStartXfer+0x8c>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800a8d6:	693b      	ldr	r3, [r7, #16]
 800a8d8:	015a      	lsls	r2, r3, #5
 800a8da:	697b      	ldr	r3, [r7, #20]
 800a8dc:	4413      	add	r3, r2
 800a8de:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a8e2:	691b      	ldr	r3, [r3, #16]
 800a8e4:	693a      	ldr	r2, [r7, #16]
 800a8e6:	0151      	lsls	r1, r2, #5
 800a8e8:	697a      	ldr	r2, [r7, #20]
 800a8ea:	440a      	add	r2, r1
 800a8ec:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a8f0:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800a8f4:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800a8f8:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800a8fa:	693b      	ldr	r3, [r7, #16]
 800a8fc:	015a      	lsls	r2, r3, #5
 800a8fe:	697b      	ldr	r3, [r7, #20]
 800a900:	4413      	add	r3, r2
 800a902:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a906:	691b      	ldr	r3, [r3, #16]
 800a908:	693a      	ldr	r2, [r7, #16]
 800a90a:	0151      	lsls	r1, r2, #5
 800a90c:	697a      	ldr	r2, [r7, #20]
 800a90e:	440a      	add	r2, r1
 800a910:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a914:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800a918:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800a91a:	693b      	ldr	r3, [r7, #16]
 800a91c:	015a      	lsls	r2, r3, #5
 800a91e:	697b      	ldr	r3, [r7, #20]
 800a920:	4413      	add	r3, r2
 800a922:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a926:	691b      	ldr	r3, [r3, #16]
 800a928:	693a      	ldr	r2, [r7, #16]
 800a92a:	0151      	lsls	r1, r2, #5
 800a92c:	697a      	ldr	r2, [r7, #20]
 800a92e:	440a      	add	r2, r1
 800a930:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a934:	0cdb      	lsrs	r3, r3, #19
 800a936:	04db      	lsls	r3, r3, #19
 800a938:	6113      	str	r3, [r2, #16]
 800a93a:	e097      	b.n	800aa6c <USB_EPStartXfer+0x1bc>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800a93c:	693b      	ldr	r3, [r7, #16]
 800a93e:	015a      	lsls	r2, r3, #5
 800a940:	697b      	ldr	r3, [r7, #20]
 800a942:	4413      	add	r3, r2
 800a944:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a948:	691b      	ldr	r3, [r3, #16]
 800a94a:	693a      	ldr	r2, [r7, #16]
 800a94c:	0151      	lsls	r1, r2, #5
 800a94e:	697a      	ldr	r2, [r7, #20]
 800a950:	440a      	add	r2, r1
 800a952:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a956:	0cdb      	lsrs	r3, r3, #19
 800a958:	04db      	lsls	r3, r3, #19
 800a95a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800a95c:	693b      	ldr	r3, [r7, #16]
 800a95e:	015a      	lsls	r2, r3, #5
 800a960:	697b      	ldr	r3, [r7, #20]
 800a962:	4413      	add	r3, r2
 800a964:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a968:	691b      	ldr	r3, [r3, #16]
 800a96a:	693a      	ldr	r2, [r7, #16]
 800a96c:	0151      	lsls	r1, r2, #5
 800a96e:	697a      	ldr	r2, [r7, #20]
 800a970:	440a      	add	r2, r1
 800a972:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a976:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800a97a:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800a97e:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 800a980:	693b      	ldr	r3, [r7, #16]
 800a982:	2b00      	cmp	r3, #0
 800a984:	d11a      	bne.n	800a9bc <USB_EPStartXfer+0x10c>
      {
        if (ep->xfer_len > ep->maxpacket)
 800a986:	683b      	ldr	r3, [r7, #0]
 800a988:	691a      	ldr	r2, [r3, #16]
 800a98a:	683b      	ldr	r3, [r7, #0]
 800a98c:	689b      	ldr	r3, [r3, #8]
 800a98e:	429a      	cmp	r2, r3
 800a990:	d903      	bls.n	800a99a <USB_EPStartXfer+0xea>
        {
          ep->xfer_len = ep->maxpacket;
 800a992:	683b      	ldr	r3, [r7, #0]
 800a994:	689a      	ldr	r2, [r3, #8]
 800a996:	683b      	ldr	r3, [r7, #0]
 800a998:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800a99a:	693b      	ldr	r3, [r7, #16]
 800a99c:	015a      	lsls	r2, r3, #5
 800a99e:	697b      	ldr	r3, [r7, #20]
 800a9a0:	4413      	add	r3, r2
 800a9a2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a9a6:	691b      	ldr	r3, [r3, #16]
 800a9a8:	693a      	ldr	r2, [r7, #16]
 800a9aa:	0151      	lsls	r1, r2, #5
 800a9ac:	697a      	ldr	r2, [r7, #20]
 800a9ae:	440a      	add	r2, r1
 800a9b0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a9b4:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800a9b8:	6113      	str	r3, [r2, #16]
 800a9ba:	e044      	b.n	800aa46 <USB_EPStartXfer+0x196>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800a9bc:	683b      	ldr	r3, [r7, #0]
 800a9be:	691a      	ldr	r2, [r3, #16]
 800a9c0:	683b      	ldr	r3, [r7, #0]
 800a9c2:	689b      	ldr	r3, [r3, #8]
 800a9c4:	4413      	add	r3, r2
 800a9c6:	1e5a      	subs	r2, r3, #1
 800a9c8:	683b      	ldr	r3, [r7, #0]
 800a9ca:	689b      	ldr	r3, [r3, #8]
 800a9cc:	fbb2 f3f3 	udiv	r3, r2, r3
 800a9d0:	81fb      	strh	r3, [r7, #14]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (pktcnt << 19));
 800a9d2:	693b      	ldr	r3, [r7, #16]
 800a9d4:	015a      	lsls	r2, r3, #5
 800a9d6:	697b      	ldr	r3, [r7, #20]
 800a9d8:	4413      	add	r3, r2
 800a9da:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a9de:	691a      	ldr	r2, [r3, #16]
 800a9e0:	89fb      	ldrh	r3, [r7, #14]
 800a9e2:	04d9      	lsls	r1, r3, #19
 800a9e4:	4b8f      	ldr	r3, [pc, #572]	@ (800ac24 <USB_EPStartXfer+0x374>)
 800a9e6:	400b      	ands	r3, r1
 800a9e8:	6939      	ldr	r1, [r7, #16]
 800a9ea:	0148      	lsls	r0, r1, #5
 800a9ec:	6979      	ldr	r1, [r7, #20]
 800a9ee:	4401      	add	r1, r0
 800a9f0:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800a9f4:	4313      	orrs	r3, r2
 800a9f6:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 800a9f8:	683b      	ldr	r3, [r7, #0]
 800a9fa:	791b      	ldrb	r3, [r3, #4]
 800a9fc:	2b01      	cmp	r3, #1
 800a9fe:	d122      	bne.n	800aa46 <USB_EPStartXfer+0x196>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800aa00:	693b      	ldr	r3, [r7, #16]
 800aa02:	015a      	lsls	r2, r3, #5
 800aa04:	697b      	ldr	r3, [r7, #20]
 800aa06:	4413      	add	r3, r2
 800aa08:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800aa0c:	691b      	ldr	r3, [r3, #16]
 800aa0e:	693a      	ldr	r2, [r7, #16]
 800aa10:	0151      	lsls	r1, r2, #5
 800aa12:	697a      	ldr	r2, [r7, #20]
 800aa14:	440a      	add	r2, r1
 800aa16:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800aa1a:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 800aa1e:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (pktcnt << 29));
 800aa20:	693b      	ldr	r3, [r7, #16]
 800aa22:	015a      	lsls	r2, r3, #5
 800aa24:	697b      	ldr	r3, [r7, #20]
 800aa26:	4413      	add	r3, r2
 800aa28:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800aa2c:	691a      	ldr	r2, [r3, #16]
 800aa2e:	89fb      	ldrh	r3, [r7, #14]
 800aa30:	075b      	lsls	r3, r3, #29
 800aa32:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 800aa36:	6939      	ldr	r1, [r7, #16]
 800aa38:	0148      	lsls	r0, r1, #5
 800aa3a:	6979      	ldr	r1, [r7, #20]
 800aa3c:	4401      	add	r1, r0
 800aa3e:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800aa42:	4313      	orrs	r3, r2
 800aa44:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800aa46:	693b      	ldr	r3, [r7, #16]
 800aa48:	015a      	lsls	r2, r3, #5
 800aa4a:	697b      	ldr	r3, [r7, #20]
 800aa4c:	4413      	add	r3, r2
 800aa4e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800aa52:	691a      	ldr	r2, [r3, #16]
 800aa54:	683b      	ldr	r3, [r7, #0]
 800aa56:	691b      	ldr	r3, [r3, #16]
 800aa58:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800aa5c:	6939      	ldr	r1, [r7, #16]
 800aa5e:	0148      	lsls	r0, r1, #5
 800aa60:	6979      	ldr	r1, [r7, #20]
 800aa62:	4401      	add	r1, r0
 800aa64:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800aa68:	4313      	orrs	r3, r2
 800aa6a:	610b      	str	r3, [r1, #16]
    }
    /* EP enable, IN data in FIFO */
    USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800aa6c:	693b      	ldr	r3, [r7, #16]
 800aa6e:	015a      	lsls	r2, r3, #5
 800aa70:	697b      	ldr	r3, [r7, #20]
 800aa72:	4413      	add	r3, r2
 800aa74:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800aa78:	681b      	ldr	r3, [r3, #0]
 800aa7a:	693a      	ldr	r2, [r7, #16]
 800aa7c:	0151      	lsls	r1, r2, #5
 800aa7e:	697a      	ldr	r2, [r7, #20]
 800aa80:	440a      	add	r2, r1
 800aa82:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800aa86:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800aa8a:	6013      	str	r3, [r2, #0]

    if (ep->type != EP_TYPE_ISOC)
 800aa8c:	683b      	ldr	r3, [r7, #0]
 800aa8e:	791b      	ldrb	r3, [r3, #4]
 800aa90:	2b01      	cmp	r3, #1
 800aa92:	d015      	beq.n	800aac0 <USB_EPStartXfer+0x210>
    {
      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 800aa94:	683b      	ldr	r3, [r7, #0]
 800aa96:	691b      	ldr	r3, [r3, #16]
 800aa98:	2b00      	cmp	r3, #0
 800aa9a:	f000 813a 	beq.w	800ad12 <USB_EPStartXfer+0x462>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800aa9e:	697b      	ldr	r3, [r7, #20]
 800aaa0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800aaa4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800aaa6:	683b      	ldr	r3, [r7, #0]
 800aaa8:	781b      	ldrb	r3, [r3, #0]
 800aaaa:	f003 030f 	and.w	r3, r3, #15
 800aaae:	2101      	movs	r1, #1
 800aab0:	fa01 f303 	lsl.w	r3, r1, r3
 800aab4:	6979      	ldr	r1, [r7, #20]
 800aab6:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800aaba:	4313      	orrs	r3, r2
 800aabc:	634b      	str	r3, [r1, #52]	@ 0x34
 800aabe:	e128      	b.n	800ad12 <USB_EPStartXfer+0x462>
      }
    }
    else
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800aac0:	697b      	ldr	r3, [r7, #20]
 800aac2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800aac6:	689b      	ldr	r3, [r3, #8]
 800aac8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800aacc:	2b00      	cmp	r3, #0
 800aace:	d110      	bne.n	800aaf2 <USB_EPStartXfer+0x242>
      {
        USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800aad0:	693b      	ldr	r3, [r7, #16]
 800aad2:	015a      	lsls	r2, r3, #5
 800aad4:	697b      	ldr	r3, [r7, #20]
 800aad6:	4413      	add	r3, r2
 800aad8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800aadc:	681b      	ldr	r3, [r3, #0]
 800aade:	693a      	ldr	r2, [r7, #16]
 800aae0:	0151      	lsls	r1, r2, #5
 800aae2:	697a      	ldr	r2, [r7, #20]
 800aae4:	440a      	add	r2, r1
 800aae6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800aaea:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800aaee:	6013      	str	r3, [r2, #0]
 800aaf0:	e00f      	b.n	800ab12 <USB_EPStartXfer+0x262>
      }
      else
      {
        USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800aaf2:	693b      	ldr	r3, [r7, #16]
 800aaf4:	015a      	lsls	r2, r3, #5
 800aaf6:	697b      	ldr	r3, [r7, #20]
 800aaf8:	4413      	add	r3, r2
 800aafa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800aafe:	681b      	ldr	r3, [r3, #0]
 800ab00:	693a      	ldr	r2, [r7, #16]
 800ab02:	0151      	lsls	r1, r2, #5
 800ab04:	697a      	ldr	r2, [r7, #20]
 800ab06:	440a      	add	r2, r1
 800ab08:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ab0c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800ab10:	6013      	str	r3, [r2, #0]
      }

      (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len);
 800ab12:	683b      	ldr	r3, [r7, #0]
 800ab14:	68d9      	ldr	r1, [r3, #12]
 800ab16:	683b      	ldr	r3, [r7, #0]
 800ab18:	781a      	ldrb	r2, [r3, #0]
 800ab1a:	683b      	ldr	r3, [r7, #0]
 800ab1c:	691b      	ldr	r3, [r3, #16]
 800ab1e:	b29b      	uxth	r3, r3
 800ab20:	6878      	ldr	r0, [r7, #4]
 800ab22:	f000 f9a7 	bl	800ae74 <USB_WritePacket>
 800ab26:	e0f4      	b.n	800ad12 <USB_EPStartXfer+0x462>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800ab28:	693b      	ldr	r3, [r7, #16]
 800ab2a:	015a      	lsls	r2, r3, #5
 800ab2c:	697b      	ldr	r3, [r7, #20]
 800ab2e:	4413      	add	r3, r2
 800ab30:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ab34:	691b      	ldr	r3, [r3, #16]
 800ab36:	693a      	ldr	r2, [r7, #16]
 800ab38:	0151      	lsls	r1, r2, #5
 800ab3a:	697a      	ldr	r2, [r7, #20]
 800ab3c:	440a      	add	r2, r1
 800ab3e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ab42:	0cdb      	lsrs	r3, r3, #19
 800ab44:	04db      	lsls	r3, r3, #19
 800ab46:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800ab48:	693b      	ldr	r3, [r7, #16]
 800ab4a:	015a      	lsls	r2, r3, #5
 800ab4c:	697b      	ldr	r3, [r7, #20]
 800ab4e:	4413      	add	r3, r2
 800ab50:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ab54:	691b      	ldr	r3, [r3, #16]
 800ab56:	693a      	ldr	r2, [r7, #16]
 800ab58:	0151      	lsls	r1, r2, #5
 800ab5a:	697a      	ldr	r2, [r7, #20]
 800ab5c:	440a      	add	r2, r1
 800ab5e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ab62:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800ab66:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800ab6a:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 800ab6c:	693b      	ldr	r3, [r7, #16]
 800ab6e:	2b00      	cmp	r3, #0
 800ab70:	d12f      	bne.n	800abd2 <USB_EPStartXfer+0x322>
    {
      if (ep->xfer_len > 0U)
 800ab72:	683b      	ldr	r3, [r7, #0]
 800ab74:	691b      	ldr	r3, [r3, #16]
 800ab76:	2b00      	cmp	r3, #0
 800ab78:	d003      	beq.n	800ab82 <USB_EPStartXfer+0x2d2>
      {
        ep->xfer_len = ep->maxpacket;
 800ab7a:	683b      	ldr	r3, [r7, #0]
 800ab7c:	689a      	ldr	r2, [r3, #8]
 800ab7e:	683b      	ldr	r3, [r7, #0]
 800ab80:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 800ab82:	683b      	ldr	r3, [r7, #0]
 800ab84:	689a      	ldr	r2, [r3, #8]
 800ab86:	683b      	ldr	r3, [r7, #0]
 800ab88:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 800ab8a:	693b      	ldr	r3, [r7, #16]
 800ab8c:	015a      	lsls	r2, r3, #5
 800ab8e:	697b      	ldr	r3, [r7, #20]
 800ab90:	4413      	add	r3, r2
 800ab92:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ab96:	691a      	ldr	r2, [r3, #16]
 800ab98:	683b      	ldr	r3, [r7, #0]
 800ab9a:	6a1b      	ldr	r3, [r3, #32]
 800ab9c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800aba0:	6939      	ldr	r1, [r7, #16]
 800aba2:	0148      	lsls	r0, r1, #5
 800aba4:	6979      	ldr	r1, [r7, #20]
 800aba6:	4401      	add	r1, r0
 800aba8:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800abac:	4313      	orrs	r3, r2
 800abae:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800abb0:	693b      	ldr	r3, [r7, #16]
 800abb2:	015a      	lsls	r2, r3, #5
 800abb4:	697b      	ldr	r3, [r7, #20]
 800abb6:	4413      	add	r3, r2
 800abb8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800abbc:	691b      	ldr	r3, [r3, #16]
 800abbe:	693a      	ldr	r2, [r7, #16]
 800abc0:	0151      	lsls	r1, r2, #5
 800abc2:	697a      	ldr	r2, [r7, #20]
 800abc4:	440a      	add	r2, r1
 800abc6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800abca:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800abce:	6113      	str	r3, [r2, #16]
 800abd0:	e062      	b.n	800ac98 <USB_EPStartXfer+0x3e8>
    }
    else
    {
      if (ep->xfer_len == 0U)
 800abd2:	683b      	ldr	r3, [r7, #0]
 800abd4:	691b      	ldr	r3, [r3, #16]
 800abd6:	2b00      	cmp	r3, #0
 800abd8:	d126      	bne.n	800ac28 <USB_EPStartXfer+0x378>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800abda:	693b      	ldr	r3, [r7, #16]
 800abdc:	015a      	lsls	r2, r3, #5
 800abde:	697b      	ldr	r3, [r7, #20]
 800abe0:	4413      	add	r3, r2
 800abe2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800abe6:	691a      	ldr	r2, [r3, #16]
 800abe8:	683b      	ldr	r3, [r7, #0]
 800abea:	689b      	ldr	r3, [r3, #8]
 800abec:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800abf0:	6939      	ldr	r1, [r7, #16]
 800abf2:	0148      	lsls	r0, r1, #5
 800abf4:	6979      	ldr	r1, [r7, #20]
 800abf6:	4401      	add	r1, r0
 800abf8:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800abfc:	4313      	orrs	r3, r2
 800abfe:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800ac00:	693b      	ldr	r3, [r7, #16]
 800ac02:	015a      	lsls	r2, r3, #5
 800ac04:	697b      	ldr	r3, [r7, #20]
 800ac06:	4413      	add	r3, r2
 800ac08:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ac0c:	691b      	ldr	r3, [r3, #16]
 800ac0e:	693a      	ldr	r2, [r7, #16]
 800ac10:	0151      	lsls	r1, r2, #5
 800ac12:	697a      	ldr	r2, [r7, #20]
 800ac14:	440a      	add	r2, r1
 800ac16:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ac1a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800ac1e:	6113      	str	r3, [r2, #16]
 800ac20:	e03a      	b.n	800ac98 <USB_EPStartXfer+0x3e8>
 800ac22:	bf00      	nop
 800ac24:	1ff80000 	.word	0x1ff80000
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800ac28:	683b      	ldr	r3, [r7, #0]
 800ac2a:	691a      	ldr	r2, [r3, #16]
 800ac2c:	683b      	ldr	r3, [r7, #0]
 800ac2e:	689b      	ldr	r3, [r3, #8]
 800ac30:	4413      	add	r3, r2
 800ac32:	1e5a      	subs	r2, r3, #1
 800ac34:	683b      	ldr	r3, [r7, #0]
 800ac36:	689b      	ldr	r3, [r3, #8]
 800ac38:	fbb2 f3f3 	udiv	r3, r2, r3
 800ac3c:	81fb      	strh	r3, [r7, #14]
        ep->xfer_size = ep->maxpacket * pktcnt;
 800ac3e:	683b      	ldr	r3, [r7, #0]
 800ac40:	689b      	ldr	r3, [r3, #8]
 800ac42:	89fa      	ldrh	r2, [r7, #14]
 800ac44:	fb03 f202 	mul.w	r2, r3, r2
 800ac48:	683b      	ldr	r3, [r7, #0]
 800ac4a:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800ac4c:	693b      	ldr	r3, [r7, #16]
 800ac4e:	015a      	lsls	r2, r3, #5
 800ac50:	697b      	ldr	r3, [r7, #20]
 800ac52:	4413      	add	r3, r2
 800ac54:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ac58:	691a      	ldr	r2, [r3, #16]
 800ac5a:	89fb      	ldrh	r3, [r7, #14]
 800ac5c:	04d9      	lsls	r1, r3, #19
 800ac5e:	4b2f      	ldr	r3, [pc, #188]	@ (800ad1c <USB_EPStartXfer+0x46c>)
 800ac60:	400b      	ands	r3, r1
 800ac62:	6939      	ldr	r1, [r7, #16]
 800ac64:	0148      	lsls	r0, r1, #5
 800ac66:	6979      	ldr	r1, [r7, #20]
 800ac68:	4401      	add	r1, r0
 800ac6a:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800ac6e:	4313      	orrs	r3, r2
 800ac70:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 800ac72:	693b      	ldr	r3, [r7, #16]
 800ac74:	015a      	lsls	r2, r3, #5
 800ac76:	697b      	ldr	r3, [r7, #20]
 800ac78:	4413      	add	r3, r2
 800ac7a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ac7e:	691a      	ldr	r2, [r3, #16]
 800ac80:	683b      	ldr	r3, [r7, #0]
 800ac82:	6a1b      	ldr	r3, [r3, #32]
 800ac84:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800ac88:	6939      	ldr	r1, [r7, #16]
 800ac8a:	0148      	lsls	r0, r1, #5
 800ac8c:	6979      	ldr	r1, [r7, #20]
 800ac8e:	4401      	add	r1, r0
 800ac90:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800ac94:	4313      	orrs	r3, r2
 800ac96:	610b      	str	r3, [r1, #16]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800ac98:	683b      	ldr	r3, [r7, #0]
 800ac9a:	791b      	ldrb	r3, [r3, #4]
 800ac9c:	2b01      	cmp	r3, #1
 800ac9e:	d128      	bne.n	800acf2 <USB_EPStartXfer+0x442>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800aca0:	697b      	ldr	r3, [r7, #20]
 800aca2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800aca6:	689b      	ldr	r3, [r3, #8]
 800aca8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800acac:	2b00      	cmp	r3, #0
 800acae:	d110      	bne.n	800acd2 <USB_EPStartXfer+0x422>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800acb0:	693b      	ldr	r3, [r7, #16]
 800acb2:	015a      	lsls	r2, r3, #5
 800acb4:	697b      	ldr	r3, [r7, #20]
 800acb6:	4413      	add	r3, r2
 800acb8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800acbc:	681b      	ldr	r3, [r3, #0]
 800acbe:	693a      	ldr	r2, [r7, #16]
 800acc0:	0151      	lsls	r1, r2, #5
 800acc2:	697a      	ldr	r2, [r7, #20]
 800acc4:	440a      	add	r2, r1
 800acc6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800acca:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800acce:	6013      	str	r3, [r2, #0]
 800acd0:	e00f      	b.n	800acf2 <USB_EPStartXfer+0x442>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800acd2:	693b      	ldr	r3, [r7, #16]
 800acd4:	015a      	lsls	r2, r3, #5
 800acd6:	697b      	ldr	r3, [r7, #20]
 800acd8:	4413      	add	r3, r2
 800acda:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800acde:	681b      	ldr	r3, [r3, #0]
 800ace0:	693a      	ldr	r2, [r7, #16]
 800ace2:	0151      	lsls	r1, r2, #5
 800ace4:	697a      	ldr	r2, [r7, #20]
 800ace6:	440a      	add	r2, r1
 800ace8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800acec:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800acf0:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800acf2:	693b      	ldr	r3, [r7, #16]
 800acf4:	015a      	lsls	r2, r3, #5
 800acf6:	697b      	ldr	r3, [r7, #20]
 800acf8:	4413      	add	r3, r2
 800acfa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800acfe:	681b      	ldr	r3, [r3, #0]
 800ad00:	693a      	ldr	r2, [r7, #16]
 800ad02:	0151      	lsls	r1, r2, #5
 800ad04:	697a      	ldr	r2, [r7, #20]
 800ad06:	440a      	add	r2, r1
 800ad08:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ad0c:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800ad10:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800ad12:	2300      	movs	r3, #0
}
 800ad14:	4618      	mov	r0, r3
 800ad16:	3718      	adds	r7, #24
 800ad18:	46bd      	mov	sp, r7
 800ad1a:	bd80      	pop	{r7, pc}
 800ad1c:	1ff80000 	.word	0x1ff80000

0800ad20 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800ad20:	b480      	push	{r7}
 800ad22:	b087      	sub	sp, #28
 800ad24:	af00      	add	r7, sp, #0
 800ad26:	6078      	str	r0, [r7, #4]
 800ad28:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800ad2a:	2300      	movs	r3, #0
 800ad2c:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 800ad2e:	2300      	movs	r3, #0
 800ad30:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ad32:	687b      	ldr	r3, [r7, #4]
 800ad34:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800ad36:	683b      	ldr	r3, [r7, #0]
 800ad38:	785b      	ldrb	r3, [r3, #1]
 800ad3a:	2b01      	cmp	r3, #1
 800ad3c:	d14a      	bne.n	800add4 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800ad3e:	683b      	ldr	r3, [r7, #0]
 800ad40:	781b      	ldrb	r3, [r3, #0]
 800ad42:	015a      	lsls	r2, r3, #5
 800ad44:	693b      	ldr	r3, [r7, #16]
 800ad46:	4413      	add	r3, r2
 800ad48:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ad4c:	681b      	ldr	r3, [r3, #0]
 800ad4e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800ad52:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800ad56:	f040 8086 	bne.w	800ae66 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 800ad5a:	683b      	ldr	r3, [r7, #0]
 800ad5c:	781b      	ldrb	r3, [r3, #0]
 800ad5e:	015a      	lsls	r2, r3, #5
 800ad60:	693b      	ldr	r3, [r7, #16]
 800ad62:	4413      	add	r3, r2
 800ad64:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ad68:	681b      	ldr	r3, [r3, #0]
 800ad6a:	683a      	ldr	r2, [r7, #0]
 800ad6c:	7812      	ldrb	r2, [r2, #0]
 800ad6e:	0151      	lsls	r1, r2, #5
 800ad70:	693a      	ldr	r2, [r7, #16]
 800ad72:	440a      	add	r2, r1
 800ad74:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ad78:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800ad7c:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 800ad7e:	683b      	ldr	r3, [r7, #0]
 800ad80:	781b      	ldrb	r3, [r3, #0]
 800ad82:	015a      	lsls	r2, r3, #5
 800ad84:	693b      	ldr	r3, [r7, #16]
 800ad86:	4413      	add	r3, r2
 800ad88:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ad8c:	681b      	ldr	r3, [r3, #0]
 800ad8e:	683a      	ldr	r2, [r7, #0]
 800ad90:	7812      	ldrb	r2, [r2, #0]
 800ad92:	0151      	lsls	r1, r2, #5
 800ad94:	693a      	ldr	r2, [r7, #16]
 800ad96:	440a      	add	r2, r1
 800ad98:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ad9c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800ada0:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800ada2:	68fb      	ldr	r3, [r7, #12]
 800ada4:	3301      	adds	r3, #1
 800ada6:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800ada8:	68fb      	ldr	r3, [r7, #12]
 800adaa:	f242 7210 	movw	r2, #10000	@ 0x2710
 800adae:	4293      	cmp	r3, r2
 800adb0:	d902      	bls.n	800adb8 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 800adb2:	2301      	movs	r3, #1
 800adb4:	75fb      	strb	r3, [r7, #23]
          break;
 800adb6:	e056      	b.n	800ae66 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 800adb8:	683b      	ldr	r3, [r7, #0]
 800adba:	781b      	ldrb	r3, [r3, #0]
 800adbc:	015a      	lsls	r2, r3, #5
 800adbe:	693b      	ldr	r3, [r7, #16]
 800adc0:	4413      	add	r3, r2
 800adc2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800adc6:	681b      	ldr	r3, [r3, #0]
 800adc8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800adcc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800add0:	d0e7      	beq.n	800ada2 <USB_EPStopXfer+0x82>
 800add2:	e048      	b.n	800ae66 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800add4:	683b      	ldr	r3, [r7, #0]
 800add6:	781b      	ldrb	r3, [r3, #0]
 800add8:	015a      	lsls	r2, r3, #5
 800adda:	693b      	ldr	r3, [r7, #16]
 800addc:	4413      	add	r3, r2
 800adde:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ade2:	681b      	ldr	r3, [r3, #0]
 800ade4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800ade8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800adec:	d13b      	bne.n	800ae66 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 800adee:	683b      	ldr	r3, [r7, #0]
 800adf0:	781b      	ldrb	r3, [r3, #0]
 800adf2:	015a      	lsls	r2, r3, #5
 800adf4:	693b      	ldr	r3, [r7, #16]
 800adf6:	4413      	add	r3, r2
 800adf8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800adfc:	681b      	ldr	r3, [r3, #0]
 800adfe:	683a      	ldr	r2, [r7, #0]
 800ae00:	7812      	ldrb	r2, [r2, #0]
 800ae02:	0151      	lsls	r1, r2, #5
 800ae04:	693a      	ldr	r2, [r7, #16]
 800ae06:	440a      	add	r2, r1
 800ae08:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ae0c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800ae10:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 800ae12:	683b      	ldr	r3, [r7, #0]
 800ae14:	781b      	ldrb	r3, [r3, #0]
 800ae16:	015a      	lsls	r2, r3, #5
 800ae18:	693b      	ldr	r3, [r7, #16]
 800ae1a:	4413      	add	r3, r2
 800ae1c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ae20:	681b      	ldr	r3, [r3, #0]
 800ae22:	683a      	ldr	r2, [r7, #0]
 800ae24:	7812      	ldrb	r2, [r2, #0]
 800ae26:	0151      	lsls	r1, r2, #5
 800ae28:	693a      	ldr	r2, [r7, #16]
 800ae2a:	440a      	add	r2, r1
 800ae2c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ae30:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800ae34:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800ae36:	68fb      	ldr	r3, [r7, #12]
 800ae38:	3301      	adds	r3, #1
 800ae3a:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800ae3c:	68fb      	ldr	r3, [r7, #12]
 800ae3e:	f242 7210 	movw	r2, #10000	@ 0x2710
 800ae42:	4293      	cmp	r3, r2
 800ae44:	d902      	bls.n	800ae4c <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 800ae46:	2301      	movs	r3, #1
 800ae48:	75fb      	strb	r3, [r7, #23]
          break;
 800ae4a:	e00c      	b.n	800ae66 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 800ae4c:	683b      	ldr	r3, [r7, #0]
 800ae4e:	781b      	ldrb	r3, [r3, #0]
 800ae50:	015a      	lsls	r2, r3, #5
 800ae52:	693b      	ldr	r3, [r7, #16]
 800ae54:	4413      	add	r3, r2
 800ae56:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ae5a:	681b      	ldr	r3, [r3, #0]
 800ae5c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800ae60:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800ae64:	d0e7      	beq.n	800ae36 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 800ae66:	7dfb      	ldrb	r3, [r7, #23]
}
 800ae68:	4618      	mov	r0, r3
 800ae6a:	371c      	adds	r7, #28
 800ae6c:	46bd      	mov	sp, r7
 800ae6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae72:	4770      	bx	lr

0800ae74 <USB_WritePacket>:
  * @param  len  Number of bytes to write
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len)
{
 800ae74:	b480      	push	{r7}
 800ae76:	b089      	sub	sp, #36	@ 0x24
 800ae78:	af00      	add	r7, sp, #0
 800ae7a:	60f8      	str	r0, [r7, #12]
 800ae7c:	60b9      	str	r1, [r7, #8]
 800ae7e:	4611      	mov	r1, r2
 800ae80:	461a      	mov	r2, r3
 800ae82:	460b      	mov	r3, r1
 800ae84:	71fb      	strb	r3, [r7, #7]
 800ae86:	4613      	mov	r3, r2
 800ae88:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ae8a:	68fb      	ldr	r3, [r7, #12]
 800ae8c:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800ae8e:	68bb      	ldr	r3, [r7, #8]
 800ae90:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  count32b = ((uint32_t)len + 3U) / 4U;
 800ae92:	88bb      	ldrh	r3, [r7, #4]
 800ae94:	3303      	adds	r3, #3
 800ae96:	089b      	lsrs	r3, r3, #2
 800ae98:	613b      	str	r3, [r7, #16]
  for (i = 0U; i < count32b; i++)
 800ae9a:	2300      	movs	r3, #0
 800ae9c:	61bb      	str	r3, [r7, #24]
 800ae9e:	e018      	b.n	800aed2 <USB_WritePacket+0x5e>
  {
    USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800aea0:	79fb      	ldrb	r3, [r7, #7]
 800aea2:	031a      	lsls	r2, r3, #12
 800aea4:	697b      	ldr	r3, [r7, #20]
 800aea6:	4413      	add	r3, r2
 800aea8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800aeac:	461a      	mov	r2, r3
 800aeae:	69fb      	ldr	r3, [r7, #28]
 800aeb0:	681b      	ldr	r3, [r3, #0]
 800aeb2:	6013      	str	r3, [r2, #0]
    pSrc++;
 800aeb4:	69fb      	ldr	r3, [r7, #28]
 800aeb6:	3301      	adds	r3, #1
 800aeb8:	61fb      	str	r3, [r7, #28]
    pSrc++;
 800aeba:	69fb      	ldr	r3, [r7, #28]
 800aebc:	3301      	adds	r3, #1
 800aebe:	61fb      	str	r3, [r7, #28]
    pSrc++;
 800aec0:	69fb      	ldr	r3, [r7, #28]
 800aec2:	3301      	adds	r3, #1
 800aec4:	61fb      	str	r3, [r7, #28]
    pSrc++;
 800aec6:	69fb      	ldr	r3, [r7, #28]
 800aec8:	3301      	adds	r3, #1
 800aeca:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 800aecc:	69bb      	ldr	r3, [r7, #24]
 800aece:	3301      	adds	r3, #1
 800aed0:	61bb      	str	r3, [r7, #24]
 800aed2:	69ba      	ldr	r2, [r7, #24]
 800aed4:	693b      	ldr	r3, [r7, #16]
 800aed6:	429a      	cmp	r2, r3
 800aed8:	d3e2      	bcc.n	800aea0 <USB_WritePacket+0x2c>
  }

  return HAL_OK;
 800aeda:	2300      	movs	r3, #0
}
 800aedc:	4618      	mov	r0, r3
 800aede:	3724      	adds	r7, #36	@ 0x24
 800aee0:	46bd      	mov	sp, r7
 800aee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aee6:	4770      	bx	lr

0800aee8 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800aee8:	b480      	push	{r7}
 800aeea:	b08b      	sub	sp, #44	@ 0x2c
 800aeec:	af00      	add	r7, sp, #0
 800aeee:	60f8      	str	r0, [r7, #12]
 800aef0:	60b9      	str	r1, [r7, #8]
 800aef2:	4613      	mov	r3, r2
 800aef4:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800aef6:	68fb      	ldr	r3, [r7, #12]
 800aef8:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800aefa:	68bb      	ldr	r3, [r7, #8]
 800aefc:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800aefe:	88fb      	ldrh	r3, [r7, #6]
 800af00:	089b      	lsrs	r3, r3, #2
 800af02:	b29b      	uxth	r3, r3
 800af04:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800af06:	88fb      	ldrh	r3, [r7, #6]
 800af08:	f003 0303 	and.w	r3, r3, #3
 800af0c:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800af0e:	2300      	movs	r3, #0
 800af10:	623b      	str	r3, [r7, #32]
 800af12:	e014      	b.n	800af3e <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800af14:	69bb      	ldr	r3, [r7, #24]
 800af16:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800af1a:	681a      	ldr	r2, [r3, #0]
 800af1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800af1e:	601a      	str	r2, [r3, #0]
    pDest++;
 800af20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800af22:	3301      	adds	r3, #1
 800af24:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800af26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800af28:	3301      	adds	r3, #1
 800af2a:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800af2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800af2e:	3301      	adds	r3, #1
 800af30:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800af32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800af34:	3301      	adds	r3, #1
 800af36:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 800af38:	6a3b      	ldr	r3, [r7, #32]
 800af3a:	3301      	adds	r3, #1
 800af3c:	623b      	str	r3, [r7, #32]
 800af3e:	6a3a      	ldr	r2, [r7, #32]
 800af40:	697b      	ldr	r3, [r7, #20]
 800af42:	429a      	cmp	r2, r3
 800af44:	d3e6      	bcc.n	800af14 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800af46:	8bfb      	ldrh	r3, [r7, #30]
 800af48:	2b00      	cmp	r3, #0
 800af4a:	d01e      	beq.n	800af8a <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800af4c:	2300      	movs	r3, #0
 800af4e:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800af50:	69bb      	ldr	r3, [r7, #24]
 800af52:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800af56:	461a      	mov	r2, r3
 800af58:	f107 0310 	add.w	r3, r7, #16
 800af5c:	6812      	ldr	r2, [r2, #0]
 800af5e:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800af60:	693a      	ldr	r2, [r7, #16]
 800af62:	6a3b      	ldr	r3, [r7, #32]
 800af64:	b2db      	uxtb	r3, r3
 800af66:	00db      	lsls	r3, r3, #3
 800af68:	fa22 f303 	lsr.w	r3, r2, r3
 800af6c:	b2da      	uxtb	r2, r3
 800af6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800af70:	701a      	strb	r2, [r3, #0]
      i++;
 800af72:	6a3b      	ldr	r3, [r7, #32]
 800af74:	3301      	adds	r3, #1
 800af76:	623b      	str	r3, [r7, #32]
      pDest++;
 800af78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800af7a:	3301      	adds	r3, #1
 800af7c:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 800af7e:	8bfb      	ldrh	r3, [r7, #30]
 800af80:	3b01      	subs	r3, #1
 800af82:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800af84:	8bfb      	ldrh	r3, [r7, #30]
 800af86:	2b00      	cmp	r3, #0
 800af88:	d1ea      	bne.n	800af60 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800af8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800af8c:	4618      	mov	r0, r3
 800af8e:	372c      	adds	r7, #44	@ 0x2c
 800af90:	46bd      	mov	sp, r7
 800af92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af96:	4770      	bx	lr

0800af98 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800af98:	b480      	push	{r7}
 800af9a:	b085      	sub	sp, #20
 800af9c:	af00      	add	r7, sp, #0
 800af9e:	6078      	str	r0, [r7, #4]
 800afa0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800afa2:	687b      	ldr	r3, [r7, #4]
 800afa4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800afa6:	683b      	ldr	r3, [r7, #0]
 800afa8:	781b      	ldrb	r3, [r3, #0]
 800afaa:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800afac:	683b      	ldr	r3, [r7, #0]
 800afae:	785b      	ldrb	r3, [r3, #1]
 800afb0:	2b01      	cmp	r3, #1
 800afb2:	d12c      	bne.n	800b00e <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800afb4:	68bb      	ldr	r3, [r7, #8]
 800afb6:	015a      	lsls	r2, r3, #5
 800afb8:	68fb      	ldr	r3, [r7, #12]
 800afba:	4413      	add	r3, r2
 800afbc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800afc0:	681b      	ldr	r3, [r3, #0]
 800afc2:	2b00      	cmp	r3, #0
 800afc4:	db12      	blt.n	800afec <USB_EPSetStall+0x54>
 800afc6:	68bb      	ldr	r3, [r7, #8]
 800afc8:	2b00      	cmp	r3, #0
 800afca:	d00f      	beq.n	800afec <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800afcc:	68bb      	ldr	r3, [r7, #8]
 800afce:	015a      	lsls	r2, r3, #5
 800afd0:	68fb      	ldr	r3, [r7, #12]
 800afd2:	4413      	add	r3, r2
 800afd4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800afd8:	681b      	ldr	r3, [r3, #0]
 800afda:	68ba      	ldr	r2, [r7, #8]
 800afdc:	0151      	lsls	r1, r2, #5
 800afde:	68fa      	ldr	r2, [r7, #12]
 800afe0:	440a      	add	r2, r1
 800afe2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800afe6:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800afea:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800afec:	68bb      	ldr	r3, [r7, #8]
 800afee:	015a      	lsls	r2, r3, #5
 800aff0:	68fb      	ldr	r3, [r7, #12]
 800aff2:	4413      	add	r3, r2
 800aff4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800aff8:	681b      	ldr	r3, [r3, #0]
 800affa:	68ba      	ldr	r2, [r7, #8]
 800affc:	0151      	lsls	r1, r2, #5
 800affe:	68fa      	ldr	r2, [r7, #12]
 800b000:	440a      	add	r2, r1
 800b002:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b006:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800b00a:	6013      	str	r3, [r2, #0]
 800b00c:	e02b      	b.n	800b066 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800b00e:	68bb      	ldr	r3, [r7, #8]
 800b010:	015a      	lsls	r2, r3, #5
 800b012:	68fb      	ldr	r3, [r7, #12]
 800b014:	4413      	add	r3, r2
 800b016:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b01a:	681b      	ldr	r3, [r3, #0]
 800b01c:	2b00      	cmp	r3, #0
 800b01e:	db12      	blt.n	800b046 <USB_EPSetStall+0xae>
 800b020:	68bb      	ldr	r3, [r7, #8]
 800b022:	2b00      	cmp	r3, #0
 800b024:	d00f      	beq.n	800b046 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800b026:	68bb      	ldr	r3, [r7, #8]
 800b028:	015a      	lsls	r2, r3, #5
 800b02a:	68fb      	ldr	r3, [r7, #12]
 800b02c:	4413      	add	r3, r2
 800b02e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b032:	681b      	ldr	r3, [r3, #0]
 800b034:	68ba      	ldr	r2, [r7, #8]
 800b036:	0151      	lsls	r1, r2, #5
 800b038:	68fa      	ldr	r2, [r7, #12]
 800b03a:	440a      	add	r2, r1
 800b03c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b040:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800b044:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800b046:	68bb      	ldr	r3, [r7, #8]
 800b048:	015a      	lsls	r2, r3, #5
 800b04a:	68fb      	ldr	r3, [r7, #12]
 800b04c:	4413      	add	r3, r2
 800b04e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b052:	681b      	ldr	r3, [r3, #0]
 800b054:	68ba      	ldr	r2, [r7, #8]
 800b056:	0151      	lsls	r1, r2, #5
 800b058:	68fa      	ldr	r2, [r7, #12]
 800b05a:	440a      	add	r2, r1
 800b05c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b060:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800b064:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800b066:	2300      	movs	r3, #0
}
 800b068:	4618      	mov	r0, r3
 800b06a:	3714      	adds	r7, #20
 800b06c:	46bd      	mov	sp, r7
 800b06e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b072:	4770      	bx	lr

0800b074 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800b074:	b480      	push	{r7}
 800b076:	b085      	sub	sp, #20
 800b078:	af00      	add	r7, sp, #0
 800b07a:	6078      	str	r0, [r7, #4]
 800b07c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b07e:	687b      	ldr	r3, [r7, #4]
 800b080:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800b082:	683b      	ldr	r3, [r7, #0]
 800b084:	781b      	ldrb	r3, [r3, #0]
 800b086:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800b088:	683b      	ldr	r3, [r7, #0]
 800b08a:	785b      	ldrb	r3, [r3, #1]
 800b08c:	2b01      	cmp	r3, #1
 800b08e:	d128      	bne.n	800b0e2 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800b090:	68bb      	ldr	r3, [r7, #8]
 800b092:	015a      	lsls	r2, r3, #5
 800b094:	68fb      	ldr	r3, [r7, #12]
 800b096:	4413      	add	r3, r2
 800b098:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b09c:	681b      	ldr	r3, [r3, #0]
 800b09e:	68ba      	ldr	r2, [r7, #8]
 800b0a0:	0151      	lsls	r1, r2, #5
 800b0a2:	68fa      	ldr	r2, [r7, #12]
 800b0a4:	440a      	add	r2, r1
 800b0a6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b0aa:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800b0ae:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800b0b0:	683b      	ldr	r3, [r7, #0]
 800b0b2:	791b      	ldrb	r3, [r3, #4]
 800b0b4:	2b03      	cmp	r3, #3
 800b0b6:	d003      	beq.n	800b0c0 <USB_EPClearStall+0x4c>
 800b0b8:	683b      	ldr	r3, [r7, #0]
 800b0ba:	791b      	ldrb	r3, [r3, #4]
 800b0bc:	2b02      	cmp	r3, #2
 800b0be:	d138      	bne.n	800b132 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800b0c0:	68bb      	ldr	r3, [r7, #8]
 800b0c2:	015a      	lsls	r2, r3, #5
 800b0c4:	68fb      	ldr	r3, [r7, #12]
 800b0c6:	4413      	add	r3, r2
 800b0c8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b0cc:	681b      	ldr	r3, [r3, #0]
 800b0ce:	68ba      	ldr	r2, [r7, #8]
 800b0d0:	0151      	lsls	r1, r2, #5
 800b0d2:	68fa      	ldr	r2, [r7, #12]
 800b0d4:	440a      	add	r2, r1
 800b0d6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b0da:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b0de:	6013      	str	r3, [r2, #0]
 800b0e0:	e027      	b.n	800b132 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800b0e2:	68bb      	ldr	r3, [r7, #8]
 800b0e4:	015a      	lsls	r2, r3, #5
 800b0e6:	68fb      	ldr	r3, [r7, #12]
 800b0e8:	4413      	add	r3, r2
 800b0ea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b0ee:	681b      	ldr	r3, [r3, #0]
 800b0f0:	68ba      	ldr	r2, [r7, #8]
 800b0f2:	0151      	lsls	r1, r2, #5
 800b0f4:	68fa      	ldr	r2, [r7, #12]
 800b0f6:	440a      	add	r2, r1
 800b0f8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b0fc:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800b100:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800b102:	683b      	ldr	r3, [r7, #0]
 800b104:	791b      	ldrb	r3, [r3, #4]
 800b106:	2b03      	cmp	r3, #3
 800b108:	d003      	beq.n	800b112 <USB_EPClearStall+0x9e>
 800b10a:	683b      	ldr	r3, [r7, #0]
 800b10c:	791b      	ldrb	r3, [r3, #4]
 800b10e:	2b02      	cmp	r3, #2
 800b110:	d10f      	bne.n	800b132 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800b112:	68bb      	ldr	r3, [r7, #8]
 800b114:	015a      	lsls	r2, r3, #5
 800b116:	68fb      	ldr	r3, [r7, #12]
 800b118:	4413      	add	r3, r2
 800b11a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b11e:	681b      	ldr	r3, [r3, #0]
 800b120:	68ba      	ldr	r2, [r7, #8]
 800b122:	0151      	lsls	r1, r2, #5
 800b124:	68fa      	ldr	r2, [r7, #12]
 800b126:	440a      	add	r2, r1
 800b128:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b12c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b130:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800b132:	2300      	movs	r3, #0
}
 800b134:	4618      	mov	r0, r3
 800b136:	3714      	adds	r7, #20
 800b138:	46bd      	mov	sp, r7
 800b13a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b13e:	4770      	bx	lr

0800b140 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800b140:	b480      	push	{r7}
 800b142:	b085      	sub	sp, #20
 800b144:	af00      	add	r7, sp, #0
 800b146:	6078      	str	r0, [r7, #4]
 800b148:	460b      	mov	r3, r1
 800b14a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b14c:	687b      	ldr	r3, [r7, #4]
 800b14e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800b150:	68fb      	ldr	r3, [r7, #12]
 800b152:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b156:	681b      	ldr	r3, [r3, #0]
 800b158:	68fa      	ldr	r2, [r7, #12]
 800b15a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800b15e:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800b162:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800b164:	68fb      	ldr	r3, [r7, #12]
 800b166:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b16a:	681a      	ldr	r2, [r3, #0]
 800b16c:	78fb      	ldrb	r3, [r7, #3]
 800b16e:	011b      	lsls	r3, r3, #4
 800b170:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 800b174:	68f9      	ldr	r1, [r7, #12]
 800b176:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800b17a:	4313      	orrs	r3, r2
 800b17c:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800b17e:	2300      	movs	r3, #0
}
 800b180:	4618      	mov	r0, r3
 800b182:	3714      	adds	r7, #20
 800b184:	46bd      	mov	sp, r7
 800b186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b18a:	4770      	bx	lr

0800b18c <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800b18c:	b480      	push	{r7}
 800b18e:	b085      	sub	sp, #20
 800b190:	af00      	add	r7, sp, #0
 800b192:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b194:	687b      	ldr	r3, [r7, #4]
 800b196:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800b198:	68fb      	ldr	r3, [r7, #12]
 800b19a:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800b19e:	681b      	ldr	r3, [r3, #0]
 800b1a0:	68fa      	ldr	r2, [r7, #12]
 800b1a2:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800b1a6:	f023 0303 	bic.w	r3, r3, #3
 800b1aa:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800b1ac:	68fb      	ldr	r3, [r7, #12]
 800b1ae:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b1b2:	685b      	ldr	r3, [r3, #4]
 800b1b4:	68fa      	ldr	r2, [r7, #12]
 800b1b6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800b1ba:	f023 0302 	bic.w	r3, r3, #2
 800b1be:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800b1c0:	2300      	movs	r3, #0
}
 800b1c2:	4618      	mov	r0, r3
 800b1c4:	3714      	adds	r7, #20
 800b1c6:	46bd      	mov	sp, r7
 800b1c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1cc:	4770      	bx	lr

0800b1ce <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800b1ce:	b480      	push	{r7}
 800b1d0:	b085      	sub	sp, #20
 800b1d2:	af00      	add	r7, sp, #0
 800b1d4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b1d6:	687b      	ldr	r3, [r7, #4]
 800b1d8:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800b1da:	68fb      	ldr	r3, [r7, #12]
 800b1dc:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800b1e0:	681b      	ldr	r3, [r3, #0]
 800b1e2:	68fa      	ldr	r2, [r7, #12]
 800b1e4:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800b1e8:	f023 0303 	bic.w	r3, r3, #3
 800b1ec:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800b1ee:	68fb      	ldr	r3, [r7, #12]
 800b1f0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b1f4:	685b      	ldr	r3, [r3, #4]
 800b1f6:	68fa      	ldr	r2, [r7, #12]
 800b1f8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800b1fc:	f043 0302 	orr.w	r3, r3, #2
 800b200:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800b202:	2300      	movs	r3, #0
}
 800b204:	4618      	mov	r0, r3
 800b206:	3714      	adds	r7, #20
 800b208:	46bd      	mov	sp, r7
 800b20a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b20e:	4770      	bx	lr

0800b210 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 800b210:	b480      	push	{r7}
 800b212:	b085      	sub	sp, #20
 800b214:	af00      	add	r7, sp, #0
 800b216:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800b218:	687b      	ldr	r3, [r7, #4]
 800b21a:	695b      	ldr	r3, [r3, #20]
 800b21c:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800b21e:	687b      	ldr	r3, [r7, #4]
 800b220:	699b      	ldr	r3, [r3, #24]
 800b222:	68fa      	ldr	r2, [r7, #12]
 800b224:	4013      	ands	r3, r2
 800b226:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800b228:	68fb      	ldr	r3, [r7, #12]
}
 800b22a:	4618      	mov	r0, r3
 800b22c:	3714      	adds	r7, #20
 800b22e:	46bd      	mov	sp, r7
 800b230:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b234:	4770      	bx	lr

0800b236 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800b236:	b480      	push	{r7}
 800b238:	b085      	sub	sp, #20
 800b23a:	af00      	add	r7, sp, #0
 800b23c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b23e:	687b      	ldr	r3, [r7, #4]
 800b240:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800b242:	68fb      	ldr	r3, [r7, #12]
 800b244:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b248:	699b      	ldr	r3, [r3, #24]
 800b24a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800b24c:	68fb      	ldr	r3, [r7, #12]
 800b24e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b252:	69db      	ldr	r3, [r3, #28]
 800b254:	68ba      	ldr	r2, [r7, #8]
 800b256:	4013      	ands	r3, r2
 800b258:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800b25a:	68bb      	ldr	r3, [r7, #8]
 800b25c:	0c1b      	lsrs	r3, r3, #16
}
 800b25e:	4618      	mov	r0, r3
 800b260:	3714      	adds	r7, #20
 800b262:	46bd      	mov	sp, r7
 800b264:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b268:	4770      	bx	lr

0800b26a <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800b26a:	b480      	push	{r7}
 800b26c:	b085      	sub	sp, #20
 800b26e:	af00      	add	r7, sp, #0
 800b270:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b272:	687b      	ldr	r3, [r7, #4]
 800b274:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800b276:	68fb      	ldr	r3, [r7, #12]
 800b278:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b27c:	699b      	ldr	r3, [r3, #24]
 800b27e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800b280:	68fb      	ldr	r3, [r7, #12]
 800b282:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b286:	69db      	ldr	r3, [r3, #28]
 800b288:	68ba      	ldr	r2, [r7, #8]
 800b28a:	4013      	ands	r3, r2
 800b28c:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800b28e:	68bb      	ldr	r3, [r7, #8]
 800b290:	b29b      	uxth	r3, r3
}
 800b292:	4618      	mov	r0, r3
 800b294:	3714      	adds	r7, #20
 800b296:	46bd      	mov	sp, r7
 800b298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b29c:	4770      	bx	lr

0800b29e <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800b29e:	b480      	push	{r7}
 800b2a0:	b085      	sub	sp, #20
 800b2a2:	af00      	add	r7, sp, #0
 800b2a4:	6078      	str	r0, [r7, #4]
 800b2a6:	460b      	mov	r3, r1
 800b2a8:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b2aa:	687b      	ldr	r3, [r7, #4]
 800b2ac:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800b2ae:	78fb      	ldrb	r3, [r7, #3]
 800b2b0:	015a      	lsls	r2, r3, #5
 800b2b2:	68fb      	ldr	r3, [r7, #12]
 800b2b4:	4413      	add	r3, r2
 800b2b6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b2ba:	689b      	ldr	r3, [r3, #8]
 800b2bc:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800b2be:	68fb      	ldr	r3, [r7, #12]
 800b2c0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b2c4:	695b      	ldr	r3, [r3, #20]
 800b2c6:	68ba      	ldr	r2, [r7, #8]
 800b2c8:	4013      	ands	r3, r2
 800b2ca:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800b2cc:	68bb      	ldr	r3, [r7, #8]
}
 800b2ce:	4618      	mov	r0, r3
 800b2d0:	3714      	adds	r7, #20
 800b2d2:	46bd      	mov	sp, r7
 800b2d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2d8:	4770      	bx	lr

0800b2da <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800b2da:	b480      	push	{r7}
 800b2dc:	b087      	sub	sp, #28
 800b2de:	af00      	add	r7, sp, #0
 800b2e0:	6078      	str	r0, [r7, #4]
 800b2e2:	460b      	mov	r3, r1
 800b2e4:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b2e6:	687b      	ldr	r3, [r7, #4]
 800b2e8:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800b2ea:	697b      	ldr	r3, [r7, #20]
 800b2ec:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b2f0:	691b      	ldr	r3, [r3, #16]
 800b2f2:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800b2f4:	697b      	ldr	r3, [r7, #20]
 800b2f6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b2fa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b2fc:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800b2fe:	78fb      	ldrb	r3, [r7, #3]
 800b300:	f003 030f 	and.w	r3, r3, #15
 800b304:	68fa      	ldr	r2, [r7, #12]
 800b306:	fa22 f303 	lsr.w	r3, r2, r3
 800b30a:	01db      	lsls	r3, r3, #7
 800b30c:	b2db      	uxtb	r3, r3
 800b30e:	693a      	ldr	r2, [r7, #16]
 800b310:	4313      	orrs	r3, r2
 800b312:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800b314:	78fb      	ldrb	r3, [r7, #3]
 800b316:	015a      	lsls	r2, r3, #5
 800b318:	697b      	ldr	r3, [r7, #20]
 800b31a:	4413      	add	r3, r2
 800b31c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b320:	689b      	ldr	r3, [r3, #8]
 800b322:	693a      	ldr	r2, [r7, #16]
 800b324:	4013      	ands	r3, r2
 800b326:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800b328:	68bb      	ldr	r3, [r7, #8]
}
 800b32a:	4618      	mov	r0, r3
 800b32c:	371c      	adds	r7, #28
 800b32e:	46bd      	mov	sp, r7
 800b330:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b334:	4770      	bx	lr

0800b336 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800b336:	b480      	push	{r7}
 800b338:	b083      	sub	sp, #12
 800b33a:	af00      	add	r7, sp, #0
 800b33c:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800b33e:	687b      	ldr	r3, [r7, #4]
 800b340:	695b      	ldr	r3, [r3, #20]
 800b342:	f003 0301 	and.w	r3, r3, #1
}
 800b346:	4618      	mov	r0, r3
 800b348:	370c      	adds	r7, #12
 800b34a:	46bd      	mov	sp, r7
 800b34c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b350:	4770      	bx	lr

0800b352 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 800b352:	b480      	push	{r7}
 800b354:	b085      	sub	sp, #20
 800b356:	af00      	add	r7, sp, #0
 800b358:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b35a:	687b      	ldr	r3, [r7, #4]
 800b35c:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800b35e:	68fb      	ldr	r3, [r7, #12]
 800b360:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b364:	681b      	ldr	r3, [r3, #0]
 800b366:	68fa      	ldr	r2, [r7, #12]
 800b368:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b36c:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800b370:	f023 0307 	bic.w	r3, r3, #7
 800b374:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800b376:	68fb      	ldr	r3, [r7, #12]
 800b378:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b37c:	685b      	ldr	r3, [r3, #4]
 800b37e:	68fa      	ldr	r2, [r7, #12]
 800b380:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800b384:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b388:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800b38a:	2300      	movs	r3, #0
}
 800b38c:	4618      	mov	r0, r3
 800b38e:	3714      	adds	r7, #20
 800b390:	46bd      	mov	sp, r7
 800b392:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b396:	4770      	bx	lr

0800b398 <USB_EP0_OutStart>:
  * @param  USBx  Selected device
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, const uint8_t *psetup)
{
 800b398:	b480      	push	{r7}
 800b39a:	b085      	sub	sp, #20
 800b39c:	af00      	add	r7, sp, #0
 800b39e:	6078      	str	r0, [r7, #4]
 800b3a0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b3a2:	687b      	ldr	r3, [r7, #4]
 800b3a4:	60fb      	str	r3, [r7, #12]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800b3a6:	687b      	ldr	r3, [r7, #4]
 800b3a8:	333c      	adds	r3, #60	@ 0x3c
 800b3aa:	3304      	adds	r3, #4
 800b3ac:	681b      	ldr	r3, [r3, #0]
 800b3ae:	60bb      	str	r3, [r7, #8]
  UNUSED(psetup);

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800b3b0:	68bb      	ldr	r3, [r7, #8]
 800b3b2:	4a1c      	ldr	r2, [pc, #112]	@ (800b424 <USB_EP0_OutStart+0x8c>)
 800b3b4:	4293      	cmp	r3, r2
 800b3b6:	d90a      	bls.n	800b3ce <USB_EP0_OutStart+0x36>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800b3b8:	68fb      	ldr	r3, [r7, #12]
 800b3ba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b3be:	681b      	ldr	r3, [r3, #0]
 800b3c0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800b3c4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b3c8:	d101      	bne.n	800b3ce <USB_EP0_OutStart+0x36>
    {
      return HAL_OK;
 800b3ca:	2300      	movs	r3, #0
 800b3cc:	e024      	b.n	800b418 <USB_EP0_OutStart+0x80>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800b3ce:	68fb      	ldr	r3, [r7, #12]
 800b3d0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b3d4:	461a      	mov	r2, r3
 800b3d6:	2300      	movs	r3, #0
 800b3d8:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800b3da:	68fb      	ldr	r3, [r7, #12]
 800b3dc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b3e0:	691b      	ldr	r3, [r3, #16]
 800b3e2:	68fa      	ldr	r2, [r7, #12]
 800b3e4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b3e8:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800b3ec:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800b3ee:	68fb      	ldr	r3, [r7, #12]
 800b3f0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b3f4:	691b      	ldr	r3, [r3, #16]
 800b3f6:	68fa      	ldr	r2, [r7, #12]
 800b3f8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b3fc:	f043 0318 	orr.w	r3, r3, #24
 800b400:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800b402:	68fb      	ldr	r3, [r7, #12]
 800b404:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b408:	691b      	ldr	r3, [r3, #16]
 800b40a:	68fa      	ldr	r2, [r7, #12]
 800b40c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b410:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 800b414:	6113      	str	r3, [r2, #16]

  return HAL_OK;
 800b416:	2300      	movs	r3, #0
}
 800b418:	4618      	mov	r0, r3
 800b41a:	3714      	adds	r7, #20
 800b41c:	46bd      	mov	sp, r7
 800b41e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b422:	4770      	bx	lr
 800b424:	4f54300a 	.word	0x4f54300a

0800b428 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800b428:	b480      	push	{r7}
 800b42a:	b085      	sub	sp, #20
 800b42c:	af00      	add	r7, sp, #0
 800b42e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800b430:	2300      	movs	r3, #0
 800b432:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800b434:	68fb      	ldr	r3, [r7, #12]
 800b436:	3301      	adds	r3, #1
 800b438:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800b43a:	68fb      	ldr	r3, [r7, #12]
 800b43c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800b440:	d901      	bls.n	800b446 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800b442:	2303      	movs	r3, #3
 800b444:	e01b      	b.n	800b47e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800b446:	687b      	ldr	r3, [r7, #4]
 800b448:	691b      	ldr	r3, [r3, #16]
 800b44a:	2b00      	cmp	r3, #0
 800b44c:	daf2      	bge.n	800b434 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800b44e:	2300      	movs	r3, #0
 800b450:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800b452:	687b      	ldr	r3, [r7, #4]
 800b454:	691b      	ldr	r3, [r3, #16]
 800b456:	f043 0201 	orr.w	r2, r3, #1
 800b45a:	687b      	ldr	r3, [r7, #4]
 800b45c:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800b45e:	68fb      	ldr	r3, [r7, #12]
 800b460:	3301      	adds	r3, #1
 800b462:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800b464:	68fb      	ldr	r3, [r7, #12]
 800b466:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800b46a:	d901      	bls.n	800b470 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800b46c:	2303      	movs	r3, #3
 800b46e:	e006      	b.n	800b47e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800b470:	687b      	ldr	r3, [r7, #4]
 800b472:	691b      	ldr	r3, [r3, #16]
 800b474:	f003 0301 	and.w	r3, r3, #1
 800b478:	2b01      	cmp	r3, #1
 800b47a:	d0f0      	beq.n	800b45e <USB_CoreReset+0x36>

  return HAL_OK;
 800b47c:	2300      	movs	r3, #0
}
 800b47e:	4618      	mov	r0, r3
 800b480:	3714      	adds	r7, #20
 800b482:	46bd      	mov	sp, r7
 800b484:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b488:	4770      	bx	lr
	...

0800b48c <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800b48c:	b580      	push	{r7, lr}
 800b48e:	b084      	sub	sp, #16
 800b490:	af00      	add	r7, sp, #0
 800b492:	6078      	str	r0, [r7, #4]
 800b494:	460b      	mov	r3, r1
 800b496:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800b498:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 800b49c:	f002 fd9e 	bl	800dfdc <USBD_static_malloc>
 800b4a0:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800b4a2:	68fb      	ldr	r3, [r7, #12]
 800b4a4:	2b00      	cmp	r3, #0
 800b4a6:	d109      	bne.n	800b4bc <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800b4a8:	687b      	ldr	r3, [r7, #4]
 800b4aa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b4ae:	687b      	ldr	r3, [r7, #4]
 800b4b0:	32b0      	adds	r2, #176	@ 0xb0
 800b4b2:	2100      	movs	r1, #0
 800b4b4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 800b4b8:	2302      	movs	r3, #2
 800b4ba:	e0d4      	b.n	800b666 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 800b4bc:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 800b4c0:	2100      	movs	r1, #0
 800b4c2:	68f8      	ldr	r0, [r7, #12]
 800b4c4:	f002 ffb2 	bl	800e42c <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 800b4c8:	687b      	ldr	r3, [r7, #4]
 800b4ca:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b4ce:	687b      	ldr	r3, [r7, #4]
 800b4d0:	32b0      	adds	r2, #176	@ 0xb0
 800b4d2:	68f9      	ldr	r1, [r7, #12]
 800b4d4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 800b4d8:	687b      	ldr	r3, [r7, #4]
 800b4da:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b4de:	687b      	ldr	r3, [r7, #4]
 800b4e0:	32b0      	adds	r2, #176	@ 0xb0
 800b4e2:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800b4e6:	687b      	ldr	r3, [r7, #4]
 800b4e8:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b4ec:	687b      	ldr	r3, [r7, #4]
 800b4ee:	7c1b      	ldrb	r3, [r3, #16]
 800b4f0:	2b00      	cmp	r3, #0
 800b4f2:	d138      	bne.n	800b566 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800b4f4:	4b5e      	ldr	r3, [pc, #376]	@ (800b670 <USBD_CDC_Init+0x1e4>)
 800b4f6:	7819      	ldrb	r1, [r3, #0]
 800b4f8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800b4fc:	2202      	movs	r2, #2
 800b4fe:	6878      	ldr	r0, [r7, #4]
 800b500:	f002 fb58 	bl	800dbb4 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800b504:	4b5a      	ldr	r3, [pc, #360]	@ (800b670 <USBD_CDC_Init+0x1e4>)
 800b506:	781b      	ldrb	r3, [r3, #0]
 800b508:	f003 020f 	and.w	r2, r3, #15
 800b50c:	6879      	ldr	r1, [r7, #4]
 800b50e:	4613      	mov	r3, r2
 800b510:	009b      	lsls	r3, r3, #2
 800b512:	4413      	add	r3, r2
 800b514:	009b      	lsls	r3, r3, #2
 800b516:	440b      	add	r3, r1
 800b518:	3324      	adds	r3, #36	@ 0x24
 800b51a:	2201      	movs	r2, #1
 800b51c:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800b51e:	4b55      	ldr	r3, [pc, #340]	@ (800b674 <USBD_CDC_Init+0x1e8>)
 800b520:	7819      	ldrb	r1, [r3, #0]
 800b522:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800b526:	2202      	movs	r2, #2
 800b528:	6878      	ldr	r0, [r7, #4]
 800b52a:	f002 fb43 	bl	800dbb4 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800b52e:	4b51      	ldr	r3, [pc, #324]	@ (800b674 <USBD_CDC_Init+0x1e8>)
 800b530:	781b      	ldrb	r3, [r3, #0]
 800b532:	f003 020f 	and.w	r2, r3, #15
 800b536:	6879      	ldr	r1, [r7, #4]
 800b538:	4613      	mov	r3, r2
 800b53a:	009b      	lsls	r3, r3, #2
 800b53c:	4413      	add	r3, r2
 800b53e:	009b      	lsls	r3, r3, #2
 800b540:	440b      	add	r3, r1
 800b542:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800b546:	2201      	movs	r2, #1
 800b548:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800b54a:	4b4b      	ldr	r3, [pc, #300]	@ (800b678 <USBD_CDC_Init+0x1ec>)
 800b54c:	781b      	ldrb	r3, [r3, #0]
 800b54e:	f003 020f 	and.w	r2, r3, #15
 800b552:	6879      	ldr	r1, [r7, #4]
 800b554:	4613      	mov	r3, r2
 800b556:	009b      	lsls	r3, r3, #2
 800b558:	4413      	add	r3, r2
 800b55a:	009b      	lsls	r3, r3, #2
 800b55c:	440b      	add	r3, r1
 800b55e:	3326      	adds	r3, #38	@ 0x26
 800b560:	2210      	movs	r2, #16
 800b562:	801a      	strh	r2, [r3, #0]
 800b564:	e035      	b.n	800b5d2 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800b566:	4b42      	ldr	r3, [pc, #264]	@ (800b670 <USBD_CDC_Init+0x1e4>)
 800b568:	7819      	ldrb	r1, [r3, #0]
 800b56a:	2340      	movs	r3, #64	@ 0x40
 800b56c:	2202      	movs	r2, #2
 800b56e:	6878      	ldr	r0, [r7, #4]
 800b570:	f002 fb20 	bl	800dbb4 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800b574:	4b3e      	ldr	r3, [pc, #248]	@ (800b670 <USBD_CDC_Init+0x1e4>)
 800b576:	781b      	ldrb	r3, [r3, #0]
 800b578:	f003 020f 	and.w	r2, r3, #15
 800b57c:	6879      	ldr	r1, [r7, #4]
 800b57e:	4613      	mov	r3, r2
 800b580:	009b      	lsls	r3, r3, #2
 800b582:	4413      	add	r3, r2
 800b584:	009b      	lsls	r3, r3, #2
 800b586:	440b      	add	r3, r1
 800b588:	3324      	adds	r3, #36	@ 0x24
 800b58a:	2201      	movs	r2, #1
 800b58c:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800b58e:	4b39      	ldr	r3, [pc, #228]	@ (800b674 <USBD_CDC_Init+0x1e8>)
 800b590:	7819      	ldrb	r1, [r3, #0]
 800b592:	2340      	movs	r3, #64	@ 0x40
 800b594:	2202      	movs	r2, #2
 800b596:	6878      	ldr	r0, [r7, #4]
 800b598:	f002 fb0c 	bl	800dbb4 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800b59c:	4b35      	ldr	r3, [pc, #212]	@ (800b674 <USBD_CDC_Init+0x1e8>)
 800b59e:	781b      	ldrb	r3, [r3, #0]
 800b5a0:	f003 020f 	and.w	r2, r3, #15
 800b5a4:	6879      	ldr	r1, [r7, #4]
 800b5a6:	4613      	mov	r3, r2
 800b5a8:	009b      	lsls	r3, r3, #2
 800b5aa:	4413      	add	r3, r2
 800b5ac:	009b      	lsls	r3, r3, #2
 800b5ae:	440b      	add	r3, r1
 800b5b0:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800b5b4:	2201      	movs	r2, #1
 800b5b6:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800b5b8:	4b2f      	ldr	r3, [pc, #188]	@ (800b678 <USBD_CDC_Init+0x1ec>)
 800b5ba:	781b      	ldrb	r3, [r3, #0]
 800b5bc:	f003 020f 	and.w	r2, r3, #15
 800b5c0:	6879      	ldr	r1, [r7, #4]
 800b5c2:	4613      	mov	r3, r2
 800b5c4:	009b      	lsls	r3, r3, #2
 800b5c6:	4413      	add	r3, r2
 800b5c8:	009b      	lsls	r3, r3, #2
 800b5ca:	440b      	add	r3, r1
 800b5cc:	3326      	adds	r3, #38	@ 0x26
 800b5ce:	2210      	movs	r2, #16
 800b5d0:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800b5d2:	4b29      	ldr	r3, [pc, #164]	@ (800b678 <USBD_CDC_Init+0x1ec>)
 800b5d4:	7819      	ldrb	r1, [r3, #0]
 800b5d6:	2308      	movs	r3, #8
 800b5d8:	2203      	movs	r2, #3
 800b5da:	6878      	ldr	r0, [r7, #4]
 800b5dc:	f002 faea 	bl	800dbb4 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 800b5e0:	4b25      	ldr	r3, [pc, #148]	@ (800b678 <USBD_CDC_Init+0x1ec>)
 800b5e2:	781b      	ldrb	r3, [r3, #0]
 800b5e4:	f003 020f 	and.w	r2, r3, #15
 800b5e8:	6879      	ldr	r1, [r7, #4]
 800b5ea:	4613      	mov	r3, r2
 800b5ec:	009b      	lsls	r3, r3, #2
 800b5ee:	4413      	add	r3, r2
 800b5f0:	009b      	lsls	r3, r3, #2
 800b5f2:	440b      	add	r3, r1
 800b5f4:	3324      	adds	r3, #36	@ 0x24
 800b5f6:	2201      	movs	r2, #1
 800b5f8:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 800b5fa:	68fb      	ldr	r3, [r7, #12]
 800b5fc:	2200      	movs	r2, #0
 800b5fe:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 800b602:	687b      	ldr	r3, [r7, #4]
 800b604:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800b608:	687a      	ldr	r2, [r7, #4]
 800b60a:	33b0      	adds	r3, #176	@ 0xb0
 800b60c:	009b      	lsls	r3, r3, #2
 800b60e:	4413      	add	r3, r2
 800b610:	685b      	ldr	r3, [r3, #4]
 800b612:	681b      	ldr	r3, [r3, #0]
 800b614:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800b616:	68fb      	ldr	r3, [r7, #12]
 800b618:	2200      	movs	r2, #0
 800b61a:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 800b61e:	68fb      	ldr	r3, [r7, #12]
 800b620:	2200      	movs	r2, #0
 800b622:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 800b626:	68fb      	ldr	r3, [r7, #12]
 800b628:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 800b62c:	2b00      	cmp	r3, #0
 800b62e:	d101      	bne.n	800b634 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 800b630:	2302      	movs	r3, #2
 800b632:	e018      	b.n	800b666 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b634:	687b      	ldr	r3, [r7, #4]
 800b636:	7c1b      	ldrb	r3, [r3, #16]
 800b638:	2b00      	cmp	r3, #0
 800b63a:	d10a      	bne.n	800b652 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800b63c:	4b0d      	ldr	r3, [pc, #52]	@ (800b674 <USBD_CDC_Init+0x1e8>)
 800b63e:	7819      	ldrb	r1, [r3, #0]
 800b640:	68fb      	ldr	r3, [r7, #12]
 800b642:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800b646:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800b64a:	6878      	ldr	r0, [r7, #4]
 800b64c:	f002 fc2c 	bl	800dea8 <USBD_LL_PrepareReceive>
 800b650:	e008      	b.n	800b664 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800b652:	4b08      	ldr	r3, [pc, #32]	@ (800b674 <USBD_CDC_Init+0x1e8>)
 800b654:	7819      	ldrb	r1, [r3, #0]
 800b656:	68fb      	ldr	r3, [r7, #12]
 800b658:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800b65c:	2340      	movs	r3, #64	@ 0x40
 800b65e:	6878      	ldr	r0, [r7, #4]
 800b660:	f002 fc22 	bl	800dea8 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800b664:	2300      	movs	r3, #0
}
 800b666:	4618      	mov	r0, r3
 800b668:	3710      	adds	r7, #16
 800b66a:	46bd      	mov	sp, r7
 800b66c:	bd80      	pop	{r7, pc}
 800b66e:	bf00      	nop
 800b670:	20000093 	.word	0x20000093
 800b674:	20000094 	.word	0x20000094
 800b678:	20000095 	.word	0x20000095

0800b67c <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800b67c:	b580      	push	{r7, lr}
 800b67e:	b082      	sub	sp, #8
 800b680:	af00      	add	r7, sp, #0
 800b682:	6078      	str	r0, [r7, #4]
 800b684:	460b      	mov	r3, r1
 800b686:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 800b688:	4b3a      	ldr	r3, [pc, #232]	@ (800b774 <USBD_CDC_DeInit+0xf8>)
 800b68a:	781b      	ldrb	r3, [r3, #0]
 800b68c:	4619      	mov	r1, r3
 800b68e:	6878      	ldr	r0, [r7, #4]
 800b690:	f002 face 	bl	800dc30 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 800b694:	4b37      	ldr	r3, [pc, #220]	@ (800b774 <USBD_CDC_DeInit+0xf8>)
 800b696:	781b      	ldrb	r3, [r3, #0]
 800b698:	f003 020f 	and.w	r2, r3, #15
 800b69c:	6879      	ldr	r1, [r7, #4]
 800b69e:	4613      	mov	r3, r2
 800b6a0:	009b      	lsls	r3, r3, #2
 800b6a2:	4413      	add	r3, r2
 800b6a4:	009b      	lsls	r3, r3, #2
 800b6a6:	440b      	add	r3, r1
 800b6a8:	3324      	adds	r3, #36	@ 0x24
 800b6aa:	2200      	movs	r2, #0
 800b6ac:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 800b6ae:	4b32      	ldr	r3, [pc, #200]	@ (800b778 <USBD_CDC_DeInit+0xfc>)
 800b6b0:	781b      	ldrb	r3, [r3, #0]
 800b6b2:	4619      	mov	r1, r3
 800b6b4:	6878      	ldr	r0, [r7, #4]
 800b6b6:	f002 fabb 	bl	800dc30 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 800b6ba:	4b2f      	ldr	r3, [pc, #188]	@ (800b778 <USBD_CDC_DeInit+0xfc>)
 800b6bc:	781b      	ldrb	r3, [r3, #0]
 800b6be:	f003 020f 	and.w	r2, r3, #15
 800b6c2:	6879      	ldr	r1, [r7, #4]
 800b6c4:	4613      	mov	r3, r2
 800b6c6:	009b      	lsls	r3, r3, #2
 800b6c8:	4413      	add	r3, r2
 800b6ca:	009b      	lsls	r3, r3, #2
 800b6cc:	440b      	add	r3, r1
 800b6ce:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800b6d2:	2200      	movs	r2, #0
 800b6d4:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 800b6d6:	4b29      	ldr	r3, [pc, #164]	@ (800b77c <USBD_CDC_DeInit+0x100>)
 800b6d8:	781b      	ldrb	r3, [r3, #0]
 800b6da:	4619      	mov	r1, r3
 800b6dc:	6878      	ldr	r0, [r7, #4]
 800b6de:	f002 faa7 	bl	800dc30 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 800b6e2:	4b26      	ldr	r3, [pc, #152]	@ (800b77c <USBD_CDC_DeInit+0x100>)
 800b6e4:	781b      	ldrb	r3, [r3, #0]
 800b6e6:	f003 020f 	and.w	r2, r3, #15
 800b6ea:	6879      	ldr	r1, [r7, #4]
 800b6ec:	4613      	mov	r3, r2
 800b6ee:	009b      	lsls	r3, r3, #2
 800b6f0:	4413      	add	r3, r2
 800b6f2:	009b      	lsls	r3, r3, #2
 800b6f4:	440b      	add	r3, r1
 800b6f6:	3324      	adds	r3, #36	@ 0x24
 800b6f8:	2200      	movs	r2, #0
 800b6fa:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 800b6fc:	4b1f      	ldr	r3, [pc, #124]	@ (800b77c <USBD_CDC_DeInit+0x100>)
 800b6fe:	781b      	ldrb	r3, [r3, #0]
 800b700:	f003 020f 	and.w	r2, r3, #15
 800b704:	6879      	ldr	r1, [r7, #4]
 800b706:	4613      	mov	r3, r2
 800b708:	009b      	lsls	r3, r3, #2
 800b70a:	4413      	add	r3, r2
 800b70c:	009b      	lsls	r3, r3, #2
 800b70e:	440b      	add	r3, r1
 800b710:	3326      	adds	r3, #38	@ 0x26
 800b712:	2200      	movs	r2, #0
 800b714:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800b716:	687b      	ldr	r3, [r7, #4]
 800b718:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b71c:	687b      	ldr	r3, [r7, #4]
 800b71e:	32b0      	adds	r2, #176	@ 0xb0
 800b720:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b724:	2b00      	cmp	r3, #0
 800b726:	d01f      	beq.n	800b768 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 800b728:	687b      	ldr	r3, [r7, #4]
 800b72a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800b72e:	687a      	ldr	r2, [r7, #4]
 800b730:	33b0      	adds	r3, #176	@ 0xb0
 800b732:	009b      	lsls	r3, r3, #2
 800b734:	4413      	add	r3, r2
 800b736:	685b      	ldr	r3, [r3, #4]
 800b738:	685b      	ldr	r3, [r3, #4]
 800b73a:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800b73c:	687b      	ldr	r3, [r7, #4]
 800b73e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b742:	687b      	ldr	r3, [r7, #4]
 800b744:	32b0      	adds	r2, #176	@ 0xb0
 800b746:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b74a:	4618      	mov	r0, r3
 800b74c:	f002 fc54 	bl	800dff8 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800b750:	687b      	ldr	r3, [r7, #4]
 800b752:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b756:	687b      	ldr	r3, [r7, #4]
 800b758:	32b0      	adds	r2, #176	@ 0xb0
 800b75a:	2100      	movs	r1, #0
 800b75c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 800b760:	687b      	ldr	r3, [r7, #4]
 800b762:	2200      	movs	r2, #0
 800b764:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 800b768:	2300      	movs	r3, #0
}
 800b76a:	4618      	mov	r0, r3
 800b76c:	3708      	adds	r7, #8
 800b76e:	46bd      	mov	sp, r7
 800b770:	bd80      	pop	{r7, pc}
 800b772:	bf00      	nop
 800b774:	20000093 	.word	0x20000093
 800b778:	20000094 	.word	0x20000094
 800b77c:	20000095 	.word	0x20000095

0800b780 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800b780:	b580      	push	{r7, lr}
 800b782:	b086      	sub	sp, #24
 800b784:	af00      	add	r7, sp, #0
 800b786:	6078      	str	r0, [r7, #4]
 800b788:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800b78a:	687b      	ldr	r3, [r7, #4]
 800b78c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b790:	687b      	ldr	r3, [r7, #4]
 800b792:	32b0      	adds	r2, #176	@ 0xb0
 800b794:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b798:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800b79a:	2300      	movs	r3, #0
 800b79c:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800b79e:	2300      	movs	r3, #0
 800b7a0:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800b7a2:	2300      	movs	r3, #0
 800b7a4:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800b7a6:	693b      	ldr	r3, [r7, #16]
 800b7a8:	2b00      	cmp	r3, #0
 800b7aa:	d101      	bne.n	800b7b0 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 800b7ac:	2303      	movs	r3, #3
 800b7ae:	e0bf      	b.n	800b930 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b7b0:	683b      	ldr	r3, [r7, #0]
 800b7b2:	781b      	ldrb	r3, [r3, #0]
 800b7b4:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800b7b8:	2b00      	cmp	r3, #0
 800b7ba:	d050      	beq.n	800b85e <USBD_CDC_Setup+0xde>
 800b7bc:	2b20      	cmp	r3, #32
 800b7be:	f040 80af 	bne.w	800b920 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800b7c2:	683b      	ldr	r3, [r7, #0]
 800b7c4:	88db      	ldrh	r3, [r3, #6]
 800b7c6:	2b00      	cmp	r3, #0
 800b7c8:	d03a      	beq.n	800b840 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800b7ca:	683b      	ldr	r3, [r7, #0]
 800b7cc:	781b      	ldrb	r3, [r3, #0]
 800b7ce:	b25b      	sxtb	r3, r3
 800b7d0:	2b00      	cmp	r3, #0
 800b7d2:	da1b      	bge.n	800b80c <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800b7d4:	687b      	ldr	r3, [r7, #4]
 800b7d6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800b7da:	687a      	ldr	r2, [r7, #4]
 800b7dc:	33b0      	adds	r3, #176	@ 0xb0
 800b7de:	009b      	lsls	r3, r3, #2
 800b7e0:	4413      	add	r3, r2
 800b7e2:	685b      	ldr	r3, [r3, #4]
 800b7e4:	689b      	ldr	r3, [r3, #8]
 800b7e6:	683a      	ldr	r2, [r7, #0]
 800b7e8:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 800b7ea:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800b7ec:	683a      	ldr	r2, [r7, #0]
 800b7ee:	88d2      	ldrh	r2, [r2, #6]
 800b7f0:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800b7f2:	683b      	ldr	r3, [r7, #0]
 800b7f4:	88db      	ldrh	r3, [r3, #6]
 800b7f6:	2b07      	cmp	r3, #7
 800b7f8:	bf28      	it	cs
 800b7fa:	2307      	movcs	r3, #7
 800b7fc:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800b7fe:	693b      	ldr	r3, [r7, #16]
 800b800:	89fa      	ldrh	r2, [r7, #14]
 800b802:	4619      	mov	r1, r3
 800b804:	6878      	ldr	r0, [r7, #4]
 800b806:	f001 fd7d 	bl	800d304 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 800b80a:	e090      	b.n	800b92e <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 800b80c:	683b      	ldr	r3, [r7, #0]
 800b80e:	785a      	ldrb	r2, [r3, #1]
 800b810:	693b      	ldr	r3, [r7, #16]
 800b812:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 800b816:	683b      	ldr	r3, [r7, #0]
 800b818:	88db      	ldrh	r3, [r3, #6]
 800b81a:	2b3f      	cmp	r3, #63	@ 0x3f
 800b81c:	d803      	bhi.n	800b826 <USBD_CDC_Setup+0xa6>
 800b81e:	683b      	ldr	r3, [r7, #0]
 800b820:	88db      	ldrh	r3, [r3, #6]
 800b822:	b2da      	uxtb	r2, r3
 800b824:	e000      	b.n	800b828 <USBD_CDC_Setup+0xa8>
 800b826:	2240      	movs	r2, #64	@ 0x40
 800b828:	693b      	ldr	r3, [r7, #16]
 800b82a:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 800b82e:	6939      	ldr	r1, [r7, #16]
 800b830:	693b      	ldr	r3, [r7, #16]
 800b832:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 800b836:	461a      	mov	r2, r3
 800b838:	6878      	ldr	r0, [r7, #4]
 800b83a:	f001 fd8f 	bl	800d35c <USBD_CtlPrepareRx>
      break;
 800b83e:	e076      	b.n	800b92e <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800b840:	687b      	ldr	r3, [r7, #4]
 800b842:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800b846:	687a      	ldr	r2, [r7, #4]
 800b848:	33b0      	adds	r3, #176	@ 0xb0
 800b84a:	009b      	lsls	r3, r3, #2
 800b84c:	4413      	add	r3, r2
 800b84e:	685b      	ldr	r3, [r3, #4]
 800b850:	689b      	ldr	r3, [r3, #8]
 800b852:	683a      	ldr	r2, [r7, #0]
 800b854:	7850      	ldrb	r0, [r2, #1]
 800b856:	2200      	movs	r2, #0
 800b858:	6839      	ldr	r1, [r7, #0]
 800b85a:	4798      	blx	r3
      break;
 800b85c:	e067      	b.n	800b92e <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800b85e:	683b      	ldr	r3, [r7, #0]
 800b860:	785b      	ldrb	r3, [r3, #1]
 800b862:	2b0b      	cmp	r3, #11
 800b864:	d851      	bhi.n	800b90a <USBD_CDC_Setup+0x18a>
 800b866:	a201      	add	r2, pc, #4	@ (adr r2, 800b86c <USBD_CDC_Setup+0xec>)
 800b868:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b86c:	0800b89d 	.word	0x0800b89d
 800b870:	0800b919 	.word	0x0800b919
 800b874:	0800b90b 	.word	0x0800b90b
 800b878:	0800b90b 	.word	0x0800b90b
 800b87c:	0800b90b 	.word	0x0800b90b
 800b880:	0800b90b 	.word	0x0800b90b
 800b884:	0800b90b 	.word	0x0800b90b
 800b888:	0800b90b 	.word	0x0800b90b
 800b88c:	0800b90b 	.word	0x0800b90b
 800b890:	0800b90b 	.word	0x0800b90b
 800b894:	0800b8c7 	.word	0x0800b8c7
 800b898:	0800b8f1 	.word	0x0800b8f1
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b89c:	687b      	ldr	r3, [r7, #4]
 800b89e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b8a2:	b2db      	uxtb	r3, r3
 800b8a4:	2b03      	cmp	r3, #3
 800b8a6:	d107      	bne.n	800b8b8 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800b8a8:	f107 030a 	add.w	r3, r7, #10
 800b8ac:	2202      	movs	r2, #2
 800b8ae:	4619      	mov	r1, r3
 800b8b0:	6878      	ldr	r0, [r7, #4]
 800b8b2:	f001 fd27 	bl	800d304 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800b8b6:	e032      	b.n	800b91e <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800b8b8:	6839      	ldr	r1, [r7, #0]
 800b8ba:	6878      	ldr	r0, [r7, #4]
 800b8bc:	f001 fca5 	bl	800d20a <USBD_CtlError>
            ret = USBD_FAIL;
 800b8c0:	2303      	movs	r3, #3
 800b8c2:	75fb      	strb	r3, [r7, #23]
          break;
 800b8c4:	e02b      	b.n	800b91e <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b8c6:	687b      	ldr	r3, [r7, #4]
 800b8c8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b8cc:	b2db      	uxtb	r3, r3
 800b8ce:	2b03      	cmp	r3, #3
 800b8d0:	d107      	bne.n	800b8e2 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800b8d2:	f107 030d 	add.w	r3, r7, #13
 800b8d6:	2201      	movs	r2, #1
 800b8d8:	4619      	mov	r1, r3
 800b8da:	6878      	ldr	r0, [r7, #4]
 800b8dc:	f001 fd12 	bl	800d304 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800b8e0:	e01d      	b.n	800b91e <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800b8e2:	6839      	ldr	r1, [r7, #0]
 800b8e4:	6878      	ldr	r0, [r7, #4]
 800b8e6:	f001 fc90 	bl	800d20a <USBD_CtlError>
            ret = USBD_FAIL;
 800b8ea:	2303      	movs	r3, #3
 800b8ec:	75fb      	strb	r3, [r7, #23]
          break;
 800b8ee:	e016      	b.n	800b91e <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800b8f0:	687b      	ldr	r3, [r7, #4]
 800b8f2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b8f6:	b2db      	uxtb	r3, r3
 800b8f8:	2b03      	cmp	r3, #3
 800b8fa:	d00f      	beq.n	800b91c <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 800b8fc:	6839      	ldr	r1, [r7, #0]
 800b8fe:	6878      	ldr	r0, [r7, #4]
 800b900:	f001 fc83 	bl	800d20a <USBD_CtlError>
            ret = USBD_FAIL;
 800b904:	2303      	movs	r3, #3
 800b906:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800b908:	e008      	b.n	800b91c <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800b90a:	6839      	ldr	r1, [r7, #0]
 800b90c:	6878      	ldr	r0, [r7, #4]
 800b90e:	f001 fc7c 	bl	800d20a <USBD_CtlError>
          ret = USBD_FAIL;
 800b912:	2303      	movs	r3, #3
 800b914:	75fb      	strb	r3, [r7, #23]
          break;
 800b916:	e002      	b.n	800b91e <USBD_CDC_Setup+0x19e>
          break;
 800b918:	bf00      	nop
 800b91a:	e008      	b.n	800b92e <USBD_CDC_Setup+0x1ae>
          break;
 800b91c:	bf00      	nop
      }
      break;
 800b91e:	e006      	b.n	800b92e <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 800b920:	6839      	ldr	r1, [r7, #0]
 800b922:	6878      	ldr	r0, [r7, #4]
 800b924:	f001 fc71 	bl	800d20a <USBD_CtlError>
      ret = USBD_FAIL;
 800b928:	2303      	movs	r3, #3
 800b92a:	75fb      	strb	r3, [r7, #23]
      break;
 800b92c:	bf00      	nop
  }

  return (uint8_t)ret;
 800b92e:	7dfb      	ldrb	r3, [r7, #23]
}
 800b930:	4618      	mov	r0, r3
 800b932:	3718      	adds	r7, #24
 800b934:	46bd      	mov	sp, r7
 800b936:	bd80      	pop	{r7, pc}

0800b938 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800b938:	b580      	push	{r7, lr}
 800b93a:	b084      	sub	sp, #16
 800b93c:	af00      	add	r7, sp, #0
 800b93e:	6078      	str	r0, [r7, #4]
 800b940:	460b      	mov	r3, r1
 800b942:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 800b944:	687b      	ldr	r3, [r7, #4]
 800b946:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800b94a:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800b94c:	687b      	ldr	r3, [r7, #4]
 800b94e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b952:	687b      	ldr	r3, [r7, #4]
 800b954:	32b0      	adds	r2, #176	@ 0xb0
 800b956:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b95a:	2b00      	cmp	r3, #0
 800b95c:	d101      	bne.n	800b962 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 800b95e:	2303      	movs	r3, #3
 800b960:	e065      	b.n	800ba2e <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800b962:	687b      	ldr	r3, [r7, #4]
 800b964:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b968:	687b      	ldr	r3, [r7, #4]
 800b96a:	32b0      	adds	r2, #176	@ 0xb0
 800b96c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b970:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800b972:	78fb      	ldrb	r3, [r7, #3]
 800b974:	f003 020f 	and.w	r2, r3, #15
 800b978:	6879      	ldr	r1, [r7, #4]
 800b97a:	4613      	mov	r3, r2
 800b97c:	009b      	lsls	r3, r3, #2
 800b97e:	4413      	add	r3, r2
 800b980:	009b      	lsls	r3, r3, #2
 800b982:	440b      	add	r3, r1
 800b984:	3318      	adds	r3, #24
 800b986:	681b      	ldr	r3, [r3, #0]
 800b988:	2b00      	cmp	r3, #0
 800b98a:	d02f      	beq.n	800b9ec <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 800b98c:	78fb      	ldrb	r3, [r7, #3]
 800b98e:	f003 020f 	and.w	r2, r3, #15
 800b992:	6879      	ldr	r1, [r7, #4]
 800b994:	4613      	mov	r3, r2
 800b996:	009b      	lsls	r3, r3, #2
 800b998:	4413      	add	r3, r2
 800b99a:	009b      	lsls	r3, r3, #2
 800b99c:	440b      	add	r3, r1
 800b99e:	3318      	adds	r3, #24
 800b9a0:	681a      	ldr	r2, [r3, #0]
 800b9a2:	78fb      	ldrb	r3, [r7, #3]
 800b9a4:	f003 010f 	and.w	r1, r3, #15
 800b9a8:	68f8      	ldr	r0, [r7, #12]
 800b9aa:	460b      	mov	r3, r1
 800b9ac:	00db      	lsls	r3, r3, #3
 800b9ae:	440b      	add	r3, r1
 800b9b0:	009b      	lsls	r3, r3, #2
 800b9b2:	4403      	add	r3, r0
 800b9b4:	331c      	adds	r3, #28
 800b9b6:	681b      	ldr	r3, [r3, #0]
 800b9b8:	fbb2 f1f3 	udiv	r1, r2, r3
 800b9bc:	fb01 f303 	mul.w	r3, r1, r3
 800b9c0:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800b9c2:	2b00      	cmp	r3, #0
 800b9c4:	d112      	bne.n	800b9ec <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 800b9c6:	78fb      	ldrb	r3, [r7, #3]
 800b9c8:	f003 020f 	and.w	r2, r3, #15
 800b9cc:	6879      	ldr	r1, [r7, #4]
 800b9ce:	4613      	mov	r3, r2
 800b9d0:	009b      	lsls	r3, r3, #2
 800b9d2:	4413      	add	r3, r2
 800b9d4:	009b      	lsls	r3, r3, #2
 800b9d6:	440b      	add	r3, r1
 800b9d8:	3318      	adds	r3, #24
 800b9da:	2200      	movs	r2, #0
 800b9dc:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800b9de:	78f9      	ldrb	r1, [r7, #3]
 800b9e0:	2300      	movs	r3, #0
 800b9e2:	2200      	movs	r2, #0
 800b9e4:	6878      	ldr	r0, [r7, #4]
 800b9e6:	f002 fa27 	bl	800de38 <USBD_LL_Transmit>
 800b9ea:	e01f      	b.n	800ba2c <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 800b9ec:	68bb      	ldr	r3, [r7, #8]
 800b9ee:	2200      	movs	r2, #0
 800b9f0:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 800b9f4:	687b      	ldr	r3, [r7, #4]
 800b9f6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800b9fa:	687a      	ldr	r2, [r7, #4]
 800b9fc:	33b0      	adds	r3, #176	@ 0xb0
 800b9fe:	009b      	lsls	r3, r3, #2
 800ba00:	4413      	add	r3, r2
 800ba02:	685b      	ldr	r3, [r3, #4]
 800ba04:	691b      	ldr	r3, [r3, #16]
 800ba06:	2b00      	cmp	r3, #0
 800ba08:	d010      	beq.n	800ba2c <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800ba0a:	687b      	ldr	r3, [r7, #4]
 800ba0c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800ba10:	687a      	ldr	r2, [r7, #4]
 800ba12:	33b0      	adds	r3, #176	@ 0xb0
 800ba14:	009b      	lsls	r3, r3, #2
 800ba16:	4413      	add	r3, r2
 800ba18:	685b      	ldr	r3, [r3, #4]
 800ba1a:	691b      	ldr	r3, [r3, #16]
 800ba1c:	68ba      	ldr	r2, [r7, #8]
 800ba1e:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 800ba22:	68ba      	ldr	r2, [r7, #8]
 800ba24:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 800ba28:	78fa      	ldrb	r2, [r7, #3]
 800ba2a:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800ba2c:	2300      	movs	r3, #0
}
 800ba2e:	4618      	mov	r0, r3
 800ba30:	3710      	adds	r7, #16
 800ba32:	46bd      	mov	sp, r7
 800ba34:	bd80      	pop	{r7, pc}

0800ba36 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800ba36:	b580      	push	{r7, lr}
 800ba38:	b084      	sub	sp, #16
 800ba3a:	af00      	add	r7, sp, #0
 800ba3c:	6078      	str	r0, [r7, #4]
 800ba3e:	460b      	mov	r3, r1
 800ba40:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800ba42:	687b      	ldr	r3, [r7, #4]
 800ba44:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ba48:	687b      	ldr	r3, [r7, #4]
 800ba4a:	32b0      	adds	r2, #176	@ 0xb0
 800ba4c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ba50:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800ba52:	687b      	ldr	r3, [r7, #4]
 800ba54:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ba58:	687b      	ldr	r3, [r7, #4]
 800ba5a:	32b0      	adds	r2, #176	@ 0xb0
 800ba5c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ba60:	2b00      	cmp	r3, #0
 800ba62:	d101      	bne.n	800ba68 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 800ba64:	2303      	movs	r3, #3
 800ba66:	e01a      	b.n	800ba9e <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800ba68:	78fb      	ldrb	r3, [r7, #3]
 800ba6a:	4619      	mov	r1, r3
 800ba6c:	6878      	ldr	r0, [r7, #4]
 800ba6e:	f002 fa53 	bl	800df18 <USBD_LL_GetRxDataSize>
 800ba72:	4602      	mov	r2, r0
 800ba74:	68fb      	ldr	r3, [r7, #12]
 800ba76:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800ba7a:	687b      	ldr	r3, [r7, #4]
 800ba7c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800ba80:	687a      	ldr	r2, [r7, #4]
 800ba82:	33b0      	adds	r3, #176	@ 0xb0
 800ba84:	009b      	lsls	r3, r3, #2
 800ba86:	4413      	add	r3, r2
 800ba88:	685b      	ldr	r3, [r3, #4]
 800ba8a:	68db      	ldr	r3, [r3, #12]
 800ba8c:	68fa      	ldr	r2, [r7, #12]
 800ba8e:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 800ba92:	68fa      	ldr	r2, [r7, #12]
 800ba94:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 800ba98:	4611      	mov	r1, r2
 800ba9a:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800ba9c:	2300      	movs	r3, #0
}
 800ba9e:	4618      	mov	r0, r3
 800baa0:	3710      	adds	r7, #16
 800baa2:	46bd      	mov	sp, r7
 800baa4:	bd80      	pop	{r7, pc}

0800baa6 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800baa6:	b580      	push	{r7, lr}
 800baa8:	b084      	sub	sp, #16
 800baaa:	af00      	add	r7, sp, #0
 800baac:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800baae:	687b      	ldr	r3, [r7, #4]
 800bab0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800bab4:	687b      	ldr	r3, [r7, #4]
 800bab6:	32b0      	adds	r2, #176	@ 0xb0
 800bab8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800babc:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800babe:	68fb      	ldr	r3, [r7, #12]
 800bac0:	2b00      	cmp	r3, #0
 800bac2:	d101      	bne.n	800bac8 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800bac4:	2303      	movs	r3, #3
 800bac6:	e024      	b.n	800bb12 <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800bac8:	687b      	ldr	r3, [r7, #4]
 800baca:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800bace:	687a      	ldr	r2, [r7, #4]
 800bad0:	33b0      	adds	r3, #176	@ 0xb0
 800bad2:	009b      	lsls	r3, r3, #2
 800bad4:	4413      	add	r3, r2
 800bad6:	685b      	ldr	r3, [r3, #4]
 800bad8:	2b00      	cmp	r3, #0
 800bada:	d019      	beq.n	800bb10 <USBD_CDC_EP0_RxReady+0x6a>
 800badc:	68fb      	ldr	r3, [r7, #12]
 800bade:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800bae2:	2bff      	cmp	r3, #255	@ 0xff
 800bae4:	d014      	beq.n	800bb10 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800bae6:	687b      	ldr	r3, [r7, #4]
 800bae8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800baec:	687a      	ldr	r2, [r7, #4]
 800baee:	33b0      	adds	r3, #176	@ 0xb0
 800baf0:	009b      	lsls	r3, r3, #2
 800baf2:	4413      	add	r3, r2
 800baf4:	685b      	ldr	r3, [r3, #4]
 800baf6:	689b      	ldr	r3, [r3, #8]
 800baf8:	68fa      	ldr	r2, [r7, #12]
 800bafa:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 800bafe:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 800bb00:	68fa      	ldr	r2, [r7, #12]
 800bb02:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800bb06:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800bb08:	68fb      	ldr	r3, [r7, #12]
 800bb0a:	22ff      	movs	r2, #255	@ 0xff
 800bb0c:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 800bb10:	2300      	movs	r3, #0
}
 800bb12:	4618      	mov	r0, r3
 800bb14:	3710      	adds	r7, #16
 800bb16:	46bd      	mov	sp, r7
 800bb18:	bd80      	pop	{r7, pc}
	...

0800bb1c <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800bb1c:	b580      	push	{r7, lr}
 800bb1e:	b086      	sub	sp, #24
 800bb20:	af00      	add	r7, sp, #0
 800bb22:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800bb24:	2182      	movs	r1, #130	@ 0x82
 800bb26:	4818      	ldr	r0, [pc, #96]	@ (800bb88 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800bb28:	f000 fd0f 	bl	800c54a <USBD_GetEpDesc>
 800bb2c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800bb2e:	2101      	movs	r1, #1
 800bb30:	4815      	ldr	r0, [pc, #84]	@ (800bb88 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800bb32:	f000 fd0a 	bl	800c54a <USBD_GetEpDesc>
 800bb36:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800bb38:	2181      	movs	r1, #129	@ 0x81
 800bb3a:	4813      	ldr	r0, [pc, #76]	@ (800bb88 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800bb3c:	f000 fd05 	bl	800c54a <USBD_GetEpDesc>
 800bb40:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800bb42:	697b      	ldr	r3, [r7, #20]
 800bb44:	2b00      	cmp	r3, #0
 800bb46:	d002      	beq.n	800bb4e <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800bb48:	697b      	ldr	r3, [r7, #20]
 800bb4a:	2210      	movs	r2, #16
 800bb4c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800bb4e:	693b      	ldr	r3, [r7, #16]
 800bb50:	2b00      	cmp	r3, #0
 800bb52:	d006      	beq.n	800bb62 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800bb54:	693b      	ldr	r3, [r7, #16]
 800bb56:	2200      	movs	r2, #0
 800bb58:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800bb5c:	711a      	strb	r2, [r3, #4]
 800bb5e:	2200      	movs	r2, #0
 800bb60:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800bb62:	68fb      	ldr	r3, [r7, #12]
 800bb64:	2b00      	cmp	r3, #0
 800bb66:	d006      	beq.n	800bb76 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800bb68:	68fb      	ldr	r3, [r7, #12]
 800bb6a:	2200      	movs	r2, #0
 800bb6c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800bb70:	711a      	strb	r2, [r3, #4]
 800bb72:	2200      	movs	r2, #0
 800bb74:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800bb76:	687b      	ldr	r3, [r7, #4]
 800bb78:	2243      	movs	r2, #67	@ 0x43
 800bb7a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800bb7c:	4b02      	ldr	r3, [pc, #8]	@ (800bb88 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 800bb7e:	4618      	mov	r0, r3
 800bb80:	3718      	adds	r7, #24
 800bb82:	46bd      	mov	sp, r7
 800bb84:	bd80      	pop	{r7, pc}
 800bb86:	bf00      	nop
 800bb88:	20000050 	.word	0x20000050

0800bb8c <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800bb8c:	b580      	push	{r7, lr}
 800bb8e:	b086      	sub	sp, #24
 800bb90:	af00      	add	r7, sp, #0
 800bb92:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800bb94:	2182      	movs	r1, #130	@ 0x82
 800bb96:	4818      	ldr	r0, [pc, #96]	@ (800bbf8 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800bb98:	f000 fcd7 	bl	800c54a <USBD_GetEpDesc>
 800bb9c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800bb9e:	2101      	movs	r1, #1
 800bba0:	4815      	ldr	r0, [pc, #84]	@ (800bbf8 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800bba2:	f000 fcd2 	bl	800c54a <USBD_GetEpDesc>
 800bba6:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800bba8:	2181      	movs	r1, #129	@ 0x81
 800bbaa:	4813      	ldr	r0, [pc, #76]	@ (800bbf8 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800bbac:	f000 fccd 	bl	800c54a <USBD_GetEpDesc>
 800bbb0:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800bbb2:	697b      	ldr	r3, [r7, #20]
 800bbb4:	2b00      	cmp	r3, #0
 800bbb6:	d002      	beq.n	800bbbe <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 800bbb8:	697b      	ldr	r3, [r7, #20]
 800bbba:	2210      	movs	r2, #16
 800bbbc:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800bbbe:	693b      	ldr	r3, [r7, #16]
 800bbc0:	2b00      	cmp	r3, #0
 800bbc2:	d006      	beq.n	800bbd2 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800bbc4:	693b      	ldr	r3, [r7, #16]
 800bbc6:	2200      	movs	r2, #0
 800bbc8:	711a      	strb	r2, [r3, #4]
 800bbca:	2200      	movs	r2, #0
 800bbcc:	f042 0202 	orr.w	r2, r2, #2
 800bbd0:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800bbd2:	68fb      	ldr	r3, [r7, #12]
 800bbd4:	2b00      	cmp	r3, #0
 800bbd6:	d006      	beq.n	800bbe6 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800bbd8:	68fb      	ldr	r3, [r7, #12]
 800bbda:	2200      	movs	r2, #0
 800bbdc:	711a      	strb	r2, [r3, #4]
 800bbde:	2200      	movs	r2, #0
 800bbe0:	f042 0202 	orr.w	r2, r2, #2
 800bbe4:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800bbe6:	687b      	ldr	r3, [r7, #4]
 800bbe8:	2243      	movs	r2, #67	@ 0x43
 800bbea:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800bbec:	4b02      	ldr	r3, [pc, #8]	@ (800bbf8 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 800bbee:	4618      	mov	r0, r3
 800bbf0:	3718      	adds	r7, #24
 800bbf2:	46bd      	mov	sp, r7
 800bbf4:	bd80      	pop	{r7, pc}
 800bbf6:	bf00      	nop
 800bbf8:	20000050 	.word	0x20000050

0800bbfc <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800bbfc:	b580      	push	{r7, lr}
 800bbfe:	b086      	sub	sp, #24
 800bc00:	af00      	add	r7, sp, #0
 800bc02:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800bc04:	2182      	movs	r1, #130	@ 0x82
 800bc06:	4818      	ldr	r0, [pc, #96]	@ (800bc68 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800bc08:	f000 fc9f 	bl	800c54a <USBD_GetEpDesc>
 800bc0c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800bc0e:	2101      	movs	r1, #1
 800bc10:	4815      	ldr	r0, [pc, #84]	@ (800bc68 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800bc12:	f000 fc9a 	bl	800c54a <USBD_GetEpDesc>
 800bc16:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800bc18:	2181      	movs	r1, #129	@ 0x81
 800bc1a:	4813      	ldr	r0, [pc, #76]	@ (800bc68 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800bc1c:	f000 fc95 	bl	800c54a <USBD_GetEpDesc>
 800bc20:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800bc22:	697b      	ldr	r3, [r7, #20]
 800bc24:	2b00      	cmp	r3, #0
 800bc26:	d002      	beq.n	800bc2e <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800bc28:	697b      	ldr	r3, [r7, #20]
 800bc2a:	2210      	movs	r2, #16
 800bc2c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800bc2e:	693b      	ldr	r3, [r7, #16]
 800bc30:	2b00      	cmp	r3, #0
 800bc32:	d006      	beq.n	800bc42 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800bc34:	693b      	ldr	r3, [r7, #16]
 800bc36:	2200      	movs	r2, #0
 800bc38:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800bc3c:	711a      	strb	r2, [r3, #4]
 800bc3e:	2200      	movs	r2, #0
 800bc40:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800bc42:	68fb      	ldr	r3, [r7, #12]
 800bc44:	2b00      	cmp	r3, #0
 800bc46:	d006      	beq.n	800bc56 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800bc48:	68fb      	ldr	r3, [r7, #12]
 800bc4a:	2200      	movs	r2, #0
 800bc4c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800bc50:	711a      	strb	r2, [r3, #4]
 800bc52:	2200      	movs	r2, #0
 800bc54:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800bc56:	687b      	ldr	r3, [r7, #4]
 800bc58:	2243      	movs	r2, #67	@ 0x43
 800bc5a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800bc5c:	4b02      	ldr	r3, [pc, #8]	@ (800bc68 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 800bc5e:	4618      	mov	r0, r3
 800bc60:	3718      	adds	r7, #24
 800bc62:	46bd      	mov	sp, r7
 800bc64:	bd80      	pop	{r7, pc}
 800bc66:	bf00      	nop
 800bc68:	20000050 	.word	0x20000050

0800bc6c <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800bc6c:	b480      	push	{r7}
 800bc6e:	b083      	sub	sp, #12
 800bc70:	af00      	add	r7, sp, #0
 800bc72:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800bc74:	687b      	ldr	r3, [r7, #4]
 800bc76:	220a      	movs	r2, #10
 800bc78:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800bc7a:	4b03      	ldr	r3, [pc, #12]	@ (800bc88 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800bc7c:	4618      	mov	r0, r3
 800bc7e:	370c      	adds	r7, #12
 800bc80:	46bd      	mov	sp, r7
 800bc82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc86:	4770      	bx	lr
 800bc88:	2000000c 	.word	0x2000000c

0800bc8c <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800bc8c:	b480      	push	{r7}
 800bc8e:	b083      	sub	sp, #12
 800bc90:	af00      	add	r7, sp, #0
 800bc92:	6078      	str	r0, [r7, #4]
 800bc94:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800bc96:	683b      	ldr	r3, [r7, #0]
 800bc98:	2b00      	cmp	r3, #0
 800bc9a:	d101      	bne.n	800bca0 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800bc9c:	2303      	movs	r3, #3
 800bc9e:	e009      	b.n	800bcb4 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 800bca0:	687b      	ldr	r3, [r7, #4]
 800bca2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800bca6:	687a      	ldr	r2, [r7, #4]
 800bca8:	33b0      	adds	r3, #176	@ 0xb0
 800bcaa:	009b      	lsls	r3, r3, #2
 800bcac:	4413      	add	r3, r2
 800bcae:	683a      	ldr	r2, [r7, #0]
 800bcb0:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 800bcb2:	2300      	movs	r3, #0
}
 800bcb4:	4618      	mov	r0, r3
 800bcb6:	370c      	adds	r7, #12
 800bcb8:	46bd      	mov	sp, r7
 800bcba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcbe:	4770      	bx	lr

0800bcc0 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800bcc0:	b480      	push	{r7}
 800bcc2:	b087      	sub	sp, #28
 800bcc4:	af00      	add	r7, sp, #0
 800bcc6:	60f8      	str	r0, [r7, #12]
 800bcc8:	60b9      	str	r1, [r7, #8]
 800bcca:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800bccc:	68fb      	ldr	r3, [r7, #12]
 800bcce:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800bcd2:	68fb      	ldr	r3, [r7, #12]
 800bcd4:	32b0      	adds	r2, #176	@ 0xb0
 800bcd6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bcda:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800bcdc:	697b      	ldr	r3, [r7, #20]
 800bcde:	2b00      	cmp	r3, #0
 800bce0:	d101      	bne.n	800bce6 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800bce2:	2303      	movs	r3, #3
 800bce4:	e008      	b.n	800bcf8 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 800bce6:	697b      	ldr	r3, [r7, #20]
 800bce8:	68ba      	ldr	r2, [r7, #8]
 800bcea:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 800bcee:	697b      	ldr	r3, [r7, #20]
 800bcf0:	687a      	ldr	r2, [r7, #4]
 800bcf2:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 800bcf6:	2300      	movs	r3, #0
}
 800bcf8:	4618      	mov	r0, r3
 800bcfa:	371c      	adds	r7, #28
 800bcfc:	46bd      	mov	sp, r7
 800bcfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd02:	4770      	bx	lr

0800bd04 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800bd04:	b480      	push	{r7}
 800bd06:	b085      	sub	sp, #20
 800bd08:	af00      	add	r7, sp, #0
 800bd0a:	6078      	str	r0, [r7, #4]
 800bd0c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800bd0e:	687b      	ldr	r3, [r7, #4]
 800bd10:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800bd14:	687b      	ldr	r3, [r7, #4]
 800bd16:	32b0      	adds	r2, #176	@ 0xb0
 800bd18:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bd1c:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800bd1e:	68fb      	ldr	r3, [r7, #12]
 800bd20:	2b00      	cmp	r3, #0
 800bd22:	d101      	bne.n	800bd28 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 800bd24:	2303      	movs	r3, #3
 800bd26:	e004      	b.n	800bd32 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 800bd28:	68fb      	ldr	r3, [r7, #12]
 800bd2a:	683a      	ldr	r2, [r7, #0]
 800bd2c:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 800bd30:	2300      	movs	r3, #0
}
 800bd32:	4618      	mov	r0, r3
 800bd34:	3714      	adds	r7, #20
 800bd36:	46bd      	mov	sp, r7
 800bd38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd3c:	4770      	bx	lr
	...

0800bd40 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800bd40:	b580      	push	{r7, lr}
 800bd42:	b084      	sub	sp, #16
 800bd44:	af00      	add	r7, sp, #0
 800bd46:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800bd48:	687b      	ldr	r3, [r7, #4]
 800bd4a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800bd4e:	687b      	ldr	r3, [r7, #4]
 800bd50:	32b0      	adds	r2, #176	@ 0xb0
 800bd52:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bd56:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800bd58:	687b      	ldr	r3, [r7, #4]
 800bd5a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800bd5e:	687b      	ldr	r3, [r7, #4]
 800bd60:	32b0      	adds	r2, #176	@ 0xb0
 800bd62:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bd66:	2b00      	cmp	r3, #0
 800bd68:	d101      	bne.n	800bd6e <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 800bd6a:	2303      	movs	r3, #3
 800bd6c:	e018      	b.n	800bda0 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800bd6e:	687b      	ldr	r3, [r7, #4]
 800bd70:	7c1b      	ldrb	r3, [r3, #16]
 800bd72:	2b00      	cmp	r3, #0
 800bd74:	d10a      	bne.n	800bd8c <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800bd76:	4b0c      	ldr	r3, [pc, #48]	@ (800bda8 <USBD_CDC_ReceivePacket+0x68>)
 800bd78:	7819      	ldrb	r1, [r3, #0]
 800bd7a:	68fb      	ldr	r3, [r7, #12]
 800bd7c:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800bd80:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800bd84:	6878      	ldr	r0, [r7, #4]
 800bd86:	f002 f88f 	bl	800dea8 <USBD_LL_PrepareReceive>
 800bd8a:	e008      	b.n	800bd9e <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800bd8c:	4b06      	ldr	r3, [pc, #24]	@ (800bda8 <USBD_CDC_ReceivePacket+0x68>)
 800bd8e:	7819      	ldrb	r1, [r3, #0]
 800bd90:	68fb      	ldr	r3, [r7, #12]
 800bd92:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800bd96:	2340      	movs	r3, #64	@ 0x40
 800bd98:	6878      	ldr	r0, [r7, #4]
 800bd9a:	f002 f885 	bl	800dea8 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800bd9e:	2300      	movs	r3, #0
}
 800bda0:	4618      	mov	r0, r3
 800bda2:	3710      	adds	r7, #16
 800bda4:	46bd      	mov	sp, r7
 800bda6:	bd80      	pop	{r7, pc}
 800bda8:	20000094 	.word	0x20000094

0800bdac <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800bdac:	b580      	push	{r7, lr}
 800bdae:	b086      	sub	sp, #24
 800bdb0:	af00      	add	r7, sp, #0
 800bdb2:	60f8      	str	r0, [r7, #12]
 800bdb4:	60b9      	str	r1, [r7, #8]
 800bdb6:	4613      	mov	r3, r2
 800bdb8:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800bdba:	68fb      	ldr	r3, [r7, #12]
 800bdbc:	2b00      	cmp	r3, #0
 800bdbe:	d101      	bne.n	800bdc4 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800bdc0:	2303      	movs	r3, #3
 800bdc2:	e01f      	b.n	800be04 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800bdc4:	68fb      	ldr	r3, [r7, #12]
 800bdc6:	2200      	movs	r2, #0
 800bdc8:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 800bdcc:	68fb      	ldr	r3, [r7, #12]
 800bdce:	2200      	movs	r2, #0
 800bdd0:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 800bdd4:	68fb      	ldr	r3, [r7, #12]
 800bdd6:	2200      	movs	r2, #0
 800bdd8:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800bddc:	68bb      	ldr	r3, [r7, #8]
 800bdde:	2b00      	cmp	r3, #0
 800bde0:	d003      	beq.n	800bdea <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800bde2:	68fb      	ldr	r3, [r7, #12]
 800bde4:	68ba      	ldr	r2, [r7, #8]
 800bde6:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800bdea:	68fb      	ldr	r3, [r7, #12]
 800bdec:	2201      	movs	r2, #1
 800bdee:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800bdf2:	68fb      	ldr	r3, [r7, #12]
 800bdf4:	79fa      	ldrb	r2, [r7, #7]
 800bdf6:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800bdf8:	68f8      	ldr	r0, [r7, #12]
 800bdfa:	f001 fe5d 	bl	800dab8 <USBD_LL_Init>
 800bdfe:	4603      	mov	r3, r0
 800be00:	75fb      	strb	r3, [r7, #23]

  return ret;
 800be02:	7dfb      	ldrb	r3, [r7, #23]
}
 800be04:	4618      	mov	r0, r3
 800be06:	3718      	adds	r7, #24
 800be08:	46bd      	mov	sp, r7
 800be0a:	bd80      	pop	{r7, pc}

0800be0c <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800be0c:	b580      	push	{r7, lr}
 800be0e:	b084      	sub	sp, #16
 800be10:	af00      	add	r7, sp, #0
 800be12:	6078      	str	r0, [r7, #4]
 800be14:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800be16:	2300      	movs	r3, #0
 800be18:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800be1a:	683b      	ldr	r3, [r7, #0]
 800be1c:	2b00      	cmp	r3, #0
 800be1e:	d101      	bne.n	800be24 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800be20:	2303      	movs	r3, #3
 800be22:	e025      	b.n	800be70 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 800be24:	687b      	ldr	r3, [r7, #4]
 800be26:	683a      	ldr	r2, [r7, #0]
 800be28:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800be2c:	687b      	ldr	r3, [r7, #4]
 800be2e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800be32:	687b      	ldr	r3, [r7, #4]
 800be34:	32ae      	adds	r2, #174	@ 0xae
 800be36:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800be3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800be3c:	2b00      	cmp	r3, #0
 800be3e:	d00f      	beq.n	800be60 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 800be40:	687b      	ldr	r3, [r7, #4]
 800be42:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800be46:	687b      	ldr	r3, [r7, #4]
 800be48:	32ae      	adds	r2, #174	@ 0xae
 800be4a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800be4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800be50:	f107 020e 	add.w	r2, r7, #14
 800be54:	4610      	mov	r0, r2
 800be56:	4798      	blx	r3
 800be58:	4602      	mov	r2, r0
 800be5a:	687b      	ldr	r3, [r7, #4]
 800be5c:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 800be60:	687b      	ldr	r3, [r7, #4]
 800be62:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800be66:	1c5a      	adds	r2, r3, #1
 800be68:	687b      	ldr	r3, [r7, #4]
 800be6a:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 800be6e:	2300      	movs	r3, #0
}
 800be70:	4618      	mov	r0, r3
 800be72:	3710      	adds	r7, #16
 800be74:	46bd      	mov	sp, r7
 800be76:	bd80      	pop	{r7, pc}

0800be78 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800be78:	b580      	push	{r7, lr}
 800be7a:	b082      	sub	sp, #8
 800be7c:	af00      	add	r7, sp, #0
 800be7e:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800be80:	6878      	ldr	r0, [r7, #4]
 800be82:	f001 fe65 	bl	800db50 <USBD_LL_Start>
 800be86:	4603      	mov	r3, r0
}
 800be88:	4618      	mov	r0, r3
 800be8a:	3708      	adds	r7, #8
 800be8c:	46bd      	mov	sp, r7
 800be8e:	bd80      	pop	{r7, pc}

0800be90 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 800be90:	b480      	push	{r7}
 800be92:	b083      	sub	sp, #12
 800be94:	af00      	add	r7, sp, #0
 800be96:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800be98:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800be9a:	4618      	mov	r0, r3
 800be9c:	370c      	adds	r7, #12
 800be9e:	46bd      	mov	sp, r7
 800bea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bea4:	4770      	bx	lr

0800bea6 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800bea6:	b580      	push	{r7, lr}
 800bea8:	b084      	sub	sp, #16
 800beaa:	af00      	add	r7, sp, #0
 800beac:	6078      	str	r0, [r7, #4]
 800beae:	460b      	mov	r3, r1
 800beb0:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800beb2:	2300      	movs	r3, #0
 800beb4:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800beb6:	687b      	ldr	r3, [r7, #4]
 800beb8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800bebc:	2b00      	cmp	r3, #0
 800bebe:	d009      	beq.n	800bed4 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800bec0:	687b      	ldr	r3, [r7, #4]
 800bec2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800bec6:	681b      	ldr	r3, [r3, #0]
 800bec8:	78fa      	ldrb	r2, [r7, #3]
 800beca:	4611      	mov	r1, r2
 800becc:	6878      	ldr	r0, [r7, #4]
 800bece:	4798      	blx	r3
 800bed0:	4603      	mov	r3, r0
 800bed2:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800bed4:	7bfb      	ldrb	r3, [r7, #15]
}
 800bed6:	4618      	mov	r0, r3
 800bed8:	3710      	adds	r7, #16
 800beda:	46bd      	mov	sp, r7
 800bedc:	bd80      	pop	{r7, pc}

0800bede <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800bede:	b580      	push	{r7, lr}
 800bee0:	b084      	sub	sp, #16
 800bee2:	af00      	add	r7, sp, #0
 800bee4:	6078      	str	r0, [r7, #4]
 800bee6:	460b      	mov	r3, r1
 800bee8:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800beea:	2300      	movs	r3, #0
 800beec:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800beee:	687b      	ldr	r3, [r7, #4]
 800bef0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800bef4:	685b      	ldr	r3, [r3, #4]
 800bef6:	78fa      	ldrb	r2, [r7, #3]
 800bef8:	4611      	mov	r1, r2
 800befa:	6878      	ldr	r0, [r7, #4]
 800befc:	4798      	blx	r3
 800befe:	4603      	mov	r3, r0
 800bf00:	2b00      	cmp	r3, #0
 800bf02:	d001      	beq.n	800bf08 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 800bf04:	2303      	movs	r3, #3
 800bf06:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800bf08:	7bfb      	ldrb	r3, [r7, #15]
}
 800bf0a:	4618      	mov	r0, r3
 800bf0c:	3710      	adds	r7, #16
 800bf0e:	46bd      	mov	sp, r7
 800bf10:	bd80      	pop	{r7, pc}

0800bf12 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800bf12:	b580      	push	{r7, lr}
 800bf14:	b084      	sub	sp, #16
 800bf16:	af00      	add	r7, sp, #0
 800bf18:	6078      	str	r0, [r7, #4]
 800bf1a:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800bf1c:	687b      	ldr	r3, [r7, #4]
 800bf1e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800bf22:	6839      	ldr	r1, [r7, #0]
 800bf24:	4618      	mov	r0, r3
 800bf26:	f001 f936 	bl	800d196 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800bf2a:	687b      	ldr	r3, [r7, #4]
 800bf2c:	2201      	movs	r2, #1
 800bf2e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800bf32:	687b      	ldr	r3, [r7, #4]
 800bf34:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800bf38:	461a      	mov	r2, r3
 800bf3a:	687b      	ldr	r3, [r7, #4]
 800bf3c:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800bf40:	687b      	ldr	r3, [r7, #4]
 800bf42:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800bf46:	f003 031f 	and.w	r3, r3, #31
 800bf4a:	2b02      	cmp	r3, #2
 800bf4c:	d01a      	beq.n	800bf84 <USBD_LL_SetupStage+0x72>
 800bf4e:	2b02      	cmp	r3, #2
 800bf50:	d822      	bhi.n	800bf98 <USBD_LL_SetupStage+0x86>
 800bf52:	2b00      	cmp	r3, #0
 800bf54:	d002      	beq.n	800bf5c <USBD_LL_SetupStage+0x4a>
 800bf56:	2b01      	cmp	r3, #1
 800bf58:	d00a      	beq.n	800bf70 <USBD_LL_SetupStage+0x5e>
 800bf5a:	e01d      	b.n	800bf98 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800bf5c:	687b      	ldr	r3, [r7, #4]
 800bf5e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800bf62:	4619      	mov	r1, r3
 800bf64:	6878      	ldr	r0, [r7, #4]
 800bf66:	f000 fb63 	bl	800c630 <USBD_StdDevReq>
 800bf6a:	4603      	mov	r3, r0
 800bf6c:	73fb      	strb	r3, [r7, #15]
      break;
 800bf6e:	e020      	b.n	800bfb2 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800bf70:	687b      	ldr	r3, [r7, #4]
 800bf72:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800bf76:	4619      	mov	r1, r3
 800bf78:	6878      	ldr	r0, [r7, #4]
 800bf7a:	f000 fbcb 	bl	800c714 <USBD_StdItfReq>
 800bf7e:	4603      	mov	r3, r0
 800bf80:	73fb      	strb	r3, [r7, #15]
      break;
 800bf82:	e016      	b.n	800bfb2 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800bf84:	687b      	ldr	r3, [r7, #4]
 800bf86:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800bf8a:	4619      	mov	r1, r3
 800bf8c:	6878      	ldr	r0, [r7, #4]
 800bf8e:	f000 fc2d 	bl	800c7ec <USBD_StdEPReq>
 800bf92:	4603      	mov	r3, r0
 800bf94:	73fb      	strb	r3, [r7, #15]
      break;
 800bf96:	e00c      	b.n	800bfb2 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800bf98:	687b      	ldr	r3, [r7, #4]
 800bf9a:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800bf9e:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800bfa2:	b2db      	uxtb	r3, r3
 800bfa4:	4619      	mov	r1, r3
 800bfa6:	6878      	ldr	r0, [r7, #4]
 800bfa8:	f001 fe78 	bl	800dc9c <USBD_LL_StallEP>
 800bfac:	4603      	mov	r3, r0
 800bfae:	73fb      	strb	r3, [r7, #15]
      break;
 800bfb0:	bf00      	nop
  }

  return ret;
 800bfb2:	7bfb      	ldrb	r3, [r7, #15]
}
 800bfb4:	4618      	mov	r0, r3
 800bfb6:	3710      	adds	r7, #16
 800bfb8:	46bd      	mov	sp, r7
 800bfba:	bd80      	pop	{r7, pc}

0800bfbc <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800bfbc:	b580      	push	{r7, lr}
 800bfbe:	b086      	sub	sp, #24
 800bfc0:	af00      	add	r7, sp, #0
 800bfc2:	60f8      	str	r0, [r7, #12]
 800bfc4:	460b      	mov	r3, r1
 800bfc6:	607a      	str	r2, [r7, #4]
 800bfc8:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800bfca:	2300      	movs	r3, #0
 800bfcc:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 800bfce:	7afb      	ldrb	r3, [r7, #11]
 800bfd0:	2b00      	cmp	r3, #0
 800bfd2:	d16e      	bne.n	800c0b2 <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 800bfd4:	68fb      	ldr	r3, [r7, #12]
 800bfd6:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800bfda:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800bfdc:	68fb      	ldr	r3, [r7, #12]
 800bfde:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800bfe2:	2b03      	cmp	r3, #3
 800bfe4:	f040 8098 	bne.w	800c118 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 800bfe8:	693b      	ldr	r3, [r7, #16]
 800bfea:	689a      	ldr	r2, [r3, #8]
 800bfec:	693b      	ldr	r3, [r7, #16]
 800bfee:	68db      	ldr	r3, [r3, #12]
 800bff0:	429a      	cmp	r2, r3
 800bff2:	d913      	bls.n	800c01c <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 800bff4:	693b      	ldr	r3, [r7, #16]
 800bff6:	689a      	ldr	r2, [r3, #8]
 800bff8:	693b      	ldr	r3, [r7, #16]
 800bffa:	68db      	ldr	r3, [r3, #12]
 800bffc:	1ad2      	subs	r2, r2, r3
 800bffe:	693b      	ldr	r3, [r7, #16]
 800c000:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800c002:	693b      	ldr	r3, [r7, #16]
 800c004:	68da      	ldr	r2, [r3, #12]
 800c006:	693b      	ldr	r3, [r7, #16]
 800c008:	689b      	ldr	r3, [r3, #8]
 800c00a:	4293      	cmp	r3, r2
 800c00c:	bf28      	it	cs
 800c00e:	4613      	movcs	r3, r2
 800c010:	461a      	mov	r2, r3
 800c012:	6879      	ldr	r1, [r7, #4]
 800c014:	68f8      	ldr	r0, [r7, #12]
 800c016:	f001 f9be 	bl	800d396 <USBD_CtlContinueRx>
 800c01a:	e07d      	b.n	800c118 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800c01c:	68fb      	ldr	r3, [r7, #12]
 800c01e:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800c022:	f003 031f 	and.w	r3, r3, #31
 800c026:	2b02      	cmp	r3, #2
 800c028:	d014      	beq.n	800c054 <USBD_LL_DataOutStage+0x98>
 800c02a:	2b02      	cmp	r3, #2
 800c02c:	d81d      	bhi.n	800c06a <USBD_LL_DataOutStage+0xae>
 800c02e:	2b00      	cmp	r3, #0
 800c030:	d002      	beq.n	800c038 <USBD_LL_DataOutStage+0x7c>
 800c032:	2b01      	cmp	r3, #1
 800c034:	d003      	beq.n	800c03e <USBD_LL_DataOutStage+0x82>
 800c036:	e018      	b.n	800c06a <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800c038:	2300      	movs	r3, #0
 800c03a:	75bb      	strb	r3, [r7, #22]
            break;
 800c03c:	e018      	b.n	800c070 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800c03e:	68fb      	ldr	r3, [r7, #12]
 800c040:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800c044:	b2db      	uxtb	r3, r3
 800c046:	4619      	mov	r1, r3
 800c048:	68f8      	ldr	r0, [r7, #12]
 800c04a:	f000 fa64 	bl	800c516 <USBD_CoreFindIF>
 800c04e:	4603      	mov	r3, r0
 800c050:	75bb      	strb	r3, [r7, #22]
            break;
 800c052:	e00d      	b.n	800c070 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800c054:	68fb      	ldr	r3, [r7, #12]
 800c056:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800c05a:	b2db      	uxtb	r3, r3
 800c05c:	4619      	mov	r1, r3
 800c05e:	68f8      	ldr	r0, [r7, #12]
 800c060:	f000 fa66 	bl	800c530 <USBD_CoreFindEP>
 800c064:	4603      	mov	r3, r0
 800c066:	75bb      	strb	r3, [r7, #22]
            break;
 800c068:	e002      	b.n	800c070 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800c06a:	2300      	movs	r3, #0
 800c06c:	75bb      	strb	r3, [r7, #22]
            break;
 800c06e:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800c070:	7dbb      	ldrb	r3, [r7, #22]
 800c072:	2b00      	cmp	r3, #0
 800c074:	d119      	bne.n	800c0aa <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c076:	68fb      	ldr	r3, [r7, #12]
 800c078:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c07c:	b2db      	uxtb	r3, r3
 800c07e:	2b03      	cmp	r3, #3
 800c080:	d113      	bne.n	800c0aa <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800c082:	7dba      	ldrb	r2, [r7, #22]
 800c084:	68fb      	ldr	r3, [r7, #12]
 800c086:	32ae      	adds	r2, #174	@ 0xae
 800c088:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c08c:	691b      	ldr	r3, [r3, #16]
 800c08e:	2b00      	cmp	r3, #0
 800c090:	d00b      	beq.n	800c0aa <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 800c092:	7dba      	ldrb	r2, [r7, #22]
 800c094:	68fb      	ldr	r3, [r7, #12]
 800c096:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800c09a:	7dba      	ldrb	r2, [r7, #22]
 800c09c:	68fb      	ldr	r3, [r7, #12]
 800c09e:	32ae      	adds	r2, #174	@ 0xae
 800c0a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c0a4:	691b      	ldr	r3, [r3, #16]
 800c0a6:	68f8      	ldr	r0, [r7, #12]
 800c0a8:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800c0aa:	68f8      	ldr	r0, [r7, #12]
 800c0ac:	f001 f984 	bl	800d3b8 <USBD_CtlSendStatus>
 800c0b0:	e032      	b.n	800c118 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800c0b2:	7afb      	ldrb	r3, [r7, #11]
 800c0b4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c0b8:	b2db      	uxtb	r3, r3
 800c0ba:	4619      	mov	r1, r3
 800c0bc:	68f8      	ldr	r0, [r7, #12]
 800c0be:	f000 fa37 	bl	800c530 <USBD_CoreFindEP>
 800c0c2:	4603      	mov	r3, r0
 800c0c4:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800c0c6:	7dbb      	ldrb	r3, [r7, #22]
 800c0c8:	2bff      	cmp	r3, #255	@ 0xff
 800c0ca:	d025      	beq.n	800c118 <USBD_LL_DataOutStage+0x15c>
 800c0cc:	7dbb      	ldrb	r3, [r7, #22]
 800c0ce:	2b00      	cmp	r3, #0
 800c0d0:	d122      	bne.n	800c118 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c0d2:	68fb      	ldr	r3, [r7, #12]
 800c0d4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c0d8:	b2db      	uxtb	r3, r3
 800c0da:	2b03      	cmp	r3, #3
 800c0dc:	d117      	bne.n	800c10e <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800c0de:	7dba      	ldrb	r2, [r7, #22]
 800c0e0:	68fb      	ldr	r3, [r7, #12]
 800c0e2:	32ae      	adds	r2, #174	@ 0xae
 800c0e4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c0e8:	699b      	ldr	r3, [r3, #24]
 800c0ea:	2b00      	cmp	r3, #0
 800c0ec:	d00f      	beq.n	800c10e <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 800c0ee:	7dba      	ldrb	r2, [r7, #22]
 800c0f0:	68fb      	ldr	r3, [r7, #12]
 800c0f2:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800c0f6:	7dba      	ldrb	r2, [r7, #22]
 800c0f8:	68fb      	ldr	r3, [r7, #12]
 800c0fa:	32ae      	adds	r2, #174	@ 0xae
 800c0fc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c100:	699b      	ldr	r3, [r3, #24]
 800c102:	7afa      	ldrb	r2, [r7, #11]
 800c104:	4611      	mov	r1, r2
 800c106:	68f8      	ldr	r0, [r7, #12]
 800c108:	4798      	blx	r3
 800c10a:	4603      	mov	r3, r0
 800c10c:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800c10e:	7dfb      	ldrb	r3, [r7, #23]
 800c110:	2b00      	cmp	r3, #0
 800c112:	d001      	beq.n	800c118 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 800c114:	7dfb      	ldrb	r3, [r7, #23]
 800c116:	e000      	b.n	800c11a <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 800c118:	2300      	movs	r3, #0
}
 800c11a:	4618      	mov	r0, r3
 800c11c:	3718      	adds	r7, #24
 800c11e:	46bd      	mov	sp, r7
 800c120:	bd80      	pop	{r7, pc}

0800c122 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800c122:	b580      	push	{r7, lr}
 800c124:	b086      	sub	sp, #24
 800c126:	af00      	add	r7, sp, #0
 800c128:	60f8      	str	r0, [r7, #12]
 800c12a:	460b      	mov	r3, r1
 800c12c:	607a      	str	r2, [r7, #4]
 800c12e:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 800c130:	7afb      	ldrb	r3, [r7, #11]
 800c132:	2b00      	cmp	r3, #0
 800c134:	d16f      	bne.n	800c216 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 800c136:	68fb      	ldr	r3, [r7, #12]
 800c138:	3314      	adds	r3, #20
 800c13a:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800c13c:	68fb      	ldr	r3, [r7, #12]
 800c13e:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800c142:	2b02      	cmp	r3, #2
 800c144:	d15a      	bne.n	800c1fc <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 800c146:	693b      	ldr	r3, [r7, #16]
 800c148:	689a      	ldr	r2, [r3, #8]
 800c14a:	693b      	ldr	r3, [r7, #16]
 800c14c:	68db      	ldr	r3, [r3, #12]
 800c14e:	429a      	cmp	r2, r3
 800c150:	d914      	bls.n	800c17c <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800c152:	693b      	ldr	r3, [r7, #16]
 800c154:	689a      	ldr	r2, [r3, #8]
 800c156:	693b      	ldr	r3, [r7, #16]
 800c158:	68db      	ldr	r3, [r3, #12]
 800c15a:	1ad2      	subs	r2, r2, r3
 800c15c:	693b      	ldr	r3, [r7, #16]
 800c15e:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800c160:	693b      	ldr	r3, [r7, #16]
 800c162:	689b      	ldr	r3, [r3, #8]
 800c164:	461a      	mov	r2, r3
 800c166:	6879      	ldr	r1, [r7, #4]
 800c168:	68f8      	ldr	r0, [r7, #12]
 800c16a:	f001 f8e6 	bl	800d33a <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800c16e:	2300      	movs	r3, #0
 800c170:	2200      	movs	r2, #0
 800c172:	2100      	movs	r1, #0
 800c174:	68f8      	ldr	r0, [r7, #12]
 800c176:	f001 fe97 	bl	800dea8 <USBD_LL_PrepareReceive>
 800c17a:	e03f      	b.n	800c1fc <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800c17c:	693b      	ldr	r3, [r7, #16]
 800c17e:	68da      	ldr	r2, [r3, #12]
 800c180:	693b      	ldr	r3, [r7, #16]
 800c182:	689b      	ldr	r3, [r3, #8]
 800c184:	429a      	cmp	r2, r3
 800c186:	d11c      	bne.n	800c1c2 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800c188:	693b      	ldr	r3, [r7, #16]
 800c18a:	685a      	ldr	r2, [r3, #4]
 800c18c:	693b      	ldr	r3, [r7, #16]
 800c18e:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800c190:	429a      	cmp	r2, r3
 800c192:	d316      	bcc.n	800c1c2 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800c194:	693b      	ldr	r3, [r7, #16]
 800c196:	685a      	ldr	r2, [r3, #4]
 800c198:	68fb      	ldr	r3, [r7, #12]
 800c19a:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800c19e:	429a      	cmp	r2, r3
 800c1a0:	d20f      	bcs.n	800c1c2 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800c1a2:	2200      	movs	r2, #0
 800c1a4:	2100      	movs	r1, #0
 800c1a6:	68f8      	ldr	r0, [r7, #12]
 800c1a8:	f001 f8c7 	bl	800d33a <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800c1ac:	68fb      	ldr	r3, [r7, #12]
 800c1ae:	2200      	movs	r2, #0
 800c1b0:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800c1b4:	2300      	movs	r3, #0
 800c1b6:	2200      	movs	r2, #0
 800c1b8:	2100      	movs	r1, #0
 800c1ba:	68f8      	ldr	r0, [r7, #12]
 800c1bc:	f001 fe74 	bl	800dea8 <USBD_LL_PrepareReceive>
 800c1c0:	e01c      	b.n	800c1fc <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c1c2:	68fb      	ldr	r3, [r7, #12]
 800c1c4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c1c8:	b2db      	uxtb	r3, r3
 800c1ca:	2b03      	cmp	r3, #3
 800c1cc:	d10f      	bne.n	800c1ee <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800c1ce:	68fb      	ldr	r3, [r7, #12]
 800c1d0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c1d4:	68db      	ldr	r3, [r3, #12]
 800c1d6:	2b00      	cmp	r3, #0
 800c1d8:	d009      	beq.n	800c1ee <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 800c1da:	68fb      	ldr	r3, [r7, #12]
 800c1dc:	2200      	movs	r2, #0
 800c1de:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800c1e2:	68fb      	ldr	r3, [r7, #12]
 800c1e4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c1e8:	68db      	ldr	r3, [r3, #12]
 800c1ea:	68f8      	ldr	r0, [r7, #12]
 800c1ec:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800c1ee:	2180      	movs	r1, #128	@ 0x80
 800c1f0:	68f8      	ldr	r0, [r7, #12]
 800c1f2:	f001 fd53 	bl	800dc9c <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800c1f6:	68f8      	ldr	r0, [r7, #12]
 800c1f8:	f001 f8f1 	bl	800d3de <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 800c1fc:	68fb      	ldr	r3, [r7, #12]
 800c1fe:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800c202:	2b00      	cmp	r3, #0
 800c204:	d03a      	beq.n	800c27c <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 800c206:	68f8      	ldr	r0, [r7, #12]
 800c208:	f7ff fe42 	bl	800be90 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800c20c:	68fb      	ldr	r3, [r7, #12]
 800c20e:	2200      	movs	r2, #0
 800c210:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800c214:	e032      	b.n	800c27c <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800c216:	7afb      	ldrb	r3, [r7, #11]
 800c218:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800c21c:	b2db      	uxtb	r3, r3
 800c21e:	4619      	mov	r1, r3
 800c220:	68f8      	ldr	r0, [r7, #12]
 800c222:	f000 f985 	bl	800c530 <USBD_CoreFindEP>
 800c226:	4603      	mov	r3, r0
 800c228:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800c22a:	7dfb      	ldrb	r3, [r7, #23]
 800c22c:	2bff      	cmp	r3, #255	@ 0xff
 800c22e:	d025      	beq.n	800c27c <USBD_LL_DataInStage+0x15a>
 800c230:	7dfb      	ldrb	r3, [r7, #23]
 800c232:	2b00      	cmp	r3, #0
 800c234:	d122      	bne.n	800c27c <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c236:	68fb      	ldr	r3, [r7, #12]
 800c238:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c23c:	b2db      	uxtb	r3, r3
 800c23e:	2b03      	cmp	r3, #3
 800c240:	d11c      	bne.n	800c27c <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800c242:	7dfa      	ldrb	r2, [r7, #23]
 800c244:	68fb      	ldr	r3, [r7, #12]
 800c246:	32ae      	adds	r2, #174	@ 0xae
 800c248:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c24c:	695b      	ldr	r3, [r3, #20]
 800c24e:	2b00      	cmp	r3, #0
 800c250:	d014      	beq.n	800c27c <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 800c252:	7dfa      	ldrb	r2, [r7, #23]
 800c254:	68fb      	ldr	r3, [r7, #12]
 800c256:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800c25a:	7dfa      	ldrb	r2, [r7, #23]
 800c25c:	68fb      	ldr	r3, [r7, #12]
 800c25e:	32ae      	adds	r2, #174	@ 0xae
 800c260:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c264:	695b      	ldr	r3, [r3, #20]
 800c266:	7afa      	ldrb	r2, [r7, #11]
 800c268:	4611      	mov	r1, r2
 800c26a:	68f8      	ldr	r0, [r7, #12]
 800c26c:	4798      	blx	r3
 800c26e:	4603      	mov	r3, r0
 800c270:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800c272:	7dbb      	ldrb	r3, [r7, #22]
 800c274:	2b00      	cmp	r3, #0
 800c276:	d001      	beq.n	800c27c <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 800c278:	7dbb      	ldrb	r3, [r7, #22]
 800c27a:	e000      	b.n	800c27e <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 800c27c:	2300      	movs	r3, #0
}
 800c27e:	4618      	mov	r0, r3
 800c280:	3718      	adds	r7, #24
 800c282:	46bd      	mov	sp, r7
 800c284:	bd80      	pop	{r7, pc}

0800c286 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800c286:	b580      	push	{r7, lr}
 800c288:	b084      	sub	sp, #16
 800c28a:	af00      	add	r7, sp, #0
 800c28c:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800c28e:	2300      	movs	r3, #0
 800c290:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800c292:	687b      	ldr	r3, [r7, #4]
 800c294:	2201      	movs	r2, #1
 800c296:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800c29a:	687b      	ldr	r3, [r7, #4]
 800c29c:	2200      	movs	r2, #0
 800c29e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800c2a2:	687b      	ldr	r3, [r7, #4]
 800c2a4:	2200      	movs	r2, #0
 800c2a6:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800c2a8:	687b      	ldr	r3, [r7, #4]
 800c2aa:	2200      	movs	r2, #0
 800c2ac:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 800c2b0:	687b      	ldr	r3, [r7, #4]
 800c2b2:	2200      	movs	r2, #0
 800c2b4:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800c2b8:	687b      	ldr	r3, [r7, #4]
 800c2ba:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c2be:	2b00      	cmp	r3, #0
 800c2c0:	d014      	beq.n	800c2ec <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800c2c2:	687b      	ldr	r3, [r7, #4]
 800c2c4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c2c8:	685b      	ldr	r3, [r3, #4]
 800c2ca:	2b00      	cmp	r3, #0
 800c2cc:	d00e      	beq.n	800c2ec <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800c2ce:	687b      	ldr	r3, [r7, #4]
 800c2d0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c2d4:	685b      	ldr	r3, [r3, #4]
 800c2d6:	687a      	ldr	r2, [r7, #4]
 800c2d8:	6852      	ldr	r2, [r2, #4]
 800c2da:	b2d2      	uxtb	r2, r2
 800c2dc:	4611      	mov	r1, r2
 800c2de:	6878      	ldr	r0, [r7, #4]
 800c2e0:	4798      	blx	r3
 800c2e2:	4603      	mov	r3, r0
 800c2e4:	2b00      	cmp	r3, #0
 800c2e6:	d001      	beq.n	800c2ec <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800c2e8:	2303      	movs	r3, #3
 800c2ea:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800c2ec:	2340      	movs	r3, #64	@ 0x40
 800c2ee:	2200      	movs	r2, #0
 800c2f0:	2100      	movs	r1, #0
 800c2f2:	6878      	ldr	r0, [r7, #4]
 800c2f4:	f001 fc5e 	bl	800dbb4 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800c2f8:	687b      	ldr	r3, [r7, #4]
 800c2fa:	2201      	movs	r2, #1
 800c2fc:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800c300:	687b      	ldr	r3, [r7, #4]
 800c302:	2240      	movs	r2, #64	@ 0x40
 800c304:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800c308:	2340      	movs	r3, #64	@ 0x40
 800c30a:	2200      	movs	r2, #0
 800c30c:	2180      	movs	r1, #128	@ 0x80
 800c30e:	6878      	ldr	r0, [r7, #4]
 800c310:	f001 fc50 	bl	800dbb4 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800c314:	687b      	ldr	r3, [r7, #4]
 800c316:	2201      	movs	r2, #1
 800c318:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800c31a:	687b      	ldr	r3, [r7, #4]
 800c31c:	2240      	movs	r2, #64	@ 0x40
 800c31e:	621a      	str	r2, [r3, #32]

  return ret;
 800c320:	7bfb      	ldrb	r3, [r7, #15]
}
 800c322:	4618      	mov	r0, r3
 800c324:	3710      	adds	r7, #16
 800c326:	46bd      	mov	sp, r7
 800c328:	bd80      	pop	{r7, pc}

0800c32a <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800c32a:	b480      	push	{r7}
 800c32c:	b083      	sub	sp, #12
 800c32e:	af00      	add	r7, sp, #0
 800c330:	6078      	str	r0, [r7, #4]
 800c332:	460b      	mov	r3, r1
 800c334:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800c336:	687b      	ldr	r3, [r7, #4]
 800c338:	78fa      	ldrb	r2, [r7, #3]
 800c33a:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800c33c:	2300      	movs	r3, #0
}
 800c33e:	4618      	mov	r0, r3
 800c340:	370c      	adds	r7, #12
 800c342:	46bd      	mov	sp, r7
 800c344:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c348:	4770      	bx	lr

0800c34a <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800c34a:	b480      	push	{r7}
 800c34c:	b083      	sub	sp, #12
 800c34e:	af00      	add	r7, sp, #0
 800c350:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 800c352:	687b      	ldr	r3, [r7, #4]
 800c354:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c358:	b2db      	uxtb	r3, r3
 800c35a:	2b04      	cmp	r3, #4
 800c35c:	d006      	beq.n	800c36c <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 800c35e:	687b      	ldr	r3, [r7, #4]
 800c360:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c364:	b2da      	uxtb	r2, r3
 800c366:	687b      	ldr	r3, [r7, #4]
 800c368:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 800c36c:	687b      	ldr	r3, [r7, #4]
 800c36e:	2204      	movs	r2, #4
 800c370:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800c374:	2300      	movs	r3, #0
}
 800c376:	4618      	mov	r0, r3
 800c378:	370c      	adds	r7, #12
 800c37a:	46bd      	mov	sp, r7
 800c37c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c380:	4770      	bx	lr

0800c382 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800c382:	b480      	push	{r7}
 800c384:	b083      	sub	sp, #12
 800c386:	af00      	add	r7, sp, #0
 800c388:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800c38a:	687b      	ldr	r3, [r7, #4]
 800c38c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c390:	b2db      	uxtb	r3, r3
 800c392:	2b04      	cmp	r3, #4
 800c394:	d106      	bne.n	800c3a4 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800c396:	687b      	ldr	r3, [r7, #4]
 800c398:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800c39c:	b2da      	uxtb	r2, r3
 800c39e:	687b      	ldr	r3, [r7, #4]
 800c3a0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800c3a4:	2300      	movs	r3, #0
}
 800c3a6:	4618      	mov	r0, r3
 800c3a8:	370c      	adds	r7, #12
 800c3aa:	46bd      	mov	sp, r7
 800c3ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3b0:	4770      	bx	lr

0800c3b2 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800c3b2:	b580      	push	{r7, lr}
 800c3b4:	b082      	sub	sp, #8
 800c3b6:	af00      	add	r7, sp, #0
 800c3b8:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c3ba:	687b      	ldr	r3, [r7, #4]
 800c3bc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c3c0:	b2db      	uxtb	r3, r3
 800c3c2:	2b03      	cmp	r3, #3
 800c3c4:	d110      	bne.n	800c3e8 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800c3c6:	687b      	ldr	r3, [r7, #4]
 800c3c8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c3cc:	2b00      	cmp	r3, #0
 800c3ce:	d00b      	beq.n	800c3e8 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800c3d0:	687b      	ldr	r3, [r7, #4]
 800c3d2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c3d6:	69db      	ldr	r3, [r3, #28]
 800c3d8:	2b00      	cmp	r3, #0
 800c3da:	d005      	beq.n	800c3e8 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800c3dc:	687b      	ldr	r3, [r7, #4]
 800c3de:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c3e2:	69db      	ldr	r3, [r3, #28]
 800c3e4:	6878      	ldr	r0, [r7, #4]
 800c3e6:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800c3e8:	2300      	movs	r3, #0
}
 800c3ea:	4618      	mov	r0, r3
 800c3ec:	3708      	adds	r7, #8
 800c3ee:	46bd      	mov	sp, r7
 800c3f0:	bd80      	pop	{r7, pc}

0800c3f2 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800c3f2:	b580      	push	{r7, lr}
 800c3f4:	b082      	sub	sp, #8
 800c3f6:	af00      	add	r7, sp, #0
 800c3f8:	6078      	str	r0, [r7, #4]
 800c3fa:	460b      	mov	r3, r1
 800c3fc:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800c3fe:	687b      	ldr	r3, [r7, #4]
 800c400:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c404:	687b      	ldr	r3, [r7, #4]
 800c406:	32ae      	adds	r2, #174	@ 0xae
 800c408:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c40c:	2b00      	cmp	r3, #0
 800c40e:	d101      	bne.n	800c414 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800c410:	2303      	movs	r3, #3
 800c412:	e01c      	b.n	800c44e <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c414:	687b      	ldr	r3, [r7, #4]
 800c416:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c41a:	b2db      	uxtb	r3, r3
 800c41c:	2b03      	cmp	r3, #3
 800c41e:	d115      	bne.n	800c44c <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800c420:	687b      	ldr	r3, [r7, #4]
 800c422:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c426:	687b      	ldr	r3, [r7, #4]
 800c428:	32ae      	adds	r2, #174	@ 0xae
 800c42a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c42e:	6a1b      	ldr	r3, [r3, #32]
 800c430:	2b00      	cmp	r3, #0
 800c432:	d00b      	beq.n	800c44c <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800c434:	687b      	ldr	r3, [r7, #4]
 800c436:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c43a:	687b      	ldr	r3, [r7, #4]
 800c43c:	32ae      	adds	r2, #174	@ 0xae
 800c43e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c442:	6a1b      	ldr	r3, [r3, #32]
 800c444:	78fa      	ldrb	r2, [r7, #3]
 800c446:	4611      	mov	r1, r2
 800c448:	6878      	ldr	r0, [r7, #4]
 800c44a:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800c44c:	2300      	movs	r3, #0
}
 800c44e:	4618      	mov	r0, r3
 800c450:	3708      	adds	r7, #8
 800c452:	46bd      	mov	sp, r7
 800c454:	bd80      	pop	{r7, pc}

0800c456 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800c456:	b580      	push	{r7, lr}
 800c458:	b082      	sub	sp, #8
 800c45a:	af00      	add	r7, sp, #0
 800c45c:	6078      	str	r0, [r7, #4]
 800c45e:	460b      	mov	r3, r1
 800c460:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800c462:	687b      	ldr	r3, [r7, #4]
 800c464:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c468:	687b      	ldr	r3, [r7, #4]
 800c46a:	32ae      	adds	r2, #174	@ 0xae
 800c46c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c470:	2b00      	cmp	r3, #0
 800c472:	d101      	bne.n	800c478 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800c474:	2303      	movs	r3, #3
 800c476:	e01c      	b.n	800c4b2 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c478:	687b      	ldr	r3, [r7, #4]
 800c47a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c47e:	b2db      	uxtb	r3, r3
 800c480:	2b03      	cmp	r3, #3
 800c482:	d115      	bne.n	800c4b0 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800c484:	687b      	ldr	r3, [r7, #4]
 800c486:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c48a:	687b      	ldr	r3, [r7, #4]
 800c48c:	32ae      	adds	r2, #174	@ 0xae
 800c48e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c492:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c494:	2b00      	cmp	r3, #0
 800c496:	d00b      	beq.n	800c4b0 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800c498:	687b      	ldr	r3, [r7, #4]
 800c49a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c49e:	687b      	ldr	r3, [r7, #4]
 800c4a0:	32ae      	adds	r2, #174	@ 0xae
 800c4a2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c4a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c4a8:	78fa      	ldrb	r2, [r7, #3]
 800c4aa:	4611      	mov	r1, r2
 800c4ac:	6878      	ldr	r0, [r7, #4]
 800c4ae:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800c4b0:	2300      	movs	r3, #0
}
 800c4b2:	4618      	mov	r0, r3
 800c4b4:	3708      	adds	r7, #8
 800c4b6:	46bd      	mov	sp, r7
 800c4b8:	bd80      	pop	{r7, pc}

0800c4ba <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800c4ba:	b480      	push	{r7}
 800c4bc:	b083      	sub	sp, #12
 800c4be:	af00      	add	r7, sp, #0
 800c4c0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800c4c2:	2300      	movs	r3, #0
}
 800c4c4:	4618      	mov	r0, r3
 800c4c6:	370c      	adds	r7, #12
 800c4c8:	46bd      	mov	sp, r7
 800c4ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4ce:	4770      	bx	lr

0800c4d0 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800c4d0:	b580      	push	{r7, lr}
 800c4d2:	b084      	sub	sp, #16
 800c4d4:	af00      	add	r7, sp, #0
 800c4d6:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800c4d8:	2300      	movs	r3, #0
 800c4da:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800c4dc:	687b      	ldr	r3, [r7, #4]
 800c4de:	2201      	movs	r2, #1
 800c4e0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800c4e4:	687b      	ldr	r3, [r7, #4]
 800c4e6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c4ea:	2b00      	cmp	r3, #0
 800c4ec:	d00e      	beq.n	800c50c <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800c4ee:	687b      	ldr	r3, [r7, #4]
 800c4f0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c4f4:	685b      	ldr	r3, [r3, #4]
 800c4f6:	687a      	ldr	r2, [r7, #4]
 800c4f8:	6852      	ldr	r2, [r2, #4]
 800c4fa:	b2d2      	uxtb	r2, r2
 800c4fc:	4611      	mov	r1, r2
 800c4fe:	6878      	ldr	r0, [r7, #4]
 800c500:	4798      	blx	r3
 800c502:	4603      	mov	r3, r0
 800c504:	2b00      	cmp	r3, #0
 800c506:	d001      	beq.n	800c50c <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800c508:	2303      	movs	r3, #3
 800c50a:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800c50c:	7bfb      	ldrb	r3, [r7, #15]
}
 800c50e:	4618      	mov	r0, r3
 800c510:	3710      	adds	r7, #16
 800c512:	46bd      	mov	sp, r7
 800c514:	bd80      	pop	{r7, pc}

0800c516 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800c516:	b480      	push	{r7}
 800c518:	b083      	sub	sp, #12
 800c51a:	af00      	add	r7, sp, #0
 800c51c:	6078      	str	r0, [r7, #4]
 800c51e:	460b      	mov	r3, r1
 800c520:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800c522:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800c524:	4618      	mov	r0, r3
 800c526:	370c      	adds	r7, #12
 800c528:	46bd      	mov	sp, r7
 800c52a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c52e:	4770      	bx	lr

0800c530 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800c530:	b480      	push	{r7}
 800c532:	b083      	sub	sp, #12
 800c534:	af00      	add	r7, sp, #0
 800c536:	6078      	str	r0, [r7, #4]
 800c538:	460b      	mov	r3, r1
 800c53a:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800c53c:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800c53e:	4618      	mov	r0, r3
 800c540:	370c      	adds	r7, #12
 800c542:	46bd      	mov	sp, r7
 800c544:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c548:	4770      	bx	lr

0800c54a <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800c54a:	b580      	push	{r7, lr}
 800c54c:	b086      	sub	sp, #24
 800c54e:	af00      	add	r7, sp, #0
 800c550:	6078      	str	r0, [r7, #4]
 800c552:	460b      	mov	r3, r1
 800c554:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800c556:	687b      	ldr	r3, [r7, #4]
 800c558:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800c55a:	687b      	ldr	r3, [r7, #4]
 800c55c:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800c55e:	2300      	movs	r3, #0
 800c560:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800c562:	68fb      	ldr	r3, [r7, #12]
 800c564:	885b      	ldrh	r3, [r3, #2]
 800c566:	b29b      	uxth	r3, r3
 800c568:	68fa      	ldr	r2, [r7, #12]
 800c56a:	7812      	ldrb	r2, [r2, #0]
 800c56c:	4293      	cmp	r3, r2
 800c56e:	d91f      	bls.n	800c5b0 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 800c570:	68fb      	ldr	r3, [r7, #12]
 800c572:	781b      	ldrb	r3, [r3, #0]
 800c574:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800c576:	e013      	b.n	800c5a0 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800c578:	f107 030a 	add.w	r3, r7, #10
 800c57c:	4619      	mov	r1, r3
 800c57e:	6978      	ldr	r0, [r7, #20]
 800c580:	f000 f81b 	bl	800c5ba <USBD_GetNextDesc>
 800c584:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800c586:	697b      	ldr	r3, [r7, #20]
 800c588:	785b      	ldrb	r3, [r3, #1]
 800c58a:	2b05      	cmp	r3, #5
 800c58c:	d108      	bne.n	800c5a0 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800c58e:	697b      	ldr	r3, [r7, #20]
 800c590:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800c592:	693b      	ldr	r3, [r7, #16]
 800c594:	789b      	ldrb	r3, [r3, #2]
 800c596:	78fa      	ldrb	r2, [r7, #3]
 800c598:	429a      	cmp	r2, r3
 800c59a:	d008      	beq.n	800c5ae <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800c59c:	2300      	movs	r3, #0
 800c59e:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800c5a0:	68fb      	ldr	r3, [r7, #12]
 800c5a2:	885b      	ldrh	r3, [r3, #2]
 800c5a4:	b29a      	uxth	r2, r3
 800c5a6:	897b      	ldrh	r3, [r7, #10]
 800c5a8:	429a      	cmp	r2, r3
 800c5aa:	d8e5      	bhi.n	800c578 <USBD_GetEpDesc+0x2e>
 800c5ac:	e000      	b.n	800c5b0 <USBD_GetEpDesc+0x66>
          break;
 800c5ae:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800c5b0:	693b      	ldr	r3, [r7, #16]
}
 800c5b2:	4618      	mov	r0, r3
 800c5b4:	3718      	adds	r7, #24
 800c5b6:	46bd      	mov	sp, r7
 800c5b8:	bd80      	pop	{r7, pc}

0800c5ba <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800c5ba:	b480      	push	{r7}
 800c5bc:	b085      	sub	sp, #20
 800c5be:	af00      	add	r7, sp, #0
 800c5c0:	6078      	str	r0, [r7, #4]
 800c5c2:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800c5c4:	687b      	ldr	r3, [r7, #4]
 800c5c6:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800c5c8:	683b      	ldr	r3, [r7, #0]
 800c5ca:	881b      	ldrh	r3, [r3, #0]
 800c5cc:	68fa      	ldr	r2, [r7, #12]
 800c5ce:	7812      	ldrb	r2, [r2, #0]
 800c5d0:	4413      	add	r3, r2
 800c5d2:	b29a      	uxth	r2, r3
 800c5d4:	683b      	ldr	r3, [r7, #0]
 800c5d6:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800c5d8:	68fb      	ldr	r3, [r7, #12]
 800c5da:	781b      	ldrb	r3, [r3, #0]
 800c5dc:	461a      	mov	r2, r3
 800c5de:	687b      	ldr	r3, [r7, #4]
 800c5e0:	4413      	add	r3, r2
 800c5e2:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800c5e4:	68fb      	ldr	r3, [r7, #12]
}
 800c5e6:	4618      	mov	r0, r3
 800c5e8:	3714      	adds	r7, #20
 800c5ea:	46bd      	mov	sp, r7
 800c5ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5f0:	4770      	bx	lr

0800c5f2 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800c5f2:	b480      	push	{r7}
 800c5f4:	b087      	sub	sp, #28
 800c5f6:	af00      	add	r7, sp, #0
 800c5f8:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 800c5fa:	687b      	ldr	r3, [r7, #4]
 800c5fc:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800c5fe:	697b      	ldr	r3, [r7, #20]
 800c600:	781b      	ldrb	r3, [r3, #0]
 800c602:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800c604:	697b      	ldr	r3, [r7, #20]
 800c606:	3301      	adds	r3, #1
 800c608:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800c60a:	697b      	ldr	r3, [r7, #20]
 800c60c:	781b      	ldrb	r3, [r3, #0]
 800c60e:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800c610:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800c614:	021b      	lsls	r3, r3, #8
 800c616:	b21a      	sxth	r2, r3
 800c618:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800c61c:	4313      	orrs	r3, r2
 800c61e:	b21b      	sxth	r3, r3
 800c620:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800c622:	89fb      	ldrh	r3, [r7, #14]
}
 800c624:	4618      	mov	r0, r3
 800c626:	371c      	adds	r7, #28
 800c628:	46bd      	mov	sp, r7
 800c62a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c62e:	4770      	bx	lr

0800c630 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c630:	b580      	push	{r7, lr}
 800c632:	b084      	sub	sp, #16
 800c634:	af00      	add	r7, sp, #0
 800c636:	6078      	str	r0, [r7, #4]
 800c638:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800c63a:	2300      	movs	r3, #0
 800c63c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c63e:	683b      	ldr	r3, [r7, #0]
 800c640:	781b      	ldrb	r3, [r3, #0]
 800c642:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800c646:	2b40      	cmp	r3, #64	@ 0x40
 800c648:	d005      	beq.n	800c656 <USBD_StdDevReq+0x26>
 800c64a:	2b40      	cmp	r3, #64	@ 0x40
 800c64c:	d857      	bhi.n	800c6fe <USBD_StdDevReq+0xce>
 800c64e:	2b00      	cmp	r3, #0
 800c650:	d00f      	beq.n	800c672 <USBD_StdDevReq+0x42>
 800c652:	2b20      	cmp	r3, #32
 800c654:	d153      	bne.n	800c6fe <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800c656:	687b      	ldr	r3, [r7, #4]
 800c658:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c65c:	687b      	ldr	r3, [r7, #4]
 800c65e:	32ae      	adds	r2, #174	@ 0xae
 800c660:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c664:	689b      	ldr	r3, [r3, #8]
 800c666:	6839      	ldr	r1, [r7, #0]
 800c668:	6878      	ldr	r0, [r7, #4]
 800c66a:	4798      	blx	r3
 800c66c:	4603      	mov	r3, r0
 800c66e:	73fb      	strb	r3, [r7, #15]
      break;
 800c670:	e04a      	b.n	800c708 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800c672:	683b      	ldr	r3, [r7, #0]
 800c674:	785b      	ldrb	r3, [r3, #1]
 800c676:	2b09      	cmp	r3, #9
 800c678:	d83b      	bhi.n	800c6f2 <USBD_StdDevReq+0xc2>
 800c67a:	a201      	add	r2, pc, #4	@ (adr r2, 800c680 <USBD_StdDevReq+0x50>)
 800c67c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c680:	0800c6d5 	.word	0x0800c6d5
 800c684:	0800c6e9 	.word	0x0800c6e9
 800c688:	0800c6f3 	.word	0x0800c6f3
 800c68c:	0800c6df 	.word	0x0800c6df
 800c690:	0800c6f3 	.word	0x0800c6f3
 800c694:	0800c6b3 	.word	0x0800c6b3
 800c698:	0800c6a9 	.word	0x0800c6a9
 800c69c:	0800c6f3 	.word	0x0800c6f3
 800c6a0:	0800c6cb 	.word	0x0800c6cb
 800c6a4:	0800c6bd 	.word	0x0800c6bd
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800c6a8:	6839      	ldr	r1, [r7, #0]
 800c6aa:	6878      	ldr	r0, [r7, #4]
 800c6ac:	f000 fa3c 	bl	800cb28 <USBD_GetDescriptor>
          break;
 800c6b0:	e024      	b.n	800c6fc <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800c6b2:	6839      	ldr	r1, [r7, #0]
 800c6b4:	6878      	ldr	r0, [r7, #4]
 800c6b6:	f000 fbcb 	bl	800ce50 <USBD_SetAddress>
          break;
 800c6ba:	e01f      	b.n	800c6fc <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800c6bc:	6839      	ldr	r1, [r7, #0]
 800c6be:	6878      	ldr	r0, [r7, #4]
 800c6c0:	f000 fc0a 	bl	800ced8 <USBD_SetConfig>
 800c6c4:	4603      	mov	r3, r0
 800c6c6:	73fb      	strb	r3, [r7, #15]
          break;
 800c6c8:	e018      	b.n	800c6fc <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800c6ca:	6839      	ldr	r1, [r7, #0]
 800c6cc:	6878      	ldr	r0, [r7, #4]
 800c6ce:	f000 fcad 	bl	800d02c <USBD_GetConfig>
          break;
 800c6d2:	e013      	b.n	800c6fc <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800c6d4:	6839      	ldr	r1, [r7, #0]
 800c6d6:	6878      	ldr	r0, [r7, #4]
 800c6d8:	f000 fcde 	bl	800d098 <USBD_GetStatus>
          break;
 800c6dc:	e00e      	b.n	800c6fc <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800c6de:	6839      	ldr	r1, [r7, #0]
 800c6e0:	6878      	ldr	r0, [r7, #4]
 800c6e2:	f000 fd0d 	bl	800d100 <USBD_SetFeature>
          break;
 800c6e6:	e009      	b.n	800c6fc <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800c6e8:	6839      	ldr	r1, [r7, #0]
 800c6ea:	6878      	ldr	r0, [r7, #4]
 800c6ec:	f000 fd31 	bl	800d152 <USBD_ClrFeature>
          break;
 800c6f0:	e004      	b.n	800c6fc <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800c6f2:	6839      	ldr	r1, [r7, #0]
 800c6f4:	6878      	ldr	r0, [r7, #4]
 800c6f6:	f000 fd88 	bl	800d20a <USBD_CtlError>
          break;
 800c6fa:	bf00      	nop
      }
      break;
 800c6fc:	e004      	b.n	800c708 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800c6fe:	6839      	ldr	r1, [r7, #0]
 800c700:	6878      	ldr	r0, [r7, #4]
 800c702:	f000 fd82 	bl	800d20a <USBD_CtlError>
      break;
 800c706:	bf00      	nop
  }

  return ret;
 800c708:	7bfb      	ldrb	r3, [r7, #15]
}
 800c70a:	4618      	mov	r0, r3
 800c70c:	3710      	adds	r7, #16
 800c70e:	46bd      	mov	sp, r7
 800c710:	bd80      	pop	{r7, pc}
 800c712:	bf00      	nop

0800c714 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c714:	b580      	push	{r7, lr}
 800c716:	b084      	sub	sp, #16
 800c718:	af00      	add	r7, sp, #0
 800c71a:	6078      	str	r0, [r7, #4]
 800c71c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800c71e:	2300      	movs	r3, #0
 800c720:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c722:	683b      	ldr	r3, [r7, #0]
 800c724:	781b      	ldrb	r3, [r3, #0]
 800c726:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800c72a:	2b40      	cmp	r3, #64	@ 0x40
 800c72c:	d005      	beq.n	800c73a <USBD_StdItfReq+0x26>
 800c72e:	2b40      	cmp	r3, #64	@ 0x40
 800c730:	d852      	bhi.n	800c7d8 <USBD_StdItfReq+0xc4>
 800c732:	2b00      	cmp	r3, #0
 800c734:	d001      	beq.n	800c73a <USBD_StdItfReq+0x26>
 800c736:	2b20      	cmp	r3, #32
 800c738:	d14e      	bne.n	800c7d8 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800c73a:	687b      	ldr	r3, [r7, #4]
 800c73c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c740:	b2db      	uxtb	r3, r3
 800c742:	3b01      	subs	r3, #1
 800c744:	2b02      	cmp	r3, #2
 800c746:	d840      	bhi.n	800c7ca <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800c748:	683b      	ldr	r3, [r7, #0]
 800c74a:	889b      	ldrh	r3, [r3, #4]
 800c74c:	b2db      	uxtb	r3, r3
 800c74e:	2b01      	cmp	r3, #1
 800c750:	d836      	bhi.n	800c7c0 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800c752:	683b      	ldr	r3, [r7, #0]
 800c754:	889b      	ldrh	r3, [r3, #4]
 800c756:	b2db      	uxtb	r3, r3
 800c758:	4619      	mov	r1, r3
 800c75a:	6878      	ldr	r0, [r7, #4]
 800c75c:	f7ff fedb 	bl	800c516 <USBD_CoreFindIF>
 800c760:	4603      	mov	r3, r0
 800c762:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800c764:	7bbb      	ldrb	r3, [r7, #14]
 800c766:	2bff      	cmp	r3, #255	@ 0xff
 800c768:	d01d      	beq.n	800c7a6 <USBD_StdItfReq+0x92>
 800c76a:	7bbb      	ldrb	r3, [r7, #14]
 800c76c:	2b00      	cmp	r3, #0
 800c76e:	d11a      	bne.n	800c7a6 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800c770:	7bba      	ldrb	r2, [r7, #14]
 800c772:	687b      	ldr	r3, [r7, #4]
 800c774:	32ae      	adds	r2, #174	@ 0xae
 800c776:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c77a:	689b      	ldr	r3, [r3, #8]
 800c77c:	2b00      	cmp	r3, #0
 800c77e:	d00f      	beq.n	800c7a0 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800c780:	7bba      	ldrb	r2, [r7, #14]
 800c782:	687b      	ldr	r3, [r7, #4]
 800c784:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800c788:	7bba      	ldrb	r2, [r7, #14]
 800c78a:	687b      	ldr	r3, [r7, #4]
 800c78c:	32ae      	adds	r2, #174	@ 0xae
 800c78e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c792:	689b      	ldr	r3, [r3, #8]
 800c794:	6839      	ldr	r1, [r7, #0]
 800c796:	6878      	ldr	r0, [r7, #4]
 800c798:	4798      	blx	r3
 800c79a:	4603      	mov	r3, r0
 800c79c:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800c79e:	e004      	b.n	800c7aa <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800c7a0:	2303      	movs	r3, #3
 800c7a2:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800c7a4:	e001      	b.n	800c7aa <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800c7a6:	2303      	movs	r3, #3
 800c7a8:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800c7aa:	683b      	ldr	r3, [r7, #0]
 800c7ac:	88db      	ldrh	r3, [r3, #6]
 800c7ae:	2b00      	cmp	r3, #0
 800c7b0:	d110      	bne.n	800c7d4 <USBD_StdItfReq+0xc0>
 800c7b2:	7bfb      	ldrb	r3, [r7, #15]
 800c7b4:	2b00      	cmp	r3, #0
 800c7b6:	d10d      	bne.n	800c7d4 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800c7b8:	6878      	ldr	r0, [r7, #4]
 800c7ba:	f000 fdfd 	bl	800d3b8 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800c7be:	e009      	b.n	800c7d4 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800c7c0:	6839      	ldr	r1, [r7, #0]
 800c7c2:	6878      	ldr	r0, [r7, #4]
 800c7c4:	f000 fd21 	bl	800d20a <USBD_CtlError>
          break;
 800c7c8:	e004      	b.n	800c7d4 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800c7ca:	6839      	ldr	r1, [r7, #0]
 800c7cc:	6878      	ldr	r0, [r7, #4]
 800c7ce:	f000 fd1c 	bl	800d20a <USBD_CtlError>
          break;
 800c7d2:	e000      	b.n	800c7d6 <USBD_StdItfReq+0xc2>
          break;
 800c7d4:	bf00      	nop
      }
      break;
 800c7d6:	e004      	b.n	800c7e2 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800c7d8:	6839      	ldr	r1, [r7, #0]
 800c7da:	6878      	ldr	r0, [r7, #4]
 800c7dc:	f000 fd15 	bl	800d20a <USBD_CtlError>
      break;
 800c7e0:	bf00      	nop
  }

  return ret;
 800c7e2:	7bfb      	ldrb	r3, [r7, #15]
}
 800c7e4:	4618      	mov	r0, r3
 800c7e6:	3710      	adds	r7, #16
 800c7e8:	46bd      	mov	sp, r7
 800c7ea:	bd80      	pop	{r7, pc}

0800c7ec <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c7ec:	b580      	push	{r7, lr}
 800c7ee:	b084      	sub	sp, #16
 800c7f0:	af00      	add	r7, sp, #0
 800c7f2:	6078      	str	r0, [r7, #4]
 800c7f4:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800c7f6:	2300      	movs	r3, #0
 800c7f8:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800c7fa:	683b      	ldr	r3, [r7, #0]
 800c7fc:	889b      	ldrh	r3, [r3, #4]
 800c7fe:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c800:	683b      	ldr	r3, [r7, #0]
 800c802:	781b      	ldrb	r3, [r3, #0]
 800c804:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800c808:	2b40      	cmp	r3, #64	@ 0x40
 800c80a:	d007      	beq.n	800c81c <USBD_StdEPReq+0x30>
 800c80c:	2b40      	cmp	r3, #64	@ 0x40
 800c80e:	f200 817f 	bhi.w	800cb10 <USBD_StdEPReq+0x324>
 800c812:	2b00      	cmp	r3, #0
 800c814:	d02a      	beq.n	800c86c <USBD_StdEPReq+0x80>
 800c816:	2b20      	cmp	r3, #32
 800c818:	f040 817a 	bne.w	800cb10 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800c81c:	7bbb      	ldrb	r3, [r7, #14]
 800c81e:	4619      	mov	r1, r3
 800c820:	6878      	ldr	r0, [r7, #4]
 800c822:	f7ff fe85 	bl	800c530 <USBD_CoreFindEP>
 800c826:	4603      	mov	r3, r0
 800c828:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800c82a:	7b7b      	ldrb	r3, [r7, #13]
 800c82c:	2bff      	cmp	r3, #255	@ 0xff
 800c82e:	f000 8174 	beq.w	800cb1a <USBD_StdEPReq+0x32e>
 800c832:	7b7b      	ldrb	r3, [r7, #13]
 800c834:	2b00      	cmp	r3, #0
 800c836:	f040 8170 	bne.w	800cb1a <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 800c83a:	7b7a      	ldrb	r2, [r7, #13]
 800c83c:	687b      	ldr	r3, [r7, #4]
 800c83e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800c842:	7b7a      	ldrb	r2, [r7, #13]
 800c844:	687b      	ldr	r3, [r7, #4]
 800c846:	32ae      	adds	r2, #174	@ 0xae
 800c848:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c84c:	689b      	ldr	r3, [r3, #8]
 800c84e:	2b00      	cmp	r3, #0
 800c850:	f000 8163 	beq.w	800cb1a <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800c854:	7b7a      	ldrb	r2, [r7, #13]
 800c856:	687b      	ldr	r3, [r7, #4]
 800c858:	32ae      	adds	r2, #174	@ 0xae
 800c85a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c85e:	689b      	ldr	r3, [r3, #8]
 800c860:	6839      	ldr	r1, [r7, #0]
 800c862:	6878      	ldr	r0, [r7, #4]
 800c864:	4798      	blx	r3
 800c866:	4603      	mov	r3, r0
 800c868:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800c86a:	e156      	b.n	800cb1a <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800c86c:	683b      	ldr	r3, [r7, #0]
 800c86e:	785b      	ldrb	r3, [r3, #1]
 800c870:	2b03      	cmp	r3, #3
 800c872:	d008      	beq.n	800c886 <USBD_StdEPReq+0x9a>
 800c874:	2b03      	cmp	r3, #3
 800c876:	f300 8145 	bgt.w	800cb04 <USBD_StdEPReq+0x318>
 800c87a:	2b00      	cmp	r3, #0
 800c87c:	f000 809b 	beq.w	800c9b6 <USBD_StdEPReq+0x1ca>
 800c880:	2b01      	cmp	r3, #1
 800c882:	d03c      	beq.n	800c8fe <USBD_StdEPReq+0x112>
 800c884:	e13e      	b.n	800cb04 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800c886:	687b      	ldr	r3, [r7, #4]
 800c888:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c88c:	b2db      	uxtb	r3, r3
 800c88e:	2b02      	cmp	r3, #2
 800c890:	d002      	beq.n	800c898 <USBD_StdEPReq+0xac>
 800c892:	2b03      	cmp	r3, #3
 800c894:	d016      	beq.n	800c8c4 <USBD_StdEPReq+0xd8>
 800c896:	e02c      	b.n	800c8f2 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800c898:	7bbb      	ldrb	r3, [r7, #14]
 800c89a:	2b00      	cmp	r3, #0
 800c89c:	d00d      	beq.n	800c8ba <USBD_StdEPReq+0xce>
 800c89e:	7bbb      	ldrb	r3, [r7, #14]
 800c8a0:	2b80      	cmp	r3, #128	@ 0x80
 800c8a2:	d00a      	beq.n	800c8ba <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800c8a4:	7bbb      	ldrb	r3, [r7, #14]
 800c8a6:	4619      	mov	r1, r3
 800c8a8:	6878      	ldr	r0, [r7, #4]
 800c8aa:	f001 f9f7 	bl	800dc9c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800c8ae:	2180      	movs	r1, #128	@ 0x80
 800c8b0:	6878      	ldr	r0, [r7, #4]
 800c8b2:	f001 f9f3 	bl	800dc9c <USBD_LL_StallEP>
 800c8b6:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800c8b8:	e020      	b.n	800c8fc <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800c8ba:	6839      	ldr	r1, [r7, #0]
 800c8bc:	6878      	ldr	r0, [r7, #4]
 800c8be:	f000 fca4 	bl	800d20a <USBD_CtlError>
              break;
 800c8c2:	e01b      	b.n	800c8fc <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800c8c4:	683b      	ldr	r3, [r7, #0]
 800c8c6:	885b      	ldrh	r3, [r3, #2]
 800c8c8:	2b00      	cmp	r3, #0
 800c8ca:	d10e      	bne.n	800c8ea <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800c8cc:	7bbb      	ldrb	r3, [r7, #14]
 800c8ce:	2b00      	cmp	r3, #0
 800c8d0:	d00b      	beq.n	800c8ea <USBD_StdEPReq+0xfe>
 800c8d2:	7bbb      	ldrb	r3, [r7, #14]
 800c8d4:	2b80      	cmp	r3, #128	@ 0x80
 800c8d6:	d008      	beq.n	800c8ea <USBD_StdEPReq+0xfe>
 800c8d8:	683b      	ldr	r3, [r7, #0]
 800c8da:	88db      	ldrh	r3, [r3, #6]
 800c8dc:	2b00      	cmp	r3, #0
 800c8de:	d104      	bne.n	800c8ea <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800c8e0:	7bbb      	ldrb	r3, [r7, #14]
 800c8e2:	4619      	mov	r1, r3
 800c8e4:	6878      	ldr	r0, [r7, #4]
 800c8e6:	f001 f9d9 	bl	800dc9c <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800c8ea:	6878      	ldr	r0, [r7, #4]
 800c8ec:	f000 fd64 	bl	800d3b8 <USBD_CtlSendStatus>

              break;
 800c8f0:	e004      	b.n	800c8fc <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800c8f2:	6839      	ldr	r1, [r7, #0]
 800c8f4:	6878      	ldr	r0, [r7, #4]
 800c8f6:	f000 fc88 	bl	800d20a <USBD_CtlError>
              break;
 800c8fa:	bf00      	nop
          }
          break;
 800c8fc:	e107      	b.n	800cb0e <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800c8fe:	687b      	ldr	r3, [r7, #4]
 800c900:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c904:	b2db      	uxtb	r3, r3
 800c906:	2b02      	cmp	r3, #2
 800c908:	d002      	beq.n	800c910 <USBD_StdEPReq+0x124>
 800c90a:	2b03      	cmp	r3, #3
 800c90c:	d016      	beq.n	800c93c <USBD_StdEPReq+0x150>
 800c90e:	e04b      	b.n	800c9a8 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800c910:	7bbb      	ldrb	r3, [r7, #14]
 800c912:	2b00      	cmp	r3, #0
 800c914:	d00d      	beq.n	800c932 <USBD_StdEPReq+0x146>
 800c916:	7bbb      	ldrb	r3, [r7, #14]
 800c918:	2b80      	cmp	r3, #128	@ 0x80
 800c91a:	d00a      	beq.n	800c932 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800c91c:	7bbb      	ldrb	r3, [r7, #14]
 800c91e:	4619      	mov	r1, r3
 800c920:	6878      	ldr	r0, [r7, #4]
 800c922:	f001 f9bb 	bl	800dc9c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800c926:	2180      	movs	r1, #128	@ 0x80
 800c928:	6878      	ldr	r0, [r7, #4]
 800c92a:	f001 f9b7 	bl	800dc9c <USBD_LL_StallEP>
 800c92e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800c930:	e040      	b.n	800c9b4 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800c932:	6839      	ldr	r1, [r7, #0]
 800c934:	6878      	ldr	r0, [r7, #4]
 800c936:	f000 fc68 	bl	800d20a <USBD_CtlError>
              break;
 800c93a:	e03b      	b.n	800c9b4 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800c93c:	683b      	ldr	r3, [r7, #0]
 800c93e:	885b      	ldrh	r3, [r3, #2]
 800c940:	2b00      	cmp	r3, #0
 800c942:	d136      	bne.n	800c9b2 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800c944:	7bbb      	ldrb	r3, [r7, #14]
 800c946:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c94a:	2b00      	cmp	r3, #0
 800c94c:	d004      	beq.n	800c958 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800c94e:	7bbb      	ldrb	r3, [r7, #14]
 800c950:	4619      	mov	r1, r3
 800c952:	6878      	ldr	r0, [r7, #4]
 800c954:	f001 f9d8 	bl	800dd08 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800c958:	6878      	ldr	r0, [r7, #4]
 800c95a:	f000 fd2d 	bl	800d3b8 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800c95e:	7bbb      	ldrb	r3, [r7, #14]
 800c960:	4619      	mov	r1, r3
 800c962:	6878      	ldr	r0, [r7, #4]
 800c964:	f7ff fde4 	bl	800c530 <USBD_CoreFindEP>
 800c968:	4603      	mov	r3, r0
 800c96a:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800c96c:	7b7b      	ldrb	r3, [r7, #13]
 800c96e:	2bff      	cmp	r3, #255	@ 0xff
 800c970:	d01f      	beq.n	800c9b2 <USBD_StdEPReq+0x1c6>
 800c972:	7b7b      	ldrb	r3, [r7, #13]
 800c974:	2b00      	cmp	r3, #0
 800c976:	d11c      	bne.n	800c9b2 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800c978:	7b7a      	ldrb	r2, [r7, #13]
 800c97a:	687b      	ldr	r3, [r7, #4]
 800c97c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800c980:	7b7a      	ldrb	r2, [r7, #13]
 800c982:	687b      	ldr	r3, [r7, #4]
 800c984:	32ae      	adds	r2, #174	@ 0xae
 800c986:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c98a:	689b      	ldr	r3, [r3, #8]
 800c98c:	2b00      	cmp	r3, #0
 800c98e:	d010      	beq.n	800c9b2 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800c990:	7b7a      	ldrb	r2, [r7, #13]
 800c992:	687b      	ldr	r3, [r7, #4]
 800c994:	32ae      	adds	r2, #174	@ 0xae
 800c996:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c99a:	689b      	ldr	r3, [r3, #8]
 800c99c:	6839      	ldr	r1, [r7, #0]
 800c99e:	6878      	ldr	r0, [r7, #4]
 800c9a0:	4798      	blx	r3
 800c9a2:	4603      	mov	r3, r0
 800c9a4:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800c9a6:	e004      	b.n	800c9b2 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800c9a8:	6839      	ldr	r1, [r7, #0]
 800c9aa:	6878      	ldr	r0, [r7, #4]
 800c9ac:	f000 fc2d 	bl	800d20a <USBD_CtlError>
              break;
 800c9b0:	e000      	b.n	800c9b4 <USBD_StdEPReq+0x1c8>
              break;
 800c9b2:	bf00      	nop
          }
          break;
 800c9b4:	e0ab      	b.n	800cb0e <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800c9b6:	687b      	ldr	r3, [r7, #4]
 800c9b8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c9bc:	b2db      	uxtb	r3, r3
 800c9be:	2b02      	cmp	r3, #2
 800c9c0:	d002      	beq.n	800c9c8 <USBD_StdEPReq+0x1dc>
 800c9c2:	2b03      	cmp	r3, #3
 800c9c4:	d032      	beq.n	800ca2c <USBD_StdEPReq+0x240>
 800c9c6:	e097      	b.n	800caf8 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800c9c8:	7bbb      	ldrb	r3, [r7, #14]
 800c9ca:	2b00      	cmp	r3, #0
 800c9cc:	d007      	beq.n	800c9de <USBD_StdEPReq+0x1f2>
 800c9ce:	7bbb      	ldrb	r3, [r7, #14]
 800c9d0:	2b80      	cmp	r3, #128	@ 0x80
 800c9d2:	d004      	beq.n	800c9de <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800c9d4:	6839      	ldr	r1, [r7, #0]
 800c9d6:	6878      	ldr	r0, [r7, #4]
 800c9d8:	f000 fc17 	bl	800d20a <USBD_CtlError>
                break;
 800c9dc:	e091      	b.n	800cb02 <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800c9de:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800c9e2:	2b00      	cmp	r3, #0
 800c9e4:	da0b      	bge.n	800c9fe <USBD_StdEPReq+0x212>
 800c9e6:	7bbb      	ldrb	r3, [r7, #14]
 800c9e8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800c9ec:	4613      	mov	r3, r2
 800c9ee:	009b      	lsls	r3, r3, #2
 800c9f0:	4413      	add	r3, r2
 800c9f2:	009b      	lsls	r3, r3, #2
 800c9f4:	3310      	adds	r3, #16
 800c9f6:	687a      	ldr	r2, [r7, #4]
 800c9f8:	4413      	add	r3, r2
 800c9fa:	3304      	adds	r3, #4
 800c9fc:	e00b      	b.n	800ca16 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800c9fe:	7bbb      	ldrb	r3, [r7, #14]
 800ca00:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ca04:	4613      	mov	r3, r2
 800ca06:	009b      	lsls	r3, r3, #2
 800ca08:	4413      	add	r3, r2
 800ca0a:	009b      	lsls	r3, r3, #2
 800ca0c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800ca10:	687a      	ldr	r2, [r7, #4]
 800ca12:	4413      	add	r3, r2
 800ca14:	3304      	adds	r3, #4
 800ca16:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800ca18:	68bb      	ldr	r3, [r7, #8]
 800ca1a:	2200      	movs	r2, #0
 800ca1c:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800ca1e:	68bb      	ldr	r3, [r7, #8]
 800ca20:	2202      	movs	r2, #2
 800ca22:	4619      	mov	r1, r3
 800ca24:	6878      	ldr	r0, [r7, #4]
 800ca26:	f000 fc6d 	bl	800d304 <USBD_CtlSendData>
              break;
 800ca2a:	e06a      	b.n	800cb02 <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800ca2c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ca30:	2b00      	cmp	r3, #0
 800ca32:	da11      	bge.n	800ca58 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800ca34:	7bbb      	ldrb	r3, [r7, #14]
 800ca36:	f003 020f 	and.w	r2, r3, #15
 800ca3a:	6879      	ldr	r1, [r7, #4]
 800ca3c:	4613      	mov	r3, r2
 800ca3e:	009b      	lsls	r3, r3, #2
 800ca40:	4413      	add	r3, r2
 800ca42:	009b      	lsls	r3, r3, #2
 800ca44:	440b      	add	r3, r1
 800ca46:	3324      	adds	r3, #36	@ 0x24
 800ca48:	881b      	ldrh	r3, [r3, #0]
 800ca4a:	2b00      	cmp	r3, #0
 800ca4c:	d117      	bne.n	800ca7e <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800ca4e:	6839      	ldr	r1, [r7, #0]
 800ca50:	6878      	ldr	r0, [r7, #4]
 800ca52:	f000 fbda 	bl	800d20a <USBD_CtlError>
                  break;
 800ca56:	e054      	b.n	800cb02 <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800ca58:	7bbb      	ldrb	r3, [r7, #14]
 800ca5a:	f003 020f 	and.w	r2, r3, #15
 800ca5e:	6879      	ldr	r1, [r7, #4]
 800ca60:	4613      	mov	r3, r2
 800ca62:	009b      	lsls	r3, r3, #2
 800ca64:	4413      	add	r3, r2
 800ca66:	009b      	lsls	r3, r3, #2
 800ca68:	440b      	add	r3, r1
 800ca6a:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800ca6e:	881b      	ldrh	r3, [r3, #0]
 800ca70:	2b00      	cmp	r3, #0
 800ca72:	d104      	bne.n	800ca7e <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800ca74:	6839      	ldr	r1, [r7, #0]
 800ca76:	6878      	ldr	r0, [r7, #4]
 800ca78:	f000 fbc7 	bl	800d20a <USBD_CtlError>
                  break;
 800ca7c:	e041      	b.n	800cb02 <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ca7e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ca82:	2b00      	cmp	r3, #0
 800ca84:	da0b      	bge.n	800ca9e <USBD_StdEPReq+0x2b2>
 800ca86:	7bbb      	ldrb	r3, [r7, #14]
 800ca88:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800ca8c:	4613      	mov	r3, r2
 800ca8e:	009b      	lsls	r3, r3, #2
 800ca90:	4413      	add	r3, r2
 800ca92:	009b      	lsls	r3, r3, #2
 800ca94:	3310      	adds	r3, #16
 800ca96:	687a      	ldr	r2, [r7, #4]
 800ca98:	4413      	add	r3, r2
 800ca9a:	3304      	adds	r3, #4
 800ca9c:	e00b      	b.n	800cab6 <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800ca9e:	7bbb      	ldrb	r3, [r7, #14]
 800caa0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800caa4:	4613      	mov	r3, r2
 800caa6:	009b      	lsls	r3, r3, #2
 800caa8:	4413      	add	r3, r2
 800caaa:	009b      	lsls	r3, r3, #2
 800caac:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800cab0:	687a      	ldr	r2, [r7, #4]
 800cab2:	4413      	add	r3, r2
 800cab4:	3304      	adds	r3, #4
 800cab6:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800cab8:	7bbb      	ldrb	r3, [r7, #14]
 800caba:	2b00      	cmp	r3, #0
 800cabc:	d002      	beq.n	800cac4 <USBD_StdEPReq+0x2d8>
 800cabe:	7bbb      	ldrb	r3, [r7, #14]
 800cac0:	2b80      	cmp	r3, #128	@ 0x80
 800cac2:	d103      	bne.n	800cacc <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 800cac4:	68bb      	ldr	r3, [r7, #8]
 800cac6:	2200      	movs	r2, #0
 800cac8:	601a      	str	r2, [r3, #0]
 800caca:	e00e      	b.n	800caea <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800cacc:	7bbb      	ldrb	r3, [r7, #14]
 800cace:	4619      	mov	r1, r3
 800cad0:	6878      	ldr	r0, [r7, #4]
 800cad2:	f001 f94f 	bl	800dd74 <USBD_LL_IsStallEP>
 800cad6:	4603      	mov	r3, r0
 800cad8:	2b00      	cmp	r3, #0
 800cada:	d003      	beq.n	800cae4 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 800cadc:	68bb      	ldr	r3, [r7, #8]
 800cade:	2201      	movs	r2, #1
 800cae0:	601a      	str	r2, [r3, #0]
 800cae2:	e002      	b.n	800caea <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 800cae4:	68bb      	ldr	r3, [r7, #8]
 800cae6:	2200      	movs	r2, #0
 800cae8:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800caea:	68bb      	ldr	r3, [r7, #8]
 800caec:	2202      	movs	r2, #2
 800caee:	4619      	mov	r1, r3
 800caf0:	6878      	ldr	r0, [r7, #4]
 800caf2:	f000 fc07 	bl	800d304 <USBD_CtlSendData>
              break;
 800caf6:	e004      	b.n	800cb02 <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 800caf8:	6839      	ldr	r1, [r7, #0]
 800cafa:	6878      	ldr	r0, [r7, #4]
 800cafc:	f000 fb85 	bl	800d20a <USBD_CtlError>
              break;
 800cb00:	bf00      	nop
          }
          break;
 800cb02:	e004      	b.n	800cb0e <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 800cb04:	6839      	ldr	r1, [r7, #0]
 800cb06:	6878      	ldr	r0, [r7, #4]
 800cb08:	f000 fb7f 	bl	800d20a <USBD_CtlError>
          break;
 800cb0c:	bf00      	nop
      }
      break;
 800cb0e:	e005      	b.n	800cb1c <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 800cb10:	6839      	ldr	r1, [r7, #0]
 800cb12:	6878      	ldr	r0, [r7, #4]
 800cb14:	f000 fb79 	bl	800d20a <USBD_CtlError>
      break;
 800cb18:	e000      	b.n	800cb1c <USBD_StdEPReq+0x330>
      break;
 800cb1a:	bf00      	nop
  }

  return ret;
 800cb1c:	7bfb      	ldrb	r3, [r7, #15]
}
 800cb1e:	4618      	mov	r0, r3
 800cb20:	3710      	adds	r7, #16
 800cb22:	46bd      	mov	sp, r7
 800cb24:	bd80      	pop	{r7, pc}
	...

0800cb28 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800cb28:	b580      	push	{r7, lr}
 800cb2a:	b084      	sub	sp, #16
 800cb2c:	af00      	add	r7, sp, #0
 800cb2e:	6078      	str	r0, [r7, #4]
 800cb30:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800cb32:	2300      	movs	r3, #0
 800cb34:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800cb36:	2300      	movs	r3, #0
 800cb38:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800cb3a:	2300      	movs	r3, #0
 800cb3c:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800cb3e:	683b      	ldr	r3, [r7, #0]
 800cb40:	885b      	ldrh	r3, [r3, #2]
 800cb42:	0a1b      	lsrs	r3, r3, #8
 800cb44:	b29b      	uxth	r3, r3
 800cb46:	3b01      	subs	r3, #1
 800cb48:	2b0e      	cmp	r3, #14
 800cb4a:	f200 8152 	bhi.w	800cdf2 <USBD_GetDescriptor+0x2ca>
 800cb4e:	a201      	add	r2, pc, #4	@ (adr r2, 800cb54 <USBD_GetDescriptor+0x2c>)
 800cb50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cb54:	0800cbc5 	.word	0x0800cbc5
 800cb58:	0800cbdd 	.word	0x0800cbdd
 800cb5c:	0800cc1d 	.word	0x0800cc1d
 800cb60:	0800cdf3 	.word	0x0800cdf3
 800cb64:	0800cdf3 	.word	0x0800cdf3
 800cb68:	0800cd93 	.word	0x0800cd93
 800cb6c:	0800cdbf 	.word	0x0800cdbf
 800cb70:	0800cdf3 	.word	0x0800cdf3
 800cb74:	0800cdf3 	.word	0x0800cdf3
 800cb78:	0800cdf3 	.word	0x0800cdf3
 800cb7c:	0800cdf3 	.word	0x0800cdf3
 800cb80:	0800cdf3 	.word	0x0800cdf3
 800cb84:	0800cdf3 	.word	0x0800cdf3
 800cb88:	0800cdf3 	.word	0x0800cdf3
 800cb8c:	0800cb91 	.word	0x0800cb91
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 800cb90:	687b      	ldr	r3, [r7, #4]
 800cb92:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800cb96:	69db      	ldr	r3, [r3, #28]
 800cb98:	2b00      	cmp	r3, #0
 800cb9a:	d00b      	beq.n	800cbb4 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 800cb9c:	687b      	ldr	r3, [r7, #4]
 800cb9e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800cba2:	69db      	ldr	r3, [r3, #28]
 800cba4:	687a      	ldr	r2, [r7, #4]
 800cba6:	7c12      	ldrb	r2, [r2, #16]
 800cba8:	f107 0108 	add.w	r1, r7, #8
 800cbac:	4610      	mov	r0, r2
 800cbae:	4798      	blx	r3
 800cbb0:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800cbb2:	e126      	b.n	800ce02 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800cbb4:	6839      	ldr	r1, [r7, #0]
 800cbb6:	6878      	ldr	r0, [r7, #4]
 800cbb8:	f000 fb27 	bl	800d20a <USBD_CtlError>
        err++;
 800cbbc:	7afb      	ldrb	r3, [r7, #11]
 800cbbe:	3301      	adds	r3, #1
 800cbc0:	72fb      	strb	r3, [r7, #11]
      break;
 800cbc2:	e11e      	b.n	800ce02 <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800cbc4:	687b      	ldr	r3, [r7, #4]
 800cbc6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800cbca:	681b      	ldr	r3, [r3, #0]
 800cbcc:	687a      	ldr	r2, [r7, #4]
 800cbce:	7c12      	ldrb	r2, [r2, #16]
 800cbd0:	f107 0108 	add.w	r1, r7, #8
 800cbd4:	4610      	mov	r0, r2
 800cbd6:	4798      	blx	r3
 800cbd8:	60f8      	str	r0, [r7, #12]
      break;
 800cbda:	e112      	b.n	800ce02 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800cbdc:	687b      	ldr	r3, [r7, #4]
 800cbde:	7c1b      	ldrb	r3, [r3, #16]
 800cbe0:	2b00      	cmp	r3, #0
 800cbe2:	d10d      	bne.n	800cc00 <USBD_GetDescriptor+0xd8>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800cbe4:	687b      	ldr	r3, [r7, #4]
 800cbe6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800cbea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cbec:	f107 0208 	add.w	r2, r7, #8
 800cbf0:	4610      	mov	r0, r2
 800cbf2:	4798      	blx	r3
 800cbf4:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800cbf6:	68fb      	ldr	r3, [r7, #12]
 800cbf8:	3301      	adds	r3, #1
 800cbfa:	2202      	movs	r2, #2
 800cbfc:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800cbfe:	e100      	b.n	800ce02 <USBD_GetDescriptor+0x2da>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800cc00:	687b      	ldr	r3, [r7, #4]
 800cc02:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800cc06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cc08:	f107 0208 	add.w	r2, r7, #8
 800cc0c:	4610      	mov	r0, r2
 800cc0e:	4798      	blx	r3
 800cc10:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800cc12:	68fb      	ldr	r3, [r7, #12]
 800cc14:	3301      	adds	r3, #1
 800cc16:	2202      	movs	r2, #2
 800cc18:	701a      	strb	r2, [r3, #0]
      break;
 800cc1a:	e0f2      	b.n	800ce02 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800cc1c:	683b      	ldr	r3, [r7, #0]
 800cc1e:	885b      	ldrh	r3, [r3, #2]
 800cc20:	b2db      	uxtb	r3, r3
 800cc22:	2b05      	cmp	r3, #5
 800cc24:	f200 80ac 	bhi.w	800cd80 <USBD_GetDescriptor+0x258>
 800cc28:	a201      	add	r2, pc, #4	@ (adr r2, 800cc30 <USBD_GetDescriptor+0x108>)
 800cc2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cc2e:	bf00      	nop
 800cc30:	0800cc49 	.word	0x0800cc49
 800cc34:	0800cc7d 	.word	0x0800cc7d
 800cc38:	0800ccb1 	.word	0x0800ccb1
 800cc3c:	0800cce5 	.word	0x0800cce5
 800cc40:	0800cd19 	.word	0x0800cd19
 800cc44:	0800cd4d 	.word	0x0800cd4d
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800cc48:	687b      	ldr	r3, [r7, #4]
 800cc4a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800cc4e:	685b      	ldr	r3, [r3, #4]
 800cc50:	2b00      	cmp	r3, #0
 800cc52:	d00b      	beq.n	800cc6c <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800cc54:	687b      	ldr	r3, [r7, #4]
 800cc56:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800cc5a:	685b      	ldr	r3, [r3, #4]
 800cc5c:	687a      	ldr	r2, [r7, #4]
 800cc5e:	7c12      	ldrb	r2, [r2, #16]
 800cc60:	f107 0108 	add.w	r1, r7, #8
 800cc64:	4610      	mov	r0, r2
 800cc66:	4798      	blx	r3
 800cc68:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800cc6a:	e091      	b.n	800cd90 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800cc6c:	6839      	ldr	r1, [r7, #0]
 800cc6e:	6878      	ldr	r0, [r7, #4]
 800cc70:	f000 facb 	bl	800d20a <USBD_CtlError>
            err++;
 800cc74:	7afb      	ldrb	r3, [r7, #11]
 800cc76:	3301      	adds	r3, #1
 800cc78:	72fb      	strb	r3, [r7, #11]
          break;
 800cc7a:	e089      	b.n	800cd90 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800cc7c:	687b      	ldr	r3, [r7, #4]
 800cc7e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800cc82:	689b      	ldr	r3, [r3, #8]
 800cc84:	2b00      	cmp	r3, #0
 800cc86:	d00b      	beq.n	800cca0 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800cc88:	687b      	ldr	r3, [r7, #4]
 800cc8a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800cc8e:	689b      	ldr	r3, [r3, #8]
 800cc90:	687a      	ldr	r2, [r7, #4]
 800cc92:	7c12      	ldrb	r2, [r2, #16]
 800cc94:	f107 0108 	add.w	r1, r7, #8
 800cc98:	4610      	mov	r0, r2
 800cc9a:	4798      	blx	r3
 800cc9c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800cc9e:	e077      	b.n	800cd90 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800cca0:	6839      	ldr	r1, [r7, #0]
 800cca2:	6878      	ldr	r0, [r7, #4]
 800cca4:	f000 fab1 	bl	800d20a <USBD_CtlError>
            err++;
 800cca8:	7afb      	ldrb	r3, [r7, #11]
 800ccaa:	3301      	adds	r3, #1
 800ccac:	72fb      	strb	r3, [r7, #11]
          break;
 800ccae:	e06f      	b.n	800cd90 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800ccb0:	687b      	ldr	r3, [r7, #4]
 800ccb2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ccb6:	68db      	ldr	r3, [r3, #12]
 800ccb8:	2b00      	cmp	r3, #0
 800ccba:	d00b      	beq.n	800ccd4 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800ccbc:	687b      	ldr	r3, [r7, #4]
 800ccbe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ccc2:	68db      	ldr	r3, [r3, #12]
 800ccc4:	687a      	ldr	r2, [r7, #4]
 800ccc6:	7c12      	ldrb	r2, [r2, #16]
 800ccc8:	f107 0108 	add.w	r1, r7, #8
 800cccc:	4610      	mov	r0, r2
 800ccce:	4798      	blx	r3
 800ccd0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ccd2:	e05d      	b.n	800cd90 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800ccd4:	6839      	ldr	r1, [r7, #0]
 800ccd6:	6878      	ldr	r0, [r7, #4]
 800ccd8:	f000 fa97 	bl	800d20a <USBD_CtlError>
            err++;
 800ccdc:	7afb      	ldrb	r3, [r7, #11]
 800ccde:	3301      	adds	r3, #1
 800cce0:	72fb      	strb	r3, [r7, #11]
          break;
 800cce2:	e055      	b.n	800cd90 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800cce4:	687b      	ldr	r3, [r7, #4]
 800cce6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ccea:	691b      	ldr	r3, [r3, #16]
 800ccec:	2b00      	cmp	r3, #0
 800ccee:	d00b      	beq.n	800cd08 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800ccf0:	687b      	ldr	r3, [r7, #4]
 800ccf2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ccf6:	691b      	ldr	r3, [r3, #16]
 800ccf8:	687a      	ldr	r2, [r7, #4]
 800ccfa:	7c12      	ldrb	r2, [r2, #16]
 800ccfc:	f107 0108 	add.w	r1, r7, #8
 800cd00:	4610      	mov	r0, r2
 800cd02:	4798      	blx	r3
 800cd04:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800cd06:	e043      	b.n	800cd90 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800cd08:	6839      	ldr	r1, [r7, #0]
 800cd0a:	6878      	ldr	r0, [r7, #4]
 800cd0c:	f000 fa7d 	bl	800d20a <USBD_CtlError>
            err++;
 800cd10:	7afb      	ldrb	r3, [r7, #11]
 800cd12:	3301      	adds	r3, #1
 800cd14:	72fb      	strb	r3, [r7, #11]
          break;
 800cd16:	e03b      	b.n	800cd90 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800cd18:	687b      	ldr	r3, [r7, #4]
 800cd1a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800cd1e:	695b      	ldr	r3, [r3, #20]
 800cd20:	2b00      	cmp	r3, #0
 800cd22:	d00b      	beq.n	800cd3c <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800cd24:	687b      	ldr	r3, [r7, #4]
 800cd26:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800cd2a:	695b      	ldr	r3, [r3, #20]
 800cd2c:	687a      	ldr	r2, [r7, #4]
 800cd2e:	7c12      	ldrb	r2, [r2, #16]
 800cd30:	f107 0108 	add.w	r1, r7, #8
 800cd34:	4610      	mov	r0, r2
 800cd36:	4798      	blx	r3
 800cd38:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800cd3a:	e029      	b.n	800cd90 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800cd3c:	6839      	ldr	r1, [r7, #0]
 800cd3e:	6878      	ldr	r0, [r7, #4]
 800cd40:	f000 fa63 	bl	800d20a <USBD_CtlError>
            err++;
 800cd44:	7afb      	ldrb	r3, [r7, #11]
 800cd46:	3301      	adds	r3, #1
 800cd48:	72fb      	strb	r3, [r7, #11]
          break;
 800cd4a:	e021      	b.n	800cd90 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800cd4c:	687b      	ldr	r3, [r7, #4]
 800cd4e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800cd52:	699b      	ldr	r3, [r3, #24]
 800cd54:	2b00      	cmp	r3, #0
 800cd56:	d00b      	beq.n	800cd70 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800cd58:	687b      	ldr	r3, [r7, #4]
 800cd5a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800cd5e:	699b      	ldr	r3, [r3, #24]
 800cd60:	687a      	ldr	r2, [r7, #4]
 800cd62:	7c12      	ldrb	r2, [r2, #16]
 800cd64:	f107 0108 	add.w	r1, r7, #8
 800cd68:	4610      	mov	r0, r2
 800cd6a:	4798      	blx	r3
 800cd6c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800cd6e:	e00f      	b.n	800cd90 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800cd70:	6839      	ldr	r1, [r7, #0]
 800cd72:	6878      	ldr	r0, [r7, #4]
 800cd74:	f000 fa49 	bl	800d20a <USBD_CtlError>
            err++;
 800cd78:	7afb      	ldrb	r3, [r7, #11]
 800cd7a:	3301      	adds	r3, #1
 800cd7c:	72fb      	strb	r3, [r7, #11]
          break;
 800cd7e:	e007      	b.n	800cd90 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800cd80:	6839      	ldr	r1, [r7, #0]
 800cd82:	6878      	ldr	r0, [r7, #4]
 800cd84:	f000 fa41 	bl	800d20a <USBD_CtlError>
          err++;
 800cd88:	7afb      	ldrb	r3, [r7, #11]
 800cd8a:	3301      	adds	r3, #1
 800cd8c:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800cd8e:	bf00      	nop
      }
      break;
 800cd90:	e037      	b.n	800ce02 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800cd92:	687b      	ldr	r3, [r7, #4]
 800cd94:	7c1b      	ldrb	r3, [r3, #16]
 800cd96:	2b00      	cmp	r3, #0
 800cd98:	d109      	bne.n	800cdae <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800cd9a:	687b      	ldr	r3, [r7, #4]
 800cd9c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800cda0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800cda2:	f107 0208 	add.w	r2, r7, #8
 800cda6:	4610      	mov	r0, r2
 800cda8:	4798      	blx	r3
 800cdaa:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800cdac:	e029      	b.n	800ce02 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800cdae:	6839      	ldr	r1, [r7, #0]
 800cdb0:	6878      	ldr	r0, [r7, #4]
 800cdb2:	f000 fa2a 	bl	800d20a <USBD_CtlError>
        err++;
 800cdb6:	7afb      	ldrb	r3, [r7, #11]
 800cdb8:	3301      	adds	r3, #1
 800cdba:	72fb      	strb	r3, [r7, #11]
      break;
 800cdbc:	e021      	b.n	800ce02 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800cdbe:	687b      	ldr	r3, [r7, #4]
 800cdc0:	7c1b      	ldrb	r3, [r3, #16]
 800cdc2:	2b00      	cmp	r3, #0
 800cdc4:	d10d      	bne.n	800cde2 <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800cdc6:	687b      	ldr	r3, [r7, #4]
 800cdc8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800cdcc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cdce:	f107 0208 	add.w	r2, r7, #8
 800cdd2:	4610      	mov	r0, r2
 800cdd4:	4798      	blx	r3
 800cdd6:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800cdd8:	68fb      	ldr	r3, [r7, #12]
 800cdda:	3301      	adds	r3, #1
 800cddc:	2207      	movs	r2, #7
 800cdde:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800cde0:	e00f      	b.n	800ce02 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800cde2:	6839      	ldr	r1, [r7, #0]
 800cde4:	6878      	ldr	r0, [r7, #4]
 800cde6:	f000 fa10 	bl	800d20a <USBD_CtlError>
        err++;
 800cdea:	7afb      	ldrb	r3, [r7, #11]
 800cdec:	3301      	adds	r3, #1
 800cdee:	72fb      	strb	r3, [r7, #11]
      break;
 800cdf0:	e007      	b.n	800ce02 <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 800cdf2:	6839      	ldr	r1, [r7, #0]
 800cdf4:	6878      	ldr	r0, [r7, #4]
 800cdf6:	f000 fa08 	bl	800d20a <USBD_CtlError>
      err++;
 800cdfa:	7afb      	ldrb	r3, [r7, #11]
 800cdfc:	3301      	adds	r3, #1
 800cdfe:	72fb      	strb	r3, [r7, #11]
      break;
 800ce00:	bf00      	nop
  }

  if (err != 0U)
 800ce02:	7afb      	ldrb	r3, [r7, #11]
 800ce04:	2b00      	cmp	r3, #0
 800ce06:	d11e      	bne.n	800ce46 <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 800ce08:	683b      	ldr	r3, [r7, #0]
 800ce0a:	88db      	ldrh	r3, [r3, #6]
 800ce0c:	2b00      	cmp	r3, #0
 800ce0e:	d016      	beq.n	800ce3e <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 800ce10:	893b      	ldrh	r3, [r7, #8]
 800ce12:	2b00      	cmp	r3, #0
 800ce14:	d00e      	beq.n	800ce34 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 800ce16:	683b      	ldr	r3, [r7, #0]
 800ce18:	88da      	ldrh	r2, [r3, #6]
 800ce1a:	893b      	ldrh	r3, [r7, #8]
 800ce1c:	4293      	cmp	r3, r2
 800ce1e:	bf28      	it	cs
 800ce20:	4613      	movcs	r3, r2
 800ce22:	b29b      	uxth	r3, r3
 800ce24:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800ce26:	893b      	ldrh	r3, [r7, #8]
 800ce28:	461a      	mov	r2, r3
 800ce2a:	68f9      	ldr	r1, [r7, #12]
 800ce2c:	6878      	ldr	r0, [r7, #4]
 800ce2e:	f000 fa69 	bl	800d304 <USBD_CtlSendData>
 800ce32:	e009      	b.n	800ce48 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800ce34:	6839      	ldr	r1, [r7, #0]
 800ce36:	6878      	ldr	r0, [r7, #4]
 800ce38:	f000 f9e7 	bl	800d20a <USBD_CtlError>
 800ce3c:	e004      	b.n	800ce48 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800ce3e:	6878      	ldr	r0, [r7, #4]
 800ce40:	f000 faba 	bl	800d3b8 <USBD_CtlSendStatus>
 800ce44:	e000      	b.n	800ce48 <USBD_GetDescriptor+0x320>
    return;
 800ce46:	bf00      	nop
  }
}
 800ce48:	3710      	adds	r7, #16
 800ce4a:	46bd      	mov	sp, r7
 800ce4c:	bd80      	pop	{r7, pc}
 800ce4e:	bf00      	nop

0800ce50 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ce50:	b580      	push	{r7, lr}
 800ce52:	b084      	sub	sp, #16
 800ce54:	af00      	add	r7, sp, #0
 800ce56:	6078      	str	r0, [r7, #4]
 800ce58:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800ce5a:	683b      	ldr	r3, [r7, #0]
 800ce5c:	889b      	ldrh	r3, [r3, #4]
 800ce5e:	2b00      	cmp	r3, #0
 800ce60:	d131      	bne.n	800cec6 <USBD_SetAddress+0x76>
 800ce62:	683b      	ldr	r3, [r7, #0]
 800ce64:	88db      	ldrh	r3, [r3, #6]
 800ce66:	2b00      	cmp	r3, #0
 800ce68:	d12d      	bne.n	800cec6 <USBD_SetAddress+0x76>
 800ce6a:	683b      	ldr	r3, [r7, #0]
 800ce6c:	885b      	ldrh	r3, [r3, #2]
 800ce6e:	2b7f      	cmp	r3, #127	@ 0x7f
 800ce70:	d829      	bhi.n	800cec6 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800ce72:	683b      	ldr	r3, [r7, #0]
 800ce74:	885b      	ldrh	r3, [r3, #2]
 800ce76:	b2db      	uxtb	r3, r3
 800ce78:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ce7c:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ce7e:	687b      	ldr	r3, [r7, #4]
 800ce80:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ce84:	b2db      	uxtb	r3, r3
 800ce86:	2b03      	cmp	r3, #3
 800ce88:	d104      	bne.n	800ce94 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800ce8a:	6839      	ldr	r1, [r7, #0]
 800ce8c:	6878      	ldr	r0, [r7, #4]
 800ce8e:	f000 f9bc 	bl	800d20a <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ce92:	e01d      	b.n	800ced0 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800ce94:	687b      	ldr	r3, [r7, #4]
 800ce96:	7bfa      	ldrb	r2, [r7, #15]
 800ce98:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800ce9c:	7bfb      	ldrb	r3, [r7, #15]
 800ce9e:	4619      	mov	r1, r3
 800cea0:	6878      	ldr	r0, [r7, #4]
 800cea2:	f000 ff93 	bl	800ddcc <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800cea6:	6878      	ldr	r0, [r7, #4]
 800cea8:	f000 fa86 	bl	800d3b8 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800ceac:	7bfb      	ldrb	r3, [r7, #15]
 800ceae:	2b00      	cmp	r3, #0
 800ceb0:	d004      	beq.n	800cebc <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800ceb2:	687b      	ldr	r3, [r7, #4]
 800ceb4:	2202      	movs	r2, #2
 800ceb6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ceba:	e009      	b.n	800ced0 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800cebc:	687b      	ldr	r3, [r7, #4]
 800cebe:	2201      	movs	r2, #1
 800cec0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800cec4:	e004      	b.n	800ced0 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800cec6:	6839      	ldr	r1, [r7, #0]
 800cec8:	6878      	ldr	r0, [r7, #4]
 800ceca:	f000 f99e 	bl	800d20a <USBD_CtlError>
  }
}
 800cece:	bf00      	nop
 800ced0:	bf00      	nop
 800ced2:	3710      	adds	r7, #16
 800ced4:	46bd      	mov	sp, r7
 800ced6:	bd80      	pop	{r7, pc}

0800ced8 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ced8:	b580      	push	{r7, lr}
 800ceda:	b084      	sub	sp, #16
 800cedc:	af00      	add	r7, sp, #0
 800cede:	6078      	str	r0, [r7, #4]
 800cee0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800cee2:	2300      	movs	r3, #0
 800cee4:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800cee6:	683b      	ldr	r3, [r7, #0]
 800cee8:	885b      	ldrh	r3, [r3, #2]
 800ceea:	b2da      	uxtb	r2, r3
 800ceec:	4b4e      	ldr	r3, [pc, #312]	@ (800d028 <USBD_SetConfig+0x150>)
 800ceee:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800cef0:	4b4d      	ldr	r3, [pc, #308]	@ (800d028 <USBD_SetConfig+0x150>)
 800cef2:	781b      	ldrb	r3, [r3, #0]
 800cef4:	2b01      	cmp	r3, #1
 800cef6:	d905      	bls.n	800cf04 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800cef8:	6839      	ldr	r1, [r7, #0]
 800cefa:	6878      	ldr	r0, [r7, #4]
 800cefc:	f000 f985 	bl	800d20a <USBD_CtlError>
    return USBD_FAIL;
 800cf00:	2303      	movs	r3, #3
 800cf02:	e08c      	b.n	800d01e <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800cf04:	687b      	ldr	r3, [r7, #4]
 800cf06:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800cf0a:	b2db      	uxtb	r3, r3
 800cf0c:	2b02      	cmp	r3, #2
 800cf0e:	d002      	beq.n	800cf16 <USBD_SetConfig+0x3e>
 800cf10:	2b03      	cmp	r3, #3
 800cf12:	d029      	beq.n	800cf68 <USBD_SetConfig+0x90>
 800cf14:	e075      	b.n	800d002 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800cf16:	4b44      	ldr	r3, [pc, #272]	@ (800d028 <USBD_SetConfig+0x150>)
 800cf18:	781b      	ldrb	r3, [r3, #0]
 800cf1a:	2b00      	cmp	r3, #0
 800cf1c:	d020      	beq.n	800cf60 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800cf1e:	4b42      	ldr	r3, [pc, #264]	@ (800d028 <USBD_SetConfig+0x150>)
 800cf20:	781b      	ldrb	r3, [r3, #0]
 800cf22:	461a      	mov	r2, r3
 800cf24:	687b      	ldr	r3, [r7, #4]
 800cf26:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800cf28:	4b3f      	ldr	r3, [pc, #252]	@ (800d028 <USBD_SetConfig+0x150>)
 800cf2a:	781b      	ldrb	r3, [r3, #0]
 800cf2c:	4619      	mov	r1, r3
 800cf2e:	6878      	ldr	r0, [r7, #4]
 800cf30:	f7fe ffb9 	bl	800bea6 <USBD_SetClassConfig>
 800cf34:	4603      	mov	r3, r0
 800cf36:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800cf38:	7bfb      	ldrb	r3, [r7, #15]
 800cf3a:	2b00      	cmp	r3, #0
 800cf3c:	d008      	beq.n	800cf50 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800cf3e:	6839      	ldr	r1, [r7, #0]
 800cf40:	6878      	ldr	r0, [r7, #4]
 800cf42:	f000 f962 	bl	800d20a <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800cf46:	687b      	ldr	r3, [r7, #4]
 800cf48:	2202      	movs	r2, #2
 800cf4a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800cf4e:	e065      	b.n	800d01c <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800cf50:	6878      	ldr	r0, [r7, #4]
 800cf52:	f000 fa31 	bl	800d3b8 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800cf56:	687b      	ldr	r3, [r7, #4]
 800cf58:	2203      	movs	r2, #3
 800cf5a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800cf5e:	e05d      	b.n	800d01c <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800cf60:	6878      	ldr	r0, [r7, #4]
 800cf62:	f000 fa29 	bl	800d3b8 <USBD_CtlSendStatus>
      break;
 800cf66:	e059      	b.n	800d01c <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800cf68:	4b2f      	ldr	r3, [pc, #188]	@ (800d028 <USBD_SetConfig+0x150>)
 800cf6a:	781b      	ldrb	r3, [r3, #0]
 800cf6c:	2b00      	cmp	r3, #0
 800cf6e:	d112      	bne.n	800cf96 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800cf70:	687b      	ldr	r3, [r7, #4]
 800cf72:	2202      	movs	r2, #2
 800cf74:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800cf78:	4b2b      	ldr	r3, [pc, #172]	@ (800d028 <USBD_SetConfig+0x150>)
 800cf7a:	781b      	ldrb	r3, [r3, #0]
 800cf7c:	461a      	mov	r2, r3
 800cf7e:	687b      	ldr	r3, [r7, #4]
 800cf80:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800cf82:	4b29      	ldr	r3, [pc, #164]	@ (800d028 <USBD_SetConfig+0x150>)
 800cf84:	781b      	ldrb	r3, [r3, #0]
 800cf86:	4619      	mov	r1, r3
 800cf88:	6878      	ldr	r0, [r7, #4]
 800cf8a:	f7fe ffa8 	bl	800bede <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800cf8e:	6878      	ldr	r0, [r7, #4]
 800cf90:	f000 fa12 	bl	800d3b8 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800cf94:	e042      	b.n	800d01c <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800cf96:	4b24      	ldr	r3, [pc, #144]	@ (800d028 <USBD_SetConfig+0x150>)
 800cf98:	781b      	ldrb	r3, [r3, #0]
 800cf9a:	461a      	mov	r2, r3
 800cf9c:	687b      	ldr	r3, [r7, #4]
 800cf9e:	685b      	ldr	r3, [r3, #4]
 800cfa0:	429a      	cmp	r2, r3
 800cfa2:	d02a      	beq.n	800cffa <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800cfa4:	687b      	ldr	r3, [r7, #4]
 800cfa6:	685b      	ldr	r3, [r3, #4]
 800cfa8:	b2db      	uxtb	r3, r3
 800cfaa:	4619      	mov	r1, r3
 800cfac:	6878      	ldr	r0, [r7, #4]
 800cfae:	f7fe ff96 	bl	800bede <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800cfb2:	4b1d      	ldr	r3, [pc, #116]	@ (800d028 <USBD_SetConfig+0x150>)
 800cfb4:	781b      	ldrb	r3, [r3, #0]
 800cfb6:	461a      	mov	r2, r3
 800cfb8:	687b      	ldr	r3, [r7, #4]
 800cfba:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800cfbc:	4b1a      	ldr	r3, [pc, #104]	@ (800d028 <USBD_SetConfig+0x150>)
 800cfbe:	781b      	ldrb	r3, [r3, #0]
 800cfc0:	4619      	mov	r1, r3
 800cfc2:	6878      	ldr	r0, [r7, #4]
 800cfc4:	f7fe ff6f 	bl	800bea6 <USBD_SetClassConfig>
 800cfc8:	4603      	mov	r3, r0
 800cfca:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800cfcc:	7bfb      	ldrb	r3, [r7, #15]
 800cfce:	2b00      	cmp	r3, #0
 800cfd0:	d00f      	beq.n	800cff2 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800cfd2:	6839      	ldr	r1, [r7, #0]
 800cfd4:	6878      	ldr	r0, [r7, #4]
 800cfd6:	f000 f918 	bl	800d20a <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800cfda:	687b      	ldr	r3, [r7, #4]
 800cfdc:	685b      	ldr	r3, [r3, #4]
 800cfde:	b2db      	uxtb	r3, r3
 800cfe0:	4619      	mov	r1, r3
 800cfe2:	6878      	ldr	r0, [r7, #4]
 800cfe4:	f7fe ff7b 	bl	800bede <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800cfe8:	687b      	ldr	r3, [r7, #4]
 800cfea:	2202      	movs	r2, #2
 800cfec:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800cff0:	e014      	b.n	800d01c <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800cff2:	6878      	ldr	r0, [r7, #4]
 800cff4:	f000 f9e0 	bl	800d3b8 <USBD_CtlSendStatus>
      break;
 800cff8:	e010      	b.n	800d01c <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800cffa:	6878      	ldr	r0, [r7, #4]
 800cffc:	f000 f9dc 	bl	800d3b8 <USBD_CtlSendStatus>
      break;
 800d000:	e00c      	b.n	800d01c <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800d002:	6839      	ldr	r1, [r7, #0]
 800d004:	6878      	ldr	r0, [r7, #4]
 800d006:	f000 f900 	bl	800d20a <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800d00a:	4b07      	ldr	r3, [pc, #28]	@ (800d028 <USBD_SetConfig+0x150>)
 800d00c:	781b      	ldrb	r3, [r3, #0]
 800d00e:	4619      	mov	r1, r3
 800d010:	6878      	ldr	r0, [r7, #4]
 800d012:	f7fe ff64 	bl	800bede <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800d016:	2303      	movs	r3, #3
 800d018:	73fb      	strb	r3, [r7, #15]
      break;
 800d01a:	bf00      	nop
  }

  return ret;
 800d01c:	7bfb      	ldrb	r3, [r7, #15]
}
 800d01e:	4618      	mov	r0, r3
 800d020:	3710      	adds	r7, #16
 800d022:	46bd      	mov	sp, r7
 800d024:	bd80      	pop	{r7, pc}
 800d026:	bf00      	nop
 800d028:	2000094c 	.word	0x2000094c

0800d02c <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d02c:	b580      	push	{r7, lr}
 800d02e:	b082      	sub	sp, #8
 800d030:	af00      	add	r7, sp, #0
 800d032:	6078      	str	r0, [r7, #4]
 800d034:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800d036:	683b      	ldr	r3, [r7, #0]
 800d038:	88db      	ldrh	r3, [r3, #6]
 800d03a:	2b01      	cmp	r3, #1
 800d03c:	d004      	beq.n	800d048 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800d03e:	6839      	ldr	r1, [r7, #0]
 800d040:	6878      	ldr	r0, [r7, #4]
 800d042:	f000 f8e2 	bl	800d20a <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800d046:	e023      	b.n	800d090 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800d048:	687b      	ldr	r3, [r7, #4]
 800d04a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d04e:	b2db      	uxtb	r3, r3
 800d050:	2b02      	cmp	r3, #2
 800d052:	dc02      	bgt.n	800d05a <USBD_GetConfig+0x2e>
 800d054:	2b00      	cmp	r3, #0
 800d056:	dc03      	bgt.n	800d060 <USBD_GetConfig+0x34>
 800d058:	e015      	b.n	800d086 <USBD_GetConfig+0x5a>
 800d05a:	2b03      	cmp	r3, #3
 800d05c:	d00b      	beq.n	800d076 <USBD_GetConfig+0x4a>
 800d05e:	e012      	b.n	800d086 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800d060:	687b      	ldr	r3, [r7, #4]
 800d062:	2200      	movs	r2, #0
 800d064:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800d066:	687b      	ldr	r3, [r7, #4]
 800d068:	3308      	adds	r3, #8
 800d06a:	2201      	movs	r2, #1
 800d06c:	4619      	mov	r1, r3
 800d06e:	6878      	ldr	r0, [r7, #4]
 800d070:	f000 f948 	bl	800d304 <USBD_CtlSendData>
        break;
 800d074:	e00c      	b.n	800d090 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800d076:	687b      	ldr	r3, [r7, #4]
 800d078:	3304      	adds	r3, #4
 800d07a:	2201      	movs	r2, #1
 800d07c:	4619      	mov	r1, r3
 800d07e:	6878      	ldr	r0, [r7, #4]
 800d080:	f000 f940 	bl	800d304 <USBD_CtlSendData>
        break;
 800d084:	e004      	b.n	800d090 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800d086:	6839      	ldr	r1, [r7, #0]
 800d088:	6878      	ldr	r0, [r7, #4]
 800d08a:	f000 f8be 	bl	800d20a <USBD_CtlError>
        break;
 800d08e:	bf00      	nop
}
 800d090:	bf00      	nop
 800d092:	3708      	adds	r7, #8
 800d094:	46bd      	mov	sp, r7
 800d096:	bd80      	pop	{r7, pc}

0800d098 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d098:	b580      	push	{r7, lr}
 800d09a:	b082      	sub	sp, #8
 800d09c:	af00      	add	r7, sp, #0
 800d09e:	6078      	str	r0, [r7, #4]
 800d0a0:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800d0a2:	687b      	ldr	r3, [r7, #4]
 800d0a4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d0a8:	b2db      	uxtb	r3, r3
 800d0aa:	3b01      	subs	r3, #1
 800d0ac:	2b02      	cmp	r3, #2
 800d0ae:	d81e      	bhi.n	800d0ee <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800d0b0:	683b      	ldr	r3, [r7, #0]
 800d0b2:	88db      	ldrh	r3, [r3, #6]
 800d0b4:	2b02      	cmp	r3, #2
 800d0b6:	d004      	beq.n	800d0c2 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800d0b8:	6839      	ldr	r1, [r7, #0]
 800d0ba:	6878      	ldr	r0, [r7, #4]
 800d0bc:	f000 f8a5 	bl	800d20a <USBD_CtlError>
        break;
 800d0c0:	e01a      	b.n	800d0f8 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800d0c2:	687b      	ldr	r3, [r7, #4]
 800d0c4:	2201      	movs	r2, #1
 800d0c6:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800d0c8:	687b      	ldr	r3, [r7, #4]
 800d0ca:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800d0ce:	2b00      	cmp	r3, #0
 800d0d0:	d005      	beq.n	800d0de <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800d0d2:	687b      	ldr	r3, [r7, #4]
 800d0d4:	68db      	ldr	r3, [r3, #12]
 800d0d6:	f043 0202 	orr.w	r2, r3, #2
 800d0da:	687b      	ldr	r3, [r7, #4]
 800d0dc:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800d0de:	687b      	ldr	r3, [r7, #4]
 800d0e0:	330c      	adds	r3, #12
 800d0e2:	2202      	movs	r2, #2
 800d0e4:	4619      	mov	r1, r3
 800d0e6:	6878      	ldr	r0, [r7, #4]
 800d0e8:	f000 f90c 	bl	800d304 <USBD_CtlSendData>
      break;
 800d0ec:	e004      	b.n	800d0f8 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800d0ee:	6839      	ldr	r1, [r7, #0]
 800d0f0:	6878      	ldr	r0, [r7, #4]
 800d0f2:	f000 f88a 	bl	800d20a <USBD_CtlError>
      break;
 800d0f6:	bf00      	nop
  }
}
 800d0f8:	bf00      	nop
 800d0fa:	3708      	adds	r7, #8
 800d0fc:	46bd      	mov	sp, r7
 800d0fe:	bd80      	pop	{r7, pc}

0800d100 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d100:	b580      	push	{r7, lr}
 800d102:	b082      	sub	sp, #8
 800d104:	af00      	add	r7, sp, #0
 800d106:	6078      	str	r0, [r7, #4]
 800d108:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800d10a:	683b      	ldr	r3, [r7, #0]
 800d10c:	885b      	ldrh	r3, [r3, #2]
 800d10e:	2b01      	cmp	r3, #1
 800d110:	d107      	bne.n	800d122 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800d112:	687b      	ldr	r3, [r7, #4]
 800d114:	2201      	movs	r2, #1
 800d116:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800d11a:	6878      	ldr	r0, [r7, #4]
 800d11c:	f000 f94c 	bl	800d3b8 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800d120:	e013      	b.n	800d14a <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800d122:	683b      	ldr	r3, [r7, #0]
 800d124:	885b      	ldrh	r3, [r3, #2]
 800d126:	2b02      	cmp	r3, #2
 800d128:	d10b      	bne.n	800d142 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800d12a:	683b      	ldr	r3, [r7, #0]
 800d12c:	889b      	ldrh	r3, [r3, #4]
 800d12e:	0a1b      	lsrs	r3, r3, #8
 800d130:	b29b      	uxth	r3, r3
 800d132:	b2da      	uxtb	r2, r3
 800d134:	687b      	ldr	r3, [r7, #4]
 800d136:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800d13a:	6878      	ldr	r0, [r7, #4]
 800d13c:	f000 f93c 	bl	800d3b8 <USBD_CtlSendStatus>
}
 800d140:	e003      	b.n	800d14a <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800d142:	6839      	ldr	r1, [r7, #0]
 800d144:	6878      	ldr	r0, [r7, #4]
 800d146:	f000 f860 	bl	800d20a <USBD_CtlError>
}
 800d14a:	bf00      	nop
 800d14c:	3708      	adds	r7, #8
 800d14e:	46bd      	mov	sp, r7
 800d150:	bd80      	pop	{r7, pc}

0800d152 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d152:	b580      	push	{r7, lr}
 800d154:	b082      	sub	sp, #8
 800d156:	af00      	add	r7, sp, #0
 800d158:	6078      	str	r0, [r7, #4]
 800d15a:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800d15c:	687b      	ldr	r3, [r7, #4]
 800d15e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d162:	b2db      	uxtb	r3, r3
 800d164:	3b01      	subs	r3, #1
 800d166:	2b02      	cmp	r3, #2
 800d168:	d80b      	bhi.n	800d182 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800d16a:	683b      	ldr	r3, [r7, #0]
 800d16c:	885b      	ldrh	r3, [r3, #2]
 800d16e:	2b01      	cmp	r3, #1
 800d170:	d10c      	bne.n	800d18c <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800d172:	687b      	ldr	r3, [r7, #4]
 800d174:	2200      	movs	r2, #0
 800d176:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800d17a:	6878      	ldr	r0, [r7, #4]
 800d17c:	f000 f91c 	bl	800d3b8 <USBD_CtlSendStatus>
      }
      break;
 800d180:	e004      	b.n	800d18c <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800d182:	6839      	ldr	r1, [r7, #0]
 800d184:	6878      	ldr	r0, [r7, #4]
 800d186:	f000 f840 	bl	800d20a <USBD_CtlError>
      break;
 800d18a:	e000      	b.n	800d18e <USBD_ClrFeature+0x3c>
      break;
 800d18c:	bf00      	nop
  }
}
 800d18e:	bf00      	nop
 800d190:	3708      	adds	r7, #8
 800d192:	46bd      	mov	sp, r7
 800d194:	bd80      	pop	{r7, pc}

0800d196 <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800d196:	b580      	push	{r7, lr}
 800d198:	b084      	sub	sp, #16
 800d19a:	af00      	add	r7, sp, #0
 800d19c:	6078      	str	r0, [r7, #4]
 800d19e:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800d1a0:	683b      	ldr	r3, [r7, #0]
 800d1a2:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800d1a4:	68fb      	ldr	r3, [r7, #12]
 800d1a6:	781a      	ldrb	r2, [r3, #0]
 800d1a8:	687b      	ldr	r3, [r7, #4]
 800d1aa:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800d1ac:	68fb      	ldr	r3, [r7, #12]
 800d1ae:	3301      	adds	r3, #1
 800d1b0:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800d1b2:	68fb      	ldr	r3, [r7, #12]
 800d1b4:	781a      	ldrb	r2, [r3, #0]
 800d1b6:	687b      	ldr	r3, [r7, #4]
 800d1b8:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800d1ba:	68fb      	ldr	r3, [r7, #12]
 800d1bc:	3301      	adds	r3, #1
 800d1be:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800d1c0:	68f8      	ldr	r0, [r7, #12]
 800d1c2:	f7ff fa16 	bl	800c5f2 <SWAPBYTE>
 800d1c6:	4603      	mov	r3, r0
 800d1c8:	461a      	mov	r2, r3
 800d1ca:	687b      	ldr	r3, [r7, #4]
 800d1cc:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800d1ce:	68fb      	ldr	r3, [r7, #12]
 800d1d0:	3301      	adds	r3, #1
 800d1d2:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800d1d4:	68fb      	ldr	r3, [r7, #12]
 800d1d6:	3301      	adds	r3, #1
 800d1d8:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800d1da:	68f8      	ldr	r0, [r7, #12]
 800d1dc:	f7ff fa09 	bl	800c5f2 <SWAPBYTE>
 800d1e0:	4603      	mov	r3, r0
 800d1e2:	461a      	mov	r2, r3
 800d1e4:	687b      	ldr	r3, [r7, #4]
 800d1e6:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800d1e8:	68fb      	ldr	r3, [r7, #12]
 800d1ea:	3301      	adds	r3, #1
 800d1ec:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800d1ee:	68fb      	ldr	r3, [r7, #12]
 800d1f0:	3301      	adds	r3, #1
 800d1f2:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800d1f4:	68f8      	ldr	r0, [r7, #12]
 800d1f6:	f7ff f9fc 	bl	800c5f2 <SWAPBYTE>
 800d1fa:	4603      	mov	r3, r0
 800d1fc:	461a      	mov	r2, r3
 800d1fe:	687b      	ldr	r3, [r7, #4]
 800d200:	80da      	strh	r2, [r3, #6]
}
 800d202:	bf00      	nop
 800d204:	3710      	adds	r7, #16
 800d206:	46bd      	mov	sp, r7
 800d208:	bd80      	pop	{r7, pc}

0800d20a <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d20a:	b580      	push	{r7, lr}
 800d20c:	b082      	sub	sp, #8
 800d20e:	af00      	add	r7, sp, #0
 800d210:	6078      	str	r0, [r7, #4]
 800d212:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800d214:	2180      	movs	r1, #128	@ 0x80
 800d216:	6878      	ldr	r0, [r7, #4]
 800d218:	f000 fd40 	bl	800dc9c <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800d21c:	2100      	movs	r1, #0
 800d21e:	6878      	ldr	r0, [r7, #4]
 800d220:	f000 fd3c 	bl	800dc9c <USBD_LL_StallEP>
}
 800d224:	bf00      	nop
 800d226:	3708      	adds	r7, #8
 800d228:	46bd      	mov	sp, r7
 800d22a:	bd80      	pop	{r7, pc}

0800d22c <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800d22c:	b580      	push	{r7, lr}
 800d22e:	b086      	sub	sp, #24
 800d230:	af00      	add	r7, sp, #0
 800d232:	60f8      	str	r0, [r7, #12]
 800d234:	60b9      	str	r1, [r7, #8]
 800d236:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800d238:	2300      	movs	r3, #0
 800d23a:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800d23c:	68fb      	ldr	r3, [r7, #12]
 800d23e:	2b00      	cmp	r3, #0
 800d240:	d042      	beq.n	800d2c8 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 800d242:	68fb      	ldr	r3, [r7, #12]
 800d244:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 800d246:	6938      	ldr	r0, [r7, #16]
 800d248:	f000 f842 	bl	800d2d0 <USBD_GetLen>
 800d24c:	4603      	mov	r3, r0
 800d24e:	3301      	adds	r3, #1
 800d250:	005b      	lsls	r3, r3, #1
 800d252:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d256:	d808      	bhi.n	800d26a <USBD_GetString+0x3e>
 800d258:	6938      	ldr	r0, [r7, #16]
 800d25a:	f000 f839 	bl	800d2d0 <USBD_GetLen>
 800d25e:	4603      	mov	r3, r0
 800d260:	3301      	adds	r3, #1
 800d262:	b29b      	uxth	r3, r3
 800d264:	005b      	lsls	r3, r3, #1
 800d266:	b29a      	uxth	r2, r3
 800d268:	e001      	b.n	800d26e <USBD_GetString+0x42>
 800d26a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800d26e:	687b      	ldr	r3, [r7, #4]
 800d270:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800d272:	7dfb      	ldrb	r3, [r7, #23]
 800d274:	68ba      	ldr	r2, [r7, #8]
 800d276:	4413      	add	r3, r2
 800d278:	687a      	ldr	r2, [r7, #4]
 800d27a:	7812      	ldrb	r2, [r2, #0]
 800d27c:	701a      	strb	r2, [r3, #0]
  idx++;
 800d27e:	7dfb      	ldrb	r3, [r7, #23]
 800d280:	3301      	adds	r3, #1
 800d282:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800d284:	7dfb      	ldrb	r3, [r7, #23]
 800d286:	68ba      	ldr	r2, [r7, #8]
 800d288:	4413      	add	r3, r2
 800d28a:	2203      	movs	r2, #3
 800d28c:	701a      	strb	r2, [r3, #0]
  idx++;
 800d28e:	7dfb      	ldrb	r3, [r7, #23]
 800d290:	3301      	adds	r3, #1
 800d292:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800d294:	e013      	b.n	800d2be <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 800d296:	7dfb      	ldrb	r3, [r7, #23]
 800d298:	68ba      	ldr	r2, [r7, #8]
 800d29a:	4413      	add	r3, r2
 800d29c:	693a      	ldr	r2, [r7, #16]
 800d29e:	7812      	ldrb	r2, [r2, #0]
 800d2a0:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800d2a2:	693b      	ldr	r3, [r7, #16]
 800d2a4:	3301      	adds	r3, #1
 800d2a6:	613b      	str	r3, [r7, #16]
    idx++;
 800d2a8:	7dfb      	ldrb	r3, [r7, #23]
 800d2aa:	3301      	adds	r3, #1
 800d2ac:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800d2ae:	7dfb      	ldrb	r3, [r7, #23]
 800d2b0:	68ba      	ldr	r2, [r7, #8]
 800d2b2:	4413      	add	r3, r2
 800d2b4:	2200      	movs	r2, #0
 800d2b6:	701a      	strb	r2, [r3, #0]
    idx++;
 800d2b8:	7dfb      	ldrb	r3, [r7, #23]
 800d2ba:	3301      	adds	r3, #1
 800d2bc:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800d2be:	693b      	ldr	r3, [r7, #16]
 800d2c0:	781b      	ldrb	r3, [r3, #0]
 800d2c2:	2b00      	cmp	r3, #0
 800d2c4:	d1e7      	bne.n	800d296 <USBD_GetString+0x6a>
 800d2c6:	e000      	b.n	800d2ca <USBD_GetString+0x9e>
    return;
 800d2c8:	bf00      	nop
  }
}
 800d2ca:	3718      	adds	r7, #24
 800d2cc:	46bd      	mov	sp, r7
 800d2ce:	bd80      	pop	{r7, pc}

0800d2d0 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800d2d0:	b480      	push	{r7}
 800d2d2:	b085      	sub	sp, #20
 800d2d4:	af00      	add	r7, sp, #0
 800d2d6:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800d2d8:	2300      	movs	r3, #0
 800d2da:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800d2dc:	687b      	ldr	r3, [r7, #4]
 800d2de:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800d2e0:	e005      	b.n	800d2ee <USBD_GetLen+0x1e>
  {
    len++;
 800d2e2:	7bfb      	ldrb	r3, [r7, #15]
 800d2e4:	3301      	adds	r3, #1
 800d2e6:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800d2e8:	68bb      	ldr	r3, [r7, #8]
 800d2ea:	3301      	adds	r3, #1
 800d2ec:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800d2ee:	68bb      	ldr	r3, [r7, #8]
 800d2f0:	781b      	ldrb	r3, [r3, #0]
 800d2f2:	2b00      	cmp	r3, #0
 800d2f4:	d1f5      	bne.n	800d2e2 <USBD_GetLen+0x12>
  }

  return len;
 800d2f6:	7bfb      	ldrb	r3, [r7, #15]
}
 800d2f8:	4618      	mov	r0, r3
 800d2fa:	3714      	adds	r7, #20
 800d2fc:	46bd      	mov	sp, r7
 800d2fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d302:	4770      	bx	lr

0800d304 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800d304:	b580      	push	{r7, lr}
 800d306:	b084      	sub	sp, #16
 800d308:	af00      	add	r7, sp, #0
 800d30a:	60f8      	str	r0, [r7, #12]
 800d30c:	60b9      	str	r1, [r7, #8]
 800d30e:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800d310:	68fb      	ldr	r3, [r7, #12]
 800d312:	2202      	movs	r2, #2
 800d314:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800d318:	68fb      	ldr	r3, [r7, #12]
 800d31a:	687a      	ldr	r2, [r7, #4]
 800d31c:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800d31e:	68fb      	ldr	r3, [r7, #12]
 800d320:	687a      	ldr	r2, [r7, #4]
 800d322:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800d324:	687b      	ldr	r3, [r7, #4]
 800d326:	68ba      	ldr	r2, [r7, #8]
 800d328:	2100      	movs	r1, #0
 800d32a:	68f8      	ldr	r0, [r7, #12]
 800d32c:	f000 fd84 	bl	800de38 <USBD_LL_Transmit>

  return USBD_OK;
 800d330:	2300      	movs	r3, #0
}
 800d332:	4618      	mov	r0, r3
 800d334:	3710      	adds	r7, #16
 800d336:	46bd      	mov	sp, r7
 800d338:	bd80      	pop	{r7, pc}

0800d33a <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800d33a:	b580      	push	{r7, lr}
 800d33c:	b084      	sub	sp, #16
 800d33e:	af00      	add	r7, sp, #0
 800d340:	60f8      	str	r0, [r7, #12]
 800d342:	60b9      	str	r1, [r7, #8]
 800d344:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800d346:	687b      	ldr	r3, [r7, #4]
 800d348:	68ba      	ldr	r2, [r7, #8]
 800d34a:	2100      	movs	r1, #0
 800d34c:	68f8      	ldr	r0, [r7, #12]
 800d34e:	f000 fd73 	bl	800de38 <USBD_LL_Transmit>

  return USBD_OK;
 800d352:	2300      	movs	r3, #0
}
 800d354:	4618      	mov	r0, r3
 800d356:	3710      	adds	r7, #16
 800d358:	46bd      	mov	sp, r7
 800d35a:	bd80      	pop	{r7, pc}

0800d35c <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800d35c:	b580      	push	{r7, lr}
 800d35e:	b084      	sub	sp, #16
 800d360:	af00      	add	r7, sp, #0
 800d362:	60f8      	str	r0, [r7, #12]
 800d364:	60b9      	str	r1, [r7, #8]
 800d366:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800d368:	68fb      	ldr	r3, [r7, #12]
 800d36a:	2203      	movs	r2, #3
 800d36c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800d370:	68fb      	ldr	r3, [r7, #12]
 800d372:	687a      	ldr	r2, [r7, #4]
 800d374:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800d378:	68fb      	ldr	r3, [r7, #12]
 800d37a:	687a      	ldr	r2, [r7, #4]
 800d37c:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800d380:	687b      	ldr	r3, [r7, #4]
 800d382:	68ba      	ldr	r2, [r7, #8]
 800d384:	2100      	movs	r1, #0
 800d386:	68f8      	ldr	r0, [r7, #12]
 800d388:	f000 fd8e 	bl	800dea8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800d38c:	2300      	movs	r3, #0
}
 800d38e:	4618      	mov	r0, r3
 800d390:	3710      	adds	r7, #16
 800d392:	46bd      	mov	sp, r7
 800d394:	bd80      	pop	{r7, pc}

0800d396 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800d396:	b580      	push	{r7, lr}
 800d398:	b084      	sub	sp, #16
 800d39a:	af00      	add	r7, sp, #0
 800d39c:	60f8      	str	r0, [r7, #12]
 800d39e:	60b9      	str	r1, [r7, #8]
 800d3a0:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800d3a2:	687b      	ldr	r3, [r7, #4]
 800d3a4:	68ba      	ldr	r2, [r7, #8]
 800d3a6:	2100      	movs	r1, #0
 800d3a8:	68f8      	ldr	r0, [r7, #12]
 800d3aa:	f000 fd7d 	bl	800dea8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800d3ae:	2300      	movs	r3, #0
}
 800d3b0:	4618      	mov	r0, r3
 800d3b2:	3710      	adds	r7, #16
 800d3b4:	46bd      	mov	sp, r7
 800d3b6:	bd80      	pop	{r7, pc}

0800d3b8 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800d3b8:	b580      	push	{r7, lr}
 800d3ba:	b082      	sub	sp, #8
 800d3bc:	af00      	add	r7, sp, #0
 800d3be:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800d3c0:	687b      	ldr	r3, [r7, #4]
 800d3c2:	2204      	movs	r2, #4
 800d3c4:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800d3c8:	2300      	movs	r3, #0
 800d3ca:	2200      	movs	r2, #0
 800d3cc:	2100      	movs	r1, #0
 800d3ce:	6878      	ldr	r0, [r7, #4]
 800d3d0:	f000 fd32 	bl	800de38 <USBD_LL_Transmit>

  return USBD_OK;
 800d3d4:	2300      	movs	r3, #0
}
 800d3d6:	4618      	mov	r0, r3
 800d3d8:	3708      	adds	r7, #8
 800d3da:	46bd      	mov	sp, r7
 800d3dc:	bd80      	pop	{r7, pc}

0800d3de <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800d3de:	b580      	push	{r7, lr}
 800d3e0:	b082      	sub	sp, #8
 800d3e2:	af00      	add	r7, sp, #0
 800d3e4:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800d3e6:	687b      	ldr	r3, [r7, #4]
 800d3e8:	2205      	movs	r2, #5
 800d3ea:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800d3ee:	2300      	movs	r3, #0
 800d3f0:	2200      	movs	r2, #0
 800d3f2:	2100      	movs	r1, #0
 800d3f4:	6878      	ldr	r0, [r7, #4]
 800d3f6:	f000 fd57 	bl	800dea8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800d3fa:	2300      	movs	r3, #0
}
 800d3fc:	4618      	mov	r0, r3
 800d3fe:	3708      	adds	r7, #8
 800d400:	46bd      	mov	sp, r7
 800d402:	bd80      	pop	{r7, pc}

0800d404 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800d404:	b580      	push	{r7, lr}
 800d406:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800d408:	2200      	movs	r2, #0
 800d40a:	4912      	ldr	r1, [pc, #72]	@ (800d454 <MX_USB_DEVICE_Init+0x50>)
 800d40c:	4812      	ldr	r0, [pc, #72]	@ (800d458 <MX_USB_DEVICE_Init+0x54>)
 800d40e:	f7fe fccd 	bl	800bdac <USBD_Init>
 800d412:	4603      	mov	r3, r0
 800d414:	2b00      	cmp	r3, #0
 800d416:	d001      	beq.n	800d41c <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800d418:	f7f3 ffe8 	bl	80013ec <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800d41c:	490f      	ldr	r1, [pc, #60]	@ (800d45c <MX_USB_DEVICE_Init+0x58>)
 800d41e:	480e      	ldr	r0, [pc, #56]	@ (800d458 <MX_USB_DEVICE_Init+0x54>)
 800d420:	f7fe fcf4 	bl	800be0c <USBD_RegisterClass>
 800d424:	4603      	mov	r3, r0
 800d426:	2b00      	cmp	r3, #0
 800d428:	d001      	beq.n	800d42e <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800d42a:	f7f3 ffdf 	bl	80013ec <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800d42e:	490c      	ldr	r1, [pc, #48]	@ (800d460 <MX_USB_DEVICE_Init+0x5c>)
 800d430:	4809      	ldr	r0, [pc, #36]	@ (800d458 <MX_USB_DEVICE_Init+0x54>)
 800d432:	f7fe fc2b 	bl	800bc8c <USBD_CDC_RegisterInterface>
 800d436:	4603      	mov	r3, r0
 800d438:	2b00      	cmp	r3, #0
 800d43a:	d001      	beq.n	800d440 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800d43c:	f7f3 ffd6 	bl	80013ec <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800d440:	4805      	ldr	r0, [pc, #20]	@ (800d458 <MX_USB_DEVICE_Init+0x54>)
 800d442:	f7fe fd19 	bl	800be78 <USBD_Start>
 800d446:	4603      	mov	r3, r0
 800d448:	2b00      	cmp	r3, #0
 800d44a:	d001      	beq.n	800d450 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800d44c:	f7f3 ffce 	bl	80013ec <Error_Handler>
  }
  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800d450:	bf00      	nop
 800d452:	bd80      	pop	{r7, pc}
 800d454:	200000ac 	.word	0x200000ac
 800d458:	20000950 	.word	0x20000950
 800d45c:	20000018 	.word	0x20000018
 800d460:	20000098 	.word	0x20000098

0800d464 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800d464:	b580      	push	{r7, lr}
 800d466:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800d468:	2200      	movs	r2, #0
 800d46a:	4905      	ldr	r1, [pc, #20]	@ (800d480 <CDC_Init_FS+0x1c>)
 800d46c:	4805      	ldr	r0, [pc, #20]	@ (800d484 <CDC_Init_FS+0x20>)
 800d46e:	f7fe fc27 	bl	800bcc0 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800d472:	4905      	ldr	r1, [pc, #20]	@ (800d488 <CDC_Init_FS+0x24>)
 800d474:	4803      	ldr	r0, [pc, #12]	@ (800d484 <CDC_Init_FS+0x20>)
 800d476:	f7fe fc45 	bl	800bd04 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800d47a:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800d47c:	4618      	mov	r0, r3
 800d47e:	bd80      	pop	{r7, pc}
 800d480:	2000142c 	.word	0x2000142c
 800d484:	20000950 	.word	0x20000950
 800d488:	20000c2c 	.word	0x20000c2c

0800d48c <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800d48c:	b480      	push	{r7}
 800d48e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800d490:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800d492:	4618      	mov	r0, r3
 800d494:	46bd      	mov	sp, r7
 800d496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d49a:	4770      	bx	lr

0800d49c <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800d49c:	b480      	push	{r7}
 800d49e:	b083      	sub	sp, #12
 800d4a0:	af00      	add	r7, sp, #0
 800d4a2:	4603      	mov	r3, r0
 800d4a4:	6039      	str	r1, [r7, #0]
 800d4a6:	71fb      	strb	r3, [r7, #7]
 800d4a8:	4613      	mov	r3, r2
 800d4aa:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800d4ac:	79fb      	ldrb	r3, [r7, #7]
 800d4ae:	2b23      	cmp	r3, #35	@ 0x23
 800d4b0:	d84a      	bhi.n	800d548 <CDC_Control_FS+0xac>
 800d4b2:	a201      	add	r2, pc, #4	@ (adr r2, 800d4b8 <CDC_Control_FS+0x1c>)
 800d4b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d4b8:	0800d549 	.word	0x0800d549
 800d4bc:	0800d549 	.word	0x0800d549
 800d4c0:	0800d549 	.word	0x0800d549
 800d4c4:	0800d549 	.word	0x0800d549
 800d4c8:	0800d549 	.word	0x0800d549
 800d4cc:	0800d549 	.word	0x0800d549
 800d4d0:	0800d549 	.word	0x0800d549
 800d4d4:	0800d549 	.word	0x0800d549
 800d4d8:	0800d549 	.word	0x0800d549
 800d4dc:	0800d549 	.word	0x0800d549
 800d4e0:	0800d549 	.word	0x0800d549
 800d4e4:	0800d549 	.word	0x0800d549
 800d4e8:	0800d549 	.word	0x0800d549
 800d4ec:	0800d549 	.word	0x0800d549
 800d4f0:	0800d549 	.word	0x0800d549
 800d4f4:	0800d549 	.word	0x0800d549
 800d4f8:	0800d549 	.word	0x0800d549
 800d4fc:	0800d549 	.word	0x0800d549
 800d500:	0800d549 	.word	0x0800d549
 800d504:	0800d549 	.word	0x0800d549
 800d508:	0800d549 	.word	0x0800d549
 800d50c:	0800d549 	.word	0x0800d549
 800d510:	0800d549 	.word	0x0800d549
 800d514:	0800d549 	.word	0x0800d549
 800d518:	0800d549 	.word	0x0800d549
 800d51c:	0800d549 	.word	0x0800d549
 800d520:	0800d549 	.word	0x0800d549
 800d524:	0800d549 	.word	0x0800d549
 800d528:	0800d549 	.word	0x0800d549
 800d52c:	0800d549 	.word	0x0800d549
 800d530:	0800d549 	.word	0x0800d549
 800d534:	0800d549 	.word	0x0800d549
 800d538:	0800d549 	.word	0x0800d549
 800d53c:	0800d549 	.word	0x0800d549
 800d540:	0800d549 	.word	0x0800d549
 800d544:	0800d549 	.word	0x0800d549
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800d548:	bf00      	nop
  }

  return (USBD_OK);
 800d54a:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800d54c:	4618      	mov	r0, r3
 800d54e:	370c      	adds	r7, #12
 800d550:	46bd      	mov	sp, r7
 800d552:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d556:	4770      	bx	lr

0800d558 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800d558:	b580      	push	{r7, lr}
 800d55a:	b082      	sub	sp, #8
 800d55c:	af00      	add	r7, sp, #0
 800d55e:	6078      	str	r0, [r7, #4]
 800d560:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800d562:	6879      	ldr	r1, [r7, #4]
 800d564:	4805      	ldr	r0, [pc, #20]	@ (800d57c <CDC_Receive_FS+0x24>)
 800d566:	f7fe fbcd 	bl	800bd04 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800d56a:	4804      	ldr	r0, [pc, #16]	@ (800d57c <CDC_Receive_FS+0x24>)
 800d56c:	f7fe fbe8 	bl	800bd40 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800d570:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800d572:	4618      	mov	r0, r3
 800d574:	3708      	adds	r7, #8
 800d576:	46bd      	mov	sp, r7
 800d578:	bd80      	pop	{r7, pc}
 800d57a:	bf00      	nop
 800d57c:	20000950 	.word	0x20000950

0800d580 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800d580:	b480      	push	{r7}
 800d582:	b087      	sub	sp, #28
 800d584:	af00      	add	r7, sp, #0
 800d586:	60f8      	str	r0, [r7, #12]
 800d588:	60b9      	str	r1, [r7, #8]
 800d58a:	4613      	mov	r3, r2
 800d58c:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800d58e:	2300      	movs	r3, #0
 800d590:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800d592:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800d596:	4618      	mov	r0, r3
 800d598:	371c      	adds	r7, #28
 800d59a:	46bd      	mov	sp, r7
 800d59c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5a0:	4770      	bx	lr
	...

0800d5a4 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d5a4:	b480      	push	{r7}
 800d5a6:	b083      	sub	sp, #12
 800d5a8:	af00      	add	r7, sp, #0
 800d5aa:	4603      	mov	r3, r0
 800d5ac:	6039      	str	r1, [r7, #0]
 800d5ae:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800d5b0:	683b      	ldr	r3, [r7, #0]
 800d5b2:	2212      	movs	r2, #18
 800d5b4:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800d5b6:	4b03      	ldr	r3, [pc, #12]	@ (800d5c4 <USBD_FS_DeviceDescriptor+0x20>)
}
 800d5b8:	4618      	mov	r0, r3
 800d5ba:	370c      	adds	r7, #12
 800d5bc:	46bd      	mov	sp, r7
 800d5be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5c2:	4770      	bx	lr
 800d5c4:	200000cc 	.word	0x200000cc

0800d5c8 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d5c8:	b480      	push	{r7}
 800d5ca:	b083      	sub	sp, #12
 800d5cc:	af00      	add	r7, sp, #0
 800d5ce:	4603      	mov	r3, r0
 800d5d0:	6039      	str	r1, [r7, #0]
 800d5d2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800d5d4:	683b      	ldr	r3, [r7, #0]
 800d5d6:	2204      	movs	r2, #4
 800d5d8:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800d5da:	4b03      	ldr	r3, [pc, #12]	@ (800d5e8 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800d5dc:	4618      	mov	r0, r3
 800d5de:	370c      	adds	r7, #12
 800d5e0:	46bd      	mov	sp, r7
 800d5e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5e6:	4770      	bx	lr
 800d5e8:	200000ec 	.word	0x200000ec

0800d5ec <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d5ec:	b580      	push	{r7, lr}
 800d5ee:	b082      	sub	sp, #8
 800d5f0:	af00      	add	r7, sp, #0
 800d5f2:	4603      	mov	r3, r0
 800d5f4:	6039      	str	r1, [r7, #0]
 800d5f6:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800d5f8:	79fb      	ldrb	r3, [r7, #7]
 800d5fa:	2b00      	cmp	r3, #0
 800d5fc:	d105      	bne.n	800d60a <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800d5fe:	683a      	ldr	r2, [r7, #0]
 800d600:	4907      	ldr	r1, [pc, #28]	@ (800d620 <USBD_FS_ProductStrDescriptor+0x34>)
 800d602:	4808      	ldr	r0, [pc, #32]	@ (800d624 <USBD_FS_ProductStrDescriptor+0x38>)
 800d604:	f7ff fe12 	bl	800d22c <USBD_GetString>
 800d608:	e004      	b.n	800d614 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800d60a:	683a      	ldr	r2, [r7, #0]
 800d60c:	4904      	ldr	r1, [pc, #16]	@ (800d620 <USBD_FS_ProductStrDescriptor+0x34>)
 800d60e:	4805      	ldr	r0, [pc, #20]	@ (800d624 <USBD_FS_ProductStrDescriptor+0x38>)
 800d610:	f7ff fe0c 	bl	800d22c <USBD_GetString>
  }
  return USBD_StrDesc;
 800d614:	4b02      	ldr	r3, [pc, #8]	@ (800d620 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800d616:	4618      	mov	r0, r3
 800d618:	3708      	adds	r7, #8
 800d61a:	46bd      	mov	sp, r7
 800d61c:	bd80      	pop	{r7, pc}
 800d61e:	bf00      	nop
 800d620:	20001c2c 	.word	0x20001c2c
 800d624:	0800ef70 	.word	0x0800ef70

0800d628 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d628:	b580      	push	{r7, lr}
 800d62a:	b082      	sub	sp, #8
 800d62c:	af00      	add	r7, sp, #0
 800d62e:	4603      	mov	r3, r0
 800d630:	6039      	str	r1, [r7, #0]
 800d632:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800d634:	683a      	ldr	r2, [r7, #0]
 800d636:	4904      	ldr	r1, [pc, #16]	@ (800d648 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800d638:	4804      	ldr	r0, [pc, #16]	@ (800d64c <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800d63a:	f7ff fdf7 	bl	800d22c <USBD_GetString>
  return USBD_StrDesc;
 800d63e:	4b02      	ldr	r3, [pc, #8]	@ (800d648 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800d640:	4618      	mov	r0, r3
 800d642:	3708      	adds	r7, #8
 800d644:	46bd      	mov	sp, r7
 800d646:	bd80      	pop	{r7, pc}
 800d648:	20001c2c 	.word	0x20001c2c
 800d64c:	0800ef88 	.word	0x0800ef88

0800d650 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d650:	b580      	push	{r7, lr}
 800d652:	b082      	sub	sp, #8
 800d654:	af00      	add	r7, sp, #0
 800d656:	4603      	mov	r3, r0
 800d658:	6039      	str	r1, [r7, #0]
 800d65a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800d65c:	683b      	ldr	r3, [r7, #0]
 800d65e:	221a      	movs	r2, #26
 800d660:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800d662:	f000 f855 	bl	800d710 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800d666:	4b02      	ldr	r3, [pc, #8]	@ (800d670 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800d668:	4618      	mov	r0, r3
 800d66a:	3708      	adds	r7, #8
 800d66c:	46bd      	mov	sp, r7
 800d66e:	bd80      	pop	{r7, pc}
 800d670:	200000f0 	.word	0x200000f0

0800d674 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d674:	b580      	push	{r7, lr}
 800d676:	b082      	sub	sp, #8
 800d678:	af00      	add	r7, sp, #0
 800d67a:	4603      	mov	r3, r0
 800d67c:	6039      	str	r1, [r7, #0]
 800d67e:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800d680:	79fb      	ldrb	r3, [r7, #7]
 800d682:	2b00      	cmp	r3, #0
 800d684:	d105      	bne.n	800d692 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800d686:	683a      	ldr	r2, [r7, #0]
 800d688:	4907      	ldr	r1, [pc, #28]	@ (800d6a8 <USBD_FS_ConfigStrDescriptor+0x34>)
 800d68a:	4808      	ldr	r0, [pc, #32]	@ (800d6ac <USBD_FS_ConfigStrDescriptor+0x38>)
 800d68c:	f7ff fdce 	bl	800d22c <USBD_GetString>
 800d690:	e004      	b.n	800d69c <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800d692:	683a      	ldr	r2, [r7, #0]
 800d694:	4904      	ldr	r1, [pc, #16]	@ (800d6a8 <USBD_FS_ConfigStrDescriptor+0x34>)
 800d696:	4805      	ldr	r0, [pc, #20]	@ (800d6ac <USBD_FS_ConfigStrDescriptor+0x38>)
 800d698:	f7ff fdc8 	bl	800d22c <USBD_GetString>
  }
  return USBD_StrDesc;
 800d69c:	4b02      	ldr	r3, [pc, #8]	@ (800d6a8 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800d69e:	4618      	mov	r0, r3
 800d6a0:	3708      	adds	r7, #8
 800d6a2:	46bd      	mov	sp, r7
 800d6a4:	bd80      	pop	{r7, pc}
 800d6a6:	bf00      	nop
 800d6a8:	20001c2c 	.word	0x20001c2c
 800d6ac:	0800ef9c 	.word	0x0800ef9c

0800d6b0 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d6b0:	b580      	push	{r7, lr}
 800d6b2:	b082      	sub	sp, #8
 800d6b4:	af00      	add	r7, sp, #0
 800d6b6:	4603      	mov	r3, r0
 800d6b8:	6039      	str	r1, [r7, #0]
 800d6ba:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800d6bc:	79fb      	ldrb	r3, [r7, #7]
 800d6be:	2b00      	cmp	r3, #0
 800d6c0:	d105      	bne.n	800d6ce <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800d6c2:	683a      	ldr	r2, [r7, #0]
 800d6c4:	4907      	ldr	r1, [pc, #28]	@ (800d6e4 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800d6c6:	4808      	ldr	r0, [pc, #32]	@ (800d6e8 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800d6c8:	f7ff fdb0 	bl	800d22c <USBD_GetString>
 800d6cc:	e004      	b.n	800d6d8 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800d6ce:	683a      	ldr	r2, [r7, #0]
 800d6d0:	4904      	ldr	r1, [pc, #16]	@ (800d6e4 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800d6d2:	4805      	ldr	r0, [pc, #20]	@ (800d6e8 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800d6d4:	f7ff fdaa 	bl	800d22c <USBD_GetString>
  }
  return USBD_StrDesc;
 800d6d8:	4b02      	ldr	r3, [pc, #8]	@ (800d6e4 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800d6da:	4618      	mov	r0, r3
 800d6dc:	3708      	adds	r7, #8
 800d6de:	46bd      	mov	sp, r7
 800d6e0:	bd80      	pop	{r7, pc}
 800d6e2:	bf00      	nop
 800d6e4:	20001c2c 	.word	0x20001c2c
 800d6e8:	0800efa8 	.word	0x0800efa8

0800d6ec <USBD_FS_USR_BOSDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_USR_BOSDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d6ec:	b480      	push	{r7}
 800d6ee:	b083      	sub	sp, #12
 800d6f0:	af00      	add	r7, sp, #0
 800d6f2:	4603      	mov	r3, r0
 800d6f4:	6039      	str	r1, [r7, #0]
 800d6f6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_BOSDesc);
 800d6f8:	683b      	ldr	r3, [r7, #0]
 800d6fa:	220c      	movs	r2, #12
 800d6fc:	801a      	strh	r2, [r3, #0]
  return (uint8_t*)USBD_FS_BOSDesc;
 800d6fe:	4b03      	ldr	r3, [pc, #12]	@ (800d70c <USBD_FS_USR_BOSDescriptor+0x20>)
}
 800d700:	4618      	mov	r0, r3
 800d702:	370c      	adds	r7, #12
 800d704:	46bd      	mov	sp, r7
 800d706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d70a:	4770      	bx	lr
 800d70c:	200000e0 	.word	0x200000e0

0800d710 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800d710:	b580      	push	{r7, lr}
 800d712:	b084      	sub	sp, #16
 800d714:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800d716:	4b0f      	ldr	r3, [pc, #60]	@ (800d754 <Get_SerialNum+0x44>)
 800d718:	681b      	ldr	r3, [r3, #0]
 800d71a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800d71c:	4b0e      	ldr	r3, [pc, #56]	@ (800d758 <Get_SerialNum+0x48>)
 800d71e:	681b      	ldr	r3, [r3, #0]
 800d720:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800d722:	4b0e      	ldr	r3, [pc, #56]	@ (800d75c <Get_SerialNum+0x4c>)
 800d724:	681b      	ldr	r3, [r3, #0]
 800d726:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800d728:	68fa      	ldr	r2, [r7, #12]
 800d72a:	687b      	ldr	r3, [r7, #4]
 800d72c:	4413      	add	r3, r2
 800d72e:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800d730:	68fb      	ldr	r3, [r7, #12]
 800d732:	2b00      	cmp	r3, #0
 800d734:	d009      	beq.n	800d74a <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800d736:	2208      	movs	r2, #8
 800d738:	4909      	ldr	r1, [pc, #36]	@ (800d760 <Get_SerialNum+0x50>)
 800d73a:	68f8      	ldr	r0, [r7, #12]
 800d73c:	f000 f814 	bl	800d768 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800d740:	2204      	movs	r2, #4
 800d742:	4908      	ldr	r1, [pc, #32]	@ (800d764 <Get_SerialNum+0x54>)
 800d744:	68b8      	ldr	r0, [r7, #8]
 800d746:	f000 f80f 	bl	800d768 <IntToUnicode>
  }
}
 800d74a:	bf00      	nop
 800d74c:	3710      	adds	r7, #16
 800d74e:	46bd      	mov	sp, r7
 800d750:	bd80      	pop	{r7, pc}
 800d752:	bf00      	nop
 800d754:	1fff7590 	.word	0x1fff7590
 800d758:	1fff7594 	.word	0x1fff7594
 800d75c:	1fff7598 	.word	0x1fff7598
 800d760:	200000f2 	.word	0x200000f2
 800d764:	20000102 	.word	0x20000102

0800d768 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800d768:	b480      	push	{r7}
 800d76a:	b087      	sub	sp, #28
 800d76c:	af00      	add	r7, sp, #0
 800d76e:	60f8      	str	r0, [r7, #12]
 800d770:	60b9      	str	r1, [r7, #8]
 800d772:	4613      	mov	r3, r2
 800d774:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800d776:	2300      	movs	r3, #0
 800d778:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800d77a:	2300      	movs	r3, #0
 800d77c:	75fb      	strb	r3, [r7, #23]
 800d77e:	e027      	b.n	800d7d0 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800d780:	68fb      	ldr	r3, [r7, #12]
 800d782:	0f1b      	lsrs	r3, r3, #28
 800d784:	2b09      	cmp	r3, #9
 800d786:	d80b      	bhi.n	800d7a0 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800d788:	68fb      	ldr	r3, [r7, #12]
 800d78a:	0f1b      	lsrs	r3, r3, #28
 800d78c:	b2da      	uxtb	r2, r3
 800d78e:	7dfb      	ldrb	r3, [r7, #23]
 800d790:	005b      	lsls	r3, r3, #1
 800d792:	4619      	mov	r1, r3
 800d794:	68bb      	ldr	r3, [r7, #8]
 800d796:	440b      	add	r3, r1
 800d798:	3230      	adds	r2, #48	@ 0x30
 800d79a:	b2d2      	uxtb	r2, r2
 800d79c:	701a      	strb	r2, [r3, #0]
 800d79e:	e00a      	b.n	800d7b6 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800d7a0:	68fb      	ldr	r3, [r7, #12]
 800d7a2:	0f1b      	lsrs	r3, r3, #28
 800d7a4:	b2da      	uxtb	r2, r3
 800d7a6:	7dfb      	ldrb	r3, [r7, #23]
 800d7a8:	005b      	lsls	r3, r3, #1
 800d7aa:	4619      	mov	r1, r3
 800d7ac:	68bb      	ldr	r3, [r7, #8]
 800d7ae:	440b      	add	r3, r1
 800d7b0:	3237      	adds	r2, #55	@ 0x37
 800d7b2:	b2d2      	uxtb	r2, r2
 800d7b4:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800d7b6:	68fb      	ldr	r3, [r7, #12]
 800d7b8:	011b      	lsls	r3, r3, #4
 800d7ba:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800d7bc:	7dfb      	ldrb	r3, [r7, #23]
 800d7be:	005b      	lsls	r3, r3, #1
 800d7c0:	3301      	adds	r3, #1
 800d7c2:	68ba      	ldr	r2, [r7, #8]
 800d7c4:	4413      	add	r3, r2
 800d7c6:	2200      	movs	r2, #0
 800d7c8:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800d7ca:	7dfb      	ldrb	r3, [r7, #23]
 800d7cc:	3301      	adds	r3, #1
 800d7ce:	75fb      	strb	r3, [r7, #23]
 800d7d0:	7dfa      	ldrb	r2, [r7, #23]
 800d7d2:	79fb      	ldrb	r3, [r7, #7]
 800d7d4:	429a      	cmp	r2, r3
 800d7d6:	d3d3      	bcc.n	800d780 <IntToUnicode+0x18>
  }
}
 800d7d8:	bf00      	nop
 800d7da:	bf00      	nop
 800d7dc:	371c      	adds	r7, #28
 800d7de:	46bd      	mov	sp, r7
 800d7e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7e4:	4770      	bx	lr
	...

0800d7e8 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800d7e8:	b580      	push	{r7, lr}
 800d7ea:	b08a      	sub	sp, #40	@ 0x28
 800d7ec:	af00      	add	r7, sp, #0
 800d7ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800d7f0:	f107 0314 	add.w	r3, r7, #20
 800d7f4:	2200      	movs	r2, #0
 800d7f6:	601a      	str	r2, [r3, #0]
 800d7f8:	605a      	str	r2, [r3, #4]
 800d7fa:	609a      	str	r2, [r3, #8]
 800d7fc:	60da      	str	r2, [r3, #12]
 800d7fe:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800d800:	687b      	ldr	r3, [r7, #4]
 800d802:	681b      	ldr	r3, [r3, #0]
 800d804:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800d808:	d14e      	bne.n	800d8a8 <HAL_PCD_MspInit+0xc0>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800d80a:	4b29      	ldr	r3, [pc, #164]	@ (800d8b0 <HAL_PCD_MspInit+0xc8>)
 800d80c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d80e:	4a28      	ldr	r2, [pc, #160]	@ (800d8b0 <HAL_PCD_MspInit+0xc8>)
 800d810:	f043 0301 	orr.w	r3, r3, #1
 800d814:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800d816:	4b26      	ldr	r3, [pc, #152]	@ (800d8b0 <HAL_PCD_MspInit+0xc8>)
 800d818:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d81a:	f003 0301 	and.w	r3, r3, #1
 800d81e:	613b      	str	r3, [r7, #16]
 800d820:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA12     ------> USB_OTG_FS_DP
    PA11     ------> USB_OTG_FS_DM
    PA10     ------> USB_OTG_FS_ID
    */
    GPIO_InitStruct.Pin = USB_OTGFS_DP_Pin|USB_OTGFS_DM_Pin|USB_OTGFS_ID_Pin;
 800d822:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 800d826:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800d828:	2302      	movs	r3, #2
 800d82a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d82c:	2300      	movs	r3, #0
 800d82e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800d830:	2303      	movs	r3, #3
 800d832:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800d834:	230a      	movs	r3, #10
 800d836:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800d838:	f107 0314 	add.w	r3, r7, #20
 800d83c:	4619      	mov	r1, r3
 800d83e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800d842:	f7f6 f841 	bl	80038c8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800d846:	4b1a      	ldr	r3, [pc, #104]	@ (800d8b0 <HAL_PCD_MspInit+0xc8>)
 800d848:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d84a:	4a19      	ldr	r2, [pc, #100]	@ (800d8b0 <HAL_PCD_MspInit+0xc8>)
 800d84c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800d850:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800d852:	4b17      	ldr	r3, [pc, #92]	@ (800d8b0 <HAL_PCD_MspInit+0xc8>)
 800d854:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d856:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800d85a:	60fb      	str	r3, [r7, #12]
 800d85c:	68fb      	ldr	r3, [r7, #12]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800d85e:	4b14      	ldr	r3, [pc, #80]	@ (800d8b0 <HAL_PCD_MspInit+0xc8>)
 800d860:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d862:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800d866:	2b00      	cmp	r3, #0
 800d868:	d114      	bne.n	800d894 <HAL_PCD_MspInit+0xac>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800d86a:	4b11      	ldr	r3, [pc, #68]	@ (800d8b0 <HAL_PCD_MspInit+0xc8>)
 800d86c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d86e:	4a10      	ldr	r2, [pc, #64]	@ (800d8b0 <HAL_PCD_MspInit+0xc8>)
 800d870:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800d874:	6593      	str	r3, [r2, #88]	@ 0x58
 800d876:	4b0e      	ldr	r3, [pc, #56]	@ (800d8b0 <HAL_PCD_MspInit+0xc8>)
 800d878:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d87a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800d87e:	60bb      	str	r3, [r7, #8]
 800d880:	68bb      	ldr	r3, [r7, #8]
      HAL_PWREx_EnableVddUSB();
 800d882:	f7f7 fd07 	bl	8005294 <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 800d886:	4b0a      	ldr	r3, [pc, #40]	@ (800d8b0 <HAL_PCD_MspInit+0xc8>)
 800d888:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d88a:	4a09      	ldr	r2, [pc, #36]	@ (800d8b0 <HAL_PCD_MspInit+0xc8>)
 800d88c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800d890:	6593      	str	r3, [r2, #88]	@ 0x58
 800d892:	e001      	b.n	800d898 <HAL_PCD_MspInit+0xb0>
    }
    else
    {
      HAL_PWREx_EnableVddUSB();
 800d894:	f7f7 fcfe 	bl	8005294 <HAL_PWREx_EnableVddUSB>
    }

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800d898:	2200      	movs	r2, #0
 800d89a:	2100      	movs	r1, #0
 800d89c:	2043      	movs	r0, #67	@ 0x43
 800d89e:	f7f5 fe4a 	bl	8003536 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800d8a2:	2043      	movs	r0, #67	@ 0x43
 800d8a4:	f7f5 fe63 	bl	800356e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800d8a8:	bf00      	nop
 800d8aa:	3728      	adds	r7, #40	@ 0x28
 800d8ac:	46bd      	mov	sp, r7
 800d8ae:	bd80      	pop	{r7, pc}
 800d8b0:	40021000 	.word	0x40021000

0800d8b4 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d8b4:	b580      	push	{r7, lr}
 800d8b6:	b082      	sub	sp, #8
 800d8b8:	af00      	add	r7, sp, #0
 800d8ba:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800d8bc:	687b      	ldr	r3, [r7, #4]
 800d8be:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 800d8c2:	687b      	ldr	r3, [r7, #4]
 800d8c4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800d8c8:	4619      	mov	r1, r3
 800d8ca:	4610      	mov	r0, r2
 800d8cc:	f7fe fb21 	bl	800bf12 <USBD_LL_SetupStage>
}
 800d8d0:	bf00      	nop
 800d8d2:	3708      	adds	r7, #8
 800d8d4:	46bd      	mov	sp, r7
 800d8d6:	bd80      	pop	{r7, pc}

0800d8d8 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d8d8:	b580      	push	{r7, lr}
 800d8da:	b082      	sub	sp, #8
 800d8dc:	af00      	add	r7, sp, #0
 800d8de:	6078      	str	r0, [r7, #4]
 800d8e0:	460b      	mov	r3, r1
 800d8e2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800d8e4:	687b      	ldr	r3, [r7, #4]
 800d8e6:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800d8ea:	78fa      	ldrb	r2, [r7, #3]
 800d8ec:	6879      	ldr	r1, [r7, #4]
 800d8ee:	4613      	mov	r3, r2
 800d8f0:	00db      	lsls	r3, r3, #3
 800d8f2:	4413      	add	r3, r2
 800d8f4:	009b      	lsls	r3, r3, #2
 800d8f6:	440b      	add	r3, r1
 800d8f8:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800d8fc:	681a      	ldr	r2, [r3, #0]
 800d8fe:	78fb      	ldrb	r3, [r7, #3]
 800d900:	4619      	mov	r1, r3
 800d902:	f7fe fb5b 	bl	800bfbc <USBD_LL_DataOutStage>
}
 800d906:	bf00      	nop
 800d908:	3708      	adds	r7, #8
 800d90a:	46bd      	mov	sp, r7
 800d90c:	bd80      	pop	{r7, pc}

0800d90e <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d90e:	b580      	push	{r7, lr}
 800d910:	b082      	sub	sp, #8
 800d912:	af00      	add	r7, sp, #0
 800d914:	6078      	str	r0, [r7, #4]
 800d916:	460b      	mov	r3, r1
 800d918:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800d91a:	687b      	ldr	r3, [r7, #4]
 800d91c:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800d920:	78fa      	ldrb	r2, [r7, #3]
 800d922:	6879      	ldr	r1, [r7, #4]
 800d924:	4613      	mov	r3, r2
 800d926:	00db      	lsls	r3, r3, #3
 800d928:	4413      	add	r3, r2
 800d92a:	009b      	lsls	r3, r3, #2
 800d92c:	440b      	add	r3, r1
 800d92e:	3320      	adds	r3, #32
 800d930:	681a      	ldr	r2, [r3, #0]
 800d932:	78fb      	ldrb	r3, [r7, #3]
 800d934:	4619      	mov	r1, r3
 800d936:	f7fe fbf4 	bl	800c122 <USBD_LL_DataInStage>
}
 800d93a:	bf00      	nop
 800d93c:	3708      	adds	r7, #8
 800d93e:	46bd      	mov	sp, r7
 800d940:	bd80      	pop	{r7, pc}

0800d942 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d942:	b580      	push	{r7, lr}
 800d944:	b082      	sub	sp, #8
 800d946:	af00      	add	r7, sp, #0
 800d948:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800d94a:	687b      	ldr	r3, [r7, #4]
 800d94c:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800d950:	4618      	mov	r0, r3
 800d952:	f7fe fd2e 	bl	800c3b2 <USBD_LL_SOF>
}
 800d956:	bf00      	nop
 800d958:	3708      	adds	r7, #8
 800d95a:	46bd      	mov	sp, r7
 800d95c:	bd80      	pop	{r7, pc}

0800d95e <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d95e:	b580      	push	{r7, lr}
 800d960:	b084      	sub	sp, #16
 800d962:	af00      	add	r7, sp, #0
 800d964:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800d966:	2301      	movs	r3, #1
 800d968:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800d96a:	687b      	ldr	r3, [r7, #4]
 800d96c:	79db      	ldrb	r3, [r3, #7]
 800d96e:	2b02      	cmp	r3, #2
 800d970:	d001      	beq.n	800d976 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800d972:	f7f3 fd3b 	bl	80013ec <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800d976:	687b      	ldr	r3, [r7, #4]
 800d978:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800d97c:	7bfa      	ldrb	r2, [r7, #15]
 800d97e:	4611      	mov	r1, r2
 800d980:	4618      	mov	r0, r3
 800d982:	f7fe fcd2 	bl	800c32a <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800d986:	687b      	ldr	r3, [r7, #4]
 800d988:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800d98c:	4618      	mov	r0, r3
 800d98e:	f7fe fc7a 	bl	800c286 <USBD_LL_Reset>
}
 800d992:	bf00      	nop
 800d994:	3710      	adds	r7, #16
 800d996:	46bd      	mov	sp, r7
 800d998:	bd80      	pop	{r7, pc}
	...

0800d99c <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d99c:	b580      	push	{r7, lr}
 800d99e:	b082      	sub	sp, #8
 800d9a0:	af00      	add	r7, sp, #0
 800d9a2:	6078      	str	r0, [r7, #4]
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800d9a4:	687b      	ldr	r3, [r7, #4]
 800d9a6:	681b      	ldr	r3, [r3, #0]
 800d9a8:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800d9ac:	681b      	ldr	r3, [r3, #0]
 800d9ae:	687a      	ldr	r2, [r7, #4]
 800d9b0:	6812      	ldr	r2, [r2, #0]
 800d9b2:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800d9b6:	f043 0301 	orr.w	r3, r3, #1
 800d9ba:	6013      	str	r3, [r2, #0]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800d9bc:	687b      	ldr	r3, [r7, #4]
 800d9be:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800d9c2:	4618      	mov	r0, r3
 800d9c4:	f7fe fcc1 	bl	800c34a <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800d9c8:	687b      	ldr	r3, [r7, #4]
 800d9ca:	7adb      	ldrb	r3, [r3, #11]
 800d9cc:	2b00      	cmp	r3, #0
 800d9ce:	d005      	beq.n	800d9dc <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800d9d0:	4b04      	ldr	r3, [pc, #16]	@ (800d9e4 <HAL_PCD_SuspendCallback+0x48>)
 800d9d2:	691b      	ldr	r3, [r3, #16]
 800d9d4:	4a03      	ldr	r2, [pc, #12]	@ (800d9e4 <HAL_PCD_SuspendCallback+0x48>)
 800d9d6:	f043 0306 	orr.w	r3, r3, #6
 800d9da:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800d9dc:	bf00      	nop
 800d9de:	3708      	adds	r7, #8
 800d9e0:	46bd      	mov	sp, r7
 800d9e2:	bd80      	pop	{r7, pc}
 800d9e4:	e000ed00 	.word	0xe000ed00

0800d9e8 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d9e8:	b580      	push	{r7, lr}
 800d9ea:	b082      	sub	sp, #8
 800d9ec:	af00      	add	r7, sp, #0
 800d9ee:	6078      	str	r0, [r7, #4]
  __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 800d9f0:	687b      	ldr	r3, [r7, #4]
 800d9f2:	681b      	ldr	r3, [r3, #0]
 800d9f4:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800d9f8:	681b      	ldr	r3, [r3, #0]
 800d9fa:	687a      	ldr	r2, [r7, #4]
 800d9fc:	6812      	ldr	r2, [r2, #0]
 800d9fe:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800da02:	f023 0301 	bic.w	r3, r3, #1
 800da06:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 800da08:	687b      	ldr	r3, [r7, #4]
 800da0a:	7adb      	ldrb	r3, [r3, #11]
 800da0c:	2b00      	cmp	r3, #0
 800da0e:	d007      	beq.n	800da20 <HAL_PCD_ResumeCallback+0x38>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800da10:	4b08      	ldr	r3, [pc, #32]	@ (800da34 <HAL_PCD_ResumeCallback+0x4c>)
 800da12:	691b      	ldr	r3, [r3, #16]
 800da14:	4a07      	ldr	r2, [pc, #28]	@ (800da34 <HAL_PCD_ResumeCallback+0x4c>)
 800da16:	f023 0306 	bic.w	r3, r3, #6
 800da1a:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 800da1c:	f000 faf6 	bl	800e00c <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800da20:	687b      	ldr	r3, [r7, #4]
 800da22:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800da26:	4618      	mov	r0, r3
 800da28:	f7fe fcab 	bl	800c382 <USBD_LL_Resume>
}
 800da2c:	bf00      	nop
 800da2e:	3708      	adds	r7, #8
 800da30:	46bd      	mov	sp, r7
 800da32:	bd80      	pop	{r7, pc}
 800da34:	e000ed00 	.word	0xe000ed00

0800da38 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800da38:	b580      	push	{r7, lr}
 800da3a:	b082      	sub	sp, #8
 800da3c:	af00      	add	r7, sp, #0
 800da3e:	6078      	str	r0, [r7, #4]
 800da40:	460b      	mov	r3, r1
 800da42:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800da44:	687b      	ldr	r3, [r7, #4]
 800da46:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800da4a:	78fa      	ldrb	r2, [r7, #3]
 800da4c:	4611      	mov	r1, r2
 800da4e:	4618      	mov	r0, r3
 800da50:	f7fe fd01 	bl	800c456 <USBD_LL_IsoOUTIncomplete>
}
 800da54:	bf00      	nop
 800da56:	3708      	adds	r7, #8
 800da58:	46bd      	mov	sp, r7
 800da5a:	bd80      	pop	{r7, pc}

0800da5c <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800da5c:	b580      	push	{r7, lr}
 800da5e:	b082      	sub	sp, #8
 800da60:	af00      	add	r7, sp, #0
 800da62:	6078      	str	r0, [r7, #4]
 800da64:	460b      	mov	r3, r1
 800da66:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800da68:	687b      	ldr	r3, [r7, #4]
 800da6a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800da6e:	78fa      	ldrb	r2, [r7, #3]
 800da70:	4611      	mov	r1, r2
 800da72:	4618      	mov	r0, r3
 800da74:	f7fe fcbd 	bl	800c3f2 <USBD_LL_IsoINIncomplete>
}
 800da78:	bf00      	nop
 800da7a:	3708      	adds	r7, #8
 800da7c:	46bd      	mov	sp, r7
 800da7e:	bd80      	pop	{r7, pc}

0800da80 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800da80:	b580      	push	{r7, lr}
 800da82:	b082      	sub	sp, #8
 800da84:	af00      	add	r7, sp, #0
 800da86:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800da88:	687b      	ldr	r3, [r7, #4]
 800da8a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800da8e:	4618      	mov	r0, r3
 800da90:	f7fe fd13 	bl	800c4ba <USBD_LL_DevConnected>
}
 800da94:	bf00      	nop
 800da96:	3708      	adds	r7, #8
 800da98:	46bd      	mov	sp, r7
 800da9a:	bd80      	pop	{r7, pc}

0800da9c <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800da9c:	b580      	push	{r7, lr}
 800da9e:	b082      	sub	sp, #8
 800daa0:	af00      	add	r7, sp, #0
 800daa2:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800daa4:	687b      	ldr	r3, [r7, #4]
 800daa6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800daaa:	4618      	mov	r0, r3
 800daac:	f7fe fd10 	bl	800c4d0 <USBD_LL_DevDisconnected>
}
 800dab0:	bf00      	nop
 800dab2:	3708      	adds	r7, #8
 800dab4:	46bd      	mov	sp, r7
 800dab6:	bd80      	pop	{r7, pc}

0800dab8 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800dab8:	b580      	push	{r7, lr}
 800daba:	b082      	sub	sp, #8
 800dabc:	af00      	add	r7, sp, #0
 800dabe:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800dac0:	687b      	ldr	r3, [r7, #4]
 800dac2:	781b      	ldrb	r3, [r3, #0]
 800dac4:	2b00      	cmp	r3, #0
 800dac6:	d13c      	bne.n	800db42 <USBD_LL_Init+0x8a>
  /* Enable USB power on Pwrctrl CR2 register. */
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800dac8:	4a20      	ldr	r2, [pc, #128]	@ (800db4c <USBD_LL_Init+0x94>)
 800daca:	687b      	ldr	r3, [r7, #4]
 800dacc:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 800dad0:	687b      	ldr	r3, [r7, #4]
 800dad2:	4a1e      	ldr	r2, [pc, #120]	@ (800db4c <USBD_LL_Init+0x94>)
 800dad4:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800dad8:	4b1c      	ldr	r3, [pc, #112]	@ (800db4c <USBD_LL_Init+0x94>)
 800dada:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800dade:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 800dae0:	4b1a      	ldr	r3, [pc, #104]	@ (800db4c <USBD_LL_Init+0x94>)
 800dae2:	2206      	movs	r2, #6
 800dae4:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800dae6:	4b19      	ldr	r3, [pc, #100]	@ (800db4c <USBD_LL_Init+0x94>)
 800dae8:	2202      	movs	r2, #2
 800daea:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800daec:	4b17      	ldr	r3, [pc, #92]	@ (800db4c <USBD_LL_Init+0x94>)
 800daee:	2202      	movs	r2, #2
 800daf0:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800daf2:	4b16      	ldr	r3, [pc, #88]	@ (800db4c <USBD_LL_Init+0x94>)
 800daf4:	2200      	movs	r2, #0
 800daf6:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800daf8:	4b14      	ldr	r3, [pc, #80]	@ (800db4c <USBD_LL_Init+0x94>)
 800dafa:	2200      	movs	r2, #0
 800dafc:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800dafe:	4b13      	ldr	r3, [pc, #76]	@ (800db4c <USBD_LL_Init+0x94>)
 800db00:	2200      	movs	r2, #0
 800db02:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 800db04:	4b11      	ldr	r3, [pc, #68]	@ (800db4c <USBD_LL_Init+0x94>)
 800db06:	2200      	movs	r2, #0
 800db08:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800db0a:	4b10      	ldr	r3, [pc, #64]	@ (800db4c <USBD_LL_Init+0x94>)
 800db0c:	2200      	movs	r2, #0
 800db0e:	73da      	strb	r2, [r3, #15]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800db10:	4b0e      	ldr	r3, [pc, #56]	@ (800db4c <USBD_LL_Init+0x94>)
 800db12:	2200      	movs	r2, #0
 800db14:	739a      	strb	r2, [r3, #14]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800db16:	480d      	ldr	r0, [pc, #52]	@ (800db4c <USBD_LL_Init+0x94>)
 800db18:	f7f6 f9b2 	bl	8003e80 <HAL_PCD_Init>
 800db1c:	4603      	mov	r3, r0
 800db1e:	2b00      	cmp	r3, #0
 800db20:	d001      	beq.n	800db26 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800db22:	f7f3 fc63 	bl	80013ec <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800db26:	2180      	movs	r1, #128	@ 0x80
 800db28:	4808      	ldr	r0, [pc, #32]	@ (800db4c <USBD_LL_Init+0x94>)
 800db2a:	f7f7 fb0a 	bl	8005142 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800db2e:	2240      	movs	r2, #64	@ 0x40
 800db30:	2100      	movs	r1, #0
 800db32:	4806      	ldr	r0, [pc, #24]	@ (800db4c <USBD_LL_Init+0x94>)
 800db34:	f7f7 fabe 	bl	80050b4 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800db38:	2280      	movs	r2, #128	@ 0x80
 800db3a:	2101      	movs	r1, #1
 800db3c:	4803      	ldr	r0, [pc, #12]	@ (800db4c <USBD_LL_Init+0x94>)
 800db3e:	f7f7 fab9 	bl	80050b4 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800db42:	2300      	movs	r3, #0
}
 800db44:	4618      	mov	r0, r3
 800db46:	3708      	adds	r7, #8
 800db48:	46bd      	mov	sp, r7
 800db4a:	bd80      	pop	{r7, pc}
 800db4c:	20001e2c 	.word	0x20001e2c

0800db50 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800db50:	b580      	push	{r7, lr}
 800db52:	b084      	sub	sp, #16
 800db54:	af00      	add	r7, sp, #0
 800db56:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800db58:	2300      	movs	r3, #0
 800db5a:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800db5c:	2300      	movs	r3, #0
 800db5e:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_Start(pdev->pData);
 800db60:	687b      	ldr	r3, [r7, #4]
 800db62:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800db66:	4618      	mov	r0, r3
 800db68:	f7f6 fa99 	bl	800409e <HAL_PCD_Start>
 800db6c:	4603      	mov	r3, r0
 800db6e:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800db70:	7bbb      	ldrb	r3, [r7, #14]
 800db72:	2b03      	cmp	r3, #3
 800db74:	d816      	bhi.n	800dba4 <USBD_LL_Start+0x54>
 800db76:	a201      	add	r2, pc, #4	@ (adr r2, 800db7c <USBD_LL_Start+0x2c>)
 800db78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800db7c:	0800db8d 	.word	0x0800db8d
 800db80:	0800db93 	.word	0x0800db93
 800db84:	0800db99 	.word	0x0800db99
 800db88:	0800db9f 	.word	0x0800db9f
    case HAL_OK :
      usb_status = USBD_OK;
 800db8c:	2300      	movs	r3, #0
 800db8e:	73fb      	strb	r3, [r7, #15]
    break;
 800db90:	e00b      	b.n	800dbaa <USBD_LL_Start+0x5a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800db92:	2303      	movs	r3, #3
 800db94:	73fb      	strb	r3, [r7, #15]
    break;
 800db96:	e008      	b.n	800dbaa <USBD_LL_Start+0x5a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800db98:	2301      	movs	r3, #1
 800db9a:	73fb      	strb	r3, [r7, #15]
    break;
 800db9c:	e005      	b.n	800dbaa <USBD_LL_Start+0x5a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800db9e:	2303      	movs	r3, #3
 800dba0:	73fb      	strb	r3, [r7, #15]
    break;
 800dba2:	e002      	b.n	800dbaa <USBD_LL_Start+0x5a>
    default :
      usb_status = USBD_FAIL;
 800dba4:	2303      	movs	r3, #3
 800dba6:	73fb      	strb	r3, [r7, #15]
    break;
 800dba8:	bf00      	nop
  }
  return usb_status;
 800dbaa:	7bfb      	ldrb	r3, [r7, #15]
}
 800dbac:	4618      	mov	r0, r3
 800dbae:	3710      	adds	r7, #16
 800dbb0:	46bd      	mov	sp, r7
 800dbb2:	bd80      	pop	{r7, pc}

0800dbb4 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800dbb4:	b580      	push	{r7, lr}
 800dbb6:	b084      	sub	sp, #16
 800dbb8:	af00      	add	r7, sp, #0
 800dbba:	6078      	str	r0, [r7, #4]
 800dbbc:	4608      	mov	r0, r1
 800dbbe:	4611      	mov	r1, r2
 800dbc0:	461a      	mov	r2, r3
 800dbc2:	4603      	mov	r3, r0
 800dbc4:	70fb      	strb	r3, [r7, #3]
 800dbc6:	460b      	mov	r3, r1
 800dbc8:	70bb      	strb	r3, [r7, #2]
 800dbca:	4613      	mov	r3, r2
 800dbcc:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800dbce:	2300      	movs	r3, #0
 800dbd0:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800dbd2:	2300      	movs	r3, #0
 800dbd4:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800dbd6:	687b      	ldr	r3, [r7, #4]
 800dbd8:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800dbdc:	78bb      	ldrb	r3, [r7, #2]
 800dbde:	883a      	ldrh	r2, [r7, #0]
 800dbe0:	78f9      	ldrb	r1, [r7, #3]
 800dbe2:	f7f6 ff45 	bl	8004a70 <HAL_PCD_EP_Open>
 800dbe6:	4603      	mov	r3, r0
 800dbe8:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800dbea:	7bbb      	ldrb	r3, [r7, #14]
 800dbec:	2b03      	cmp	r3, #3
 800dbee:	d817      	bhi.n	800dc20 <USBD_LL_OpenEP+0x6c>
 800dbf0:	a201      	add	r2, pc, #4	@ (adr r2, 800dbf8 <USBD_LL_OpenEP+0x44>)
 800dbf2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dbf6:	bf00      	nop
 800dbf8:	0800dc09 	.word	0x0800dc09
 800dbfc:	0800dc0f 	.word	0x0800dc0f
 800dc00:	0800dc15 	.word	0x0800dc15
 800dc04:	0800dc1b 	.word	0x0800dc1b
    case HAL_OK :
      usb_status = USBD_OK;
 800dc08:	2300      	movs	r3, #0
 800dc0a:	73fb      	strb	r3, [r7, #15]
    break;
 800dc0c:	e00b      	b.n	800dc26 <USBD_LL_OpenEP+0x72>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800dc0e:	2303      	movs	r3, #3
 800dc10:	73fb      	strb	r3, [r7, #15]
    break;
 800dc12:	e008      	b.n	800dc26 <USBD_LL_OpenEP+0x72>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800dc14:	2301      	movs	r3, #1
 800dc16:	73fb      	strb	r3, [r7, #15]
    break;
 800dc18:	e005      	b.n	800dc26 <USBD_LL_OpenEP+0x72>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800dc1a:	2303      	movs	r3, #3
 800dc1c:	73fb      	strb	r3, [r7, #15]
    break;
 800dc1e:	e002      	b.n	800dc26 <USBD_LL_OpenEP+0x72>
    default :
      usb_status = USBD_FAIL;
 800dc20:	2303      	movs	r3, #3
 800dc22:	73fb      	strb	r3, [r7, #15]
    break;
 800dc24:	bf00      	nop
  }
  return usb_status;
 800dc26:	7bfb      	ldrb	r3, [r7, #15]
}
 800dc28:	4618      	mov	r0, r3
 800dc2a:	3710      	adds	r7, #16
 800dc2c:	46bd      	mov	sp, r7
 800dc2e:	bd80      	pop	{r7, pc}

0800dc30 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800dc30:	b580      	push	{r7, lr}
 800dc32:	b084      	sub	sp, #16
 800dc34:	af00      	add	r7, sp, #0
 800dc36:	6078      	str	r0, [r7, #4]
 800dc38:	460b      	mov	r3, r1
 800dc3a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800dc3c:	2300      	movs	r3, #0
 800dc3e:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800dc40:	2300      	movs	r3, #0
 800dc42:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800dc44:	687b      	ldr	r3, [r7, #4]
 800dc46:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800dc4a:	78fa      	ldrb	r2, [r7, #3]
 800dc4c:	4611      	mov	r1, r2
 800dc4e:	4618      	mov	r0, r3
 800dc50:	f7f6 ff78 	bl	8004b44 <HAL_PCD_EP_Close>
 800dc54:	4603      	mov	r3, r0
 800dc56:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800dc58:	7bbb      	ldrb	r3, [r7, #14]
 800dc5a:	2b03      	cmp	r3, #3
 800dc5c:	d816      	bhi.n	800dc8c <USBD_LL_CloseEP+0x5c>
 800dc5e:	a201      	add	r2, pc, #4	@ (adr r2, 800dc64 <USBD_LL_CloseEP+0x34>)
 800dc60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dc64:	0800dc75 	.word	0x0800dc75
 800dc68:	0800dc7b 	.word	0x0800dc7b
 800dc6c:	0800dc81 	.word	0x0800dc81
 800dc70:	0800dc87 	.word	0x0800dc87
    case HAL_OK :
      usb_status = USBD_OK;
 800dc74:	2300      	movs	r3, #0
 800dc76:	73fb      	strb	r3, [r7, #15]
    break;
 800dc78:	e00b      	b.n	800dc92 <USBD_LL_CloseEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800dc7a:	2303      	movs	r3, #3
 800dc7c:	73fb      	strb	r3, [r7, #15]
    break;
 800dc7e:	e008      	b.n	800dc92 <USBD_LL_CloseEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800dc80:	2301      	movs	r3, #1
 800dc82:	73fb      	strb	r3, [r7, #15]
    break;
 800dc84:	e005      	b.n	800dc92 <USBD_LL_CloseEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800dc86:	2303      	movs	r3, #3
 800dc88:	73fb      	strb	r3, [r7, #15]
    break;
 800dc8a:	e002      	b.n	800dc92 <USBD_LL_CloseEP+0x62>
    default :
      usb_status = USBD_FAIL;
 800dc8c:	2303      	movs	r3, #3
 800dc8e:	73fb      	strb	r3, [r7, #15]
    break;
 800dc90:	bf00      	nop
  }
  return usb_status;
 800dc92:	7bfb      	ldrb	r3, [r7, #15]
}
 800dc94:	4618      	mov	r0, r3
 800dc96:	3710      	adds	r7, #16
 800dc98:	46bd      	mov	sp, r7
 800dc9a:	bd80      	pop	{r7, pc}

0800dc9c <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800dc9c:	b580      	push	{r7, lr}
 800dc9e:	b084      	sub	sp, #16
 800dca0:	af00      	add	r7, sp, #0
 800dca2:	6078      	str	r0, [r7, #4]
 800dca4:	460b      	mov	r3, r1
 800dca6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800dca8:	2300      	movs	r3, #0
 800dcaa:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800dcac:	2300      	movs	r3, #0
 800dcae:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800dcb0:	687b      	ldr	r3, [r7, #4]
 800dcb2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800dcb6:	78fa      	ldrb	r2, [r7, #3]
 800dcb8:	4611      	mov	r1, r2
 800dcba:	4618      	mov	r0, r3
 800dcbc:	f7f7 f807 	bl	8004cce <HAL_PCD_EP_SetStall>
 800dcc0:	4603      	mov	r3, r0
 800dcc2:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800dcc4:	7bbb      	ldrb	r3, [r7, #14]
 800dcc6:	2b03      	cmp	r3, #3
 800dcc8:	d816      	bhi.n	800dcf8 <USBD_LL_StallEP+0x5c>
 800dcca:	a201      	add	r2, pc, #4	@ (adr r2, 800dcd0 <USBD_LL_StallEP+0x34>)
 800dccc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dcd0:	0800dce1 	.word	0x0800dce1
 800dcd4:	0800dce7 	.word	0x0800dce7
 800dcd8:	0800dced 	.word	0x0800dced
 800dcdc:	0800dcf3 	.word	0x0800dcf3
    case HAL_OK :
      usb_status = USBD_OK;
 800dce0:	2300      	movs	r3, #0
 800dce2:	73fb      	strb	r3, [r7, #15]
    break;
 800dce4:	e00b      	b.n	800dcfe <USBD_LL_StallEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800dce6:	2303      	movs	r3, #3
 800dce8:	73fb      	strb	r3, [r7, #15]
    break;
 800dcea:	e008      	b.n	800dcfe <USBD_LL_StallEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800dcec:	2301      	movs	r3, #1
 800dcee:	73fb      	strb	r3, [r7, #15]
    break;
 800dcf0:	e005      	b.n	800dcfe <USBD_LL_StallEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800dcf2:	2303      	movs	r3, #3
 800dcf4:	73fb      	strb	r3, [r7, #15]
    break;
 800dcf6:	e002      	b.n	800dcfe <USBD_LL_StallEP+0x62>
    default :
      usb_status = USBD_FAIL;
 800dcf8:	2303      	movs	r3, #3
 800dcfa:	73fb      	strb	r3, [r7, #15]
    break;
 800dcfc:	bf00      	nop
  }
  return usb_status;
 800dcfe:	7bfb      	ldrb	r3, [r7, #15]
}
 800dd00:	4618      	mov	r0, r3
 800dd02:	3710      	adds	r7, #16
 800dd04:	46bd      	mov	sp, r7
 800dd06:	bd80      	pop	{r7, pc}

0800dd08 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800dd08:	b580      	push	{r7, lr}
 800dd0a:	b084      	sub	sp, #16
 800dd0c:	af00      	add	r7, sp, #0
 800dd0e:	6078      	str	r0, [r7, #4]
 800dd10:	460b      	mov	r3, r1
 800dd12:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800dd14:	2300      	movs	r3, #0
 800dd16:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800dd18:	2300      	movs	r3, #0
 800dd1a:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800dd1c:	687b      	ldr	r3, [r7, #4]
 800dd1e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800dd22:	78fa      	ldrb	r2, [r7, #3]
 800dd24:	4611      	mov	r1, r2
 800dd26:	4618      	mov	r0, r3
 800dd28:	f7f7 f833 	bl	8004d92 <HAL_PCD_EP_ClrStall>
 800dd2c:	4603      	mov	r3, r0
 800dd2e:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800dd30:	7bbb      	ldrb	r3, [r7, #14]
 800dd32:	2b03      	cmp	r3, #3
 800dd34:	d816      	bhi.n	800dd64 <USBD_LL_ClearStallEP+0x5c>
 800dd36:	a201      	add	r2, pc, #4	@ (adr r2, 800dd3c <USBD_LL_ClearStallEP+0x34>)
 800dd38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dd3c:	0800dd4d 	.word	0x0800dd4d
 800dd40:	0800dd53 	.word	0x0800dd53
 800dd44:	0800dd59 	.word	0x0800dd59
 800dd48:	0800dd5f 	.word	0x0800dd5f
    case HAL_OK :
      usb_status = USBD_OK;
 800dd4c:	2300      	movs	r3, #0
 800dd4e:	73fb      	strb	r3, [r7, #15]
    break;
 800dd50:	e00b      	b.n	800dd6a <USBD_LL_ClearStallEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800dd52:	2303      	movs	r3, #3
 800dd54:	73fb      	strb	r3, [r7, #15]
    break;
 800dd56:	e008      	b.n	800dd6a <USBD_LL_ClearStallEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800dd58:	2301      	movs	r3, #1
 800dd5a:	73fb      	strb	r3, [r7, #15]
    break;
 800dd5c:	e005      	b.n	800dd6a <USBD_LL_ClearStallEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800dd5e:	2303      	movs	r3, #3
 800dd60:	73fb      	strb	r3, [r7, #15]
    break;
 800dd62:	e002      	b.n	800dd6a <USBD_LL_ClearStallEP+0x62>
    default :
      usb_status = USBD_FAIL;
 800dd64:	2303      	movs	r3, #3
 800dd66:	73fb      	strb	r3, [r7, #15]
    break;
 800dd68:	bf00      	nop
  }
  return usb_status;
 800dd6a:	7bfb      	ldrb	r3, [r7, #15]
}
 800dd6c:	4618      	mov	r0, r3
 800dd6e:	3710      	adds	r7, #16
 800dd70:	46bd      	mov	sp, r7
 800dd72:	bd80      	pop	{r7, pc}

0800dd74 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800dd74:	b480      	push	{r7}
 800dd76:	b085      	sub	sp, #20
 800dd78:	af00      	add	r7, sp, #0
 800dd7a:	6078      	str	r0, [r7, #4]
 800dd7c:	460b      	mov	r3, r1
 800dd7e:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800dd80:	687b      	ldr	r3, [r7, #4]
 800dd82:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800dd86:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800dd88:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800dd8c:	2b00      	cmp	r3, #0
 800dd8e:	da0b      	bge.n	800dda8 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800dd90:	78fb      	ldrb	r3, [r7, #3]
 800dd92:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800dd96:	68f9      	ldr	r1, [r7, #12]
 800dd98:	4613      	mov	r3, r2
 800dd9a:	00db      	lsls	r3, r3, #3
 800dd9c:	4413      	add	r3, r2
 800dd9e:	009b      	lsls	r3, r3, #2
 800dda0:	440b      	add	r3, r1
 800dda2:	3316      	adds	r3, #22
 800dda4:	781b      	ldrb	r3, [r3, #0]
 800dda6:	e00b      	b.n	800ddc0 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800dda8:	78fb      	ldrb	r3, [r7, #3]
 800ddaa:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800ddae:	68f9      	ldr	r1, [r7, #12]
 800ddb0:	4613      	mov	r3, r2
 800ddb2:	00db      	lsls	r3, r3, #3
 800ddb4:	4413      	add	r3, r2
 800ddb6:	009b      	lsls	r3, r3, #2
 800ddb8:	440b      	add	r3, r1
 800ddba:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800ddbe:	781b      	ldrb	r3, [r3, #0]
  }
}
 800ddc0:	4618      	mov	r0, r3
 800ddc2:	3714      	adds	r7, #20
 800ddc4:	46bd      	mov	sp, r7
 800ddc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddca:	4770      	bx	lr

0800ddcc <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800ddcc:	b580      	push	{r7, lr}
 800ddce:	b084      	sub	sp, #16
 800ddd0:	af00      	add	r7, sp, #0
 800ddd2:	6078      	str	r0, [r7, #4]
 800ddd4:	460b      	mov	r3, r1
 800ddd6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ddd8:	2300      	movs	r3, #0
 800ddda:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800dddc:	2300      	movs	r3, #0
 800ddde:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800dde0:	687b      	ldr	r3, [r7, #4]
 800dde2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800dde6:	78fa      	ldrb	r2, [r7, #3]
 800dde8:	4611      	mov	r1, r2
 800ddea:	4618      	mov	r0, r3
 800ddec:	f7f6 fe1c 	bl	8004a28 <HAL_PCD_SetAddress>
 800ddf0:	4603      	mov	r3, r0
 800ddf2:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800ddf4:	7bbb      	ldrb	r3, [r7, #14]
 800ddf6:	2b03      	cmp	r3, #3
 800ddf8:	d816      	bhi.n	800de28 <USBD_LL_SetUSBAddress+0x5c>
 800ddfa:	a201      	add	r2, pc, #4	@ (adr r2, 800de00 <USBD_LL_SetUSBAddress+0x34>)
 800ddfc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800de00:	0800de11 	.word	0x0800de11
 800de04:	0800de17 	.word	0x0800de17
 800de08:	0800de1d 	.word	0x0800de1d
 800de0c:	0800de23 	.word	0x0800de23
    case HAL_OK :
      usb_status = USBD_OK;
 800de10:	2300      	movs	r3, #0
 800de12:	73fb      	strb	r3, [r7, #15]
    break;
 800de14:	e00b      	b.n	800de2e <USBD_LL_SetUSBAddress+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800de16:	2303      	movs	r3, #3
 800de18:	73fb      	strb	r3, [r7, #15]
    break;
 800de1a:	e008      	b.n	800de2e <USBD_LL_SetUSBAddress+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800de1c:	2301      	movs	r3, #1
 800de1e:	73fb      	strb	r3, [r7, #15]
    break;
 800de20:	e005      	b.n	800de2e <USBD_LL_SetUSBAddress+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800de22:	2303      	movs	r3, #3
 800de24:	73fb      	strb	r3, [r7, #15]
    break;
 800de26:	e002      	b.n	800de2e <USBD_LL_SetUSBAddress+0x62>
    default :
      usb_status = USBD_FAIL;
 800de28:	2303      	movs	r3, #3
 800de2a:	73fb      	strb	r3, [r7, #15]
    break;
 800de2c:	bf00      	nop
  }
  return usb_status;
 800de2e:	7bfb      	ldrb	r3, [r7, #15]
}
 800de30:	4618      	mov	r0, r3
 800de32:	3710      	adds	r7, #16
 800de34:	46bd      	mov	sp, r7
 800de36:	bd80      	pop	{r7, pc}

0800de38 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800de38:	b580      	push	{r7, lr}
 800de3a:	b086      	sub	sp, #24
 800de3c:	af00      	add	r7, sp, #0
 800de3e:	60f8      	str	r0, [r7, #12]
 800de40:	607a      	str	r2, [r7, #4]
 800de42:	603b      	str	r3, [r7, #0]
 800de44:	460b      	mov	r3, r1
 800de46:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800de48:	2300      	movs	r3, #0
 800de4a:	75bb      	strb	r3, [r7, #22]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800de4c:	2300      	movs	r3, #0
 800de4e:	75fb      	strb	r3, [r7, #23]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800de50:	68fb      	ldr	r3, [r7, #12]
 800de52:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800de56:	7af9      	ldrb	r1, [r7, #11]
 800de58:	683b      	ldr	r3, [r7, #0]
 800de5a:	687a      	ldr	r2, [r7, #4]
 800de5c:	f7f6 ff06 	bl	8004c6c <HAL_PCD_EP_Transmit>
 800de60:	4603      	mov	r3, r0
 800de62:	75bb      	strb	r3, [r7, #22]

  switch (hal_status) {
 800de64:	7dbb      	ldrb	r3, [r7, #22]
 800de66:	2b03      	cmp	r3, #3
 800de68:	d816      	bhi.n	800de98 <USBD_LL_Transmit+0x60>
 800de6a:	a201      	add	r2, pc, #4	@ (adr r2, 800de70 <USBD_LL_Transmit+0x38>)
 800de6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800de70:	0800de81 	.word	0x0800de81
 800de74:	0800de87 	.word	0x0800de87
 800de78:	0800de8d 	.word	0x0800de8d
 800de7c:	0800de93 	.word	0x0800de93
    case HAL_OK :
      usb_status = USBD_OK;
 800de80:	2300      	movs	r3, #0
 800de82:	75fb      	strb	r3, [r7, #23]
    break;
 800de84:	e00b      	b.n	800de9e <USBD_LL_Transmit+0x66>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800de86:	2303      	movs	r3, #3
 800de88:	75fb      	strb	r3, [r7, #23]
    break;
 800de8a:	e008      	b.n	800de9e <USBD_LL_Transmit+0x66>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800de8c:	2301      	movs	r3, #1
 800de8e:	75fb      	strb	r3, [r7, #23]
    break;
 800de90:	e005      	b.n	800de9e <USBD_LL_Transmit+0x66>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800de92:	2303      	movs	r3, #3
 800de94:	75fb      	strb	r3, [r7, #23]
    break;
 800de96:	e002      	b.n	800de9e <USBD_LL_Transmit+0x66>
    default :
      usb_status = USBD_FAIL;
 800de98:	2303      	movs	r3, #3
 800de9a:	75fb      	strb	r3, [r7, #23]
    break;
 800de9c:	bf00      	nop
  }
  return usb_status;
 800de9e:	7dfb      	ldrb	r3, [r7, #23]
}
 800dea0:	4618      	mov	r0, r3
 800dea2:	3718      	adds	r7, #24
 800dea4:	46bd      	mov	sp, r7
 800dea6:	bd80      	pop	{r7, pc}

0800dea8 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800dea8:	b580      	push	{r7, lr}
 800deaa:	b086      	sub	sp, #24
 800deac:	af00      	add	r7, sp, #0
 800deae:	60f8      	str	r0, [r7, #12]
 800deb0:	607a      	str	r2, [r7, #4]
 800deb2:	603b      	str	r3, [r7, #0]
 800deb4:	460b      	mov	r3, r1
 800deb6:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800deb8:	2300      	movs	r3, #0
 800deba:	75bb      	strb	r3, [r7, #22]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800debc:	2300      	movs	r3, #0
 800debe:	75fb      	strb	r3, [r7, #23]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800dec0:	68fb      	ldr	r3, [r7, #12]
 800dec2:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800dec6:	7af9      	ldrb	r1, [r7, #11]
 800dec8:	683b      	ldr	r3, [r7, #0]
 800deca:	687a      	ldr	r2, [r7, #4]
 800decc:	f7f6 fe84 	bl	8004bd8 <HAL_PCD_EP_Receive>
 800ded0:	4603      	mov	r3, r0
 800ded2:	75bb      	strb	r3, [r7, #22]

  switch (hal_status) {
 800ded4:	7dbb      	ldrb	r3, [r7, #22]
 800ded6:	2b03      	cmp	r3, #3
 800ded8:	d816      	bhi.n	800df08 <USBD_LL_PrepareReceive+0x60>
 800deda:	a201      	add	r2, pc, #4	@ (adr r2, 800dee0 <USBD_LL_PrepareReceive+0x38>)
 800dedc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dee0:	0800def1 	.word	0x0800def1
 800dee4:	0800def7 	.word	0x0800def7
 800dee8:	0800defd 	.word	0x0800defd
 800deec:	0800df03 	.word	0x0800df03
    case HAL_OK :
      usb_status = USBD_OK;
 800def0:	2300      	movs	r3, #0
 800def2:	75fb      	strb	r3, [r7, #23]
    break;
 800def4:	e00b      	b.n	800df0e <USBD_LL_PrepareReceive+0x66>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800def6:	2303      	movs	r3, #3
 800def8:	75fb      	strb	r3, [r7, #23]
    break;
 800defa:	e008      	b.n	800df0e <USBD_LL_PrepareReceive+0x66>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800defc:	2301      	movs	r3, #1
 800defe:	75fb      	strb	r3, [r7, #23]
    break;
 800df00:	e005      	b.n	800df0e <USBD_LL_PrepareReceive+0x66>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800df02:	2303      	movs	r3, #3
 800df04:	75fb      	strb	r3, [r7, #23]
    break;
 800df06:	e002      	b.n	800df0e <USBD_LL_PrepareReceive+0x66>
    default :
      usb_status = USBD_FAIL;
 800df08:	2303      	movs	r3, #3
 800df0a:	75fb      	strb	r3, [r7, #23]
    break;
 800df0c:	bf00      	nop
  }
  return usb_status;
 800df0e:	7dfb      	ldrb	r3, [r7, #23]
}
 800df10:	4618      	mov	r0, r3
 800df12:	3718      	adds	r7, #24
 800df14:	46bd      	mov	sp, r7
 800df16:	bd80      	pop	{r7, pc}

0800df18 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800df18:	b580      	push	{r7, lr}
 800df1a:	b082      	sub	sp, #8
 800df1c:	af00      	add	r7, sp, #0
 800df1e:	6078      	str	r0, [r7, #4]
 800df20:	460b      	mov	r3, r1
 800df22:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800df24:	687b      	ldr	r3, [r7, #4]
 800df26:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800df2a:	78fa      	ldrb	r2, [r7, #3]
 800df2c:	4611      	mov	r1, r2
 800df2e:	4618      	mov	r0, r3
 800df30:	f7f6 fe84 	bl	8004c3c <HAL_PCD_EP_GetRxCount>
 800df34:	4603      	mov	r3, r0
}
 800df36:	4618      	mov	r0, r3
 800df38:	3708      	adds	r7, #8
 800df3a:	46bd      	mov	sp, r7
 800df3c:	bd80      	pop	{r7, pc}
	...

0800df40 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd: PCD handle
  * @param  msg: LPM message
  * @retval None
  */
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800df40:	b580      	push	{r7, lr}
 800df42:	b082      	sub	sp, #8
 800df44:	af00      	add	r7, sp, #0
 800df46:	6078      	str	r0, [r7, #4]
 800df48:	460b      	mov	r3, r1
 800df4a:	70fb      	strb	r3, [r7, #3]
  switch (msg)
 800df4c:	78fb      	ldrb	r3, [r7, #3]
 800df4e:	2b00      	cmp	r3, #0
 800df50:	d002      	beq.n	800df58 <HAL_PCDEx_LPM_Callback+0x18>
 800df52:	2b01      	cmp	r3, #1
 800df54:	d01f      	beq.n	800df96 <HAL_PCDEx_LPM_Callback+0x56>
      /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
}
 800df56:	e03b      	b.n	800dfd0 <HAL_PCDEx_LPM_Callback+0x90>
    if (hpcd->Init.low_power_enable)
 800df58:	687b      	ldr	r3, [r7, #4]
 800df5a:	7adb      	ldrb	r3, [r3, #11]
 800df5c:	2b00      	cmp	r3, #0
 800df5e:	d007      	beq.n	800df70 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 800df60:	f000 f854 	bl	800e00c <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800df64:	4b1c      	ldr	r3, [pc, #112]	@ (800dfd8 <HAL_PCDEx_LPM_Callback+0x98>)
 800df66:	691b      	ldr	r3, [r3, #16]
 800df68:	4a1b      	ldr	r2, [pc, #108]	@ (800dfd8 <HAL_PCDEx_LPM_Callback+0x98>)
 800df6a:	f023 0306 	bic.w	r3, r3, #6
 800df6e:	6113      	str	r3, [r2, #16]
    __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 800df70:	687b      	ldr	r3, [r7, #4]
 800df72:	681b      	ldr	r3, [r3, #0]
 800df74:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800df78:	681b      	ldr	r3, [r3, #0]
 800df7a:	687a      	ldr	r2, [r7, #4]
 800df7c:	6812      	ldr	r2, [r2, #0]
 800df7e:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800df82:	f023 0301 	bic.w	r3, r3, #1
 800df86:	6013      	str	r3, [r2, #0]
    USBD_LL_Resume(hpcd->pData);
 800df88:	687b      	ldr	r3, [r7, #4]
 800df8a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800df8e:	4618      	mov	r0, r3
 800df90:	f7fe f9f7 	bl	800c382 <USBD_LL_Resume>
    break;
 800df94:	e01c      	b.n	800dfd0 <HAL_PCDEx_LPM_Callback+0x90>
    __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800df96:	687b      	ldr	r3, [r7, #4]
 800df98:	681b      	ldr	r3, [r3, #0]
 800df9a:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800df9e:	681b      	ldr	r3, [r3, #0]
 800dfa0:	687a      	ldr	r2, [r7, #4]
 800dfa2:	6812      	ldr	r2, [r2, #0]
 800dfa4:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800dfa8:	f043 0301 	orr.w	r3, r3, #1
 800dfac:	6013      	str	r3, [r2, #0]
    USBD_LL_Suspend(hpcd->pData);
 800dfae:	687b      	ldr	r3, [r7, #4]
 800dfb0:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800dfb4:	4618      	mov	r0, r3
 800dfb6:	f7fe f9c8 	bl	800c34a <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 800dfba:	687b      	ldr	r3, [r7, #4]
 800dfbc:	7adb      	ldrb	r3, [r3, #11]
 800dfbe:	2b00      	cmp	r3, #0
 800dfc0:	d005      	beq.n	800dfce <HAL_PCDEx_LPM_Callback+0x8e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800dfc2:	4b05      	ldr	r3, [pc, #20]	@ (800dfd8 <HAL_PCDEx_LPM_Callback+0x98>)
 800dfc4:	691b      	ldr	r3, [r3, #16]
 800dfc6:	4a04      	ldr	r2, [pc, #16]	@ (800dfd8 <HAL_PCDEx_LPM_Callback+0x98>)
 800dfc8:	f043 0306 	orr.w	r3, r3, #6
 800dfcc:	6113      	str	r3, [r2, #16]
    break;
 800dfce:	bf00      	nop
}
 800dfd0:	bf00      	nop
 800dfd2:	3708      	adds	r7, #8
 800dfd4:	46bd      	mov	sp, r7
 800dfd6:	bd80      	pop	{r7, pc}
 800dfd8:	e000ed00 	.word	0xe000ed00

0800dfdc <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800dfdc:	b480      	push	{r7}
 800dfde:	b083      	sub	sp, #12
 800dfe0:	af00      	add	r7, sp, #0
 800dfe2:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800dfe4:	4b03      	ldr	r3, [pc, #12]	@ (800dff4 <USBD_static_malloc+0x18>)
}
 800dfe6:	4618      	mov	r0, r3
 800dfe8:	370c      	adds	r7, #12
 800dfea:	46bd      	mov	sp, r7
 800dfec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dff0:	4770      	bx	lr
 800dff2:	bf00      	nop
 800dff4:	20002310 	.word	0x20002310

0800dff8 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800dff8:	b480      	push	{r7}
 800dffa:	b083      	sub	sp, #12
 800dffc:	af00      	add	r7, sp, #0
 800dffe:	6078      	str	r0, [r7, #4]

}
 800e000:	bf00      	nop
 800e002:	370c      	adds	r7, #12
 800e004:	46bd      	mov	sp, r7
 800e006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e00a:	4770      	bx	lr

0800e00c <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 800e00c:	b580      	push	{r7, lr}
 800e00e:	af00      	add	r7, sp, #0
  SystemClock_Config();
 800e010:	f7f2 fb4c 	bl	80006ac <SystemClock_Config>
}
 800e014:	bf00      	nop
 800e016:	bd80      	pop	{r7, pc}

0800e018 <std>:
 800e018:	2300      	movs	r3, #0
 800e01a:	b510      	push	{r4, lr}
 800e01c:	4604      	mov	r4, r0
 800e01e:	e9c0 3300 	strd	r3, r3, [r0]
 800e022:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800e026:	6083      	str	r3, [r0, #8]
 800e028:	8181      	strh	r1, [r0, #12]
 800e02a:	6643      	str	r3, [r0, #100]	@ 0x64
 800e02c:	81c2      	strh	r2, [r0, #14]
 800e02e:	6183      	str	r3, [r0, #24]
 800e030:	4619      	mov	r1, r3
 800e032:	2208      	movs	r2, #8
 800e034:	305c      	adds	r0, #92	@ 0x5c
 800e036:	f000 f9f9 	bl	800e42c <memset>
 800e03a:	4b0d      	ldr	r3, [pc, #52]	@ (800e070 <std+0x58>)
 800e03c:	6263      	str	r3, [r4, #36]	@ 0x24
 800e03e:	4b0d      	ldr	r3, [pc, #52]	@ (800e074 <std+0x5c>)
 800e040:	62a3      	str	r3, [r4, #40]	@ 0x28
 800e042:	4b0d      	ldr	r3, [pc, #52]	@ (800e078 <std+0x60>)
 800e044:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800e046:	4b0d      	ldr	r3, [pc, #52]	@ (800e07c <std+0x64>)
 800e048:	6323      	str	r3, [r4, #48]	@ 0x30
 800e04a:	4b0d      	ldr	r3, [pc, #52]	@ (800e080 <std+0x68>)
 800e04c:	6224      	str	r4, [r4, #32]
 800e04e:	429c      	cmp	r4, r3
 800e050:	d006      	beq.n	800e060 <std+0x48>
 800e052:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800e056:	4294      	cmp	r4, r2
 800e058:	d002      	beq.n	800e060 <std+0x48>
 800e05a:	33d0      	adds	r3, #208	@ 0xd0
 800e05c:	429c      	cmp	r4, r3
 800e05e:	d105      	bne.n	800e06c <std+0x54>
 800e060:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800e064:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e068:	f000 ba58 	b.w	800e51c <__retarget_lock_init_recursive>
 800e06c:	bd10      	pop	{r4, pc}
 800e06e:	bf00      	nop
 800e070:	0800e27d 	.word	0x0800e27d
 800e074:	0800e29f 	.word	0x0800e29f
 800e078:	0800e2d7 	.word	0x0800e2d7
 800e07c:	0800e2fb 	.word	0x0800e2fb
 800e080:	20002530 	.word	0x20002530

0800e084 <stdio_exit_handler>:
 800e084:	4a02      	ldr	r2, [pc, #8]	@ (800e090 <stdio_exit_handler+0xc>)
 800e086:	4903      	ldr	r1, [pc, #12]	@ (800e094 <stdio_exit_handler+0x10>)
 800e088:	4803      	ldr	r0, [pc, #12]	@ (800e098 <stdio_exit_handler+0x14>)
 800e08a:	f000 b869 	b.w	800e160 <_fwalk_sglue>
 800e08e:	bf00      	nop
 800e090:	2000010c 	.word	0x2000010c
 800e094:	0800edb9 	.word	0x0800edb9
 800e098:	2000011c 	.word	0x2000011c

0800e09c <cleanup_stdio>:
 800e09c:	6841      	ldr	r1, [r0, #4]
 800e09e:	4b0c      	ldr	r3, [pc, #48]	@ (800e0d0 <cleanup_stdio+0x34>)
 800e0a0:	4299      	cmp	r1, r3
 800e0a2:	b510      	push	{r4, lr}
 800e0a4:	4604      	mov	r4, r0
 800e0a6:	d001      	beq.n	800e0ac <cleanup_stdio+0x10>
 800e0a8:	f000 fe86 	bl	800edb8 <_fflush_r>
 800e0ac:	68a1      	ldr	r1, [r4, #8]
 800e0ae:	4b09      	ldr	r3, [pc, #36]	@ (800e0d4 <cleanup_stdio+0x38>)
 800e0b0:	4299      	cmp	r1, r3
 800e0b2:	d002      	beq.n	800e0ba <cleanup_stdio+0x1e>
 800e0b4:	4620      	mov	r0, r4
 800e0b6:	f000 fe7f 	bl	800edb8 <_fflush_r>
 800e0ba:	68e1      	ldr	r1, [r4, #12]
 800e0bc:	4b06      	ldr	r3, [pc, #24]	@ (800e0d8 <cleanup_stdio+0x3c>)
 800e0be:	4299      	cmp	r1, r3
 800e0c0:	d004      	beq.n	800e0cc <cleanup_stdio+0x30>
 800e0c2:	4620      	mov	r0, r4
 800e0c4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e0c8:	f000 be76 	b.w	800edb8 <_fflush_r>
 800e0cc:	bd10      	pop	{r4, pc}
 800e0ce:	bf00      	nop
 800e0d0:	20002530 	.word	0x20002530
 800e0d4:	20002598 	.word	0x20002598
 800e0d8:	20002600 	.word	0x20002600

0800e0dc <global_stdio_init.part.0>:
 800e0dc:	b510      	push	{r4, lr}
 800e0de:	4b0b      	ldr	r3, [pc, #44]	@ (800e10c <global_stdio_init.part.0+0x30>)
 800e0e0:	4c0b      	ldr	r4, [pc, #44]	@ (800e110 <global_stdio_init.part.0+0x34>)
 800e0e2:	4a0c      	ldr	r2, [pc, #48]	@ (800e114 <global_stdio_init.part.0+0x38>)
 800e0e4:	601a      	str	r2, [r3, #0]
 800e0e6:	4620      	mov	r0, r4
 800e0e8:	2200      	movs	r2, #0
 800e0ea:	2104      	movs	r1, #4
 800e0ec:	f7ff ff94 	bl	800e018 <std>
 800e0f0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800e0f4:	2201      	movs	r2, #1
 800e0f6:	2109      	movs	r1, #9
 800e0f8:	f7ff ff8e 	bl	800e018 <std>
 800e0fc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800e100:	2202      	movs	r2, #2
 800e102:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e106:	2112      	movs	r1, #18
 800e108:	f7ff bf86 	b.w	800e018 <std>
 800e10c:	20002668 	.word	0x20002668
 800e110:	20002530 	.word	0x20002530
 800e114:	0800e085 	.word	0x0800e085

0800e118 <__sfp_lock_acquire>:
 800e118:	4801      	ldr	r0, [pc, #4]	@ (800e120 <__sfp_lock_acquire+0x8>)
 800e11a:	f000 ba00 	b.w	800e51e <__retarget_lock_acquire_recursive>
 800e11e:	bf00      	nop
 800e120:	20002671 	.word	0x20002671

0800e124 <__sfp_lock_release>:
 800e124:	4801      	ldr	r0, [pc, #4]	@ (800e12c <__sfp_lock_release+0x8>)
 800e126:	f000 b9fb 	b.w	800e520 <__retarget_lock_release_recursive>
 800e12a:	bf00      	nop
 800e12c:	20002671 	.word	0x20002671

0800e130 <__sinit>:
 800e130:	b510      	push	{r4, lr}
 800e132:	4604      	mov	r4, r0
 800e134:	f7ff fff0 	bl	800e118 <__sfp_lock_acquire>
 800e138:	6a23      	ldr	r3, [r4, #32]
 800e13a:	b11b      	cbz	r3, 800e144 <__sinit+0x14>
 800e13c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e140:	f7ff bff0 	b.w	800e124 <__sfp_lock_release>
 800e144:	4b04      	ldr	r3, [pc, #16]	@ (800e158 <__sinit+0x28>)
 800e146:	6223      	str	r3, [r4, #32]
 800e148:	4b04      	ldr	r3, [pc, #16]	@ (800e15c <__sinit+0x2c>)
 800e14a:	681b      	ldr	r3, [r3, #0]
 800e14c:	2b00      	cmp	r3, #0
 800e14e:	d1f5      	bne.n	800e13c <__sinit+0xc>
 800e150:	f7ff ffc4 	bl	800e0dc <global_stdio_init.part.0>
 800e154:	e7f2      	b.n	800e13c <__sinit+0xc>
 800e156:	bf00      	nop
 800e158:	0800e09d 	.word	0x0800e09d
 800e15c:	20002668 	.word	0x20002668

0800e160 <_fwalk_sglue>:
 800e160:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e164:	4607      	mov	r7, r0
 800e166:	4688      	mov	r8, r1
 800e168:	4614      	mov	r4, r2
 800e16a:	2600      	movs	r6, #0
 800e16c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800e170:	f1b9 0901 	subs.w	r9, r9, #1
 800e174:	d505      	bpl.n	800e182 <_fwalk_sglue+0x22>
 800e176:	6824      	ldr	r4, [r4, #0]
 800e178:	2c00      	cmp	r4, #0
 800e17a:	d1f7      	bne.n	800e16c <_fwalk_sglue+0xc>
 800e17c:	4630      	mov	r0, r6
 800e17e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e182:	89ab      	ldrh	r3, [r5, #12]
 800e184:	2b01      	cmp	r3, #1
 800e186:	d907      	bls.n	800e198 <_fwalk_sglue+0x38>
 800e188:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800e18c:	3301      	adds	r3, #1
 800e18e:	d003      	beq.n	800e198 <_fwalk_sglue+0x38>
 800e190:	4629      	mov	r1, r5
 800e192:	4638      	mov	r0, r7
 800e194:	47c0      	blx	r8
 800e196:	4306      	orrs	r6, r0
 800e198:	3568      	adds	r5, #104	@ 0x68
 800e19a:	e7e9      	b.n	800e170 <_fwalk_sglue+0x10>

0800e19c <iprintf>:
 800e19c:	b40f      	push	{r0, r1, r2, r3}
 800e19e:	b507      	push	{r0, r1, r2, lr}
 800e1a0:	4906      	ldr	r1, [pc, #24]	@ (800e1bc <iprintf+0x20>)
 800e1a2:	ab04      	add	r3, sp, #16
 800e1a4:	6808      	ldr	r0, [r1, #0]
 800e1a6:	f853 2b04 	ldr.w	r2, [r3], #4
 800e1aa:	6881      	ldr	r1, [r0, #8]
 800e1ac:	9301      	str	r3, [sp, #4]
 800e1ae:	f000 fadb 	bl	800e768 <_vfiprintf_r>
 800e1b2:	b003      	add	sp, #12
 800e1b4:	f85d eb04 	ldr.w	lr, [sp], #4
 800e1b8:	b004      	add	sp, #16
 800e1ba:	4770      	bx	lr
 800e1bc:	20000118 	.word	0x20000118

0800e1c0 <_puts_r>:
 800e1c0:	6a03      	ldr	r3, [r0, #32]
 800e1c2:	b570      	push	{r4, r5, r6, lr}
 800e1c4:	6884      	ldr	r4, [r0, #8]
 800e1c6:	4605      	mov	r5, r0
 800e1c8:	460e      	mov	r6, r1
 800e1ca:	b90b      	cbnz	r3, 800e1d0 <_puts_r+0x10>
 800e1cc:	f7ff ffb0 	bl	800e130 <__sinit>
 800e1d0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800e1d2:	07db      	lsls	r3, r3, #31
 800e1d4:	d405      	bmi.n	800e1e2 <_puts_r+0x22>
 800e1d6:	89a3      	ldrh	r3, [r4, #12]
 800e1d8:	0598      	lsls	r0, r3, #22
 800e1da:	d402      	bmi.n	800e1e2 <_puts_r+0x22>
 800e1dc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e1de:	f000 f99e 	bl	800e51e <__retarget_lock_acquire_recursive>
 800e1e2:	89a3      	ldrh	r3, [r4, #12]
 800e1e4:	0719      	lsls	r1, r3, #28
 800e1e6:	d502      	bpl.n	800e1ee <_puts_r+0x2e>
 800e1e8:	6923      	ldr	r3, [r4, #16]
 800e1ea:	2b00      	cmp	r3, #0
 800e1ec:	d135      	bne.n	800e25a <_puts_r+0x9a>
 800e1ee:	4621      	mov	r1, r4
 800e1f0:	4628      	mov	r0, r5
 800e1f2:	f000 f8c5 	bl	800e380 <__swsetup_r>
 800e1f6:	b380      	cbz	r0, 800e25a <_puts_r+0x9a>
 800e1f8:	f04f 35ff 	mov.w	r5, #4294967295
 800e1fc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800e1fe:	07da      	lsls	r2, r3, #31
 800e200:	d405      	bmi.n	800e20e <_puts_r+0x4e>
 800e202:	89a3      	ldrh	r3, [r4, #12]
 800e204:	059b      	lsls	r3, r3, #22
 800e206:	d402      	bmi.n	800e20e <_puts_r+0x4e>
 800e208:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e20a:	f000 f989 	bl	800e520 <__retarget_lock_release_recursive>
 800e20e:	4628      	mov	r0, r5
 800e210:	bd70      	pop	{r4, r5, r6, pc}
 800e212:	2b00      	cmp	r3, #0
 800e214:	da04      	bge.n	800e220 <_puts_r+0x60>
 800e216:	69a2      	ldr	r2, [r4, #24]
 800e218:	429a      	cmp	r2, r3
 800e21a:	dc17      	bgt.n	800e24c <_puts_r+0x8c>
 800e21c:	290a      	cmp	r1, #10
 800e21e:	d015      	beq.n	800e24c <_puts_r+0x8c>
 800e220:	6823      	ldr	r3, [r4, #0]
 800e222:	1c5a      	adds	r2, r3, #1
 800e224:	6022      	str	r2, [r4, #0]
 800e226:	7019      	strb	r1, [r3, #0]
 800e228:	68a3      	ldr	r3, [r4, #8]
 800e22a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800e22e:	3b01      	subs	r3, #1
 800e230:	60a3      	str	r3, [r4, #8]
 800e232:	2900      	cmp	r1, #0
 800e234:	d1ed      	bne.n	800e212 <_puts_r+0x52>
 800e236:	2b00      	cmp	r3, #0
 800e238:	da11      	bge.n	800e25e <_puts_r+0x9e>
 800e23a:	4622      	mov	r2, r4
 800e23c:	210a      	movs	r1, #10
 800e23e:	4628      	mov	r0, r5
 800e240:	f000 f85f 	bl	800e302 <__swbuf_r>
 800e244:	3001      	adds	r0, #1
 800e246:	d0d7      	beq.n	800e1f8 <_puts_r+0x38>
 800e248:	250a      	movs	r5, #10
 800e24a:	e7d7      	b.n	800e1fc <_puts_r+0x3c>
 800e24c:	4622      	mov	r2, r4
 800e24e:	4628      	mov	r0, r5
 800e250:	f000 f857 	bl	800e302 <__swbuf_r>
 800e254:	3001      	adds	r0, #1
 800e256:	d1e7      	bne.n	800e228 <_puts_r+0x68>
 800e258:	e7ce      	b.n	800e1f8 <_puts_r+0x38>
 800e25a:	3e01      	subs	r6, #1
 800e25c:	e7e4      	b.n	800e228 <_puts_r+0x68>
 800e25e:	6823      	ldr	r3, [r4, #0]
 800e260:	1c5a      	adds	r2, r3, #1
 800e262:	6022      	str	r2, [r4, #0]
 800e264:	220a      	movs	r2, #10
 800e266:	701a      	strb	r2, [r3, #0]
 800e268:	e7ee      	b.n	800e248 <_puts_r+0x88>
	...

0800e26c <puts>:
 800e26c:	4b02      	ldr	r3, [pc, #8]	@ (800e278 <puts+0xc>)
 800e26e:	4601      	mov	r1, r0
 800e270:	6818      	ldr	r0, [r3, #0]
 800e272:	f7ff bfa5 	b.w	800e1c0 <_puts_r>
 800e276:	bf00      	nop
 800e278:	20000118 	.word	0x20000118

0800e27c <__sread>:
 800e27c:	b510      	push	{r4, lr}
 800e27e:	460c      	mov	r4, r1
 800e280:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e284:	f000 f8fc 	bl	800e480 <_read_r>
 800e288:	2800      	cmp	r0, #0
 800e28a:	bfab      	itete	ge
 800e28c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800e28e:	89a3      	ldrhlt	r3, [r4, #12]
 800e290:	181b      	addge	r3, r3, r0
 800e292:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800e296:	bfac      	ite	ge
 800e298:	6563      	strge	r3, [r4, #84]	@ 0x54
 800e29a:	81a3      	strhlt	r3, [r4, #12]
 800e29c:	bd10      	pop	{r4, pc}

0800e29e <__swrite>:
 800e29e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e2a2:	461f      	mov	r7, r3
 800e2a4:	898b      	ldrh	r3, [r1, #12]
 800e2a6:	05db      	lsls	r3, r3, #23
 800e2a8:	4605      	mov	r5, r0
 800e2aa:	460c      	mov	r4, r1
 800e2ac:	4616      	mov	r6, r2
 800e2ae:	d505      	bpl.n	800e2bc <__swrite+0x1e>
 800e2b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e2b4:	2302      	movs	r3, #2
 800e2b6:	2200      	movs	r2, #0
 800e2b8:	f000 f8d0 	bl	800e45c <_lseek_r>
 800e2bc:	89a3      	ldrh	r3, [r4, #12]
 800e2be:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e2c2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800e2c6:	81a3      	strh	r3, [r4, #12]
 800e2c8:	4632      	mov	r2, r6
 800e2ca:	463b      	mov	r3, r7
 800e2cc:	4628      	mov	r0, r5
 800e2ce:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e2d2:	f000 b8e7 	b.w	800e4a4 <_write_r>

0800e2d6 <__sseek>:
 800e2d6:	b510      	push	{r4, lr}
 800e2d8:	460c      	mov	r4, r1
 800e2da:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e2de:	f000 f8bd 	bl	800e45c <_lseek_r>
 800e2e2:	1c43      	adds	r3, r0, #1
 800e2e4:	89a3      	ldrh	r3, [r4, #12]
 800e2e6:	bf15      	itete	ne
 800e2e8:	6560      	strne	r0, [r4, #84]	@ 0x54
 800e2ea:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800e2ee:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800e2f2:	81a3      	strheq	r3, [r4, #12]
 800e2f4:	bf18      	it	ne
 800e2f6:	81a3      	strhne	r3, [r4, #12]
 800e2f8:	bd10      	pop	{r4, pc}

0800e2fa <__sclose>:
 800e2fa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e2fe:	f000 b89d 	b.w	800e43c <_close_r>

0800e302 <__swbuf_r>:
 800e302:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e304:	460e      	mov	r6, r1
 800e306:	4614      	mov	r4, r2
 800e308:	4605      	mov	r5, r0
 800e30a:	b118      	cbz	r0, 800e314 <__swbuf_r+0x12>
 800e30c:	6a03      	ldr	r3, [r0, #32]
 800e30e:	b90b      	cbnz	r3, 800e314 <__swbuf_r+0x12>
 800e310:	f7ff ff0e 	bl	800e130 <__sinit>
 800e314:	69a3      	ldr	r3, [r4, #24]
 800e316:	60a3      	str	r3, [r4, #8]
 800e318:	89a3      	ldrh	r3, [r4, #12]
 800e31a:	071a      	lsls	r2, r3, #28
 800e31c:	d501      	bpl.n	800e322 <__swbuf_r+0x20>
 800e31e:	6923      	ldr	r3, [r4, #16]
 800e320:	b943      	cbnz	r3, 800e334 <__swbuf_r+0x32>
 800e322:	4621      	mov	r1, r4
 800e324:	4628      	mov	r0, r5
 800e326:	f000 f82b 	bl	800e380 <__swsetup_r>
 800e32a:	b118      	cbz	r0, 800e334 <__swbuf_r+0x32>
 800e32c:	f04f 37ff 	mov.w	r7, #4294967295
 800e330:	4638      	mov	r0, r7
 800e332:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e334:	6823      	ldr	r3, [r4, #0]
 800e336:	6922      	ldr	r2, [r4, #16]
 800e338:	1a98      	subs	r0, r3, r2
 800e33a:	6963      	ldr	r3, [r4, #20]
 800e33c:	b2f6      	uxtb	r6, r6
 800e33e:	4283      	cmp	r3, r0
 800e340:	4637      	mov	r7, r6
 800e342:	dc05      	bgt.n	800e350 <__swbuf_r+0x4e>
 800e344:	4621      	mov	r1, r4
 800e346:	4628      	mov	r0, r5
 800e348:	f000 fd36 	bl	800edb8 <_fflush_r>
 800e34c:	2800      	cmp	r0, #0
 800e34e:	d1ed      	bne.n	800e32c <__swbuf_r+0x2a>
 800e350:	68a3      	ldr	r3, [r4, #8]
 800e352:	3b01      	subs	r3, #1
 800e354:	60a3      	str	r3, [r4, #8]
 800e356:	6823      	ldr	r3, [r4, #0]
 800e358:	1c5a      	adds	r2, r3, #1
 800e35a:	6022      	str	r2, [r4, #0]
 800e35c:	701e      	strb	r6, [r3, #0]
 800e35e:	6962      	ldr	r2, [r4, #20]
 800e360:	1c43      	adds	r3, r0, #1
 800e362:	429a      	cmp	r2, r3
 800e364:	d004      	beq.n	800e370 <__swbuf_r+0x6e>
 800e366:	89a3      	ldrh	r3, [r4, #12]
 800e368:	07db      	lsls	r3, r3, #31
 800e36a:	d5e1      	bpl.n	800e330 <__swbuf_r+0x2e>
 800e36c:	2e0a      	cmp	r6, #10
 800e36e:	d1df      	bne.n	800e330 <__swbuf_r+0x2e>
 800e370:	4621      	mov	r1, r4
 800e372:	4628      	mov	r0, r5
 800e374:	f000 fd20 	bl	800edb8 <_fflush_r>
 800e378:	2800      	cmp	r0, #0
 800e37a:	d0d9      	beq.n	800e330 <__swbuf_r+0x2e>
 800e37c:	e7d6      	b.n	800e32c <__swbuf_r+0x2a>
	...

0800e380 <__swsetup_r>:
 800e380:	b538      	push	{r3, r4, r5, lr}
 800e382:	4b29      	ldr	r3, [pc, #164]	@ (800e428 <__swsetup_r+0xa8>)
 800e384:	4605      	mov	r5, r0
 800e386:	6818      	ldr	r0, [r3, #0]
 800e388:	460c      	mov	r4, r1
 800e38a:	b118      	cbz	r0, 800e394 <__swsetup_r+0x14>
 800e38c:	6a03      	ldr	r3, [r0, #32]
 800e38e:	b90b      	cbnz	r3, 800e394 <__swsetup_r+0x14>
 800e390:	f7ff fece 	bl	800e130 <__sinit>
 800e394:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e398:	0719      	lsls	r1, r3, #28
 800e39a:	d422      	bmi.n	800e3e2 <__swsetup_r+0x62>
 800e39c:	06da      	lsls	r2, r3, #27
 800e39e:	d407      	bmi.n	800e3b0 <__swsetup_r+0x30>
 800e3a0:	2209      	movs	r2, #9
 800e3a2:	602a      	str	r2, [r5, #0]
 800e3a4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e3a8:	81a3      	strh	r3, [r4, #12]
 800e3aa:	f04f 30ff 	mov.w	r0, #4294967295
 800e3ae:	e033      	b.n	800e418 <__swsetup_r+0x98>
 800e3b0:	0758      	lsls	r0, r3, #29
 800e3b2:	d512      	bpl.n	800e3da <__swsetup_r+0x5a>
 800e3b4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800e3b6:	b141      	cbz	r1, 800e3ca <__swsetup_r+0x4a>
 800e3b8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800e3bc:	4299      	cmp	r1, r3
 800e3be:	d002      	beq.n	800e3c6 <__swsetup_r+0x46>
 800e3c0:	4628      	mov	r0, r5
 800e3c2:	f000 f8af 	bl	800e524 <_free_r>
 800e3c6:	2300      	movs	r3, #0
 800e3c8:	6363      	str	r3, [r4, #52]	@ 0x34
 800e3ca:	89a3      	ldrh	r3, [r4, #12]
 800e3cc:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800e3d0:	81a3      	strh	r3, [r4, #12]
 800e3d2:	2300      	movs	r3, #0
 800e3d4:	6063      	str	r3, [r4, #4]
 800e3d6:	6923      	ldr	r3, [r4, #16]
 800e3d8:	6023      	str	r3, [r4, #0]
 800e3da:	89a3      	ldrh	r3, [r4, #12]
 800e3dc:	f043 0308 	orr.w	r3, r3, #8
 800e3e0:	81a3      	strh	r3, [r4, #12]
 800e3e2:	6923      	ldr	r3, [r4, #16]
 800e3e4:	b94b      	cbnz	r3, 800e3fa <__swsetup_r+0x7a>
 800e3e6:	89a3      	ldrh	r3, [r4, #12]
 800e3e8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800e3ec:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e3f0:	d003      	beq.n	800e3fa <__swsetup_r+0x7a>
 800e3f2:	4621      	mov	r1, r4
 800e3f4:	4628      	mov	r0, r5
 800e3f6:	f000 fd2d 	bl	800ee54 <__smakebuf_r>
 800e3fa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e3fe:	f013 0201 	ands.w	r2, r3, #1
 800e402:	d00a      	beq.n	800e41a <__swsetup_r+0x9a>
 800e404:	2200      	movs	r2, #0
 800e406:	60a2      	str	r2, [r4, #8]
 800e408:	6962      	ldr	r2, [r4, #20]
 800e40a:	4252      	negs	r2, r2
 800e40c:	61a2      	str	r2, [r4, #24]
 800e40e:	6922      	ldr	r2, [r4, #16]
 800e410:	b942      	cbnz	r2, 800e424 <__swsetup_r+0xa4>
 800e412:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800e416:	d1c5      	bne.n	800e3a4 <__swsetup_r+0x24>
 800e418:	bd38      	pop	{r3, r4, r5, pc}
 800e41a:	0799      	lsls	r1, r3, #30
 800e41c:	bf58      	it	pl
 800e41e:	6962      	ldrpl	r2, [r4, #20]
 800e420:	60a2      	str	r2, [r4, #8]
 800e422:	e7f4      	b.n	800e40e <__swsetup_r+0x8e>
 800e424:	2000      	movs	r0, #0
 800e426:	e7f7      	b.n	800e418 <__swsetup_r+0x98>
 800e428:	20000118 	.word	0x20000118

0800e42c <memset>:
 800e42c:	4402      	add	r2, r0
 800e42e:	4603      	mov	r3, r0
 800e430:	4293      	cmp	r3, r2
 800e432:	d100      	bne.n	800e436 <memset+0xa>
 800e434:	4770      	bx	lr
 800e436:	f803 1b01 	strb.w	r1, [r3], #1
 800e43a:	e7f9      	b.n	800e430 <memset+0x4>

0800e43c <_close_r>:
 800e43c:	b538      	push	{r3, r4, r5, lr}
 800e43e:	4d06      	ldr	r5, [pc, #24]	@ (800e458 <_close_r+0x1c>)
 800e440:	2300      	movs	r3, #0
 800e442:	4604      	mov	r4, r0
 800e444:	4608      	mov	r0, r1
 800e446:	602b      	str	r3, [r5, #0]
 800e448:	f7f3 fe85 	bl	8002156 <_close>
 800e44c:	1c43      	adds	r3, r0, #1
 800e44e:	d102      	bne.n	800e456 <_close_r+0x1a>
 800e450:	682b      	ldr	r3, [r5, #0]
 800e452:	b103      	cbz	r3, 800e456 <_close_r+0x1a>
 800e454:	6023      	str	r3, [r4, #0]
 800e456:	bd38      	pop	{r3, r4, r5, pc}
 800e458:	2000266c 	.word	0x2000266c

0800e45c <_lseek_r>:
 800e45c:	b538      	push	{r3, r4, r5, lr}
 800e45e:	4d07      	ldr	r5, [pc, #28]	@ (800e47c <_lseek_r+0x20>)
 800e460:	4604      	mov	r4, r0
 800e462:	4608      	mov	r0, r1
 800e464:	4611      	mov	r1, r2
 800e466:	2200      	movs	r2, #0
 800e468:	602a      	str	r2, [r5, #0]
 800e46a:	461a      	mov	r2, r3
 800e46c:	f7f3 fe9a 	bl	80021a4 <_lseek>
 800e470:	1c43      	adds	r3, r0, #1
 800e472:	d102      	bne.n	800e47a <_lseek_r+0x1e>
 800e474:	682b      	ldr	r3, [r5, #0]
 800e476:	b103      	cbz	r3, 800e47a <_lseek_r+0x1e>
 800e478:	6023      	str	r3, [r4, #0]
 800e47a:	bd38      	pop	{r3, r4, r5, pc}
 800e47c:	2000266c 	.word	0x2000266c

0800e480 <_read_r>:
 800e480:	b538      	push	{r3, r4, r5, lr}
 800e482:	4d07      	ldr	r5, [pc, #28]	@ (800e4a0 <_read_r+0x20>)
 800e484:	4604      	mov	r4, r0
 800e486:	4608      	mov	r0, r1
 800e488:	4611      	mov	r1, r2
 800e48a:	2200      	movs	r2, #0
 800e48c:	602a      	str	r2, [r5, #0]
 800e48e:	461a      	mov	r2, r3
 800e490:	f7f3 fe44 	bl	800211c <_read>
 800e494:	1c43      	adds	r3, r0, #1
 800e496:	d102      	bne.n	800e49e <_read_r+0x1e>
 800e498:	682b      	ldr	r3, [r5, #0]
 800e49a:	b103      	cbz	r3, 800e49e <_read_r+0x1e>
 800e49c:	6023      	str	r3, [r4, #0]
 800e49e:	bd38      	pop	{r3, r4, r5, pc}
 800e4a0:	2000266c 	.word	0x2000266c

0800e4a4 <_write_r>:
 800e4a4:	b538      	push	{r3, r4, r5, lr}
 800e4a6:	4d07      	ldr	r5, [pc, #28]	@ (800e4c4 <_write_r+0x20>)
 800e4a8:	4604      	mov	r4, r0
 800e4aa:	4608      	mov	r0, r1
 800e4ac:	4611      	mov	r1, r2
 800e4ae:	2200      	movs	r2, #0
 800e4b0:	602a      	str	r2, [r5, #0]
 800e4b2:	461a      	mov	r2, r3
 800e4b4:	f7f2 f882 	bl	80005bc <_write>
 800e4b8:	1c43      	adds	r3, r0, #1
 800e4ba:	d102      	bne.n	800e4c2 <_write_r+0x1e>
 800e4bc:	682b      	ldr	r3, [r5, #0]
 800e4be:	b103      	cbz	r3, 800e4c2 <_write_r+0x1e>
 800e4c0:	6023      	str	r3, [r4, #0]
 800e4c2:	bd38      	pop	{r3, r4, r5, pc}
 800e4c4:	2000266c 	.word	0x2000266c

0800e4c8 <__errno>:
 800e4c8:	4b01      	ldr	r3, [pc, #4]	@ (800e4d0 <__errno+0x8>)
 800e4ca:	6818      	ldr	r0, [r3, #0]
 800e4cc:	4770      	bx	lr
 800e4ce:	bf00      	nop
 800e4d0:	20000118 	.word	0x20000118

0800e4d4 <__libc_init_array>:
 800e4d4:	b570      	push	{r4, r5, r6, lr}
 800e4d6:	4d0d      	ldr	r5, [pc, #52]	@ (800e50c <__libc_init_array+0x38>)
 800e4d8:	4c0d      	ldr	r4, [pc, #52]	@ (800e510 <__libc_init_array+0x3c>)
 800e4da:	1b64      	subs	r4, r4, r5
 800e4dc:	10a4      	asrs	r4, r4, #2
 800e4de:	2600      	movs	r6, #0
 800e4e0:	42a6      	cmp	r6, r4
 800e4e2:	d109      	bne.n	800e4f8 <__libc_init_array+0x24>
 800e4e4:	4d0b      	ldr	r5, [pc, #44]	@ (800e514 <__libc_init_array+0x40>)
 800e4e6:	4c0c      	ldr	r4, [pc, #48]	@ (800e518 <__libc_init_array+0x44>)
 800e4e8:	f000 fd22 	bl	800ef30 <_init>
 800e4ec:	1b64      	subs	r4, r4, r5
 800e4ee:	10a4      	asrs	r4, r4, #2
 800e4f0:	2600      	movs	r6, #0
 800e4f2:	42a6      	cmp	r6, r4
 800e4f4:	d105      	bne.n	800e502 <__libc_init_array+0x2e>
 800e4f6:	bd70      	pop	{r4, r5, r6, pc}
 800e4f8:	f855 3b04 	ldr.w	r3, [r5], #4
 800e4fc:	4798      	blx	r3
 800e4fe:	3601      	adds	r6, #1
 800e500:	e7ee      	b.n	800e4e0 <__libc_init_array+0xc>
 800e502:	f855 3b04 	ldr.w	r3, [r5], #4
 800e506:	4798      	blx	r3
 800e508:	3601      	adds	r6, #1
 800e50a:	e7f2      	b.n	800e4f2 <__libc_init_array+0x1e>
 800e50c:	0800f03c 	.word	0x0800f03c
 800e510:	0800f03c 	.word	0x0800f03c
 800e514:	0800f03c 	.word	0x0800f03c
 800e518:	0800f040 	.word	0x0800f040

0800e51c <__retarget_lock_init_recursive>:
 800e51c:	4770      	bx	lr

0800e51e <__retarget_lock_acquire_recursive>:
 800e51e:	4770      	bx	lr

0800e520 <__retarget_lock_release_recursive>:
 800e520:	4770      	bx	lr
	...

0800e524 <_free_r>:
 800e524:	b538      	push	{r3, r4, r5, lr}
 800e526:	4605      	mov	r5, r0
 800e528:	2900      	cmp	r1, #0
 800e52a:	d041      	beq.n	800e5b0 <_free_r+0x8c>
 800e52c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e530:	1f0c      	subs	r4, r1, #4
 800e532:	2b00      	cmp	r3, #0
 800e534:	bfb8      	it	lt
 800e536:	18e4      	addlt	r4, r4, r3
 800e538:	f000 f8e0 	bl	800e6fc <__malloc_lock>
 800e53c:	4a1d      	ldr	r2, [pc, #116]	@ (800e5b4 <_free_r+0x90>)
 800e53e:	6813      	ldr	r3, [r2, #0]
 800e540:	b933      	cbnz	r3, 800e550 <_free_r+0x2c>
 800e542:	6063      	str	r3, [r4, #4]
 800e544:	6014      	str	r4, [r2, #0]
 800e546:	4628      	mov	r0, r5
 800e548:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e54c:	f000 b8dc 	b.w	800e708 <__malloc_unlock>
 800e550:	42a3      	cmp	r3, r4
 800e552:	d908      	bls.n	800e566 <_free_r+0x42>
 800e554:	6820      	ldr	r0, [r4, #0]
 800e556:	1821      	adds	r1, r4, r0
 800e558:	428b      	cmp	r3, r1
 800e55a:	bf01      	itttt	eq
 800e55c:	6819      	ldreq	r1, [r3, #0]
 800e55e:	685b      	ldreq	r3, [r3, #4]
 800e560:	1809      	addeq	r1, r1, r0
 800e562:	6021      	streq	r1, [r4, #0]
 800e564:	e7ed      	b.n	800e542 <_free_r+0x1e>
 800e566:	461a      	mov	r2, r3
 800e568:	685b      	ldr	r3, [r3, #4]
 800e56a:	b10b      	cbz	r3, 800e570 <_free_r+0x4c>
 800e56c:	42a3      	cmp	r3, r4
 800e56e:	d9fa      	bls.n	800e566 <_free_r+0x42>
 800e570:	6811      	ldr	r1, [r2, #0]
 800e572:	1850      	adds	r0, r2, r1
 800e574:	42a0      	cmp	r0, r4
 800e576:	d10b      	bne.n	800e590 <_free_r+0x6c>
 800e578:	6820      	ldr	r0, [r4, #0]
 800e57a:	4401      	add	r1, r0
 800e57c:	1850      	adds	r0, r2, r1
 800e57e:	4283      	cmp	r3, r0
 800e580:	6011      	str	r1, [r2, #0]
 800e582:	d1e0      	bne.n	800e546 <_free_r+0x22>
 800e584:	6818      	ldr	r0, [r3, #0]
 800e586:	685b      	ldr	r3, [r3, #4]
 800e588:	6053      	str	r3, [r2, #4]
 800e58a:	4408      	add	r0, r1
 800e58c:	6010      	str	r0, [r2, #0]
 800e58e:	e7da      	b.n	800e546 <_free_r+0x22>
 800e590:	d902      	bls.n	800e598 <_free_r+0x74>
 800e592:	230c      	movs	r3, #12
 800e594:	602b      	str	r3, [r5, #0]
 800e596:	e7d6      	b.n	800e546 <_free_r+0x22>
 800e598:	6820      	ldr	r0, [r4, #0]
 800e59a:	1821      	adds	r1, r4, r0
 800e59c:	428b      	cmp	r3, r1
 800e59e:	bf04      	itt	eq
 800e5a0:	6819      	ldreq	r1, [r3, #0]
 800e5a2:	685b      	ldreq	r3, [r3, #4]
 800e5a4:	6063      	str	r3, [r4, #4]
 800e5a6:	bf04      	itt	eq
 800e5a8:	1809      	addeq	r1, r1, r0
 800e5aa:	6021      	streq	r1, [r4, #0]
 800e5ac:	6054      	str	r4, [r2, #4]
 800e5ae:	e7ca      	b.n	800e546 <_free_r+0x22>
 800e5b0:	bd38      	pop	{r3, r4, r5, pc}
 800e5b2:	bf00      	nop
 800e5b4:	20002678 	.word	0x20002678

0800e5b8 <sbrk_aligned>:
 800e5b8:	b570      	push	{r4, r5, r6, lr}
 800e5ba:	4e0f      	ldr	r6, [pc, #60]	@ (800e5f8 <sbrk_aligned+0x40>)
 800e5bc:	460c      	mov	r4, r1
 800e5be:	6831      	ldr	r1, [r6, #0]
 800e5c0:	4605      	mov	r5, r0
 800e5c2:	b911      	cbnz	r1, 800e5ca <sbrk_aligned+0x12>
 800e5c4:	f000 fca4 	bl	800ef10 <_sbrk_r>
 800e5c8:	6030      	str	r0, [r6, #0]
 800e5ca:	4621      	mov	r1, r4
 800e5cc:	4628      	mov	r0, r5
 800e5ce:	f000 fc9f 	bl	800ef10 <_sbrk_r>
 800e5d2:	1c43      	adds	r3, r0, #1
 800e5d4:	d103      	bne.n	800e5de <sbrk_aligned+0x26>
 800e5d6:	f04f 34ff 	mov.w	r4, #4294967295
 800e5da:	4620      	mov	r0, r4
 800e5dc:	bd70      	pop	{r4, r5, r6, pc}
 800e5de:	1cc4      	adds	r4, r0, #3
 800e5e0:	f024 0403 	bic.w	r4, r4, #3
 800e5e4:	42a0      	cmp	r0, r4
 800e5e6:	d0f8      	beq.n	800e5da <sbrk_aligned+0x22>
 800e5e8:	1a21      	subs	r1, r4, r0
 800e5ea:	4628      	mov	r0, r5
 800e5ec:	f000 fc90 	bl	800ef10 <_sbrk_r>
 800e5f0:	3001      	adds	r0, #1
 800e5f2:	d1f2      	bne.n	800e5da <sbrk_aligned+0x22>
 800e5f4:	e7ef      	b.n	800e5d6 <sbrk_aligned+0x1e>
 800e5f6:	bf00      	nop
 800e5f8:	20002674 	.word	0x20002674

0800e5fc <_malloc_r>:
 800e5fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e600:	1ccd      	adds	r5, r1, #3
 800e602:	f025 0503 	bic.w	r5, r5, #3
 800e606:	3508      	adds	r5, #8
 800e608:	2d0c      	cmp	r5, #12
 800e60a:	bf38      	it	cc
 800e60c:	250c      	movcc	r5, #12
 800e60e:	2d00      	cmp	r5, #0
 800e610:	4606      	mov	r6, r0
 800e612:	db01      	blt.n	800e618 <_malloc_r+0x1c>
 800e614:	42a9      	cmp	r1, r5
 800e616:	d904      	bls.n	800e622 <_malloc_r+0x26>
 800e618:	230c      	movs	r3, #12
 800e61a:	6033      	str	r3, [r6, #0]
 800e61c:	2000      	movs	r0, #0
 800e61e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e622:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800e6f8 <_malloc_r+0xfc>
 800e626:	f000 f869 	bl	800e6fc <__malloc_lock>
 800e62a:	f8d8 3000 	ldr.w	r3, [r8]
 800e62e:	461c      	mov	r4, r3
 800e630:	bb44      	cbnz	r4, 800e684 <_malloc_r+0x88>
 800e632:	4629      	mov	r1, r5
 800e634:	4630      	mov	r0, r6
 800e636:	f7ff ffbf 	bl	800e5b8 <sbrk_aligned>
 800e63a:	1c43      	adds	r3, r0, #1
 800e63c:	4604      	mov	r4, r0
 800e63e:	d158      	bne.n	800e6f2 <_malloc_r+0xf6>
 800e640:	f8d8 4000 	ldr.w	r4, [r8]
 800e644:	4627      	mov	r7, r4
 800e646:	2f00      	cmp	r7, #0
 800e648:	d143      	bne.n	800e6d2 <_malloc_r+0xd6>
 800e64a:	2c00      	cmp	r4, #0
 800e64c:	d04b      	beq.n	800e6e6 <_malloc_r+0xea>
 800e64e:	6823      	ldr	r3, [r4, #0]
 800e650:	4639      	mov	r1, r7
 800e652:	4630      	mov	r0, r6
 800e654:	eb04 0903 	add.w	r9, r4, r3
 800e658:	f000 fc5a 	bl	800ef10 <_sbrk_r>
 800e65c:	4581      	cmp	r9, r0
 800e65e:	d142      	bne.n	800e6e6 <_malloc_r+0xea>
 800e660:	6821      	ldr	r1, [r4, #0]
 800e662:	1a6d      	subs	r5, r5, r1
 800e664:	4629      	mov	r1, r5
 800e666:	4630      	mov	r0, r6
 800e668:	f7ff ffa6 	bl	800e5b8 <sbrk_aligned>
 800e66c:	3001      	adds	r0, #1
 800e66e:	d03a      	beq.n	800e6e6 <_malloc_r+0xea>
 800e670:	6823      	ldr	r3, [r4, #0]
 800e672:	442b      	add	r3, r5
 800e674:	6023      	str	r3, [r4, #0]
 800e676:	f8d8 3000 	ldr.w	r3, [r8]
 800e67a:	685a      	ldr	r2, [r3, #4]
 800e67c:	bb62      	cbnz	r2, 800e6d8 <_malloc_r+0xdc>
 800e67e:	f8c8 7000 	str.w	r7, [r8]
 800e682:	e00f      	b.n	800e6a4 <_malloc_r+0xa8>
 800e684:	6822      	ldr	r2, [r4, #0]
 800e686:	1b52      	subs	r2, r2, r5
 800e688:	d420      	bmi.n	800e6cc <_malloc_r+0xd0>
 800e68a:	2a0b      	cmp	r2, #11
 800e68c:	d917      	bls.n	800e6be <_malloc_r+0xc2>
 800e68e:	1961      	adds	r1, r4, r5
 800e690:	42a3      	cmp	r3, r4
 800e692:	6025      	str	r5, [r4, #0]
 800e694:	bf18      	it	ne
 800e696:	6059      	strne	r1, [r3, #4]
 800e698:	6863      	ldr	r3, [r4, #4]
 800e69a:	bf08      	it	eq
 800e69c:	f8c8 1000 	streq.w	r1, [r8]
 800e6a0:	5162      	str	r2, [r4, r5]
 800e6a2:	604b      	str	r3, [r1, #4]
 800e6a4:	4630      	mov	r0, r6
 800e6a6:	f000 f82f 	bl	800e708 <__malloc_unlock>
 800e6aa:	f104 000b 	add.w	r0, r4, #11
 800e6ae:	1d23      	adds	r3, r4, #4
 800e6b0:	f020 0007 	bic.w	r0, r0, #7
 800e6b4:	1ac2      	subs	r2, r0, r3
 800e6b6:	bf1c      	itt	ne
 800e6b8:	1a1b      	subne	r3, r3, r0
 800e6ba:	50a3      	strne	r3, [r4, r2]
 800e6bc:	e7af      	b.n	800e61e <_malloc_r+0x22>
 800e6be:	6862      	ldr	r2, [r4, #4]
 800e6c0:	42a3      	cmp	r3, r4
 800e6c2:	bf0c      	ite	eq
 800e6c4:	f8c8 2000 	streq.w	r2, [r8]
 800e6c8:	605a      	strne	r2, [r3, #4]
 800e6ca:	e7eb      	b.n	800e6a4 <_malloc_r+0xa8>
 800e6cc:	4623      	mov	r3, r4
 800e6ce:	6864      	ldr	r4, [r4, #4]
 800e6d0:	e7ae      	b.n	800e630 <_malloc_r+0x34>
 800e6d2:	463c      	mov	r4, r7
 800e6d4:	687f      	ldr	r7, [r7, #4]
 800e6d6:	e7b6      	b.n	800e646 <_malloc_r+0x4a>
 800e6d8:	461a      	mov	r2, r3
 800e6da:	685b      	ldr	r3, [r3, #4]
 800e6dc:	42a3      	cmp	r3, r4
 800e6de:	d1fb      	bne.n	800e6d8 <_malloc_r+0xdc>
 800e6e0:	2300      	movs	r3, #0
 800e6e2:	6053      	str	r3, [r2, #4]
 800e6e4:	e7de      	b.n	800e6a4 <_malloc_r+0xa8>
 800e6e6:	230c      	movs	r3, #12
 800e6e8:	6033      	str	r3, [r6, #0]
 800e6ea:	4630      	mov	r0, r6
 800e6ec:	f000 f80c 	bl	800e708 <__malloc_unlock>
 800e6f0:	e794      	b.n	800e61c <_malloc_r+0x20>
 800e6f2:	6005      	str	r5, [r0, #0]
 800e6f4:	e7d6      	b.n	800e6a4 <_malloc_r+0xa8>
 800e6f6:	bf00      	nop
 800e6f8:	20002678 	.word	0x20002678

0800e6fc <__malloc_lock>:
 800e6fc:	4801      	ldr	r0, [pc, #4]	@ (800e704 <__malloc_lock+0x8>)
 800e6fe:	f7ff bf0e 	b.w	800e51e <__retarget_lock_acquire_recursive>
 800e702:	bf00      	nop
 800e704:	20002670 	.word	0x20002670

0800e708 <__malloc_unlock>:
 800e708:	4801      	ldr	r0, [pc, #4]	@ (800e710 <__malloc_unlock+0x8>)
 800e70a:	f7ff bf09 	b.w	800e520 <__retarget_lock_release_recursive>
 800e70e:	bf00      	nop
 800e710:	20002670 	.word	0x20002670

0800e714 <__sfputc_r>:
 800e714:	6893      	ldr	r3, [r2, #8]
 800e716:	3b01      	subs	r3, #1
 800e718:	2b00      	cmp	r3, #0
 800e71a:	b410      	push	{r4}
 800e71c:	6093      	str	r3, [r2, #8]
 800e71e:	da08      	bge.n	800e732 <__sfputc_r+0x1e>
 800e720:	6994      	ldr	r4, [r2, #24]
 800e722:	42a3      	cmp	r3, r4
 800e724:	db01      	blt.n	800e72a <__sfputc_r+0x16>
 800e726:	290a      	cmp	r1, #10
 800e728:	d103      	bne.n	800e732 <__sfputc_r+0x1e>
 800e72a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e72e:	f7ff bde8 	b.w	800e302 <__swbuf_r>
 800e732:	6813      	ldr	r3, [r2, #0]
 800e734:	1c58      	adds	r0, r3, #1
 800e736:	6010      	str	r0, [r2, #0]
 800e738:	7019      	strb	r1, [r3, #0]
 800e73a:	4608      	mov	r0, r1
 800e73c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e740:	4770      	bx	lr

0800e742 <__sfputs_r>:
 800e742:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e744:	4606      	mov	r6, r0
 800e746:	460f      	mov	r7, r1
 800e748:	4614      	mov	r4, r2
 800e74a:	18d5      	adds	r5, r2, r3
 800e74c:	42ac      	cmp	r4, r5
 800e74e:	d101      	bne.n	800e754 <__sfputs_r+0x12>
 800e750:	2000      	movs	r0, #0
 800e752:	e007      	b.n	800e764 <__sfputs_r+0x22>
 800e754:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e758:	463a      	mov	r2, r7
 800e75a:	4630      	mov	r0, r6
 800e75c:	f7ff ffda 	bl	800e714 <__sfputc_r>
 800e760:	1c43      	adds	r3, r0, #1
 800e762:	d1f3      	bne.n	800e74c <__sfputs_r+0xa>
 800e764:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800e768 <_vfiprintf_r>:
 800e768:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e76c:	460d      	mov	r5, r1
 800e76e:	b09d      	sub	sp, #116	@ 0x74
 800e770:	4614      	mov	r4, r2
 800e772:	4698      	mov	r8, r3
 800e774:	4606      	mov	r6, r0
 800e776:	b118      	cbz	r0, 800e780 <_vfiprintf_r+0x18>
 800e778:	6a03      	ldr	r3, [r0, #32]
 800e77a:	b90b      	cbnz	r3, 800e780 <_vfiprintf_r+0x18>
 800e77c:	f7ff fcd8 	bl	800e130 <__sinit>
 800e780:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e782:	07d9      	lsls	r1, r3, #31
 800e784:	d405      	bmi.n	800e792 <_vfiprintf_r+0x2a>
 800e786:	89ab      	ldrh	r3, [r5, #12]
 800e788:	059a      	lsls	r2, r3, #22
 800e78a:	d402      	bmi.n	800e792 <_vfiprintf_r+0x2a>
 800e78c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e78e:	f7ff fec6 	bl	800e51e <__retarget_lock_acquire_recursive>
 800e792:	89ab      	ldrh	r3, [r5, #12]
 800e794:	071b      	lsls	r3, r3, #28
 800e796:	d501      	bpl.n	800e79c <_vfiprintf_r+0x34>
 800e798:	692b      	ldr	r3, [r5, #16]
 800e79a:	b99b      	cbnz	r3, 800e7c4 <_vfiprintf_r+0x5c>
 800e79c:	4629      	mov	r1, r5
 800e79e:	4630      	mov	r0, r6
 800e7a0:	f7ff fdee 	bl	800e380 <__swsetup_r>
 800e7a4:	b170      	cbz	r0, 800e7c4 <_vfiprintf_r+0x5c>
 800e7a6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e7a8:	07dc      	lsls	r4, r3, #31
 800e7aa:	d504      	bpl.n	800e7b6 <_vfiprintf_r+0x4e>
 800e7ac:	f04f 30ff 	mov.w	r0, #4294967295
 800e7b0:	b01d      	add	sp, #116	@ 0x74
 800e7b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e7b6:	89ab      	ldrh	r3, [r5, #12]
 800e7b8:	0598      	lsls	r0, r3, #22
 800e7ba:	d4f7      	bmi.n	800e7ac <_vfiprintf_r+0x44>
 800e7bc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e7be:	f7ff feaf 	bl	800e520 <__retarget_lock_release_recursive>
 800e7c2:	e7f3      	b.n	800e7ac <_vfiprintf_r+0x44>
 800e7c4:	2300      	movs	r3, #0
 800e7c6:	9309      	str	r3, [sp, #36]	@ 0x24
 800e7c8:	2320      	movs	r3, #32
 800e7ca:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800e7ce:	f8cd 800c 	str.w	r8, [sp, #12]
 800e7d2:	2330      	movs	r3, #48	@ 0x30
 800e7d4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800e984 <_vfiprintf_r+0x21c>
 800e7d8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800e7dc:	f04f 0901 	mov.w	r9, #1
 800e7e0:	4623      	mov	r3, r4
 800e7e2:	469a      	mov	sl, r3
 800e7e4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e7e8:	b10a      	cbz	r2, 800e7ee <_vfiprintf_r+0x86>
 800e7ea:	2a25      	cmp	r2, #37	@ 0x25
 800e7ec:	d1f9      	bne.n	800e7e2 <_vfiprintf_r+0x7a>
 800e7ee:	ebba 0b04 	subs.w	fp, sl, r4
 800e7f2:	d00b      	beq.n	800e80c <_vfiprintf_r+0xa4>
 800e7f4:	465b      	mov	r3, fp
 800e7f6:	4622      	mov	r2, r4
 800e7f8:	4629      	mov	r1, r5
 800e7fa:	4630      	mov	r0, r6
 800e7fc:	f7ff ffa1 	bl	800e742 <__sfputs_r>
 800e800:	3001      	adds	r0, #1
 800e802:	f000 80a7 	beq.w	800e954 <_vfiprintf_r+0x1ec>
 800e806:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e808:	445a      	add	r2, fp
 800e80a:	9209      	str	r2, [sp, #36]	@ 0x24
 800e80c:	f89a 3000 	ldrb.w	r3, [sl]
 800e810:	2b00      	cmp	r3, #0
 800e812:	f000 809f 	beq.w	800e954 <_vfiprintf_r+0x1ec>
 800e816:	2300      	movs	r3, #0
 800e818:	f04f 32ff 	mov.w	r2, #4294967295
 800e81c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e820:	f10a 0a01 	add.w	sl, sl, #1
 800e824:	9304      	str	r3, [sp, #16]
 800e826:	9307      	str	r3, [sp, #28]
 800e828:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800e82c:	931a      	str	r3, [sp, #104]	@ 0x68
 800e82e:	4654      	mov	r4, sl
 800e830:	2205      	movs	r2, #5
 800e832:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e836:	4853      	ldr	r0, [pc, #332]	@ (800e984 <_vfiprintf_r+0x21c>)
 800e838:	f7f1 fcda 	bl	80001f0 <memchr>
 800e83c:	9a04      	ldr	r2, [sp, #16]
 800e83e:	b9d8      	cbnz	r0, 800e878 <_vfiprintf_r+0x110>
 800e840:	06d1      	lsls	r1, r2, #27
 800e842:	bf44      	itt	mi
 800e844:	2320      	movmi	r3, #32
 800e846:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e84a:	0713      	lsls	r3, r2, #28
 800e84c:	bf44      	itt	mi
 800e84e:	232b      	movmi	r3, #43	@ 0x2b
 800e850:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e854:	f89a 3000 	ldrb.w	r3, [sl]
 800e858:	2b2a      	cmp	r3, #42	@ 0x2a
 800e85a:	d015      	beq.n	800e888 <_vfiprintf_r+0x120>
 800e85c:	9a07      	ldr	r2, [sp, #28]
 800e85e:	4654      	mov	r4, sl
 800e860:	2000      	movs	r0, #0
 800e862:	f04f 0c0a 	mov.w	ip, #10
 800e866:	4621      	mov	r1, r4
 800e868:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e86c:	3b30      	subs	r3, #48	@ 0x30
 800e86e:	2b09      	cmp	r3, #9
 800e870:	d94b      	bls.n	800e90a <_vfiprintf_r+0x1a2>
 800e872:	b1b0      	cbz	r0, 800e8a2 <_vfiprintf_r+0x13a>
 800e874:	9207      	str	r2, [sp, #28]
 800e876:	e014      	b.n	800e8a2 <_vfiprintf_r+0x13a>
 800e878:	eba0 0308 	sub.w	r3, r0, r8
 800e87c:	fa09 f303 	lsl.w	r3, r9, r3
 800e880:	4313      	orrs	r3, r2
 800e882:	9304      	str	r3, [sp, #16]
 800e884:	46a2      	mov	sl, r4
 800e886:	e7d2      	b.n	800e82e <_vfiprintf_r+0xc6>
 800e888:	9b03      	ldr	r3, [sp, #12]
 800e88a:	1d19      	adds	r1, r3, #4
 800e88c:	681b      	ldr	r3, [r3, #0]
 800e88e:	9103      	str	r1, [sp, #12]
 800e890:	2b00      	cmp	r3, #0
 800e892:	bfbb      	ittet	lt
 800e894:	425b      	neglt	r3, r3
 800e896:	f042 0202 	orrlt.w	r2, r2, #2
 800e89a:	9307      	strge	r3, [sp, #28]
 800e89c:	9307      	strlt	r3, [sp, #28]
 800e89e:	bfb8      	it	lt
 800e8a0:	9204      	strlt	r2, [sp, #16]
 800e8a2:	7823      	ldrb	r3, [r4, #0]
 800e8a4:	2b2e      	cmp	r3, #46	@ 0x2e
 800e8a6:	d10a      	bne.n	800e8be <_vfiprintf_r+0x156>
 800e8a8:	7863      	ldrb	r3, [r4, #1]
 800e8aa:	2b2a      	cmp	r3, #42	@ 0x2a
 800e8ac:	d132      	bne.n	800e914 <_vfiprintf_r+0x1ac>
 800e8ae:	9b03      	ldr	r3, [sp, #12]
 800e8b0:	1d1a      	adds	r2, r3, #4
 800e8b2:	681b      	ldr	r3, [r3, #0]
 800e8b4:	9203      	str	r2, [sp, #12]
 800e8b6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800e8ba:	3402      	adds	r4, #2
 800e8bc:	9305      	str	r3, [sp, #20]
 800e8be:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800e994 <_vfiprintf_r+0x22c>
 800e8c2:	7821      	ldrb	r1, [r4, #0]
 800e8c4:	2203      	movs	r2, #3
 800e8c6:	4650      	mov	r0, sl
 800e8c8:	f7f1 fc92 	bl	80001f0 <memchr>
 800e8cc:	b138      	cbz	r0, 800e8de <_vfiprintf_r+0x176>
 800e8ce:	9b04      	ldr	r3, [sp, #16]
 800e8d0:	eba0 000a 	sub.w	r0, r0, sl
 800e8d4:	2240      	movs	r2, #64	@ 0x40
 800e8d6:	4082      	lsls	r2, r0
 800e8d8:	4313      	orrs	r3, r2
 800e8da:	3401      	adds	r4, #1
 800e8dc:	9304      	str	r3, [sp, #16]
 800e8de:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e8e2:	4829      	ldr	r0, [pc, #164]	@ (800e988 <_vfiprintf_r+0x220>)
 800e8e4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800e8e8:	2206      	movs	r2, #6
 800e8ea:	f7f1 fc81 	bl	80001f0 <memchr>
 800e8ee:	2800      	cmp	r0, #0
 800e8f0:	d03f      	beq.n	800e972 <_vfiprintf_r+0x20a>
 800e8f2:	4b26      	ldr	r3, [pc, #152]	@ (800e98c <_vfiprintf_r+0x224>)
 800e8f4:	bb1b      	cbnz	r3, 800e93e <_vfiprintf_r+0x1d6>
 800e8f6:	9b03      	ldr	r3, [sp, #12]
 800e8f8:	3307      	adds	r3, #7
 800e8fa:	f023 0307 	bic.w	r3, r3, #7
 800e8fe:	3308      	adds	r3, #8
 800e900:	9303      	str	r3, [sp, #12]
 800e902:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e904:	443b      	add	r3, r7
 800e906:	9309      	str	r3, [sp, #36]	@ 0x24
 800e908:	e76a      	b.n	800e7e0 <_vfiprintf_r+0x78>
 800e90a:	fb0c 3202 	mla	r2, ip, r2, r3
 800e90e:	460c      	mov	r4, r1
 800e910:	2001      	movs	r0, #1
 800e912:	e7a8      	b.n	800e866 <_vfiprintf_r+0xfe>
 800e914:	2300      	movs	r3, #0
 800e916:	3401      	adds	r4, #1
 800e918:	9305      	str	r3, [sp, #20]
 800e91a:	4619      	mov	r1, r3
 800e91c:	f04f 0c0a 	mov.w	ip, #10
 800e920:	4620      	mov	r0, r4
 800e922:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e926:	3a30      	subs	r2, #48	@ 0x30
 800e928:	2a09      	cmp	r2, #9
 800e92a:	d903      	bls.n	800e934 <_vfiprintf_r+0x1cc>
 800e92c:	2b00      	cmp	r3, #0
 800e92e:	d0c6      	beq.n	800e8be <_vfiprintf_r+0x156>
 800e930:	9105      	str	r1, [sp, #20]
 800e932:	e7c4      	b.n	800e8be <_vfiprintf_r+0x156>
 800e934:	fb0c 2101 	mla	r1, ip, r1, r2
 800e938:	4604      	mov	r4, r0
 800e93a:	2301      	movs	r3, #1
 800e93c:	e7f0      	b.n	800e920 <_vfiprintf_r+0x1b8>
 800e93e:	ab03      	add	r3, sp, #12
 800e940:	9300      	str	r3, [sp, #0]
 800e942:	462a      	mov	r2, r5
 800e944:	4b12      	ldr	r3, [pc, #72]	@ (800e990 <_vfiprintf_r+0x228>)
 800e946:	a904      	add	r1, sp, #16
 800e948:	4630      	mov	r0, r6
 800e94a:	f3af 8000 	nop.w
 800e94e:	4607      	mov	r7, r0
 800e950:	1c78      	adds	r0, r7, #1
 800e952:	d1d6      	bne.n	800e902 <_vfiprintf_r+0x19a>
 800e954:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e956:	07d9      	lsls	r1, r3, #31
 800e958:	d405      	bmi.n	800e966 <_vfiprintf_r+0x1fe>
 800e95a:	89ab      	ldrh	r3, [r5, #12]
 800e95c:	059a      	lsls	r2, r3, #22
 800e95e:	d402      	bmi.n	800e966 <_vfiprintf_r+0x1fe>
 800e960:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e962:	f7ff fddd 	bl	800e520 <__retarget_lock_release_recursive>
 800e966:	89ab      	ldrh	r3, [r5, #12]
 800e968:	065b      	lsls	r3, r3, #25
 800e96a:	f53f af1f 	bmi.w	800e7ac <_vfiprintf_r+0x44>
 800e96e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800e970:	e71e      	b.n	800e7b0 <_vfiprintf_r+0x48>
 800e972:	ab03      	add	r3, sp, #12
 800e974:	9300      	str	r3, [sp, #0]
 800e976:	462a      	mov	r2, r5
 800e978:	4b05      	ldr	r3, [pc, #20]	@ (800e990 <_vfiprintf_r+0x228>)
 800e97a:	a904      	add	r1, sp, #16
 800e97c:	4630      	mov	r0, r6
 800e97e:	f000 f879 	bl	800ea74 <_printf_i>
 800e982:	e7e4      	b.n	800e94e <_vfiprintf_r+0x1e6>
 800e984:	0800f000 	.word	0x0800f000
 800e988:	0800f00a 	.word	0x0800f00a
 800e98c:	00000000 	.word	0x00000000
 800e990:	0800e743 	.word	0x0800e743
 800e994:	0800f006 	.word	0x0800f006

0800e998 <_printf_common>:
 800e998:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e99c:	4616      	mov	r6, r2
 800e99e:	4698      	mov	r8, r3
 800e9a0:	688a      	ldr	r2, [r1, #8]
 800e9a2:	690b      	ldr	r3, [r1, #16]
 800e9a4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800e9a8:	4293      	cmp	r3, r2
 800e9aa:	bfb8      	it	lt
 800e9ac:	4613      	movlt	r3, r2
 800e9ae:	6033      	str	r3, [r6, #0]
 800e9b0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800e9b4:	4607      	mov	r7, r0
 800e9b6:	460c      	mov	r4, r1
 800e9b8:	b10a      	cbz	r2, 800e9be <_printf_common+0x26>
 800e9ba:	3301      	adds	r3, #1
 800e9bc:	6033      	str	r3, [r6, #0]
 800e9be:	6823      	ldr	r3, [r4, #0]
 800e9c0:	0699      	lsls	r1, r3, #26
 800e9c2:	bf42      	ittt	mi
 800e9c4:	6833      	ldrmi	r3, [r6, #0]
 800e9c6:	3302      	addmi	r3, #2
 800e9c8:	6033      	strmi	r3, [r6, #0]
 800e9ca:	6825      	ldr	r5, [r4, #0]
 800e9cc:	f015 0506 	ands.w	r5, r5, #6
 800e9d0:	d106      	bne.n	800e9e0 <_printf_common+0x48>
 800e9d2:	f104 0a19 	add.w	sl, r4, #25
 800e9d6:	68e3      	ldr	r3, [r4, #12]
 800e9d8:	6832      	ldr	r2, [r6, #0]
 800e9da:	1a9b      	subs	r3, r3, r2
 800e9dc:	42ab      	cmp	r3, r5
 800e9de:	dc26      	bgt.n	800ea2e <_printf_common+0x96>
 800e9e0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800e9e4:	6822      	ldr	r2, [r4, #0]
 800e9e6:	3b00      	subs	r3, #0
 800e9e8:	bf18      	it	ne
 800e9ea:	2301      	movne	r3, #1
 800e9ec:	0692      	lsls	r2, r2, #26
 800e9ee:	d42b      	bmi.n	800ea48 <_printf_common+0xb0>
 800e9f0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800e9f4:	4641      	mov	r1, r8
 800e9f6:	4638      	mov	r0, r7
 800e9f8:	47c8      	blx	r9
 800e9fa:	3001      	adds	r0, #1
 800e9fc:	d01e      	beq.n	800ea3c <_printf_common+0xa4>
 800e9fe:	6823      	ldr	r3, [r4, #0]
 800ea00:	6922      	ldr	r2, [r4, #16]
 800ea02:	f003 0306 	and.w	r3, r3, #6
 800ea06:	2b04      	cmp	r3, #4
 800ea08:	bf02      	ittt	eq
 800ea0a:	68e5      	ldreq	r5, [r4, #12]
 800ea0c:	6833      	ldreq	r3, [r6, #0]
 800ea0e:	1aed      	subeq	r5, r5, r3
 800ea10:	68a3      	ldr	r3, [r4, #8]
 800ea12:	bf0c      	ite	eq
 800ea14:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800ea18:	2500      	movne	r5, #0
 800ea1a:	4293      	cmp	r3, r2
 800ea1c:	bfc4      	itt	gt
 800ea1e:	1a9b      	subgt	r3, r3, r2
 800ea20:	18ed      	addgt	r5, r5, r3
 800ea22:	2600      	movs	r6, #0
 800ea24:	341a      	adds	r4, #26
 800ea26:	42b5      	cmp	r5, r6
 800ea28:	d11a      	bne.n	800ea60 <_printf_common+0xc8>
 800ea2a:	2000      	movs	r0, #0
 800ea2c:	e008      	b.n	800ea40 <_printf_common+0xa8>
 800ea2e:	2301      	movs	r3, #1
 800ea30:	4652      	mov	r2, sl
 800ea32:	4641      	mov	r1, r8
 800ea34:	4638      	mov	r0, r7
 800ea36:	47c8      	blx	r9
 800ea38:	3001      	adds	r0, #1
 800ea3a:	d103      	bne.n	800ea44 <_printf_common+0xac>
 800ea3c:	f04f 30ff 	mov.w	r0, #4294967295
 800ea40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ea44:	3501      	adds	r5, #1
 800ea46:	e7c6      	b.n	800e9d6 <_printf_common+0x3e>
 800ea48:	18e1      	adds	r1, r4, r3
 800ea4a:	1c5a      	adds	r2, r3, #1
 800ea4c:	2030      	movs	r0, #48	@ 0x30
 800ea4e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800ea52:	4422      	add	r2, r4
 800ea54:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800ea58:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800ea5c:	3302      	adds	r3, #2
 800ea5e:	e7c7      	b.n	800e9f0 <_printf_common+0x58>
 800ea60:	2301      	movs	r3, #1
 800ea62:	4622      	mov	r2, r4
 800ea64:	4641      	mov	r1, r8
 800ea66:	4638      	mov	r0, r7
 800ea68:	47c8      	blx	r9
 800ea6a:	3001      	adds	r0, #1
 800ea6c:	d0e6      	beq.n	800ea3c <_printf_common+0xa4>
 800ea6e:	3601      	adds	r6, #1
 800ea70:	e7d9      	b.n	800ea26 <_printf_common+0x8e>
	...

0800ea74 <_printf_i>:
 800ea74:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ea78:	7e0f      	ldrb	r7, [r1, #24]
 800ea7a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800ea7c:	2f78      	cmp	r7, #120	@ 0x78
 800ea7e:	4691      	mov	r9, r2
 800ea80:	4680      	mov	r8, r0
 800ea82:	460c      	mov	r4, r1
 800ea84:	469a      	mov	sl, r3
 800ea86:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800ea8a:	d807      	bhi.n	800ea9c <_printf_i+0x28>
 800ea8c:	2f62      	cmp	r7, #98	@ 0x62
 800ea8e:	d80a      	bhi.n	800eaa6 <_printf_i+0x32>
 800ea90:	2f00      	cmp	r7, #0
 800ea92:	f000 80d1 	beq.w	800ec38 <_printf_i+0x1c4>
 800ea96:	2f58      	cmp	r7, #88	@ 0x58
 800ea98:	f000 80b8 	beq.w	800ec0c <_printf_i+0x198>
 800ea9c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800eaa0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800eaa4:	e03a      	b.n	800eb1c <_printf_i+0xa8>
 800eaa6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800eaaa:	2b15      	cmp	r3, #21
 800eaac:	d8f6      	bhi.n	800ea9c <_printf_i+0x28>
 800eaae:	a101      	add	r1, pc, #4	@ (adr r1, 800eab4 <_printf_i+0x40>)
 800eab0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800eab4:	0800eb0d 	.word	0x0800eb0d
 800eab8:	0800eb21 	.word	0x0800eb21
 800eabc:	0800ea9d 	.word	0x0800ea9d
 800eac0:	0800ea9d 	.word	0x0800ea9d
 800eac4:	0800ea9d 	.word	0x0800ea9d
 800eac8:	0800ea9d 	.word	0x0800ea9d
 800eacc:	0800eb21 	.word	0x0800eb21
 800ead0:	0800ea9d 	.word	0x0800ea9d
 800ead4:	0800ea9d 	.word	0x0800ea9d
 800ead8:	0800ea9d 	.word	0x0800ea9d
 800eadc:	0800ea9d 	.word	0x0800ea9d
 800eae0:	0800ec1f 	.word	0x0800ec1f
 800eae4:	0800eb4b 	.word	0x0800eb4b
 800eae8:	0800ebd9 	.word	0x0800ebd9
 800eaec:	0800ea9d 	.word	0x0800ea9d
 800eaf0:	0800ea9d 	.word	0x0800ea9d
 800eaf4:	0800ec41 	.word	0x0800ec41
 800eaf8:	0800ea9d 	.word	0x0800ea9d
 800eafc:	0800eb4b 	.word	0x0800eb4b
 800eb00:	0800ea9d 	.word	0x0800ea9d
 800eb04:	0800ea9d 	.word	0x0800ea9d
 800eb08:	0800ebe1 	.word	0x0800ebe1
 800eb0c:	6833      	ldr	r3, [r6, #0]
 800eb0e:	1d1a      	adds	r2, r3, #4
 800eb10:	681b      	ldr	r3, [r3, #0]
 800eb12:	6032      	str	r2, [r6, #0]
 800eb14:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800eb18:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800eb1c:	2301      	movs	r3, #1
 800eb1e:	e09c      	b.n	800ec5a <_printf_i+0x1e6>
 800eb20:	6833      	ldr	r3, [r6, #0]
 800eb22:	6820      	ldr	r0, [r4, #0]
 800eb24:	1d19      	adds	r1, r3, #4
 800eb26:	6031      	str	r1, [r6, #0]
 800eb28:	0606      	lsls	r6, r0, #24
 800eb2a:	d501      	bpl.n	800eb30 <_printf_i+0xbc>
 800eb2c:	681d      	ldr	r5, [r3, #0]
 800eb2e:	e003      	b.n	800eb38 <_printf_i+0xc4>
 800eb30:	0645      	lsls	r5, r0, #25
 800eb32:	d5fb      	bpl.n	800eb2c <_printf_i+0xb8>
 800eb34:	f9b3 5000 	ldrsh.w	r5, [r3]
 800eb38:	2d00      	cmp	r5, #0
 800eb3a:	da03      	bge.n	800eb44 <_printf_i+0xd0>
 800eb3c:	232d      	movs	r3, #45	@ 0x2d
 800eb3e:	426d      	negs	r5, r5
 800eb40:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800eb44:	4858      	ldr	r0, [pc, #352]	@ (800eca8 <_printf_i+0x234>)
 800eb46:	230a      	movs	r3, #10
 800eb48:	e011      	b.n	800eb6e <_printf_i+0xfa>
 800eb4a:	6821      	ldr	r1, [r4, #0]
 800eb4c:	6833      	ldr	r3, [r6, #0]
 800eb4e:	0608      	lsls	r0, r1, #24
 800eb50:	f853 5b04 	ldr.w	r5, [r3], #4
 800eb54:	d402      	bmi.n	800eb5c <_printf_i+0xe8>
 800eb56:	0649      	lsls	r1, r1, #25
 800eb58:	bf48      	it	mi
 800eb5a:	b2ad      	uxthmi	r5, r5
 800eb5c:	2f6f      	cmp	r7, #111	@ 0x6f
 800eb5e:	4852      	ldr	r0, [pc, #328]	@ (800eca8 <_printf_i+0x234>)
 800eb60:	6033      	str	r3, [r6, #0]
 800eb62:	bf14      	ite	ne
 800eb64:	230a      	movne	r3, #10
 800eb66:	2308      	moveq	r3, #8
 800eb68:	2100      	movs	r1, #0
 800eb6a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800eb6e:	6866      	ldr	r6, [r4, #4]
 800eb70:	60a6      	str	r6, [r4, #8]
 800eb72:	2e00      	cmp	r6, #0
 800eb74:	db05      	blt.n	800eb82 <_printf_i+0x10e>
 800eb76:	6821      	ldr	r1, [r4, #0]
 800eb78:	432e      	orrs	r6, r5
 800eb7a:	f021 0104 	bic.w	r1, r1, #4
 800eb7e:	6021      	str	r1, [r4, #0]
 800eb80:	d04b      	beq.n	800ec1a <_printf_i+0x1a6>
 800eb82:	4616      	mov	r6, r2
 800eb84:	fbb5 f1f3 	udiv	r1, r5, r3
 800eb88:	fb03 5711 	mls	r7, r3, r1, r5
 800eb8c:	5dc7      	ldrb	r7, [r0, r7]
 800eb8e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800eb92:	462f      	mov	r7, r5
 800eb94:	42bb      	cmp	r3, r7
 800eb96:	460d      	mov	r5, r1
 800eb98:	d9f4      	bls.n	800eb84 <_printf_i+0x110>
 800eb9a:	2b08      	cmp	r3, #8
 800eb9c:	d10b      	bne.n	800ebb6 <_printf_i+0x142>
 800eb9e:	6823      	ldr	r3, [r4, #0]
 800eba0:	07df      	lsls	r7, r3, #31
 800eba2:	d508      	bpl.n	800ebb6 <_printf_i+0x142>
 800eba4:	6923      	ldr	r3, [r4, #16]
 800eba6:	6861      	ldr	r1, [r4, #4]
 800eba8:	4299      	cmp	r1, r3
 800ebaa:	bfde      	ittt	le
 800ebac:	2330      	movle	r3, #48	@ 0x30
 800ebae:	f806 3c01 	strble.w	r3, [r6, #-1]
 800ebb2:	f106 36ff 	addle.w	r6, r6, #4294967295
 800ebb6:	1b92      	subs	r2, r2, r6
 800ebb8:	6122      	str	r2, [r4, #16]
 800ebba:	f8cd a000 	str.w	sl, [sp]
 800ebbe:	464b      	mov	r3, r9
 800ebc0:	aa03      	add	r2, sp, #12
 800ebc2:	4621      	mov	r1, r4
 800ebc4:	4640      	mov	r0, r8
 800ebc6:	f7ff fee7 	bl	800e998 <_printf_common>
 800ebca:	3001      	adds	r0, #1
 800ebcc:	d14a      	bne.n	800ec64 <_printf_i+0x1f0>
 800ebce:	f04f 30ff 	mov.w	r0, #4294967295
 800ebd2:	b004      	add	sp, #16
 800ebd4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ebd8:	6823      	ldr	r3, [r4, #0]
 800ebda:	f043 0320 	orr.w	r3, r3, #32
 800ebde:	6023      	str	r3, [r4, #0]
 800ebe0:	4832      	ldr	r0, [pc, #200]	@ (800ecac <_printf_i+0x238>)
 800ebe2:	2778      	movs	r7, #120	@ 0x78
 800ebe4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800ebe8:	6823      	ldr	r3, [r4, #0]
 800ebea:	6831      	ldr	r1, [r6, #0]
 800ebec:	061f      	lsls	r7, r3, #24
 800ebee:	f851 5b04 	ldr.w	r5, [r1], #4
 800ebf2:	d402      	bmi.n	800ebfa <_printf_i+0x186>
 800ebf4:	065f      	lsls	r7, r3, #25
 800ebf6:	bf48      	it	mi
 800ebf8:	b2ad      	uxthmi	r5, r5
 800ebfa:	6031      	str	r1, [r6, #0]
 800ebfc:	07d9      	lsls	r1, r3, #31
 800ebfe:	bf44      	itt	mi
 800ec00:	f043 0320 	orrmi.w	r3, r3, #32
 800ec04:	6023      	strmi	r3, [r4, #0]
 800ec06:	b11d      	cbz	r5, 800ec10 <_printf_i+0x19c>
 800ec08:	2310      	movs	r3, #16
 800ec0a:	e7ad      	b.n	800eb68 <_printf_i+0xf4>
 800ec0c:	4826      	ldr	r0, [pc, #152]	@ (800eca8 <_printf_i+0x234>)
 800ec0e:	e7e9      	b.n	800ebe4 <_printf_i+0x170>
 800ec10:	6823      	ldr	r3, [r4, #0]
 800ec12:	f023 0320 	bic.w	r3, r3, #32
 800ec16:	6023      	str	r3, [r4, #0]
 800ec18:	e7f6      	b.n	800ec08 <_printf_i+0x194>
 800ec1a:	4616      	mov	r6, r2
 800ec1c:	e7bd      	b.n	800eb9a <_printf_i+0x126>
 800ec1e:	6833      	ldr	r3, [r6, #0]
 800ec20:	6825      	ldr	r5, [r4, #0]
 800ec22:	6961      	ldr	r1, [r4, #20]
 800ec24:	1d18      	adds	r0, r3, #4
 800ec26:	6030      	str	r0, [r6, #0]
 800ec28:	062e      	lsls	r6, r5, #24
 800ec2a:	681b      	ldr	r3, [r3, #0]
 800ec2c:	d501      	bpl.n	800ec32 <_printf_i+0x1be>
 800ec2e:	6019      	str	r1, [r3, #0]
 800ec30:	e002      	b.n	800ec38 <_printf_i+0x1c4>
 800ec32:	0668      	lsls	r0, r5, #25
 800ec34:	d5fb      	bpl.n	800ec2e <_printf_i+0x1ba>
 800ec36:	8019      	strh	r1, [r3, #0]
 800ec38:	2300      	movs	r3, #0
 800ec3a:	6123      	str	r3, [r4, #16]
 800ec3c:	4616      	mov	r6, r2
 800ec3e:	e7bc      	b.n	800ebba <_printf_i+0x146>
 800ec40:	6833      	ldr	r3, [r6, #0]
 800ec42:	1d1a      	adds	r2, r3, #4
 800ec44:	6032      	str	r2, [r6, #0]
 800ec46:	681e      	ldr	r6, [r3, #0]
 800ec48:	6862      	ldr	r2, [r4, #4]
 800ec4a:	2100      	movs	r1, #0
 800ec4c:	4630      	mov	r0, r6
 800ec4e:	f7f1 facf 	bl	80001f0 <memchr>
 800ec52:	b108      	cbz	r0, 800ec58 <_printf_i+0x1e4>
 800ec54:	1b80      	subs	r0, r0, r6
 800ec56:	6060      	str	r0, [r4, #4]
 800ec58:	6863      	ldr	r3, [r4, #4]
 800ec5a:	6123      	str	r3, [r4, #16]
 800ec5c:	2300      	movs	r3, #0
 800ec5e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ec62:	e7aa      	b.n	800ebba <_printf_i+0x146>
 800ec64:	6923      	ldr	r3, [r4, #16]
 800ec66:	4632      	mov	r2, r6
 800ec68:	4649      	mov	r1, r9
 800ec6a:	4640      	mov	r0, r8
 800ec6c:	47d0      	blx	sl
 800ec6e:	3001      	adds	r0, #1
 800ec70:	d0ad      	beq.n	800ebce <_printf_i+0x15a>
 800ec72:	6823      	ldr	r3, [r4, #0]
 800ec74:	079b      	lsls	r3, r3, #30
 800ec76:	d413      	bmi.n	800eca0 <_printf_i+0x22c>
 800ec78:	68e0      	ldr	r0, [r4, #12]
 800ec7a:	9b03      	ldr	r3, [sp, #12]
 800ec7c:	4298      	cmp	r0, r3
 800ec7e:	bfb8      	it	lt
 800ec80:	4618      	movlt	r0, r3
 800ec82:	e7a6      	b.n	800ebd2 <_printf_i+0x15e>
 800ec84:	2301      	movs	r3, #1
 800ec86:	4632      	mov	r2, r6
 800ec88:	4649      	mov	r1, r9
 800ec8a:	4640      	mov	r0, r8
 800ec8c:	47d0      	blx	sl
 800ec8e:	3001      	adds	r0, #1
 800ec90:	d09d      	beq.n	800ebce <_printf_i+0x15a>
 800ec92:	3501      	adds	r5, #1
 800ec94:	68e3      	ldr	r3, [r4, #12]
 800ec96:	9903      	ldr	r1, [sp, #12]
 800ec98:	1a5b      	subs	r3, r3, r1
 800ec9a:	42ab      	cmp	r3, r5
 800ec9c:	dcf2      	bgt.n	800ec84 <_printf_i+0x210>
 800ec9e:	e7eb      	b.n	800ec78 <_printf_i+0x204>
 800eca0:	2500      	movs	r5, #0
 800eca2:	f104 0619 	add.w	r6, r4, #25
 800eca6:	e7f5      	b.n	800ec94 <_printf_i+0x220>
 800eca8:	0800f011 	.word	0x0800f011
 800ecac:	0800f022 	.word	0x0800f022

0800ecb0 <__sflush_r>:
 800ecb0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800ecb4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ecb8:	0716      	lsls	r6, r2, #28
 800ecba:	4605      	mov	r5, r0
 800ecbc:	460c      	mov	r4, r1
 800ecbe:	d454      	bmi.n	800ed6a <__sflush_r+0xba>
 800ecc0:	684b      	ldr	r3, [r1, #4]
 800ecc2:	2b00      	cmp	r3, #0
 800ecc4:	dc02      	bgt.n	800eccc <__sflush_r+0x1c>
 800ecc6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800ecc8:	2b00      	cmp	r3, #0
 800ecca:	dd48      	ble.n	800ed5e <__sflush_r+0xae>
 800eccc:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ecce:	2e00      	cmp	r6, #0
 800ecd0:	d045      	beq.n	800ed5e <__sflush_r+0xae>
 800ecd2:	2300      	movs	r3, #0
 800ecd4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800ecd8:	682f      	ldr	r7, [r5, #0]
 800ecda:	6a21      	ldr	r1, [r4, #32]
 800ecdc:	602b      	str	r3, [r5, #0]
 800ecde:	d030      	beq.n	800ed42 <__sflush_r+0x92>
 800ece0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800ece2:	89a3      	ldrh	r3, [r4, #12]
 800ece4:	0759      	lsls	r1, r3, #29
 800ece6:	d505      	bpl.n	800ecf4 <__sflush_r+0x44>
 800ece8:	6863      	ldr	r3, [r4, #4]
 800ecea:	1ad2      	subs	r2, r2, r3
 800ecec:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800ecee:	b10b      	cbz	r3, 800ecf4 <__sflush_r+0x44>
 800ecf0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800ecf2:	1ad2      	subs	r2, r2, r3
 800ecf4:	2300      	movs	r3, #0
 800ecf6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ecf8:	6a21      	ldr	r1, [r4, #32]
 800ecfa:	4628      	mov	r0, r5
 800ecfc:	47b0      	blx	r6
 800ecfe:	1c43      	adds	r3, r0, #1
 800ed00:	89a3      	ldrh	r3, [r4, #12]
 800ed02:	d106      	bne.n	800ed12 <__sflush_r+0x62>
 800ed04:	6829      	ldr	r1, [r5, #0]
 800ed06:	291d      	cmp	r1, #29
 800ed08:	d82b      	bhi.n	800ed62 <__sflush_r+0xb2>
 800ed0a:	4a2a      	ldr	r2, [pc, #168]	@ (800edb4 <__sflush_r+0x104>)
 800ed0c:	40ca      	lsrs	r2, r1
 800ed0e:	07d6      	lsls	r6, r2, #31
 800ed10:	d527      	bpl.n	800ed62 <__sflush_r+0xb2>
 800ed12:	2200      	movs	r2, #0
 800ed14:	6062      	str	r2, [r4, #4]
 800ed16:	04d9      	lsls	r1, r3, #19
 800ed18:	6922      	ldr	r2, [r4, #16]
 800ed1a:	6022      	str	r2, [r4, #0]
 800ed1c:	d504      	bpl.n	800ed28 <__sflush_r+0x78>
 800ed1e:	1c42      	adds	r2, r0, #1
 800ed20:	d101      	bne.n	800ed26 <__sflush_r+0x76>
 800ed22:	682b      	ldr	r3, [r5, #0]
 800ed24:	b903      	cbnz	r3, 800ed28 <__sflush_r+0x78>
 800ed26:	6560      	str	r0, [r4, #84]	@ 0x54
 800ed28:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ed2a:	602f      	str	r7, [r5, #0]
 800ed2c:	b1b9      	cbz	r1, 800ed5e <__sflush_r+0xae>
 800ed2e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ed32:	4299      	cmp	r1, r3
 800ed34:	d002      	beq.n	800ed3c <__sflush_r+0x8c>
 800ed36:	4628      	mov	r0, r5
 800ed38:	f7ff fbf4 	bl	800e524 <_free_r>
 800ed3c:	2300      	movs	r3, #0
 800ed3e:	6363      	str	r3, [r4, #52]	@ 0x34
 800ed40:	e00d      	b.n	800ed5e <__sflush_r+0xae>
 800ed42:	2301      	movs	r3, #1
 800ed44:	4628      	mov	r0, r5
 800ed46:	47b0      	blx	r6
 800ed48:	4602      	mov	r2, r0
 800ed4a:	1c50      	adds	r0, r2, #1
 800ed4c:	d1c9      	bne.n	800ece2 <__sflush_r+0x32>
 800ed4e:	682b      	ldr	r3, [r5, #0]
 800ed50:	2b00      	cmp	r3, #0
 800ed52:	d0c6      	beq.n	800ece2 <__sflush_r+0x32>
 800ed54:	2b1d      	cmp	r3, #29
 800ed56:	d001      	beq.n	800ed5c <__sflush_r+0xac>
 800ed58:	2b16      	cmp	r3, #22
 800ed5a:	d11e      	bne.n	800ed9a <__sflush_r+0xea>
 800ed5c:	602f      	str	r7, [r5, #0]
 800ed5e:	2000      	movs	r0, #0
 800ed60:	e022      	b.n	800eda8 <__sflush_r+0xf8>
 800ed62:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ed66:	b21b      	sxth	r3, r3
 800ed68:	e01b      	b.n	800eda2 <__sflush_r+0xf2>
 800ed6a:	690f      	ldr	r7, [r1, #16]
 800ed6c:	2f00      	cmp	r7, #0
 800ed6e:	d0f6      	beq.n	800ed5e <__sflush_r+0xae>
 800ed70:	0793      	lsls	r3, r2, #30
 800ed72:	680e      	ldr	r6, [r1, #0]
 800ed74:	bf08      	it	eq
 800ed76:	694b      	ldreq	r3, [r1, #20]
 800ed78:	600f      	str	r7, [r1, #0]
 800ed7a:	bf18      	it	ne
 800ed7c:	2300      	movne	r3, #0
 800ed7e:	eba6 0807 	sub.w	r8, r6, r7
 800ed82:	608b      	str	r3, [r1, #8]
 800ed84:	f1b8 0f00 	cmp.w	r8, #0
 800ed88:	dde9      	ble.n	800ed5e <__sflush_r+0xae>
 800ed8a:	6a21      	ldr	r1, [r4, #32]
 800ed8c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800ed8e:	4643      	mov	r3, r8
 800ed90:	463a      	mov	r2, r7
 800ed92:	4628      	mov	r0, r5
 800ed94:	47b0      	blx	r6
 800ed96:	2800      	cmp	r0, #0
 800ed98:	dc08      	bgt.n	800edac <__sflush_r+0xfc>
 800ed9a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ed9e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800eda2:	81a3      	strh	r3, [r4, #12]
 800eda4:	f04f 30ff 	mov.w	r0, #4294967295
 800eda8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800edac:	4407      	add	r7, r0
 800edae:	eba8 0800 	sub.w	r8, r8, r0
 800edb2:	e7e7      	b.n	800ed84 <__sflush_r+0xd4>
 800edb4:	20400001 	.word	0x20400001

0800edb8 <_fflush_r>:
 800edb8:	b538      	push	{r3, r4, r5, lr}
 800edba:	690b      	ldr	r3, [r1, #16]
 800edbc:	4605      	mov	r5, r0
 800edbe:	460c      	mov	r4, r1
 800edc0:	b913      	cbnz	r3, 800edc8 <_fflush_r+0x10>
 800edc2:	2500      	movs	r5, #0
 800edc4:	4628      	mov	r0, r5
 800edc6:	bd38      	pop	{r3, r4, r5, pc}
 800edc8:	b118      	cbz	r0, 800edd2 <_fflush_r+0x1a>
 800edca:	6a03      	ldr	r3, [r0, #32]
 800edcc:	b90b      	cbnz	r3, 800edd2 <_fflush_r+0x1a>
 800edce:	f7ff f9af 	bl	800e130 <__sinit>
 800edd2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800edd6:	2b00      	cmp	r3, #0
 800edd8:	d0f3      	beq.n	800edc2 <_fflush_r+0xa>
 800edda:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800eddc:	07d0      	lsls	r0, r2, #31
 800edde:	d404      	bmi.n	800edea <_fflush_r+0x32>
 800ede0:	0599      	lsls	r1, r3, #22
 800ede2:	d402      	bmi.n	800edea <_fflush_r+0x32>
 800ede4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ede6:	f7ff fb9a 	bl	800e51e <__retarget_lock_acquire_recursive>
 800edea:	4628      	mov	r0, r5
 800edec:	4621      	mov	r1, r4
 800edee:	f7ff ff5f 	bl	800ecb0 <__sflush_r>
 800edf2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800edf4:	07da      	lsls	r2, r3, #31
 800edf6:	4605      	mov	r5, r0
 800edf8:	d4e4      	bmi.n	800edc4 <_fflush_r+0xc>
 800edfa:	89a3      	ldrh	r3, [r4, #12]
 800edfc:	059b      	lsls	r3, r3, #22
 800edfe:	d4e1      	bmi.n	800edc4 <_fflush_r+0xc>
 800ee00:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ee02:	f7ff fb8d 	bl	800e520 <__retarget_lock_release_recursive>
 800ee06:	e7dd      	b.n	800edc4 <_fflush_r+0xc>

0800ee08 <__swhatbuf_r>:
 800ee08:	b570      	push	{r4, r5, r6, lr}
 800ee0a:	460c      	mov	r4, r1
 800ee0c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ee10:	2900      	cmp	r1, #0
 800ee12:	b096      	sub	sp, #88	@ 0x58
 800ee14:	4615      	mov	r5, r2
 800ee16:	461e      	mov	r6, r3
 800ee18:	da0d      	bge.n	800ee36 <__swhatbuf_r+0x2e>
 800ee1a:	89a3      	ldrh	r3, [r4, #12]
 800ee1c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800ee20:	f04f 0100 	mov.w	r1, #0
 800ee24:	bf14      	ite	ne
 800ee26:	2340      	movne	r3, #64	@ 0x40
 800ee28:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800ee2c:	2000      	movs	r0, #0
 800ee2e:	6031      	str	r1, [r6, #0]
 800ee30:	602b      	str	r3, [r5, #0]
 800ee32:	b016      	add	sp, #88	@ 0x58
 800ee34:	bd70      	pop	{r4, r5, r6, pc}
 800ee36:	466a      	mov	r2, sp
 800ee38:	f000 f848 	bl	800eecc <_fstat_r>
 800ee3c:	2800      	cmp	r0, #0
 800ee3e:	dbec      	blt.n	800ee1a <__swhatbuf_r+0x12>
 800ee40:	9901      	ldr	r1, [sp, #4]
 800ee42:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800ee46:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800ee4a:	4259      	negs	r1, r3
 800ee4c:	4159      	adcs	r1, r3
 800ee4e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800ee52:	e7eb      	b.n	800ee2c <__swhatbuf_r+0x24>

0800ee54 <__smakebuf_r>:
 800ee54:	898b      	ldrh	r3, [r1, #12]
 800ee56:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ee58:	079d      	lsls	r5, r3, #30
 800ee5a:	4606      	mov	r6, r0
 800ee5c:	460c      	mov	r4, r1
 800ee5e:	d507      	bpl.n	800ee70 <__smakebuf_r+0x1c>
 800ee60:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800ee64:	6023      	str	r3, [r4, #0]
 800ee66:	6123      	str	r3, [r4, #16]
 800ee68:	2301      	movs	r3, #1
 800ee6a:	6163      	str	r3, [r4, #20]
 800ee6c:	b003      	add	sp, #12
 800ee6e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ee70:	ab01      	add	r3, sp, #4
 800ee72:	466a      	mov	r2, sp
 800ee74:	f7ff ffc8 	bl	800ee08 <__swhatbuf_r>
 800ee78:	9f00      	ldr	r7, [sp, #0]
 800ee7a:	4605      	mov	r5, r0
 800ee7c:	4639      	mov	r1, r7
 800ee7e:	4630      	mov	r0, r6
 800ee80:	f7ff fbbc 	bl	800e5fc <_malloc_r>
 800ee84:	b948      	cbnz	r0, 800ee9a <__smakebuf_r+0x46>
 800ee86:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ee8a:	059a      	lsls	r2, r3, #22
 800ee8c:	d4ee      	bmi.n	800ee6c <__smakebuf_r+0x18>
 800ee8e:	f023 0303 	bic.w	r3, r3, #3
 800ee92:	f043 0302 	orr.w	r3, r3, #2
 800ee96:	81a3      	strh	r3, [r4, #12]
 800ee98:	e7e2      	b.n	800ee60 <__smakebuf_r+0xc>
 800ee9a:	89a3      	ldrh	r3, [r4, #12]
 800ee9c:	6020      	str	r0, [r4, #0]
 800ee9e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800eea2:	81a3      	strh	r3, [r4, #12]
 800eea4:	9b01      	ldr	r3, [sp, #4]
 800eea6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800eeaa:	b15b      	cbz	r3, 800eec4 <__smakebuf_r+0x70>
 800eeac:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800eeb0:	4630      	mov	r0, r6
 800eeb2:	f000 f81d 	bl	800eef0 <_isatty_r>
 800eeb6:	b128      	cbz	r0, 800eec4 <__smakebuf_r+0x70>
 800eeb8:	89a3      	ldrh	r3, [r4, #12]
 800eeba:	f023 0303 	bic.w	r3, r3, #3
 800eebe:	f043 0301 	orr.w	r3, r3, #1
 800eec2:	81a3      	strh	r3, [r4, #12]
 800eec4:	89a3      	ldrh	r3, [r4, #12]
 800eec6:	431d      	orrs	r5, r3
 800eec8:	81a5      	strh	r5, [r4, #12]
 800eeca:	e7cf      	b.n	800ee6c <__smakebuf_r+0x18>

0800eecc <_fstat_r>:
 800eecc:	b538      	push	{r3, r4, r5, lr}
 800eece:	4d07      	ldr	r5, [pc, #28]	@ (800eeec <_fstat_r+0x20>)
 800eed0:	2300      	movs	r3, #0
 800eed2:	4604      	mov	r4, r0
 800eed4:	4608      	mov	r0, r1
 800eed6:	4611      	mov	r1, r2
 800eed8:	602b      	str	r3, [r5, #0]
 800eeda:	f7f3 f948 	bl	800216e <_fstat>
 800eede:	1c43      	adds	r3, r0, #1
 800eee0:	d102      	bne.n	800eee8 <_fstat_r+0x1c>
 800eee2:	682b      	ldr	r3, [r5, #0]
 800eee4:	b103      	cbz	r3, 800eee8 <_fstat_r+0x1c>
 800eee6:	6023      	str	r3, [r4, #0]
 800eee8:	bd38      	pop	{r3, r4, r5, pc}
 800eeea:	bf00      	nop
 800eeec:	2000266c 	.word	0x2000266c

0800eef0 <_isatty_r>:
 800eef0:	b538      	push	{r3, r4, r5, lr}
 800eef2:	4d06      	ldr	r5, [pc, #24]	@ (800ef0c <_isatty_r+0x1c>)
 800eef4:	2300      	movs	r3, #0
 800eef6:	4604      	mov	r4, r0
 800eef8:	4608      	mov	r0, r1
 800eefa:	602b      	str	r3, [r5, #0]
 800eefc:	f7f3 f947 	bl	800218e <_isatty>
 800ef00:	1c43      	adds	r3, r0, #1
 800ef02:	d102      	bne.n	800ef0a <_isatty_r+0x1a>
 800ef04:	682b      	ldr	r3, [r5, #0]
 800ef06:	b103      	cbz	r3, 800ef0a <_isatty_r+0x1a>
 800ef08:	6023      	str	r3, [r4, #0]
 800ef0a:	bd38      	pop	{r3, r4, r5, pc}
 800ef0c:	2000266c 	.word	0x2000266c

0800ef10 <_sbrk_r>:
 800ef10:	b538      	push	{r3, r4, r5, lr}
 800ef12:	4d06      	ldr	r5, [pc, #24]	@ (800ef2c <_sbrk_r+0x1c>)
 800ef14:	2300      	movs	r3, #0
 800ef16:	4604      	mov	r4, r0
 800ef18:	4608      	mov	r0, r1
 800ef1a:	602b      	str	r3, [r5, #0]
 800ef1c:	f7f3 f950 	bl	80021c0 <_sbrk>
 800ef20:	1c43      	adds	r3, r0, #1
 800ef22:	d102      	bne.n	800ef2a <_sbrk_r+0x1a>
 800ef24:	682b      	ldr	r3, [r5, #0]
 800ef26:	b103      	cbz	r3, 800ef2a <_sbrk_r+0x1a>
 800ef28:	6023      	str	r3, [r4, #0]
 800ef2a:	bd38      	pop	{r3, r4, r5, pc}
 800ef2c:	2000266c 	.word	0x2000266c

0800ef30 <_init>:
 800ef30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ef32:	bf00      	nop
 800ef34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ef36:	bc08      	pop	{r3}
 800ef38:	469e      	mov	lr, r3
 800ef3a:	4770      	bx	lr

0800ef3c <_fini>:
 800ef3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ef3e:	bf00      	nop
 800ef40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ef42:	bc08      	pop	{r3}
 800ef44:	469e      	mov	lr, r3
 800ef46:	4770      	bx	lr
