# Single-port-RAM-testbench
verification code of Single port RAM in system Verilog  with scoreboard checker and functional coverage. 
