<?xml version="1.0" encoding="utf-8"?>
<AdditionalInfo>
  <CTypeInfo>
      <RtlPort>
        <name>bram_dy_Addr_A</name>
        <type>Signed</type>
        <fractionWidth>7</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>bram_dy_Clk_A</name>
        <type>Signed</type>
        <fractionWidth>7</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>bram_dy_Din_A</name>
        <type>Signed</type>
        <fractionWidth>7</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>bram_dy_Dout_A</name>
        <type>Signed</type>
        <fractionWidth>7</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>bram_dy_EN_A</name>
        <type>Signed</type>
        <fractionWidth>7</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>bram_dy_Rst_A</name>
        <type>Signed</type>
        <fractionWidth>7</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>bram_dy_WEN_A</name>
        <type>Signed</type>
        <fractionWidth>7</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>bram_y_Addr_A</name>
        <type>Signed</type>
        <fractionWidth>7</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>bram_y_Clk_A</name>
        <type>Signed</type>
        <fractionWidth>7</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>bram_y_Din_A</name>
        <type>Signed</type>
        <fractionWidth>7</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>bram_y_Dout_A</name>
        <type>Signed</type>
        <fractionWidth>7</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>bram_y_EN_A</name>
        <type>Signed</type>
        <fractionWidth>7</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>bram_y_Rst_A</name>
        <type>Signed</type>
        <fractionWidth>7</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>bram_y_WEN_A</name>
        <type>Signed</type>
        <fractionWidth>7</fractionWidth>
      </RtlPort>
  </CTypeInfo>
  <DesignConstraint>
    <clk_period>10</clk_period>
  </DesignConstraint>
  <Machine>64</Machine>
  <modelParameters>
    <combinational>0</combinational>
    <latency>1</latency>
    <II>x</II>
  </modelParameters>
</AdditionalInfo>
