
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.105507                       # Number of seconds simulated
sim_ticks                                105507252498                       # Number of ticks simulated
final_tick                               635144969808                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 134587                       # Simulator instruction rate (inst/s)
host_op_rate                                   169926                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                6420211                       # Simulator tick rate (ticks/s)
host_mem_usage                               16889676                       # Number of bytes of host memory used
host_seconds                                 16433.61                       # Real time elapsed on the host
sim_insts                                  2211744961                       # Number of instructions simulated
sim_ops                                    2792494177                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      4101120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1068160                       # Number of bytes read from this memory
system.physmem.bytes_read::total              5172608                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3328                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1276928                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1276928                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        32040                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         8345                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 40411                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            9976                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 9976                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        12132                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     38870503                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        19411                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     10124043                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                49026089                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        12132                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        19411                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              31543                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          12102751                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               12102751                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          12102751                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        12132                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     38870503                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        19411                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     10124043                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               61128840                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               253014995                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21408549                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17431241                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1917203                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8811361                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8133937                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2236492                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87092                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    193700825                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             120508117                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21408549                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10370429                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25471395                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5737986                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       9545271                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11849987                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1916040                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    232506858                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.626735                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.994116                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       207035463     89.04%     89.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2726449      1.17%     90.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2139834      0.92%     91.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2309941      0.99%     92.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1951189      0.84%     92.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1108433      0.48%     93.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          758253      0.33%     93.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1930547      0.83%     94.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12546749      5.40%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    232506858                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.084614                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.476288                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       191351157                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles     11933930                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25330928                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       108013                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3782826                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3650922                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6541                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     145441943                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51783                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3782826                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       191606986                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        7971140                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2803682                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         25183852                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1158360                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     145224818                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         2443                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        422054                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       568882                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        45701                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    203206114                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    676839098                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    676839098                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168450697                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        34755408                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        34111                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        18031                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3602756                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13981886                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7853215                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       297473                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1697877                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         144711948                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        34111                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137409073                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        84240                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     20216013                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     41324842                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1951                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    232506858                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.590989                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.296145                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    174463735     75.04%     75.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     24503535     10.54%     85.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12387157      5.33%     90.90% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7979861      3.43%     94.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6571533      2.83%     97.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2584174      1.11%     98.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3185941      1.37%     99.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       778383      0.33%     99.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        52539      0.02%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    232506858                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         962062     75.40%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        145070     11.37%     86.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       168850     13.23%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    113919085     82.91%     82.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2015397      1.47%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16080      0.01%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13652076      9.94%     94.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7806435      5.68%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137409073                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.543087                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1275982                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009286                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    508685226                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    164962771                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133594286                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138685055                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       154449                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      1830286                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           61                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          704                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       143649                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          553                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3782826                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        7201460                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       285082                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    144746059                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts          361                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13981886                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7853215                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        18031                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        220820                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        12564                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          704                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1147936                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1065965                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2213901                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    134821005                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13518184                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2588068                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21323929                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19242535                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7805745                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.532858                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133596096                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133594286                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         79383877                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        213681725                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.528009                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.371505                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122466363                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     22289980                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32160                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1941523                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    228724032                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.535433                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.388220                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    178935922     78.23%     78.23% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23328392     10.20%     88.43% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10836639      4.74%     93.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4819993      2.11%     95.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3656285      1.60%     96.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1544178      0.68%     97.55% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1532837      0.67%     98.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1096626      0.48%     98.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2973160      1.30%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    228724032                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122466363                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19861166                       # Number of memory references committed
system.switch_cpus0.commit.loads             12151600                       # Number of loads committed
system.switch_cpus0.commit.membars              16080                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17572811                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110207504                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2420799                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2973160                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           370507215                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          293295561                       # The number of ROB writes
system.switch_cpus0.timesIdled                2868163                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               20508137                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122466363                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.530150                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.530150                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.395233                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.395233                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       609593612                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      184074556                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      138151353                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32160                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               253014995                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        22508110                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18471218                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2105105                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9443656                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8855648                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2245775                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        98550                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    201743252                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             123452719                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           22508110                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11101423                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             26622357                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5839824                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       7187783                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12203641                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2095684                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    239269909                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.633101                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.993390                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       212647552     88.87%     88.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1982438      0.83%     89.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3588525      1.50%     91.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2122101      0.89%     92.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1740045      0.73%     92.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1554999      0.65%     93.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          858542      0.36%     93.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2135771      0.89%     94.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        12639936      5.28%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    239269909                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.088960                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.487926                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       200083679                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      8860726                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         26543392                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        65869                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3716240                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3698123                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          277                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     151413176                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1609                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3716240                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       200381209                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         693529                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      7260159                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         26294533                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       924236                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     151362948                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents        100920                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       533354                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    213245982                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    702458799                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    702458799                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    181132331                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        32113651                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36034                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        18041                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2675634                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14079163                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7574563                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        73688                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1713625                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         150209754                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        36033                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        143217887                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        66979                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     17806678                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     36821190                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           49                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    239269909                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.598562                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.286295                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    179636436     75.08%     75.08% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     23728179      9.92%     84.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12418536      5.19%     90.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8750556      3.66%     93.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8756781      3.66%     97.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3133820      1.31%     98.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2390612      1.00%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       278840      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       176149      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    239269909                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          52473     13.69%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        170931     44.60%     58.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       159826     41.70%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    120849644     84.38%     84.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1958852      1.37%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17993      0.01%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     12836157      8.96%     94.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7555241      5.28%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     143217887                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.566045                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             383230                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002676                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    526155892                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    168052713                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    140774110                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     143601117                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       291126                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2309539                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          248                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        90341                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3716240                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         485383                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        56781                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    150245787                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        16165                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14079163                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7574563                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        18041                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         46890                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          248                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1211629                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1101969                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2313598                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    141584761                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12738407                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1633126                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20293643                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20064187                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7555236                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.559590                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             140774174                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            140774110                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         82387490                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        224395673                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.556386                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.367153                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    105314899                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    129815300                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     20430708                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        35984                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2122869                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    235553669                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.551107                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.402541                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    182555917     77.50%     77.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     25852564     10.98%     88.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9916536      4.21%     92.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5221327      2.22%     94.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4434517      1.88%     96.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2102635      0.89%     97.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       994657      0.42%     98.10% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1557630      0.66%     98.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2917886      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    235553669                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    105314899                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     129815300                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19253846                       # Number of memory references committed
system.switch_cpus1.commit.loads             11769624                       # Number of loads committed
system.switch_cpus1.commit.membars              17992                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18834904                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        116867081                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2684918                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2917886                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           382881791                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          304208258                       # The number of ROB writes
system.switch_cpus1.timesIdled                2978131                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               13745086                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          105314899                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            129815300                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    105314899                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.402462                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.402462                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.416240                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.416240                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       636621613                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      196644021                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      140178305                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         35984                       # number of misc regfile writes
system.l20.replacements                         32051                       # number of replacements
system.l20.tagsinuse                             2048                       # Cycle average of tags in use
system.l20.total_refs                          375897                       # Total number of references to valid blocks.
system.l20.sampled_refs                         34099                       # Sample count of references to valid blocks.
system.l20.avg_refs                         11.023696                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            0.359287                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     0.483482                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  1691.654054                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data           355.503177                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.000175                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000236                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.826003                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.173586                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        65391                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  65391                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           10510                       # number of Writeback hits
system.l20.Writeback_hits::total                10510                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        65391                       # number of demand (read+write) hits
system.l20.demand_hits::total                   65391                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        65391                       # number of overall hits
system.l20.overall_hits::total                  65391                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        32040                       # number of ReadReq misses
system.l20.ReadReq_misses::total                32050                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        32040                       # number of demand (read+write) misses
system.l20.demand_misses::total                 32050                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        32040                       # number of overall misses
system.l20.overall_misses::total                32050                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1797943                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   6675760421                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     6677558364                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1797943                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   6675760421                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      6677558364                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1797943                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   6675760421                       # number of overall miss cycles
system.l20.overall_miss_latency::total     6677558364                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        97431                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              97441                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        10510                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            10510                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        97431                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               97441                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        97431                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              97441                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.328848                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.328917                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.328848                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.328917                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.328848                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.328917                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 179794.300000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 208357.066823                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 208348.154883                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 179794.300000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 208357.066823                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 208348.154883                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 179794.300000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 208357.066823                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 208348.154883                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                5453                       # number of writebacks
system.l20.writebacks::total                     5453                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        32040                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           32050                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        32040                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            32050                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        32040                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           32050                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1199549                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   4755157602                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   4756357151                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1199549                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   4755157602                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   4756357151                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1199549                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   4755157602                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   4756357151                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.328848                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.328917                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.328848                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.328917                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.328848                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.328917                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 119954.900000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 148413.158614                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 148404.279282                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 119954.900000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 148413.158614                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 148404.279282                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 119954.900000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 148413.158614                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 148404.279282                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          8363                       # number of replacements
system.l21.tagsinuse                             2048                       # Cycle average of tags in use
system.l21.total_refs                          200800                       # Total number of references to valid blocks.
system.l21.sampled_refs                         10411                       # Sample count of references to valid blocks.
system.l21.avg_refs                         19.287292                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           35.366007                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     2.303214                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  1394.233158                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data           616.097621                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.017269                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001125                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.680778                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.300829                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        26171                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  26171                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            8297                       # number of Writeback hits
system.l21.Writeback_hits::total                 8297                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        26171                       # number of demand (read+write) hits
system.l21.demand_hits::total                   26171                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        26171                       # number of overall hits
system.l21.overall_hits::total                  26171                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         8345                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 8361                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         8345                       # number of demand (read+write) misses
system.l21.demand_misses::total                  8361                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         8345                       # number of overall misses
system.l21.overall_misses::total                 8361                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      3090353                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   1713200624                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     1716290977                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      3090353                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   1713200624                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      1716290977                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      3090353                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   1713200624                       # number of overall miss cycles
system.l21.overall_miss_latency::total     1716290977                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           16                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        34516                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              34532                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         8297                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             8297                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           16                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        34516                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               34532                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           16                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        34516                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              34532                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.241772                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.242123                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.241772                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.242123                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.241772                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.242123                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 193147.062500                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 205296.659557                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 205273.409520                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 193147.062500                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 205296.659557                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 205273.409520                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 193147.062500                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 205296.659557                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 205273.409520                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                4523                       # number of writebacks
system.l21.writebacks::total                     4523                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         8345                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            8361                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         8345                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             8361                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         8345                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            8361                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2126434                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1211096798                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1213223232                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2126434                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1211096798                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1213223232                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2126434                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1211096798                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1213223232                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.241772                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.242123                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.241772                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.242123                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.241772                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.242123                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 132902.125000                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 145128.435950                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 145105.039110                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 132902.125000                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 145128.435950                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 145105.039110                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 132902.125000                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 145128.435950                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 145105.039110                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               546.991747                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011857626                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   547                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1849831.126143                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.991747                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          537                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.016012                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.860577                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.876589                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11849976                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11849976                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11849976                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11849976                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11849976                       # number of overall hits
system.cpu0.icache.overall_hits::total       11849976                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2074272                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2074272                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2074272                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2074272                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2074272                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2074272                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11849987                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11849987                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11849987                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11849987                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11849987                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11849987                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 188570.181818                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 188570.181818                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 188570.181818                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 188570.181818                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 188570.181818                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 188570.181818                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1880943                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1880943                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1880943                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1880943                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1880943                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1880943                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 188094.300000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 188094.300000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 188094.300000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 188094.300000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 188094.300000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 188094.300000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 97431                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               190993708                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 97687                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1955.159929                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.597514                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.402486                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916397                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083603                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10408462                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10408462                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7677217                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7677217                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17456                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17456                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16080                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16080                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18085679                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18085679                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18085679                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18085679                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       402666                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       402666                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           95                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           95                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       402761                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        402761                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       402761                       # number of overall misses
system.cpu0.dcache.overall_misses::total       402761                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  46754346805                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  46754346805                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     11617659                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     11617659                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  46765964464                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  46765964464                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  46765964464                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  46765964464                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10811128                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10811128                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17456                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17456                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     18488440                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     18488440                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     18488440                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     18488440                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.037246                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.037246                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000012                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000012                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021784                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021784                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021784                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021784                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 116111.980661                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 116111.980661                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 122291.147368                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 122291.147368                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 116113.438153                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 116113.438153                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 116113.438153                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 116113.438153                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        10510                       # number of writebacks
system.cpu0.dcache.writebacks::total            10510                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       305235                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       305235                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           95                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           95                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       305330                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       305330                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       305330                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       305330                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        97431                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        97431                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        97431                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        97431                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        97431                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        97431                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  11248054017                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  11248054017                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  11248054017                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  11248054017                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  11248054017                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  11248054017                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.009012                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.009012                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005270                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005270                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005270                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005270                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 115446.357083                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 115446.357083                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 115446.357083                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 115446.357083                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 115446.357083                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 115446.357083                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               461.052352                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1018641338                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2204851.380952                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    15.052352                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024122                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.738866                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12203625                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12203625                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12203625                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12203625                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12203625                       # number of overall hits
system.cpu1.icache.overall_hits::total       12203625                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3391153                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3391153                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3391153                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3391153                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3391153                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3391153                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12203641                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12203641                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12203641                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12203641                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12203641                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12203641                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 211947.062500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 211947.062500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 211947.062500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 211947.062500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 211947.062500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 211947.062500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3223153                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3223153                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3223153                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3223153                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3223153                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3223153                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 201447.062500                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 201447.062500                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 201447.062500                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 201447.062500                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 201447.062500                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 201447.062500                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 34516                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               164206504                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 34772                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4722.377315                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.470723                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.529277                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.904183                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.095817                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9492904                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9492904                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7448237                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7448237                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        18024                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        18024                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17992                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17992                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16941141                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16941141                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16941141                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16941141                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        88908                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        88908                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        88908                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         88908                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        88908                       # number of overall misses
system.cpu1.dcache.overall_misses::total        88908                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   9275932595                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   9275932595                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   9275932595                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   9275932595                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   9275932595                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   9275932595                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9581812                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9581812                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7448237                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7448237                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        18024                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        18024                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17992                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17992                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17030049                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17030049                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17030049                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17030049                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009279                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009279                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005221                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005221                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005221                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005221                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 104331.810355                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 104331.810355                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 104331.810355                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 104331.810355                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 104331.810355                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 104331.810355                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         8297                       # number of writebacks
system.cpu1.dcache.writebacks::total             8297                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        54392                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        54392                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        54392                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        54392                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        54392                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        54392                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        34516                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        34516                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        34516                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        34516                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        34516                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        34516                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   3487099876                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3487099876                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   3487099876                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3487099876                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   3487099876                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3487099876                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003602                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003602                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002027                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002027                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002027                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002027                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 101028.504925                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 101028.504925                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 101028.504925                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 101028.504925                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 101028.504925                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 101028.504925                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
