digraph "CFG for '_Z6addOnePfiS_' function" {
	label="CFG for '_Z6addOnePfiS_' function";

	Node0x4c367b0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%3:\l  %4 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %5 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %6 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %7 = getelementptr inbounds i8, i8 addrspace(4)* %6, i64 12\l  %8 = bitcast i8 addrspace(4)* %7 to i32 addrspace(4)*\l  %9 = load i32, i32 addrspace(4)* %8, align 4, !tbaa !4\l  %10 = getelementptr i8, i8 addrspace(4)* %6, i64 4\l  %11 = bitcast i8 addrspace(4)* %10 to i16 addrspace(4)*\l  %12 = load i16, i16 addrspace(4)* %11, align 4, !range !13, !invariant.load\l... !14\l  %13 = zext i16 %12 to i32\l  %14 = udiv i32 %9, %13\l  %15 = mul i32 %14, %13\l  %16 = icmp ugt i32 %9, %15\l  %17 = zext i1 %16 to i32\l  %18 = add i32 %14, %17\l  %19 = mul i32 %18, %5\l  %20 = add i32 %19, %4\l  %21 = getelementptr i8, i8 addrspace(4)* %6, i64 6\l  %22 = bitcast i8 addrspace(4)* %21 to i16 addrspace(4)*\l  %23 = load i16, i16 addrspace(4)* %22, align 2, !range !13, !invariant.load\l... !14\l  %24 = zext i16 %23 to i32\l  %25 = getelementptr i8, i8 addrspace(4)* %6, i64 8\l  %26 = bitcast i8 addrspace(4)* %25 to i16 addrspace(4)*\l  %27 = load i16, i16 addrspace(4)* %26, align 4, !range !13, !invariant.load\l... !14\l  %28 = zext i16 %27 to i32\l  %29 = tail call i32 @llvm.amdgcn.workitem.id.z(), !range !15\l  %30 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !15\l  %31 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !15\l  %32 = mul i32 %20, %28\l  %33 = add i32 %32, %29\l  %34 = mul i32 %33, %24\l  %35 = add i32 %34, %30\l  %36 = mul i32 %35, %13\l  %37 = add i32 %36, %31\l  %38 = icmp slt i32 %37, %1\l  br i1 %38, label %39, label %45\l|{<s0>T|<s1>F}}"];
	Node0x4c367b0:s0 -> Node0x4c38960;
	Node0x4c367b0:s1 -> Node0x4c3af60;
	Node0x4c38960 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%39:\l39:                                               \l  %40 = sext i32 %37 to i64\l  %41 = getelementptr inbounds float, float addrspace(1)* %0, i64 %40\l  %42 = load float, float addrspace(1)* %41, align 4, !tbaa !16,\l... !amdgpu.noclobber !14\l  %43 = fadd contract float %42, 1.000000e+00\l  %44 = getelementptr inbounds float, float addrspace(1)* %2, i64 %40\l  store float %43, float addrspace(1)* %44, align 4, !tbaa !16\l  br label %45\l}"];
	Node0x4c38960 -> Node0x4c3af60;
	Node0x4c3af60 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%45:\l45:                                               \l  ret void\l}"];
}
