(export (version "E")
  (design
    (source "/Users/tibi/Documents/Âµ512_c64/micronix/micronix_ram_board/micronix_ram_board.kicad_sch")
    (date "2022 July 15, Friday 20:58:20")
    (tool "Eeschema (6.0.2-0)")
    (sheet (number "1") (name "/") (tstamps "/")
      (title_block
        (title)
        (company)
        (rev)
        (date)
        (source "micronix_ram_board.kicad_sch")
        (comment (number "1") (value ""))
        (comment (number "2") (value ""))
        (comment (number "3") (value ""))
        (comment (number "4") (value ""))
        (comment (number "5") (value ""))
        (comment (number "6") (value ""))
        (comment (number "7") (value ""))
        (comment (number "8") (value ""))
        (comment (number "9") (value "")))))
  (components
    (comp (ref "RAM_BANK0")
      (value "D43256C")
      (footprint "Package_DIP:DIP-28_W15.24mm")
      (datasheet "https://ecee.colorado.edu/~mcclurel/Cypress_SRAM_CY62256.pdf")
      (libsource (lib "Memory_RAM") (part "CY62256-70PC") (description "256K (32K x 8) Static RAM, 70ns, DIP-28"))
      (property (name "Sheetname") (value ""))
      (property (name "Sheetfile") (value "micronix_ram_board.kicad_sch"))
      (sheetpath (names "/") (tstamps "/"))
      (tstamps "9d51daf4-97ca-45bc-9d5c-2bfcfaf6875d"))
    (comp (ref "RAM_BANK1")
      (value "D43256C")
      (footprint "Package_DIP:DIP-28_W15.24mm")
      (datasheet "https://ecee.colorado.edu/~mcclurel/Cypress_SRAM_CY62256.pdf")
      (libsource (lib "Memory_RAM") (part "CY62256-70PC") (description "256K (32K x 8) Static RAM, 70ns, DIP-28"))
      (property (name "Sheetname") (value ""))
      (property (name "Sheetfile") (value "micronix_ram_board.kicad_sch"))
      (sheetpath (names "/") (tstamps "/"))
      (tstamps "03e6b509-1369-4cef-981d-5a6223f55e91"))
    (comp (ref "RAM_BANK2")
      (value "D43256C")
      (footprint "Package_DIP:DIP-28_W15.24mm")
      (datasheet "https://ecee.colorado.edu/~mcclurel/Cypress_SRAM_CY62256.pdf")
      (libsource (lib "Memory_RAM") (part "CY62256-70PC") (description "256K (32K x 8) Static RAM, 70ns, DIP-28"))
      (property (name "Sheetname") (value ""))
      (property (name "Sheetfile") (value "micronix_ram_board.kicad_sch"))
      (sheetpath (names "/") (tstamps "/"))
      (tstamps "b3f0b1ab-899f-450c-be7b-bc8f2a701422"))
    (comp (ref "RAM_BANK3")
      (value "D43256C")
      (footprint "Package_DIP:DIP-28_W15.24mm")
      (datasheet "https://ecee.colorado.edu/~mcclurel/Cypress_SRAM_CY62256.pdf")
      (libsource (lib "Memory_RAM") (part "CY62256-70PC") (description "256K (32K x 8) Static RAM, 70ns, DIP-28"))
      (property (name "Sheetname") (value ""))
      (property (name "Sheetfile") (value "micronix_ram_board.kicad_sch"))
      (sheetpath (names "/") (tstamps "/"))
      (tstamps "f08ede08-0889-4805-8980-258008838558"))
    (comp (ref "RAM_BOARD_CONN1")
      (value "Conn_02x16_Odd_Even")
      (footprint "Connector_PinHeader_2.54mm:PinHeader_2x16_P2.54mm_Vertical")
      (libsource (lib "Connector_Generic") (part "Conn_02x16_Odd_Even") (description "Generic connector, double row, 02x16, odd/even pin numbering scheme (row 1 odd numbers, row 2 even numbers), script generated (kicad-library-utils/schlib/autogen/connector/)"))
      (property (name "Sheetname") (value ""))
      (property (name "Sheetfile") (value "micronix_ram_board.kicad_sch"))
      (sheetpath (names "/") (tstamps "/"))
      (tstamps "9246ce77-e6cc-4b54-aeff-12a5a7cf2079"))
    (comp (ref "RAM_LOGIC1")
      (value "MC74HC139ADR2G")
      (footprint "MC74HC139ADR2G:SOIC127P600X175-16N")
      (libsource (lib "MC74HC139ADR2G") (part "MC74HC139ADR2G") (description ""))
      (property (name "Sheetname") (value ""))
      (property (name "Sheetfile") (value "micronix_ram_board.kicad_sch"))
      (sheetpath (names "/") (tstamps "/"))
      (tstamps "872257d9-2c1d-4149-bd5a-dd77427d52bf")))
  (libparts
    (libpart (lib "Connector_Generic") (part "Conn_02x16_Odd_Even")
      (description "Generic connector, double row, 02x16, odd/even pin numbering scheme (row 1 odd numbers, row 2 even numbers), script generated (kicad-library-utils/schlib/autogen/connector/)")
      (docs "~")
      (footprints
        (fp "Connector*:*_2x??_*"))
      (fields
        (field (name "Reference") "J")
        (field (name "Value") "Conn_02x16_Odd_Even")
        (field (name "Datasheet") "~"))
      (pins
        (pin (num "1") (name "Pin_1") (type "passive"))
        (pin (num "2") (name "Pin_2") (type "passive"))
        (pin (num "3") (name "Pin_3") (type "passive"))
        (pin (num "4") (name "Pin_4") (type "passive"))
        (pin (num "5") (name "Pin_5") (type "passive"))
        (pin (num "6") (name "Pin_6") (type "passive"))
        (pin (num "7") (name "Pin_7") (type "passive"))
        (pin (num "8") (name "Pin_8") (type "passive"))
        (pin (num "9") (name "Pin_9") (type "passive"))
        (pin (num "10") (name "Pin_10") (type "passive"))
        (pin (num "11") (name "Pin_11") (type "passive"))
        (pin (num "12") (name "Pin_12") (type "passive"))
        (pin (num "13") (name "Pin_13") (type "passive"))
        (pin (num "14") (name "Pin_14") (type "passive"))
        (pin (num "15") (name "Pin_15") (type "passive"))
        (pin (num "16") (name "Pin_16") (type "passive"))
        (pin (num "17") (name "Pin_17") (type "passive"))
        (pin (num "18") (name "Pin_18") (type "passive"))
        (pin (num "19") (name "Pin_19") (type "passive"))
        (pin (num "20") (name "Pin_20") (type "passive"))
        (pin (num "21") (name "Pin_21") (type "passive"))
        (pin (num "22") (name "Pin_22") (type "passive"))
        (pin (num "23") (name "Pin_23") (type "passive"))
        (pin (num "24") (name "Pin_24") (type "passive"))
        (pin (num "25") (name "Pin_25") (type "passive"))
        (pin (num "26") (name "Pin_26") (type "passive"))
        (pin (num "27") (name "Pin_27") (type "passive"))
        (pin (num "28") (name "Pin_28") (type "passive"))
        (pin (num "29") (name "Pin_29") (type "passive"))
        (pin (num "30") (name "Pin_30") (type "passive"))
        (pin (num "31") (name "Pin_31") (type "passive"))
        (pin (num "32") (name "Pin_32") (type "passive"))))
    (libpart (lib "MC74HC139ADR2G") (part "MC74HC139ADR2G")
      (fields
        (field (name "Reference") "U")
        (field (name "Value") "MC74HC139ADR2G")
        (field (name "Footprint") "SOIC127P600X175-16N"))
      (pins
        (pin (num "1") (name "SELECTA") (type "input"))
        (pin (num "2") (name "A0A") (type "input"))
        (pin (num "3") (name "A1A") (type "input"))
        (pin (num "4") (name "Y0A") (type "output"))
        (pin (num "5") (name "Y1A") (type "output"))
        (pin (num "6") (name "Y2A") (type "output"))
        (pin (num "7") (name "Y3A") (type "output"))
        (pin (num "8") (name "GND") (type "power_in"))
        (pin (num "9") (name "Y3B") (type "output"))
        (pin (num "10") (name "Y2B") (type "output"))
        (pin (num "11") (name "Y1B") (type "output"))
        (pin (num "12") (name "Y0B") (type "output"))
        (pin (num "13") (name "A1B") (type "input"))
        (pin (num "14") (name "A0B") (type "input"))
        (pin (num "15") (name "SELECTB") (type "input"))
        (pin (num "16") (name "VCC") (type "power_in"))))
    (libpart (lib "Memory_RAM") (part "CY62256-70PC")
      (description "256K (32K x 8) Static RAM, 70ns, DIP-28")
      (docs "https://ecee.colorado.edu/~mcclurel/Cypress_SRAM_CY62256.pdf")
      (footprints
        (fp "DIP*W15.24mm*"))
      (fields
        (field (name "Reference") "U")
        (field (name "Value") "CY62256-70PC")
        (field (name "Footprint") "Package_DIP:DIP-28_W15.24mm")
        (field (name "Datasheet") "https://ecee.colorado.edu/~mcclurel/Cypress_SRAM_CY62256.pdf"))
      (pins
        (pin (num "1") (name "A14") (type "input"))
        (pin (num "2") (name "A12") (type "input"))
        (pin (num "3") (name "A7") (type "input"))
        (pin (num "4") (name "A6") (type "input"))
        (pin (num "5") (name "A5") (type "input"))
        (pin (num "6") (name "A4") (type "input"))
        (pin (num "7") (name "A3") (type "input"))
        (pin (num "8") (name "A2") (type "input"))
        (pin (num "9") (name "A1") (type "input"))
        (pin (num "10") (name "A0") (type "input"))
        (pin (num "11") (name "Q0") (type "tri_state"))
        (pin (num "12") (name "Q1") (type "tri_state"))
        (pin (num "13") (name "Q2") (type "tri_state"))
        (pin (num "14") (name "GND") (type "power_in"))
        (pin (num "15") (name "Q3") (type "tri_state"))
        (pin (num "16") (name "Q4") (type "tri_state"))
        (pin (num "17") (name "Q5") (type "tri_state"))
        (pin (num "18") (name "Q6") (type "tri_state"))
        (pin (num "19") (name "Q7") (type "tri_state"))
        (pin (num "20") (name "~{CS}") (type "input"))
        (pin (num "21") (name "A10") (type "input"))
        (pin (num "22") (name "~{OE}") (type "input"))
        (pin (num "23") (name "A11") (type "input"))
        (pin (num "24") (name "A9") (type "input"))
        (pin (num "25") (name "A8") (type "input"))
        (pin (num "26") (name "A13") (type "input"))
        (pin (num "27") (name "~{WE}") (type "input"))
        (pin (num "28") (name "VCC") (type "power_in")))))
  (libraries
    (library (logical "Connector_Generic")
      (uri "/Applications/KiCad/KiCad.app/Contents/SharedSupport/symbols//Connector_Generic.kicad_sym"))
    (library (logical "MC74HC139ADR2G")
      (uri "/Users/tibi/Downloads/MC74HC139ADR2G/MC74HC139ADR2G.lib"))
    (library (logical "Memory_RAM")
      (uri "/Applications/KiCad/KiCad.app/Contents/SharedSupport/symbols//Memory_RAM.kicad_sym")))
  (nets
    (net (code "1") (name "/A0")
      (node (ref "RAM_BANK0") (pin "10") (pinfunction "A0") (pintype "input"))
      (node (ref "RAM_BANK1") (pin "10") (pinfunction "A0") (pintype "input"))
      (node (ref "RAM_BANK2") (pin "10") (pinfunction "A0") (pintype "input"))
      (node (ref "RAM_BANK3") (pin "10") (pinfunction "A0") (pintype "input"))
      (node (ref "RAM_BOARD_CONN1") (pin "1") (pinfunction "Pin_1") (pintype "passive")))
    (net (code "2") (name "/A1")
      (node (ref "RAM_BANK0") (pin "9") (pinfunction "A1") (pintype "input"))
      (node (ref "RAM_BANK1") (pin "9") (pinfunction "A1") (pintype "input"))
      (node (ref "RAM_BANK2") (pin "9") (pinfunction "A1") (pintype "input"))
      (node (ref "RAM_BANK3") (pin "9") (pinfunction "A1") (pintype "input"))
      (node (ref "RAM_BOARD_CONN1") (pin "3") (pinfunction "Pin_3") (pintype "passive")))
    (net (code "3") (name "/A2")
      (node (ref "RAM_BANK0") (pin "8") (pinfunction "A2") (pintype "input"))
      (node (ref "RAM_BANK1") (pin "8") (pinfunction "A2") (pintype "input"))
      (node (ref "RAM_BANK2") (pin "8") (pinfunction "A2") (pintype "input"))
      (node (ref "RAM_BANK3") (pin "8") (pinfunction "A2") (pintype "input"))
      (node (ref "RAM_BOARD_CONN1") (pin "5") (pinfunction "Pin_5") (pintype "passive")))
    (net (code "4") (name "/A3")
      (node (ref "RAM_BANK0") (pin "7") (pinfunction "A3") (pintype "input"))
      (node (ref "RAM_BANK1") (pin "7") (pinfunction "A3") (pintype "input"))
      (node (ref "RAM_BANK2") (pin "7") (pinfunction "A3") (pintype "input"))
      (node (ref "RAM_BANK3") (pin "7") (pinfunction "A3") (pintype "input"))
      (node (ref "RAM_BOARD_CONN1") (pin "7") (pinfunction "Pin_7") (pintype "passive")))
    (net (code "5") (name "/A4")
      (node (ref "RAM_BANK0") (pin "6") (pinfunction "A4") (pintype "input"))
      (node (ref "RAM_BANK1") (pin "6") (pinfunction "A4") (pintype "input"))
      (node (ref "RAM_BANK2") (pin "6") (pinfunction "A4") (pintype "input"))
      (node (ref "RAM_BANK3") (pin "6") (pinfunction "A4") (pintype "input"))
      (node (ref "RAM_BOARD_CONN1") (pin "9") (pinfunction "Pin_9") (pintype "passive")))
    (net (code "6") (name "/A5")
      (node (ref "RAM_BANK0") (pin "5") (pinfunction "A5") (pintype "input"))
      (node (ref "RAM_BANK1") (pin "5") (pinfunction "A5") (pintype "input"))
      (node (ref "RAM_BANK2") (pin "5") (pinfunction "A5") (pintype "input"))
      (node (ref "RAM_BANK3") (pin "5") (pinfunction "A5") (pintype "input"))
      (node (ref "RAM_BOARD_CONN1") (pin "11") (pinfunction "Pin_11") (pintype "passive")))
    (net (code "7") (name "/A6")
      (node (ref "RAM_BANK0") (pin "4") (pinfunction "A6") (pintype "input"))
      (node (ref "RAM_BANK1") (pin "4") (pinfunction "A6") (pintype "input"))
      (node (ref "RAM_BANK2") (pin "4") (pinfunction "A6") (pintype "input"))
      (node (ref "RAM_BANK3") (pin "4") (pinfunction "A6") (pintype "input"))
      (node (ref "RAM_BOARD_CONN1") (pin "13") (pinfunction "Pin_13") (pintype "passive")))
    (net (code "8") (name "/A7")
      (node (ref "RAM_BANK0") (pin "3") (pinfunction "A7") (pintype "input"))
      (node (ref "RAM_BANK1") (pin "3") (pinfunction "A7") (pintype "input"))
      (node (ref "RAM_BANK2") (pin "3") (pinfunction "A7") (pintype "input"))
      (node (ref "RAM_BANK3") (pin "3") (pinfunction "A7") (pintype "input"))
      (node (ref "RAM_BOARD_CONN1") (pin "15") (pinfunction "Pin_15") (pintype "passive")))
    (net (code "9") (name "/A8")
      (node (ref "RAM_BANK0") (pin "25") (pinfunction "A8") (pintype "input"))
      (node (ref "RAM_BANK1") (pin "25") (pinfunction "A8") (pintype "input"))
      (node (ref "RAM_BANK2") (pin "25") (pinfunction "A8") (pintype "input"))
      (node (ref "RAM_BANK3") (pin "25") (pinfunction "A8") (pintype "input"))
      (node (ref "RAM_BOARD_CONN1") (pin "17") (pinfunction "Pin_17") (pintype "passive")))
    (net (code "10") (name "/A9")
      (node (ref "RAM_BANK0") (pin "24") (pinfunction "A9") (pintype "input"))
      (node (ref "RAM_BANK1") (pin "24") (pinfunction "A9") (pintype "input"))
      (node (ref "RAM_BANK2") (pin "24") (pinfunction "A9") (pintype "input"))
      (node (ref "RAM_BANK3") (pin "24") (pinfunction "A9") (pintype "input"))
      (node (ref "RAM_BOARD_CONN1") (pin "19") (pinfunction "Pin_19") (pintype "passive")))
    (net (code "11") (name "/A10")
      (node (ref "RAM_BANK0") (pin "21") (pinfunction "A10") (pintype "input"))
      (node (ref "RAM_BANK1") (pin "21") (pinfunction "A10") (pintype "input"))
      (node (ref "RAM_BANK2") (pin "21") (pinfunction "A10") (pintype "input"))
      (node (ref "RAM_BANK3") (pin "21") (pinfunction "A10") (pintype "input"))
      (node (ref "RAM_BOARD_CONN1") (pin "21") (pinfunction "Pin_21") (pintype "passive")))
    (net (code "12") (name "/A11")
      (node (ref "RAM_BANK0") (pin "23") (pinfunction "A11") (pintype "input"))
      (node (ref "RAM_BANK1") (pin "23") (pinfunction "A11") (pintype "input"))
      (node (ref "RAM_BANK2") (pin "23") (pinfunction "A11") (pintype "input"))
      (node (ref "RAM_BANK3") (pin "23") (pinfunction "A11") (pintype "input"))
      (node (ref "RAM_BOARD_CONN1") (pin "23") (pinfunction "Pin_23") (pintype "passive")))
    (net (code "13") (name "/A12")
      (node (ref "RAM_BANK0") (pin "2") (pinfunction "A12") (pintype "input"))
      (node (ref "RAM_BANK1") (pin "2") (pinfunction "A12") (pintype "input"))
      (node (ref "RAM_BANK2") (pin "2") (pinfunction "A12") (pintype "input"))
      (node (ref "RAM_BANK3") (pin "2") (pinfunction "A12") (pintype "input"))
      (node (ref "RAM_BOARD_CONN1") (pin "25") (pinfunction "Pin_25") (pintype "passive")))
    (net (code "14") (name "/A13")
      (node (ref "RAM_BANK0") (pin "26") (pinfunction "A13") (pintype "input"))
      (node (ref "RAM_BANK1") (pin "26") (pinfunction "A13") (pintype "input"))
      (node (ref "RAM_BANK2") (pin "26") (pinfunction "A13") (pintype "input"))
      (node (ref "RAM_BANK3") (pin "26") (pinfunction "A13") (pintype "input"))
      (node (ref "RAM_BOARD_CONN1") (pin "27") (pinfunction "Pin_27") (pintype "passive")))
    (net (code "15") (name "/A14")
      (node (ref "RAM_BANK0") (pin "1") (pinfunction "A14") (pintype "input"))
      (node (ref "RAM_BANK1") (pin "1") (pinfunction "A14") (pintype "input"))
      (node (ref "RAM_BANK2") (pin "1") (pinfunction "A14") (pintype "input"))
      (node (ref "RAM_BANK3") (pin "1") (pinfunction "A14") (pintype "input"))
      (node (ref "RAM_BOARD_CONN1") (pin "29") (pinfunction "Pin_29") (pintype "passive")))
    (net (code "16") (name "/B0")
      (node (ref "RAM_BANK0") (pin "20") (pinfunction "~{CS}") (pintype "input"))
      (node (ref "RAM_BANK2") (pin "20") (pinfunction "~{CS}") (pintype "input"))
      (node (ref "RAM_BANK3") (pin "20") (pinfunction "~{CS}") (pintype "input"))
      (node (ref "RAM_BOARD_CONN1") (pin "20") (pinfunction "Pin_20") (pintype "passive")))
    (net (code "17") (name "/B1")
      (node (ref "RAM_BANK1") (pin "20") (pinfunction "~{CS}") (pintype "input"))
      (node (ref "RAM_BOARD_CONN1") (pin "18") (pinfunction "Pin_18") (pintype "passive")))
    (net (code "18") (name "/CARDSEL0")
      (node (ref "RAM_BOARD_CONN1") (pin "26") (pinfunction "Pin_26") (pintype "passive"))
      (node (ref "RAM_LOGIC1") (pin "3") (pinfunction "A1A") (pintype "input")))
    (net (code "19") (name "/CARDSEL1")
      (node (ref "RAM_BOARD_CONN1") (pin "28") (pinfunction "Pin_28") (pintype "passive"))
      (node (ref "RAM_LOGIC1") (pin "13") (pinfunction "A1B") (pintype "input")))
    (net (code "20") (name "/DQ0")
      (node (ref "RAM_BANK0") (pin "11") (pinfunction "Q0") (pintype "tri_state"))
      (node (ref "RAM_BANK1") (pin "11") (pinfunction "Q0") (pintype "tri_state"))
      (node (ref "RAM_BANK2") (pin "11") (pinfunction "Q0") (pintype "tri_state"))
      (node (ref "RAM_BANK3") (pin "11") (pinfunction "Q0") (pintype "tri_state"))
      (node (ref "RAM_BOARD_CONN1") (pin "2") (pinfunction "Pin_2") (pintype "passive")))
    (net (code "21") (name "/DQ1")
      (node (ref "RAM_BANK0") (pin "12") (pinfunction "Q1") (pintype "tri_state"))
      (node (ref "RAM_BANK1") (pin "12") (pinfunction "Q1") (pintype "tri_state"))
      (node (ref "RAM_BANK2") (pin "12") (pinfunction "Q1") (pintype "tri_state"))
      (node (ref "RAM_BANK3") (pin "12") (pinfunction "Q1") (pintype "tri_state"))
      (node (ref "RAM_BOARD_CONN1") (pin "4") (pinfunction "Pin_4") (pintype "passive")))
    (net (code "22") (name "/DQ2")
      (node (ref "RAM_BANK0") (pin "13") (pinfunction "Q2") (pintype "tri_state"))
      (node (ref "RAM_BANK1") (pin "13") (pinfunction "Q2") (pintype "tri_state"))
      (node (ref "RAM_BANK2") (pin "13") (pinfunction "Q2") (pintype "tri_state"))
      (node (ref "RAM_BANK3") (pin "13") (pinfunction "Q2") (pintype "tri_state"))
      (node (ref "RAM_BOARD_CONN1") (pin "6") (pinfunction "Pin_6") (pintype "passive")))
    (net (code "23") (name "/DQ3")
      (node (ref "RAM_BANK0") (pin "15") (pinfunction "Q3") (pintype "tri_state"))
      (node (ref "RAM_BANK1") (pin "15") (pinfunction "Q3") (pintype "tri_state"))
      (node (ref "RAM_BANK2") (pin "15") (pinfunction "Q3") (pintype "tri_state"))
      (node (ref "RAM_BANK3") (pin "15") (pinfunction "Q3") (pintype "tri_state"))
      (node (ref "RAM_BOARD_CONN1") (pin "8") (pinfunction "Pin_8") (pintype "passive")))
    (net (code "24") (name "/DQ4")
      (node (ref "RAM_BANK0") (pin "16") (pinfunction "Q4") (pintype "tri_state"))
      (node (ref "RAM_BANK1") (pin "16") (pinfunction "Q4") (pintype "tri_state"))
      (node (ref "RAM_BANK2") (pin "16") (pinfunction "Q4") (pintype "tri_state"))
      (node (ref "RAM_BANK3") (pin "16") (pinfunction "Q4") (pintype "tri_state"))
      (node (ref "RAM_BOARD_CONN1") (pin "10") (pinfunction "Pin_10") (pintype "passive")))
    (net (code "25") (name "/DQ5")
      (node (ref "RAM_BANK0") (pin "17") (pinfunction "Q5") (pintype "tri_state"))
      (node (ref "RAM_BANK1") (pin "17") (pinfunction "Q5") (pintype "tri_state"))
      (node (ref "RAM_BANK2") (pin "17") (pinfunction "Q5") (pintype "tri_state"))
      (node (ref "RAM_BANK3") (pin "17") (pinfunction "Q5") (pintype "tri_state"))
      (node (ref "RAM_BOARD_CONN1") (pin "12") (pinfunction "Pin_12") (pintype "passive")))
    (net (code "26") (name "/DQ6")
      (node (ref "RAM_BANK0") (pin "18") (pinfunction "Q6") (pintype "tri_state"))
      (node (ref "RAM_BANK1") (pin "18") (pinfunction "Q6") (pintype "tri_state"))
      (node (ref "RAM_BANK2") (pin "18") (pinfunction "Q6") (pintype "tri_state"))
      (node (ref "RAM_BANK3") (pin "18") (pinfunction "Q6") (pintype "tri_state"))
      (node (ref "RAM_BOARD_CONN1") (pin "14") (pinfunction "Pin_14") (pintype "passive")))
    (net (code "27") (name "/DQ7")
      (node (ref "RAM_BANK0") (pin "19") (pinfunction "Q7") (pintype "tri_state"))
      (node (ref "RAM_BANK1") (pin "19") (pinfunction "Q7") (pintype "tri_state"))
      (node (ref "RAM_BANK2") (pin "19") (pinfunction "Q7") (pintype "tri_state"))
      (node (ref "RAM_BANK3") (pin "19") (pinfunction "Q7") (pintype "tri_state"))
      (node (ref "RAM_BOARD_CONN1") (pin "16") (pinfunction "Pin_16") (pintype "passive")))
    (net (code "28") (name "/GND")
      (node (ref "RAM_BANK0") (pin "14") (pinfunction "GND") (pintype "power_in"))
      (node (ref "RAM_BANK1") (pin "14") (pinfunction "GND") (pintype "power_in"))
      (node (ref "RAM_BANK2") (pin "14") (pinfunction "GND") (pintype "power_in"))
      (node (ref "RAM_BANK3") (pin "14") (pinfunction "GND") (pintype "power_in"))
      (node (ref "RAM_BOARD_CONN1") (pin "31") (pinfunction "Pin_31") (pintype "passive"))
      (node (ref "RAM_LOGIC1") (pin "1") (pinfunction "SELECTA") (pintype "input"))
      (node (ref "RAM_LOGIC1") (pin "15") (pinfunction "SELECTB") (pintype "input"))
      (node (ref "RAM_LOGIC1") (pin "8") (pinfunction "GND") (pintype "power_in")))
    (net (code "29") (name "/OE0")
      (node (ref "RAM_BANK0") (pin "22") (pinfunction "~{OE}") (pintype "input"))
      (node (ref "RAM_LOGIC1") (pin "5") (pinfunction "Y1A") (pintype "output")))
    (net (code "30") (name "/OE1")
      (node (ref "RAM_BANK1") (pin "22") (pinfunction "~{OE}") (pintype "input"))
      (node (ref "RAM_LOGIC1") (pin "7") (pinfunction "Y3A") (pintype "output")))
    (net (code "31") (name "/OE2")
      (node (ref "RAM_BANK2") (pin "22") (pinfunction "~{OE}") (pintype "input"))
      (node (ref "RAM_LOGIC1") (pin "11") (pinfunction "Y1B") (pintype "output")))
    (net (code "32") (name "/OE3")
      (node (ref "RAM_BANK3") (pin "22") (pinfunction "~{OE}") (pintype "input"))
      (node (ref "RAM_LOGIC1") (pin "9") (pinfunction "Y3B") (pintype "output")))
    (net (code "33") (name "/RES")
      (node (ref "RAM_BOARD_CONN1") (pin "30") (pinfunction "Pin_30") (pintype "passive")))
    (net (code "34") (name "/RW0")
      (node (ref "RAM_BOARD_CONN1") (pin "22") (pinfunction "Pin_22") (pintype "passive"))
      (node (ref "RAM_LOGIC1") (pin "2") (pinfunction "A0A") (pintype "input")))
    (net (code "35") (name "/RW1")
      (node (ref "RAM_BOARD_CONN1") (pin "24") (pinfunction "Pin_24") (pintype "passive"))
      (node (ref "RAM_LOGIC1") (pin "14") (pinfunction "A0B") (pintype "input")))
    (net (code "36") (name "/VCC")
      (node (ref "RAM_BANK0") (pin "28") (pinfunction "VCC") (pintype "power_in"))
      (node (ref "RAM_BANK1") (pin "28") (pinfunction "VCC") (pintype "power_in"))
      (node (ref "RAM_BANK2") (pin "28") (pinfunction "VCC") (pintype "power_in"))
      (node (ref "RAM_BANK3") (pin "28") (pinfunction "VCC") (pintype "power_in"))
      (node (ref "RAM_BOARD_CONN1") (pin "32") (pinfunction "Pin_32") (pintype "passive"))
      (node (ref "RAM_LOGIC1") (pin "16") (pinfunction "VCC") (pintype "power_in")))
    (net (code "37") (name "/WE0")
      (node (ref "RAM_BANK0") (pin "27") (pinfunction "~{WE}") (pintype "input"))
      (node (ref "RAM_LOGIC1") (pin "4") (pinfunction "Y0A") (pintype "output")))
    (net (code "38") (name "/WE1")
      (node (ref "RAM_BANK1") (pin "27") (pinfunction "~{WE}") (pintype "input"))
      (node (ref "RAM_LOGIC1") (pin "6") (pinfunction "Y2A") (pintype "output")))
    (net (code "39") (name "/WE2")
      (node (ref "RAM_BANK2") (pin "27") (pinfunction "~{WE}") (pintype "input"))
      (node (ref "RAM_LOGIC1") (pin "12") (pinfunction "Y0B") (pintype "output")))
    (net (code "40") (name "/WE3")
      (node (ref "RAM_BANK3") (pin "27") (pinfunction "~{WE}") (pintype "input"))
      (node (ref "RAM_LOGIC1") (pin "10") (pinfunction "Y2B") (pintype "output")))))