# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "--cc --exe DMATopAXI_AXIL_AXI-harness.cpp --assert --coverage-user -Wno-fatal -Wno-WIDTH -Wno-STMTDLY --top-module DMATopAXI_AXIL_AXI +define+TOP_TYPE=VDMATopAXI_AXIL_AXI -CFLAGS -O1 -DVL_USER_STOP -DVL_USER_FATAL -DVL_USER_FINISH -DTOP_TYPE=VDMATopAXI_AXIL_AXI -include VDMATopAXI_AXIL_AXI.h -fPIC -shared -I'/usr/lib/jvm/java-11-openjdk-amd64/include' -I'/usr/lib/jvm/java-11-openjdk-amd64/include/linux' -fvisibility=hidden -Mdir /home/yxy/smallDMA/test_run_dir/ControllerSpec_should_perform_2D_MM2MM_transfer_with_stride_1_mem_to_2_slaves/verilated -LDFLAGS -shared -dynamiclib -fvisibility=hidden --trace DMATopAXI_AXIL_AXI.sv"
T    103371   229173  1745635707    31298929  1745635707    31298929 "/home/yxy/smallDMA/test_run_dir/ControllerSpec_should_perform_2D_MM2MM_transfer_with_stride_1_mem_to_2_slaves/verilated/VDMATopAXI_AXIL_AXI.cpp"
T     22543   228636  1745635707    31298929  1745635707    31298929 "/home/yxy/smallDMA/test_run_dir/ControllerSpec_should_perform_2D_MM2MM_transfer_with_stride_1_mem_to_2_slaves/verilated/VDMATopAXI_AXIL_AXI.h"
T      2185   229179  1745635707    31298929  1745635707    31298929 "/home/yxy/smallDMA/test_run_dir/ControllerSpec_should_perform_2D_MM2MM_transfer_with_stride_1_mem_to_2_slaves/verilated/VDMATopAXI_AXIL_AXI.mk"
T     61990   229038  1745635707    31298929  1745635707    31298929 "/home/yxy/smallDMA/test_run_dir/ControllerSpec_should_perform_2D_MM2MM_transfer_with_stride_1_mem_to_2_slaves/verilated/VDMATopAXI_AXIL_AXI__Slow.cpp"
T       654    22442  1745635707    31298929  1745635707    31298929 "/home/yxy/smallDMA/test_run_dir/ControllerSpec_should_perform_2D_MM2MM_transfer_with_stride_1_mem_to_2_slaves/verilated/VDMATopAXI_AXIL_AXI__Syms.cpp"
T      1040    30205  1745635707    31298929  1745635707    31298929 "/home/yxy/smallDMA/test_run_dir/ControllerSpec_should_perform_2D_MM2MM_transfer_with_stride_1_mem_to_2_slaves/verilated/VDMATopAXI_AXIL_AXI__Syms.h"
T     36128   149156  1745635707    31298929  1745635707    31298929 "/home/yxy/smallDMA/test_run_dir/ControllerSpec_should_perform_2D_MM2MM_transfer_with_stride_1_mem_to_2_slaves/verilated/VDMATopAXI_AXIL_AXI__Trace.cpp"
T    128747   149145  1745635707    31298929  1745635707    31298929 "/home/yxy/smallDMA/test_run_dir/ControllerSpec_should_perform_2D_MM2MM_transfer_with_stride_1_mem_to_2_slaves/verilated/VDMATopAXI_AXIL_AXI__Trace__Slow.cpp"
T      1555   229186  1745635707    31298929  1745635707    31298929 "/home/yxy/smallDMA/test_run_dir/ControllerSpec_should_perform_2D_MM2MM_transfer_with_stride_1_mem_to_2_slaves/verilated/VDMATopAXI_AXIL_AXI__ver.d"
T         0        0  1745635707    31298929  1745635707    31298929 "/home/yxy/smallDMA/test_run_dir/ControllerSpec_should_perform_2D_MM2MM_transfer_with_stride_1_mem_to_2_slaves/verilated/VDMATopAXI_AXIL_AXI__verFiles.dat"
T      1700   229174  1745635707    31298929  1745635707    31298929 "/home/yxy/smallDMA/test_run_dir/ControllerSpec_should_perform_2D_MM2MM_transfer_with_stride_1_mem_to_2_slaves/verilated/VDMATopAXI_AXIL_AXI_classes.mk"
S   7892640    11960  1723884283   623365479  1598506306           0 "/usr/bin/verilator_bin"
S    202810   229164  1745635706   911298944  1745635706   911298944 "DMATopAXI_AXIL_AXI.sv"
