```verilog
module top_module (
    input a,
    input b,
    input c,
    input d,
    output out
);

    // Simplification based on the given Karnaugh map
    // K-map Simplification yields the following terms:
    // F = a'b + ab' + bd'c' + b'cd

    assign out = (~a & b) | (a & ~b) | (b & ~d & ~c) | (~b & c & d);

endmodule
```
