This code was written between 2023 and 2024. Starting from May 2022, I began learning Verilog and VHDL concepts, as well as FPGA design tools such as Xilinx ISE and Xilinx Vivado.
