digraph "CFG for '_Z12vector_axpbyifPKfiifPfii' function" {
	label="CFG for '_Z12vector_axpbyifPKfiifPfii' function";

	Node0x64af740 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%9:\l  %10 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %11 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %12 = getelementptr i8, i8 addrspace(4)* %11, i64 4\l  %13 = bitcast i8 addrspace(4)* %12 to i16 addrspace(4)*\l  %14 = load i16, i16 addrspace(4)* %13, align 4, !range !4, !invariant.load !5\l  %15 = zext i16 %14 to i32\l  %16 = mul i32 %10, %15\l  %17 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %18 = add i32 %16, %17\l  %19 = icmp slt i32 %18, %0\l  br i1 %19, label %20, label %34\l|{<s0>T|<s1>F}}"];
	Node0x64af740:s0 -> Node0x64b21f0;
	Node0x64af740:s1 -> Node0x64b2280;
	Node0x64b21f0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%20:\l20:                                               \l  %21 = mul nsw i32 %18, %4\l  %22 = add nsw i32 %21, %3\l  %23 = mul nsw i32 %18, %8\l  %24 = add nsw i32 %23, %7\l  %25 = sext i32 %22 to i64\l  %26 = getelementptr inbounds float, float addrspace(1)* %2, i64 %25\l  %27 = load float, float addrspace(1)* %26, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %28 = fmul contract float %27, %1\l  %29 = sext i32 %24 to i64\l  %30 = getelementptr inbounds float, float addrspace(1)* %6, i64 %29\l  %31 = load float, float addrspace(1)* %30, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %32 = fmul contract float %31, %5\l  %33 = fadd contract float %28, %32\l  store float %33, float addrspace(1)* %30, align 4, !tbaa !7\l  br label %34\l}"];
	Node0x64b21f0 -> Node0x64b2280;
	Node0x64b2280 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%34:\l34:                                               \l  ret void\l}"];
}
