0.6
2017.4
Dec 15 2017
20:57:24
/home/tansei/Desktop/cpu_jikken/1stcore.v,1538842951,verilog,,,,f_core,,xil_defaultlib,/opt/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
/home/tansei/Desktop/cpu_jikken/1stcore_all.v,1538840556,verilog,,/home/tansei/Desktop/cpu_jikken/project_3/project_3.ip_user_files/bd/design_1/sim/design_1.v,,f_core_all,,xil_defaultlib,/opt/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
/home/tansei/Desktop/cpu_jikken/1stcore_io.v,1538844888,verilog,,/home/tansei/Desktop/cpu_jikken/project_3/project_3.ip_user_files/bd/design_1/sim/design_1.v,,io,,xil_defaultlib,/opt/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
/home/tansei/Desktop/cpu_jikken/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_0_0/sim/design_1_blk_mem_gen_0_0.v,1538841534,verilog,,/home/tansei/Desktop/cpu_jikken/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_1_0/sim/design_1_blk_mem_gen_1_0.v,,design_1_blk_mem_gen_0_0,,xil_defaultlib,/opt/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
/home/tansei/Desktop/cpu_jikken/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_1_0/sim/design_1_blk_mem_gen_1_0.v,1538841534,verilog,,/home/tansei/Desktop/cpu_jikken/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_2_0/sim/design_1_blk_mem_gen_2_0.v,,design_1_blk_mem_gen_1_0,,xil_defaultlib,/opt/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
/home/tansei/Desktop/cpu_jikken/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_2_0/sim/design_1_blk_mem_gen_2_0.v,1538841534,verilog,,/home/tansei/Desktop/cpu_jikken/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_3_0/sim/design_1_blk_mem_gen_3_0.v,,design_1_blk_mem_gen_2_0,,xil_defaultlib,/opt/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
/home/tansei/Desktop/cpu_jikken/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_3_0/sim/design_1_blk_mem_gen_3_0.v,1538841534,verilog,,/home/tansei/Desktop/cpu_jikken/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v,,design_1_blk_mem_gen_3_0,,xil_defaultlib,/opt/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
/home/tansei/Desktop/cpu_jikken/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_f_core_0_0/sim/design_1_f_core_0_0.v,1538841534,verilog,,/home/tansei/Desktop/cpu_jikken/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_io_0_0/sim/design_1_io_0_0.v,,design_1_f_core_0_0,,xil_defaultlib,/opt/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
/home/tansei/Desktop/cpu_jikken/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_f_core_all_0_0/sim/design_1_f_core_all_0_0.v,1538840331,verilog,,/home/tansei/Desktop/cpu_jikken/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_f_core_0_0/sim/design_1_f_core_0_0.v,,design_1_f_core_all_0_0,,xil_defaultlib,/opt/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
/home/tansei/Desktop/cpu_jikken/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_io_0_0/sim/design_1_io_0_0.v,1538841534,verilog,,/home/tansei/Desktop/cpu_jikken/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_0_0/sim/design_1_blk_mem_gen_0_0.v,,design_1_io_0_0,,xil_defaultlib,/opt/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
/home/tansei/Desktop/cpu_jikken/project_3/project_3.ip_user_files/bd/design_1/sim/design_1.v,1538842995,verilog,,/home/tansei/Desktop/cpu_jikken/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_f_core_all_0_0/sim/design_1_f_core_all_0_0.v,,design_1,,xil_defaultlib,/opt/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
/home/tansei/Desktop/cpu_jikken/project_3/project_3.sim/sim_1/behav/xsim/glbl.v,1513215259,verilog,,,,glbl,,xil_defaultlib,,,,,,
/home/tansei/Desktop/cpu_jikken/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v,1538840331,verilog,,,,design_1_wrapper,,xil_defaultlib,/opt/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
/home/tansei/Desktop/cpu_jikken/uart_rx.sv,1538630252,systemVerilog,,,,uart_rx,,xil_defaultlib,/opt/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
/home/tansei/Desktop/cpu_jikken/uart_tx.sv,1538840310,systemVerilog,,,,uart_tx,,xil_defaultlib,/opt/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
