module fancy_counter{
	input {
		clock clk;
		async nreset;
		comb(clk) en;
	}
	output unsigned {
		sync(clk)<16> data;
		comb(clk)<16> fancy_data;	
	}
}

impl fancy_counter{
	reg counter{
		clk, nreset, en,
		next: trunc(data + 1u1),
		data,
	};

	sync(clk) auto counter_last;
	reg delayed{
		clk, nreset, en,
		next: data,
		data: counter_last
	};

	fancy_data = match (data) {
		0 => 17,
		1 => 1287,
		17 => 2137,
		default => trunc((counter_last ^ data) + data),
	};
}

