=========================================================================================================
Auto created by Tang Dynasty v5.6.71036
   Copyright (c) 2012-2023 Anlogic Inc.
Fri Jul  5 17:04:01 2024
=========================================================================================================


Top Model:                CortexM0_SoC                                                    
Device:                   eagle_s20                                                       
Timing Constraint File:   ../../m0soc.sdc                                                 
STA Level:                Detail                                                          
Speed Grade:              NA                                                              

=========================================================================================================
Timing constraint:        clock: clk                                                      
Clock = clk, period 41.6ns, rising at 20.8ns, falling at 0ns

10198 endpoints analyzed totally, and more than 2000000000 paths analyzed
0 errors detected : 0 setup errors (TNS = 0.000), 0 hold errors (TNS = 0.000)
Minimum period is 32.492ns
---------------------------------------------------------------------------------------------------------

Paths for end point u_logic/Ca7bx6_reg_syn_4 (15462204 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     9.108 ns                                                        
 Start Point:             u_logic/Lfgbx6_reg_syn_8.clk (rising edge triggered by clock clk)
 End Point:               u_logic/Ca7bx6_reg_syn_4.mi[0] (rising edge triggered by clock clk)
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         32.240ns  (logic 13.465ns, net 18.775ns, 41% logic)             
 Logic Levels:            33 ( LUT4=20 LUT5=7 LUT3=4 LUT2=2 )                             

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 clk                                                                                 0.000       0.000                    
 clk_syn_12.ipad                                             hier                    0.000       0.000                    
 clk_syn_12.di                                               cell (PAD)              1.660       1.660                    
 u_logic/Lfgbx6_reg_syn_8.clk (clk_dup_11)                   net                     2.061       3.721      ../../../rtl/CortexM0_SoC.v(3)
 launch clock edge                                                                  20.800      24.521
---------------------------------------------------------------------------------------------------------
 u_logic/Lfgbx6_reg_syn_8.q[1]                               clk2q                   0.146 r    24.667
 u_logic/T3abx6_reg_syn_8.a[0] (u_logic/Lfgbx6)              net  (fanout = 4)       0.492 r    25.159      ../../../rtl/cortexm0ds_logic.v(1709)
 u_logic/T3abx6_reg_syn_8.f[0]                               cell (LUT4)             0.408 r    25.567
 u_logic/Glphu6_syn_3543.a[1] (u_logic/Glphu6_syn_1168)      net  (fanout = 2)       0.456 r    26.023      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_3543.fx[0]                               cell (LUT5)             0.618 r    26.641
 u_logic/Glphu6_syn_3302.d[1] (u_logic/Glphu6_syn_1170)      net  (fanout = 5)       0.788 r    27.429      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_3302.f[1]                                cell (LUT3)             0.262 r    27.691
 u_logic/Glphu6_syn_4240.b[1] (u_logic/V1sow6)               net  (fanout = 2)       0.459 r    28.150      ../../../rtl/cortexm0ds_logic.v(1221)
 u_logic/Glphu6_syn_4240.f[1]                                cell (LUT4)             0.333 r    28.483
 u_logic/Glphu6_syn_4132.a[1] (u_logic/Glphu6_syn_1181)      net  (fanout = 1)       0.456 r    28.939      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_4132.f[1]                                cell (LUT4)             0.408 r    29.347
 u_logic/Glphu6_syn_4132.a[0] (u_logic/Glphu6_syn_1183)      net  (fanout = 1)       0.456 r    29.803      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_4132.f[0]                                cell (LUT4)             0.408 r    30.211
 u_logic/Glphu6_syn_3198.a[0] (u_logic/M6fow6)               net  (fanout = 5)       0.470 r    30.681      ../../../rtl/cortexm0ds_logic.v(1049)
 u_logic/Glphu6_syn_3198.f[0]                                cell (LUT4)             0.424 r    31.105
 u_logic/Glphu6_syn_3608.a[0] (u_logic/Glphu6_syn_1186)      net  (fanout = 2)       0.594 r    31.699      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_3608.f[0]                                cell (LUT5)             0.424 r    32.123
 u_logic/Glphu6_syn_3525.a[0] (u_logic/Glphu6_syn_1214)      net  (fanout = 1)       0.309 r    32.432      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_3525.f[0]                                cell (LUT5)             0.424 r    32.856
 u_logic/Slyax6_reg_syn_8.d[1] (u_logic/Glphu6_syn_1216)     net  (fanout = 8)       0.499 r    33.355      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Slyax6_reg_syn_8.f[1]                               cell (LUT3)             0.262 r    33.617
 u_logic/Glphu6_syn_3346.b[0] (u_logic/Glphu6_syn_1220)      net  (fanout = 2)       0.456 r    34.073      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_3346.f[0]                                cell (LUT4)             0.431 r    34.504
 u_logic/Glphu6_syn_4138.a[0] (u_logic/Glphu6_syn_1225)      net  (fanout = 1)       0.738 r    35.242      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_4138.f[0]                                cell (LUT4)             0.424 r    35.666
 u_logic/Glphu6_syn_3346.d[1] (u_logic/Glphu6_syn_1227)      net  (fanout = 10)      0.499 r    36.165      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_3346.f[1]                                cell (LUT4)             0.262 r    36.427
 u_logic/Glphu6_syn_3356.b[1] (u_logic/Glphu6_syn_1347)      net  (fanout = 2)       0.757 r    37.184      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_3356.f[1]                                cell (LUT4)             0.431 r    37.615
 u_logic/Qkohu6_syn_388.a[0] (u_logic/Glphu6_syn_1351)       net  (fanout = 1)       0.307 r    37.922      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Qkohu6_syn_388.f[0]                                 cell (LUT4)             0.408 r    38.330
 u_logic/Glphu6_syn_4194.d[1] (u_logic/Glphu6_syn_1353)      net  (fanout = 12)      0.601 r    38.931      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_4194.f[1]                                cell (LUT3)             0.262 r    39.193
 u_logic/Glphu6_syn_4176.a[0] (u_logic/Glphu6_syn_1355)      net  (fanout = 2)       0.456 r    39.649      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_4176.f[0]                                cell (LUT4)             0.408 r    40.057
 u_logic/Glphu6_syn_4160.a[0] (u_logic/Glphu6_syn_1360)      net  (fanout = 1)       0.309 r    40.366      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_4160.f[0]                                cell (LUT4)             0.408 r    40.774
 u_logic/Glphu6_syn_4176.d[1] (u_logic/Glphu6_syn_1362)      net  (fanout = 4)       0.309 r    41.083      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_4176.f[1]                                cell (LUT4)             0.205 r    41.288
 u_logic/Glphu6_syn_4114.b[1] (u_logic/Glphu6_syn_1368)      net  (fanout = 3)       0.515 r    41.803      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_4114.f[1]                                cell (LUT4)             0.431 r    42.234
 u_logic/Glphu6_syn_4114.a[0] (u_logic/Glphu6_syn_1372)      net  (fanout = 1)       0.158 r    42.392      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_4114.f[0]                                cell (LUT4)             0.424 r    42.816
 u_logic/Glphu6_syn_4169.a[1] (u_logic/Glphu6_syn_1374)      net  (fanout = 7)       0.344 r    43.160      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_4169.f[1]                                cell (LUT4)             0.424 r    43.584
 u_logic/Glphu6_syn_3596.a[1] (u_logic/Glphu6_syn_1376)      net  (fanout = 2)       0.594 r    44.178      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_3596.fx[0]                               cell (LUT5)             0.618 r    44.796
 u_logic/Glphu6_syn_3594.a[0] (u_logic/Glphu6_syn_1378)      net  (fanout = 1)       0.355 r    45.151      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_3594.f[0]                                cell (LUT5)             0.424 r    45.575
 u_logic/Glphu6_syn_3581.a[1] (u_logic/Glphu6_syn_1384)      net  (fanout = 3)       0.468 r    46.043      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_3581.fx[0]                               cell (LUT5)             0.618 r    46.661
 u_logic/Glphu6_syn_3531.a[0] (u_logic/Glphu6_syn_1413)      net  (fanout = 5)       0.676 r    47.337      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_3531.fx[0]                               cell (LUT5)             0.618 r    47.955
 u_logic/Glphu6_syn_3971.d[1] (u_logic/Glphu6_syn_1455)      net  (fanout = 2)       0.652 r    48.607      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_3971.f[1]                                cell (LUT4)             0.262 r    48.869
 u_logic/Glphu6_syn_3336.a[1] (u_logic/Glphu6_syn_1474)      net  (fanout = 5)       0.681 r    49.550      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_3336.f[1]                                cell (LUT2)             0.424 r    49.974
 u_logic/Qijpw6_reg_syn_425.a[0] (u_logic/Glphu6_syn_1476)   net  (fanout = 1)       0.738 r    50.712      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Qijpw6_reg_syn_425.f[0]                             cell (LUT4)             0.424 r    51.136
 u_logic/Slohu6_syn_71.a[1] (u_logic/Glphu6_syn_1492)        net  (fanout = 3)       0.515 r    51.651      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Slohu6_syn_71.f[1]                                  cell (LUT4)             0.424 r    52.075
 u_logic/Bfjpw6_reg_syn_3110.a[0] (u_logic/Slohu6_syn_6)     net  (fanout = 8)       0.962 r    53.037      ../../../rtl/cortexm0ds_logic.v(151)
 u_logic/Bfjpw6_reg_syn_3110.f[0]                            cell (LUT4)             0.408 r    53.445
 u_logic/Jdohu6_syn_20.d[1] (u_logic/Jdohu6_syn_4)           net  (fanout = 1)       0.307 r    53.752      ../../../rtl/cortexm0ds_logic.v(148)
 u_logic/Jdohu6_syn_20.f[1]                                  cell (LUT2)             0.262 r    54.014
 u_logic/Zr8bx6_reg_syn_5.d[1] (u_logic/Jdohu6_syn_6)        net  (fanout = 2)       0.862 r    54.876      ../../../rtl/cortexm0ds_logic.v(148)
 u_logic/Zr8bx6_reg_syn_5.f[1]                               cell (LUT3)             0.205 r    55.081
 u_logic/Ca7bx6_reg_syn_4.mi[0] (u_logic/Vrmiu6)             net  (fanout = 15)      1.537 r    56.618      ../../../rtl/cortexm0ds_logic.v(608)
 u_logic/Ca7bx6_reg_syn_4                                    path2reg0               0.143      56.761
 Arrival time                                                                       56.761                  (33 lvl)      

 source latency                                                                      0.000       0.000                    
 clk                                                                                 0.000       0.000                    
 clk_syn_12.ipad                                             hier                    0.000       0.000                    
 clk_syn_12.di                                               cell (PAD)              1.493       1.493                    
 u_logic/Ca7bx6_reg_syn_4.clk (clk_dup_11)                   net                     1.852       3.345      ../../../rtl/CortexM0_SoC.v(3)
 capture clock edge                                                                 62.400      65.745
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      65.629
 clock uncertainty                                                                  -0.000      65.629
 clock recovergence pessimism                                                        0.240      65.869
 Required time                                                                      65.869            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               9.108ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     9.108 ns                                                        
 Start Point:             u_logic/Lfgbx6_reg_syn_8.clk (rising edge triggered by clock clk)
 End Point:               u_logic/Ca7bx6_reg_syn_4.mi[0] (rising edge triggered by clock clk)
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         32.240ns  (logic 13.465ns, net 18.775ns, 41% logic)             
 Logic Levels:            33 ( LUT4=20 LUT5=7 LUT3=4 LUT2=2 )                             

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 clk                                                                                 0.000       0.000                    
 clk_syn_12.ipad                                             hier                    0.000       0.000                    
 clk_syn_12.di                                               cell (PAD)              1.660       1.660                    
 u_logic/Lfgbx6_reg_syn_8.clk (clk_dup_11)                   net                     2.061       3.721      ../../../rtl/CortexM0_SoC.v(3)
 launch clock edge                                                                  20.800      24.521
---------------------------------------------------------------------------------------------------------
 u_logic/Lfgbx6_reg_syn_8.q[1]                               clk2q                   0.146 r    24.667
 u_logic/T3abx6_reg_syn_8.a[0] (u_logic/Lfgbx6)              net  (fanout = 4)       0.492 r    25.159      ../../../rtl/cortexm0ds_logic.v(1709)
 u_logic/T3abx6_reg_syn_8.f[0]                               cell (LUT4)             0.408 r    25.567
 u_logic/Glphu6_syn_3543.a[0] (u_logic/Glphu6_syn_1168)      net  (fanout = 2)       0.456 r    26.023      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_3543.fx[0]                               cell (LUT5)             0.618 r    26.641
 u_logic/Glphu6_syn_3302.d[1] (u_logic/Glphu6_syn_1170)      net  (fanout = 5)       0.788 r    27.429      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_3302.f[1]                                cell (LUT3)             0.262 r    27.691
 u_logic/Glphu6_syn_4240.b[1] (u_logic/V1sow6)               net  (fanout = 2)       0.459 r    28.150      ../../../rtl/cortexm0ds_logic.v(1221)
 u_logic/Glphu6_syn_4240.f[1]                                cell (LUT4)             0.333 r    28.483
 u_logic/Glphu6_syn_4132.a[1] (u_logic/Glphu6_syn_1181)      net  (fanout = 1)       0.456 r    28.939      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_4132.f[1]                                cell (LUT4)             0.408 r    29.347
 u_logic/Glphu6_syn_4132.a[0] (u_logic/Glphu6_syn_1183)      net  (fanout = 1)       0.456 r    29.803      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_4132.f[0]                                cell (LUT4)             0.408 r    30.211
 u_logic/Glphu6_syn_3198.a[0] (u_logic/M6fow6)               net  (fanout = 5)       0.470 r    30.681      ../../../rtl/cortexm0ds_logic.v(1049)
 u_logic/Glphu6_syn_3198.f[0]                                cell (LUT4)             0.424 r    31.105
 u_logic/Glphu6_syn_3608.a[0] (u_logic/Glphu6_syn_1186)      net  (fanout = 2)       0.594 r    31.699      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_3608.f[0]                                cell (LUT5)             0.424 r    32.123
 u_logic/Glphu6_syn_3525.a[0] (u_logic/Glphu6_syn_1214)      net  (fanout = 1)       0.309 r    32.432      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_3525.f[0]                                cell (LUT5)             0.424 r    32.856
 u_logic/Slyax6_reg_syn_8.d[1] (u_logic/Glphu6_syn_1216)     net  (fanout = 8)       0.499 r    33.355      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Slyax6_reg_syn_8.f[1]                               cell (LUT3)             0.262 r    33.617
 u_logic/Glphu6_syn_3346.b[0] (u_logic/Glphu6_syn_1220)      net  (fanout = 2)       0.456 r    34.073      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_3346.f[0]                                cell (LUT4)             0.431 r    34.504
 u_logic/Glphu6_syn_4138.a[0] (u_logic/Glphu6_syn_1225)      net  (fanout = 1)       0.738 r    35.242      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_4138.f[0]                                cell (LUT4)             0.424 r    35.666
 u_logic/Glphu6_syn_3346.d[1] (u_logic/Glphu6_syn_1227)      net  (fanout = 10)      0.499 r    36.165      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_3346.f[1]                                cell (LUT4)             0.262 r    36.427
 u_logic/Glphu6_syn_3356.b[1] (u_logic/Glphu6_syn_1347)      net  (fanout = 2)       0.757 r    37.184      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_3356.f[1]                                cell (LUT4)             0.431 r    37.615
 u_logic/Qkohu6_syn_388.a[0] (u_logic/Glphu6_syn_1351)       net  (fanout = 1)       0.307 r    37.922      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Qkohu6_syn_388.f[0]                                 cell (LUT4)             0.408 r    38.330
 u_logic/Glphu6_syn_4194.d[1] (u_logic/Glphu6_syn_1353)      net  (fanout = 12)      0.601 r    38.931      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_4194.f[1]                                cell (LUT3)             0.262 r    39.193
 u_logic/Glphu6_syn_4176.a[0] (u_logic/Glphu6_syn_1355)      net  (fanout = 2)       0.456 r    39.649      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_4176.f[0]                                cell (LUT4)             0.408 r    40.057
 u_logic/Glphu6_syn_4160.a[0] (u_logic/Glphu6_syn_1360)      net  (fanout = 1)       0.309 r    40.366      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_4160.f[0]                                cell (LUT4)             0.408 r    40.774
 u_logic/Glphu6_syn_4176.d[1] (u_logic/Glphu6_syn_1362)      net  (fanout = 4)       0.309 r    41.083      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_4176.f[1]                                cell (LUT4)             0.205 r    41.288
 u_logic/Glphu6_syn_4114.b[1] (u_logic/Glphu6_syn_1368)      net  (fanout = 3)       0.515 r    41.803      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_4114.f[1]                                cell (LUT4)             0.431 r    42.234
 u_logic/Glphu6_syn_4114.a[0] (u_logic/Glphu6_syn_1372)      net  (fanout = 1)       0.158 r    42.392      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_4114.f[0]                                cell (LUT4)             0.424 r    42.816
 u_logic/Glphu6_syn_4169.a[1] (u_logic/Glphu6_syn_1374)      net  (fanout = 7)       0.344 r    43.160      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_4169.f[1]                                cell (LUT4)             0.424 r    43.584
 u_logic/Glphu6_syn_3596.a[1] (u_logic/Glphu6_syn_1376)      net  (fanout = 2)       0.594 r    44.178      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_3596.fx[0]                               cell (LUT5)             0.618 r    44.796
 u_logic/Glphu6_syn_3594.a[0] (u_logic/Glphu6_syn_1378)      net  (fanout = 1)       0.355 r    45.151      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_3594.f[0]                                cell (LUT5)             0.424 r    45.575
 u_logic/Glphu6_syn_3581.a[1] (u_logic/Glphu6_syn_1384)      net  (fanout = 3)       0.468 r    46.043      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_3581.fx[0]                               cell (LUT5)             0.618 r    46.661
 u_logic/Glphu6_syn_3531.a[0] (u_logic/Glphu6_syn_1413)      net  (fanout = 5)       0.676 r    47.337      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_3531.fx[0]                               cell (LUT5)             0.618 r    47.955
 u_logic/Glphu6_syn_3971.d[1] (u_logic/Glphu6_syn_1455)      net  (fanout = 2)       0.652 r    48.607      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_3971.f[1]                                cell (LUT4)             0.262 r    48.869
 u_logic/Glphu6_syn_3336.a[1] (u_logic/Glphu6_syn_1474)      net  (fanout = 5)       0.681 r    49.550      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_3336.f[1]                                cell (LUT2)             0.424 r    49.974
 u_logic/Qijpw6_reg_syn_425.a[0] (u_logic/Glphu6_syn_1476)   net  (fanout = 1)       0.738 r    50.712      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Qijpw6_reg_syn_425.f[0]                             cell (LUT4)             0.424 r    51.136
 u_logic/Slohu6_syn_71.a[1] (u_logic/Glphu6_syn_1492)        net  (fanout = 3)       0.515 r    51.651      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Slohu6_syn_71.f[1]                                  cell (LUT4)             0.424 r    52.075
 u_logic/Bfjpw6_reg_syn_3110.a[0] (u_logic/Slohu6_syn_6)     net  (fanout = 8)       0.962 r    53.037      ../../../rtl/cortexm0ds_logic.v(151)
 u_logic/Bfjpw6_reg_syn_3110.f[0]                            cell (LUT4)             0.408 r    53.445
 u_logic/Jdohu6_syn_20.d[1] (u_logic/Jdohu6_syn_4)           net  (fanout = 1)       0.307 r    53.752      ../../../rtl/cortexm0ds_logic.v(148)
 u_logic/Jdohu6_syn_20.f[1]                                  cell (LUT2)             0.262 r    54.014
 u_logic/Zr8bx6_reg_syn_5.d[1] (u_logic/Jdohu6_syn_6)        net  (fanout = 2)       0.862 r    54.876      ../../../rtl/cortexm0ds_logic.v(148)
 u_logic/Zr8bx6_reg_syn_5.f[1]                               cell (LUT3)             0.205 r    55.081
 u_logic/Ca7bx6_reg_syn_4.mi[0] (u_logic/Vrmiu6)             net  (fanout = 15)      1.537 r    56.618      ../../../rtl/cortexm0ds_logic.v(608)
 u_logic/Ca7bx6_reg_syn_4                                    path2reg0               0.143      56.761
 Arrival time                                                                       56.761                  (33 lvl)      

 source latency                                                                      0.000       0.000                    
 clk                                                                                 0.000       0.000                    
 clk_syn_12.ipad                                             hier                    0.000       0.000                    
 clk_syn_12.di                                               cell (PAD)              1.493       1.493                    
 u_logic/Ca7bx6_reg_syn_4.clk (clk_dup_11)                   net                     1.852       3.345      ../../../rtl/CortexM0_SoC.v(3)
 capture clock edge                                                                 62.400      65.745
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      65.629
 clock uncertainty                                                                  -0.000      65.629
 clock recovergence pessimism                                                        0.240      65.869
 Required time                                                                      65.869            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               9.108ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     9.108 ns                                                        
 Start Point:             u_logic/Lfgbx6_reg_syn_8.clk (rising edge triggered by clock clk)
 End Point:               u_logic/Ca7bx6_reg_syn_4.mi[0] (rising edge triggered by clock clk)
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         32.240ns  (logic 13.465ns, net 18.775ns, 41% logic)             
 Logic Levels:            33 ( LUT4=20 LUT5=7 LUT3=4 LUT2=2 )                             

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 clk                                                                                 0.000       0.000                    
 clk_syn_12.ipad                                             hier                    0.000       0.000                    
 clk_syn_12.di                                               cell (PAD)              1.660       1.660                    
 u_logic/Lfgbx6_reg_syn_8.clk (clk_dup_11)                   net                     2.061       3.721      ../../../rtl/CortexM0_SoC.v(3)
 launch clock edge                                                                  20.800      24.521
---------------------------------------------------------------------------------------------------------
 u_logic/Lfgbx6_reg_syn_8.q[1]                               clk2q                   0.146 r    24.667
 u_logic/T3abx6_reg_syn_8.a[0] (u_logic/Lfgbx6)              net  (fanout = 4)       0.492 r    25.159      ../../../rtl/cortexm0ds_logic.v(1709)
 u_logic/T3abx6_reg_syn_8.f[0]                               cell (LUT4)             0.408 r    25.567
 u_logic/Glphu6_syn_3543.a[1] (u_logic/Glphu6_syn_1168)      net  (fanout = 2)       0.456 r    26.023      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_3543.fx[0]                               cell (LUT5)             0.618 r    26.641
 u_logic/Glphu6_syn_3302.d[1] (u_logic/Glphu6_syn_1170)      net  (fanout = 5)       0.788 r    27.429      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_3302.f[1]                                cell (LUT3)             0.262 r    27.691
 u_logic/Glphu6_syn_4240.b[1] (u_logic/V1sow6)               net  (fanout = 2)       0.459 r    28.150      ../../../rtl/cortexm0ds_logic.v(1221)
 u_logic/Glphu6_syn_4240.f[1]                                cell (LUT4)             0.333 r    28.483
 u_logic/Glphu6_syn_4132.a[1] (u_logic/Glphu6_syn_1181)      net  (fanout = 1)       0.456 r    28.939      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_4132.f[1]                                cell (LUT4)             0.408 r    29.347
 u_logic/Glphu6_syn_4132.a[0] (u_logic/Glphu6_syn_1183)      net  (fanout = 1)       0.456 r    29.803      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_4132.f[0]                                cell (LUT4)             0.408 r    30.211
 u_logic/Glphu6_syn_3198.a[0] (u_logic/M6fow6)               net  (fanout = 5)       0.470 r    30.681      ../../../rtl/cortexm0ds_logic.v(1049)
 u_logic/Glphu6_syn_3198.f[0]                                cell (LUT4)             0.424 r    31.105
 u_logic/Glphu6_syn_3608.a[0] (u_logic/Glphu6_syn_1186)      net  (fanout = 2)       0.594 r    31.699      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_3608.f[0]                                cell (LUT5)             0.424 r    32.123
 u_logic/Glphu6_syn_3525.a[0] (u_logic/Glphu6_syn_1214)      net  (fanout = 1)       0.309 r    32.432      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_3525.f[0]                                cell (LUT5)             0.424 r    32.856
 u_logic/Slyax6_reg_syn_8.d[1] (u_logic/Glphu6_syn_1216)     net  (fanout = 8)       0.499 r    33.355      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Slyax6_reg_syn_8.f[1]                               cell (LUT3)             0.262 r    33.617
 u_logic/Glphu6_syn_3346.b[0] (u_logic/Glphu6_syn_1220)      net  (fanout = 2)       0.456 r    34.073      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_3346.f[0]                                cell (LUT4)             0.431 r    34.504
 u_logic/Glphu6_syn_4138.a[0] (u_logic/Glphu6_syn_1225)      net  (fanout = 1)       0.738 r    35.242      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_4138.f[0]                                cell (LUT4)             0.424 r    35.666
 u_logic/Glphu6_syn_3346.d[1] (u_logic/Glphu6_syn_1227)      net  (fanout = 10)      0.499 r    36.165      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_3346.f[1]                                cell (LUT4)             0.262 r    36.427
 u_logic/Glphu6_syn_3356.b[1] (u_logic/Glphu6_syn_1347)      net  (fanout = 2)       0.757 r    37.184      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_3356.f[1]                                cell (LUT4)             0.431 r    37.615
 u_logic/Qkohu6_syn_388.a[0] (u_logic/Glphu6_syn_1351)       net  (fanout = 1)       0.307 r    37.922      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Qkohu6_syn_388.f[0]                                 cell (LUT4)             0.408 r    38.330
 u_logic/Glphu6_syn_4194.d[1] (u_logic/Glphu6_syn_1353)      net  (fanout = 12)      0.601 r    38.931      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_4194.f[1]                                cell (LUT3)             0.262 r    39.193
 u_logic/Glphu6_syn_4176.a[0] (u_logic/Glphu6_syn_1355)      net  (fanout = 2)       0.456 r    39.649      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_4176.f[0]                                cell (LUT4)             0.408 r    40.057
 u_logic/Glphu6_syn_4160.a[0] (u_logic/Glphu6_syn_1360)      net  (fanout = 1)       0.309 r    40.366      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_4160.f[0]                                cell (LUT4)             0.408 r    40.774
 u_logic/Glphu6_syn_4176.d[1] (u_logic/Glphu6_syn_1362)      net  (fanout = 4)       0.309 r    41.083      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_4176.f[1]                                cell (LUT4)             0.205 r    41.288
 u_logic/Glphu6_syn_4114.b[1] (u_logic/Glphu6_syn_1368)      net  (fanout = 3)       0.515 r    41.803      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_4114.f[1]                                cell (LUT4)             0.431 r    42.234
 u_logic/Glphu6_syn_4114.a[0] (u_logic/Glphu6_syn_1372)      net  (fanout = 1)       0.158 r    42.392      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_4114.f[0]                                cell (LUT4)             0.424 r    42.816
 u_logic/Glphu6_syn_4169.a[1] (u_logic/Glphu6_syn_1374)      net  (fanout = 7)       0.344 r    43.160      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_4169.f[1]                                cell (LUT4)             0.424 r    43.584
 u_logic/Glphu6_syn_3596.a[0] (u_logic/Glphu6_syn_1376)      net  (fanout = 2)       0.594 r    44.178      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_3596.fx[0]                               cell (LUT5)             0.618 r    44.796
 u_logic/Glphu6_syn_3594.a[0] (u_logic/Glphu6_syn_1378)      net  (fanout = 1)       0.355 r    45.151      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_3594.f[0]                                cell (LUT5)             0.424 r    45.575
 u_logic/Glphu6_syn_3581.a[1] (u_logic/Glphu6_syn_1384)      net  (fanout = 3)       0.468 r    46.043      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_3581.fx[0]                               cell (LUT5)             0.618 r    46.661
 u_logic/Glphu6_syn_3531.a[0] (u_logic/Glphu6_syn_1413)      net  (fanout = 5)       0.676 r    47.337      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_3531.fx[0]                               cell (LUT5)             0.618 r    47.955
 u_logic/Glphu6_syn_3971.d[1] (u_logic/Glphu6_syn_1455)      net  (fanout = 2)       0.652 r    48.607      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_3971.f[1]                                cell (LUT4)             0.262 r    48.869
 u_logic/Glphu6_syn_3336.a[1] (u_logic/Glphu6_syn_1474)      net  (fanout = 5)       0.681 r    49.550      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_3336.f[1]                                cell (LUT2)             0.424 r    49.974
 u_logic/Qijpw6_reg_syn_425.a[0] (u_logic/Glphu6_syn_1476)   net  (fanout = 1)       0.738 r    50.712      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Qijpw6_reg_syn_425.f[0]                             cell (LUT4)             0.424 r    51.136
 u_logic/Slohu6_syn_71.a[1] (u_logic/Glphu6_syn_1492)        net  (fanout = 3)       0.515 r    51.651      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Slohu6_syn_71.f[1]                                  cell (LUT4)             0.424 r    52.075
 u_logic/Bfjpw6_reg_syn_3110.a[0] (u_logic/Slohu6_syn_6)     net  (fanout = 8)       0.962 r    53.037      ../../../rtl/cortexm0ds_logic.v(151)
 u_logic/Bfjpw6_reg_syn_3110.f[0]                            cell (LUT4)             0.408 r    53.445
 u_logic/Jdohu6_syn_20.d[1] (u_logic/Jdohu6_syn_4)           net  (fanout = 1)       0.307 r    53.752      ../../../rtl/cortexm0ds_logic.v(148)
 u_logic/Jdohu6_syn_20.f[1]                                  cell (LUT2)             0.262 r    54.014
 u_logic/Zr8bx6_reg_syn_5.d[1] (u_logic/Jdohu6_syn_6)        net  (fanout = 2)       0.862 r    54.876      ../../../rtl/cortexm0ds_logic.v(148)
 u_logic/Zr8bx6_reg_syn_5.f[1]                               cell (LUT3)             0.205 r    55.081
 u_logic/Ca7bx6_reg_syn_4.mi[0] (u_logic/Vrmiu6)             net  (fanout = 15)      1.537 r    56.618      ../../../rtl/cortexm0ds_logic.v(608)
 u_logic/Ca7bx6_reg_syn_4                                    path2reg0               0.143      56.761
 Arrival time                                                                       56.761                  (33 lvl)      

 source latency                                                                      0.000       0.000                    
 clk                                                                                 0.000       0.000                    
 clk_syn_12.ipad                                             hier                    0.000       0.000                    
 clk_syn_12.di                                               cell (PAD)              1.493       1.493                    
 u_logic/Ca7bx6_reg_syn_4.clk (clk_dup_11)                   net                     1.852       3.345      ../../../rtl/CortexM0_SoC.v(3)
 capture clock edge                                                                 62.400      65.745
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      65.629
 clock uncertainty                                                                  -0.000      65.629
 clock recovergence pessimism                                                        0.240      65.869
 Required time                                                                      65.869            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               9.108ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_logic/C87bx6_reg_syn_5 (15462204 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     9.162 ns                                                        
 Start Point:             u_logic/Lfgbx6_reg_syn_8.clk (rising edge triggered by clock clk)
 End Point:               u_logic/C87bx6_reg_syn_5.mi[0] (rising edge triggered by clock clk)
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         32.186ns  (logic 13.465ns, net 18.721ns, 41% logic)             
 Logic Levels:            33 ( LUT4=20 LUT5=7 LUT3=4 LUT2=2 )                             

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 clk                                                                                 0.000       0.000                    
 clk_syn_12.ipad                                             hier                    0.000       0.000                    
 clk_syn_12.di                                               cell (PAD)              1.660       1.660                    
 u_logic/Lfgbx6_reg_syn_8.clk (clk_dup_11)                   net                     2.061       3.721      ../../../rtl/CortexM0_SoC.v(3)
 launch clock edge                                                                  20.800      24.521
---------------------------------------------------------------------------------------------------------
 u_logic/Lfgbx6_reg_syn_8.q[1]                               clk2q                   0.146 r    24.667
 u_logic/T3abx6_reg_syn_8.a[0] (u_logic/Lfgbx6)              net  (fanout = 4)       0.492 r    25.159      ../../../rtl/cortexm0ds_logic.v(1709)
 u_logic/T3abx6_reg_syn_8.f[0]                               cell (LUT4)             0.408 r    25.567
 u_logic/Glphu6_syn_3543.a[1] (u_logic/Glphu6_syn_1168)      net  (fanout = 2)       0.456 r    26.023      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_3543.fx[0]                               cell (LUT5)             0.618 r    26.641
 u_logic/Glphu6_syn_3302.d[1] (u_logic/Glphu6_syn_1170)      net  (fanout = 5)       0.788 r    27.429      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_3302.f[1]                                cell (LUT3)             0.262 r    27.691
 u_logic/Glphu6_syn_4240.b[1] (u_logic/V1sow6)               net  (fanout = 2)       0.459 r    28.150      ../../../rtl/cortexm0ds_logic.v(1221)
 u_logic/Glphu6_syn_4240.f[1]                                cell (LUT4)             0.333 r    28.483
 u_logic/Glphu6_syn_4132.a[1] (u_logic/Glphu6_syn_1181)      net  (fanout = 1)       0.456 r    28.939      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_4132.f[1]                                cell (LUT4)             0.408 r    29.347
 u_logic/Glphu6_syn_4132.a[0] (u_logic/Glphu6_syn_1183)      net  (fanout = 1)       0.456 r    29.803      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_4132.f[0]                                cell (LUT4)             0.408 r    30.211
 u_logic/Glphu6_syn_3198.a[0] (u_logic/M6fow6)               net  (fanout = 5)       0.470 r    30.681      ../../../rtl/cortexm0ds_logic.v(1049)
 u_logic/Glphu6_syn_3198.f[0]                                cell (LUT4)             0.424 r    31.105
 u_logic/Glphu6_syn_3608.a[0] (u_logic/Glphu6_syn_1186)      net  (fanout = 2)       0.594 r    31.699      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_3608.f[0]                                cell (LUT5)             0.424 r    32.123
 u_logic/Glphu6_syn_3525.a[0] (u_logic/Glphu6_syn_1214)      net  (fanout = 1)       0.309 r    32.432      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_3525.f[0]                                cell (LUT5)             0.424 r    32.856
 u_logic/Slyax6_reg_syn_8.d[1] (u_logic/Glphu6_syn_1216)     net  (fanout = 8)       0.499 r    33.355      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Slyax6_reg_syn_8.f[1]                               cell (LUT3)             0.262 r    33.617
 u_logic/Glphu6_syn_3346.b[0] (u_logic/Glphu6_syn_1220)      net  (fanout = 2)       0.456 r    34.073      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_3346.f[0]                                cell (LUT4)             0.431 r    34.504
 u_logic/Glphu6_syn_4138.a[0] (u_logic/Glphu6_syn_1225)      net  (fanout = 1)       0.738 r    35.242      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_4138.f[0]                                cell (LUT4)             0.424 r    35.666
 u_logic/Glphu6_syn_3346.d[1] (u_logic/Glphu6_syn_1227)      net  (fanout = 10)      0.499 r    36.165      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_3346.f[1]                                cell (LUT4)             0.262 r    36.427
 u_logic/Glphu6_syn_3356.b[1] (u_logic/Glphu6_syn_1347)      net  (fanout = 2)       0.757 r    37.184      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_3356.f[1]                                cell (LUT4)             0.431 r    37.615
 u_logic/Qkohu6_syn_388.a[0] (u_logic/Glphu6_syn_1351)       net  (fanout = 1)       0.307 r    37.922      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Qkohu6_syn_388.f[0]                                 cell (LUT4)             0.408 r    38.330
 u_logic/Glphu6_syn_4194.d[1] (u_logic/Glphu6_syn_1353)      net  (fanout = 12)      0.601 r    38.931      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_4194.f[1]                                cell (LUT3)             0.262 r    39.193
 u_logic/Glphu6_syn_4176.a[0] (u_logic/Glphu6_syn_1355)      net  (fanout = 2)       0.456 r    39.649      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_4176.f[0]                                cell (LUT4)             0.408 r    40.057
 u_logic/Glphu6_syn_4160.a[0] (u_logic/Glphu6_syn_1360)      net  (fanout = 1)       0.309 r    40.366      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_4160.f[0]                                cell (LUT4)             0.408 r    40.774
 u_logic/Glphu6_syn_4176.d[1] (u_logic/Glphu6_syn_1362)      net  (fanout = 4)       0.309 r    41.083      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_4176.f[1]                                cell (LUT4)             0.205 r    41.288
 u_logic/Glphu6_syn_4114.b[1] (u_logic/Glphu6_syn_1368)      net  (fanout = 3)       0.515 r    41.803      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_4114.f[1]                                cell (LUT4)             0.431 r    42.234
 u_logic/Glphu6_syn_4114.a[0] (u_logic/Glphu6_syn_1372)      net  (fanout = 1)       0.158 r    42.392      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_4114.f[0]                                cell (LUT4)             0.424 r    42.816
 u_logic/Glphu6_syn_4169.a[1] (u_logic/Glphu6_syn_1374)      net  (fanout = 7)       0.344 r    43.160      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_4169.f[1]                                cell (LUT4)             0.424 r    43.584
 u_logic/Glphu6_syn_3596.a[1] (u_logic/Glphu6_syn_1376)      net  (fanout = 2)       0.594 r    44.178      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_3596.fx[0]                               cell (LUT5)             0.618 r    44.796
 u_logic/Glphu6_syn_3594.a[0] (u_logic/Glphu6_syn_1378)      net  (fanout = 1)       0.355 r    45.151      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_3594.f[0]                                cell (LUT5)             0.424 r    45.575
 u_logic/Glphu6_syn_3581.a[1] (u_logic/Glphu6_syn_1384)      net  (fanout = 3)       0.468 r    46.043      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_3581.fx[0]                               cell (LUT5)             0.618 r    46.661
 u_logic/Glphu6_syn_3531.a[0] (u_logic/Glphu6_syn_1413)      net  (fanout = 5)       0.676 r    47.337      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_3531.fx[0]                               cell (LUT5)             0.618 r    47.955
 u_logic/Glphu6_syn_3971.d[1] (u_logic/Glphu6_syn_1455)      net  (fanout = 2)       0.652 r    48.607      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_3971.f[1]                                cell (LUT4)             0.262 r    48.869
 u_logic/Glphu6_syn_3336.a[1] (u_logic/Glphu6_syn_1474)      net  (fanout = 5)       0.681 r    49.550      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_3336.f[1]                                cell (LUT2)             0.424 r    49.974
 u_logic/Qijpw6_reg_syn_425.a[0] (u_logic/Glphu6_syn_1476)   net  (fanout = 1)       0.738 r    50.712      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Qijpw6_reg_syn_425.f[0]                             cell (LUT4)             0.424 r    51.136
 u_logic/Slohu6_syn_71.a[1] (u_logic/Glphu6_syn_1492)        net  (fanout = 3)       0.515 r    51.651      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Slohu6_syn_71.f[1]                                  cell (LUT4)             0.424 r    52.075
 u_logic/Bfjpw6_reg_syn_3110.a[0] (u_logic/Slohu6_syn_6)     net  (fanout = 8)       0.962 r    53.037      ../../../rtl/cortexm0ds_logic.v(151)
 u_logic/Bfjpw6_reg_syn_3110.f[0]                            cell (LUT4)             0.408 r    53.445
 u_logic/Jdohu6_syn_20.d[1] (u_logic/Jdohu6_syn_4)           net  (fanout = 1)       0.307 r    53.752      ../../../rtl/cortexm0ds_logic.v(148)
 u_logic/Jdohu6_syn_20.f[1]                                  cell (LUT2)             0.262 r    54.014
 u_logic/Zr8bx6_reg_syn_5.d[1] (u_logic/Jdohu6_syn_6)        net  (fanout = 2)       0.862 r    54.876      ../../../rtl/cortexm0ds_logic.v(148)
 u_logic/Zr8bx6_reg_syn_5.f[1]                               cell (LUT3)             0.205 r    55.081
 u_logic/C87bx6_reg_syn_5.mi[0] (u_logic/Vrmiu6)             net  (fanout = 15)      1.483 r    56.564      ../../../rtl/cortexm0ds_logic.v(608)
 u_logic/C87bx6_reg_syn_5                                    path2reg0               0.143      56.707
 Arrival time                                                                       56.707                  (33 lvl)      

 source latency                                                                      0.000       0.000                    
 clk                                                                                 0.000       0.000                    
 clk_syn_12.ipad                                             hier                    0.000       0.000                    
 clk_syn_12.di                                               cell (PAD)              1.493       1.493                    
 u_logic/C87bx6_reg_syn_5.clk (clk_dup_11)                   net                     1.852       3.345      ../../../rtl/CortexM0_SoC.v(3)
 capture clock edge                                                                 62.400      65.745
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      65.629
 clock uncertainty                                                                  -0.000      65.629
 clock recovergence pessimism                                                        0.240      65.869
 Required time                                                                      65.869            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               9.162ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     9.162 ns                                                        
 Start Point:             u_logic/Lfgbx6_reg_syn_8.clk (rising edge triggered by clock clk)
 End Point:               u_logic/C87bx6_reg_syn_5.mi[0] (rising edge triggered by clock clk)
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         32.186ns  (logic 13.465ns, net 18.721ns, 41% logic)             
 Logic Levels:            33 ( LUT4=20 LUT5=7 LUT3=4 LUT2=2 )                             

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 clk                                                                                 0.000       0.000                    
 clk_syn_12.ipad                                             hier                    0.000       0.000                    
 clk_syn_12.di                                               cell (PAD)              1.660       1.660                    
 u_logic/Lfgbx6_reg_syn_8.clk (clk_dup_11)                   net                     2.061       3.721      ../../../rtl/CortexM0_SoC.v(3)
 launch clock edge                                                                  20.800      24.521
---------------------------------------------------------------------------------------------------------
 u_logic/Lfgbx6_reg_syn_8.q[1]                               clk2q                   0.146 r    24.667
 u_logic/T3abx6_reg_syn_8.a[0] (u_logic/Lfgbx6)              net  (fanout = 4)       0.492 r    25.159      ../../../rtl/cortexm0ds_logic.v(1709)
 u_logic/T3abx6_reg_syn_8.f[0]                               cell (LUT4)             0.408 r    25.567
 u_logic/Glphu6_syn_3543.a[0] (u_logic/Glphu6_syn_1168)      net  (fanout = 2)       0.456 r    26.023      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_3543.fx[0]                               cell (LUT5)             0.618 r    26.641
 u_logic/Glphu6_syn_3302.d[1] (u_logic/Glphu6_syn_1170)      net  (fanout = 5)       0.788 r    27.429      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_3302.f[1]                                cell (LUT3)             0.262 r    27.691
 u_logic/Glphu6_syn_4240.b[1] (u_logic/V1sow6)               net  (fanout = 2)       0.459 r    28.150      ../../../rtl/cortexm0ds_logic.v(1221)
 u_logic/Glphu6_syn_4240.f[1]                                cell (LUT4)             0.333 r    28.483
 u_logic/Glphu6_syn_4132.a[1] (u_logic/Glphu6_syn_1181)      net  (fanout = 1)       0.456 r    28.939      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_4132.f[1]                                cell (LUT4)             0.408 r    29.347
 u_logic/Glphu6_syn_4132.a[0] (u_logic/Glphu6_syn_1183)      net  (fanout = 1)       0.456 r    29.803      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_4132.f[0]                                cell (LUT4)             0.408 r    30.211
 u_logic/Glphu6_syn_3198.a[0] (u_logic/M6fow6)               net  (fanout = 5)       0.470 r    30.681      ../../../rtl/cortexm0ds_logic.v(1049)
 u_logic/Glphu6_syn_3198.f[0]                                cell (LUT4)             0.424 r    31.105
 u_logic/Glphu6_syn_3608.a[0] (u_logic/Glphu6_syn_1186)      net  (fanout = 2)       0.594 r    31.699      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_3608.f[0]                                cell (LUT5)             0.424 r    32.123
 u_logic/Glphu6_syn_3525.a[0] (u_logic/Glphu6_syn_1214)      net  (fanout = 1)       0.309 r    32.432      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_3525.f[0]                                cell (LUT5)             0.424 r    32.856
 u_logic/Slyax6_reg_syn_8.d[1] (u_logic/Glphu6_syn_1216)     net  (fanout = 8)       0.499 r    33.355      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Slyax6_reg_syn_8.f[1]                               cell (LUT3)             0.262 r    33.617
 u_logic/Glphu6_syn_3346.b[0] (u_logic/Glphu6_syn_1220)      net  (fanout = 2)       0.456 r    34.073      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_3346.f[0]                                cell (LUT4)             0.431 r    34.504
 u_logic/Glphu6_syn_4138.a[0] (u_logic/Glphu6_syn_1225)      net  (fanout = 1)       0.738 r    35.242      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_4138.f[0]                                cell (LUT4)             0.424 r    35.666
 u_logic/Glphu6_syn_3346.d[1] (u_logic/Glphu6_syn_1227)      net  (fanout = 10)      0.499 r    36.165      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_3346.f[1]                                cell (LUT4)             0.262 r    36.427
 u_logic/Glphu6_syn_3356.b[1] (u_logic/Glphu6_syn_1347)      net  (fanout = 2)       0.757 r    37.184      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_3356.f[1]                                cell (LUT4)             0.431 r    37.615
 u_logic/Qkohu6_syn_388.a[0] (u_logic/Glphu6_syn_1351)       net  (fanout = 1)       0.307 r    37.922      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Qkohu6_syn_388.f[0]                                 cell (LUT4)             0.408 r    38.330
 u_logic/Glphu6_syn_4194.d[1] (u_logic/Glphu6_syn_1353)      net  (fanout = 12)      0.601 r    38.931      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_4194.f[1]                                cell (LUT3)             0.262 r    39.193
 u_logic/Glphu6_syn_4176.a[0] (u_logic/Glphu6_syn_1355)      net  (fanout = 2)       0.456 r    39.649      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_4176.f[0]                                cell (LUT4)             0.408 r    40.057
 u_logic/Glphu6_syn_4160.a[0] (u_logic/Glphu6_syn_1360)      net  (fanout = 1)       0.309 r    40.366      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_4160.f[0]                                cell (LUT4)             0.408 r    40.774
 u_logic/Glphu6_syn_4176.d[1] (u_logic/Glphu6_syn_1362)      net  (fanout = 4)       0.309 r    41.083      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_4176.f[1]                                cell (LUT4)             0.205 r    41.288
 u_logic/Glphu6_syn_4114.b[1] (u_logic/Glphu6_syn_1368)      net  (fanout = 3)       0.515 r    41.803      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_4114.f[1]                                cell (LUT4)             0.431 r    42.234
 u_logic/Glphu6_syn_4114.a[0] (u_logic/Glphu6_syn_1372)      net  (fanout = 1)       0.158 r    42.392      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_4114.f[0]                                cell (LUT4)             0.424 r    42.816
 u_logic/Glphu6_syn_4169.a[1] (u_logic/Glphu6_syn_1374)      net  (fanout = 7)       0.344 r    43.160      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_4169.f[1]                                cell (LUT4)             0.424 r    43.584
 u_logic/Glphu6_syn_3596.a[1] (u_logic/Glphu6_syn_1376)      net  (fanout = 2)       0.594 r    44.178      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_3596.fx[0]                               cell (LUT5)             0.618 r    44.796
 u_logic/Glphu6_syn_3594.a[0] (u_logic/Glphu6_syn_1378)      net  (fanout = 1)       0.355 r    45.151      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_3594.f[0]                                cell (LUT5)             0.424 r    45.575
 u_logic/Glphu6_syn_3581.a[1] (u_logic/Glphu6_syn_1384)      net  (fanout = 3)       0.468 r    46.043      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_3581.fx[0]                               cell (LUT5)             0.618 r    46.661
 u_logic/Glphu6_syn_3531.a[0] (u_logic/Glphu6_syn_1413)      net  (fanout = 5)       0.676 r    47.337      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_3531.fx[0]                               cell (LUT5)             0.618 r    47.955
 u_logic/Glphu6_syn_3971.d[1] (u_logic/Glphu6_syn_1455)      net  (fanout = 2)       0.652 r    48.607      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_3971.f[1]                                cell (LUT4)             0.262 r    48.869
 u_logic/Glphu6_syn_3336.a[1] (u_logic/Glphu6_syn_1474)      net  (fanout = 5)       0.681 r    49.550      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_3336.f[1]                                cell (LUT2)             0.424 r    49.974
 u_logic/Qijpw6_reg_syn_425.a[0] (u_logic/Glphu6_syn_1476)   net  (fanout = 1)       0.738 r    50.712      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Qijpw6_reg_syn_425.f[0]                             cell (LUT4)             0.424 r    51.136
 u_logic/Slohu6_syn_71.a[1] (u_logic/Glphu6_syn_1492)        net  (fanout = 3)       0.515 r    51.651      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Slohu6_syn_71.f[1]                                  cell (LUT4)             0.424 r    52.075
 u_logic/Bfjpw6_reg_syn_3110.a[0] (u_logic/Slohu6_syn_6)     net  (fanout = 8)       0.962 r    53.037      ../../../rtl/cortexm0ds_logic.v(151)
 u_logic/Bfjpw6_reg_syn_3110.f[0]                            cell (LUT4)             0.408 r    53.445
 u_logic/Jdohu6_syn_20.d[1] (u_logic/Jdohu6_syn_4)           net  (fanout = 1)       0.307 r    53.752      ../../../rtl/cortexm0ds_logic.v(148)
 u_logic/Jdohu6_syn_20.f[1]                                  cell (LUT2)             0.262 r    54.014
 u_logic/Zr8bx6_reg_syn_5.d[1] (u_logic/Jdohu6_syn_6)        net  (fanout = 2)       0.862 r    54.876      ../../../rtl/cortexm0ds_logic.v(148)
 u_logic/Zr8bx6_reg_syn_5.f[1]                               cell (LUT3)             0.205 r    55.081
 u_logic/C87bx6_reg_syn_5.mi[0] (u_logic/Vrmiu6)             net  (fanout = 15)      1.483 r    56.564      ../../../rtl/cortexm0ds_logic.v(608)
 u_logic/C87bx6_reg_syn_5                                    path2reg0               0.143      56.707
 Arrival time                                                                       56.707                  (33 lvl)      

 source latency                                                                      0.000       0.000                    
 clk                                                                                 0.000       0.000                    
 clk_syn_12.ipad                                             hier                    0.000       0.000                    
 clk_syn_12.di                                               cell (PAD)              1.493       1.493                    
 u_logic/C87bx6_reg_syn_5.clk (clk_dup_11)                   net                     1.852       3.345      ../../../rtl/CortexM0_SoC.v(3)
 capture clock edge                                                                 62.400      65.745
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      65.629
 clock uncertainty                                                                  -0.000      65.629
 clock recovergence pessimism                                                        0.240      65.869
 Required time                                                                      65.869            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               9.162ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     9.162 ns                                                        
 Start Point:             u_logic/Lfgbx6_reg_syn_8.clk (rising edge triggered by clock clk)
 End Point:               u_logic/C87bx6_reg_syn_5.mi[0] (rising edge triggered by clock clk)
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         32.186ns  (logic 13.465ns, net 18.721ns, 41% logic)             
 Logic Levels:            33 ( LUT4=20 LUT5=7 LUT3=4 LUT2=2 )                             

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 clk                                                                                 0.000       0.000                    
 clk_syn_12.ipad                                             hier                    0.000       0.000                    
 clk_syn_12.di                                               cell (PAD)              1.660       1.660                    
 u_logic/Lfgbx6_reg_syn_8.clk (clk_dup_11)                   net                     2.061       3.721      ../../../rtl/CortexM0_SoC.v(3)
 launch clock edge                                                                  20.800      24.521
---------------------------------------------------------------------------------------------------------
 u_logic/Lfgbx6_reg_syn_8.q[1]                               clk2q                   0.146 r    24.667
 u_logic/T3abx6_reg_syn_8.a[0] (u_logic/Lfgbx6)              net  (fanout = 4)       0.492 r    25.159      ../../../rtl/cortexm0ds_logic.v(1709)
 u_logic/T3abx6_reg_syn_8.f[0]                               cell (LUT4)             0.408 r    25.567
 u_logic/Glphu6_syn_3543.a[1] (u_logic/Glphu6_syn_1168)      net  (fanout = 2)       0.456 r    26.023      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_3543.fx[0]                               cell (LUT5)             0.618 r    26.641
 u_logic/Glphu6_syn_3302.d[1] (u_logic/Glphu6_syn_1170)      net  (fanout = 5)       0.788 r    27.429      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_3302.f[1]                                cell (LUT3)             0.262 r    27.691
 u_logic/Glphu6_syn_4240.b[1] (u_logic/V1sow6)               net  (fanout = 2)       0.459 r    28.150      ../../../rtl/cortexm0ds_logic.v(1221)
 u_logic/Glphu6_syn_4240.f[1]                                cell (LUT4)             0.333 r    28.483
 u_logic/Glphu6_syn_4132.a[1] (u_logic/Glphu6_syn_1181)      net  (fanout = 1)       0.456 r    28.939      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_4132.f[1]                                cell (LUT4)             0.408 r    29.347
 u_logic/Glphu6_syn_4132.a[0] (u_logic/Glphu6_syn_1183)      net  (fanout = 1)       0.456 r    29.803      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_4132.f[0]                                cell (LUT4)             0.408 r    30.211
 u_logic/Glphu6_syn_3198.a[0] (u_logic/M6fow6)               net  (fanout = 5)       0.470 r    30.681      ../../../rtl/cortexm0ds_logic.v(1049)
 u_logic/Glphu6_syn_3198.f[0]                                cell (LUT4)             0.424 r    31.105
 u_logic/Glphu6_syn_3608.a[0] (u_logic/Glphu6_syn_1186)      net  (fanout = 2)       0.594 r    31.699      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_3608.f[0]                                cell (LUT5)             0.424 r    32.123
 u_logic/Glphu6_syn_3525.a[0] (u_logic/Glphu6_syn_1214)      net  (fanout = 1)       0.309 r    32.432      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_3525.f[0]                                cell (LUT5)             0.424 r    32.856
 u_logic/Slyax6_reg_syn_8.d[1] (u_logic/Glphu6_syn_1216)     net  (fanout = 8)       0.499 r    33.355      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Slyax6_reg_syn_8.f[1]                               cell (LUT3)             0.262 r    33.617
 u_logic/Glphu6_syn_3346.b[0] (u_logic/Glphu6_syn_1220)      net  (fanout = 2)       0.456 r    34.073      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_3346.f[0]                                cell (LUT4)             0.431 r    34.504
 u_logic/Glphu6_syn_4138.a[0] (u_logic/Glphu6_syn_1225)      net  (fanout = 1)       0.738 r    35.242      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_4138.f[0]                                cell (LUT4)             0.424 r    35.666
 u_logic/Glphu6_syn_3346.d[1] (u_logic/Glphu6_syn_1227)      net  (fanout = 10)      0.499 r    36.165      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_3346.f[1]                                cell (LUT4)             0.262 r    36.427
 u_logic/Glphu6_syn_3356.b[1] (u_logic/Glphu6_syn_1347)      net  (fanout = 2)       0.757 r    37.184      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_3356.f[1]                                cell (LUT4)             0.431 r    37.615
 u_logic/Qkohu6_syn_388.a[0] (u_logic/Glphu6_syn_1351)       net  (fanout = 1)       0.307 r    37.922      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Qkohu6_syn_388.f[0]                                 cell (LUT4)             0.408 r    38.330
 u_logic/Glphu6_syn_4194.d[1] (u_logic/Glphu6_syn_1353)      net  (fanout = 12)      0.601 r    38.931      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_4194.f[1]                                cell (LUT3)             0.262 r    39.193
 u_logic/Glphu6_syn_4176.a[0] (u_logic/Glphu6_syn_1355)      net  (fanout = 2)       0.456 r    39.649      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_4176.f[0]                                cell (LUT4)             0.408 r    40.057
 u_logic/Glphu6_syn_4160.a[0] (u_logic/Glphu6_syn_1360)      net  (fanout = 1)       0.309 r    40.366      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_4160.f[0]                                cell (LUT4)             0.408 r    40.774
 u_logic/Glphu6_syn_4176.d[1] (u_logic/Glphu6_syn_1362)      net  (fanout = 4)       0.309 r    41.083      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_4176.f[1]                                cell (LUT4)             0.205 r    41.288
 u_logic/Glphu6_syn_4114.b[1] (u_logic/Glphu6_syn_1368)      net  (fanout = 3)       0.515 r    41.803      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_4114.f[1]                                cell (LUT4)             0.431 r    42.234
 u_logic/Glphu6_syn_4114.a[0] (u_logic/Glphu6_syn_1372)      net  (fanout = 1)       0.158 r    42.392      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_4114.f[0]                                cell (LUT4)             0.424 r    42.816
 u_logic/Glphu6_syn_4169.a[1] (u_logic/Glphu6_syn_1374)      net  (fanout = 7)       0.344 r    43.160      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_4169.f[1]                                cell (LUT4)             0.424 r    43.584
 u_logic/Glphu6_syn_3596.a[0] (u_logic/Glphu6_syn_1376)      net  (fanout = 2)       0.594 r    44.178      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_3596.fx[0]                               cell (LUT5)             0.618 r    44.796
 u_logic/Glphu6_syn_3594.a[0] (u_logic/Glphu6_syn_1378)      net  (fanout = 1)       0.355 r    45.151      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_3594.f[0]                                cell (LUT5)             0.424 r    45.575
 u_logic/Glphu6_syn_3581.a[1] (u_logic/Glphu6_syn_1384)      net  (fanout = 3)       0.468 r    46.043      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_3581.fx[0]                               cell (LUT5)             0.618 r    46.661
 u_logic/Glphu6_syn_3531.a[0] (u_logic/Glphu6_syn_1413)      net  (fanout = 5)       0.676 r    47.337      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_3531.fx[0]                               cell (LUT5)             0.618 r    47.955
 u_logic/Glphu6_syn_3971.d[1] (u_logic/Glphu6_syn_1455)      net  (fanout = 2)       0.652 r    48.607      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_3971.f[1]                                cell (LUT4)             0.262 r    48.869
 u_logic/Glphu6_syn_3336.a[1] (u_logic/Glphu6_syn_1474)      net  (fanout = 5)       0.681 r    49.550      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_3336.f[1]                                cell (LUT2)             0.424 r    49.974
 u_logic/Qijpw6_reg_syn_425.a[0] (u_logic/Glphu6_syn_1476)   net  (fanout = 1)       0.738 r    50.712      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Qijpw6_reg_syn_425.f[0]                             cell (LUT4)             0.424 r    51.136
 u_logic/Slohu6_syn_71.a[1] (u_logic/Glphu6_syn_1492)        net  (fanout = 3)       0.515 r    51.651      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Slohu6_syn_71.f[1]                                  cell (LUT4)             0.424 r    52.075
 u_logic/Bfjpw6_reg_syn_3110.a[0] (u_logic/Slohu6_syn_6)     net  (fanout = 8)       0.962 r    53.037      ../../../rtl/cortexm0ds_logic.v(151)
 u_logic/Bfjpw6_reg_syn_3110.f[0]                            cell (LUT4)             0.408 r    53.445
 u_logic/Jdohu6_syn_20.d[1] (u_logic/Jdohu6_syn_4)           net  (fanout = 1)       0.307 r    53.752      ../../../rtl/cortexm0ds_logic.v(148)
 u_logic/Jdohu6_syn_20.f[1]                                  cell (LUT2)             0.262 r    54.014
 u_logic/Zr8bx6_reg_syn_5.d[1] (u_logic/Jdohu6_syn_6)        net  (fanout = 2)       0.862 r    54.876      ../../../rtl/cortexm0ds_logic.v(148)
 u_logic/Zr8bx6_reg_syn_5.f[1]                               cell (LUT3)             0.205 r    55.081
 u_logic/C87bx6_reg_syn_5.mi[0] (u_logic/Vrmiu6)             net  (fanout = 15)      1.483 r    56.564      ../../../rtl/cortexm0ds_logic.v(608)
 u_logic/C87bx6_reg_syn_5                                    path2reg0               0.143      56.707
 Arrival time                                                                       56.707                  (33 lvl)      

 source latency                                                                      0.000       0.000                    
 clk                                                                                 0.000       0.000                    
 clk_syn_12.ipad                                             hier                    0.000       0.000                    
 clk_syn_12.di                                               cell (PAD)              1.493       1.493                    
 u_logic/C87bx6_reg_syn_5.clk (clk_dup_11)                   net                     1.852       3.345      ../../../rtl/CortexM0_SoC.v(3)
 capture clock edge                                                                 62.400      65.745
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      65.629
 clock uncertainty                                                                  -0.000      65.629
 clock recovergence pessimism                                                        0.240      65.869
 Required time                                                                      65.869            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               9.162ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_logic/Bfjpw6_reg_syn_2448 (18346708 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     9.468 ns                                                        
 Start Point:             u_logic/Lfgbx6_reg_syn_8.clk (rising edge triggered by clock clk)
 End Point:               u_logic/Bfjpw6_reg_syn_2448.mi[0] (rising edge triggered by clock clk)
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         31.880ns  (logic 13.465ns, net 18.415ns, 42% logic)             
 Logic Levels:            33 ( LUT4=19 LUT5=7 LUT3=4 LUT2=3 )                             

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 clk                                                                                 0.000       0.000                    
 clk_syn_12.ipad                                             hier                    0.000       0.000                    
 clk_syn_12.di                                               cell (PAD)              1.660       1.660                    
 u_logic/Lfgbx6_reg_syn_8.clk (clk_dup_11)                   net                     2.061       3.721      ../../../rtl/CortexM0_SoC.v(3)
 launch clock edge                                                                  20.800      24.521
---------------------------------------------------------------------------------------------------------
 u_logic/Lfgbx6_reg_syn_8.q[1]                               clk2q                   0.146 r    24.667
 u_logic/T3abx6_reg_syn_8.a[0] (u_logic/Lfgbx6)              net  (fanout = 4)       0.492 r    25.159      ../../../rtl/cortexm0ds_logic.v(1709)
 u_logic/T3abx6_reg_syn_8.f[0]                               cell (LUT4)             0.408 r    25.567
 u_logic/Glphu6_syn_3543.a[1] (u_logic/Glphu6_syn_1168)      net  (fanout = 2)       0.456 r    26.023      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_3543.fx[0]                               cell (LUT5)             0.618 r    26.641
 u_logic/Glphu6_syn_3302.d[1] (u_logic/Glphu6_syn_1170)      net  (fanout = 5)       0.788 r    27.429      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_3302.f[1]                                cell (LUT3)             0.262 r    27.691
 u_logic/Glphu6_syn_4240.b[1] (u_logic/V1sow6)               net  (fanout = 2)       0.459 r    28.150      ../../../rtl/cortexm0ds_logic.v(1221)
 u_logic/Glphu6_syn_4240.f[1]                                cell (LUT4)             0.333 r    28.483
 u_logic/Glphu6_syn_4132.a[1] (u_logic/Glphu6_syn_1181)      net  (fanout = 1)       0.456 r    28.939      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_4132.f[1]                                cell (LUT4)             0.408 r    29.347
 u_logic/Glphu6_syn_4132.a[0] (u_logic/Glphu6_syn_1183)      net  (fanout = 1)       0.456 r    29.803      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_4132.f[0]                                cell (LUT4)             0.408 r    30.211
 u_logic/Glphu6_syn_3198.a[0] (u_logic/M6fow6)               net  (fanout = 5)       0.470 r    30.681      ../../../rtl/cortexm0ds_logic.v(1049)
 u_logic/Glphu6_syn_3198.f[0]                                cell (LUT4)             0.424 r    31.105
 u_logic/Glphu6_syn_3608.a[0] (u_logic/Glphu6_syn_1186)      net  (fanout = 2)       0.594 r    31.699      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_3608.f[0]                                cell (LUT5)             0.424 r    32.123
 u_logic/Glphu6_syn_3525.a[0] (u_logic/Glphu6_syn_1214)      net  (fanout = 1)       0.309 r    32.432      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_3525.f[0]                                cell (LUT5)             0.424 r    32.856
 u_logic/Slyax6_reg_syn_8.d[1] (u_logic/Glphu6_syn_1216)     net  (fanout = 8)       0.499 r    33.355      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Slyax6_reg_syn_8.f[1]                               cell (LUT3)             0.262 r    33.617
 u_logic/Glphu6_syn_3346.b[0] (u_logic/Glphu6_syn_1220)      net  (fanout = 2)       0.456 r    34.073      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_3346.f[0]                                cell (LUT4)             0.431 r    34.504
 u_logic/Glphu6_syn_4138.a[0] (u_logic/Glphu6_syn_1225)      net  (fanout = 1)       0.738 r    35.242      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_4138.f[0]                                cell (LUT4)             0.424 r    35.666
 u_logic/Glphu6_syn_3346.d[1] (u_logic/Glphu6_syn_1227)      net  (fanout = 10)      0.499 r    36.165      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_3346.f[1]                                cell (LUT4)             0.262 r    36.427
 u_logic/Glphu6_syn_3356.b[1] (u_logic/Glphu6_syn_1347)      net  (fanout = 2)       0.757 r    37.184      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_3356.f[1]                                cell (LUT4)             0.431 r    37.615
 u_logic/Qkohu6_syn_388.a[0] (u_logic/Glphu6_syn_1351)       net  (fanout = 1)       0.307 r    37.922      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Qkohu6_syn_388.f[0]                                 cell (LUT4)             0.408 r    38.330
 u_logic/Glphu6_syn_4194.d[1] (u_logic/Glphu6_syn_1353)      net  (fanout = 12)      0.601 r    38.931      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_4194.f[1]                                cell (LUT3)             0.262 r    39.193
 u_logic/Glphu6_syn_4176.a[0] (u_logic/Glphu6_syn_1355)      net  (fanout = 2)       0.456 r    39.649      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_4176.f[0]                                cell (LUT4)             0.408 r    40.057
 u_logic/Glphu6_syn_4160.a[0] (u_logic/Glphu6_syn_1360)      net  (fanout = 1)       0.309 r    40.366      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_4160.f[0]                                cell (LUT4)             0.408 r    40.774
 u_logic/Glphu6_syn_4176.d[1] (u_logic/Glphu6_syn_1362)      net  (fanout = 4)       0.309 r    41.083      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_4176.f[1]                                cell (LUT4)             0.205 r    41.288
 u_logic/Glphu6_syn_4114.b[1] (u_logic/Glphu6_syn_1368)      net  (fanout = 3)       0.515 r    41.803      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_4114.f[1]                                cell (LUT4)             0.431 r    42.234
 u_logic/Glphu6_syn_4114.a[0] (u_logic/Glphu6_syn_1372)      net  (fanout = 1)       0.158 r    42.392      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_4114.f[0]                                cell (LUT4)             0.424 r    42.816
 u_logic/Glphu6_syn_4169.a[1] (u_logic/Glphu6_syn_1374)      net  (fanout = 7)       0.344 r    43.160      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_4169.f[1]                                cell (LUT4)             0.424 r    43.584
 u_logic/Glphu6_syn_3596.a[1] (u_logic/Glphu6_syn_1376)      net  (fanout = 2)       0.594 r    44.178      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_3596.fx[0]                               cell (LUT5)             0.618 r    44.796
 u_logic/Glphu6_syn_3594.a[0] (u_logic/Glphu6_syn_1378)      net  (fanout = 1)       0.355 r    45.151      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_3594.f[0]                                cell (LUT5)             0.424 r    45.575
 u_logic/Glphu6_syn_3581.a[0] (u_logic/Glphu6_syn_1384)      net  (fanout = 3)       0.468 r    46.043      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_3581.fx[0]                               cell (LUT5)             0.618 r    46.661
 u_logic/Glphu6_syn_3531.a[1] (u_logic/Glphu6_syn_1413)      net  (fanout = 5)       0.676 r    47.337      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_3531.fx[0]                               cell (LUT5)             0.618 r    47.955
 u_logic/Glphu6_syn_3971.d[1] (u_logic/Glphu6_syn_1455)      net  (fanout = 2)       0.652 r    48.607      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_3971.f[1]                                cell (LUT4)             0.262 r    48.869
 u_logic/Glphu6_syn_3336.a[1] (u_logic/Glphu6_syn_1474)      net  (fanout = 5)       0.681 r    49.550      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_3336.f[1]                                cell (LUT2)             0.424 r    49.974
 u_logic/Qijpw6_reg_syn_425.a[0] (u_logic/Glphu6_syn_1476)   net  (fanout = 1)       0.738 r    50.712      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Qijpw6_reg_syn_425.f[0]                             cell (LUT4)             0.424 r    51.136
 u_logic/Vcohu6_syn_26.a[0] (u_logic/Glphu6_syn_1492)        net  (fanout = 3)       0.319 r    51.455      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Vcohu6_syn_26.f[0]                                  cell (LUT4)             0.424 r    51.879
 u_logic/Xkohu6_syn_29.d[0] (u_logic/Glphu6_syn_1496)        net  (fanout = 2)       0.456 r    52.335      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Xkohu6_syn_29.f[0]                                  cell (LUT3)             0.205 r    52.540
 u_logic/Wnohu6_syn_192.a[1] (u_logic/Glphu6_syn_1518)       net  (fanout = 11)      0.656 r    53.196      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Wnohu6_syn_192.f[1]                                 cell (LUT2)             0.408 r    53.604
 u_logic/T40qw6_reg_syn_5.d[0] (u_logic/Wnohu6_syn_80)       net  (fanout = 2)       0.606 r    54.210      ../../../rtl/cortexm0ds_logic.v(152)
 u_logic/T40qw6_reg_syn_5.f[0]                               cell (LUT2)             0.262 r    54.472
 u_logic/Bfjpw6_reg_syn_2448.mi[0] (u_logic/Hsliu6)          net  (fanout = 15)      1.786 r    56.258      ../../../rtl/cortexm0ds_logic.v(595)
 u_logic/Bfjpw6_reg_syn_2448                                 path2reg0               0.143      56.401
 Arrival time                                                                       56.401                  (33 lvl)      

 source latency                                                                      0.000       0.000                    
 clk                                                                                 0.000       0.000                    
 clk_syn_12.ipad                                             hier                    0.000       0.000                    
 clk_syn_12.di                                               cell (PAD)              1.493       1.493                    
 u_logic/Bfjpw6_reg_syn_2448.clk (clk_dup_11)                net                     1.852       3.345      ../../../rtl/CortexM0_SoC.v(3)
 capture clock edge                                                                 62.400      65.745
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      65.629
 clock uncertainty                                                                  -0.000      65.629
 clock recovergence pessimism                                                        0.240      65.869
 Required time                                                                      65.869            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               9.468ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     9.468 ns                                                        
 Start Point:             u_logic/Lfgbx6_reg_syn_8.clk (rising edge triggered by clock clk)
 End Point:               u_logic/Bfjpw6_reg_syn_2448.mi[0] (rising edge triggered by clock clk)
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         31.880ns  (logic 13.465ns, net 18.415ns, 42% logic)             
 Logic Levels:            33 ( LUT4=19 LUT5=7 LUT3=4 LUT2=3 )                             

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 clk                                                                                 0.000       0.000                    
 clk_syn_12.ipad                                             hier                    0.000       0.000                    
 clk_syn_12.di                                               cell (PAD)              1.660       1.660                    
 u_logic/Lfgbx6_reg_syn_8.clk (clk_dup_11)                   net                     2.061       3.721      ../../../rtl/CortexM0_SoC.v(3)
 launch clock edge                                                                  20.800      24.521
---------------------------------------------------------------------------------------------------------
 u_logic/Lfgbx6_reg_syn_8.q[1]                               clk2q                   0.146 r    24.667
 u_logic/T3abx6_reg_syn_8.a[0] (u_logic/Lfgbx6)              net  (fanout = 4)       0.492 r    25.159      ../../../rtl/cortexm0ds_logic.v(1709)
 u_logic/T3abx6_reg_syn_8.f[0]                               cell (LUT4)             0.408 r    25.567
 u_logic/Glphu6_syn_3543.a[0] (u_logic/Glphu6_syn_1168)      net  (fanout = 2)       0.456 r    26.023      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_3543.fx[0]                               cell (LUT5)             0.618 r    26.641
 u_logic/Glphu6_syn_3302.d[1] (u_logic/Glphu6_syn_1170)      net  (fanout = 5)       0.788 r    27.429      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_3302.f[1]                                cell (LUT3)             0.262 r    27.691
 u_logic/Glphu6_syn_4240.b[1] (u_logic/V1sow6)               net  (fanout = 2)       0.459 r    28.150      ../../../rtl/cortexm0ds_logic.v(1221)
 u_logic/Glphu6_syn_4240.f[1]                                cell (LUT4)             0.333 r    28.483
 u_logic/Glphu6_syn_4132.a[1] (u_logic/Glphu6_syn_1181)      net  (fanout = 1)       0.456 r    28.939      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_4132.f[1]                                cell (LUT4)             0.408 r    29.347
 u_logic/Glphu6_syn_4132.a[0] (u_logic/Glphu6_syn_1183)      net  (fanout = 1)       0.456 r    29.803      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_4132.f[0]                                cell (LUT4)             0.408 r    30.211
 u_logic/Glphu6_syn_3198.a[0] (u_logic/M6fow6)               net  (fanout = 5)       0.470 r    30.681      ../../../rtl/cortexm0ds_logic.v(1049)
 u_logic/Glphu6_syn_3198.f[0]                                cell (LUT4)             0.424 r    31.105
 u_logic/Glphu6_syn_3608.a[0] (u_logic/Glphu6_syn_1186)      net  (fanout = 2)       0.594 r    31.699      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_3608.f[0]                                cell (LUT5)             0.424 r    32.123
 u_logic/Glphu6_syn_3525.a[0] (u_logic/Glphu6_syn_1214)      net  (fanout = 1)       0.309 r    32.432      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_3525.f[0]                                cell (LUT5)             0.424 r    32.856
 u_logic/Slyax6_reg_syn_8.d[1] (u_logic/Glphu6_syn_1216)     net  (fanout = 8)       0.499 r    33.355      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Slyax6_reg_syn_8.f[1]                               cell (LUT3)             0.262 r    33.617
 u_logic/Glphu6_syn_3346.b[0] (u_logic/Glphu6_syn_1220)      net  (fanout = 2)       0.456 r    34.073      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_3346.f[0]                                cell (LUT4)             0.431 r    34.504
 u_logic/Glphu6_syn_4138.a[0] (u_logic/Glphu6_syn_1225)      net  (fanout = 1)       0.738 r    35.242      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_4138.f[0]                                cell (LUT4)             0.424 r    35.666
 u_logic/Glphu6_syn_3346.d[1] (u_logic/Glphu6_syn_1227)      net  (fanout = 10)      0.499 r    36.165      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_3346.f[1]                                cell (LUT4)             0.262 r    36.427
 u_logic/Glphu6_syn_3356.b[1] (u_logic/Glphu6_syn_1347)      net  (fanout = 2)       0.757 r    37.184      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_3356.f[1]                                cell (LUT4)             0.431 r    37.615
 u_logic/Qkohu6_syn_388.a[0] (u_logic/Glphu6_syn_1351)       net  (fanout = 1)       0.307 r    37.922      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Qkohu6_syn_388.f[0]                                 cell (LUT4)             0.408 r    38.330
 u_logic/Glphu6_syn_4194.d[1] (u_logic/Glphu6_syn_1353)      net  (fanout = 12)      0.601 r    38.931      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_4194.f[1]                                cell (LUT3)             0.262 r    39.193
 u_logic/Glphu6_syn_4176.a[0] (u_logic/Glphu6_syn_1355)      net  (fanout = 2)       0.456 r    39.649      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_4176.f[0]                                cell (LUT4)             0.408 r    40.057
 u_logic/Glphu6_syn_4160.a[0] (u_logic/Glphu6_syn_1360)      net  (fanout = 1)       0.309 r    40.366      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_4160.f[0]                                cell (LUT4)             0.408 r    40.774
 u_logic/Glphu6_syn_4176.d[1] (u_logic/Glphu6_syn_1362)      net  (fanout = 4)       0.309 r    41.083      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_4176.f[1]                                cell (LUT4)             0.205 r    41.288
 u_logic/Glphu6_syn_4114.b[1] (u_logic/Glphu6_syn_1368)      net  (fanout = 3)       0.515 r    41.803      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_4114.f[1]                                cell (LUT4)             0.431 r    42.234
 u_logic/Glphu6_syn_4114.a[0] (u_logic/Glphu6_syn_1372)      net  (fanout = 1)       0.158 r    42.392      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_4114.f[0]                                cell (LUT4)             0.424 r    42.816
 u_logic/Glphu6_syn_4169.a[1] (u_logic/Glphu6_syn_1374)      net  (fanout = 7)       0.344 r    43.160      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_4169.f[1]                                cell (LUT4)             0.424 r    43.584
 u_logic/Glphu6_syn_3596.a[1] (u_logic/Glphu6_syn_1376)      net  (fanout = 2)       0.594 r    44.178      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_3596.fx[0]                               cell (LUT5)             0.618 r    44.796
 u_logic/Glphu6_syn_3594.a[0] (u_logic/Glphu6_syn_1378)      net  (fanout = 1)       0.355 r    45.151      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_3594.f[0]                                cell (LUT5)             0.424 r    45.575
 u_logic/Glphu6_syn_3581.a[0] (u_logic/Glphu6_syn_1384)      net  (fanout = 3)       0.468 r    46.043      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_3581.fx[0]                               cell (LUT5)             0.618 r    46.661
 u_logic/Glphu6_syn_3531.a[1] (u_logic/Glphu6_syn_1413)      net  (fanout = 5)       0.676 r    47.337      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_3531.fx[0]                               cell (LUT5)             0.618 r    47.955
 u_logic/Glphu6_syn_3971.d[1] (u_logic/Glphu6_syn_1455)      net  (fanout = 2)       0.652 r    48.607      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_3971.f[1]                                cell (LUT4)             0.262 r    48.869
 u_logic/Glphu6_syn_3336.a[1] (u_logic/Glphu6_syn_1474)      net  (fanout = 5)       0.681 r    49.550      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_3336.f[1]                                cell (LUT2)             0.424 r    49.974
 u_logic/Qijpw6_reg_syn_425.a[0] (u_logic/Glphu6_syn_1476)   net  (fanout = 1)       0.738 r    50.712      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Qijpw6_reg_syn_425.f[0]                             cell (LUT4)             0.424 r    51.136
 u_logic/Vcohu6_syn_26.a[0] (u_logic/Glphu6_syn_1492)        net  (fanout = 3)       0.319 r    51.455      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Vcohu6_syn_26.f[0]                                  cell (LUT4)             0.424 r    51.879
 u_logic/Xkohu6_syn_29.d[0] (u_logic/Glphu6_syn_1496)        net  (fanout = 2)       0.456 r    52.335      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Xkohu6_syn_29.f[0]                                  cell (LUT3)             0.205 r    52.540
 u_logic/Wnohu6_syn_192.a[1] (u_logic/Glphu6_syn_1518)       net  (fanout = 11)      0.656 r    53.196      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Wnohu6_syn_192.f[1]                                 cell (LUT2)             0.408 r    53.604
 u_logic/T40qw6_reg_syn_5.d[0] (u_logic/Wnohu6_syn_80)       net  (fanout = 2)       0.606 r    54.210      ../../../rtl/cortexm0ds_logic.v(152)
 u_logic/T40qw6_reg_syn_5.f[0]                               cell (LUT2)             0.262 r    54.472
 u_logic/Bfjpw6_reg_syn_2448.mi[0] (u_logic/Hsliu6)          net  (fanout = 15)      1.786 r    56.258      ../../../rtl/cortexm0ds_logic.v(595)
 u_logic/Bfjpw6_reg_syn_2448                                 path2reg0               0.143      56.401
 Arrival time                                                                       56.401                  (33 lvl)      

 source latency                                                                      0.000       0.000                    
 clk                                                                                 0.000       0.000                    
 clk_syn_12.ipad                                             hier                    0.000       0.000                    
 clk_syn_12.di                                               cell (PAD)              1.493       1.493                    
 u_logic/Bfjpw6_reg_syn_2448.clk (clk_dup_11)                net                     1.852       3.345      ../../../rtl/CortexM0_SoC.v(3)
 capture clock edge                                                                 62.400      65.745
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      65.629
 clock uncertainty                                                                  -0.000      65.629
 clock recovergence pessimism                                                        0.240      65.869
 Required time                                                                      65.869            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               9.468ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     9.468 ns                                                        
 Start Point:             u_logic/Lfgbx6_reg_syn_8.clk (rising edge triggered by clock clk)
 End Point:               u_logic/Bfjpw6_reg_syn_2448.mi[0] (rising edge triggered by clock clk)
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         31.880ns  (logic 13.465ns, net 18.415ns, 42% logic)             
 Logic Levels:            33 ( LUT4=19 LUT5=7 LUT3=4 LUT2=3 )                             

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 clk                                                                                 0.000       0.000                    
 clk_syn_12.ipad                                             hier                    0.000       0.000                    
 clk_syn_12.di                                               cell (PAD)              1.660       1.660                    
 u_logic/Lfgbx6_reg_syn_8.clk (clk_dup_11)                   net                     2.061       3.721      ../../../rtl/CortexM0_SoC.v(3)
 launch clock edge                                                                  20.800      24.521
---------------------------------------------------------------------------------------------------------
 u_logic/Lfgbx6_reg_syn_8.q[1]                               clk2q                   0.146 r    24.667
 u_logic/T3abx6_reg_syn_8.a[0] (u_logic/Lfgbx6)              net  (fanout = 4)       0.492 r    25.159      ../../../rtl/cortexm0ds_logic.v(1709)
 u_logic/T3abx6_reg_syn_8.f[0]                               cell (LUT4)             0.408 r    25.567
 u_logic/Glphu6_syn_3543.a[1] (u_logic/Glphu6_syn_1168)      net  (fanout = 2)       0.456 r    26.023      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_3543.fx[0]                               cell (LUT5)             0.618 r    26.641
 u_logic/Glphu6_syn_3302.d[1] (u_logic/Glphu6_syn_1170)      net  (fanout = 5)       0.788 r    27.429      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_3302.f[1]                                cell (LUT3)             0.262 r    27.691
 u_logic/Glphu6_syn_4240.b[1] (u_logic/V1sow6)               net  (fanout = 2)       0.459 r    28.150      ../../../rtl/cortexm0ds_logic.v(1221)
 u_logic/Glphu6_syn_4240.f[1]                                cell (LUT4)             0.333 r    28.483
 u_logic/Glphu6_syn_4132.a[1] (u_logic/Glphu6_syn_1181)      net  (fanout = 1)       0.456 r    28.939      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_4132.f[1]                                cell (LUT4)             0.408 r    29.347
 u_logic/Glphu6_syn_4132.a[0] (u_logic/Glphu6_syn_1183)      net  (fanout = 1)       0.456 r    29.803      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_4132.f[0]                                cell (LUT4)             0.408 r    30.211
 u_logic/Glphu6_syn_3198.a[0] (u_logic/M6fow6)               net  (fanout = 5)       0.470 r    30.681      ../../../rtl/cortexm0ds_logic.v(1049)
 u_logic/Glphu6_syn_3198.f[0]                                cell (LUT4)             0.424 r    31.105
 u_logic/Glphu6_syn_3608.a[0] (u_logic/Glphu6_syn_1186)      net  (fanout = 2)       0.594 r    31.699      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_3608.f[0]                                cell (LUT5)             0.424 r    32.123
 u_logic/Glphu6_syn_3525.a[0] (u_logic/Glphu6_syn_1214)      net  (fanout = 1)       0.309 r    32.432      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_3525.f[0]                                cell (LUT5)             0.424 r    32.856
 u_logic/Slyax6_reg_syn_8.d[1] (u_logic/Glphu6_syn_1216)     net  (fanout = 8)       0.499 r    33.355      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Slyax6_reg_syn_8.f[1]                               cell (LUT3)             0.262 r    33.617
 u_logic/Glphu6_syn_3346.b[0] (u_logic/Glphu6_syn_1220)      net  (fanout = 2)       0.456 r    34.073      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_3346.f[0]                                cell (LUT4)             0.431 r    34.504
 u_logic/Glphu6_syn_4138.a[0] (u_logic/Glphu6_syn_1225)      net  (fanout = 1)       0.738 r    35.242      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_4138.f[0]                                cell (LUT4)             0.424 r    35.666
 u_logic/Glphu6_syn_3346.d[1] (u_logic/Glphu6_syn_1227)      net  (fanout = 10)      0.499 r    36.165      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_3346.f[1]                                cell (LUT4)             0.262 r    36.427
 u_logic/Glphu6_syn_3356.b[1] (u_logic/Glphu6_syn_1347)      net  (fanout = 2)       0.757 r    37.184      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_3356.f[1]                                cell (LUT4)             0.431 r    37.615
 u_logic/Qkohu6_syn_388.a[0] (u_logic/Glphu6_syn_1351)       net  (fanout = 1)       0.307 r    37.922      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Qkohu6_syn_388.f[0]                                 cell (LUT4)             0.408 r    38.330
 u_logic/Glphu6_syn_4194.d[1] (u_logic/Glphu6_syn_1353)      net  (fanout = 12)      0.601 r    38.931      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_4194.f[1]                                cell (LUT3)             0.262 r    39.193
 u_logic/Glphu6_syn_4176.a[0] (u_logic/Glphu6_syn_1355)      net  (fanout = 2)       0.456 r    39.649      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_4176.f[0]                                cell (LUT4)             0.408 r    40.057
 u_logic/Glphu6_syn_4160.a[0] (u_logic/Glphu6_syn_1360)      net  (fanout = 1)       0.309 r    40.366      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_4160.f[0]                                cell (LUT4)             0.408 r    40.774
 u_logic/Glphu6_syn_4176.d[1] (u_logic/Glphu6_syn_1362)      net  (fanout = 4)       0.309 r    41.083      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_4176.f[1]                                cell (LUT4)             0.205 r    41.288
 u_logic/Glphu6_syn_4114.b[1] (u_logic/Glphu6_syn_1368)      net  (fanout = 3)       0.515 r    41.803      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_4114.f[1]                                cell (LUT4)             0.431 r    42.234
 u_logic/Glphu6_syn_4114.a[0] (u_logic/Glphu6_syn_1372)      net  (fanout = 1)       0.158 r    42.392      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_4114.f[0]                                cell (LUT4)             0.424 r    42.816
 u_logic/Glphu6_syn_4169.a[1] (u_logic/Glphu6_syn_1374)      net  (fanout = 7)       0.344 r    43.160      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_4169.f[1]                                cell (LUT4)             0.424 r    43.584
 u_logic/Glphu6_syn_3596.a[0] (u_logic/Glphu6_syn_1376)      net  (fanout = 2)       0.594 r    44.178      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_3596.fx[0]                               cell (LUT5)             0.618 r    44.796
 u_logic/Glphu6_syn_3594.a[0] (u_logic/Glphu6_syn_1378)      net  (fanout = 1)       0.355 r    45.151      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_3594.f[0]                                cell (LUT5)             0.424 r    45.575
 u_logic/Glphu6_syn_3581.a[0] (u_logic/Glphu6_syn_1384)      net  (fanout = 3)       0.468 r    46.043      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_3581.fx[0]                               cell (LUT5)             0.618 r    46.661
 u_logic/Glphu6_syn_3531.a[1] (u_logic/Glphu6_syn_1413)      net  (fanout = 5)       0.676 r    47.337      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_3531.fx[0]                               cell (LUT5)             0.618 r    47.955
 u_logic/Glphu6_syn_3971.d[1] (u_logic/Glphu6_syn_1455)      net  (fanout = 2)       0.652 r    48.607      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_3971.f[1]                                cell (LUT4)             0.262 r    48.869
 u_logic/Glphu6_syn_3336.a[1] (u_logic/Glphu6_syn_1474)      net  (fanout = 5)       0.681 r    49.550      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Glphu6_syn_3336.f[1]                                cell (LUT2)             0.424 r    49.974
 u_logic/Qijpw6_reg_syn_425.a[0] (u_logic/Glphu6_syn_1476)   net  (fanout = 1)       0.738 r    50.712      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Qijpw6_reg_syn_425.f[0]                             cell (LUT4)             0.424 r    51.136
 u_logic/Vcohu6_syn_26.a[0] (u_logic/Glphu6_syn_1492)        net  (fanout = 3)       0.319 r    51.455      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Vcohu6_syn_26.f[0]                                  cell (LUT4)             0.424 r    51.879
 u_logic/Xkohu6_syn_29.d[0] (u_logic/Glphu6_syn_1496)        net  (fanout = 2)       0.456 r    52.335      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Xkohu6_syn_29.f[0]                                  cell (LUT3)             0.205 r    52.540
 u_logic/Wnohu6_syn_192.a[1] (u_logic/Glphu6_syn_1518)       net  (fanout = 11)      0.656 r    53.196      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Wnohu6_syn_192.f[1]                                 cell (LUT2)             0.408 r    53.604
 u_logic/T40qw6_reg_syn_5.d[0] (u_logic/Wnohu6_syn_80)       net  (fanout = 2)       0.606 r    54.210      ../../../rtl/cortexm0ds_logic.v(152)
 u_logic/T40qw6_reg_syn_5.f[0]                               cell (LUT2)             0.262 r    54.472
 u_logic/Bfjpw6_reg_syn_2448.mi[0] (u_logic/Hsliu6)          net  (fanout = 15)      1.786 r    56.258      ../../../rtl/cortexm0ds_logic.v(595)
 u_logic/Bfjpw6_reg_syn_2448                                 path2reg0               0.143      56.401
 Arrival time                                                                       56.401                  (33 lvl)      

 source latency                                                                      0.000       0.000                    
 clk                                                                                 0.000       0.000                    
 clk_syn_12.ipad                                             hier                    0.000       0.000                    
 clk_syn_12.di                                               cell (PAD)              1.493       1.493                    
 u_logic/Bfjpw6_reg_syn_2448.clk (clk_dup_11)                net                     1.852       3.345      ../../../rtl/CortexM0_SoC.v(3)
 capture clock edge                                                                 62.400      65.745
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      65.629
 clock uncertainty                                                                  -0.000      65.629
 clock recovergence pessimism                                                        0.240      65.869
 Required time                                                                      65.869            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               9.468ns          

---------------------------------------------------------------------------------------------------------

Hold checks:
---------------------------------------------------------------------------------------------------------
Paths for end point sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/ram_inst/ramread0_syn_9 (9 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.124 ns                                                        
 Start Point:             reg0_syn_181.clk (rising edge triggered by clock clk)           
 End Point:               sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/ram_inst/ramread0_syn_9.dia[0] (rising edge triggered by clock clk)
 Clock group:             clk                                                             
 Process:                 Fast                                                            
 Data Path Delay:         0.369ns  (logic 0.109ns, net 0.260ns, 29% logic)                
 Logic Levels:            1 ( EMB=1 )                                                     

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 clk                                                                                 0.000       0.000                    
 clk_syn_12.ipad                                             hier                    0.000       0.000                    
 clk_syn_12.di                                               cell (PAD)              1.184       1.184                    
 reg0_syn_181.clk (clk_dup_11)                               net                     1.750       2.934      ../../../rtl/CortexM0_SoC.v(3)
 launch clock edge                                                                  20.800      23.734
---------------------------------------------------------------------------------------------------------
 reg0_syn_181.q[1]                                           clk2q                   0.109 r    23.843
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/ram_inst/ramread0_syn_9.dia[0] (isp_rd_data_reg[0]) net  (fanout = 1)       0.260 r    24.103      ../../../rtl/CortexM0_SoC.v(835)
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/ram_inst/ramread0_syn_9 path2reg (EMB)          0.000      24.103
 Arrival time                                                                       24.103                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 clk                                                                                 0.000       0.000                    
 clk_syn_12.ipad                                             hier                    0.000       0.000                    
 clk_syn_12.di                                               cell (PAD)              1.302       1.302                    
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/ram_inst/ramread0_syn_9.clka (clk_dup_11) net                     1.923       3.225      ../../../rtl/CortexM0_SoC.v(3)
 capture clock edge                                                                 20.800      24.025
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.200      24.225
 clock uncertainty                                                                   0.000      24.225
 clock recovergence pessimism                                                       -0.246      23.979
 Required time                                                                      23.979            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.124ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      0.130 ns                                                        
 Start Point:             reg0_syn_181.clk (rising edge triggered by clock clk)           
 End Point:               sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/ram_inst/ramread0_syn_9.dia[1] (rising edge triggered by clock clk)
 Clock group:             clk                                                             
 Process:                 Fast                                                            
 Data Path Delay:         0.375ns  (logic 0.109ns, net 0.266ns, 29% logic)                
 Logic Levels:            1 ( EMB=1 )                                                     

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 clk                                                                                 0.000       0.000                    
 clk_syn_12.ipad                                             hier                    0.000       0.000                    
 clk_syn_12.di                                               cell (PAD)              1.184       1.184                    
 reg0_syn_181.clk (clk_dup_11)                               net                     1.750       2.934      ../../../rtl/CortexM0_SoC.v(3)
 launch clock edge                                                                  20.800      23.734
---------------------------------------------------------------------------------------------------------
 reg0_syn_181.q[0]                                           clk2q                   0.109 r    23.843
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/ram_inst/ramread0_syn_9.dia[1] (isp_rd_data_reg[1]) net  (fanout = 1)       0.266 r    24.109      ../../../rtl/CortexM0_SoC.v(835)
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/ram_inst/ramread0_syn_9 path2reg (EMB)          0.000      24.109
 Arrival time                                                                       24.109                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 clk                                                                                 0.000       0.000                    
 clk_syn_12.ipad                                             hier                    0.000       0.000                    
 clk_syn_12.di                                               cell (PAD)              1.302       1.302                    
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/ram_inst/ramread0_syn_9.clka (clk_dup_11) net                     1.923       3.225      ../../../rtl/CortexM0_SoC.v(3)
 capture clock edge                                                                 20.800      24.025
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.200      24.225
 clock uncertainty                                                                   0.000      24.225
 clock recovergence pessimism                                                       -0.246      23.979
 Required time                                                                      23.979            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.130ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      0.200 ns                                                        
 Start Point:             reg0_syn_178.clk (rising edge triggered by clock clk)           
 End Point:               sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/ram_inst/ramread0_syn_9.dia[8] (rising edge triggered by clock clk)
 Clock group:             clk                                                             
 Process:                 Fast                                                            
 Data Path Delay:         0.508ns  (logic 0.109ns, net 0.399ns, 21% logic)                
 Logic Levels:            1 ( EMB=1 )                                                     

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 clk                                                                                 0.000       0.000                    
 clk_syn_12.ipad                                             hier                    0.000       0.000                    
 clk_syn_12.di                                               cell (PAD)              1.184       1.184                    
 reg0_syn_178.clk (clk_dup_11)                               net                     1.750       2.934      ../../../rtl/CortexM0_SoC.v(3)
 launch clock edge                                                                  20.800      23.734
---------------------------------------------------------------------------------------------------------
 reg0_syn_178.q[0]                                           clk2q                   0.109 r    23.843
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/ram_inst/ramread0_syn_9.dia[8] (isp_rd_data_reg[8]) net  (fanout = 1)       0.399 r    24.242      ../../../rtl/CortexM0_SoC.v(835)
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/ram_inst/ramread0_syn_9 path2reg (EMB)          0.000      24.242
 Arrival time                                                                       24.242                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 clk                                                                                 0.000       0.000                    
 clk_syn_12.ipad                                             hier                    0.000       0.000                    
 clk_syn_12.di                                               cell (PAD)              1.302       1.302                    
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/ram_inst/ramread0_syn_9.clka (clk_dup_11) net                     1.923       3.225      ../../../rtl/CortexM0_SoC.v(3)
 capture clock edge                                                                 20.800      24.025
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.200      24.225
 clock uncertainty                                                                   0.000      24.225
 clock recovergence pessimism                                                       -0.183      24.042
 Required time                                                                      24.042            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.200ns          

---------------------------------------------------------------------------------------------------------

Paths for end point ISP/u_5X5Window/u_fifo_3/ram_inst/ramread0_syn_14 (4 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.186 ns                                                        
 Start Point:             ISP/u_5X5Window/u_fifo_2/ram_inst/reg2_syn_40.clk (rising edge triggered by clock clk)
 End Point:               ISP/u_5X5Window/u_fifo_3/ram_inst/ramread0_syn_14.dia[2] (rising edge triggered by clock clk)
 Clock group:             clk                                                             
 Process:                 Fast                                                            
 Data Path Delay:         0.431ns  (logic 0.109ns, net 0.322ns, 25% logic)                
 Logic Levels:            1 ( EMB=1 )                                                     

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 clk                                                                                 0.000       0.000                    
 clk_syn_12.ipad                                             hier                    0.000       0.000                    
 clk_syn_12.di                                               cell (PAD)              1.184       1.184                    
 ISP/u_5X5Window/u_fifo_2/ram_inst/reg2_syn_40.clk (clk_dup_11) net                     1.750       2.934      ../../../rtl/CortexM0_SoC.v(3)
 launch clock edge                                                                  20.800      23.734
---------------------------------------------------------------------------------------------------------
 ISP/u_5X5Window/u_fifo_2/ram_inst/reg2_syn_40.q[0]          clk2q                   0.109 r    23.843
 ISP/u_5X5Window/u_fifo_3/ram_inst/ramread0_syn_14.dia[2] (ISP/u_5X5Window/u_fifo_2/ram_inst/dob_tmp2[6]) net  (fanout = 2)       0.322 r    24.165      ../../al_ip/fifo_buf.v(339)
 ISP/u_5X5Window/u_fifo_3/ram_inst/ramread0_syn_14           path2reg (EMB)          0.000      24.165
 Arrival time                                                                       24.165                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 clk                                                                                 0.000       0.000                    
 clk_syn_12.ipad                                             hier                    0.000       0.000                    
 clk_syn_12.di                                               cell (PAD)              1.302       1.302                    
 ISP/u_5X5Window/u_fifo_3/ram_inst/ramread0_syn_14.clka (clk_dup_11) net                     1.923       3.225      ../../../rtl/CortexM0_SoC.v(3)
 capture clock edge                                                                 20.800      24.025
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.200      24.225
 clock uncertainty                                                                   0.000      24.225
 clock recovergence pessimism                                                       -0.246      23.979
 Required time                                                                      23.979            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.186ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      0.186 ns                                                        
 Start Point:             ISP/u_5X5Window/u_fifo_2/ram_inst/reg2_syn_40.clk (rising edge triggered by clock clk)
 End Point:               ISP/u_5X5Window/u_fifo_3/ram_inst/ramread0_syn_14.dia[0] (rising edge triggered by clock clk)
 Clock group:             clk                                                             
 Process:                 Fast                                                            
 Data Path Delay:         0.431ns  (logic 0.109ns, net 0.322ns, 25% logic)                
 Logic Levels:            1 ( EMB=1 )                                                     

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 clk                                                                                 0.000       0.000                    
 clk_syn_12.ipad                                             hier                    0.000       0.000                    
 clk_syn_12.di                                               cell (PAD)              1.184       1.184                    
 ISP/u_5X5Window/u_fifo_2/ram_inst/reg2_syn_40.clk (clk_dup_11) net                     1.750       2.934      ../../../rtl/CortexM0_SoC.v(3)
 launch clock edge                                                                  20.800      23.734
---------------------------------------------------------------------------------------------------------
 ISP/u_5X5Window/u_fifo_2/ram_inst/reg2_syn_40.q[1]          clk2q                   0.109 r    23.843
 ISP/u_5X5Window/u_fifo_3/ram_inst/ramread0_syn_14.dia[0] (ISP/u_5X5Window/u_fifo_2/ram_inst/dob_tmp2[4]) net  (fanout = 2)       0.322 r    24.165      ../../al_ip/fifo_buf.v(339)
 ISP/u_5X5Window/u_fifo_3/ram_inst/ramread0_syn_14           path2reg (EMB)          0.000      24.165
 Arrival time                                                                       24.165                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 clk                                                                                 0.000       0.000                    
 clk_syn_12.ipad                                             hier                    0.000       0.000                    
 clk_syn_12.di                                               cell (PAD)              1.302       1.302                    
 ISP/u_5X5Window/u_fifo_3/ram_inst/ramread0_syn_14.clka (clk_dup_11) net                     1.923       3.225      ../../../rtl/CortexM0_SoC.v(3)
 capture clock edge                                                                 20.800      24.025
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.200      24.225
 clock uncertainty                                                                   0.000      24.225
 clock recovergence pessimism                                                       -0.246      23.979
 Required time                                                                      23.979            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.186ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      0.195 ns                                                        
 Start Point:             ISP/u_5X5Window/u_fifo_2/ram_inst/reg2_syn_46.clk (rising edge triggered by clock clk)
 End Point:               ISP/u_5X5Window/u_fifo_3/ram_inst/ramread0_syn_14.dia[1] (rising edge triggered by clock clk)
 Clock group:             clk                                                             
 Process:                 Fast                                                            
 Data Path Delay:         0.440ns  (logic 0.109ns, net 0.331ns, 24% logic)                
 Logic Levels:            1 ( EMB=1 )                                                     

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 clk                                                                                 0.000       0.000                    
 clk_syn_12.ipad                                             hier                    0.000       0.000                    
 clk_syn_12.di                                               cell (PAD)              1.184       1.184                    
 ISP/u_5X5Window/u_fifo_2/ram_inst/reg2_syn_46.clk (clk_dup_11) net                     1.750       2.934      ../../../rtl/CortexM0_SoC.v(3)
 launch clock edge                                                                  20.800      23.734
---------------------------------------------------------------------------------------------------------
 ISP/u_5X5Window/u_fifo_2/ram_inst/reg2_syn_46.q[1]          clk2q                   0.109 r    23.843
 ISP/u_5X5Window/u_fifo_3/ram_inst/ramread0_syn_14.dia[1] (ISP/u_5X5Window/u_fifo_2/ram_inst/dob_tmp2[5]) net  (fanout = 2)       0.331 r    24.174      ../../al_ip/fifo_buf.v(339)
 ISP/u_5X5Window/u_fifo_3/ram_inst/ramread0_syn_14           path2reg (EMB)          0.000      24.174
 Arrival time                                                                       24.174                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 clk                                                                                 0.000       0.000                    
 clk_syn_12.ipad                                             hier                    0.000       0.000                    
 clk_syn_12.di                                               cell (PAD)              1.302       1.302                    
 ISP/u_5X5Window/u_fifo_3/ram_inst/ramread0_syn_14.clka (clk_dup_11) net                     1.923       3.225      ../../../rtl/CortexM0_SoC.v(3)
 capture clock edge                                                                 20.800      24.025
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.200      24.225
 clock uncertainty                                                                   0.000      24.225
 clock recovergence pessimism                                                       -0.246      23.979
 Required time                                                                      23.979            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.195ns          

---------------------------------------------------------------------------------------------------------

Paths for end point sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/ram_inst/ramread0_syn_9 (10 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.197 ns                                                        
 Start Point:             sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/reg1_syn_59.clk (rising edge triggered by clock clk)
 End Point:               sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/ram_inst/ramread0_syn_9.addra[8] (rising edge triggered by clock clk)
 Clock group:             clk                                                             
 Process:                 Fast                                                            
 Data Path Delay:         0.505ns  (logic 0.109ns, net 0.396ns, 21% logic)                
 Logic Levels:            1 ( EMB=1 )                                                     

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 clk                                                                                 0.000       0.000                    
 clk_syn_12.ipad                                             hier                    0.000       0.000                    
 clk_syn_12.di                                               cell (PAD)              1.184       1.184                    
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/reg1_syn_59.clk (clk_dup_11) net                     1.750       2.934      ../../../rtl/CortexM0_SoC.v(3)
 launch clock edge                                                                  20.800      23.734
---------------------------------------------------------------------------------------------------------
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/reg1_syn_59.q[0] clk2q                   0.109 r    23.843
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/ram_inst/ramread0_syn_9.addra[8] (sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/wr_addr[5]) net  (fanout = 8)       0.396 r    24.239      ../../../rtl/al_ip/fifo_data.v(66)
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/ram_inst/ramread0_syn_9 path2reg (EMB)          0.000      24.239
 Arrival time                                                                       24.239                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 clk                                                                                 0.000       0.000                    
 clk_syn_12.ipad                                             hier                    0.000       0.000                    
 clk_syn_12.di                                               cell (PAD)              1.302       1.302                    
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/ram_inst/ramread0_syn_9.clka (clk_dup_11) net                     1.923       3.225      ../../../rtl/CortexM0_SoC.v(3)
 capture clock edge                                                                 20.800      24.025
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.200      24.225
 clock uncertainty                                                                   0.000      24.225
 clock recovergence pessimism                                                       -0.183      24.042
 Required time                                                                      24.042            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.197ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      0.206 ns                                                        
 Start Point:             sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/reg1_syn_56.clk (rising edge triggered by clock clk)
 End Point:               sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/ram_inst/ramread0_syn_9.addra[7] (rising edge triggered by clock clk)
 Clock group:             clk                                                             
 Process:                 Fast                                                            
 Data Path Delay:         0.514ns  (logic 0.109ns, net 0.405ns, 21% logic)                
 Logic Levels:            1 ( EMB=1 )                                                     

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 clk                                                                                 0.000       0.000                    
 clk_syn_12.ipad                                             hier                    0.000       0.000                    
 clk_syn_12.di                                               cell (PAD)              1.184       1.184                    
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/reg1_syn_56.clk (clk_dup_11) net                     1.750       2.934      ../../../rtl/CortexM0_SoC.v(3)
 launch clock edge                                                                  20.800      23.734
---------------------------------------------------------------------------------------------------------
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/reg1_syn_56.q[1] clk2q                   0.109 r    23.843
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/ram_inst/ramread0_syn_9.addra[7] (sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/wr_addr[4]) net  (fanout = 8)       0.405 r    24.248      ../../../rtl/al_ip/fifo_data.v(66)
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/ram_inst/ramread0_syn_9 path2reg (EMB)          0.000      24.248
 Arrival time                                                                       24.248                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 clk                                                                                 0.000       0.000                    
 clk_syn_12.ipad                                             hier                    0.000       0.000                    
 clk_syn_12.di                                               cell (PAD)              1.302       1.302                    
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/ram_inst/ramread0_syn_9.clka (clk_dup_11) net                     1.923       3.225      ../../../rtl/CortexM0_SoC.v(3)
 capture clock edge                                                                 20.800      24.025
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.200      24.225
 clock uncertainty                                                                   0.000      24.225
 clock recovergence pessimism                                                       -0.183      24.042
 Required time                                                                      24.042            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.206ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      0.346 ns                                                        
 Start Point:             sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/reg1_syn_64.clk (rising edge triggered by clock clk)
 End Point:               sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/ram_inst/ramread0_syn_9.addra[12] (rising edge triggered by clock clk)
 Clock group:             clk                                                             
 Process:                 Fast                                                            
 Data Path Delay:         0.591ns  (logic 0.109ns, net 0.482ns, 18% logic)                
 Logic Levels:            1 ( EMB=1 )                                                     

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 clk                                                                                 0.000       0.000                    
 clk_syn_12.ipad                                             hier                    0.000       0.000                    
 clk_syn_12.di                                               cell (PAD)              1.184       1.184                    
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/reg1_syn_64.clk (clk_dup_11) net                     1.750       2.934      ../../../rtl/CortexM0_SoC.v(3)
 launch clock edge                                                                  20.800      23.734
---------------------------------------------------------------------------------------------------------
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/reg1_syn_64.q[0] clk2q                   0.109 r    23.843
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/ram_inst/ramread0_syn_9.addra[12] (sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/wr_addr[9]) net  (fanout = 8)       0.482 r    24.325      ../../../rtl/al_ip/fifo_data.v(66)
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/ram_inst/ramread0_syn_9 path2reg (EMB)          0.000      24.325
 Arrival time                                                                       24.325                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 clk                                                                                 0.000       0.000                    
 clk_syn_12.ipad                                             hier                    0.000       0.000                    
 clk_syn_12.di                                               cell (PAD)              1.302       1.302                    
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/ram_inst/ramread0_syn_9.clka (clk_dup_11) net                     1.923       3.225      ../../../rtl/CortexM0_SoC.v(3)
 capture clock edge                                                                 20.800      24.025
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.200      24.225
 clock uncertainty                                                                   0.000      24.225
 clock recovergence pessimism                                                       -0.246      23.979
 Required time                                                                      23.979            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.346ns          

---------------------------------------------------------------------------------------------------------

Recovery checks:
---------------------------------------------------------------------------------------------------------
Paths for end point ISP/u_5X5Window/reg27_syn_82 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check):  37.116 ns                                                       
 Start Point:             u_logic/Qijpw6_reg_syn_340.clk (rising edge triggered by clock clk)
 End Point:               ISP/u_5X5Window/reg27_syn_82.sr (rising edge triggered by clock clk)
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         4.120ns  (logic 0.494ns, net 3.626ns, 11% logic)                
 Logic Levels:            1 ( LUT2=1 )                                                    

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 clk                                                                                 0.000       0.000                    
 clk_syn_12.ipad                                             hier                    0.000       0.000                    
 clk_syn_12.di                                               cell (PAD)              1.660       1.660                    
 u_logic/Qijpw6_reg_syn_340.clk (clk_dup_11)                 net                     2.061       3.721      ../../../rtl/CortexM0_SoC.v(3)
 launch clock edge                                                                  20.800      24.521
---------------------------------------------------------------------------------------------------------
 u_logic/Qijpw6_reg_syn_340.q[0]                             clk2q                   0.146 r    24.667
 ISP/u_cal_gain/u_calculator/u_b_successive/reg0_syn_129.d[1] (sdcard_rd_reset) net  (fanout = 26)      1.263 r    25.930      ../../../rtl/CortexM0_SoC.v(443)
 ISP/u_cal_gain/u_calculator/u_b_successive/reg0_syn_129.f[1] cell (LUT2)             0.262 r    26.192
 ISP/u_5X5Window/reg27_syn_82.sr (fifo/rst_dup_118)          net  (fanout = 19)      2.363 r    28.555      ../../al_ip/sd2isp_fifo.v(37)
 ISP/u_5X5Window/reg27_syn_82                                path2reg                0.086      28.641
 Arrival time                                                                       28.641                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 clk                                                                                 0.000       0.000                    
 clk_syn_12.ipad                                             hier                    0.000       0.000                    
 clk_syn_12.di                                               cell (PAD)              1.493       1.493                    
 ISP/u_5X5Window/reg27_syn_82.clk (clk_dup_11)               net                     1.852       3.345      ../../../rtl/CortexM0_SoC.v(3)
 capture clock edge                                                                 62.400      65.745
---------------------------------------------------------------------------------------------------------
 cell recovery                                                                      -0.300      65.445
 clock uncertainty                                                                  -0.000      65.445
 clock recovergence pessimism                                                        0.312      65.757
 Required time                                                                      65.757            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              37.116ns          

---------------------------------------------------------------------------------------------------------

Paths for end point ISP/u_cal_gain/u_calculator/u_b_successive/rK_Sum_b[9]_syn_21 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check):  37.366 ns                                                       
 Start Point:             u_logic/Qijpw6_reg_syn_340.clk (rising edge triggered by clock clk)
 End Point:               ISP/u_cal_gain/u_calculator/u_b_successive/rK_Sum_b[9]_syn_21.sr (rising edge triggered by clock clk)
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         3.870ns  (logic 0.494ns, net 3.376ns, 12% logic)                
 Logic Levels:            1 ( LUT2=1 )                                                    

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 clk                                                                                 0.000       0.000                    
 clk_syn_12.ipad                                             hier                    0.000       0.000                    
 clk_syn_12.di                                               cell (PAD)              1.660       1.660                    
 u_logic/Qijpw6_reg_syn_340.clk (clk_dup_11)                 net                     2.061       3.721      ../../../rtl/CortexM0_SoC.v(3)
 launch clock edge                                                                  20.800      24.521
---------------------------------------------------------------------------------------------------------
 u_logic/Qijpw6_reg_syn_340.q[0]                             clk2q                   0.146 r    24.667
 ISP/u_cal_gain/u_calculator/u_b_successive/reg0_syn_129.d[0] (sdcard_rd_reset) net  (fanout = 26)      1.263 r    25.930      ../../../rtl/CortexM0_SoC.v(443)
 ISP/u_cal_gain/u_calculator/u_b_successive/reg0_syn_129.f[0] cell (LUT2)             0.262 r    26.192
 ISP/u_cal_gain/u_calculator/u_b_successive/rK_Sum_b[9]_syn_21.sr (fifo/rst_dup_129) net  (fanout = 26)      2.113 r    28.305      ../../al_ip/sd2isp_fifo.v(37)
 ISP/u_cal_gain/u_calculator/u_b_successive/rK_Sum_b[9]_syn_21 path2reg                0.086      28.391
 Arrival time                                                                       28.391                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 clk                                                                                 0.000       0.000                    
 clk_syn_12.ipad                                             hier                    0.000       0.000                    
 clk_syn_12.di                                               cell (PAD)              1.493       1.493                    
 ISP/u_cal_gain/u_calculator/u_b_successive/rK_Sum_b[9]_syn_21.clk (clk_dup_11) net                     1.852       3.345      ../../../rtl/CortexM0_SoC.v(3)
 capture clock edge                                                                 62.400      65.745
---------------------------------------------------------------------------------------------------------
 cell recovery                                                                      -0.300      65.445
 clock uncertainty                                                                  -0.000      65.445
 clock recovergence pessimism                                                        0.312      65.757
 Required time                                                                      65.757            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              37.366ns          

---------------------------------------------------------------------------------------------------------

Paths for end point ISP/u_CC/bayer_state_b[3]_syn_80 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check):  37.461 ns                                                       
 Start Point:             u_logic/Qijpw6_reg_syn_340.clk (rising edge triggered by clock clk)
 End Point:               ISP/u_CC/bayer_state_b[3]_syn_80.sr (rising edge triggered by clock clk)
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         3.775ns  (logic 0.494ns, net 3.281ns, 13% logic)                
 Logic Levels:            1 ( LUT2=1 )                                                    

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 clk                                                                                 0.000       0.000                    
 clk_syn_12.ipad                                             hier                    0.000       0.000                    
 clk_syn_12.di                                               cell (PAD)              1.660       1.660                    
 u_logic/Qijpw6_reg_syn_340.clk (clk_dup_11)                 net                     2.061       3.721      ../../../rtl/CortexM0_SoC.v(3)
 launch clock edge                                                                  20.800      24.521
---------------------------------------------------------------------------------------------------------
 u_logic/Qijpw6_reg_syn_340.q[0]                             clk2q                   0.146 r    24.667
 ISP/u_cal_gain/u_calculator/u_b_successive/reg0_syn_129.d[1] (sdcard_rd_reset) net  (fanout = 26)      1.263 r    25.930      ../../../rtl/CortexM0_SoC.v(443)
 ISP/u_cal_gain/u_calculator/u_b_successive/reg0_syn_129.f[1] cell (LUT2)             0.262 r    26.192
 ISP/u_CC/bayer_state_b[3]_syn_80.sr (fifo/rst_dup_118)      net  (fanout = 19)      2.018 r    28.210      ../../al_ip/sd2isp_fifo.v(37)
 ISP/u_CC/bayer_state_b[3]_syn_80                            path2reg                0.086      28.296
 Arrival time                                                                       28.296                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 clk                                                                                 0.000       0.000                    
 clk_syn_12.ipad                                             hier                    0.000       0.000                    
 clk_syn_12.di                                               cell (PAD)              1.493       1.493                    
 ISP/u_CC/bayer_state_b[3]_syn_80.clk (clk_dup_11)           net                     1.852       3.345      ../../../rtl/CortexM0_SoC.v(3)
 capture clock edge                                                                 62.400      65.745
---------------------------------------------------------------------------------------------------------
 cell recovery                                                                      -0.300      65.445
 clock uncertainty                                                                  -0.000      65.445
 clock recovergence pessimism                                                        0.312      65.757
 Required time                                                                      65.757            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              37.461ns          

---------------------------------------------------------------------------------------------------------

Removal checks:
---------------------------------------------------------------------------------------------------------
Paths for end point u_rs232/uart_rx_inst/rx_reg2_reg_syn_8 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check):   0.123 ns                                                        
 Start Point:             u_logic/Glphu6_syn_3204.clk (rising edge triggered by clock clk)
 End Point:               u_rs232/uart_rx_inst/rx_reg2_reg_syn_8.sr (rising edge triggered by clock clk)
 Clock group:             clk                                                             
 Process:                 Fast                                                            
 Data Path Delay:         0.421ns  (logic 0.196ns, net 0.225ns, 46% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 clk                                                                                 0.000       0.000                    
 clk_syn_12.ipad                                             hier                    0.000       0.000                    
 clk_syn_12.di                                               cell (PAD)              1.184       1.184                    
 u_logic/Glphu6_syn_3204.clk (clk_dup_11)                    net                     1.750       2.934      ../../../rtl/CortexM0_SoC.v(3)
 launch clock edge                                                                  20.800      23.734
---------------------------------------------------------------------------------------------------------
 u_logic/Glphu6_syn_3204.q[0]                                clk2q                   0.109 r    23.843
 u_rs232/uart_rx_inst/rx_reg2_reg_syn_8.sr (cpuresetn_dup_17) net  (fanout = 1)       0.225 r    24.068      ../../../rtl/CortexM0_SoC.v(146)
 u_rs232/uart_rx_inst/rx_reg2_reg_syn_8                      path2reg                0.087      24.155
 Arrival time                                                                       24.155                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 clk                                                                                 0.000       0.000                    
 clk_syn_12.ipad                                             hier                    0.000       0.000                    
 clk_syn_12.di                                               cell (PAD)              1.302       1.302                    
 u_rs232/uart_rx_inst/rx_reg2_reg_syn_8.clk (clk_dup_11)     net                     1.923       3.225      ../../../rtl/CortexM0_SoC.v(3)
 capture clock edge                                                                 20.800      24.025
---------------------------------------------------------------------------------------------------------
 cell removal                                                                        0.253      24.278
 clock uncertainty                                                                   0.000      24.278
 clock recovergence pessimism                                                       -0.246      24.032
 Required time                                                                      24.032            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.123ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_logic/Bfjpw6_reg_syn_2418 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check):   0.146 ns                                                        
 Start Point:             u_logic/Bfjpw6_reg_syn_2430.clk (rising edge triggered by clock clk)
 End Point:               u_logic/Bfjpw6_reg_syn_2418.sr (rising edge triggered by clock clk)
 Clock group:             clk                                                             
 Process:                 Fast                                                            
 Data Path Delay:         0.444ns  (logic 0.196ns, net 0.248ns, 44% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 clk                                                                                 0.000       0.000                    
 clk_syn_12.ipad                                             hier                    0.000       0.000                    
 clk_syn_12.di                                               cell (PAD)              1.184       1.184                    
 u_logic/Bfjpw6_reg_syn_2430.clk (clk_dup_11)                net                     1.750       2.934      ../../../rtl/CortexM0_SoC.v(3)
 launch clock edge                                                                  20.800      23.734
---------------------------------------------------------------------------------------------------------
 u_logic/Bfjpw6_reg_syn_2430.q[0]                            clk2q                   0.109 r    23.843
 u_logic/Bfjpw6_reg_syn_2418.sr (cpuresetn_dup_26)           net  (fanout = 12)      0.248 r    24.091      ../../../rtl/CortexM0_SoC.v(146)
 u_logic/Bfjpw6_reg_syn_2418                                 path2reg                0.087      24.178
 Arrival time                                                                       24.178                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 clk                                                                                 0.000       0.000                    
 clk_syn_12.ipad                                             hier                    0.000       0.000                    
 clk_syn_12.di                                               cell (PAD)              1.302       1.302                    
 u_logic/Bfjpw6_reg_syn_2418.clk (clk_dup_11)                net                     1.923       3.225      ../../../rtl/CortexM0_SoC.v(3)
 capture clock edge                                                                 20.800      24.025
---------------------------------------------------------------------------------------------------------
 cell removal                                                                        0.253      24.278
 clock uncertainty                                                                   0.000      24.278
 clock recovergence pessimism                                                       -0.246      24.032
 Required time                                                                      24.032            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.146ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_logic/L0vhu6_syn_24 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check):   0.162 ns                                                        
 Start Point:             u_logic/Bfjpw6_reg_syn_2430.clk (rising edge triggered by clock clk)
 End Point:               u_logic/L0vhu6_syn_24.sr (rising edge triggered by clock clk)   
 Clock group:             clk                                                             
 Process:                 Fast                                                            
 Data Path Delay:         0.444ns  (logic 0.196ns, net 0.248ns, 44% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 clk                                                                                 0.000       0.000                    
 clk_syn_12.ipad                                             hier                    0.000       0.000                    
 clk_syn_12.di                                               cell (PAD)              1.184       1.184                    
 u_logic/Bfjpw6_reg_syn_2430.clk (clk_dup_11)                net                     1.750       2.934      ../../../rtl/CortexM0_SoC.v(3)
 launch clock edge                                                                  20.800      23.734
---------------------------------------------------------------------------------------------------------
 u_logic/Bfjpw6_reg_syn_2430.q[0]                            clk2q                   0.109 r    23.843
 u_logic/L0vhu6_syn_24.sr (cpuresetn_dup_26)                 net  (fanout = 12)      0.248 r    24.091      ../../../rtl/CortexM0_SoC.v(146)
 u_logic/L0vhu6_syn_24                                       path2reg                0.087      24.178
 Arrival time                                                                       24.178                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 clk                                                                                 0.000       0.000                    
 clk_syn_12.ipad                                             hier                    0.000       0.000                    
 clk_syn_12.di                                               cell (PAD)              1.302       1.302                    
 u_logic/L0vhu6_syn_24.clk (clk_dup_11)                      net                     1.923       3.225      ../../../rtl/CortexM0_SoC.v(3)
 capture clock edge                                                                 20.800      24.025
---------------------------------------------------------------------------------------------------------
 cell removal                                                                        0.253      24.278
 clock uncertainty                                                                   0.000      24.278
 clock recovergence pessimism                                                       -0.262      24.016
 Required time                                                                      24.016            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.162ns          

---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing constraint:        clock: clk_gen_inst/pll_inst.clkc[1]                            
Clock = clk_gen_inst/pll_inst.clkc[1], period 6.656ns, rising at 0.832ns, falling at 4.16ns

1526 endpoints analyzed totally, and 44056 paths analyzed
12 errors detected : 12 setup errors (TNS = -921.138), 0 hold errors (TNS = 0.000)
Minimum period is 10.662ns
---------------------------------------------------------------------------------------------------------

Paths for end point sd_reader/reg0_syn_212 (3 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):    -4.006 ns                                                        
 Start Point:             sd_reader/reg2_syn_27.clk (rising edge triggered by clock clk)  
 End Point:               sd_reader/reg0_syn_212.a[0] (rising edge triggered by clock clk_gen_inst/pll_inst.clkc[1])
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         3.878ns  (logic 1.798ns, net 2.080ns, 46% logic)                
 Logic Levels:            4 ( LUT5=2 LUT4=2 )                                             

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 clk                                                                                 0.000       0.000                    
 clk_syn_12.ipad                                             hier                    0.000       0.000                    
 clk_syn_12.di                                               cell (PAD)              1.660       1.660                    
 sd_reader/reg2_syn_27.clk (clk_dup_11)                      net                     2.061       3.721      ../../../rtl/CortexM0_SoC.v(3)
 launch clock edge                                                                  20.800      24.521
---------------------------------------------------------------------------------------------------------
 sd_reader/reg2_syn_27.q[0]                                  clk2q                   0.146 r    24.667
 sd_reader/arg_b1[30]_syn_39.d[1] (sd_reader/rstart)         net  (fanout = 10)      0.528 r    25.195      ../../../rtl/apb_sdcard/sd_reader.v(35)
 sd_reader/arg_b1[30]_syn_39.f[1]                            cell (LUT4)             0.262 r    25.457
 sd_reader/arg_b1[20]_syn_18.a[1] (sd_reader/arg_b1[30]_syn_5) net  (fanout = 6)       0.493 r    25.950                    
 sd_reader/arg_b1[20]_syn_18.f[1]                            cell (LUT5)             0.424 r    26.374
 sd_reader/reg8_syn_96.a[0] (sd_reader/arg_b1[20]_syn_2)     net  (fanout = 1)       0.603 r    26.977                    
 sd_reader/reg8_syn_96.f[0]                                  cell (LUT5)             0.424 r    27.401
 sd_reader/reg0_syn_212.a[0] (sd_reader/arg_b1[20]_syn_7)    net  (fanout = 1)       0.456 r    27.857      ../../../rtl/apb_sdcard/sd_reader.v(64)
 sd_reader/reg0_syn_212                                      path2reg0 (LUT4)        0.542      28.399
 Arrival time                                                                       28.399                  (4 lvl)       

 source latency                                                                      0.000       0.000                    
 clk_gen_inst/pll_inst.clkc[1]                                                       0.000       0.000                    
 sd_reader/reg0_syn_212.clk (sd_reader/clk)                  net                     2.045       2.045      ../../../rtl/apb_sdcard/sd_reader.v(21)
 capture clock edge                                                                 22.464      24.509
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      24.393
 clock uncertainty                                                                  -0.000      24.393
 clock recovergence pessimism                                                        0.000      24.393
 Required time                                                                      24.393            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -4.006ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -3.173 ns                                                        
 Start Point:             U_APB_SDCARD_CONTROL/reg1_syn_154.clk (rising edge triggered by clock clk)
 End Point:               sd_reader/reg0_syn_212.a[0] (rising edge triggered by clock clk_gen_inst/pll_inst.clkc[1])
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         3.045ns  (logic 1.374ns, net 1.671ns, 45% logic)                
 Logic Levels:            3 ( LUT5=2 LUT4=1 )                                             

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 clk                                                                                 0.000       0.000                    
 clk_syn_12.ipad                                             hier                    0.000       0.000                    
 clk_syn_12.di                                               cell (PAD)              1.660       1.660                    
 U_APB_SDCARD_CONTROL/reg1_syn_154.clk (clk_dup_11)          net                     2.061       3.721      ../../../rtl/CortexM0_SoC.v(3)
 launch clock edge                                                                  20.800      24.521
---------------------------------------------------------------------------------------------------------
 U_APB_SDCARD_CONTROL/reg1_syn_154.q[1]                      clk2q                   0.146 r    24.667
 sd_reader/arg_b1[20]_syn_18.d[1] (U_APB_SDCARD_CONTROL/sdcard_rd_addr[20]) net  (fanout = 3)       0.612 r    25.279      ../../../rtl/apb_sdcard/apb_sdcard.v(19)
 sd_reader/arg_b1[20]_syn_18.f[1]                            cell (LUT5)             0.262 r    25.541
 sd_reader/reg8_syn_96.a[0] (sd_reader/arg_b1[20]_syn_2)     net  (fanout = 1)       0.603 r    26.144                    
 sd_reader/reg8_syn_96.f[0]                                  cell (LUT5)             0.424 r    26.568
 sd_reader/reg0_syn_212.a[0] (sd_reader/arg_b1[20]_syn_7)    net  (fanout = 1)       0.456 r    27.024      ../../../rtl/apb_sdcard/sd_reader.v(64)
 sd_reader/reg0_syn_212                                      path2reg0 (LUT4)        0.542      27.566
 Arrival time                                                                       27.566                  (3 lvl)       

 source latency                                                                      0.000       0.000                    
 clk_gen_inst/pll_inst.clkc[1]                                                       0.000       0.000                    
 sd_reader/reg0_syn_212.clk (sd_reader/clk)                  net                     2.045       2.045      ../../../rtl/apb_sdcard/sd_reader.v(21)
 capture clock edge                                                                 22.464      24.509
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      24.393
 clock uncertainty                                                                  -0.000      24.393
 clock recovergence pessimism                                                        0.000      24.393
 Required time                                                                      24.393            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -3.173ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -2.991 ns                                                        
 Start Point:             U_APB_SDCARD_CONTROL/reg1_syn_171.clk (rising edge triggered by clock clk)
 End Point:               sd_reader/reg0_syn_212.a[0] (rising edge triggered by clock clk_gen_inst/pll_inst.clkc[1])
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         2.863ns  (logic 1.460ns, net 1.403ns, 50% logic)                
 Logic Levels:            3 ( LUT5=2 LUT4=1 )                                             

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 clk                                                                                 0.000       0.000                    
 clk_syn_12.ipad                                             hier                    0.000       0.000                    
 clk_syn_12.di                                               cell (PAD)              1.660       1.660                    
 U_APB_SDCARD_CONTROL/reg1_syn_171.clk (clk_dup_11)          net                     2.061       3.721      ../../../rtl/CortexM0_SoC.v(3)
 launch clock edge                                                                  20.800      24.521
---------------------------------------------------------------------------------------------------------
 U_APB_SDCARD_CONTROL/reg1_syn_171.q[0]                      clk2q                   0.146 r    24.667
 sd_reader/arg_b1[20]_syn_18.c[1] (U_APB_SDCARD_CONTROL/sdcard_rd_addr[11]) net  (fanout = 3)       0.344 r    25.011      ../../../rtl/apb_sdcard/apb_sdcard.v(19)
 sd_reader/arg_b1[20]_syn_18.f[1]                            cell (LUT5)             0.348 r    25.359
 sd_reader/reg8_syn_96.a[0] (sd_reader/arg_b1[20]_syn_2)     net  (fanout = 1)       0.603 r    25.962                    
 sd_reader/reg8_syn_96.f[0]                                  cell (LUT5)             0.424 r    26.386
 sd_reader/reg0_syn_212.a[0] (sd_reader/arg_b1[20]_syn_7)    net  (fanout = 1)       0.456 r    26.842      ../../../rtl/apb_sdcard/sd_reader.v(64)
 sd_reader/reg0_syn_212                                      path2reg0 (LUT4)        0.542      27.384
 Arrival time                                                                       27.384                  (3 lvl)       

 source latency                                                                      0.000       0.000                    
 clk_gen_inst/pll_inst.clkc[1]                                                       0.000       0.000                    
 sd_reader/reg0_syn_212.clk (sd_reader/clk)                  net                     2.045       2.045      ../../../rtl/apb_sdcard/sd_reader.v(21)
 capture clock edge                                                                 22.464      24.509
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      24.393
 clock uncertainty                                                                  -0.000      24.393
 clock recovergence pessimism                                                        0.000      24.393
 Required time                                                                      24.393            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -2.991ns          

---------------------------------------------------------------------------------------------------------

Paths for end point sd_reader/reg0_syn_212 (3 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):    -3.859 ns                                                        
 Start Point:             sd_reader/reg2_syn_27.clk (rising edge triggered by clock clk)  
 End Point:               sd_reader/reg0_syn_212.a[1] (rising edge triggered by clock clk_gen_inst/pll_inst.clkc[1])
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         3.731ns  (logic 1.798ns, net 1.933ns, 48% logic)                
 Logic Levels:            4 ( LUT5=2 LUT4=2 )                                             

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 clk                                                                                 0.000       0.000                    
 clk_syn_12.ipad                                             hier                    0.000       0.000                    
 clk_syn_12.di                                               cell (PAD)              1.660       1.660                    
 sd_reader/reg2_syn_27.clk (clk_dup_11)                      net                     2.061       3.721      ../../../rtl/CortexM0_SoC.v(3)
 launch clock edge                                                                  20.800      24.521
---------------------------------------------------------------------------------------------------------
 sd_reader/reg2_syn_27.q[0]                                  clk2q                   0.146 r    24.667
 sd_reader/arg_b1[30]_syn_39.d[1] (sd_reader/rstart)         net  (fanout = 10)      0.528 r    25.195      ../../../rtl/apb_sdcard/sd_reader.v(35)
 sd_reader/arg_b1[30]_syn_39.f[1]                            cell (LUT4)             0.262 r    25.457
 sd_reader/arg_b1[18]_syn_23.a[0] (sd_reader/arg_b1[30]_syn_5) net  (fanout = 6)       0.493 r    25.950                    
 sd_reader/arg_b1[18]_syn_23.f[0]                            cell (LUT5)             0.424 r    26.374
 sd_reader/arg_b1[20]_syn_18.a[0] (sd_reader/arg_b1[30]_syn_12) net  (fanout = 1)       0.456 r    26.830                    
 sd_reader/arg_b1[20]_syn_18.f[0]                            cell (LUT5)             0.424 r    27.254
 sd_reader/reg0_syn_212.a[1] (sd_reader/arg_b1[30]_syn_17)   net  (fanout = 1)       0.456 r    27.710      ../../../rtl/apb_sdcard/sd_reader.v(64)
 sd_reader/reg0_syn_212                                      path2reg1 (LUT4)        0.542      28.252
 Arrival time                                                                       28.252                  (4 lvl)       

 source latency                                                                      0.000       0.000                    
 clk_gen_inst/pll_inst.clkc[1]                                                       0.000       0.000                    
 sd_reader/reg0_syn_212.clk (sd_reader/clk)                  net                     2.045       2.045      ../../../rtl/apb_sdcard/sd_reader.v(21)
 capture clock edge                                                                 22.464      24.509
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      24.393
 clock uncertainty                                                                  -0.000      24.393
 clock recovergence pessimism                                                        0.000      24.393
 Required time                                                                      24.393            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -3.859ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -3.163 ns                                                        
 Start Point:             U_APB_SDCARD_CONTROL/reg1_syn_156.clk (rising edge triggered by clock clk)
 End Point:               sd_reader/reg0_syn_212.a[1] (rising edge triggered by clock clk_gen_inst/pll_inst.clkc[1])
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         3.035ns  (logic 1.374ns, net 1.661ns, 45% logic)                
 Logic Levels:            3 ( LUT5=2 LUT4=1 )                                             

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 clk                                                                                 0.000       0.000                    
 clk_syn_12.ipad                                             hier                    0.000       0.000                    
 clk_syn_12.di                                               cell (PAD)              1.660       1.660                    
 U_APB_SDCARD_CONTROL/reg1_syn_156.clk (clk_dup_11)          net                     2.061       3.721      ../../../rtl/CortexM0_SoC.v(3)
 launch clock edge                                                                  20.800      24.521
---------------------------------------------------------------------------------------------------------
 U_APB_SDCARD_CONTROL/reg1_syn_156.q[0]                      clk2q                   0.146 r    24.667
 sd_reader/arg_b1[18]_syn_23.d[0] (U_APB_SDCARD_CONTROL/sdcard_rd_addr[30]) net  (fanout = 2)       0.749 r    25.416      ../../../rtl/apb_sdcard/apb_sdcard.v(19)
 sd_reader/arg_b1[18]_syn_23.f[0]                            cell (LUT5)             0.262 r    25.678
 sd_reader/arg_b1[20]_syn_18.a[0] (sd_reader/arg_b1[30]_syn_12) net  (fanout = 1)       0.456 r    26.134                    
 sd_reader/arg_b1[20]_syn_18.f[0]                            cell (LUT5)             0.424 r    26.558
 sd_reader/reg0_syn_212.a[1] (sd_reader/arg_b1[30]_syn_17)   net  (fanout = 1)       0.456 r    27.014      ../../../rtl/apb_sdcard/sd_reader.v(64)
 sd_reader/reg0_syn_212                                      path2reg1 (LUT4)        0.542      27.556
 Arrival time                                                                       27.556                  (3 lvl)       

 source latency                                                                      0.000       0.000                    
 clk_gen_inst/pll_inst.clkc[1]                                                       0.000       0.000                    
 sd_reader/reg0_syn_212.clk (sd_reader/clk)                  net                     2.045       2.045      ../../../rtl/apb_sdcard/sd_reader.v(21)
 capture clock edge                                                                 22.464      24.509
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      24.393
 clock uncertainty                                                                  -0.000      24.393
 clock recovergence pessimism                                                        0.000      24.393
 Required time                                                                      24.393            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -3.163ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -2.844 ns                                                        
 Start Point:             U_APB_SDCARD_CONTROL/reg1_syn_162.clk (rising edge triggered by clock clk)
 End Point:               sd_reader/reg0_syn_212.a[1] (rising edge triggered by clock clk_gen_inst/pll_inst.clkc[1])
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         2.716ns  (logic 1.460ns, net 1.256ns, 53% logic)                
 Logic Levels:            3 ( LUT5=2 LUT4=1 )                                             

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 clk                                                                                 0.000       0.000                    
 clk_syn_12.ipad                                             hier                    0.000       0.000                    
 clk_syn_12.di                                               cell (PAD)              1.660       1.660                    
 U_APB_SDCARD_CONTROL/reg1_syn_162.clk (clk_dup_11)          net                     2.061       3.721      ../../../rtl/CortexM0_SoC.v(3)
 launch clock edge                                                                  20.800      24.521
---------------------------------------------------------------------------------------------------------
 U_APB_SDCARD_CONTROL/reg1_syn_162.q[0]                      clk2q                   0.146 r    24.667
 sd_reader/arg_b1[18]_syn_23.c[0] (U_APB_SDCARD_CONTROL/sdcard_rd_addr[21]) net  (fanout = 3)       0.344 r    25.011      ../../../rtl/apb_sdcard/apb_sdcard.v(19)
 sd_reader/arg_b1[18]_syn_23.f[0]                            cell (LUT5)             0.348 r    25.359
 sd_reader/arg_b1[20]_syn_18.a[0] (sd_reader/arg_b1[30]_syn_12) net  (fanout = 1)       0.456 r    25.815                    
 sd_reader/arg_b1[20]_syn_18.f[0]                            cell (LUT5)             0.424 r    26.239
 sd_reader/reg0_syn_212.a[1] (sd_reader/arg_b1[30]_syn_17)   net  (fanout = 1)       0.456 r    26.695      ../../../rtl/apb_sdcard/sd_reader.v(64)
 sd_reader/reg0_syn_212                                      path2reg1 (LUT4)        0.542      27.237
 Arrival time                                                                       27.237                  (3 lvl)       

 source latency                                                                      0.000       0.000                    
 clk_gen_inst/pll_inst.clkc[1]                                                       0.000       0.000                    
 sd_reader/reg0_syn_212.clk (sd_reader/clk)                  net                     2.045       2.045      ../../../rtl/apb_sdcard/sd_reader.v(21)
 capture clock edge                                                                 22.464      24.509
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      24.393
 clock uncertainty                                                                  -0.000      24.393
 clock recovergence pessimism                                                        0.000      24.393
 Required time                                                                      24.393            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -2.844ns          

---------------------------------------------------------------------------------------------------------

Paths for end point sd_reader/reg0_syn_167 (12 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):    -3.852 ns                                                        
 Start Point:             U_APB_SDCARD_CONTROL/reg1_syn_179.clk (rising edge triggered by clock clk)
 End Point:               sd_reader/reg0_syn_167.b[1] (rising edge triggered by clock clk_gen_inst/pll_inst.clkc[1])
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         3.724ns  (logic 1.852ns, net 1.872ns, 49% logic)                
 Logic Levels:            3 ( LUT5=2 LUT4=1 )                                             

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 clk                                                                                 0.000       0.000                    
 clk_syn_12.ipad                                             hier                    0.000       0.000                    
 clk_syn_12.di                                               cell (PAD)              1.660       1.660                    
 U_APB_SDCARD_CONTROL/reg1_syn_179.clk (clk_dup_11)          net                     2.061       3.721      ../../../rtl/CortexM0_SoC.v(3)
 launch clock edge                                                                  20.800      24.521
---------------------------------------------------------------------------------------------------------
 U_APB_SDCARD_CONTROL/reg1_syn_179.q[1]                      clk2q                   0.146 r    24.667
 sd_reader/reg11_syn_186.b[1] (U_APB_SDCARD_CONTROL/sdcard_rd_addr[24]) net  (fanout = 1)       0.602 r    25.269      ../../../rtl/apb_sdcard/apb_sdcard.v(19)
 sd_reader/reg11_syn_186.f[1]                                cell (LUT4)             0.431 r    25.700
 sd_reader/arg_b1[24]_syn_21.a[1] (sd_reader/arg_b9[24])     net  (fanout = 2)       0.765 r    26.465                    
 sd_reader/arg_b1[24]_syn_21.fx[0]                           cell (LUT5)             0.618 r    27.083
 sd_reader/reg0_syn_167.b[1] (sd_reader/arg_b1[24]_syn_5)    net  (fanout = 2)       0.505 r    27.588      ../../../rtl/apb_sdcard/sd_reader.v(64)
 sd_reader/reg0_syn_167                                      path2reg0 (LUT5)        0.657      28.245
 Arrival time                                                                       28.245                  (3 lvl)       

 source latency                                                                      0.000       0.000                    
 clk_gen_inst/pll_inst.clkc[1]                                                       0.000       0.000                    
 sd_reader/reg0_syn_167.clk (sd_reader/clk)                  net                     2.045       2.045      ../../../rtl/apb_sdcard/sd_reader.v(21)
 capture clock edge                                                                 22.464      24.509
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      24.393
 clock uncertainty                                                                  -0.000      24.393
 clock recovergence pessimism                                                        0.000      24.393
 Required time                                                                      24.393            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -3.852ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -3.852 ns                                                        
 Start Point:             U_APB_SDCARD_CONTROL/reg1_syn_179.clk (rising edge triggered by clock clk)
 End Point:               sd_reader/reg0_syn_167.b[1] (rising edge triggered by clock clk_gen_inst/pll_inst.clkc[1])
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         3.724ns  (logic 1.852ns, net 1.872ns, 49% logic)                
 Logic Levels:            3 ( LUT5=2 LUT4=1 )                                             

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 clk                                                                                 0.000       0.000                    
 clk_syn_12.ipad                                             hier                    0.000       0.000                    
 clk_syn_12.di                                               cell (PAD)              1.660       1.660                    
 U_APB_SDCARD_CONTROL/reg1_syn_179.clk (clk_dup_11)          net                     2.061       3.721      ../../../rtl/CortexM0_SoC.v(3)
 launch clock edge                                                                  20.800      24.521
---------------------------------------------------------------------------------------------------------
 U_APB_SDCARD_CONTROL/reg1_syn_179.q[1]                      clk2q                   0.146 r    24.667
 sd_reader/reg11_syn_186.b[1] (U_APB_SDCARD_CONTROL/sdcard_rd_addr[24]) net  (fanout = 1)       0.602 r    25.269      ../../../rtl/apb_sdcard/apb_sdcard.v(19)
 sd_reader/reg11_syn_186.f[1]                                cell (LUT4)             0.431 r    25.700
 sd_reader/arg_b1[24]_syn_21.a[0] (sd_reader/arg_b9[24])     net  (fanout = 2)       0.765 r    26.465                    
 sd_reader/arg_b1[24]_syn_21.fx[0]                           cell (LUT5)             0.618 r    27.083
 sd_reader/reg0_syn_167.b[1] (sd_reader/arg_b1[24]_syn_5)    net  (fanout = 2)       0.505 r    27.588      ../../../rtl/apb_sdcard/sd_reader.v(64)
 sd_reader/reg0_syn_167                                      path2reg0 (LUT5)        0.657      28.245
 Arrival time                                                                       28.245                  (3 lvl)       

 source latency                                                                      0.000       0.000                    
 clk_gen_inst/pll_inst.clkc[1]                                                       0.000       0.000                    
 sd_reader/reg0_syn_167.clk (sd_reader/clk)                  net                     2.045       2.045      ../../../rtl/apb_sdcard/sd_reader.v(21)
 capture clock edge                                                                 22.464      24.509
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      24.393
 clock uncertainty                                                                  -0.000      24.393
 clock recovergence pessimism                                                        0.000      24.393
 Required time                                                                      24.393            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -3.852ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -3.852 ns                                                        
 Start Point:             U_APB_SDCARD_CONTROL/reg1_syn_179.clk (rising edge triggered by clock clk)
 End Point:               sd_reader/reg0_syn_167.b[0] (rising edge triggered by clock clk_gen_inst/pll_inst.clkc[1])
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         3.724ns  (logic 1.852ns, net 1.872ns, 49% logic)                
 Logic Levels:            3 ( LUT5=2 LUT4=1 )                                             

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 clk                                                                                 0.000       0.000                    
 clk_syn_12.ipad                                             hier                    0.000       0.000                    
 clk_syn_12.di                                               cell (PAD)              1.660       1.660                    
 U_APB_SDCARD_CONTROL/reg1_syn_179.clk (clk_dup_11)          net                     2.061       3.721      ../../../rtl/CortexM0_SoC.v(3)
 launch clock edge                                                                  20.800      24.521
---------------------------------------------------------------------------------------------------------
 U_APB_SDCARD_CONTROL/reg1_syn_179.q[1]                      clk2q                   0.146 r    24.667
 sd_reader/reg11_syn_186.b[1] (U_APB_SDCARD_CONTROL/sdcard_rd_addr[24]) net  (fanout = 1)       0.602 r    25.269      ../../../rtl/apb_sdcard/apb_sdcard.v(19)
 sd_reader/reg11_syn_186.f[1]                                cell (LUT4)             0.431 r    25.700
 sd_reader/arg_b1[24]_syn_21.a[1] (sd_reader/arg_b9[24])     net  (fanout = 2)       0.765 r    26.465                    
 sd_reader/arg_b1[24]_syn_21.fx[0]                           cell (LUT5)             0.618 r    27.083
 sd_reader/reg0_syn_167.b[0] (sd_reader/arg_b1[24]_syn_5)    net  (fanout = 2)       0.505 r    27.588      ../../../rtl/apb_sdcard/sd_reader.v(64)
 sd_reader/reg0_syn_167                                      path2reg0 (LUT5)        0.657      28.245
 Arrival time                                                                       28.245                  (3 lvl)       

 source latency                                                                      0.000       0.000                    
 clk_gen_inst/pll_inst.clkc[1]                                                       0.000       0.000                    
 sd_reader/reg0_syn_167.clk (sd_reader/clk)                  net                     2.045       2.045      ../../../rtl/apb_sdcard/sd_reader.v(21)
 capture clock edge                                                                 22.464      24.509
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      24.393
 clock uncertainty                                                                  -0.000      24.393
 clock recovergence pessimism                                                        0.000      24.393
 Required time                                                                      24.393            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -3.852ns          

---------------------------------------------------------------------------------------------------------

Hold checks:
---------------------------------------------------------------------------------------------------------
Paths for end point fifo/ram_inst/ramread0_syn_11 (10 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.088 ns                                                        
 Start Point:             fifo/reg1_syn_62.clk (rising edge triggered by clock clk_gen_inst/pll_inst.clkc[1])
 End Point:               fifo/ram_inst/ramread0_syn_11.addra[10] (rising edge triggered by clock clk_gen_inst/pll_inst.clkc[1])
 Clock group:             clk                                                             
 Process:                 Fast                                                            
 Data Path Delay:         0.333ns  (logic 0.109ns, net 0.224ns, 32% logic)                
 Logic Levels:            1 ( EMB=1 )                                                     

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 clk_gen_inst/pll_inst.clkc[1]                                                       0.000       0.000                    
 fifo/reg1_syn_62.clk (sd_reader/clk)                        net                     1.938       1.938      ../../../rtl/apb_sdcard/sd_reader.v(21)
 launch clock edge                                                                   0.832       2.770
---------------------------------------------------------------------------------------------------------
 fifo/reg1_syn_62.q[0]                                       clk2q                   0.109 r     2.879
 fifo/ram_inst/ramread0_syn_11.addra[10] (fifo/wr_addr[7])   net  (fanout = 5)       0.224 r     3.103      ../../al_ip/sd2isp_fifo.v(66)
 fifo/ram_inst/ramread0_syn_11                               path2reg (EMB)          0.000       3.103
 Arrival time                                                                        3.103                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 clk_gen_inst/pll_inst.clkc[1]                                                       0.000       0.000                    
 fifo/ram_inst/ramread0_syn_11.clka (sd_reader/clk)          net                     2.130       2.130      ../../../rtl/apb_sdcard/sd_reader.v(21)
 capture clock edge                                                                  0.832       2.962
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.200       3.162
 clock uncertainty                                                                   0.000       3.162
 clock recovergence pessimism                                                       -0.147       3.015
 Required time                                                                       3.015            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.088ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      0.194 ns                                                        
 Start Point:             fifo/reg1_syn_56.clk (rising edge triggered by clock clk_gen_inst/pll_inst.clkc[1])
 End Point:               fifo/ram_inst/ramread0_syn_11.addra[7] (rising edge triggered by clock clk_gen_inst/pll_inst.clkc[1])
 Clock group:             clk                                                             
 Process:                 Fast                                                            
 Data Path Delay:         0.439ns  (logic 0.109ns, net 0.330ns, 24% logic)                
 Logic Levels:            1 ( EMB=1 )                                                     

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 clk_gen_inst/pll_inst.clkc[1]                                                       0.000       0.000                    
 fifo/reg1_syn_56.clk (sd_reader/clk)                        net                     1.938       1.938      ../../../rtl/apb_sdcard/sd_reader.v(21)
 launch clock edge                                                                   0.832       2.770
---------------------------------------------------------------------------------------------------------
 fifo/reg1_syn_56.q[1]                                       clk2q                   0.109 r     2.879
 fifo/ram_inst/ramread0_syn_11.addra[7] (fifo/wr_addr[4])    net  (fanout = 5)       0.330 r     3.209      ../../al_ip/sd2isp_fifo.v(66)
 fifo/ram_inst/ramread0_syn_11                               path2reg (EMB)          0.000       3.209
 Arrival time                                                                        3.209                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 clk_gen_inst/pll_inst.clkc[1]                                                       0.000       0.000                    
 fifo/ram_inst/ramread0_syn_11.clka (sd_reader/clk)          net                     2.130       2.130      ../../../rtl/apb_sdcard/sd_reader.v(21)
 capture clock edge                                                                  0.832       2.962
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.200       3.162
 clock uncertainty                                                                   0.000       3.162
 clock recovergence pessimism                                                       -0.147       3.015
 Required time                                                                       3.015            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.194ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      0.212 ns                                                        
 Start Point:             fifo/reg1_syn_56.clk (rising edge triggered by clock clk_gen_inst/pll_inst.clkc[1])
 End Point:               fifo/ram_inst/ramread0_syn_11.addra[6] (rising edge triggered by clock clk_gen_inst/pll_inst.clkc[1])
 Clock group:             clk                                                             
 Process:                 Fast                                                            
 Data Path Delay:         0.457ns  (logic 0.109ns, net 0.348ns, 23% logic)                
 Logic Levels:            1 ( EMB=1 )                                                     

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 clk_gen_inst/pll_inst.clkc[1]                                                       0.000       0.000                    
 fifo/reg1_syn_56.clk (sd_reader/clk)                        net                     1.938       1.938      ../../../rtl/apb_sdcard/sd_reader.v(21)
 launch clock edge                                                                   0.832       2.770
---------------------------------------------------------------------------------------------------------
 fifo/reg1_syn_56.q[0]                                       clk2q                   0.109 r     2.879
 fifo/ram_inst/ramread0_syn_11.addra[6] (fifo/wr_addr[3])    net  (fanout = 5)       0.348 r     3.227      ../../al_ip/sd2isp_fifo.v(66)
 fifo/ram_inst/ramread0_syn_11                               path2reg (EMB)          0.000       3.227
 Arrival time                                                                        3.227                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 clk_gen_inst/pll_inst.clkc[1]                                                       0.000       0.000                    
 fifo/ram_inst/ramread0_syn_11.clka (sd_reader/clk)          net                     2.130       2.130      ../../../rtl/apb_sdcard/sd_reader.v(21)
 capture clock edge                                                                  0.832       2.962
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.200       3.162
 clock uncertainty                                                                   0.000       3.162
 clock recovergence pessimism                                                       -0.147       3.015
 Required time                                                                       3.015            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.212ns          

---------------------------------------------------------------------------------------------------------

Paths for end point fifo/ram_inst/ramread0_syn_11 (8 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.196 ns                                                        
 Start Point:             sd_reader/reg9_syn_99.clk (rising edge triggered by clock clk_gen_inst/pll_inst.clkc[1])
 End Point:               fifo/ram_inst/ramread0_syn_11.dia[5] (rising edge triggered by clock clk_gen_inst/pll_inst.clkc[1])
 Clock group:             clk                                                             
 Process:                 Fast                                                            
 Data Path Delay:         0.441ns  (logic 0.109ns, net 0.332ns, 24% logic)                
 Logic Levels:            1 ( EMB=1 )                                                     

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 clk_gen_inst/pll_inst.clkc[1]                                                       0.000       0.000                    
 sd_reader/reg9_syn_99.clk (sd_reader/clk)                   net                     1.938       1.938      ../../../rtl/apb_sdcard/sd_reader.v(21)
 launch clock edge                                                                   0.832       2.770
---------------------------------------------------------------------------------------------------------
 sd_reader/reg9_syn_99.q[1]                                  clk2q                   0.109 r     2.879
 fifo/ram_inst/ramread0_syn_11.dia[5] (sd_reader/rd_data[13]) net  (fanout = 2)       0.332 r     3.211      ../../../rtl/apb_sdcard/sd_reader.v(45)
 fifo/ram_inst/ramread0_syn_11                               path2reg (EMB)          0.000       3.211
 Arrival time                                                                        3.211                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 clk_gen_inst/pll_inst.clkc[1]                                                       0.000       0.000                    
 fifo/ram_inst/ramread0_syn_11.clka (sd_reader/clk)          net                     2.130       2.130      ../../../rtl/apb_sdcard/sd_reader.v(21)
 capture clock edge                                                                  0.832       2.962
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.200       3.162
 clock uncertainty                                                                   0.000       3.162
 clock recovergence pessimism                                                       -0.147       3.015
 Required time                                                                       3.015            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.196ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      0.205 ns                                                        
 Start Point:             sd_reader/reg9_syn_93.clk (rising edge triggered by clock clk_gen_inst/pll_inst.clkc[1])
 End Point:               fifo/ram_inst/ramread0_syn_11.dia[7] (rising edge triggered by clock clk_gen_inst/pll_inst.clkc[1])
 Clock group:             clk                                                             
 Process:                 Fast                                                            
 Data Path Delay:         0.450ns  (logic 0.109ns, net 0.341ns, 24% logic)                
 Logic Levels:            1 ( EMB=1 )                                                     

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 clk_gen_inst/pll_inst.clkc[1]                                                       0.000       0.000                    
 sd_reader/reg9_syn_93.clk (sd_reader/clk)                   net                     1.938       1.938      ../../../rtl/apb_sdcard/sd_reader.v(21)
 launch clock edge                                                                   0.832       2.770
---------------------------------------------------------------------------------------------------------
 sd_reader/reg9_syn_93.q[1]                                  clk2q                   0.109 r     2.879
 fifo/ram_inst/ramread0_syn_11.dia[7] (sd_reader/rd_data[15]) net  (fanout = 2)       0.341 r     3.220      ../../../rtl/apb_sdcard/sd_reader.v(45)
 fifo/ram_inst/ramread0_syn_11                               path2reg (EMB)          0.000       3.220
 Arrival time                                                                        3.220                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 clk_gen_inst/pll_inst.clkc[1]                                                       0.000       0.000                    
 fifo/ram_inst/ramread0_syn_11.clka (sd_reader/clk)          net                     2.130       2.130      ../../../rtl/apb_sdcard/sd_reader.v(21)
 capture clock edge                                                                  0.832       2.962
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.200       3.162
 clock uncertainty                                                                   0.000       3.162
 clock recovergence pessimism                                                       -0.147       3.015
 Required time                                                                       3.015            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.205ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      0.234 ns                                                        
 Start Point:             sd_reader/reg9_syn_96.clk (rising edge triggered by clock clk_gen_inst/pll_inst.clkc[1])
 End Point:               fifo/ram_inst/ramread0_syn_11.dia[3] (rising edge triggered by clock clk_gen_inst/pll_inst.clkc[1])
 Clock group:             clk                                                             
 Process:                 Fast                                                            
 Data Path Delay:         0.479ns  (logic 0.109ns, net 0.370ns, 22% logic)                
 Logic Levels:            1 ( EMB=1 )                                                     

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 clk_gen_inst/pll_inst.clkc[1]                                                       0.000       0.000                    
 sd_reader/reg9_syn_96.clk (sd_reader/clk)                   net                     1.938       1.938      ../../../rtl/apb_sdcard/sd_reader.v(21)
 launch clock edge                                                                   0.832       2.770
---------------------------------------------------------------------------------------------------------
 sd_reader/reg9_syn_96.q[1]                                  clk2q                   0.109 r     2.879
 fifo/ram_inst/ramread0_syn_11.dia[3] (sd_reader/rd_data[11]) net  (fanout = 2)       0.370 r     3.249      ../../../rtl/apb_sdcard/sd_reader.v(45)
 fifo/ram_inst/ramread0_syn_11                               path2reg (EMB)          0.000       3.249
 Arrival time                                                                        3.249                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 clk_gen_inst/pll_inst.clkc[1]                                                       0.000       0.000                    
 fifo/ram_inst/ramread0_syn_11.clka (sd_reader/clk)          net                     2.130       2.130      ../../../rtl/apb_sdcard/sd_reader.v(21)
 capture clock edge                                                                  0.832       2.962
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.200       3.162
 clock uncertainty                                                                   0.000       3.162
 clock recovergence pessimism                                                       -0.147       3.015
 Required time                                                                       3.015            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.234ns          

---------------------------------------------------------------------------------------------------------

Paths for end point sd_reader/u_sdcmd_ctrl/reg9_syn_192 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.323 ns                                                        
 Start Point:             sd_reader/u_sdcmd_ctrl/reg9_syn_201.clk (rising edge triggered by clock clk_gen_inst/pll_inst.clkc[1])
 End Point:               sd_reader/u_sdcmd_ctrl/reg9_syn_192.mi[0] (rising edge triggered by clock clk_gen_inst/pll_inst.clkc[1])
 Clock group:             clk                                                             
 Process:                 Fast                                                            
 Data Path Delay:         0.429ns  (logic 0.204ns, net 0.225ns, 47% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 clk_gen_inst/pll_inst.clkc[1]                                                       0.000       0.000                    
 sd_reader/u_sdcmd_ctrl/reg9_syn_201.clk (sd_reader/clk)     net                     1.938       1.938      ../../../rtl/apb_sdcard/sd_reader.v(21)
 launch clock edge                                                                   0.832       2.770
---------------------------------------------------------------------------------------------------------
 sd_reader/u_sdcmd_ctrl/reg9_syn_201.q[0]                    clk2q                   0.109 r     2.879
 sd_reader/u_sdcmd_ctrl/reg9_syn_192.mi[0] (sd_reader/u_sdcmd_ctrl/resp_arg[4]) net  (fanout = 2)       0.225 r     3.104      ../../../rtl/apb_sdcard/sdcmd_ctrl.v(61)
 sd_reader/u_sdcmd_ctrl/reg9_syn_192                         path2reg0               0.095       3.199
 Arrival time                                                                        3.199                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 clk_gen_inst/pll_inst.clkc[1]                                                       0.000       0.000                    
 sd_reader/u_sdcmd_ctrl/reg9_syn_192.clk (sd_reader/clk)     net                     2.130       2.130      ../../../rtl/apb_sdcard/sd_reader.v(21)
 capture clock edge                                                                  0.832       2.962
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       3.023
 clock uncertainty                                                                   0.000       3.023
 clock recovergence pessimism                                                       -0.147       2.876
 Required time                                                                       2.876            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.323ns          

---------------------------------------------------------------------------------------------------------

Recovery checks:
---------------------------------------------------------------------------------------------------------
Paths for end point sddat3_syn_4 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check): -3.695 ns                                                        
 Start Point:             u_logic/Qijpw6_reg_syn_340.clk (rising edge triggered by clock clk)
 End Point:               sddat3_syn_4.rst (rising edge triggered by clock clk_gen_inst/pll_inst.clkc[1])
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         3.525ns  (logic 0.613ns, net 2.912ns, 17% logic)                
 Logic Levels:            2 ( LUT3=1 LUT2=1 )                                             

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 clk                                                                                 0.000       0.000                    
 clk_syn_12.ipad                                             hier                    0.000       0.000                    
 clk_syn_12.di                                               cell (PAD)              1.660       1.660                    
 u_logic/Qijpw6_reg_syn_340.clk (clk_dup_11)                 net                     2.061       3.721      ../../../rtl/CortexM0_SoC.v(3)
 launch clock edge                                                                  20.800      24.521
---------------------------------------------------------------------------------------------------------
 u_logic/Qijpw6_reg_syn_340.q[0]                             clk2q                   0.146 r    24.667
 u_logic/Glphu6_syn_3635.d[0] (sdcard_rd_reset)              net  (fanout = 26)      0.463 r    25.130      ../../../rtl/CortexM0_SoC.v(443)
 u_logic/Glphu6_syn_3635.f[0]                                cell (LUT2)             0.262 r    25.392
 sdram_top_inst/fifo_ctrl_inst/sdram_wr_addr_b[10]_syn_87.d[1] (fifo/rst_dup_122) net  (fanout = 19)      1.785 r    27.177      ../../al_ip/sd2isp_fifo.v(37)
 sdram_top_inst/fifo_ctrl_inst/sdram_wr_addr_b[10]_syn_87.f[1] cell (LUT3)             0.205 r    27.382
 sddat3_syn_4.rst (sd_reader/rstn_dup_18)                    net  (fanout = 4)       0.664 r    28.046      ../../../rtl/apb_sdcard/sd_reader.v(19)
 sddat3_syn_4                                                path2reg                0.000      28.046
 Arrival time                                                                       28.046                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 clk_gen_inst/pll_inst.clkc[1]                                                       0.000       0.000                    
 sddat3_syn_4.ipclk (sd_reader/clk)                          net                     1.857       1.857      ../../../rtl/apb_sdcard/sd_reader.v(21)
 capture clock edge                                                                 22.464      24.321
---------------------------------------------------------------------------------------------------------
 cell recovery                                                                       0.030      24.351
 clock uncertainty                                                                  -0.000      24.351
 clock recovergence pessimism                                                        0.000      24.351
 Required time                                                                      24.351            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -3.695ns          

---------------------------------------------------------------------------------------------------------

Paths for end point sddat0_syn_4 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check): -3.695 ns                                                        
 Start Point:             u_logic/Qijpw6_reg_syn_340.clk (rising edge triggered by clock clk)
 End Point:               sddat0_syn_4.rst (rising edge triggered by clock clk_gen_inst/pll_inst.clkc[1])
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         3.525ns  (logic 0.613ns, net 2.912ns, 17% logic)                
 Logic Levels:            2 ( LUT3=1 LUT2=1 )                                             

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 clk                                                                                 0.000       0.000                    
 clk_syn_12.ipad                                             hier                    0.000       0.000                    
 clk_syn_12.di                                               cell (PAD)              1.660       1.660                    
 u_logic/Qijpw6_reg_syn_340.clk (clk_dup_11)                 net                     2.061       3.721      ../../../rtl/CortexM0_SoC.v(3)
 launch clock edge                                                                  20.800      24.521
---------------------------------------------------------------------------------------------------------
 u_logic/Qijpw6_reg_syn_340.q[0]                             clk2q                   0.146 r    24.667
 u_logic/Glphu6_syn_3635.d[0] (sdcard_rd_reset)              net  (fanout = 26)      0.463 r    25.130      ../../../rtl/CortexM0_SoC.v(443)
 u_logic/Glphu6_syn_3635.f[0]                                cell (LUT2)             0.262 r    25.392
 sdram_top_inst/fifo_ctrl_inst/sdram_wr_addr_b[10]_syn_87.d[1] (fifo/rst_dup_122) net  (fanout = 19)      1.785 r    27.177      ../../al_ip/sd2isp_fifo.v(37)
 sdram_top_inst/fifo_ctrl_inst/sdram_wr_addr_b[10]_syn_87.f[1] cell (LUT3)             0.205 r    27.382
 sddat0_syn_4.rst (sd_reader/rstn_dup_18)                    net  (fanout = 4)       0.664 r    28.046      ../../../rtl/apb_sdcard/sd_reader.v(19)
 sddat0_syn_4                                                path2reg                0.000      28.046
 Arrival time                                                                       28.046                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 clk_gen_inst/pll_inst.clkc[1]                                                       0.000       0.000                    
 sddat0_syn_4.ipclk (sd_reader/clk)                          net                     1.857       1.857      ../../../rtl/apb_sdcard/sd_reader.v(21)
 capture clock edge                                                                 22.464      24.321
---------------------------------------------------------------------------------------------------------
 cell recovery                                                                       0.030      24.351
 clock uncertainty                                                                  -0.000      24.351
 clock recovergence pessimism                                                        0.000      24.351
 Required time                                                                      24.351            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -3.695ns          

---------------------------------------------------------------------------------------------------------

Paths for end point sdcmd_syn_2 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check): -3.661 ns                                                        
 Start Point:             u_logic/Qijpw6_reg_syn_340.clk (rising edge triggered by clock clk)
 End Point:               sdcmd_syn_2.rst (rising edge triggered by clock clk_gen_inst/pll_inst.clkc[1])
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         3.364ns  (logic 0.613ns, net 2.751ns, 18% logic)                
 Logic Levels:            2 ( LUT3=1 LUT2=1 )                                             

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 clk                                                                                 0.000       0.000                    
 clk_syn_12.ipad                                             hier                    0.000       0.000                    
 clk_syn_12.di                                               cell (PAD)              1.660       1.660                    
 u_logic/Qijpw6_reg_syn_340.clk (clk_dup_11)                 net                     2.061       3.721      ../../../rtl/CortexM0_SoC.v(3)
 launch clock edge                                                                  20.800      24.521
---------------------------------------------------------------------------------------------------------
 u_logic/Qijpw6_reg_syn_340.q[0]                             clk2q                   0.146 r    24.667
 u_logic/Glphu6_syn_3635.d[0] (sdcard_rd_reset)              net  (fanout = 26)      0.463 r    25.130      ../../../rtl/CortexM0_SoC.v(443)
 u_logic/Glphu6_syn_3635.f[0]                                cell (LUT2)             0.262 r    25.392
 sdram_top_inst/fifo_ctrl_inst/sdram_wr_addr_b[10]_syn_87.d[1] (fifo/rst_dup_122) net  (fanout = 19)      1.785 r    27.177      ../../al_ip/sd2isp_fifo.v(37)
 sdram_top_inst/fifo_ctrl_inst/sdram_wr_addr_b[10]_syn_87.f[1] cell (LUT3)             0.205 r    27.382
 sdcmd_syn_2.rst (sd_reader/rstn_dup_18)                     net  (fanout = 4)       0.503 r    27.885      ../../../rtl/apb_sdcard/sd_reader.v(19)
 sdcmd_syn_2                                                 path2reg                0.000      27.885
 Arrival time                                                                       27.885                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 clk_gen_inst/pll_inst.clkc[1]                                                       0.000       0.000                    
 sdcmd_syn_2.osclk (sd_reader/clk)                           net                     1.730       1.730      ../../../rtl/apb_sdcard/sd_reader.v(21)
 capture clock edge                                                                 22.464      24.194
---------------------------------------------------------------------------------------------------------
 cell recovery                                                                       0.030      24.224
 clock uncertainty                                                                  -0.000      24.224
 clock recovergence pessimism                                                        0.000      24.224
 Required time                                                                      24.224            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -3.661ns          

---------------------------------------------------------------------------------------------------------

Removal checks:
---------------------------------------------------------------------------------------------------------
Paths for end point fifo/reg1_syn_64 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check):   0.350 ns                                                        
 Start Point:             ISP/u_CC/step0_value3[0]_syn_5.clk (rising edge triggered by clock clk_gen_inst/pll_inst.clkc[1])
 End Point:               fifo/reg1_syn_64.sr (rising edge triggered by clock clk_gen_inst/pll_inst.clkc[1])
 Clock group:             clk                                                             
 Process:                 Fast                                                            
 Data Path Delay:         0.648ns  (logic 0.161ns, net 0.487ns, 24% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 clk_gen_inst/pll_inst.clkc[1]                                                       0.000       0.000                    
 ISP/u_CC/step0_value3[0]_syn_5.clk (sd_reader/clk)          net                     1.938       1.938      ../../../rtl/apb_sdcard/sd_reader.v(21)
 launch clock edge                                                                   0.832       2.770
---------------------------------------------------------------------------------------------------------
 ISP/u_CC/step0_value3[0]_syn_5.q[0]                         clk2q                   0.109 r     2.879
 fifo/reg1_syn_64.sr (fifo/asy_w_rst1)                       net  (fanout = 30)      0.487 r     3.366      ../../al_ip/sd2isp_fifo.v(59)
 fifo/reg1_syn_64                                            path2reg                0.052       3.418
 Arrival time                                                                        3.418                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 clk_gen_inst/pll_inst.clkc[1]                                                       0.000       0.000                    
 fifo/reg1_syn_64.clk (sd_reader/clk)                        net                     2.130       2.130      ../../../rtl/apb_sdcard/sd_reader.v(21)
 capture clock edge                                                                  0.832       2.962
---------------------------------------------------------------------------------------------------------
 cell removal                                                                        0.253       3.215
 clock uncertainty                                                                   0.000       3.215
 clock recovergence pessimism                                                       -0.147       3.068
 Required time                                                                       3.068            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.350ns          

---------------------------------------------------------------------------------------------------------

Paths for end point fifo/reg1_syn_62 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check):   0.350 ns                                                        
 Start Point:             ISP/u_CC/step0_value3[0]_syn_5.clk (rising edge triggered by clock clk_gen_inst/pll_inst.clkc[1])
 End Point:               fifo/reg1_syn_62.sr (rising edge triggered by clock clk_gen_inst/pll_inst.clkc[1])
 Clock group:             clk                                                             
 Process:                 Fast                                                            
 Data Path Delay:         0.648ns  (logic 0.161ns, net 0.487ns, 24% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 clk_gen_inst/pll_inst.clkc[1]                                                       0.000       0.000                    
 ISP/u_CC/step0_value3[0]_syn_5.clk (sd_reader/clk)          net                     1.938       1.938      ../../../rtl/apb_sdcard/sd_reader.v(21)
 launch clock edge                                                                   0.832       2.770
---------------------------------------------------------------------------------------------------------
 ISP/u_CC/step0_value3[0]_syn_5.q[0]                         clk2q                   0.109 r     2.879
 fifo/reg1_syn_62.sr (fifo/asy_w_rst1)                       net  (fanout = 30)      0.487 r     3.366      ../../al_ip/sd2isp_fifo.v(59)
 fifo/reg1_syn_62                                            path2reg                0.052       3.418
 Arrival time                                                                        3.418                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 clk_gen_inst/pll_inst.clkc[1]                                                       0.000       0.000                    
 fifo/reg1_syn_62.clk (sd_reader/clk)                        net                     2.130       2.130      ../../../rtl/apb_sdcard/sd_reader.v(21)
 capture clock edge                                                                  0.832       2.962
---------------------------------------------------------------------------------------------------------
 cell removal                                                                        0.253       3.215
 clock uncertainty                                                                   0.000       3.215
 clock recovergence pessimism                                                       -0.147       3.068
 Required time                                                                       3.068            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.350ns          

---------------------------------------------------------------------------------------------------------

Paths for end point fifo/reg1_syn_56 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check):   0.350 ns                                                        
 Start Point:             ISP/u_CC/step0_value3[0]_syn_5.clk (rising edge triggered by clock clk_gen_inst/pll_inst.clkc[1])
 End Point:               fifo/reg1_syn_56.sr (rising edge triggered by clock clk_gen_inst/pll_inst.clkc[1])
 Clock group:             clk                                                             
 Process:                 Fast                                                            
 Data Path Delay:         0.648ns  (logic 0.161ns, net 0.487ns, 24% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 clk_gen_inst/pll_inst.clkc[1]                                                       0.000       0.000                    
 ISP/u_CC/step0_value3[0]_syn_5.clk (sd_reader/clk)          net                     1.938       1.938      ../../../rtl/apb_sdcard/sd_reader.v(21)
 launch clock edge                                                                   0.832       2.770
---------------------------------------------------------------------------------------------------------
 ISP/u_CC/step0_value3[0]_syn_5.q[0]                         clk2q                   0.109 r     2.879
 fifo/reg1_syn_56.sr (fifo/asy_w_rst1)                       net  (fanout = 30)      0.487 r     3.366      ../../al_ip/sd2isp_fifo.v(59)
 fifo/reg1_syn_56                                            path2reg                0.052       3.418
 Arrival time                                                                        3.418                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 clk_gen_inst/pll_inst.clkc[1]                                                       0.000       0.000                    
 fifo/reg1_syn_56.clk (sd_reader/clk)                        net                     2.130       2.130      ../../../rtl/apb_sdcard/sd_reader.v(21)
 capture clock edge                                                                  0.832       2.962
---------------------------------------------------------------------------------------------------------
 cell removal                                                                        0.253       3.215
 clock uncertainty                                                                   0.000       3.215
 clock recovergence pessimism                                                       -0.147       3.068
 Required time                                                                       3.068            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.350ns          

---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing constraint:        clock: clk_gen_inst/pll_inst.clkc[3]                            
Clock = clk_gen_inst/pll_inst.clkc[3], period 6.656ns, rising at 0.832ns, falling at 4.16ns

302 endpoints analyzed totally, and 19912 paths analyzed
12 errors detected : 12 setup errors (TNS = -37.709), 0 hold errors (TNS = 0.000)
Minimum period is 8.424ns
---------------------------------------------------------------------------------------------------------

Paths for end point sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/ram_inst/ramread0_syn_24 (1821 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):    -1.359 ns                                                        
 Start Point:             vga_ctrl_inst/cnt_v_b[5]_syn_42.clk (rising edge triggered by clock clk_gen_inst/pll_inst.clkc[3])
 End Point:               sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/ram_inst/ramread0_syn_24.addrb[10] (rising edge triggered by clock clk_gen_inst/pll_inst.clkc[3])
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         7.629ns  (logic 3.257ns, net 4.372ns, 42% logic)                
 Logic Levels:            7 ( ADDER=4 LUT4=2 EMB=1 )                                      

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 clk_gen_inst/pll_inst.clkc[3]                                                       0.000       0.000                    
 vga_ctrl_inst/cnt_v_b[5]_syn_42.clk (clk_148m_vga_dup_1)    net                     2.410       2.410      ../../../rtl/CortexM0_SoC.v(24)
 launch clock edge                                                                   0.832       3.242
---------------------------------------------------------------------------------------------------------
 vga_ctrl_inst/cnt_v_b[5]_syn_42.q[0]                        clk2q                   0.146 r     3.388
 vga_ctrl_inst/lt6_syn_65.b[0] (vga_ctrl_inst/cnt_h[1])      net  (fanout = 5)       0.612 r     4.000      ../../../rtl/apb_vga/vga_ctrl.v(45)
 vga_ctrl_inst/lt6_syn_65.fco                                cell (ADDER)            0.627 r     4.627
 vga_ctrl_inst/lt6_syn_68.fci (vga_ctrl_inst/lt6_syn_9)      net  (fanout = 1)       0.000 f     4.627      ../../../rtl/apb_vga/vga_ctrl.v(86)
 vga_ctrl_inst/lt6_syn_68.fco                                cell (ADDER)            0.073 r     4.700
 vga_ctrl_inst/lt6_syn_71.fci (vga_ctrl_inst/lt6_syn_13)     net  (fanout = 1)       0.000 f     4.700      ../../../rtl/apb_vga/vga_ctrl.v(86)
 vga_ctrl_inst/lt6_syn_71.fco                                cell (ADDER)            0.073 r     4.773
 vga_ctrl_inst/lt6_syn_74.fci (vga_ctrl_inst/lt6_syn_17)     net  (fanout = 1)       0.000 f     4.773      ../../../rtl/apb_vga/vga_ctrl.v(86)
 vga_ctrl_inst/lt6_syn_74.fco                                cell (ADDER)            0.073 r     4.846
 vga_ctrl_inst/lt6_syn_77.fci (vga_ctrl_inst/lt6_syn_21)     net  (fanout = 1)       0.000 f     4.846      ../../../rtl/apb_vga/vga_ctrl.v(86)
 vga_ctrl_inst/lt6_syn_77.fco                                cell (ADDER)            0.073 r     4.919
 vga_ctrl_inst/lt6_syn_80.fci (vga_ctrl_inst/lt6_syn_25)     net  (fanout = 1)       0.000 f     4.919      ../../../rtl/apb_vga/vga_ctrl.v(86)
 vga_ctrl_inst/lt6_syn_80.fco                                cell (ADDER)            0.073 r     4.992
 vga_ctrl_inst/lt6_syn_82.fci (vga_ctrl_inst/lt6_syn_29)     net  (fanout = 1)       0.000 f     4.992      ../../../rtl/apb_vga/vga_ctrl.v(86)
 vga_ctrl_inst/lt6_syn_82.f[0]                               cell (ADDER)            0.144 r     5.136
 vga_ctrl_inst/reg1_syn_71.c[1] (vga_ctrl_inst/pix_data_req_n3) net  (fanout = 1)       0.857 r     5.993                    
 vga_ctrl_inst/reg1_syn_71.f[1]                              cell (LUT4)             0.251 r     6.244
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/wr_to_rd_cross_inst/reg2_syn_59.a[0] (vga_ctrl_inst/pix_data_req_n) net  (fanout = 3)       1.564 r     7.808                    
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/wr_to_rd_cross_inst/reg2_syn_59.f[0] cell (LUT4)             0.424 r     8.232
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/add2_syn_68.e[0] (sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_en_s) net  (fanout = 1)       0.525 r     8.757      ../../al_ip/fifo_data_out.v(69)
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/add2_syn_68.fco  cell (ADDER)            0.781 r     9.538
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/add2_syn_69.fci (sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/add2_syn_59) net  (fanout = 1)       0.000 f     9.538      ../../al_ip/fifo_data_out.v(278)
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/add2_syn_69.fco  cell (ADDER)            0.132 r     9.670
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/add2_syn_70.fci (sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/add2_syn_63) net  (fanout = 1)       0.000 f     9.670      ../../al_ip/fifo_data_out.v(278)
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/add2_syn_70.fx[0] cell (ADDER)            0.387 r    10.057
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/ram_inst/ramread0_syn_24.addrb[10] (sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/ram_inst/addrb[8]) net  (fanout = 5)       0.814 r    10.871      ../../al_ip/fifo_data_out.v(433)
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/ram_inst/ramread0_syn_24 path2reg (EMB)          0.000      10.871
 Arrival time                                                                       10.871                  (7 lvl)       

 source latency                                                                      0.000       0.000                    
 clk_gen_inst/pll_inst.clkc[3]                                                       0.000       0.000                    
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/ram_inst/ramread0_syn_24.clkb (clk_148m_vga_dup_1) net                     2.166       2.166      ../../../rtl/CortexM0_SoC.v(24)
 capture clock edge                                                                  7.488       9.654
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.250       9.404
 clock uncertainty                                                                  -0.000       9.404
 clock recovergence pessimism                                                        0.108       9.512
 Required time                                                                       9.512            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -1.359ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -1.294 ns                                                        
 Start Point:             vga_ctrl_inst/reg1_syn_65.clk (rising edge triggered by clock clk_gen_inst/pll_inst.clkc[3])
 End Point:               sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/ram_inst/ramread0_syn_24.addrb[10] (rising edge triggered by clock clk_gen_inst/pll_inst.clkc[3])
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         7.636ns  (logic 3.126ns, net 4.510ns, 40% logic)                
 Logic Levels:            7 ( ADDER=4 LUT4=2 EMB=1 )                                      

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 clk_gen_inst/pll_inst.clkc[3]                                                       0.000       0.000                    
 vga_ctrl_inst/reg1_syn_65.clk (clk_148m_vga_dup_1)          net                     2.410       2.410      ../../../rtl/CortexM0_SoC.v(24)
 launch clock edge                                                                   0.832       3.242
---------------------------------------------------------------------------------------------------------
 vga_ctrl_inst/reg1_syn_65.q[0]                              clk2q                   0.146 r     3.388
 vga_ctrl_inst/lt5_syn_77.a[0] (vga_ctrl_inst/cnt_v[9])      net  (fanout = 5)       1.151 r     4.539      ../../../rtl/apb_vga/vga_ctrl.v(46)
 vga_ctrl_inst/lt5_syn_77.fco                                cell (ADDER)            0.706 r     5.245
 vga_ctrl_inst/lt5_syn_80.fci (vga_ctrl_inst/lt5_syn_25)     net  (fanout = 1)       0.000 f     5.245      ../../../rtl/apb_vga/vga_ctrl.v(82)
 vga_ctrl_inst/lt5_syn_80.fco                                cell (ADDER)            0.073 r     5.318
 vga_ctrl_inst/lt5_syn_82.fci (vga_ctrl_inst/lt5_syn_29)     net  (fanout = 1)       0.000 f     5.318      ../../../rtl/apb_vga/vga_ctrl.v(82)
 vga_ctrl_inst/lt5_syn_82.f[0]                               cell (ADDER)            0.144 r     5.462
 vga_ctrl_inst/reg1_syn_71.b[1] (vga_ctrl_inst/pix_data_req_n6) net  (fanout = 2)       0.456 r     5.918                    
 vga_ctrl_inst/reg1_syn_71.f[1]                              cell (LUT4)             0.333 r     6.251
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/wr_to_rd_cross_inst/reg2_syn_59.a[0] (vga_ctrl_inst/pix_data_req_n) net  (fanout = 3)       1.564 r     7.815                    
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/wr_to_rd_cross_inst/reg2_syn_59.f[0] cell (LUT4)             0.424 r     8.239
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/add2_syn_68.e[0] (sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_en_s) net  (fanout = 1)       0.525 r     8.764      ../../al_ip/fifo_data_out.v(69)
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/add2_syn_68.fco  cell (ADDER)            0.781 r     9.545
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/add2_syn_69.fci (sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/add2_syn_59) net  (fanout = 1)       0.000 f     9.545      ../../al_ip/fifo_data_out.v(278)
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/add2_syn_69.fco  cell (ADDER)            0.132 r     9.677
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/add2_syn_70.fci (sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/add2_syn_63) net  (fanout = 1)       0.000 f     9.677      ../../al_ip/fifo_data_out.v(278)
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/add2_syn_70.fx[0] cell (ADDER)            0.387 r    10.064
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/ram_inst/ramread0_syn_24.addrb[10] (sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/ram_inst/addrb[8]) net  (fanout = 5)       0.814 r    10.878      ../../al_ip/fifo_data_out.v(433)
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/ram_inst/ramread0_syn_24 path2reg (EMB)          0.000      10.878
 Arrival time                                                                       10.878                  (7 lvl)       

 source latency                                                                      0.000       0.000                    
 clk_gen_inst/pll_inst.clkc[3]                                                       0.000       0.000                    
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/ram_inst/ramread0_syn_24.clkb (clk_148m_vga_dup_1) net                     2.166       2.166      ../../../rtl/CortexM0_SoC.v(24)
 capture clock edge                                                                  7.488       9.654
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.250       9.404
 clock uncertainty                                                                  -0.000       9.404
 clock recovergence pessimism                                                        0.180       9.584
 Required time                                                                       9.584            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -1.294ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -1.289 ns                                                        
 Start Point:             vga_ctrl_inst/reg1_syn_65.clk (rising edge triggered by clock clk_gen_inst/pll_inst.clkc[3])
 End Point:               sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/ram_inst/ramread0_syn_24.addrb[11] (rising edge triggered by clock clk_gen_inst/pll_inst.clkc[3])
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         7.631ns  (logic 3.003ns, net 4.628ns, 39% logic)                
 Logic Levels:            7 ( ADDER=4 LUT4=2 EMB=1 )                                      

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 clk_gen_inst/pll_inst.clkc[3]                                                       0.000       0.000                    
 vga_ctrl_inst/reg1_syn_65.clk (clk_148m_vga_dup_1)          net                     2.410       2.410      ../../../rtl/CortexM0_SoC.v(24)
 launch clock edge                                                                   0.832       3.242
---------------------------------------------------------------------------------------------------------
 vga_ctrl_inst/reg1_syn_65.q[0]                              clk2q                   0.146 r     3.388
 vga_ctrl_inst/lt5_syn_77.a[0] (vga_ctrl_inst/cnt_v[9])      net  (fanout = 5)       1.151 r     4.539      ../../../rtl/apb_vga/vga_ctrl.v(46)
 vga_ctrl_inst/lt5_syn_77.fco                                cell (ADDER)            0.706 r     5.245
 vga_ctrl_inst/lt5_syn_80.fci (vga_ctrl_inst/lt5_syn_25)     net  (fanout = 1)       0.000 f     5.245      ../../../rtl/apb_vga/vga_ctrl.v(82)
 vga_ctrl_inst/lt5_syn_80.fco                                cell (ADDER)            0.073 r     5.318
 vga_ctrl_inst/lt5_syn_82.fci (vga_ctrl_inst/lt5_syn_29)     net  (fanout = 1)       0.000 f     5.318      ../../../rtl/apb_vga/vga_ctrl.v(82)
 vga_ctrl_inst/lt5_syn_82.f[0]                               cell (ADDER)            0.144 r     5.462
 vga_ctrl_inst/reg1_syn_71.b[1] (vga_ctrl_inst/pix_data_req_n6) net  (fanout = 2)       0.456 r     5.918                    
 vga_ctrl_inst/reg1_syn_71.f[1]                              cell (LUT4)             0.333 r     6.251
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/wr_to_rd_cross_inst/reg2_syn_59.a[0] (vga_ctrl_inst/pix_data_req_n) net  (fanout = 3)       1.564 r     7.815                    
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/wr_to_rd_cross_inst/reg2_syn_59.f[0] cell (LUT4)             0.424 r     8.239
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/add2_syn_68.e[0] (sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_en_s) net  (fanout = 1)       0.525 r     8.764      ../../al_ip/fifo_data_out.v(69)
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/add2_syn_68.fco  cell (ADDER)            0.781 r     9.545
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/add2_syn_69.fci (sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/add2_syn_59) net  (fanout = 1)       0.000 f     9.545      ../../al_ip/fifo_data_out.v(278)
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/add2_syn_69.fco  cell (ADDER)            0.132 r     9.677
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/add2_syn_70.fci (sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/add2_syn_63) net  (fanout = 1)       0.000 f     9.677      ../../al_ip/fifo_data_out.v(278)
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/add2_syn_70.f[1] cell (ADDER)            0.264 r     9.941
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/ram_inst/ramread0_syn_24.addrb[11] (sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/ram_inst/addrb[9]) net  (fanout = 5)       0.932 r    10.873      ../../al_ip/fifo_data_out.v(433)
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/ram_inst/ramread0_syn_24 path2reg (EMB)          0.000      10.873
 Arrival time                                                                       10.873                  (7 lvl)       

 source latency                                                                      0.000       0.000                    
 clk_gen_inst/pll_inst.clkc[3]                                                       0.000       0.000                    
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/ram_inst/ramread0_syn_24.clkb (clk_148m_vga_dup_1) net                     2.166       2.166      ../../../rtl/CortexM0_SoC.v(24)
 capture clock edge                                                                  7.488       9.654
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.250       9.404
 clock uncertainty                                                                  -0.000       9.404
 clock recovergence pessimism                                                        0.180       9.584
 Required time                                                                       9.584            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -1.289ns          

---------------------------------------------------------------------------------------------------------

Paths for end point sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/ram_inst/ramread0_syn_9 (1821 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):    -1.306 ns                                                        
 Start Point:             vga_ctrl_inst/cnt_v_b[5]_syn_42.clk (rising edge triggered by clock clk_gen_inst/pll_inst.clkc[3])
 End Point:               sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/ram_inst/ramread0_syn_9.addrb[12] (rising edge triggered by clock clk_gen_inst/pll_inst.clkc[3])
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         7.576ns  (logic 3.323ns, net 4.253ns, 43% logic)                
 Logic Levels:            7 ( ADDER=4 LUT4=2 EMB=1 )                                      

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 clk_gen_inst/pll_inst.clkc[3]                                                       0.000       0.000                    
 vga_ctrl_inst/cnt_v_b[5]_syn_42.clk (clk_148m_vga_dup_1)    net                     2.410       2.410      ../../../rtl/CortexM0_SoC.v(24)
 launch clock edge                                                                   0.832       3.242
---------------------------------------------------------------------------------------------------------
 vga_ctrl_inst/cnt_v_b[5]_syn_42.q[0]                        clk2q                   0.146 r     3.388
 vga_ctrl_inst/lt6_syn_65.b[0] (vga_ctrl_inst/cnt_h[1])      net  (fanout = 5)       0.612 r     4.000      ../../../rtl/apb_vga/vga_ctrl.v(45)
 vga_ctrl_inst/lt6_syn_65.fco                                cell (ADDER)            0.627 r     4.627
 vga_ctrl_inst/lt6_syn_68.fci (vga_ctrl_inst/lt6_syn_9)      net  (fanout = 1)       0.000 f     4.627      ../../../rtl/apb_vga/vga_ctrl.v(86)
 vga_ctrl_inst/lt6_syn_68.fco                                cell (ADDER)            0.073 r     4.700
 vga_ctrl_inst/lt6_syn_71.fci (vga_ctrl_inst/lt6_syn_13)     net  (fanout = 1)       0.000 f     4.700      ../../../rtl/apb_vga/vga_ctrl.v(86)
 vga_ctrl_inst/lt6_syn_71.fco                                cell (ADDER)            0.073 r     4.773
 vga_ctrl_inst/lt6_syn_74.fci (vga_ctrl_inst/lt6_syn_17)     net  (fanout = 1)       0.000 f     4.773      ../../../rtl/apb_vga/vga_ctrl.v(86)
 vga_ctrl_inst/lt6_syn_74.fco                                cell (ADDER)            0.073 r     4.846
 vga_ctrl_inst/lt6_syn_77.fci (vga_ctrl_inst/lt6_syn_21)     net  (fanout = 1)       0.000 f     4.846      ../../../rtl/apb_vga/vga_ctrl.v(86)
 vga_ctrl_inst/lt6_syn_77.fco                                cell (ADDER)            0.073 r     4.919
 vga_ctrl_inst/lt6_syn_80.fci (vga_ctrl_inst/lt6_syn_25)     net  (fanout = 1)       0.000 f     4.919      ../../../rtl/apb_vga/vga_ctrl.v(86)
 vga_ctrl_inst/lt6_syn_80.fco                                cell (ADDER)            0.073 r     4.992
 vga_ctrl_inst/lt6_syn_82.fci (vga_ctrl_inst/lt6_syn_29)     net  (fanout = 1)       0.000 f     4.992      ../../../rtl/apb_vga/vga_ctrl.v(86)
 vga_ctrl_inst/lt6_syn_82.f[0]                               cell (ADDER)            0.144 r     5.136
 vga_ctrl_inst/reg1_syn_71.c[1] (vga_ctrl_inst/pix_data_req_n3) net  (fanout = 1)       0.857 r     5.993                    
 vga_ctrl_inst/reg1_syn_71.f[1]                              cell (LUT4)             0.251 r     6.244
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/wr_to_rd_cross_inst/reg2_syn_59.a[0] (vga_ctrl_inst/pix_data_req_n) net  (fanout = 3)       1.564 r     7.808                    
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/wr_to_rd_cross_inst/reg2_syn_59.f[0] cell (LUT4)             0.424 r     8.232
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/add2_syn_68.e[0] (sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_en_s) net  (fanout = 1)       0.525 r     8.757      ../../al_ip/fifo_data_out.v(69)
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/add2_syn_68.fco  cell (ADDER)            0.781 r     9.538
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/add2_syn_69.fci (sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/add2_syn_59) net  (fanout = 1)       0.000 f     9.538      ../../al_ip/fifo_data_out.v(278)
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/add2_syn_69.fco  cell (ADDER)            0.132 r     9.670
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/add2_syn_70.fci (sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/add2_syn_63) net  (fanout = 1)       0.000 f     9.670      ../../al_ip/fifo_data_out.v(278)
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/add2_syn_70.fx[1] cell (ADDER)            0.453 r    10.123
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/ram_inst/ramread0_syn_9.addrb[12] (sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/ram_inst/addrb[10]) net  (fanout = 5)       0.695 r    10.818      ../../al_ip/fifo_data_out.v(433)
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/ram_inst/ramread0_syn_9 path2reg (EMB)          0.000      10.818
 Arrival time                                                                       10.818                  (7 lvl)       

 source latency                                                                      0.000       0.000                    
 clk_gen_inst/pll_inst.clkc[3]                                                       0.000       0.000                    
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/ram_inst/ramread0_syn_9.clkb (clk_148m_vga_dup_1) net                     2.166       2.166      ../../../rtl/CortexM0_SoC.v(24)
 capture clock edge                                                                  7.488       9.654
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.250       9.404
 clock uncertainty                                                                  -0.000       9.404
 clock recovergence pessimism                                                        0.108       9.512
 Required time                                                                       9.512            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -1.306ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -1.241 ns                                                        
 Start Point:             vga_ctrl_inst/reg1_syn_65.clk (rising edge triggered by clock clk_gen_inst/pll_inst.clkc[3])
 End Point:               sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/ram_inst/ramread0_syn_9.addrb[12] (rising edge triggered by clock clk_gen_inst/pll_inst.clkc[3])
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         7.583ns  (logic 3.192ns, net 4.391ns, 42% logic)                
 Logic Levels:            7 ( ADDER=4 LUT4=2 EMB=1 )                                      

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 clk_gen_inst/pll_inst.clkc[3]                                                       0.000       0.000                    
 vga_ctrl_inst/reg1_syn_65.clk (clk_148m_vga_dup_1)          net                     2.410       2.410      ../../../rtl/CortexM0_SoC.v(24)
 launch clock edge                                                                   0.832       3.242
---------------------------------------------------------------------------------------------------------
 vga_ctrl_inst/reg1_syn_65.q[0]                              clk2q                   0.146 r     3.388
 vga_ctrl_inst/lt5_syn_77.a[0] (vga_ctrl_inst/cnt_v[9])      net  (fanout = 5)       1.151 r     4.539      ../../../rtl/apb_vga/vga_ctrl.v(46)
 vga_ctrl_inst/lt5_syn_77.fco                                cell (ADDER)            0.706 r     5.245
 vga_ctrl_inst/lt5_syn_80.fci (vga_ctrl_inst/lt5_syn_25)     net  (fanout = 1)       0.000 f     5.245      ../../../rtl/apb_vga/vga_ctrl.v(82)
 vga_ctrl_inst/lt5_syn_80.fco                                cell (ADDER)            0.073 r     5.318
 vga_ctrl_inst/lt5_syn_82.fci (vga_ctrl_inst/lt5_syn_29)     net  (fanout = 1)       0.000 f     5.318      ../../../rtl/apb_vga/vga_ctrl.v(82)
 vga_ctrl_inst/lt5_syn_82.f[0]                               cell (ADDER)            0.144 r     5.462
 vga_ctrl_inst/reg1_syn_71.b[1] (vga_ctrl_inst/pix_data_req_n6) net  (fanout = 2)       0.456 r     5.918                    
 vga_ctrl_inst/reg1_syn_71.f[1]                              cell (LUT4)             0.333 r     6.251
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/wr_to_rd_cross_inst/reg2_syn_59.a[0] (vga_ctrl_inst/pix_data_req_n) net  (fanout = 3)       1.564 r     7.815                    
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/wr_to_rd_cross_inst/reg2_syn_59.f[0] cell (LUT4)             0.424 r     8.239
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/add2_syn_68.e[0] (sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_en_s) net  (fanout = 1)       0.525 r     8.764      ../../al_ip/fifo_data_out.v(69)
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/add2_syn_68.fco  cell (ADDER)            0.781 r     9.545
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/add2_syn_69.fci (sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/add2_syn_59) net  (fanout = 1)       0.000 f     9.545      ../../al_ip/fifo_data_out.v(278)
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/add2_syn_69.fco  cell (ADDER)            0.132 r     9.677
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/add2_syn_70.fci (sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/add2_syn_63) net  (fanout = 1)       0.000 f     9.677      ../../al_ip/fifo_data_out.v(278)
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/add2_syn_70.fx[1] cell (ADDER)            0.453 r    10.130
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/ram_inst/ramread0_syn_9.addrb[12] (sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/ram_inst/addrb[10]) net  (fanout = 5)       0.695 r    10.825      ../../al_ip/fifo_data_out.v(433)
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/ram_inst/ramread0_syn_9 path2reg (EMB)          0.000      10.825
 Arrival time                                                                       10.825                  (7 lvl)       

 source latency                                                                      0.000       0.000                    
 clk_gen_inst/pll_inst.clkc[3]                                                       0.000       0.000                    
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/ram_inst/ramread0_syn_9.clkb (clk_148m_vga_dup_1) net                     2.166       2.166      ../../../rtl/CortexM0_SoC.v(24)
 capture clock edge                                                                  7.488       9.654
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.250       9.404
 clock uncertainty                                                                  -0.000       9.404
 clock recovergence pessimism                                                        0.180       9.584
 Required time                                                                       9.584            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -1.241ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -1.232 ns                                                        
 Start Point:             vga_ctrl_inst/reg1_syn_65.clk (rising edge triggered by clock clk_gen_inst/pll_inst.clkc[3])
 End Point:               sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/ram_inst/ramread0_syn_9.addrb[12] (rising edge triggered by clock clk_gen_inst/pll_inst.clkc[3])
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         7.574ns  (logic 3.188ns, net 4.386ns, 42% logic)                
 Logic Levels:            7 ( ADDER=4 LUT4=2 EMB=1 )                                      

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 clk_gen_inst/pll_inst.clkc[3]                                                       0.000       0.000                    
 vga_ctrl_inst/reg1_syn_65.clk (clk_148m_vga_dup_1)          net                     2.410       2.410      ../../../rtl/CortexM0_SoC.v(24)
 launch clock edge                                                                   0.832       3.242
---------------------------------------------------------------------------------------------------------
 vga_ctrl_inst/reg1_syn_65.q[0]                              clk2q                   0.146 r     3.388
 vga_ctrl_inst/lt4_syn_77.b[0] (vga_ctrl_inst/cnt_v[9])      net  (fanout = 5)       0.940 r     4.328      ../../../rtl/apb_vga/vga_ctrl.v(46)
 vga_ctrl_inst/lt4_syn_77.fco                                cell (ADDER)            0.627 r     4.955
 vga_ctrl_inst/lt4_syn_80.fci (vga_ctrl_inst/lt4_syn_25)     net  (fanout = 1)       0.000 f     4.955      ../../../rtl/apb_vga/vga_ctrl.v(81)
 vga_ctrl_inst/lt4_syn_80.fco                                cell (ADDER)            0.073 r     5.028
 vga_ctrl_inst/lt4_syn_82.fci (vga_ctrl_inst/lt4_syn_29)     net  (fanout = 1)       0.000 f     5.028      ../../../rtl/apb_vga/vga_ctrl.v(81)
 vga_ctrl_inst/lt4_syn_82.f[0]                               cell (ADDER)            0.144 r     5.172
 vga_ctrl_inst/reg1_syn_71.a[1] (vga_ctrl_inst/pix_data_req_n5) net  (fanout = 2)       0.662 r     5.834                    
 vga_ctrl_inst/reg1_syn_71.f[1]                              cell (LUT4)             0.408 r     6.242
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/wr_to_rd_cross_inst/reg2_syn_59.a[0] (vga_ctrl_inst/pix_data_req_n) net  (fanout = 3)       1.564 r     7.806                    
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/wr_to_rd_cross_inst/reg2_syn_59.f[0] cell (LUT4)             0.424 r     8.230
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/add2_syn_68.e[0] (sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_en_s) net  (fanout = 1)       0.525 r     8.755      ../../al_ip/fifo_data_out.v(69)
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/add2_syn_68.fco  cell (ADDER)            0.781 r     9.536
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/add2_syn_69.fci (sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/add2_syn_59) net  (fanout = 1)       0.000 f     9.536      ../../al_ip/fifo_data_out.v(278)
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/add2_syn_69.fco  cell (ADDER)            0.132 r     9.668
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/add2_syn_70.fci (sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/add2_syn_63) net  (fanout = 1)       0.000 f     9.668      ../../al_ip/fifo_data_out.v(278)
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/add2_syn_70.fx[1] cell (ADDER)            0.453 r    10.121
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/ram_inst/ramread0_syn_9.addrb[12] (sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/ram_inst/addrb[10]) net  (fanout = 5)       0.695 r    10.816      ../../al_ip/fifo_data_out.v(433)
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/ram_inst/ramread0_syn_9 path2reg (EMB)          0.000      10.816
 Arrival time                                                                       10.816                  (7 lvl)       

 source latency                                                                      0.000       0.000                    
 clk_gen_inst/pll_inst.clkc[3]                                                       0.000       0.000                    
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/ram_inst/ramread0_syn_9.clkb (clk_148m_vga_dup_1) net                     2.166       2.166      ../../../rtl/CortexM0_SoC.v(24)
 capture clock edge                                                                  7.488       9.654
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.250       9.404
 clock uncertainty                                                                  -0.000       9.404
 clock recovergence pessimism                                                        0.180       9.584
 Required time                                                                       9.584            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -1.232ns          

---------------------------------------------------------------------------------------------------------

Paths for end point sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/ram_inst/ramread0_syn_14 (1821 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):    -1.229 ns                                                        
 Start Point:             vga_ctrl_inst/cnt_v_b[5]_syn_42.clk (rising edge triggered by clock clk_gen_inst/pll_inst.clkc[3])
 End Point:               sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/ram_inst/ramread0_syn_14.addrb[12] (rising edge triggered by clock clk_gen_inst/pll_inst.clkc[3])
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         7.499ns  (logic 3.323ns, net 4.176ns, 44% logic)                
 Logic Levels:            7 ( ADDER=4 LUT4=2 EMB=1 )                                      

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 clk_gen_inst/pll_inst.clkc[3]                                                       0.000       0.000                    
 vga_ctrl_inst/cnt_v_b[5]_syn_42.clk (clk_148m_vga_dup_1)    net                     2.410       2.410      ../../../rtl/CortexM0_SoC.v(24)
 launch clock edge                                                                   0.832       3.242
---------------------------------------------------------------------------------------------------------
 vga_ctrl_inst/cnt_v_b[5]_syn_42.q[0]                        clk2q                   0.146 r     3.388
 vga_ctrl_inst/lt6_syn_65.b[0] (vga_ctrl_inst/cnt_h[1])      net  (fanout = 5)       0.612 r     4.000      ../../../rtl/apb_vga/vga_ctrl.v(45)
 vga_ctrl_inst/lt6_syn_65.fco                                cell (ADDER)            0.627 r     4.627
 vga_ctrl_inst/lt6_syn_68.fci (vga_ctrl_inst/lt6_syn_9)      net  (fanout = 1)       0.000 f     4.627      ../../../rtl/apb_vga/vga_ctrl.v(86)
 vga_ctrl_inst/lt6_syn_68.fco                                cell (ADDER)            0.073 r     4.700
 vga_ctrl_inst/lt6_syn_71.fci (vga_ctrl_inst/lt6_syn_13)     net  (fanout = 1)       0.000 f     4.700      ../../../rtl/apb_vga/vga_ctrl.v(86)
 vga_ctrl_inst/lt6_syn_71.fco                                cell (ADDER)            0.073 r     4.773
 vga_ctrl_inst/lt6_syn_74.fci (vga_ctrl_inst/lt6_syn_17)     net  (fanout = 1)       0.000 f     4.773      ../../../rtl/apb_vga/vga_ctrl.v(86)
 vga_ctrl_inst/lt6_syn_74.fco                                cell (ADDER)            0.073 r     4.846
 vga_ctrl_inst/lt6_syn_77.fci (vga_ctrl_inst/lt6_syn_21)     net  (fanout = 1)       0.000 f     4.846      ../../../rtl/apb_vga/vga_ctrl.v(86)
 vga_ctrl_inst/lt6_syn_77.fco                                cell (ADDER)            0.073 r     4.919
 vga_ctrl_inst/lt6_syn_80.fci (vga_ctrl_inst/lt6_syn_25)     net  (fanout = 1)       0.000 f     4.919      ../../../rtl/apb_vga/vga_ctrl.v(86)
 vga_ctrl_inst/lt6_syn_80.fco                                cell (ADDER)            0.073 r     4.992
 vga_ctrl_inst/lt6_syn_82.fci (vga_ctrl_inst/lt6_syn_29)     net  (fanout = 1)       0.000 f     4.992      ../../../rtl/apb_vga/vga_ctrl.v(86)
 vga_ctrl_inst/lt6_syn_82.f[0]                               cell (ADDER)            0.144 r     5.136
 vga_ctrl_inst/reg1_syn_71.c[1] (vga_ctrl_inst/pix_data_req_n3) net  (fanout = 1)       0.857 r     5.993                    
 vga_ctrl_inst/reg1_syn_71.f[1]                              cell (LUT4)             0.251 r     6.244
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/wr_to_rd_cross_inst/reg2_syn_59.a[0] (vga_ctrl_inst/pix_data_req_n) net  (fanout = 3)       1.564 r     7.808                    
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/wr_to_rd_cross_inst/reg2_syn_59.f[0] cell (LUT4)             0.424 r     8.232
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/add2_syn_68.e[0] (sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_en_s) net  (fanout = 1)       0.525 r     8.757      ../../al_ip/fifo_data_out.v(69)
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/add2_syn_68.fco  cell (ADDER)            0.781 r     9.538
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/add2_syn_69.fci (sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/add2_syn_59) net  (fanout = 1)       0.000 f     9.538      ../../al_ip/fifo_data_out.v(278)
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/add2_syn_69.fco  cell (ADDER)            0.132 r     9.670
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/add2_syn_70.fci (sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/add2_syn_63) net  (fanout = 1)       0.000 f     9.670      ../../al_ip/fifo_data_out.v(278)
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/add2_syn_70.fx[1] cell (ADDER)            0.453 r    10.123
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/ram_inst/ramread0_syn_14.addrb[12] (sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/ram_inst/addrb[10]) net  (fanout = 5)       0.618 r    10.741      ../../al_ip/fifo_data_out.v(433)
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/ram_inst/ramread0_syn_14 path2reg (EMB)          0.000      10.741
 Arrival time                                                                       10.741                  (7 lvl)       

 source latency                                                                      0.000       0.000                    
 clk_gen_inst/pll_inst.clkc[3]                                                       0.000       0.000                    
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/ram_inst/ramread0_syn_14.clkb (clk_148m_vga_dup_1) net                     2.166       2.166      ../../../rtl/CortexM0_SoC.v(24)
 capture clock edge                                                                  7.488       9.654
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.250       9.404
 clock uncertainty                                                                  -0.000       9.404
 clock recovergence pessimism                                                        0.108       9.512
 Required time                                                                       9.512            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -1.229ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -1.164 ns                                                        
 Start Point:             vga_ctrl_inst/reg1_syn_65.clk (rising edge triggered by clock clk_gen_inst/pll_inst.clkc[3])
 End Point:               sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/ram_inst/ramread0_syn_14.addrb[12] (rising edge triggered by clock clk_gen_inst/pll_inst.clkc[3])
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         7.506ns  (logic 3.192ns, net 4.314ns, 42% logic)                
 Logic Levels:            7 ( ADDER=4 LUT4=2 EMB=1 )                                      

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 clk_gen_inst/pll_inst.clkc[3]                                                       0.000       0.000                    
 vga_ctrl_inst/reg1_syn_65.clk (clk_148m_vga_dup_1)          net                     2.410       2.410      ../../../rtl/CortexM0_SoC.v(24)
 launch clock edge                                                                   0.832       3.242
---------------------------------------------------------------------------------------------------------
 vga_ctrl_inst/reg1_syn_65.q[0]                              clk2q                   0.146 r     3.388
 vga_ctrl_inst/lt5_syn_77.a[0] (vga_ctrl_inst/cnt_v[9])      net  (fanout = 5)       1.151 r     4.539      ../../../rtl/apb_vga/vga_ctrl.v(46)
 vga_ctrl_inst/lt5_syn_77.fco                                cell (ADDER)            0.706 r     5.245
 vga_ctrl_inst/lt5_syn_80.fci (vga_ctrl_inst/lt5_syn_25)     net  (fanout = 1)       0.000 f     5.245      ../../../rtl/apb_vga/vga_ctrl.v(82)
 vga_ctrl_inst/lt5_syn_80.fco                                cell (ADDER)            0.073 r     5.318
 vga_ctrl_inst/lt5_syn_82.fci (vga_ctrl_inst/lt5_syn_29)     net  (fanout = 1)       0.000 f     5.318      ../../../rtl/apb_vga/vga_ctrl.v(82)
 vga_ctrl_inst/lt5_syn_82.f[0]                               cell (ADDER)            0.144 r     5.462
 vga_ctrl_inst/reg1_syn_71.b[1] (vga_ctrl_inst/pix_data_req_n6) net  (fanout = 2)       0.456 r     5.918                    
 vga_ctrl_inst/reg1_syn_71.f[1]                              cell (LUT4)             0.333 r     6.251
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/wr_to_rd_cross_inst/reg2_syn_59.a[0] (vga_ctrl_inst/pix_data_req_n) net  (fanout = 3)       1.564 r     7.815                    
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/wr_to_rd_cross_inst/reg2_syn_59.f[0] cell (LUT4)             0.424 r     8.239
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/add2_syn_68.e[0] (sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_en_s) net  (fanout = 1)       0.525 r     8.764      ../../al_ip/fifo_data_out.v(69)
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/add2_syn_68.fco  cell (ADDER)            0.781 r     9.545
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/add2_syn_69.fci (sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/add2_syn_59) net  (fanout = 1)       0.000 f     9.545      ../../al_ip/fifo_data_out.v(278)
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/add2_syn_69.fco  cell (ADDER)            0.132 r     9.677
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/add2_syn_70.fci (sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/add2_syn_63) net  (fanout = 1)       0.000 f     9.677      ../../al_ip/fifo_data_out.v(278)
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/add2_syn_70.fx[1] cell (ADDER)            0.453 r    10.130
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/ram_inst/ramread0_syn_14.addrb[12] (sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/ram_inst/addrb[10]) net  (fanout = 5)       0.618 r    10.748      ../../al_ip/fifo_data_out.v(433)
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/ram_inst/ramread0_syn_14 path2reg (EMB)          0.000      10.748
 Arrival time                                                                       10.748                  (7 lvl)       

 source latency                                                                      0.000       0.000                    
 clk_gen_inst/pll_inst.clkc[3]                                                       0.000       0.000                    
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/ram_inst/ramread0_syn_14.clkb (clk_148m_vga_dup_1) net                     2.166       2.166      ../../../rtl/CortexM0_SoC.v(24)
 capture clock edge                                                                  7.488       9.654
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.250       9.404
 clock uncertainty                                                                  -0.000       9.404
 clock recovergence pessimism                                                        0.180       9.584
 Required time                                                                       9.584            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -1.164ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -1.155 ns                                                        
 Start Point:             vga_ctrl_inst/reg1_syn_65.clk (rising edge triggered by clock clk_gen_inst/pll_inst.clkc[3])
 End Point:               sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/ram_inst/ramread0_syn_14.addrb[12] (rising edge triggered by clock clk_gen_inst/pll_inst.clkc[3])
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         7.497ns  (logic 3.188ns, net 4.309ns, 42% logic)                
 Logic Levels:            7 ( ADDER=4 LUT4=2 EMB=1 )                                      

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 clk_gen_inst/pll_inst.clkc[3]                                                       0.000       0.000                    
 vga_ctrl_inst/reg1_syn_65.clk (clk_148m_vga_dup_1)          net                     2.410       2.410      ../../../rtl/CortexM0_SoC.v(24)
 launch clock edge                                                                   0.832       3.242
---------------------------------------------------------------------------------------------------------
 vga_ctrl_inst/reg1_syn_65.q[0]                              clk2q                   0.146 r     3.388
 vga_ctrl_inst/lt4_syn_77.b[0] (vga_ctrl_inst/cnt_v[9])      net  (fanout = 5)       0.940 r     4.328      ../../../rtl/apb_vga/vga_ctrl.v(46)
 vga_ctrl_inst/lt4_syn_77.fco                                cell (ADDER)            0.627 r     4.955
 vga_ctrl_inst/lt4_syn_80.fci (vga_ctrl_inst/lt4_syn_25)     net  (fanout = 1)       0.000 f     4.955      ../../../rtl/apb_vga/vga_ctrl.v(81)
 vga_ctrl_inst/lt4_syn_80.fco                                cell (ADDER)            0.073 r     5.028
 vga_ctrl_inst/lt4_syn_82.fci (vga_ctrl_inst/lt4_syn_29)     net  (fanout = 1)       0.000 f     5.028      ../../../rtl/apb_vga/vga_ctrl.v(81)
 vga_ctrl_inst/lt4_syn_82.f[0]                               cell (ADDER)            0.144 r     5.172
 vga_ctrl_inst/reg1_syn_71.a[1] (vga_ctrl_inst/pix_data_req_n5) net  (fanout = 2)       0.662 r     5.834                    
 vga_ctrl_inst/reg1_syn_71.f[1]                              cell (LUT4)             0.408 r     6.242
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/wr_to_rd_cross_inst/reg2_syn_59.a[0] (vga_ctrl_inst/pix_data_req_n) net  (fanout = 3)       1.564 r     7.806                    
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/wr_to_rd_cross_inst/reg2_syn_59.f[0] cell (LUT4)             0.424 r     8.230
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/add2_syn_68.e[0] (sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_en_s) net  (fanout = 1)       0.525 r     8.755      ../../al_ip/fifo_data_out.v(69)
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/add2_syn_68.fco  cell (ADDER)            0.781 r     9.536
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/add2_syn_69.fci (sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/add2_syn_59) net  (fanout = 1)       0.000 f     9.536      ../../al_ip/fifo_data_out.v(278)
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/add2_syn_69.fco  cell (ADDER)            0.132 r     9.668
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/add2_syn_70.fci (sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/add2_syn_63) net  (fanout = 1)       0.000 f     9.668      ../../al_ip/fifo_data_out.v(278)
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/add2_syn_70.fx[1] cell (ADDER)            0.453 r    10.121
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/ram_inst/ramread0_syn_14.addrb[12] (sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/ram_inst/addrb[10]) net  (fanout = 5)       0.618 r    10.739      ../../al_ip/fifo_data_out.v(433)
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/ram_inst/ramread0_syn_14 path2reg (EMB)          0.000      10.739
 Arrival time                                                                       10.739                  (7 lvl)       

 source latency                                                                      0.000       0.000                    
 clk_gen_inst/pll_inst.clkc[3]                                                       0.000       0.000                    
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/ram_inst/ramread0_syn_14.clkb (clk_148m_vga_dup_1) net                     2.166       2.166      ../../../rtl/CortexM0_SoC.v(24)
 capture clock edge                                                                  7.488       9.654
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.250       9.404
 clock uncertainty                                                                  -0.000       9.404
 clock recovergence pessimism                                                        0.180       9.584
 Required time                                                                       9.584            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -1.155ns          

---------------------------------------------------------------------------------------------------------

Hold checks:
---------------------------------------------------------------------------------------------------------
Paths for end point sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/wr_to_rd_cross_inst/reg1_syn_42 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.339 ns                                                        
 Start Point:             sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/wr_to_rd_cross_inst/reg3_syn_44.clk (rising edge triggered by clock clk_gen_inst/pll_inst.clkc[3])
 End Point:               sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/wr_to_rd_cross_inst/reg1_syn_42.mi[1] (rising edge triggered by clock clk_gen_inst/pll_inst.clkc[3])
 Clock group:             clk                                                             
 Process:                 Fast                                                            
 Data Path Delay:         0.429ns  (logic 0.204ns, net 0.225ns, 47% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 clk_gen_inst/pll_inst.clkc[3]                                                       0.000       0.000                    
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/wr_to_rd_cross_inst/reg3_syn_44.clk (clk_148m_vga_dup_1) net                     2.029       2.029      ../../../rtl/CortexM0_SoC.v(24)
 launch clock edge                                                                   0.832       2.861
---------------------------------------------------------------------------------------------------------
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/wr_to_rd_cross_inst/reg3_syn_44.q[1] clk2q                   0.109 r     2.970
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/wr_to_rd_cross_inst/reg1_syn_42.mi[1] (sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/wr_to_rd_cross_inst/sync_r1[4]) net  (fanout = 1)       0.225 r     3.195      ../../al_ip/fifo_data_out.v(304)
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/wr_to_rd_cross_inst/reg1_syn_42 path2reg1               0.095       3.290
 Arrival time                                                                        3.290                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 clk_gen_inst/pll_inst.clkc[3]                                                       0.000       0.000                    
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/wr_to_rd_cross_inst/reg1_syn_42.clk (clk_148m_vga_dup_1) net                     2.230       2.230      ../../../rtl/CortexM0_SoC.v(24)
 capture clock edge                                                                  0.832       3.062
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       3.123
 clock uncertainty                                                                   0.000       3.123
 clock recovergence pessimism                                                       -0.172       2.951
 Required time                                                                       2.951            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.339ns          

---------------------------------------------------------------------------------------------------------

Paths for end point sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/sub0_syn_78 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.346 ns                                                        
 Start Point:             sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/asy_r_rst1_reg_syn_8.clk (rising edge triggered by clock clk_gen_inst/pll_inst.clkc[3])
 End Point:               sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/sub0_syn_78.mi[0] (rising edge triggered by clock clk_gen_inst/pll_inst.clkc[3])
 Clock group:             clk                                                             
 Process:                 Fast                                                            
 Data Path Delay:         0.436ns  (logic 0.204ns, net 0.232ns, 46% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 clk_gen_inst/pll_inst.clkc[3]                                                       0.000       0.000                    
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/asy_r_rst1_reg_syn_8.clk (clk_148m_vga_dup_1) net                     2.029       2.029      ../../../rtl/CortexM0_SoC.v(24)
 launch clock edge                                                                   0.832       2.861
---------------------------------------------------------------------------------------------------------
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/asy_r_rst1_reg_syn_8.q[0] clk2q                   0.109 r     2.970
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/sub0_syn_78.mi[0] (sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/asy_r_rst0) net  (fanout = 4)       0.232 r     3.202      ../../al_ip/fifo_data_out.v(60)
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/sub0_syn_78      path2reg0               0.095       3.297
 Arrival time                                                                        3.297                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 clk_gen_inst/pll_inst.clkc[3]                                                       0.000       0.000                    
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/sub0_syn_78.clk (clk_148m_vga_dup_1) net                     2.230       2.230      ../../../rtl/CortexM0_SoC.v(24)
 capture clock edge                                                                  0.832       3.062
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       3.123
 clock uncertainty                                                                   0.000       3.123
 clock recovergence pessimism                                                       -0.172       2.951
 Required time                                                                       2.951            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.346ns          

---------------------------------------------------------------------------------------------------------

Paths for end point sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/wr_to_rd_cross_inst/reg2_syn_59 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.364 ns                                                        
 Start Point:             sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/add2_syn_68.clk (rising edge triggered by clock clk_gen_inst/pll_inst.clkc[3])
 End Point:               sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/wr_to_rd_cross_inst/reg2_syn_59.mi[0] (rising edge triggered by clock clk_gen_inst/pll_inst.clkc[3])
 Clock group:             clk                                                             
 Process:                 Fast                                                            
 Data Path Delay:         0.470ns  (logic 0.204ns, net 0.266ns, 43% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 clk_gen_inst/pll_inst.clkc[3]                                                       0.000       0.000                    
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/add2_syn_68.clk (clk_148m_vga_dup_1) net                     2.029       2.029      ../../../rtl/CortexM0_SoC.v(24)
 launch clock edge                                                                   0.832       2.861
---------------------------------------------------------------------------------------------------------
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/add2_syn_68.q[0] clk2q                   0.109 r     2.970
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/wr_to_rd_cross_inst/reg2_syn_59.mi[0] (sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/wr_to_rd_cross_inst/sync_r1[7]) net  (fanout = 1)       0.266 r     3.236      ../../al_ip/fifo_data_out.v(304)
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/wr_to_rd_cross_inst/reg2_syn_59 path2reg0               0.095       3.331
 Arrival time                                                                        3.331                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 clk_gen_inst/pll_inst.clkc[3]                                                       0.000       0.000                    
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/wr_to_rd_cross_inst/reg2_syn_59.clk (clk_148m_vga_dup_1) net                     2.230       2.230      ../../../rtl/CortexM0_SoC.v(24)
 capture clock edge                                                                  0.832       3.062
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       3.123
 clock uncertainty                                                                   0.000       3.123
 clock recovergence pessimism                                                       -0.156       2.967
 Required time                                                                       2.967            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.364ns          

---------------------------------------------------------------------------------------------------------

Recovery checks:
---------------------------------------------------------------------------------------------------------
Paths for end point vga_ctrl_inst/reg1_syn_77 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check): -1.768 ns                                                        
 Start Point:             vga_ctrl_inst/sys_rst_n_syn_5.clk (rising edge triggered by clock clk)
 End Point:               vga_ctrl_inst/reg1_syn_77.sr (rising edge triggered by clock clk_gen_inst/pll_inst.clkc[3])
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         1.577ns  (logic 0.494ns, net 1.083ns, 31% logic)                
 Logic Levels:            1 ( LUT4=1 )                                                    

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 clk                                                                                 0.000       0.000                    
 clk_syn_12.ipad                                             hier                    0.000       0.000                    
 clk_syn_12.di                                               cell (PAD)              1.660       1.660                    
 vga_ctrl_inst/sys_rst_n_syn_5.clk (clk_dup_11)              net                     2.061       3.721      ../../../rtl/CortexM0_SoC.v(3)
 launch clock edge                                                                  20.800      24.521
---------------------------------------------------------------------------------------------------------
 vga_ctrl_inst/sys_rst_n_syn_5.q[0]                          clk2q                   0.146 r    24.667
 vga_ctrl_inst/sys_rst_n_syn_5.d[1] (U_APB_VGA_CONTROL/vga_en) net  (fanout = 2)       0.173 r    24.840      ../../../rtl/apb_vga/apb_vga.v(18)
 vga_ctrl_inst/sys_rst_n_syn_5.f[1]                          cell (LUT4)             0.205 r    25.045
 vga_ctrl_inst/reg1_syn_77.sr (vga_ctrl_inst/sys_rst_n)      net  (fanout = 15)      0.910 r    25.955      ../../../rtl/apb_vga/vga_ctrl.v(3)
 vga_ctrl_inst/reg1_syn_77                                   path2reg                0.143      26.098
 Arrival time                                                                       26.098                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 clk_gen_inst/pll_inst.clkc[3]                                                       0.000       0.000                    
 vga_ctrl_inst/reg1_syn_77.clk (clk_148m_vga_dup_1)          net                     2.166       2.166      ../../../rtl/CortexM0_SoC.v(24)
 capture clock edge                                                                 22.464      24.630
---------------------------------------------------------------------------------------------------------
 cell recovery                                                                      -0.300      24.330
 clock uncertainty                                                                  -0.000      24.330
 clock recovergence pessimism                                                        0.000      24.330
 Required time                                                                      24.330            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -1.768ns          

---------------------------------------------------------------------------------------------------------

Paths for end point vga_ctrl_inst/reg0_syn_78 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check): -1.760 ns                                                        
 Start Point:             vga_ctrl_inst/sys_rst_n_syn_5.clk (rising edge triggered by clock clk)
 End Point:               vga_ctrl_inst/reg0_syn_78.sr (rising edge triggered by clock clk_gen_inst/pll_inst.clkc[3])
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         1.569ns  (logic 0.494ns, net 1.075ns, 31% logic)                
 Logic Levels:            1 ( LUT4=1 )                                                    

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 clk                                                                                 0.000       0.000                    
 clk_syn_12.ipad                                             hier                    0.000       0.000                    
 clk_syn_12.di                                               cell (PAD)              1.660       1.660                    
 vga_ctrl_inst/sys_rst_n_syn_5.clk (clk_dup_11)              net                     2.061       3.721      ../../../rtl/CortexM0_SoC.v(3)
 launch clock edge                                                                  20.800      24.521
---------------------------------------------------------------------------------------------------------
 vga_ctrl_inst/sys_rst_n_syn_5.q[0]                          clk2q                   0.146 r    24.667
 vga_ctrl_inst/sys_rst_n_syn_5.d[1] (U_APB_VGA_CONTROL/vga_en) net  (fanout = 2)       0.173 r    24.840      ../../../rtl/apb_vga/apb_vga.v(18)
 vga_ctrl_inst/sys_rst_n_syn_5.f[1]                          cell (LUT4)             0.205 r    25.045
 vga_ctrl_inst/reg0_syn_78.sr (vga_ctrl_inst/sys_rst_n)      net  (fanout = 15)      0.902 r    25.947      ../../../rtl/apb_vga/vga_ctrl.v(3)
 vga_ctrl_inst/reg0_syn_78                                   path2reg                0.143      26.090
 Arrival time                                                                       26.090                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 clk_gen_inst/pll_inst.clkc[3]                                                       0.000       0.000                    
 vga_ctrl_inst/reg0_syn_78.clk (clk_148m_vga_dup_1)          net                     2.166       2.166      ../../../rtl/CortexM0_SoC.v(24)
 capture clock edge                                                                 22.464      24.630
---------------------------------------------------------------------------------------------------------
 cell recovery                                                                      -0.300      24.330
 clock uncertainty                                                                  -0.000      24.330
 clock recovergence pessimism                                                        0.000      24.330
 Required time                                                                      24.330            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -1.760ns          

---------------------------------------------------------------------------------------------------------

Paths for end point vga_ctrl_inst/cnt_v_b[5]_syn_42 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check): -1.760 ns                                                        
 Start Point:             vga_ctrl_inst/sys_rst_n_syn_5.clk (rising edge triggered by clock clk)
 End Point:               vga_ctrl_inst/cnt_v_b[5]_syn_42.sr (rising edge triggered by clock clk_gen_inst/pll_inst.clkc[3])
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         1.569ns  (logic 0.494ns, net 1.075ns, 31% logic)                
 Logic Levels:            1 ( LUT4=1 )                                                    

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 clk                                                                                 0.000       0.000                    
 clk_syn_12.ipad                                             hier                    0.000       0.000                    
 clk_syn_12.di                                               cell (PAD)              1.660       1.660                    
 vga_ctrl_inst/sys_rst_n_syn_5.clk (clk_dup_11)              net                     2.061       3.721      ../../../rtl/CortexM0_SoC.v(3)
 launch clock edge                                                                  20.800      24.521
---------------------------------------------------------------------------------------------------------
 vga_ctrl_inst/sys_rst_n_syn_5.q[0]                          clk2q                   0.146 r    24.667
 vga_ctrl_inst/sys_rst_n_syn_5.d[1] (U_APB_VGA_CONTROL/vga_en) net  (fanout = 2)       0.173 r    24.840      ../../../rtl/apb_vga/apb_vga.v(18)
 vga_ctrl_inst/sys_rst_n_syn_5.f[1]                          cell (LUT4)             0.205 r    25.045
 vga_ctrl_inst/cnt_v_b[5]_syn_42.sr (vga_ctrl_inst/sys_rst_n) net  (fanout = 15)      0.902 r    25.947      ../../../rtl/apb_vga/vga_ctrl.v(3)
 vga_ctrl_inst/cnt_v_b[5]_syn_42                             path2reg                0.143      26.090
 Arrival time                                                                       26.090                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 clk_gen_inst/pll_inst.clkc[3]                                                       0.000       0.000                    
 vga_ctrl_inst/cnt_v_b[5]_syn_42.clk (clk_148m_vga_dup_1)    net                     2.166       2.166      ../../../rtl/CortexM0_SoC.v(24)
 capture clock edge                                                                 22.464      24.630
---------------------------------------------------------------------------------------------------------
 cell recovery                                                                      -0.300      24.330
 clock uncertainty                                                                  -0.000      24.330
 clock recovergence pessimism                                                        0.000      24.330
 Required time                                                                      24.330            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -1.760ns          

---------------------------------------------------------------------------------------------------------

Removal checks:
---------------------------------------------------------------------------------------------------------
Paths for end point sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/ram_inst/ramread0_syn_14 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check):   0.187 ns                                                        
 Start Point:             sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/sub0_syn_78.clk (rising edge triggered by clock clk_gen_inst/pll_inst.clkc[3])
 End Point:               sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/ram_inst/ramread0_syn_14.rstb (rising edge triggered by clock clk_gen_inst/pll_inst.clkc[3])
 Clock group:             clk                                                             
 Process:                 Fast                                                            
 Data Path Delay:         0.482ns  (logic 0.109ns, net 0.373ns, 22% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 clk_gen_inst/pll_inst.clkc[3]                                                       0.000       0.000                    
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/sub0_syn_78.clk (clk_148m_vga_dup_1) net                     2.029       2.029      ../../../rtl/CortexM0_SoC.v(24)
 launch clock edge                                                                   0.832       2.861
---------------------------------------------------------------------------------------------------------
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/sub0_syn_78.q[1] clk2q                   0.109 r     2.970
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/ram_inst/ramread0_syn_14.rstb (sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/asy_r_rst1_dup_5) net  (fanout = 20)      0.373 r     3.343      ../../al_ip/fifo_data_out.v(61)
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/ram_inst/ramread0_syn_14 path2reg                0.000       3.343
 Arrival time                                                                        3.343                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 clk_gen_inst/pll_inst.clkc[3]                                                       0.000       0.000                    
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/ram_inst/ramread0_syn_14.clkb (clk_148m_vga_dup_1) net                     2.230       2.230      ../../../rtl/CortexM0_SoC.v(24)
 capture clock edge                                                                  0.832       3.062
---------------------------------------------------------------------------------------------------------
 cell removal                                                                        0.250       3.312
 clock uncertainty                                                                   0.000       3.312
 clock recovergence pessimism                                                       -0.156       3.156
 Required time                                                                       3.156            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.187ns          

---------------------------------------------------------------------------------------------------------

Paths for end point sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/ram_inst/reg2_syn_95 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check):   0.252 ns                                                        
 Start Point:             sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/asy_r_rst1_reg_syn_8.clk (rising edge triggered by clock clk_gen_inst/pll_inst.clkc[3])
 End Point:               sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/ram_inst/reg2_syn_95.sr (rising edge triggered by clock clk_gen_inst/pll_inst.clkc[3])
 Clock group:             clk                                                             
 Process:                 Fast                                                            
 Data Path Delay:         0.550ns  (logic 0.161ns, net 0.389ns, 29% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 clk_gen_inst/pll_inst.clkc[3]                                                       0.000       0.000                    
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/asy_r_rst1_reg_syn_8.clk (clk_148m_vga_dup_1) net                     2.029       2.029      ../../../rtl/CortexM0_SoC.v(24)
 launch clock edge                                                                   0.832       2.861
---------------------------------------------------------------------------------------------------------
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/asy_r_rst1_reg_syn_8.q[1] clk2q                   0.109 r     2.970
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/ram_inst/reg2_syn_95.sr (sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/asy_r_rst1) net  (fanout = 4)       0.389 r     3.359      ../../al_ip/fifo_data_out.v(61)
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/ram_inst/reg2_syn_95 path2reg                0.052       3.411
 Arrival time                                                                        3.411                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 clk_gen_inst/pll_inst.clkc[3]                                                       0.000       0.000                    
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/ram_inst/reg2_syn_95.clk (clk_148m_vga_dup_1) net                     2.230       2.230      ../../../rtl/CortexM0_SoC.v(24)
 capture clock edge                                                                  0.832       3.062
---------------------------------------------------------------------------------------------------------
 cell removal                                                                        0.253       3.315
 clock uncertainty                                                                   0.000       3.315
 clock recovergence pessimism                                                       -0.156       3.159
 Required time                                                                       3.159            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.252ns          

---------------------------------------------------------------------------------------------------------

Paths for end point sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/wr_to_rd_cross_inst/reg2_syn_57 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check):   0.254 ns                                                        
 Start Point:             sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/sub0_syn_78.clk (rising edge triggered by clock clk_gen_inst/pll_inst.clkc[3])
 End Point:               sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/wr_to_rd_cross_inst/reg2_syn_57.sr (rising edge triggered by clock clk_gen_inst/pll_inst.clkc[3])
 Clock group:             clk                                                             
 Process:                 Fast                                                            
 Data Path Delay:         0.552ns  (logic 0.161ns, net 0.391ns, 29% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 clk_gen_inst/pll_inst.clkc[3]                                                       0.000       0.000                    
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/sub0_syn_78.clk (clk_148m_vga_dup_1) net                     2.029       2.029      ../../../rtl/CortexM0_SoC.v(24)
 launch clock edge                                                                   0.832       2.861
---------------------------------------------------------------------------------------------------------
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/sub0_syn_78.q[1] clk2q                   0.109 r     2.970
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/wr_to_rd_cross_inst/reg2_syn_57.sr (sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/asy_r_rst1_dup_5) net  (fanout = 20)      0.391 r     3.361      ../../al_ip/fifo_data_out.v(61)
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/wr_to_rd_cross_inst/reg2_syn_57 path2reg                0.052       3.413
 Arrival time                                                                        3.413                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 clk_gen_inst/pll_inst.clkc[3]                                                       0.000       0.000                    
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/wr_to_rd_cross_inst/reg2_syn_57.clk (clk_148m_vga_dup_1) net                     2.230       2.230      ../../../rtl/CortexM0_SoC.v(24)
 capture clock edge                                                                  0.832       3.062
---------------------------------------------------------------------------------------------------------
 cell removal                                                                        0.253       3.315
 clock uncertainty                                                                   0.000       3.315
 clock recovergence pessimism                                                       -0.156       3.159
 Required time                                                                       3.159            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.254ns          

---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing constraint:        clock: clk_gen_inst/pll_inst.clkc[4]                            
Clock = clk_gen_inst/pll_inst.clkc[4], period 8.32ns, rising at 4.16ns, falling at 0ns

748 endpoints analyzed totally, and 24966 paths analyzed
0 errors detected : 0 setup errors (TNS = 0.000), 0 hold errors (TNS = 0.000)
Minimum period is 7.295ns
---------------------------------------------------------------------------------------------------------

Paths for end point sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/ram_inst/ramread0_syn_29 (1315 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     1.025 ns                                                        
 Start Point:             sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/sel2_syn_113.clk (rising edge triggered by clock clk_gen_inst/pll_inst.clkc[4])
 End Point:               sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/ram_inst/ramread0_syn_29.addrb[11] (rising edge triggered by clock clk_gen_inst/pll_inst.clkc[4])
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         6.909ns  (logic 3.143ns, net 3.766ns, 45% logic)                
 Logic Levels:            7 ( ADDER=4 EMB=1 LUT2=1 LUT3=1 )                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 clk_gen_inst/pll_inst.clkc[4]                                                       0.000       0.000                    
 sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/sel2_syn_113.clk (sdram_top_inst/fifo_ctrl_inst/sys_clk) net                     2.410       2.410      ../../../rtl/sdram/fifo_ctrl.v(3)
 launch clock edge                                                                   4.160       6.570
---------------------------------------------------------------------------------------------------------
 sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/sel2_syn_113.q[0] clk2q                   0.146 r     6.716
 sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/lt0_syn_50.a[1] (sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/cnt_clk[0]) net  (fanout = 4)       0.620 r     7.336      ../../../rtl/sdram/ctrl/sdram_write.v(49)
 sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/lt0_syn_50.fco cell (ADDER)            0.627 r     7.963
 sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/lt0_syn_53.fci (sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/lt0_syn_5) net  (fanout = 1)       0.000 f     7.963      ../../../rtl/sdram/ctrl/sdram_write.v(62)
 sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/lt0_syn_53.fco cell (ADDER)            0.073 r     8.036
 sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/lt0_syn_56.fci (sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/lt0_syn_9) net  (fanout = 1)       0.000 f     8.036      ../../../rtl/sdram/ctrl/sdram_write.v(62)
 sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/lt0_syn_56.fco cell (ADDER)            0.073 r     8.109
 sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/lt0_syn_59.fci (sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/lt0_syn_13) net  (fanout = 1)       0.000 f     8.109      ../../../rtl/sdram/ctrl/sdram_write.v(62)
 sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/lt0_syn_59.fco cell (ADDER)            0.073 r     8.182
 sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/lt0_syn_62.fci (sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/lt0_syn_17) net  (fanout = 1)       0.000 f     8.182      ../../../rtl/sdram/ctrl/sdram_write.v(62)
 sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/lt0_syn_62.fco cell (ADDER)            0.073 r     8.255
 sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/lt0_syn_65.fci (sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/lt0_syn_21) net  (fanout = 1)       0.000 f     8.255      ../../../rtl/sdram/ctrl/sdram_write.v(62)
 sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/lt0_syn_65.f[1] cell (ADDER)            0.355 r     8.610
 sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/cnt_clk_b[8]_syn_17.d[0] (sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/wr_ack_n1) net  (fanout = 1)       0.757 r     9.367                    
 sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/cnt_clk_b[8]_syn_17.f[0] cell (LUT3)             0.262 r     9.629
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/reg0_syn_80.c[1] (sdram_top_inst/fifo_ctrl_inst/sdram_wr_ack) net  (fanout = 34)      0.995 r    10.624      ../../../rtl/sdram/fifo_ctrl.v(26)
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/reg0_syn_80.f[1] cell (LUT2)             0.348 r    10.972
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/add2_syn_77.b[1] (sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/rd_en_s) net  (fanout = 2)       0.606 r    11.578      ../../../rtl/al_ip/fifo_data.v(69)
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/add2_syn_77.fco  cell (ADDER)            0.539 r    12.117
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/reg0_syn_60.fci (sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/add2_syn_52) net  (fanout = 1)       0.000 f    12.117      ../../../rtl/al_ip/fifo_data.v(278)
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/reg0_syn_60.fco  cell (ADDER)            0.073 r    12.190
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/reg0_syn_63.fci (sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/add2_syn_54) net  (fanout = 1)       0.000 f    12.190      ../../../rtl/al_ip/fifo_data.v(278)
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/reg0_syn_63.fco  cell (ADDER)            0.073 r    12.263
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/reg0_syn_66.fci (sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/add2_syn_56) net  (fanout = 1)       0.000 f    12.263      ../../../rtl/al_ip/fifo_data.v(278)
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/reg0_syn_66.fco  cell (ADDER)            0.073 r    12.336
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/reg0_syn_69.fci (sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/add2_syn_58) net  (fanout = 1)       0.000 f    12.336      ../../../rtl/al_ip/fifo_data.v(278)
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/reg0_syn_69.f[1] cell (ADDER)            0.355 r    12.691
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/ram_inst/ramread0_syn_29.addrb[11] (sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/ram_inst/addrb[8]) net  (fanout = 4)       0.788 r    13.479      ../../../rtl/al_ip/fifo_data.v(433)
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/ram_inst/ramread0_syn_29 path2reg (EMB)          0.000      13.479
 Arrival time                                                                       13.479                  (7 lvl)       

 source latency                                                                      0.000       0.000                    
 clk_gen_inst/pll_inst.clkc[4]                                                       0.000       0.000                    
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/ram_inst/ramread0_syn_29.clkb (sdram_top_inst/fifo_ctrl_inst/sys_clk) net                     2.166       2.166      ../../../rtl/sdram/fifo_ctrl.v(3)
 capture clock edge                                                                 12.480      14.646
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.250      14.396
 clock uncertainty                                                                  -0.000      14.396
 clock recovergence pessimism                                                        0.108      14.504
 Required time                                                                      14.504            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               1.025ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     1.143 ns                                                        
 Start Point:             sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/cnt_clk_b[8]_syn_19.clk (rising edge triggered by clock clk_gen_inst/pll_inst.clkc[4])
 End Point:               sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/ram_inst/ramread0_syn_29.addrb[11] (rising edge triggered by clock clk_gen_inst/pll_inst.clkc[4])
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         6.791ns  (logic 3.149ns, net 3.642ns, 46% logic)                
 Logic Levels:            7 ( ADDER=4 EMB=1 LUT2=1 LUT3=1 )                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 clk_gen_inst/pll_inst.clkc[4]                                                       0.000       0.000                    
 sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/cnt_clk_b[8]_syn_19.clk (sdram_top_inst/fifo_ctrl_inst/sys_clk) net                     2.410       2.410      ../../../rtl/sdram/fifo_ctrl.v(3)
 launch clock edge                                                                   4.160       6.570
---------------------------------------------------------------------------------------------------------
 sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/cnt_clk_b[8]_syn_19.q[0] clk2q                   0.146 r     6.716
 sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/lt0_syn_53.a[0] (sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/cnt_clk[1]) net  (fanout = 4)       0.496 r     7.212      ../../../rtl/sdram/ctrl/sdram_write.v(49)
 sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/lt0_syn_53.fco cell (ADDER)            0.706 r     7.918
 sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/lt0_syn_56.fci (sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/lt0_syn_9) net  (fanout = 1)       0.000 f     7.918      ../../../rtl/sdram/ctrl/sdram_write.v(62)
 sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/lt0_syn_56.fco cell (ADDER)            0.073 r     7.991
 sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/lt0_syn_59.fci (sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/lt0_syn_13) net  (fanout = 1)       0.000 f     7.991      ../../../rtl/sdram/ctrl/sdram_write.v(62)
 sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/lt0_syn_59.fco cell (ADDER)            0.073 r     8.064
 sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/lt0_syn_62.fci (sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/lt0_syn_17) net  (fanout = 1)       0.000 f     8.064      ../../../rtl/sdram/ctrl/sdram_write.v(62)
 sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/lt0_syn_62.fco cell (ADDER)            0.073 r     8.137
 sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/lt0_syn_65.fci (sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/lt0_syn_21) net  (fanout = 1)       0.000 f     8.137      ../../../rtl/sdram/ctrl/sdram_write.v(62)
 sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/lt0_syn_65.f[1] cell (ADDER)            0.355 r     8.492
 sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/cnt_clk_b[8]_syn_17.d[0] (sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/wr_ack_n1) net  (fanout = 1)       0.757 r     9.249                    
 sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/cnt_clk_b[8]_syn_17.f[0] cell (LUT3)             0.262 r     9.511
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/reg0_syn_80.c[1] (sdram_top_inst/fifo_ctrl_inst/sdram_wr_ack) net  (fanout = 34)      0.995 r    10.506      ../../../rtl/sdram/fifo_ctrl.v(26)
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/reg0_syn_80.f[1] cell (LUT2)             0.348 r    10.854
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/add2_syn_77.b[1] (sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/rd_en_s) net  (fanout = 2)       0.606 r    11.460      ../../../rtl/al_ip/fifo_data.v(69)
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/add2_syn_77.fco  cell (ADDER)            0.539 r    11.999
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/reg0_syn_60.fci (sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/add2_syn_52) net  (fanout = 1)       0.000 f    11.999      ../../../rtl/al_ip/fifo_data.v(278)
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/reg0_syn_60.fco  cell (ADDER)            0.073 r    12.072
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/reg0_syn_63.fci (sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/add2_syn_54) net  (fanout = 1)       0.000 f    12.072      ../../../rtl/al_ip/fifo_data.v(278)
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/reg0_syn_63.fco  cell (ADDER)            0.073 r    12.145
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/reg0_syn_66.fci (sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/add2_syn_56) net  (fanout = 1)       0.000 f    12.145      ../../../rtl/al_ip/fifo_data.v(278)
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/reg0_syn_66.fco  cell (ADDER)            0.073 r    12.218
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/reg0_syn_69.fci (sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/add2_syn_58) net  (fanout = 1)       0.000 f    12.218      ../../../rtl/al_ip/fifo_data.v(278)
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/reg0_syn_69.f[1] cell (ADDER)            0.355 r    12.573
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/ram_inst/ramread0_syn_29.addrb[11] (sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/ram_inst/addrb[8]) net  (fanout = 4)       0.788 r    13.361      ../../../rtl/al_ip/fifo_data.v(433)
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/ram_inst/ramread0_syn_29 path2reg (EMB)          0.000      13.361
 Arrival time                                                                       13.361                  (7 lvl)       

 source latency                                                                      0.000       0.000                    
 clk_gen_inst/pll_inst.clkc[4]                                                       0.000       0.000                    
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/ram_inst/ramread0_syn_29.clkb (sdram_top_inst/fifo_ctrl_inst/sys_clk) net                     2.166       2.166      ../../../rtl/sdram/fifo_ctrl.v(3)
 capture clock edge                                                                 12.480      14.646
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.250      14.396
 clock uncertainty                                                                  -0.000      14.396
 clock recovergence pessimism                                                        0.108      14.504
 Required time                                                                      14.504            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               1.143ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     1.155 ns                                                        
 Start Point:             sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/reg0_syn_59.clk (rising edge triggered by clock clk_gen_inst/pll_inst.clkc[4])
 End Point:               sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/ram_inst/ramread0_syn_29.addrb[11] (rising edge triggered by clock clk_gen_inst/pll_inst.clkc[4])
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         6.779ns  (logic 2.997ns, net 3.782ns, 44% logic)                
 Logic Levels:            7 ( ADDER=4 EMB=1 LUT2=1 LUT3=1 )                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 clk_gen_inst/pll_inst.clkc[4]                                                       0.000       0.000                    
 sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/reg0_syn_59.clk (sdram_top_inst/fifo_ctrl_inst/sys_clk) net                     2.410       2.410      ../../../rtl/sdram/fifo_ctrl.v(3)
 launch clock edge                                                                   4.160       6.570
---------------------------------------------------------------------------------------------------------
 sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/reg0_syn_59.q[0] clk2q                   0.146 r     6.716
 sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/lt0_syn_56.a[1] (sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/cnt_clk[4]) net  (fanout = 4)       0.636 r     7.352      ../../../rtl/sdram/ctrl/sdram_write.v(49)
 sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/lt0_syn_56.fco cell (ADDER)            0.627 r     7.979
 sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/lt0_syn_59.fci (sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/lt0_syn_13) net  (fanout = 1)       0.000 f     7.979      ../../../rtl/sdram/ctrl/sdram_write.v(62)
 sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/lt0_syn_59.fco cell (ADDER)            0.073 r     8.052
 sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/lt0_syn_62.fci (sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/lt0_syn_17) net  (fanout = 1)       0.000 f     8.052      ../../../rtl/sdram/ctrl/sdram_write.v(62)
 sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/lt0_syn_62.fco cell (ADDER)            0.073 r     8.125
 sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/lt0_syn_65.fci (sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/lt0_syn_21) net  (fanout = 1)       0.000 f     8.125      ../../../rtl/sdram/ctrl/sdram_write.v(62)
 sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/lt0_syn_65.f[1] cell (ADDER)            0.355 r     8.480
 sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/cnt_clk_b[8]_syn_17.d[0] (sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/wr_ack_n1) net  (fanout = 1)       0.757 r     9.237                    
 sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/cnt_clk_b[8]_syn_17.f[0] cell (LUT3)             0.262 r     9.499
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/reg0_syn_80.c[1] (sdram_top_inst/fifo_ctrl_inst/sdram_wr_ack) net  (fanout = 34)      0.995 r    10.494      ../../../rtl/sdram/fifo_ctrl.v(26)
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/reg0_syn_80.f[1] cell (LUT2)             0.348 r    10.842
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/add2_syn_77.b[1] (sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/rd_en_s) net  (fanout = 2)       0.606 r    11.448      ../../../rtl/al_ip/fifo_data.v(69)
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/add2_syn_77.fco  cell (ADDER)            0.539 r    11.987
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/reg0_syn_60.fci (sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/add2_syn_52) net  (fanout = 1)       0.000 f    11.987      ../../../rtl/al_ip/fifo_data.v(278)
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/reg0_syn_60.fco  cell (ADDER)            0.073 r    12.060
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/reg0_syn_63.fci (sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/add2_syn_54) net  (fanout = 1)       0.000 f    12.060      ../../../rtl/al_ip/fifo_data.v(278)
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/reg0_syn_63.fco  cell (ADDER)            0.073 r    12.133
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/reg0_syn_66.fci (sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/add2_syn_56) net  (fanout = 1)       0.000 f    12.133      ../../../rtl/al_ip/fifo_data.v(278)
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/reg0_syn_66.fco  cell (ADDER)            0.073 r    12.206
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/reg0_syn_69.fci (sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/add2_syn_58) net  (fanout = 1)       0.000 f    12.206      ../../../rtl/al_ip/fifo_data.v(278)
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/reg0_syn_69.f[1] cell (ADDER)            0.355 r    12.561
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/ram_inst/ramread0_syn_29.addrb[11] (sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/ram_inst/addrb[8]) net  (fanout = 4)       0.788 r    13.349      ../../../rtl/al_ip/fifo_data.v(433)
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/ram_inst/ramread0_syn_29 path2reg (EMB)          0.000      13.349
 Arrival time                                                                       13.349                  (7 lvl)       

 source latency                                                                      0.000       0.000                    
 clk_gen_inst/pll_inst.clkc[4]                                                       0.000       0.000                    
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/ram_inst/ramread0_syn_29.clkb (sdram_top_inst/fifo_ctrl_inst/sys_clk) net                     2.166       2.166      ../../../rtl/sdram/fifo_ctrl.v(3)
 capture clock edge                                                                 12.480      14.646
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.250      14.396
 clock uncertainty                                                                  -0.000      14.396
 clock recovergence pessimism                                                        0.108      14.504
 Required time                                                                      14.504            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               1.155ns          

---------------------------------------------------------------------------------------------------------

Paths for end point sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/ram_inst/ramread0_syn_9 (1315 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     1.121 ns                                                        
 Start Point:             sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/sel2_syn_113.clk (rising edge triggered by clock clk_gen_inst/pll_inst.clkc[4])
 End Point:               sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/ram_inst/ramread0_syn_9.addrb[11] (rising edge triggered by clock clk_gen_inst/pll_inst.clkc[4])
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         6.885ns  (logic 3.143ns, net 3.742ns, 45% logic)                
 Logic Levels:            7 ( ADDER=4 EMB=1 LUT2=1 LUT3=1 )                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 clk_gen_inst/pll_inst.clkc[4]                                                       0.000       0.000                    
 sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/sel2_syn_113.clk (sdram_top_inst/fifo_ctrl_inst/sys_clk) net                     2.410       2.410      ../../../rtl/sdram/fifo_ctrl.v(3)
 launch clock edge                                                                   4.160       6.570
---------------------------------------------------------------------------------------------------------
 sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/sel2_syn_113.q[0] clk2q                   0.146 r     6.716
 sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/lt0_syn_50.a[1] (sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/cnt_clk[0]) net  (fanout = 4)       0.620 r     7.336      ../../../rtl/sdram/ctrl/sdram_write.v(49)
 sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/lt0_syn_50.fco cell (ADDER)            0.627 r     7.963
 sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/lt0_syn_53.fci (sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/lt0_syn_5) net  (fanout = 1)       0.000 f     7.963      ../../../rtl/sdram/ctrl/sdram_write.v(62)
 sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/lt0_syn_53.fco cell (ADDER)            0.073 r     8.036
 sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/lt0_syn_56.fci (sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/lt0_syn_9) net  (fanout = 1)       0.000 f     8.036      ../../../rtl/sdram/ctrl/sdram_write.v(62)
 sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/lt0_syn_56.fco cell (ADDER)            0.073 r     8.109
 sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/lt0_syn_59.fci (sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/lt0_syn_13) net  (fanout = 1)       0.000 f     8.109      ../../../rtl/sdram/ctrl/sdram_write.v(62)
 sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/lt0_syn_59.fco cell (ADDER)            0.073 r     8.182
 sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/lt0_syn_62.fci (sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/lt0_syn_17) net  (fanout = 1)       0.000 f     8.182      ../../../rtl/sdram/ctrl/sdram_write.v(62)
 sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/lt0_syn_62.fco cell (ADDER)            0.073 r     8.255
 sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/lt0_syn_65.fci (sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/lt0_syn_21) net  (fanout = 1)       0.000 f     8.255      ../../../rtl/sdram/ctrl/sdram_write.v(62)
 sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/lt0_syn_65.f[1] cell (ADDER)            0.355 r     8.610
 sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/cnt_clk_b[8]_syn_17.d[0] (sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/wr_ack_n1) net  (fanout = 1)       0.757 r     9.367                    
 sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/cnt_clk_b[8]_syn_17.f[0] cell (LUT3)             0.262 r     9.629
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/reg0_syn_80.c[1] (sdram_top_inst/fifo_ctrl_inst/sdram_wr_ack) net  (fanout = 34)      0.995 r    10.624      ../../../rtl/sdram/fifo_ctrl.v(26)
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/reg0_syn_80.f[1] cell (LUT2)             0.348 r    10.972
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/add2_syn_77.b[1] (sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/rd_en_s) net  (fanout = 2)       0.606 r    11.578      ../../../rtl/al_ip/fifo_data.v(69)
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/add2_syn_77.fco  cell (ADDER)            0.539 r    12.117
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/reg0_syn_60.fci (sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/add2_syn_52) net  (fanout = 1)       0.000 f    12.117      ../../../rtl/al_ip/fifo_data.v(278)
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/reg0_syn_60.fco  cell (ADDER)            0.073 r    12.190
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/reg0_syn_63.fci (sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/add2_syn_54) net  (fanout = 1)       0.000 f    12.190      ../../../rtl/al_ip/fifo_data.v(278)
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/reg0_syn_63.fco  cell (ADDER)            0.073 r    12.263
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/reg0_syn_66.fci (sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/add2_syn_56) net  (fanout = 1)       0.000 f    12.263      ../../../rtl/al_ip/fifo_data.v(278)
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/reg0_syn_66.fco  cell (ADDER)            0.073 r    12.336
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/reg0_syn_69.fci (sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/add2_syn_58) net  (fanout = 1)       0.000 f    12.336      ../../../rtl/al_ip/fifo_data.v(278)
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/reg0_syn_69.f[1] cell (ADDER)            0.355 r    12.691
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/ram_inst/ramread0_syn_9.addrb[11] (sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/ram_inst/addrb[8]) net  (fanout = 4)       0.764 r    13.455      ../../../rtl/al_ip/fifo_data.v(433)
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/ram_inst/ramread0_syn_9 path2reg (EMB)          0.000      13.455
 Arrival time                                                                       13.455                  (7 lvl)       

 source latency                                                                      0.000       0.000                    
 clk_gen_inst/pll_inst.clkc[4]                                                       0.000       0.000                    
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/ram_inst/ramread0_syn_9.clkb (sdram_top_inst/fifo_ctrl_inst/sys_clk) net                     2.166       2.166      ../../../rtl/sdram/fifo_ctrl.v(3)
 capture clock edge                                                                 12.480      14.646
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.250      14.396
 clock uncertainty                                                                  -0.000      14.396
 clock recovergence pessimism                                                        0.180      14.576
 Required time                                                                      14.576            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               1.121ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     1.239 ns                                                        
 Start Point:             sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/cnt_clk_b[8]_syn_19.clk (rising edge triggered by clock clk_gen_inst/pll_inst.clkc[4])
 End Point:               sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/ram_inst/ramread0_syn_9.addrb[11] (rising edge triggered by clock clk_gen_inst/pll_inst.clkc[4])
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         6.767ns  (logic 3.149ns, net 3.618ns, 46% logic)                
 Logic Levels:            7 ( ADDER=4 EMB=1 LUT2=1 LUT3=1 )                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 clk_gen_inst/pll_inst.clkc[4]                                                       0.000       0.000                    
 sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/cnt_clk_b[8]_syn_19.clk (sdram_top_inst/fifo_ctrl_inst/sys_clk) net                     2.410       2.410      ../../../rtl/sdram/fifo_ctrl.v(3)
 launch clock edge                                                                   4.160       6.570
---------------------------------------------------------------------------------------------------------
 sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/cnt_clk_b[8]_syn_19.q[0] clk2q                   0.146 r     6.716
 sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/lt0_syn_53.a[0] (sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/cnt_clk[1]) net  (fanout = 4)       0.496 r     7.212      ../../../rtl/sdram/ctrl/sdram_write.v(49)
 sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/lt0_syn_53.fco cell (ADDER)            0.706 r     7.918
 sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/lt0_syn_56.fci (sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/lt0_syn_9) net  (fanout = 1)       0.000 f     7.918      ../../../rtl/sdram/ctrl/sdram_write.v(62)
 sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/lt0_syn_56.fco cell (ADDER)            0.073 r     7.991
 sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/lt0_syn_59.fci (sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/lt0_syn_13) net  (fanout = 1)       0.000 f     7.991      ../../../rtl/sdram/ctrl/sdram_write.v(62)
 sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/lt0_syn_59.fco cell (ADDER)            0.073 r     8.064
 sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/lt0_syn_62.fci (sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/lt0_syn_17) net  (fanout = 1)       0.000 f     8.064      ../../../rtl/sdram/ctrl/sdram_write.v(62)
 sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/lt0_syn_62.fco cell (ADDER)            0.073 r     8.137
 sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/lt0_syn_65.fci (sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/lt0_syn_21) net  (fanout = 1)       0.000 f     8.137      ../../../rtl/sdram/ctrl/sdram_write.v(62)
 sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/lt0_syn_65.f[1] cell (ADDER)            0.355 r     8.492
 sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/cnt_clk_b[8]_syn_17.d[0] (sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/wr_ack_n1) net  (fanout = 1)       0.757 r     9.249                    
 sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/cnt_clk_b[8]_syn_17.f[0] cell (LUT3)             0.262 r     9.511
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/reg0_syn_80.c[1] (sdram_top_inst/fifo_ctrl_inst/sdram_wr_ack) net  (fanout = 34)      0.995 r    10.506      ../../../rtl/sdram/fifo_ctrl.v(26)
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/reg0_syn_80.f[1] cell (LUT2)             0.348 r    10.854
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/add2_syn_77.b[1] (sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/rd_en_s) net  (fanout = 2)       0.606 r    11.460      ../../../rtl/al_ip/fifo_data.v(69)
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/add2_syn_77.fco  cell (ADDER)            0.539 r    11.999
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/reg0_syn_60.fci (sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/add2_syn_52) net  (fanout = 1)       0.000 f    11.999      ../../../rtl/al_ip/fifo_data.v(278)
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/reg0_syn_60.fco  cell (ADDER)            0.073 r    12.072
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/reg0_syn_63.fci (sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/add2_syn_54) net  (fanout = 1)       0.000 f    12.072      ../../../rtl/al_ip/fifo_data.v(278)
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/reg0_syn_63.fco  cell (ADDER)            0.073 r    12.145
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/reg0_syn_66.fci (sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/add2_syn_56) net  (fanout = 1)       0.000 f    12.145      ../../../rtl/al_ip/fifo_data.v(278)
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/reg0_syn_66.fco  cell (ADDER)            0.073 r    12.218
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/reg0_syn_69.fci (sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/add2_syn_58) net  (fanout = 1)       0.000 f    12.218      ../../../rtl/al_ip/fifo_data.v(278)
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/reg0_syn_69.f[1] cell (ADDER)            0.355 r    12.573
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/ram_inst/ramread0_syn_9.addrb[11] (sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/ram_inst/addrb[8]) net  (fanout = 4)       0.764 r    13.337      ../../../rtl/al_ip/fifo_data.v(433)
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/ram_inst/ramread0_syn_9 path2reg (EMB)          0.000      13.337
 Arrival time                                                                       13.337                  (7 lvl)       

 source latency                                                                      0.000       0.000                    
 clk_gen_inst/pll_inst.clkc[4]                                                       0.000       0.000                    
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/ram_inst/ramread0_syn_9.clkb (sdram_top_inst/fifo_ctrl_inst/sys_clk) net                     2.166       2.166      ../../../rtl/sdram/fifo_ctrl.v(3)
 capture clock edge                                                                 12.480      14.646
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.250      14.396
 clock uncertainty                                                                  -0.000      14.396
 clock recovergence pessimism                                                        0.180      14.576
 Required time                                                                      14.576            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               1.239ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     1.251 ns                                                        
 Start Point:             sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/reg0_syn_59.clk (rising edge triggered by clock clk_gen_inst/pll_inst.clkc[4])
 End Point:               sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/ram_inst/ramread0_syn_9.addrb[11] (rising edge triggered by clock clk_gen_inst/pll_inst.clkc[4])
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         6.755ns  (logic 2.997ns, net 3.758ns, 44% logic)                
 Logic Levels:            7 ( ADDER=4 EMB=1 LUT2=1 LUT3=1 )                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 clk_gen_inst/pll_inst.clkc[4]                                                       0.000       0.000                    
 sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/reg0_syn_59.clk (sdram_top_inst/fifo_ctrl_inst/sys_clk) net                     2.410       2.410      ../../../rtl/sdram/fifo_ctrl.v(3)
 launch clock edge                                                                   4.160       6.570
---------------------------------------------------------------------------------------------------------
 sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/reg0_syn_59.q[0] clk2q                   0.146 r     6.716
 sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/lt0_syn_56.a[1] (sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/cnt_clk[4]) net  (fanout = 4)       0.636 r     7.352      ../../../rtl/sdram/ctrl/sdram_write.v(49)
 sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/lt0_syn_56.fco cell (ADDER)            0.627 r     7.979
 sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/lt0_syn_59.fci (sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/lt0_syn_13) net  (fanout = 1)       0.000 f     7.979      ../../../rtl/sdram/ctrl/sdram_write.v(62)
 sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/lt0_syn_59.fco cell (ADDER)            0.073 r     8.052
 sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/lt0_syn_62.fci (sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/lt0_syn_17) net  (fanout = 1)       0.000 f     8.052      ../../../rtl/sdram/ctrl/sdram_write.v(62)
 sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/lt0_syn_62.fco cell (ADDER)            0.073 r     8.125
 sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/lt0_syn_65.fci (sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/lt0_syn_21) net  (fanout = 1)       0.000 f     8.125      ../../../rtl/sdram/ctrl/sdram_write.v(62)
 sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/lt0_syn_65.f[1] cell (ADDER)            0.355 r     8.480
 sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/cnt_clk_b[8]_syn_17.d[0] (sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/wr_ack_n1) net  (fanout = 1)       0.757 r     9.237                    
 sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/cnt_clk_b[8]_syn_17.f[0] cell (LUT3)             0.262 r     9.499
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/reg0_syn_80.c[1] (sdram_top_inst/fifo_ctrl_inst/sdram_wr_ack) net  (fanout = 34)      0.995 r    10.494      ../../../rtl/sdram/fifo_ctrl.v(26)
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/reg0_syn_80.f[1] cell (LUT2)             0.348 r    10.842
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/add2_syn_77.b[1] (sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/rd_en_s) net  (fanout = 2)       0.606 r    11.448      ../../../rtl/al_ip/fifo_data.v(69)
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/add2_syn_77.fco  cell (ADDER)            0.539 r    11.987
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/reg0_syn_60.fci (sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/add2_syn_52) net  (fanout = 1)       0.000 f    11.987      ../../../rtl/al_ip/fifo_data.v(278)
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/reg0_syn_60.fco  cell (ADDER)            0.073 r    12.060
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/reg0_syn_63.fci (sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/add2_syn_54) net  (fanout = 1)       0.000 f    12.060      ../../../rtl/al_ip/fifo_data.v(278)
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/reg0_syn_63.fco  cell (ADDER)            0.073 r    12.133
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/reg0_syn_66.fci (sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/add2_syn_56) net  (fanout = 1)       0.000 f    12.133      ../../../rtl/al_ip/fifo_data.v(278)
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/reg0_syn_66.fco  cell (ADDER)            0.073 r    12.206
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/reg0_syn_69.fci (sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/add2_syn_58) net  (fanout = 1)       0.000 f    12.206      ../../../rtl/al_ip/fifo_data.v(278)
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/reg0_syn_69.f[1] cell (ADDER)            0.355 r    12.561
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/ram_inst/ramread0_syn_9.addrb[11] (sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/ram_inst/addrb[8]) net  (fanout = 4)       0.764 r    13.325      ../../../rtl/al_ip/fifo_data.v(433)
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/ram_inst/ramread0_syn_9 path2reg (EMB)          0.000      13.325
 Arrival time                                                                       13.325                  (7 lvl)       

 source latency                                                                      0.000       0.000                    
 clk_gen_inst/pll_inst.clkc[4]                                                       0.000       0.000                    
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/ram_inst/ramread0_syn_9.clkb (sdram_top_inst/fifo_ctrl_inst/sys_clk) net                     2.166       2.166      ../../../rtl/sdram/fifo_ctrl.v(3)
 capture clock edge                                                                 12.480      14.646
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.250      14.396
 clock uncertainty                                                                  -0.000      14.396
 clock recovergence pessimism                                                        0.180      14.576
 Required time                                                                      14.576            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               1.251ns          

---------------------------------------------------------------------------------------------------------

Paths for end point sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/ram_inst/ramread0_syn_39 (1315 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     1.186 ns                                                        
 Start Point:             sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/sel2_syn_113.clk (rising edge triggered by clock clk_gen_inst/pll_inst.clkc[4])
 End Point:               sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/ram_inst/ramread0_syn_39.addrb[9] (rising edge triggered by clock clk_gen_inst/pll_inst.clkc[4])
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         6.820ns  (logic 3.070ns, net 3.750ns, 45% logic)                
 Logic Levels:            7 ( ADDER=4 EMB=1 LUT2=1 LUT3=1 )                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 clk_gen_inst/pll_inst.clkc[4]                                                       0.000       0.000                    
 sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/sel2_syn_113.clk (sdram_top_inst/fifo_ctrl_inst/sys_clk) net                     2.410       2.410      ../../../rtl/sdram/fifo_ctrl.v(3)
 launch clock edge                                                                   4.160       6.570
---------------------------------------------------------------------------------------------------------
 sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/sel2_syn_113.q[0] clk2q                   0.146 r     6.716
 sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/lt0_syn_50.a[1] (sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/cnt_clk[0]) net  (fanout = 4)       0.620 r     7.336      ../../../rtl/sdram/ctrl/sdram_write.v(49)
 sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/lt0_syn_50.fco cell (ADDER)            0.627 r     7.963
 sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/lt0_syn_53.fci (sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/lt0_syn_5) net  (fanout = 1)       0.000 f     7.963      ../../../rtl/sdram/ctrl/sdram_write.v(62)
 sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/lt0_syn_53.fco cell (ADDER)            0.073 r     8.036
 sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/lt0_syn_56.fci (sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/lt0_syn_9) net  (fanout = 1)       0.000 f     8.036      ../../../rtl/sdram/ctrl/sdram_write.v(62)
 sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/lt0_syn_56.fco cell (ADDER)            0.073 r     8.109
 sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/lt0_syn_59.fci (sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/lt0_syn_13) net  (fanout = 1)       0.000 f     8.109      ../../../rtl/sdram/ctrl/sdram_write.v(62)
 sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/lt0_syn_59.fco cell (ADDER)            0.073 r     8.182
 sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/lt0_syn_62.fci (sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/lt0_syn_17) net  (fanout = 1)       0.000 f     8.182      ../../../rtl/sdram/ctrl/sdram_write.v(62)
 sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/lt0_syn_62.fco cell (ADDER)            0.073 r     8.255
 sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/lt0_syn_65.fci (sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/lt0_syn_21) net  (fanout = 1)       0.000 f     8.255      ../../../rtl/sdram/ctrl/sdram_write.v(62)
 sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/lt0_syn_65.f[1] cell (ADDER)            0.355 r     8.610
 sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/cnt_clk_b[8]_syn_17.d[0] (sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/wr_ack_n1) net  (fanout = 1)       0.757 r     9.367                    
 sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/cnt_clk_b[8]_syn_17.f[0] cell (LUT3)             0.262 r     9.629
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/reg0_syn_80.c[1] (sdram_top_inst/fifo_ctrl_inst/sdram_wr_ack) net  (fanout = 34)      0.995 r    10.624      ../../../rtl/sdram/fifo_ctrl.v(26)
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/reg0_syn_80.f[1] cell (LUT2)             0.348 r    10.972
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/add2_syn_77.b[1] (sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/rd_en_s) net  (fanout = 2)       0.606 r    11.578      ../../../rtl/al_ip/fifo_data.v(69)
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/add2_syn_77.fco  cell (ADDER)            0.539 r    12.117
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/reg0_syn_60.fci (sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/add2_syn_52) net  (fanout = 1)       0.000 f    12.117      ../../../rtl/al_ip/fifo_data.v(278)
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/reg0_syn_60.fco  cell (ADDER)            0.073 r    12.190
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/reg0_syn_63.fci (sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/add2_syn_54) net  (fanout = 1)       0.000 f    12.190      ../../../rtl/al_ip/fifo_data.v(278)
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/reg0_syn_63.fco  cell (ADDER)            0.073 r    12.263
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/reg0_syn_66.fci (sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/add2_syn_56) net  (fanout = 1)       0.000 f    12.263      ../../../rtl/al_ip/fifo_data.v(278)
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/reg0_syn_66.f[1] cell (ADDER)            0.355 r    12.618
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/ram_inst/ramread0_syn_39.addrb[9] (sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/ram_inst/addrb[6]) net  (fanout = 4)       0.772 r    13.390      ../../../rtl/al_ip/fifo_data.v(433)
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/ram_inst/ramread0_syn_39 path2reg (EMB)          0.000      13.390
 Arrival time                                                                       13.390                  (7 lvl)       

 source latency                                                                      0.000       0.000                    
 clk_gen_inst/pll_inst.clkc[4]                                                       0.000       0.000                    
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/ram_inst/ramread0_syn_39.clkb (sdram_top_inst/fifo_ctrl_inst/sys_clk) net                     2.166       2.166      ../../../rtl/sdram/fifo_ctrl.v(3)
 capture clock edge                                                                 12.480      14.646
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.250      14.396
 clock uncertainty                                                                  -0.000      14.396
 clock recovergence pessimism                                                        0.180      14.576
 Required time                                                                      14.576            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               1.186ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     1.263 ns                                                        
 Start Point:             sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/sel2_syn_113.clk (rising edge triggered by clock clk_gen_inst/pll_inst.clkc[4])
 End Point:               sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/ram_inst/ramread0_syn_39.addrb[11] (rising edge triggered by clock clk_gen_inst/pll_inst.clkc[4])
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         6.743ns  (logic 3.143ns, net 3.600ns, 46% logic)                
 Logic Levels:            7 ( ADDER=4 EMB=1 LUT2=1 LUT3=1 )                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 clk_gen_inst/pll_inst.clkc[4]                                                       0.000       0.000                    
 sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/sel2_syn_113.clk (sdram_top_inst/fifo_ctrl_inst/sys_clk) net                     2.410       2.410      ../../../rtl/sdram/fifo_ctrl.v(3)
 launch clock edge                                                                   4.160       6.570
---------------------------------------------------------------------------------------------------------
 sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/sel2_syn_113.q[0] clk2q                   0.146 r     6.716
 sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/lt0_syn_50.a[1] (sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/cnt_clk[0]) net  (fanout = 4)       0.620 r     7.336      ../../../rtl/sdram/ctrl/sdram_write.v(49)
 sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/lt0_syn_50.fco cell (ADDER)            0.627 r     7.963
 sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/lt0_syn_53.fci (sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/lt0_syn_5) net  (fanout = 1)       0.000 f     7.963      ../../../rtl/sdram/ctrl/sdram_write.v(62)
 sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/lt0_syn_53.fco cell (ADDER)            0.073 r     8.036
 sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/lt0_syn_56.fci (sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/lt0_syn_9) net  (fanout = 1)       0.000 f     8.036      ../../../rtl/sdram/ctrl/sdram_write.v(62)
 sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/lt0_syn_56.fco cell (ADDER)            0.073 r     8.109
 sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/lt0_syn_59.fci (sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/lt0_syn_13) net  (fanout = 1)       0.000 f     8.109      ../../../rtl/sdram/ctrl/sdram_write.v(62)
 sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/lt0_syn_59.fco cell (ADDER)            0.073 r     8.182
 sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/lt0_syn_62.fci (sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/lt0_syn_17) net  (fanout = 1)       0.000 f     8.182      ../../../rtl/sdram/ctrl/sdram_write.v(62)
 sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/lt0_syn_62.fco cell (ADDER)            0.073 r     8.255
 sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/lt0_syn_65.fci (sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/lt0_syn_21) net  (fanout = 1)       0.000 f     8.255      ../../../rtl/sdram/ctrl/sdram_write.v(62)
 sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/lt0_syn_65.f[1] cell (ADDER)            0.355 r     8.610
 sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/cnt_clk_b[8]_syn_17.d[0] (sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/wr_ack_n1) net  (fanout = 1)       0.757 r     9.367                    
 sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/cnt_clk_b[8]_syn_17.f[0] cell (LUT3)             0.262 r     9.629
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/reg0_syn_80.c[1] (sdram_top_inst/fifo_ctrl_inst/sdram_wr_ack) net  (fanout = 34)      0.995 r    10.624      ../../../rtl/sdram/fifo_ctrl.v(26)
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/reg0_syn_80.f[1] cell (LUT2)             0.348 r    10.972
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/add2_syn_77.b[1] (sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/rd_en_s) net  (fanout = 2)       0.606 r    11.578      ../../../rtl/al_ip/fifo_data.v(69)
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/add2_syn_77.fco  cell (ADDER)            0.539 r    12.117
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/reg0_syn_60.fci (sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/add2_syn_52) net  (fanout = 1)       0.000 f    12.117      ../../../rtl/al_ip/fifo_data.v(278)
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/reg0_syn_60.fco  cell (ADDER)            0.073 r    12.190
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/reg0_syn_63.fci (sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/add2_syn_54) net  (fanout = 1)       0.000 f    12.190      ../../../rtl/al_ip/fifo_data.v(278)
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/reg0_syn_63.fco  cell (ADDER)            0.073 r    12.263
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/reg0_syn_66.fci (sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/add2_syn_56) net  (fanout = 1)       0.000 f    12.263      ../../../rtl/al_ip/fifo_data.v(278)
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/reg0_syn_66.fco  cell (ADDER)            0.073 r    12.336
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/reg0_syn_69.fci (sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/add2_syn_58) net  (fanout = 1)       0.000 f    12.336      ../../../rtl/al_ip/fifo_data.v(278)
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/reg0_syn_69.f[1] cell (ADDER)            0.355 r    12.691
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/ram_inst/ramread0_syn_39.addrb[11] (sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/ram_inst/addrb[8]) net  (fanout = 4)       0.622 r    13.313      ../../../rtl/al_ip/fifo_data.v(433)
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/ram_inst/ramread0_syn_39 path2reg (EMB)          0.000      13.313
 Arrival time                                                                       13.313                  (7 lvl)       

 source latency                                                                      0.000       0.000                    
 clk_gen_inst/pll_inst.clkc[4]                                                       0.000       0.000                    
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/ram_inst/ramread0_syn_39.clkb (sdram_top_inst/fifo_ctrl_inst/sys_clk) net                     2.166       2.166      ../../../rtl/sdram/fifo_ctrl.v(3)
 capture clock edge                                                                 12.480      14.646
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.250      14.396
 clock uncertainty                                                                  -0.000      14.396
 clock recovergence pessimism                                                        0.180      14.576
 Required time                                                                      14.576            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               1.263ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     1.269 ns                                                        
 Start Point:             sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/sel2_syn_113.clk (rising edge triggered by clock clk_gen_inst/pll_inst.clkc[4])
 End Point:               sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/ram_inst/ramread0_syn_39.addrb[7] (rising edge triggered by clock clk_gen_inst/pll_inst.clkc[4])
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         6.737ns  (logic 2.997ns, net 3.740ns, 44% logic)                
 Logic Levels:            7 ( ADDER=4 EMB=1 LUT2=1 LUT3=1 )                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 clk_gen_inst/pll_inst.clkc[4]                                                       0.000       0.000                    
 sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/sel2_syn_113.clk (sdram_top_inst/fifo_ctrl_inst/sys_clk) net                     2.410       2.410      ../../../rtl/sdram/fifo_ctrl.v(3)
 launch clock edge                                                                   4.160       6.570
---------------------------------------------------------------------------------------------------------
 sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/sel2_syn_113.q[0] clk2q                   0.146 r     6.716
 sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/lt0_syn_50.a[1] (sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/cnt_clk[0]) net  (fanout = 4)       0.620 r     7.336      ../../../rtl/sdram/ctrl/sdram_write.v(49)
 sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/lt0_syn_50.fco cell (ADDER)            0.627 r     7.963
 sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/lt0_syn_53.fci (sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/lt0_syn_5) net  (fanout = 1)       0.000 f     7.963      ../../../rtl/sdram/ctrl/sdram_write.v(62)
 sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/lt0_syn_53.fco cell (ADDER)            0.073 r     8.036
 sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/lt0_syn_56.fci (sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/lt0_syn_9) net  (fanout = 1)       0.000 f     8.036      ../../../rtl/sdram/ctrl/sdram_write.v(62)
 sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/lt0_syn_56.fco cell (ADDER)            0.073 r     8.109
 sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/lt0_syn_59.fci (sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/lt0_syn_13) net  (fanout = 1)       0.000 f     8.109      ../../../rtl/sdram/ctrl/sdram_write.v(62)
 sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/lt0_syn_59.fco cell (ADDER)            0.073 r     8.182
 sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/lt0_syn_62.fci (sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/lt0_syn_17) net  (fanout = 1)       0.000 f     8.182      ../../../rtl/sdram/ctrl/sdram_write.v(62)
 sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/lt0_syn_62.fco cell (ADDER)            0.073 r     8.255
 sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/lt0_syn_65.fci (sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/lt0_syn_21) net  (fanout = 1)       0.000 f     8.255      ../../../rtl/sdram/ctrl/sdram_write.v(62)
 sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/lt0_syn_65.f[1] cell (ADDER)            0.355 r     8.610
 sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/cnt_clk_b[8]_syn_17.d[0] (sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/wr_ack_n1) net  (fanout = 1)       0.757 r     9.367                    
 sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/cnt_clk_b[8]_syn_17.f[0] cell (LUT3)             0.262 r     9.629
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/reg0_syn_80.c[1] (sdram_top_inst/fifo_ctrl_inst/sdram_wr_ack) net  (fanout = 34)      0.995 r    10.624      ../../../rtl/sdram/fifo_ctrl.v(26)
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/reg0_syn_80.f[1] cell (LUT2)             0.348 r    10.972
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/add2_syn_77.b[1] (sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/rd_en_s) net  (fanout = 2)       0.606 r    11.578      ../../../rtl/al_ip/fifo_data.v(69)
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/add2_syn_77.fco  cell (ADDER)            0.539 r    12.117
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/reg0_syn_60.fci (sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/add2_syn_52) net  (fanout = 1)       0.000 f    12.117      ../../../rtl/al_ip/fifo_data.v(278)
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/reg0_syn_60.fco  cell (ADDER)            0.073 r    12.190
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/reg0_syn_63.fci (sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/add2_syn_54) net  (fanout = 1)       0.000 f    12.190      ../../../rtl/al_ip/fifo_data.v(278)
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/reg0_syn_63.f[1] cell (ADDER)            0.355 r    12.545
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/ram_inst/ramread0_syn_39.addrb[7] (sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/ram_inst/addrb[4]) net  (fanout = 4)       0.762 r    13.307      ../../../rtl/al_ip/fifo_data.v(433)
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/ram_inst/ramread0_syn_39 path2reg (EMB)          0.000      13.307
 Arrival time                                                                       13.307                  (7 lvl)       

 source latency                                                                      0.000       0.000                    
 clk_gen_inst/pll_inst.clkc[4]                                                       0.000       0.000                    
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/ram_inst/ramread0_syn_39.clkb (sdram_top_inst/fifo_ctrl_inst/sys_clk) net                     2.166       2.166      ../../../rtl/sdram/fifo_ctrl.v(3)
 capture clock edge                                                                 12.480      14.646
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.250      14.396
 clock uncertainty                                                                  -0.000      14.396
 clock recovergence pessimism                                                        0.180      14.576
 Required time                                                                      14.576            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               1.269ns          

---------------------------------------------------------------------------------------------------------

Hold checks:
---------------------------------------------------------------------------------------------------------
Paths for end point sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/ram_inst/ramread0_syn_9 (10 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.104 ns                                                        
 Start Point:             sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/reg1_syn_56.clk (rising edge triggered by clock clk_gen_inst/pll_inst.clkc[4])
 End Point:               sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/ram_inst/ramread0_syn_9.addra[7] (rising edge triggered by clock clk_gen_inst/pll_inst.clkc[4])
 Clock group:             clk                                                             
 Process:                 Fast                                                            
 Data Path Delay:         0.349ns  (logic 0.109ns, net 0.240ns, 31% logic)                
 Logic Levels:            1 ( EMB=1 )                                                     

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 clk_gen_inst/pll_inst.clkc[4]                                                       0.000       0.000                    
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/reg1_syn_56.clk (sdram_top_inst/fifo_ctrl_inst/sys_clk) net                     2.029       2.029      ../../../rtl/sdram/fifo_ctrl.v(3)
 launch clock edge                                                                   4.160       6.189
---------------------------------------------------------------------------------------------------------
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/reg1_syn_56.q[1] clk2q                   0.109 r     6.298
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/ram_inst/ramread0_syn_9.addra[7] (sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/wr_addr[4]) net  (fanout = 8)       0.240 r     6.538      ../../al_ip/fifo_data_out.v(66)
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/ram_inst/ramread0_syn_9 path2reg (EMB)          0.000       6.538
 Arrival time                                                                        6.538                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 clk_gen_inst/pll_inst.clkc[4]                                                       0.000       0.000                    
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/ram_inst/ramread0_syn_9.clka (sdram_top_inst/fifo_ctrl_inst/sys_clk) net                     2.230       2.230      ../../../rtl/sdram/fifo_ctrl.v(3)
 capture clock edge                                                                  4.160       6.390
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.200       6.590
 clock uncertainty                                                                   0.000       6.590
 clock recovergence pessimism                                                       -0.156       6.434
 Required time                                                                       6.434            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.104ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      0.112 ns                                                        
 Start Point:             sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/reg1_syn_59.clk (rising edge triggered by clock clk_gen_inst/pll_inst.clkc[4])
 End Point:               sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/ram_inst/ramread0_syn_9.addra[8] (rising edge triggered by clock clk_gen_inst/pll_inst.clkc[4])
 Clock group:             clk                                                             
 Process:                 Fast                                                            
 Data Path Delay:         0.357ns  (logic 0.109ns, net 0.248ns, 30% logic)                
 Logic Levels:            1 ( EMB=1 )                                                     

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 clk_gen_inst/pll_inst.clkc[4]                                                       0.000       0.000                    
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/reg1_syn_59.clk (sdram_top_inst/fifo_ctrl_inst/sys_clk) net                     2.029       2.029      ../../../rtl/sdram/fifo_ctrl.v(3)
 launch clock edge                                                                   4.160       6.189
---------------------------------------------------------------------------------------------------------
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/reg1_syn_59.q[0] clk2q                   0.109 r     6.298
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/ram_inst/ramread0_syn_9.addra[8] (sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/wr_addr[5]) net  (fanout = 8)       0.248 r     6.546      ../../al_ip/fifo_data_out.v(66)
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/ram_inst/ramread0_syn_9 path2reg (EMB)          0.000       6.546
 Arrival time                                                                        6.546                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 clk_gen_inst/pll_inst.clkc[4]                                                       0.000       0.000                    
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/ram_inst/ramread0_syn_9.clka (sdram_top_inst/fifo_ctrl_inst/sys_clk) net                     2.230       2.230      ../../../rtl/sdram/fifo_ctrl.v(3)
 capture clock edge                                                                  4.160       6.390
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.200       6.590
 clock uncertainty                                                                   0.000       6.590
 clock recovergence pessimism                                                       -0.156       6.434
 Required time                                                                       6.434            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.112ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      0.210 ns                                                        
 Start Point:             sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/reg1_syn_51.clk (rising edge triggered by clock clk_gen_inst/pll_inst.clkc[4])
 End Point:               sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/ram_inst/ramread0_syn_9.addra[3] (rising edge triggered by clock clk_gen_inst/pll_inst.clkc[4])
 Clock group:             clk                                                             
 Process:                 Fast                                                            
 Data Path Delay:         0.455ns  (logic 0.109ns, net 0.346ns, 23% logic)                
 Logic Levels:            1 ( EMB=1 )                                                     

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 clk_gen_inst/pll_inst.clkc[4]                                                       0.000       0.000                    
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/reg1_syn_51.clk (sdram_top_inst/fifo_ctrl_inst/sys_clk) net                     2.029       2.029      ../../../rtl/sdram/fifo_ctrl.v(3)
 launch clock edge                                                                   4.160       6.189
---------------------------------------------------------------------------------------------------------
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/reg1_syn_51.q[1] clk2q                   0.109 r     6.298
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/ram_inst/ramread0_syn_9.addra[3] (sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/wr_addr[0]) net  (fanout = 7)       0.346 r     6.644      ../../al_ip/fifo_data_out.v(66)
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/ram_inst/ramread0_syn_9 path2reg (EMB)          0.000       6.644
 Arrival time                                                                        6.644                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 clk_gen_inst/pll_inst.clkc[4]                                                       0.000       0.000                    
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/ram_inst/ramread0_syn_9.clka (sdram_top_inst/fifo_ctrl_inst/sys_clk) net                     2.230       2.230      ../../../rtl/sdram/fifo_ctrl.v(3)
 capture clock edge                                                                  4.160       6.390
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.200       6.590
 clock uncertainty                                                                   0.000       6.590
 clock recovergence pessimism                                                       -0.156       6.434
 Required time                                                                       6.434            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.210ns          

---------------------------------------------------------------------------------------------------------

Paths for end point sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/ram_inst/ramread0_syn_24 (10 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.219 ns                                                        
 Start Point:             sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/reg1_syn_51.clk (rising edge triggered by clock clk_gen_inst/pll_inst.clkc[4])
 End Point:               sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/ram_inst/ramread0_syn_24.addra[3] (rising edge triggered by clock clk_gen_inst/pll_inst.clkc[4])
 Clock group:             clk                                                             
 Process:                 Fast                                                            
 Data Path Delay:         0.464ns  (logic 0.109ns, net 0.355ns, 23% logic)                
 Logic Levels:            1 ( EMB=1 )                                                     

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 clk_gen_inst/pll_inst.clkc[4]                                                       0.000       0.000                    
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/reg1_syn_51.clk (sdram_top_inst/fifo_ctrl_inst/sys_clk) net                     2.029       2.029      ../../../rtl/sdram/fifo_ctrl.v(3)
 launch clock edge                                                                   4.160       6.189
---------------------------------------------------------------------------------------------------------
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/reg1_syn_51.q[1] clk2q                   0.109 r     6.298
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/ram_inst/ramread0_syn_24.addra[3] (sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/wr_addr[0]) net  (fanout = 7)       0.355 r     6.653      ../../al_ip/fifo_data_out.v(66)
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/ram_inst/ramread0_syn_24 path2reg (EMB)          0.000       6.653
 Arrival time                                                                        6.653                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 clk_gen_inst/pll_inst.clkc[4]                                                       0.000       0.000                    
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/ram_inst/ramread0_syn_24.clka (sdram_top_inst/fifo_ctrl_inst/sys_clk) net                     2.230       2.230      ../../../rtl/sdram/fifo_ctrl.v(3)
 capture clock edge                                                                  4.160       6.390
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.200       6.590
 clock uncertainty                                                                   0.000       6.590
 clock recovergence pessimism                                                       -0.156       6.434
 Required time                                                                       6.434            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.219ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      0.228 ns                                                        
 Start Point:             sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/reg1_syn_53.clk (rising edge triggered by clock clk_gen_inst/pll_inst.clkc[4])
 End Point:               sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/ram_inst/ramread0_syn_24.addra[5] (rising edge triggered by clock clk_gen_inst/pll_inst.clkc[4])
 Clock group:             clk                                                             
 Process:                 Fast                                                            
 Data Path Delay:         0.473ns  (logic 0.109ns, net 0.364ns, 23% logic)                
 Logic Levels:            1 ( EMB=1 )                                                     

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 clk_gen_inst/pll_inst.clkc[4]                                                       0.000       0.000                    
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/reg1_syn_53.clk (sdram_top_inst/fifo_ctrl_inst/sys_clk) net                     2.029       2.029      ../../../rtl/sdram/fifo_ctrl.v(3)
 launch clock edge                                                                   4.160       6.189
---------------------------------------------------------------------------------------------------------
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/reg1_syn_53.q[1] clk2q                   0.109 r     6.298
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/ram_inst/ramread0_syn_24.addra[5] (sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/wr_addr[2]) net  (fanout = 8)       0.364 r     6.662      ../../al_ip/fifo_data_out.v(66)
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/ram_inst/ramread0_syn_24 path2reg (EMB)          0.000       6.662
 Arrival time                                                                        6.662                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 clk_gen_inst/pll_inst.clkc[4]                                                       0.000       0.000                    
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/ram_inst/ramread0_syn_24.clka (sdram_top_inst/fifo_ctrl_inst/sys_clk) net                     2.230       2.230      ../../../rtl/sdram/fifo_ctrl.v(3)
 capture clock edge                                                                  4.160       6.390
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.200       6.590
 clock uncertainty                                                                   0.000       6.590
 clock recovergence pessimism                                                       -0.156       6.434
 Required time                                                                       6.434            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.228ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      0.258 ns                                                        
 Start Point:             sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/reg1_syn_56.clk (rising edge triggered by clock clk_gen_inst/pll_inst.clkc[4])
 End Point:               sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/ram_inst/ramread0_syn_24.addra[6] (rising edge triggered by clock clk_gen_inst/pll_inst.clkc[4])
 Clock group:             clk                                                             
 Process:                 Fast                                                            
 Data Path Delay:         0.503ns  (logic 0.109ns, net 0.394ns, 21% logic)                
 Logic Levels:            1 ( EMB=1 )                                                     

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 clk_gen_inst/pll_inst.clkc[4]                                                       0.000       0.000                    
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/reg1_syn_56.clk (sdram_top_inst/fifo_ctrl_inst/sys_clk) net                     2.029       2.029      ../../../rtl/sdram/fifo_ctrl.v(3)
 launch clock edge                                                                   4.160       6.189
---------------------------------------------------------------------------------------------------------
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/reg1_syn_56.q[0] clk2q                   0.109 r     6.298
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/ram_inst/ramread0_syn_24.addra[6] (sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/wr_addr[3]) net  (fanout = 8)       0.394 r     6.692      ../../al_ip/fifo_data_out.v(66)
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/ram_inst/ramread0_syn_24 path2reg (EMB)          0.000       6.692
 Arrival time                                                                        6.692                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 clk_gen_inst/pll_inst.clkc[4]                                                       0.000       0.000                    
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/ram_inst/ramread0_syn_24.clka (sdram_top_inst/fifo_ctrl_inst/sys_clk) net                     2.230       2.230      ../../../rtl/sdram/fifo_ctrl.v(3)
 capture clock edge                                                                  4.160       6.390
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.200       6.590
 clock uncertainty                                                                   0.000       6.590
 clock recovergence pessimism                                                       -0.156       6.434
 Required time                                                                       6.434            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.258ns          

---------------------------------------------------------------------------------------------------------

Paths for end point sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/wr_to_rd_cross_inst/reg1_syn_55 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.251 ns                                                        
 Start Point:             sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/wr_to_rd_cross_inst/reg3_syn_61.clk (rising edge triggered by clock clk_gen_inst/pll_inst.clkc[4])
 End Point:               sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/wr_to_rd_cross_inst/reg1_syn_55.mi[0] (rising edge triggered by clock clk_gen_inst/pll_inst.clkc[4])
 Clock group:             clk                                                             
 Process:                 Fast                                                            
 Data Path Delay:         0.420ns  (logic 0.204ns, net 0.216ns, 48% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 clk_gen_inst/pll_inst.clkc[4]                                                       0.000       0.000                    
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/wr_to_rd_cross_inst/reg3_syn_61.clk (sdram_top_inst/fifo_ctrl_inst/sys_clk) net                     2.029       2.029      ../../../rtl/sdram/fifo_ctrl.v(3)
 launch clock edge                                                                   4.160       6.189
---------------------------------------------------------------------------------------------------------
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/wr_to_rd_cross_inst/reg3_syn_61.q[0] clk2q                   0.109 r     6.298
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/wr_to_rd_cross_inst/reg1_syn_55.mi[0] (sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/wr_to_rd_cross_inst/sync_r1[8]) net  (fanout = 1)       0.216 r     6.514      ../../../rtl/al_ip/fifo_data.v(304)
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/wr_to_rd_cross_inst/reg1_syn_55 path2reg0               0.095       6.609
 Arrival time                                                                        6.609                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 clk_gen_inst/pll_inst.clkc[4]                                                       0.000       0.000                    
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/wr_to_rd_cross_inst/reg1_syn_55.clk (sdram_top_inst/fifo_ctrl_inst/sys_clk) net                     2.230       2.230      ../../../rtl/sdram/fifo_ctrl.v(3)
 capture clock edge                                                                  4.160       6.390
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       6.451
 clock uncertainty                                                                   0.000       6.451
 clock recovergence pessimism                                                       -0.093       6.358
 Required time                                                                       6.358            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.251ns          

---------------------------------------------------------------------------------------------------------

Recovery checks:
---------------------------------------------------------------------------------------------------------
Paths for end point sdram_top_inst/sdram_ctrl_inst/sdram_arbit_inst/wr_data[27]_syn_5 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check):  2.657 ns                                                        
 Start Point:             u_logic/Qijpw6_reg_syn_340.clk (rising edge triggered by clock clk)
 End Point:               sdram_top_inst/sdram_ctrl_inst/sdram_arbit_inst/wr_data[27]_syn_5.sr (rising edge triggered by clock clk_gen_inst/pll_inst.clkc[4])
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         3.808ns  (logic 1.018ns, net 2.790ns, 26% logic)                
 Logic Levels:            3 ( LUT1=1 LUT3=1 LUT2=1 )                                      

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 clk                                                                                 0.000       0.000                    
 clk_syn_12.ipad                                             hier                    0.000       0.000                    
 clk_syn_12.di                                               cell (PAD)              1.660       1.660                    
 u_logic/Qijpw6_reg_syn_340.clk (clk_dup_11)                 net                     2.061       3.721      ../../../rtl/CortexM0_SoC.v(3)
 launch clock edge                                                                  20.800      24.521
---------------------------------------------------------------------------------------------------------
 u_logic/Qijpw6_reg_syn_340.q[0]                             clk2q                   0.146 r    24.667
 u_logic/Glphu6_syn_3635.d[0] (sdcard_rd_reset)              net  (fanout = 26)      0.463 r    25.130      ../../../rtl/CortexM0_SoC.v(443)
 u_logic/Glphu6_syn_3635.f[0]                                cell (LUT2)             0.262 r    25.392
 sdram_top_inst/fifo_ctrl_inst/sdram_wr_addr_b[10]_syn_62.d[1] (fifo/rst_dup_122) net  (fanout = 19)      0.951 r    26.343      ../../al_ip/sd2isp_fifo.v(37)
 sdram_top_inst/fifo_ctrl_inst/sdram_wr_addr_b[10]_syn_62.f[1] cell (LUT3)             0.262 r    26.605
 sdram_top_inst/sdram_ctrl_inst/sdram_arbit_inst/wr_data[29]_syn_5.d[0] (sd_reader/rstn_dup_10) net  (fanout = 1)       0.594 r    27.199      ../../../rtl/apb_sdcard/sd_reader.v(19)
 sdram_top_inst/sdram_ctrl_inst/sdram_arbit_inst/wr_data[29]_syn_5.f[0] cell (LUT1)             0.262 r    27.461
 sdram_top_inst/sdram_ctrl_inst/sdram_arbit_inst/wr_data[27]_syn_5.sr (sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/rst) net  (fanout = 6)       0.782 r    28.243      ../../../rtl/al_ip/fifo_data.v(37)
 sdram_top_inst/sdram_ctrl_inst/sdram_arbit_inst/wr_data[27]_syn_5 path2reg                0.086      28.329
 Arrival time                                                                       28.329                  (3 lvl)       

 source latency                                                                      0.000       0.000                    
 clk_gen_inst/pll_inst.clkc[4]                                                       0.000       0.000                    
 sdram_top_inst/sdram_ctrl_inst/sdram_arbit_inst/wr_data[27]_syn_5.clk (sdram_top_inst/fifo_ctrl_inst/sys_clk) net                     2.166       2.166      ../../../rtl/sdram/fifo_ctrl.v(3)
 capture clock edge                                                                 29.120      31.286
---------------------------------------------------------------------------------------------------------
 cell recovery                                                                      -0.300      30.986
 clock uncertainty                                                                  -0.000      30.986
 clock recovergence pessimism                                                        0.000      30.986
 Required time                                                                      30.986            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               2.657ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_logic/Bfjpw6_reg_syn_2757 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check):  2.793 ns                                                        
 Start Point:             u_logic/Qijpw6_reg_syn_340.clk (rising edge triggered by clock clk)
 End Point:               u_logic/Bfjpw6_reg_syn_2757.sr (rising edge triggered by clock clk_gen_inst/pll_inst.clkc[4])
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         3.672ns  (logic 1.018ns, net 2.654ns, 27% logic)                
 Logic Levels:            3 ( LUT1=1 LUT3=1 LUT2=1 )                                      

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 clk                                                                                 0.000       0.000                    
 clk_syn_12.ipad                                             hier                    0.000       0.000                    
 clk_syn_12.di                                               cell (PAD)              1.660       1.660                    
 u_logic/Qijpw6_reg_syn_340.clk (clk_dup_11)                 net                     2.061       3.721      ../../../rtl/CortexM0_SoC.v(3)
 launch clock edge                                                                  20.800      24.521
---------------------------------------------------------------------------------------------------------
 u_logic/Qijpw6_reg_syn_340.q[0]                             clk2q                   0.146 r    24.667
 u_logic/Glphu6_syn_3635.d[0] (sdcard_rd_reset)              net  (fanout = 26)      0.463 r    25.130      ../../../rtl/CortexM0_SoC.v(443)
 u_logic/Glphu6_syn_3635.f[0]                                cell (LUT2)             0.262 r    25.392
 sdram_top_inst/fifo_ctrl_inst/sdram_wr_addr_b[10]_syn_62.d[1] (fifo/rst_dup_122) net  (fanout = 19)      0.951 r    26.343      ../../al_ip/sd2isp_fifo.v(37)
 sdram_top_inst/fifo_ctrl_inst/sdram_wr_addr_b[10]_syn_62.f[1] cell (LUT3)             0.262 r    26.605
 sdram_top_inst/sdram_ctrl_inst/sdram_arbit_inst/wr_data[29]_syn_5.d[0] (sd_reader/rstn_dup_10) net  (fanout = 1)       0.594 r    27.199      ../../../rtl/apb_sdcard/sd_reader.v(19)
 sdram_top_inst/sdram_ctrl_inst/sdram_arbit_inst/wr_data[29]_syn_5.f[0] cell (LUT1)             0.262 r    27.461
 u_logic/Bfjpw6_reg_syn_2757.sr (sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/rst) net  (fanout = 6)       0.646 r    28.107      ../../../rtl/al_ip/fifo_data.v(37)
 u_logic/Bfjpw6_reg_syn_2757                                 path2reg                0.086      28.193
 Arrival time                                                                       28.193                  (3 lvl)       

 source latency                                                                      0.000       0.000                    
 clk_gen_inst/pll_inst.clkc[4]                                                       0.000       0.000                    
 u_logic/Bfjpw6_reg_syn_2757.clk (sdram_top_inst/fifo_ctrl_inst/sys_clk) net                     2.166       2.166      ../../../rtl/sdram/fifo_ctrl.v(3)
 capture clock edge                                                                 29.120      31.286
---------------------------------------------------------------------------------------------------------
 cell recovery                                                                      -0.300      30.986
 clock uncertainty                                                                  -0.000      30.986
 clock recovergence pessimism                                                        0.000      30.986
 Required time                                                                      30.986            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               2.793ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_logic/Bfjpw6_reg_syn_2749 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check):  2.793 ns                                                        
 Start Point:             u_logic/Qijpw6_reg_syn_340.clk (rising edge triggered by clock clk)
 End Point:               u_logic/Bfjpw6_reg_syn_2749.sr (rising edge triggered by clock clk_gen_inst/pll_inst.clkc[4])
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         3.672ns  (logic 1.018ns, net 2.654ns, 27% logic)                
 Logic Levels:            3 ( LUT1=1 LUT3=1 LUT2=1 )                                      

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 clk                                                                                 0.000       0.000                    
 clk_syn_12.ipad                                             hier                    0.000       0.000                    
 clk_syn_12.di                                               cell (PAD)              1.660       1.660                    
 u_logic/Qijpw6_reg_syn_340.clk (clk_dup_11)                 net                     2.061       3.721      ../../../rtl/CortexM0_SoC.v(3)
 launch clock edge                                                                  20.800      24.521
---------------------------------------------------------------------------------------------------------
 u_logic/Qijpw6_reg_syn_340.q[0]                             clk2q                   0.146 r    24.667
 u_logic/Glphu6_syn_3635.d[0] (sdcard_rd_reset)              net  (fanout = 26)      0.463 r    25.130      ../../../rtl/CortexM0_SoC.v(443)
 u_logic/Glphu6_syn_3635.f[0]                                cell (LUT2)             0.262 r    25.392
 sdram_top_inst/fifo_ctrl_inst/sdram_wr_addr_b[10]_syn_62.d[1] (fifo/rst_dup_122) net  (fanout = 19)      0.951 r    26.343      ../../al_ip/sd2isp_fifo.v(37)
 sdram_top_inst/fifo_ctrl_inst/sdram_wr_addr_b[10]_syn_62.f[1] cell (LUT3)             0.262 r    26.605
 sdram_top_inst/sdram_ctrl_inst/sdram_arbit_inst/wr_data[29]_syn_5.d[0] (sd_reader/rstn_dup_10) net  (fanout = 1)       0.594 r    27.199      ../../../rtl/apb_sdcard/sd_reader.v(19)
 sdram_top_inst/sdram_ctrl_inst/sdram_arbit_inst/wr_data[29]_syn_5.f[0] cell (LUT1)             0.262 r    27.461
 u_logic/Bfjpw6_reg_syn_2749.sr (sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/rst) net  (fanout = 6)       0.646 r    28.107      ../../../rtl/al_ip/fifo_data.v(37)
 u_logic/Bfjpw6_reg_syn_2749                                 path2reg                0.086      28.193
 Arrival time                                                                       28.193                  (3 lvl)       

 source latency                                                                      0.000       0.000                    
 clk_gen_inst/pll_inst.clkc[4]                                                       0.000       0.000                    
 u_logic/Bfjpw6_reg_syn_2749.clk (sdram_top_inst/fifo_ctrl_inst/sys_clk) net                     2.166       2.166      ../../../rtl/sdram/fifo_ctrl.v(3)
 capture clock edge                                                                 29.120      31.286
---------------------------------------------------------------------------------------------------------
 cell recovery                                                                      -0.300      30.986
 clock uncertainty                                                                  -0.000      30.986
 clock recovergence pessimism                                                        0.000      30.986
 Required time                                                                      30.986            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               2.793ns          

---------------------------------------------------------------------------------------------------------

Removal checks:
---------------------------------------------------------------------------------------------------------
Paths for end point sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_to_wr_cross_inst/reg1_syn_37 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check):   0.228 ns                                                        
 Start Point:             sdram_top_inst/sdram_ctrl_inst/sdram_a_ref_inst/add2_syn_86.clk (rising edge triggered by clock clk_gen_inst/pll_inst.clkc[4])
 End Point:               sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_to_wr_cross_inst/reg1_syn_37.sr (rising edge triggered by clock clk_gen_inst/pll_inst.clkc[4])
 Clock group:             clk                                                             
 Process:                 Fast                                                            
 Data Path Delay:         0.526ns  (logic 0.161ns, net 0.365ns, 30% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 clk_gen_inst/pll_inst.clkc[4]                                                       0.000       0.000                    
 sdram_top_inst/sdram_ctrl_inst/sdram_a_ref_inst/add2_syn_86.clk (sdram_top_inst/fifo_ctrl_inst/sys_clk) net                     2.029       2.029      ../../../rtl/sdram/fifo_ctrl.v(3)
 launch clock edge                                                                   4.160       6.189
---------------------------------------------------------------------------------------------------------
 sdram_top_inst/sdram_ctrl_inst/sdram_a_ref_inst/add2_syn_86.q[1] clk2q                   0.109 r     6.298
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_to_wr_cross_inst/reg1_syn_37.sr (sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/asy_w_rst1) net  (fanout = 32)      0.365 r     6.663      ../../al_ip/fifo_data_out.v(59)
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_to_wr_cross_inst/reg1_syn_37 path2reg                0.052       6.715
 Arrival time                                                                        6.715                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 clk_gen_inst/pll_inst.clkc[4]                                                       0.000       0.000                    
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_to_wr_cross_inst/reg1_syn_37.clk (sdram_top_inst/fifo_ctrl_inst/sys_clk) net                     2.230       2.230      ../../../rtl/sdram/fifo_ctrl.v(3)
 capture clock edge                                                                  4.160       6.390
---------------------------------------------------------------------------------------------------------
 cell removal                                                                        0.253       6.643
 clock uncertainty                                                                   0.000       6.643
 clock recovergence pessimism                                                       -0.156       6.487
 Required time                                                                       6.487            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.228ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_logic/Bfjpw6_reg_syn_2763 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check):   0.272 ns                                                        
 Start Point:             u_logic/Bfjpw6_reg_syn_2757.clk (rising edge triggered by clock clk_gen_inst/pll_inst.clkc[4])
 End Point:               u_logic/Bfjpw6_reg_syn_2763.sr (rising edge triggered by clock clk_gen_inst/pll_inst.clkc[4])
 Clock group:             clk                                                             
 Process:                 Fast                                                            
 Data Path Delay:         0.633ns  (logic 0.161ns, net 0.472ns, 25% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 clk_gen_inst/pll_inst.clkc[4]                                                       0.000       0.000                    
 u_logic/Bfjpw6_reg_syn_2757.clk (sdram_top_inst/fifo_ctrl_inst/sys_clk) net                     2.029       2.029      ../../../rtl/sdram/fifo_ctrl.v(3)
 launch clock edge                                                                   4.160       6.189
---------------------------------------------------------------------------------------------------------
 u_logic/Bfjpw6_reg_syn_2757.q[0]                            clk2q                   0.109 r     6.298
 u_logic/Bfjpw6_reg_syn_2763.sr (sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/asy_r_rst1) net  (fanout = 18)      0.472 r     6.770      ../../../rtl/al_ip/fifo_data.v(61)
 u_logic/Bfjpw6_reg_syn_2763                                 path2reg                0.052       6.822
 Arrival time                                                                        6.822                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 clk_gen_inst/pll_inst.clkc[4]                                                       0.000       0.000                    
 u_logic/Bfjpw6_reg_syn_2763.clk (sdram_top_inst/fifo_ctrl_inst/sys_clk) net                     2.230       2.230      ../../../rtl/sdram/fifo_ctrl.v(3)
 capture clock edge                                                                  4.160       6.390
---------------------------------------------------------------------------------------------------------
 cell removal                                                                        0.253       6.643
 clock uncertainty                                                                   0.000       6.643
 clock recovergence pessimism                                                       -0.093       6.550
 Required time                                                                       6.550            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.272ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_logic/Bfjpw6_reg_syn_2761 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check):   0.272 ns                                                        
 Start Point:             u_logic/Bfjpw6_reg_syn_2757.clk (rising edge triggered by clock clk_gen_inst/pll_inst.clkc[4])
 End Point:               u_logic/Bfjpw6_reg_syn_2761.sr (rising edge triggered by clock clk_gen_inst/pll_inst.clkc[4])
 Clock group:             clk                                                             
 Process:                 Fast                                                            
 Data Path Delay:         0.633ns  (logic 0.161ns, net 0.472ns, 25% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 clk_gen_inst/pll_inst.clkc[4]                                                       0.000       0.000                    
 u_logic/Bfjpw6_reg_syn_2757.clk (sdram_top_inst/fifo_ctrl_inst/sys_clk) net                     2.029       2.029      ../../../rtl/sdram/fifo_ctrl.v(3)
 launch clock edge                                                                   4.160       6.189
---------------------------------------------------------------------------------------------------------
 u_logic/Bfjpw6_reg_syn_2757.q[0]                            clk2q                   0.109 r     6.298
 u_logic/Bfjpw6_reg_syn_2761.sr (sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/asy_r_rst1) net  (fanout = 18)      0.472 r     6.770      ../../../rtl/al_ip/fifo_data.v(61)
 u_logic/Bfjpw6_reg_syn_2761                                 path2reg                0.052       6.822
 Arrival time                                                                        6.822                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 clk_gen_inst/pll_inst.clkc[4]                                                       0.000       0.000                    
 u_logic/Bfjpw6_reg_syn_2761.clk (sdram_top_inst/fifo_ctrl_inst/sys_clk) net                     2.230       2.230      ../../../rtl/sdram/fifo_ctrl.v(3)
 capture clock edge                                                                  4.160       6.390
---------------------------------------------------------------------------------------------------------
 cell removal                                                                        0.253       6.643
 clock uncertainty                                                                   0.000       6.643
 clock recovergence pessimism                                                       -0.093       6.550
 Required time                                                                       6.550            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.272ns          

---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing constraint:        Path Delay                                                      
Path delay: 8.02ns max

10 endpoints analyzed totally, and 10 paths analyzed
0 errors detected : 0 setup errors (TNS = 0.000), 0 hold errors (TNS = 0.000)
Slowest path delay 1.025ns
---------------------------------------------------------------------------------------------------------

Paths for end point sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/rd_to_wr_cross_inst/reg3_syn_59 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (max path):        6.879 ns                                                        
 Start Point:             sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/rd_to_wr_cross_inst/reg0_syn_53.clk (rising edge triggered by clock clk_gen_inst/pll_inst.clkc[4])
 End Point:               sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/rd_to_wr_cross_inst/reg3_syn_59.mi[0] (rising edge triggered by clock clk)
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         1.025ns  (logic 0.289ns, net 0.736ns, 28% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 clk_gen_inst/pll_inst.clkc[4]                                                       0.000       0.000                    
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/rd_to_wr_cross_inst/reg0_syn_53.clk (sdram_top_inst/fifo_ctrl_inst/sys_clk) net                     0.000       0.000      ../../../rtl/sdram/fifo_ctrl.v(3)
---------------------------------------------------------------------------------------------------------
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/rd_to_wr_cross_inst/reg0_syn_53.q[1] clk2q                   0.146 r     0.146
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/rd_to_wr_cross_inst/reg3_syn_59.mi[0] (sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/rd_to_wr_cross_inst/primary_addr_gray_reg[2]) net  (fanout = 1)       0.736 r     0.882      ../../../rtl/al_ip/fifo_data.v(303)
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/rd_to_wr_cross_inst/reg3_syn_59 path2reg0               0.143       1.025
 Arrival time                                                                        1.025                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 clk                                                                                 0.000       0.000                    
 clk_syn_12.ipad                                             hier                    0.000       0.000                    
 clk_syn_12.di                                               cell (PAD)              0.000       0.000                    
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/rd_to_wr_cross_inst/reg3_syn_59.clk (clk_dup_11) net                     0.000       0.000      ../../../rtl/CortexM0_SoC.v(3)
---------------------------------------------------------------------------------------------------------
 delay budget                                                                        8.020       8.020
 cell setup                                                                         -0.116       7.904
 clock uncertainty                                                                  -0.000       7.904
 clock recovergence pessimism                                                        0.000       7.904
 Required time                                                                       7.904            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               6.879ns          

---------------------------------------------------------------------------------------------------------

Paths for end point sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/rd_to_wr_cross_inst/reg1_syn_50 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (max path):        6.937 ns                                                        
 Start Point:             sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/reg0_syn_82.clk (rising edge triggered by clock clk_gen_inst/pll_inst.clkc[4])
 End Point:               sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/rd_to_wr_cross_inst/reg1_syn_50.mi[0] (rising edge triggered by clock clk)
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         0.967ns  (logic 0.289ns, net 0.678ns, 29% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 clk_gen_inst/pll_inst.clkc[4]                                                       0.000       0.000                    
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/reg0_syn_82.clk (sdram_top_inst/fifo_ctrl_inst/sys_clk) net                     0.000       0.000      ../../../rtl/sdram/fifo_ctrl.v(3)
---------------------------------------------------------------------------------------------------------
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/reg0_syn_82.q[0] clk2q                   0.146 r     0.146
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/rd_to_wr_cross_inst/reg1_syn_50.mi[0] (sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/rd_to_wr_cross_inst/primary_addr_gray_reg[1]) net  (fanout = 1)       0.678 r     0.824      ../../../rtl/al_ip/fifo_data.v(303)
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/rd_to_wr_cross_inst/reg1_syn_50 path2reg0               0.143       0.967
 Arrival time                                                                        0.967                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 clk                                                                                 0.000       0.000                    
 clk_syn_12.ipad                                             hier                    0.000       0.000                    
 clk_syn_12.di                                               cell (PAD)              0.000       0.000                    
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/rd_to_wr_cross_inst/reg1_syn_50.clk (clk_dup_11) net                     0.000       0.000      ../../../rtl/CortexM0_SoC.v(3)
---------------------------------------------------------------------------------------------------------
 delay budget                                                                        8.020       8.020
 cell setup                                                                         -0.116       7.904
 clock uncertainty                                                                  -0.000       7.904
 clock recovergence pessimism                                                        0.000       7.904
 Required time                                                                       7.904            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               6.937ns          

---------------------------------------------------------------------------------------------------------

Paths for end point sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/rd_to_wr_cross_inst/reg1_syn_48 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (max path):        6.989 ns                                                        
 Start Point:             sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/rd_to_wr_cross_inst/reg0_syn_51.clk (rising edge triggered by clock clk_gen_inst/pll_inst.clkc[4])
 End Point:               sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/rd_to_wr_cross_inst/reg1_syn_48.mi[0] (rising edge triggered by clock clk)
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         0.915ns  (logic 0.289ns, net 0.626ns, 31% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 clk_gen_inst/pll_inst.clkc[4]                                                       0.000       0.000                    
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/rd_to_wr_cross_inst/reg0_syn_51.clk (sdram_top_inst/fifo_ctrl_inst/sys_clk) net                     0.000       0.000      ../../../rtl/sdram/fifo_ctrl.v(3)
---------------------------------------------------------------------------------------------------------
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/rd_to_wr_cross_inst/reg0_syn_51.q[1] clk2q                   0.146 r     0.146
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/rd_to_wr_cross_inst/reg1_syn_48.mi[0] (sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/rd_to_wr_cross_inst/primary_addr_gray_reg[4]) net  (fanout = 1)       0.626 r     0.772      ../../../rtl/al_ip/fifo_data.v(303)
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/rd_to_wr_cross_inst/reg1_syn_48 path2reg0               0.143       0.915
 Arrival time                                                                        0.915                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 clk                                                                                 0.000       0.000                    
 clk_syn_12.ipad                                             hier                    0.000       0.000                    
 clk_syn_12.di                                               cell (PAD)              0.000       0.000                    
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/rd_to_wr_cross_inst/reg1_syn_48.clk (clk_dup_11) net                     0.000       0.000      ../../../rtl/CortexM0_SoC.v(3)
---------------------------------------------------------------------------------------------------------
 delay budget                                                                        8.020       8.020
 cell setup                                                                         -0.116       7.904
 clock uncertainty                                                                  -0.000       7.904
 clock recovergence pessimism                                                        0.000       7.904
 Required time                                                                       7.904            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               6.989ns          

---------------------------------------------------------------------------------------------------------

Fastest path checks:
---------------------------------------------------------------------------------------------------------

=========================================================================================================
Timing constraint:        Path Delay                                                      
Path delay: 8.02ns max

10 endpoints analyzed totally, and 10 paths analyzed
0 errors detected : 0 setup errors (TNS = 0.000), 0 hold errors (TNS = 0.000)
Slowest path delay 0.891ns
---------------------------------------------------------------------------------------------------------

Paths for end point sdram_top_inst/sdram_ctrl_inst/sdram_arbit_inst/sel3_syn_293 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (max path):        7.013 ns                                                        
 Start Point:             sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/wr_to_rd_cross_inst/reg0_syn_65.clk (rising edge triggered by clock clk)
 End Point:               sdram_top_inst/sdram_ctrl_inst/sdram_arbit_inst/sel3_syn_293.mi[0] (rising edge triggered by clock clk_gen_inst/pll_inst.clkc[4])
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         0.891ns  (logic 0.289ns, net 0.602ns, 32% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 clk                                                                                 0.000       0.000                    
 clk_syn_12.ipad                                             hier                    0.000       0.000                    
 clk_syn_12.di                                               cell (PAD)              0.000       0.000                    
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/wr_to_rd_cross_inst/reg0_syn_65.clk (clk_dup_11) net                     0.000       0.000      ../../../rtl/CortexM0_SoC.v(3)
---------------------------------------------------------------------------------------------------------
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/wr_to_rd_cross_inst/reg0_syn_65.q[0] clk2q                   0.146 r     0.146
 sdram_top_inst/sdram_ctrl_inst/sdram_arbit_inst/sel3_syn_293.mi[0] (sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/wr_to_rd_cross_inst/primary_addr_gray_reg[7]) net  (fanout = 1)       0.602 r     0.748      ../../../rtl/al_ip/fifo_data.v(303)
 sdram_top_inst/sdram_ctrl_inst/sdram_arbit_inst/sel3_syn_293 path2reg0               0.143       0.891
 Arrival time                                                                        0.891                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 clk_gen_inst/pll_inst.clkc[4]                                                       0.000       0.000                    
 sdram_top_inst/sdram_ctrl_inst/sdram_arbit_inst/sel3_syn_293.clk (sdram_top_inst/fifo_ctrl_inst/sys_clk) net                     0.000       0.000      ../../../rtl/sdram/fifo_ctrl.v(3)
---------------------------------------------------------------------------------------------------------
 delay budget                                                                        8.020       8.020
 cell setup                                                                         -0.116       7.904
 clock uncertainty                                                                  -0.000       7.904
 clock recovergence pessimism                                                        0.000       7.904
 Required time                                                                       7.904            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               7.013ns          

---------------------------------------------------------------------------------------------------------

Paths for end point sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/wr_to_rd_cross_inst/reg3_syn_61 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (max path):        7.013 ns                                                        
 Start Point:             sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/wr_to_rd_cross_inst/reg0_syn_65.clk (rising edge triggered by clock clk)
 End Point:               sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/wr_to_rd_cross_inst/reg3_syn_61.mi[0] (rising edge triggered by clock clk_gen_inst/pll_inst.clkc[4])
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         0.891ns  (logic 0.289ns, net 0.602ns, 32% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 clk                                                                                 0.000       0.000                    
 clk_syn_12.ipad                                             hier                    0.000       0.000                    
 clk_syn_12.di                                               cell (PAD)              0.000       0.000                    
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/wr_to_rd_cross_inst/reg0_syn_65.clk (clk_dup_11) net                     0.000       0.000      ../../../rtl/CortexM0_SoC.v(3)
---------------------------------------------------------------------------------------------------------
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/wr_to_rd_cross_inst/reg0_syn_65.q[1] clk2q                   0.146 r     0.146
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/wr_to_rd_cross_inst/reg3_syn_61.mi[0] (sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/wr_to_rd_cross_inst/primary_addr_gray_reg[8]) net  (fanout = 1)       0.602 r     0.748      ../../../rtl/al_ip/fifo_data.v(303)
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/wr_to_rd_cross_inst/reg3_syn_61 path2reg0               0.143       0.891
 Arrival time                                                                        0.891                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 clk_gen_inst/pll_inst.clkc[4]                                                       0.000       0.000                    
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/wr_to_rd_cross_inst/reg3_syn_61.clk (sdram_top_inst/fifo_ctrl_inst/sys_clk) net                     0.000       0.000      ../../../rtl/sdram/fifo_ctrl.v(3)
---------------------------------------------------------------------------------------------------------
 delay budget                                                                        8.020       8.020
 cell setup                                                                         -0.116       7.904
 clock uncertainty                                                                  -0.000       7.904
 clock recovergence pessimism                                                        0.000       7.904
 Required time                                                                       7.904            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               7.013ns          

---------------------------------------------------------------------------------------------------------

Paths for end point sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/wr_to_rd_cross_inst/reg2_syn_53 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (max path):        7.031 ns                                                        
 Start Point:             sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/wr_to_rd_cross_inst/reg0_syn_61.clk (rising edge triggered by clock clk)
 End Point:               sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/wr_to_rd_cross_inst/reg2_syn_53.mi[0] (rising edge triggered by clock clk_gen_inst/pll_inst.clkc[4])
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         0.873ns  (logic 0.289ns, net 0.584ns, 33% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 clk                                                                                 0.000       0.000                    
 clk_syn_12.ipad                                             hier                    0.000       0.000                    
 clk_syn_12.di                                               cell (PAD)              0.000       0.000                    
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/wr_to_rd_cross_inst/reg0_syn_61.clk (clk_dup_11) net                     0.000       0.000      ../../../rtl/CortexM0_SoC.v(3)
---------------------------------------------------------------------------------------------------------
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/wr_to_rd_cross_inst/reg0_syn_61.q[0] clk2q                   0.146 r     0.146
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/wr_to_rd_cross_inst/reg2_syn_53.mi[0] (sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/wr_to_rd_cross_inst/primary_addr_gray_reg[4]) net  (fanout = 1)       0.584 r     0.730      ../../../rtl/al_ip/fifo_data.v(303)
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/wr_to_rd_cross_inst/reg2_syn_53 path2reg0               0.143       0.873
 Arrival time                                                                        0.873                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 clk_gen_inst/pll_inst.clkc[4]                                                       0.000       0.000                    
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/wr_to_rd_cross_inst/reg2_syn_53.clk (sdram_top_inst/fifo_ctrl_inst/sys_clk) net                     0.000       0.000      ../../../rtl/sdram/fifo_ctrl.v(3)
---------------------------------------------------------------------------------------------------------
 delay budget                                                                        8.020       8.020
 cell setup                                                                         -0.116       7.904
 clock uncertainty                                                                  -0.000       7.904
 clock recovergence pessimism                                                        0.000       7.904
 Required time                                                                       7.904            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               7.031ns          

---------------------------------------------------------------------------------------------------------

Fastest path checks:
---------------------------------------------------------------------------------------------------------

=========================================================================================================
Timing constraint:        Path Delay                                                      
Path delay: 6.356ns max

11 endpoints analyzed totally, and 11 paths analyzed
0 errors detected : 0 setup errors (TNS = 0.000), 0 hold errors (TNS = 0.000)
Slowest path delay 1.038ns
---------------------------------------------------------------------------------------------------------

Paths for end point sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/lt0_syn_46 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (max path):        5.202 ns                                                        
 Start Point:             sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_to_wr_cross_inst/reg0_syn_73.clk (rising edge triggered by clock clk_gen_inst/pll_inst.clkc[3])
 End Point:               sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/lt0_syn_46.mi[0] (rising edge triggered by clock clk_gen_inst/pll_inst.clkc[4])
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         1.038ns  (logic 0.289ns, net 0.749ns, 27% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 clk_gen_inst/pll_inst.clkc[3]                                                       0.000       0.000                    
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_to_wr_cross_inst/reg0_syn_73.clk (clk_148m_vga_dup_1) net                     0.000       0.000      ../../../rtl/CortexM0_SoC.v(24)
---------------------------------------------------------------------------------------------------------
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_to_wr_cross_inst/reg0_syn_73.q[1] clk2q                   0.146 r     0.146
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/lt0_syn_46.mi[0] (sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_to_wr_cross_inst/primary_addr_gray_reg[9]) net  (fanout = 1)       0.749 r     0.895      ../../al_ip/fifo_data_out.v(303)
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/lt0_syn_46       path2reg0               0.143       1.038
 Arrival time                                                                        1.038                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 clk_gen_inst/pll_inst.clkc[4]                                                       0.000       0.000                    
 sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/lt0_syn_46.clk (sdram_top_inst/fifo_ctrl_inst/sys_clk) net                     0.000       0.000      ../../../rtl/sdram/fifo_ctrl.v(3)
---------------------------------------------------------------------------------------------------------
 delay budget                                                                        6.356       6.356
 cell setup                                                                         -0.116       6.240
 clock uncertainty                                                                  -0.000       6.240
 clock recovergence pessimism                                                        0.000       6.240
 Required time                                                                       6.240            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               5.202ns          

---------------------------------------------------------------------------------------------------------

Paths for end point sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_to_wr_cross_inst/reg2_syn_52 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (max path):        5.349 ns                                                        
 Start Point:             sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_to_wr_cross_inst/reg0_syn_73.clk (rising edge triggered by clock clk_gen_inst/pll_inst.clkc[3])
 End Point:               sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_to_wr_cross_inst/reg2_syn_52.mi[0] (rising edge triggered by clock clk_gen_inst/pll_inst.clkc[4])
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         0.891ns  (logic 0.289ns, net 0.602ns, 32% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 clk_gen_inst/pll_inst.clkc[3]                                                       0.000       0.000                    
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_to_wr_cross_inst/reg0_syn_73.clk (clk_148m_vga_dup_1) net                     0.000       0.000      ../../../rtl/CortexM0_SoC.v(24)
---------------------------------------------------------------------------------------------------------
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_to_wr_cross_inst/reg0_syn_73.q[0] clk2q                   0.146 r     0.146
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_to_wr_cross_inst/reg2_syn_52.mi[0] (sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_to_wr_cross_inst/primary_addr_gray_reg[7]) net  (fanout = 1)       0.602 r     0.748      ../../al_ip/fifo_data_out.v(303)
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_to_wr_cross_inst/reg2_syn_52 path2reg0               0.143       0.891
 Arrival time                                                                        0.891                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 clk_gen_inst/pll_inst.clkc[4]                                                       0.000       0.000                    
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_to_wr_cross_inst/reg2_syn_52.clk (sdram_top_inst/fifo_ctrl_inst/sys_clk) net                     0.000       0.000      ../../../rtl/sdram/fifo_ctrl.v(3)
---------------------------------------------------------------------------------------------------------
 delay budget                                                                        6.356       6.356
 cell setup                                                                         -0.116       6.240
 clock uncertainty                                                                  -0.000       6.240
 clock recovergence pessimism                                                        0.000       6.240
 Required time                                                                       6.240            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               5.349ns          

---------------------------------------------------------------------------------------------------------

Paths for end point sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/sub0_syn_78 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (max path):        5.472 ns                                                        
 Start Point:             sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_to_wr_cross_inst/reg0_syn_67.clk (rising edge triggered by clock clk_gen_inst/pll_inst.clkc[3])
 End Point:               sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/sub0_syn_78.mi[1] (rising edge triggered by clock clk_gen_inst/pll_inst.clkc[4])
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         0.768ns  (logic 0.289ns, net 0.479ns, 37% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 clk_gen_inst/pll_inst.clkc[3]                                                       0.000       0.000                    
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_to_wr_cross_inst/reg0_syn_67.clk (clk_148m_vga_dup_1) net                     0.000       0.000      ../../../rtl/CortexM0_SoC.v(24)
---------------------------------------------------------------------------------------------------------
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_to_wr_cross_inst/reg0_syn_67.q[1] clk2q                   0.146 r     0.146
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/sub0_syn_78.mi[1] (sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_to_wr_cross_inst/primary_addr_gray_reg[4]) net  (fanout = 1)       0.479 r     0.625      ../../al_ip/fifo_data_out.v(303)
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/sub0_syn_78      path2reg1               0.143       0.768
 Arrival time                                                                        0.768                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 clk_gen_inst/pll_inst.clkc[4]                                                       0.000       0.000                    
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/sub0_syn_78.clk (sdram_top_inst/fifo_ctrl_inst/sys_clk) net                     0.000       0.000      ../../../rtl/sdram/fifo_ctrl.v(3)
---------------------------------------------------------------------------------------------------------
 delay budget                                                                        6.356       6.356
 cell setup                                                                         -0.116       6.240
 clock uncertainty                                                                  -0.000       6.240
 clock recovergence pessimism                                                        0.000       6.240
 Required time                                                                       6.240            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               5.472ns          

---------------------------------------------------------------------------------------------------------

Fastest path checks:
---------------------------------------------------------------------------------------------------------

=========================================================================================================
Timing constraint:        Path Delay                                                      
Path delay: 6.356ns max

10 endpoints analyzed totally, and 10 paths analyzed
0 errors detected : 0 setup errors (TNS = 0.000), 0 hold errors (TNS = 0.000)
Slowest path delay 0.976ns
---------------------------------------------------------------------------------------------------------

Paths for end point sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/wr_to_rd_cross_inst/reg3_syn_41 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (max path):        5.264 ns                                                        
 Start Point:             sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/wr_to_rd_cross_inst/reg0_syn_53.clk (rising edge triggered by clock clk_gen_inst/pll_inst.clkc[4])
 End Point:               sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/wr_to_rd_cross_inst/reg3_syn_41.mi[1] (rising edge triggered by clock clk_gen_inst/pll_inst.clkc[3])
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         0.976ns  (logic 0.289ns, net 0.687ns, 29% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 clk_gen_inst/pll_inst.clkc[4]                                                       0.000       0.000                    
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/wr_to_rd_cross_inst/reg0_syn_53.clk (sdram_top_inst/fifo_ctrl_inst/sys_clk) net                     0.000       0.000      ../../../rtl/sdram/fifo_ctrl.v(3)
---------------------------------------------------------------------------------------------------------
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/wr_to_rd_cross_inst/reg0_syn_53.q[0] clk2q                   0.146 r     0.146
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/wr_to_rd_cross_inst/reg3_syn_41.mi[1] (sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/wr_to_rd_cross_inst/primary_addr_gray_reg[9]) net  (fanout = 1)       0.687 r     0.833      ../../al_ip/fifo_data_out.v(303)
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/wr_to_rd_cross_inst/reg3_syn_41 path2reg1               0.143       0.976
 Arrival time                                                                        0.976                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 clk_gen_inst/pll_inst.clkc[3]                                                       0.000       0.000                    
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/wr_to_rd_cross_inst/reg3_syn_41.clk (clk_148m_vga_dup_1) net                     0.000       0.000      ../../../rtl/CortexM0_SoC.v(24)
---------------------------------------------------------------------------------------------------------
 delay budget                                                                        6.356       6.356
 cell setup                                                                         -0.116       6.240
 clock uncertainty                                                                  -0.000       6.240
 clock recovergence pessimism                                                        0.000       6.240
 Required time                                                                       6.240            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               5.264ns          

---------------------------------------------------------------------------------------------------------

Paths for end point sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/ram_inst/reg2_syn_83 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (max path):        5.349 ns                                                        
 Start Point:             sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/wr_to_rd_cross_inst/reg0_syn_59.clk (rising edge triggered by clock clk_gen_inst/pll_inst.clkc[4])
 End Point:               sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/ram_inst/reg2_syn_83.mi[0] (rising edge triggered by clock clk_gen_inst/pll_inst.clkc[3])
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         0.891ns  (logic 0.289ns, net 0.602ns, 32% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 clk_gen_inst/pll_inst.clkc[4]                                                       0.000       0.000                    
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/wr_to_rd_cross_inst/reg0_syn_59.clk (sdram_top_inst/fifo_ctrl_inst/sys_clk) net                     0.000       0.000      ../../../rtl/sdram/fifo_ctrl.v(3)
---------------------------------------------------------------------------------------------------------
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/wr_to_rd_cross_inst/reg0_syn_59.q[0] clk2q                   0.146 r     0.146
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/ram_inst/reg2_syn_83.mi[0] (sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/wr_to_rd_cross_inst/primary_addr_gray_reg[1]) net  (fanout = 1)       0.602 r     0.748      ../../al_ip/fifo_data_out.v(303)
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/ram_inst/reg2_syn_83 path2reg0               0.143       0.891
 Arrival time                                                                        0.891                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 clk_gen_inst/pll_inst.clkc[3]                                                       0.000       0.000                    
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/ram_inst/reg2_syn_83.clk (clk_148m_vga_dup_1) net                     0.000       0.000      ../../../rtl/CortexM0_SoC.v(24)
---------------------------------------------------------------------------------------------------------
 delay budget                                                                        6.356       6.356
 cell setup                                                                         -0.116       6.240
 clock uncertainty                                                                  -0.000       6.240
 clock recovergence pessimism                                                        0.000       6.240
 Required time                                                                       6.240            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               5.349ns          

---------------------------------------------------------------------------------------------------------

Paths for end point sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/add2_syn_68 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (max path):        5.475 ns                                                        
 Start Point:             sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/wr_to_rd_cross_inst/reg0_syn_65.clk (rising edge triggered by clock clk_gen_inst/pll_inst.clkc[4])
 End Point:               sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/add2_syn_68.mi[0] (rising edge triggered by clock clk_gen_inst/pll_inst.clkc[3])
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         0.765ns  (logic 0.289ns, net 0.476ns, 37% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 clk_gen_inst/pll_inst.clkc[4]                                                       0.000       0.000                    
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/wr_to_rd_cross_inst/reg0_syn_65.clk (sdram_top_inst/fifo_ctrl_inst/sys_clk) net                     0.000       0.000      ../../../rtl/sdram/fifo_ctrl.v(3)
---------------------------------------------------------------------------------------------------------
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/wr_to_rd_cross_inst/reg0_syn_65.q[1] clk2q                   0.146 r     0.146
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/add2_syn_68.mi[0] (sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/wr_to_rd_cross_inst/primary_addr_gray_reg[7]) net  (fanout = 1)       0.476 r     0.622      ../../al_ip/fifo_data_out.v(303)
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/add2_syn_68      path2reg0               0.143       0.765
 Arrival time                                                                        0.765                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 clk_gen_inst/pll_inst.clkc[3]                                                       0.000       0.000                    
 sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/add2_syn_68.clk (clk_148m_vga_dup_1) net                     0.000       0.000      ../../../rtl/CortexM0_SoC.v(24)
---------------------------------------------------------------------------------------------------------
 delay budget                                                                        6.356       6.356
 cell setup                                                                         -0.116       6.240
 clock uncertainty                                                                  -0.000       6.240
 clock recovergence pessimism                                                        0.000       6.240
 Required time                                                                       6.240            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               5.475ns          

---------------------------------------------------------------------------------------------------------

Fastest path checks:
---------------------------------------------------------------------------------------------------------

=========================================================================================================
Timing constraint:        Path Delay                                                      
Path delay: 6.356ns max

10 endpoints analyzed totally, and 10 paths analyzed
0 errors detected : 0 setup errors (TNS = 0.000), 0 hold errors (TNS = 0.000)
Slowest path delay 0.918ns
---------------------------------------------------------------------------------------------------------

Paths for end point fifo/rd_to_wr_cross_inst/reg1_syn_47 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (max path):        5.322 ns                                                        
 Start Point:             fifo/rd_to_wr_cross_inst/reg0_syn_54.clk (rising edge triggered by clock clk)
 End Point:               fifo/rd_to_wr_cross_inst/reg1_syn_47.mi[0] (rising edge triggered by clock clk_gen_inst/pll_inst.clkc[1])
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         0.918ns  (logic 0.289ns, net 0.629ns, 31% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 clk                                                                                 0.000       0.000                    
 clk_syn_12.ipad                                             hier                    0.000       0.000                    
 clk_syn_12.di                                               cell (PAD)              0.000       0.000                    
 fifo/rd_to_wr_cross_inst/reg0_syn_54.clk (clk_dup_11)       net                     0.000       0.000      ../../../rtl/CortexM0_SoC.v(3)
---------------------------------------------------------------------------------------------------------
 fifo/rd_to_wr_cross_inst/reg0_syn_54.q[0]                   clk2q                   0.146 r     0.146
 fifo/rd_to_wr_cross_inst/reg1_syn_47.mi[0] (fifo/rd_to_wr_cross_inst/primary_addr_gray_reg[2]) net  (fanout = 1)       0.629 r     0.775      ../../al_ip/sd2isp_fifo.v(303)
 fifo/rd_to_wr_cross_inst/reg1_syn_47                        path2reg0               0.143       0.918
 Arrival time                                                                        0.918                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 clk_gen_inst/pll_inst.clkc[1]                                                       0.000       0.000                    
 fifo/rd_to_wr_cross_inst/reg1_syn_47.clk (sd_reader/clk)    net                     0.000       0.000      ../../../rtl/apb_sdcard/sd_reader.v(21)
---------------------------------------------------------------------------------------------------------
 delay budget                                                                        6.356       6.356
 cell setup                                                                         -0.116       6.240
 clock uncertainty                                                                  -0.000       6.240
 clock recovergence pessimism                                                        0.000       6.240
 Required time                                                                       6.240            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               5.322ns          

---------------------------------------------------------------------------------------------------------

Paths for end point fifo/rd_to_wr_cross_inst/reg3_syn_40 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (max path):        5.475 ns                                                        
 Start Point:             fifo/rd_to_wr_cross_inst/reg0_syn_60.clk (rising edge triggered by clock clk)
 End Point:               fifo/rd_to_wr_cross_inst/reg3_syn_40.mi[0] (rising edge triggered by clock clk_gen_inst/pll_inst.clkc[1])
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         0.765ns  (logic 0.289ns, net 0.476ns, 37% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 clk                                                                                 0.000       0.000                    
 clk_syn_12.ipad                                             hier                    0.000       0.000                    
 clk_syn_12.di                                               cell (PAD)              0.000       0.000                    
 fifo/rd_to_wr_cross_inst/reg0_syn_60.clk (clk_dup_11)       net                     0.000       0.000      ../../../rtl/CortexM0_SoC.v(3)
---------------------------------------------------------------------------------------------------------
 fifo/rd_to_wr_cross_inst/reg0_syn_60.q[1]                   clk2q                   0.146 r     0.146
 fifo/rd_to_wr_cross_inst/reg3_syn_40.mi[0] (fifo/rd_to_wr_cross_inst/primary_addr_gray_reg[8]) net  (fanout = 1)       0.476 r     0.622      ../../al_ip/sd2isp_fifo.v(303)
 fifo/rd_to_wr_cross_inst/reg3_syn_40                        path2reg0               0.143       0.765
 Arrival time                                                                        0.765                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 clk_gen_inst/pll_inst.clkc[1]                                                       0.000       0.000                    
 fifo/rd_to_wr_cross_inst/reg3_syn_40.clk (sd_reader/clk)    net                     0.000       0.000      ../../../rtl/apb_sdcard/sd_reader.v(21)
---------------------------------------------------------------------------------------------------------
 delay budget                                                                        6.356       6.356
 cell setup                                                                         -0.116       6.240
 clock uncertainty                                                                  -0.000       6.240
 clock recovergence pessimism                                                        0.000       6.240
 Required time                                                                       6.240            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               5.475ns          

---------------------------------------------------------------------------------------------------------

Paths for end point fifo/rd_to_wr_cross_inst/reg3_syn_37 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (max path):        5.475 ns                                                        
 Start Point:             fifo/rd_to_wr_cross_inst/reg0_syn_60.clk (rising edge triggered by clock clk)
 End Point:               fifo/rd_to_wr_cross_inst/reg3_syn_37.mi[1] (rising edge triggered by clock clk_gen_inst/pll_inst.clkc[1])
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         0.765ns  (logic 0.289ns, net 0.476ns, 37% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 clk                                                                                 0.000       0.000                    
 clk_syn_12.ipad                                             hier                    0.000       0.000                    
 clk_syn_12.di                                               cell (PAD)              0.000       0.000                    
 fifo/rd_to_wr_cross_inst/reg0_syn_60.clk (clk_dup_11)       net                     0.000       0.000      ../../../rtl/CortexM0_SoC.v(3)
---------------------------------------------------------------------------------------------------------
 fifo/rd_to_wr_cross_inst/reg0_syn_60.q[0]                   clk2q                   0.146 r     0.146
 fifo/rd_to_wr_cross_inst/reg3_syn_37.mi[1] (fifo/rd_to_wr_cross_inst/primary_addr_gray_reg[6]) net  (fanout = 1)       0.476 r     0.622      ../../al_ip/sd2isp_fifo.v(303)
 fifo/rd_to_wr_cross_inst/reg3_syn_37                        path2reg1               0.143       0.765
 Arrival time                                                                        0.765                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 clk_gen_inst/pll_inst.clkc[1]                                                       0.000       0.000                    
 fifo/rd_to_wr_cross_inst/reg3_syn_37.clk (sd_reader/clk)    net                     0.000       0.000      ../../../rtl/apb_sdcard/sd_reader.v(21)
---------------------------------------------------------------------------------------------------------
 delay budget                                                                        6.356       6.356
 cell setup                                                                         -0.116       6.240
 clock uncertainty                                                                  -0.000       6.240
 clock recovergence pessimism                                                        0.000       6.240
 Required time                                                                       6.240            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               5.475ns          

---------------------------------------------------------------------------------------------------------

Fastest path checks:
---------------------------------------------------------------------------------------------------------

=========================================================================================================
Timing constraint:        Path Delay                                                      
Path delay: 6.356ns max

10 endpoints analyzed totally, and 10 paths analyzed
0 errors detected : 0 setup errors (TNS = 0.000), 0 hold errors (TNS = 0.000)
Slowest path delay 1.038ns
---------------------------------------------------------------------------------------------------------

Paths for end point fifo/sub0_syn_78 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (max path):        5.202 ns                                                        
 Start Point:             fifo/wr_to_rd_cross_inst/reg0_syn_62.clk (rising edge triggered by clock clk_gen_inst/pll_inst.clkc[1])
 End Point:               fifo/sub0_syn_78.mi[0] (rising edge triggered by clock clk)     
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         1.038ns  (logic 0.289ns, net 0.749ns, 27% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 clk_gen_inst/pll_inst.clkc[1]                                                       0.000       0.000                    
 fifo/wr_to_rd_cross_inst/reg0_syn_62.clk (sd_reader/clk)    net                     0.000       0.000      ../../../rtl/apb_sdcard/sd_reader.v(21)
---------------------------------------------------------------------------------------------------------
 fifo/wr_to_rd_cross_inst/reg0_syn_62.q[0]                   clk2q                   0.146 r     0.146
 fifo/sub0_syn_78.mi[0] (fifo/wr_to_rd_cross_inst/primary_addr_gray_reg[4]) net  (fanout = 1)       0.749 r     0.895      ../../al_ip/sd2isp_fifo.v(303)
 fifo/sub0_syn_78                                            path2reg0               0.143       1.038
 Arrival time                                                                        1.038                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 clk                                                                                 0.000       0.000                    
 clk_syn_12.ipad                                             hier                    0.000       0.000                    
 clk_syn_12.di                                               cell (PAD)              0.000       0.000                    
 fifo/sub0_syn_78.clk (clk_dup_11)                           net                     0.000       0.000      ../../../rtl/CortexM0_SoC.v(3)
---------------------------------------------------------------------------------------------------------
 delay budget                                                                        6.356       6.356
 cell setup                                                                         -0.116       6.240
 clock uncertainty                                                                  -0.000       6.240
 clock recovergence pessimism                                                        0.000       6.240
 Required time                                                                       6.240            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               5.202ns          

---------------------------------------------------------------------------------------------------------

Paths for end point fifo/sub0_syn_78 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (max path):        5.341 ns                                                        
 Start Point:             fifo/wr_to_rd_cross_inst/reg0_syn_62.clk (rising edge triggered by clock clk_gen_inst/pll_inst.clkc[1])
 End Point:               fifo/sub0_syn_78.mi[1] (rising edge triggered by clock clk)     
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         0.899ns  (logic 0.289ns, net 0.610ns, 32% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 clk_gen_inst/pll_inst.clkc[1]                                                       0.000       0.000                    
 fifo/wr_to_rd_cross_inst/reg0_syn_62.clk (sd_reader/clk)    net                     0.000       0.000      ../../../rtl/apb_sdcard/sd_reader.v(21)
---------------------------------------------------------------------------------------------------------
 fifo/wr_to_rd_cross_inst/reg0_syn_62.q[1]                   clk2q                   0.146 r     0.146
 fifo/sub0_syn_78.mi[1] (fifo/wr_to_rd_cross_inst/primary_addr_gray_reg[5]) net  (fanout = 1)       0.610 r     0.756      ../../al_ip/sd2isp_fifo.v(303)
 fifo/sub0_syn_78                                            path2reg1               0.143       0.899
 Arrival time                                                                        0.899                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 clk                                                                                 0.000       0.000                    
 clk_syn_12.ipad                                             hier                    0.000       0.000                    
 clk_syn_12.di                                               cell (PAD)              0.000       0.000                    
 fifo/sub0_syn_78.clk (clk_dup_11)                           net                     0.000       0.000      ../../../rtl/CortexM0_SoC.v(3)
---------------------------------------------------------------------------------------------------------
 delay budget                                                                        6.356       6.356
 cell setup                                                                         -0.116       6.240
 clock uncertainty                                                                  -0.000       6.240
 clock recovergence pessimism                                                        0.000       6.240
 Required time                                                                       6.240            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               5.341ns          

---------------------------------------------------------------------------------------------------------

Paths for end point fifo/wr_to_rd_cross_inst/reg3_syn_43 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (max path):        5.349 ns                                                        
 Start Point:             fifo/wr_to_rd_cross_inst/reg0_syn_56.clk (rising edge triggered by clock clk_gen_inst/pll_inst.clkc[1])
 End Point:               fifo/wr_to_rd_cross_inst/reg3_syn_43.mi[1] (rising edge triggered by clock clk)
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         0.891ns  (logic 0.289ns, net 0.602ns, 32% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 clk_gen_inst/pll_inst.clkc[1]                                                       0.000       0.000                    
 fifo/wr_to_rd_cross_inst/reg0_syn_56.clk (sd_reader/clk)    net                     0.000       0.000      ../../../rtl/apb_sdcard/sd_reader.v(21)
---------------------------------------------------------------------------------------------------------
 fifo/wr_to_rd_cross_inst/reg0_syn_56.q[0]                   clk2q                   0.146 r     0.146
 fifo/wr_to_rd_cross_inst/reg3_syn_43.mi[1] (fifo/wr_to_rd_cross_inst/primary_addr_gray_reg[0]) net  (fanout = 1)       0.602 r     0.748      ../../al_ip/sd2isp_fifo.v(303)
 fifo/wr_to_rd_cross_inst/reg3_syn_43                        path2reg1               0.143       0.891
 Arrival time                                                                        0.891                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 clk                                                                                 0.000       0.000                    
 clk_syn_12.ipad                                             hier                    0.000       0.000                    
 clk_syn_12.di                                               cell (PAD)              0.000       0.000                    
 fifo/wr_to_rd_cross_inst/reg3_syn_43.clk (clk_dup_11)       net                     0.000       0.000      ../../../rtl/CortexM0_SoC.v(3)
---------------------------------------------------------------------------------------------------------
 delay budget                                                                        6.356       6.356
 cell setup                                                                         -0.116       6.240
 clock uncertainty                                                                  -0.000       6.240
 clock recovergence pessimism                                                        0.000       6.240
 Required time                                                                       6.240            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               5.349ns          

---------------------------------------------------------------------------------------------------------

Fastest path checks:
---------------------------------------------------------------------------------------------------------

=========================================================================================================
Timing summary:                                                                           
---------------------------------------------------------------------------------------------------------
Constraint path number: more than 1,000,000,000 (STA coverage = 96.98%)
Timing violations: 24 setup errors, and 0 hold errors.
Minimal setup slack: -4.006, minimal hold slack: 0.088

Timing group statistics: 
	Clock constraints: 
	  Clock Name                                  Min Period     Max Freq           Skew      Fanout            TNS
	  clk (24.0MHz)                                 32.492ns      30.777MHz        0.480ns      2020        0.000ns
	  clk_gen_inst/pll_inst.clkc[4] (120.2MHz)        7.295ns     137.080MHz        0.326ns       258        0.000ns
	  clk_gen_inst/pll_inst.clkc[1] (150.2MHz)       10.662ns      93.791MHz        0.480ns       254     -921.138ns
	  clk_gen_inst/pll_inst.clkc[3] (150.2MHz)        8.424ns     118.708MHz        0.138ns        59      -37.709ns
	Minimum input arrival time before clock: no constraint path
	Maximum output required time after clock: no constraint path
	Maximum combinational path delay: no constraint path


Warning: No clock constraint on 1 clock net(s): 
	SWCLK_dup_1

	Exceptions:

		Check Type:	MIN
		----------------------------------------------------------------------------------------------------
		       Path Num     Constraint                                                                      
		             10     set_false_path -hold -from [ get_regs {rd_to_wr_cross_inst/primary_addr_gray_reg[*]} ] -to [ get_regs {rd_to_wr_cross_inst/sync_r1[*]} ]
		             10     set_false_path -hold -from [ get_regs {wr_to_rd_cross_inst/primary_addr_gray_reg[*]} ] -to [ get_regs {wr_to_rd_cross_inst/sync_r1[*]} ]
		             11     set_false_path -hold -from [ get_regs {rd_to_wr_cross_inst/primary_addr_gray_reg[*]} ] -to [ get_regs {rd_to_wr_cross_inst/sync_r1[*]} ]
		             10     set_false_path -hold -from [ get_regs {wr_to_rd_cross_inst/primary_addr_gray_reg[*]} ] -to [ get_regs {wr_to_rd_cross_inst/sync_r1[*]} ]
		             10     set_false_path -hold -from [ get_regs {rd_to_wr_cross_inst/primary_addr_gray_reg[*]} ] -to [ get_regs {rd_to_wr_cross_inst/sync_r1[*]} ]
		             10     set_false_path -hold -from [ get_regs {wr_to_rd_cross_inst/primary_addr_gray_reg[*]} ] -to [ get_regs {wr_to_rd_cross_inst/sync_r1[*]} ]

---------------------------------------------------------------------------------------------------------
