# 32x8 RAM Design using Verilog

## ğŸ“Œ Project Overview
This project demonstrates the design and simulation of a **32x8 Random Access Memory (RAM)** using **Verilog HDL**.  
The design supports **read** and **write operations** and is implemented using behavioral modeling.

## ğŸ› ï¸ Features
- 32 memory locations, each storing 8-bit data  
- Write operation with enable signal  
- Read operation with output data bus  
- Clear/Reset functionality  
- Testbench for verifying functionality  

## ğŸ“‚ Project Structure
ğŸ“¦ 32x8_RAM-Design
â”£ ğŸ“œ ram32x8.v # Verilog code for RAM
â”£ ğŸ“œ ram32x8_tb.v # Testbench file
â”— ğŸ“œ README.md # Project description

## â–¶ï¸ Simulation
- Simulated using **ModelSim / Xilinx Vivado / Icarus Verilog**  
- Testbench verifies read and write operations  
