Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (lin64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Sun Oct  4 15:46:50 2015
| Host         : graces.andrew.local.cmu.edu running 64-bit Red Hat Enterprise Linux Server release 7.1 (Maipo)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file ChipInterface_timing_summary_routed.rpt -rpx ChipInterface_timing_summary_routed.rpx
| Design       : ChipInterface
| Device       : 7vx485t-ffg1761
| Speed File   : -2  PRODUCTION 1.12 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 12 register/latch pins with no clock driven by root clock pin: SYSCLK_P (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: clk_reduced_reg/C (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: uart_sampling_clk_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     20.433        0.000                      0                 5509        0.155        0.000                      0                 5509        1.100        0.000                       0                   848  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                              ------------         ----------      --------------
ck/clock_i/clk_wiz_0/inst/clk_in1  {0.000 2.500}        5.000           200.000         
  clk_out1_clock_clk_wiz_0_0       {0.000 18.500}       37.000          27.027          
  clk_out2_clock_clk_wiz_0_0       {0.000 100.000}      200.000         5.000           
  clkfbout_clock_clk_wiz_0_0       {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ck/clock_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    1.100        0.000                       0                     1  
  clk_out1_clock_clk_wiz_0_0            20.433        0.000                      0                 5498        0.155        0.000                      0                 5498       18.100        0.000                       0                   836  
  clk_out2_clock_clk_wiz_0_0           198.423        0.000                      0                   11        0.214        0.000                      0                   11       13.360        0.000                       0                     8  
  clkfbout_clock_clk_wiz_0_0                                                                                                                                                         3.592        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ck/clock_i/clk_wiz_0/inst/clk_in1
  To Clock:  ck/clock_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ck/clock_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ck/clock_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clock_clk_wiz_0_0
  To Clock:  clk_out1_clock_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       20.433ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.433ns  (required time - arrival time)
  Source:                 encoder/vert_count_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clock_clk_wiz_0_0  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            v/fb/framebuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_clk_wiz_0_0  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk_out1_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.000ns  (clk_out1_clock_clk_wiz_0_0 rise@37.000ns - clk_out1_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.575ns  (logic 0.490ns (2.956%)  route 16.085ns (97.044%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.892ns = ( 38.892 - 37.000 ) 
    Source Clock Delay      (SCD):    1.579ns
    Clock Pessimism Removal (CPR):    0.017ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.952     1.952    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.520    -2.568 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.477    -0.091    ck/clock_i/clk_wiz_0/inst/clk_out1_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=835, routed)         1.577     1.579    encoder/CLK
    SLICE_X124Y57        FDPE                                         r  encoder/vert_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y57        FDPE (Prop_fdpe_C_Q)         0.259     1.838 r  encoder/vert_count_reg[1]/Q
                         net (fo=16, routed)          0.580     2.418    encoder/vert_count[1]
    SLICE_X122Y58        LUT6 (Prop_lut6_I3_O)        0.043     2.461 r  encoder/HDMI_TX_DE_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.313     2.774    encoder/HDMI_TX_DE_OBUF_inst_i_4_n_0
    SLICE_X123Y57        LUT5 (Prop_lut5_I0_O)        0.052     2.826 r  encoder/HDMI_TX_DE_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.180     3.006    encoder/HDMI_TX_DE_OBUF_inst_i_2_n_0
    SLICE_X123Y56        LUT6 (Prop_lut6_I4_O)        0.136     3.142 r  encoder/HDMI_TX_DE_OBUF_inst_i_1/O
                         net (fo=668, routed)        15.013    18.154    v/fb/framebuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/enb
    RAMB36_X0Y1          RAMB36E1                                     r  v/fb/framebuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_clk_wiz_0_0 rise edge)
                                                     37.000    37.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    37.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.791    38.791    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.216    34.575 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.344    36.919    ck/clock_i/clk_wiz_0/inst/clk_out1_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    37.002 r  ck/clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=835, routed)         1.890    38.892    v/fb/framebuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  v/fb/framebuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.017    38.909    
                         clock uncertainty           -0.079    38.831    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.243    38.588    v/fb/framebuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.588    
                         arrival time                         -18.154    
  -------------------------------------------------------------------
                         slack                                 20.433    

Slack (MET) :             20.523ns  (required time - arrival time)
  Source:                 encoder/vert_count_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clock_clk_wiz_0_0  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            v/fb/framebuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_clk_wiz_0_0  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk_out1_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.000ns  (clk_out1_clock_clk_wiz_0_0 rise@37.000ns - clk_out1_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.482ns  (logic 0.490ns (2.973%)  route 15.992ns (97.027%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.889ns = ( 38.889 - 37.000 ) 
    Source Clock Delay      (SCD):    1.579ns
    Clock Pessimism Removal (CPR):    0.017ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.952     1.952    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.520    -2.568 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.477    -0.091    ck/clock_i/clk_wiz_0/inst/clk_out1_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=835, routed)         1.577     1.579    encoder/CLK
    SLICE_X124Y57        FDPE                                         r  encoder/vert_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y57        FDPE (Prop_fdpe_C_Q)         0.259     1.838 r  encoder/vert_count_reg[1]/Q
                         net (fo=16, routed)          0.580     2.418    encoder/vert_count[1]
    SLICE_X122Y58        LUT6 (Prop_lut6_I3_O)        0.043     2.461 r  encoder/HDMI_TX_DE_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.313     2.774    encoder/HDMI_TX_DE_OBUF_inst_i_4_n_0
    SLICE_X123Y57        LUT5 (Prop_lut5_I0_O)        0.052     2.826 r  encoder/HDMI_TX_DE_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.180     3.006    encoder/HDMI_TX_DE_OBUF_inst_i_2_n_0
    SLICE_X123Y56        LUT6 (Prop_lut6_I4_O)        0.136     3.142 r  encoder/HDMI_TX_DE_OBUF_inst_i_1/O
                         net (fo=668, routed)        14.920    18.061    v/fb/framebuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/enb
    RAMB36_X1Y0          RAMB36E1                                     r  v/fb/framebuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_clk_wiz_0_0 rise edge)
                                                     37.000    37.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    37.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.791    38.791    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.216    34.575 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.344    36.919    ck/clock_i/clk_wiz_0/inst/clk_out1_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    37.002 r  ck/clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=835, routed)         1.887    38.889    v/fb/framebuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clkb
    RAMB36_X1Y0          RAMB36E1                                     r  v/fb/framebuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.017    38.906    
                         clock uncertainty           -0.079    38.828    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.243    38.585    v/fb/framebuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.585    
                         arrival time                         -18.061    
  -------------------------------------------------------------------
                         slack                                 20.523    

Slack (MET) :             20.638ns  (required time - arrival time)
  Source:                 encoder/vert_count_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clock_clk_wiz_0_0  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            v/fb/framebuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[138].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_clk_wiz_0_0  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk_out1_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.000ns  (clk_out1_clock_clk_wiz_0_0 rise@37.000ns - clk_out1_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.361ns  (logic 0.490ns (2.995%)  route 15.871ns (97.005%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.883ns = ( 38.883 - 37.000 ) 
    Source Clock Delay      (SCD):    1.579ns
    Clock Pessimism Removal (CPR):    0.017ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.952     1.952    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.520    -2.568 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.477    -0.091    ck/clock_i/clk_wiz_0/inst/clk_out1_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=835, routed)         1.577     1.579    encoder/CLK
    SLICE_X124Y57        FDPE                                         r  encoder/vert_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y57        FDPE (Prop_fdpe_C_Q)         0.259     1.838 r  encoder/vert_count_reg[1]/Q
                         net (fo=16, routed)          0.580     2.418    encoder/vert_count[1]
    SLICE_X122Y58        LUT6 (Prop_lut6_I3_O)        0.043     2.461 r  encoder/HDMI_TX_DE_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.313     2.774    encoder/HDMI_TX_DE_OBUF_inst_i_4_n_0
    SLICE_X123Y57        LUT5 (Prop_lut5_I0_O)        0.052     2.826 r  encoder/HDMI_TX_DE_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.180     3.006    encoder/HDMI_TX_DE_OBUF_inst_i_2_n_0
    SLICE_X123Y56        LUT6 (Prop_lut6_I4_O)        0.136     3.142 r  encoder/HDMI_TX_DE_OBUF_inst_i_1/O
                         net (fo=668, routed)        14.799    17.940    v/fb/framebuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[138].ram.r/prim_init.ram/enb
    RAMB36_X0Y6          RAMB36E1                                     r  v/fb/framebuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[138].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_clk_wiz_0_0 rise edge)
                                                     37.000    37.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    37.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.791    38.791    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.216    34.575 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.344    36.919    ck/clock_i/clk_wiz_0/inst/clk_out1_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    37.002 r  ck/clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=835, routed)         1.881    38.883    v/fb/framebuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[138].ram.r/prim_init.ram/clkb
    RAMB36_X0Y6          RAMB36E1                                     r  v/fb/framebuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[138].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.017    38.900    
                         clock uncertainty           -0.079    38.822    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.243    38.579    v/fb/framebuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[138].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.579    
                         arrival time                         -17.940    
  -------------------------------------------------------------------
                         slack                                 20.638    

Slack (MET) :             20.657ns  (required time - arrival time)
  Source:                 encoder/vert_count_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clock_clk_wiz_0_0  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            v/fb/framebuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_clk_wiz_0_0  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk_out1_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.000ns  (clk_out1_clock_clk_wiz_0_0 rise@37.000ns - clk_out1_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.348ns  (logic 0.490ns (2.997%)  route 15.858ns (97.003%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.889ns = ( 38.889 - 37.000 ) 
    Source Clock Delay      (SCD):    1.579ns
    Clock Pessimism Removal (CPR):    0.017ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.952     1.952    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.520    -2.568 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.477    -0.091    ck/clock_i/clk_wiz_0/inst/clk_out1_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=835, routed)         1.577     1.579    encoder/CLK
    SLICE_X124Y57        FDPE                                         r  encoder/vert_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y57        FDPE (Prop_fdpe_C_Q)         0.259     1.838 r  encoder/vert_count_reg[1]/Q
                         net (fo=16, routed)          0.580     2.418    encoder/vert_count[1]
    SLICE_X122Y58        LUT6 (Prop_lut6_I3_O)        0.043     2.461 r  encoder/HDMI_TX_DE_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.313     2.774    encoder/HDMI_TX_DE_OBUF_inst_i_4_n_0
    SLICE_X123Y57        LUT5 (Prop_lut5_I0_O)        0.052     2.826 r  encoder/HDMI_TX_DE_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.180     3.006    encoder/HDMI_TX_DE_OBUF_inst_i_2_n_0
    SLICE_X123Y56        LUT6 (Prop_lut6_I4_O)        0.136     3.142 r  encoder/HDMI_TX_DE_OBUF_inst_i_1/O
                         net (fo=668, routed)        14.786    17.927    v/fb/framebuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/enb
    RAMB36_X0Y2          RAMB36E1                                     r  v/fb/framebuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_clk_wiz_0_0 rise edge)
                                                     37.000    37.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    37.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.791    38.791    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.216    34.575 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.344    36.919    ck/clock_i/clk_wiz_0/inst/clk_out1_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    37.002 r  ck/clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=835, routed)         1.887    38.889    v/fb/framebuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clkb
    RAMB36_X0Y2          RAMB36E1                                     r  v/fb/framebuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.017    38.906    
                         clock uncertainty           -0.079    38.828    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.243    38.585    v/fb/framebuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.585    
                         arrival time                         -17.927    
  -------------------------------------------------------------------
                         slack                                 20.657    

Slack (MET) :             20.689ns  (required time - arrival time)
  Source:                 encoder/vert_count_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clock_clk_wiz_0_0  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            v/fb/framebuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_clk_wiz_0_0  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk_out1_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.000ns  (clk_out1_clock_clk_wiz_0_0 rise@37.000ns - clk_out1_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.304ns  (logic 0.490ns (3.005%)  route 15.814ns (96.995%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.877ns = ( 38.877 - 37.000 ) 
    Source Clock Delay      (SCD):    1.579ns
    Clock Pessimism Removal (CPR):    0.017ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.952     1.952    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.520    -2.568 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.477    -0.091    ck/clock_i/clk_wiz_0/inst/clk_out1_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=835, routed)         1.577     1.579    encoder/CLK
    SLICE_X124Y57        FDPE                                         r  encoder/vert_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y57        FDPE (Prop_fdpe_C_Q)         0.259     1.838 r  encoder/vert_count_reg[1]/Q
                         net (fo=16, routed)          0.580     2.418    encoder/vert_count[1]
    SLICE_X122Y58        LUT6 (Prop_lut6_I3_O)        0.043     2.461 r  encoder/HDMI_TX_DE_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.313     2.774    encoder/HDMI_TX_DE_OBUF_inst_i_4_n_0
    SLICE_X123Y57        LUT5 (Prop_lut5_I0_O)        0.052     2.826 r  encoder/HDMI_TX_DE_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.180     3.006    encoder/HDMI_TX_DE_OBUF_inst_i_2_n_0
    SLICE_X123Y56        LUT6 (Prop_lut6_I4_O)        0.136     3.142 r  encoder/HDMI_TX_DE_OBUF_inst_i_1/O
                         net (fo=668, routed)        14.742    17.883    v/fb/framebuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/enb
    RAMB36_X0Y5          RAMB36E1                                     r  v/fb/framebuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_clk_wiz_0_0 rise edge)
                                                     37.000    37.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    37.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.791    38.791    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.216    34.575 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.344    36.919    ck/clock_i/clk_wiz_0/inst/clk_out1_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    37.002 r  ck/clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=835, routed)         1.875    38.877    v/fb/framebuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clkb
    RAMB36_X0Y5          RAMB36E1                                     r  v/fb/framebuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.017    38.894    
                         clock uncertainty           -0.079    38.816    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.243    38.573    v/fb/framebuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.573    
                         arrival time                         -17.883    
  -------------------------------------------------------------------
                         slack                                 20.689    

Slack (MET) :             20.765ns  (required time - arrival time)
  Source:                 encoder/vert_count_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clock_clk_wiz_0_0  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            v/fb/framebuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_clk_wiz_0_0  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk_out1_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.000ns  (clk_out1_clock_clk_wiz_0_0 rise@37.000ns - clk_out1_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.238ns  (logic 0.490ns (3.018%)  route 15.748ns (96.982%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.886ns = ( 38.886 - 37.000 ) 
    Source Clock Delay      (SCD):    1.579ns
    Clock Pessimism Removal (CPR):    0.017ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.952     1.952    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.520    -2.568 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.477    -0.091    ck/clock_i/clk_wiz_0/inst/clk_out1_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=835, routed)         1.577     1.579    encoder/CLK
    SLICE_X124Y57        FDPE                                         r  encoder/vert_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y57        FDPE (Prop_fdpe_C_Q)         0.259     1.838 r  encoder/vert_count_reg[1]/Q
                         net (fo=16, routed)          0.580     2.418    encoder/vert_count[1]
    SLICE_X122Y58        LUT6 (Prop_lut6_I3_O)        0.043     2.461 r  encoder/HDMI_TX_DE_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.313     2.774    encoder/HDMI_TX_DE_OBUF_inst_i_4_n_0
    SLICE_X123Y57        LUT5 (Prop_lut5_I0_O)        0.052     2.826 r  encoder/HDMI_TX_DE_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.180     3.006    encoder/HDMI_TX_DE_OBUF_inst_i_2_n_0
    SLICE_X123Y56        LUT6 (Prop_lut6_I4_O)        0.136     3.142 r  encoder/HDMI_TX_DE_OBUF_inst_i_1/O
                         net (fo=668, routed)        14.675    17.817    v/fb/framebuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/enb
    RAMB36_X0Y3          RAMB36E1                                     r  v/fb/framebuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_clk_wiz_0_0 rise edge)
                                                     37.000    37.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    37.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.791    38.791    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.216    34.575 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.344    36.919    ck/clock_i/clk_wiz_0/inst/clk_out1_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    37.002 r  ck/clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=835, routed)         1.884    38.886    v/fb/framebuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  v/fb/framebuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.017    38.903    
                         clock uncertainty           -0.079    38.825    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.243    38.582    v/fb/framebuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.582    
                         arrival time                         -17.817    
  -------------------------------------------------------------------
                         slack                                 20.765    

Slack (MET) :             20.796ns  (required time - arrival time)
  Source:                 encoder/vert_count_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clock_clk_wiz_0_0  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            v/fb/framebuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_clk_wiz_0_0  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk_out1_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.000ns  (clk_out1_clock_clk_wiz_0_0 rise@37.000ns - clk_out1_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.210ns  (logic 0.490ns (3.023%)  route 15.720ns (96.977%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.889ns = ( 38.889 - 37.000 ) 
    Source Clock Delay      (SCD):    1.579ns
    Clock Pessimism Removal (CPR):    0.017ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.952     1.952    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.520    -2.568 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.477    -0.091    ck/clock_i/clk_wiz_0/inst/clk_out1_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=835, routed)         1.577     1.579    encoder/CLK
    SLICE_X124Y57        FDPE                                         r  encoder/vert_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y57        FDPE (Prop_fdpe_C_Q)         0.259     1.838 r  encoder/vert_count_reg[1]/Q
                         net (fo=16, routed)          0.580     2.418    encoder/vert_count[1]
    SLICE_X122Y58        LUT6 (Prop_lut6_I3_O)        0.043     2.461 r  encoder/HDMI_TX_DE_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.313     2.774    encoder/HDMI_TX_DE_OBUF_inst_i_4_n_0
    SLICE_X123Y57        LUT5 (Prop_lut5_I0_O)        0.052     2.826 r  encoder/HDMI_TX_DE_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.180     3.006    encoder/HDMI_TX_DE_OBUF_inst_i_2_n_0
    SLICE_X123Y56        LUT6 (Prop_lut6_I4_O)        0.136     3.142 r  encoder/HDMI_TX_DE_OBUF_inst_i_1/O
                         net (fo=668, routed)        14.647    17.789    v/fb/framebuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/enb
    RAMB36_X1Y1          RAMB36E1                                     r  v/fb/framebuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_clk_wiz_0_0 rise edge)
                                                     37.000    37.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    37.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.791    38.791    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.216    34.575 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.344    36.919    ck/clock_i/clk_wiz_0/inst/clk_out1_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    37.002 r  ck/clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=835, routed)         1.887    38.889    v/fb/framebuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y1          RAMB36E1                                     r  v/fb/framebuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.017    38.906    
                         clock uncertainty           -0.079    38.828    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.243    38.585    v/fb/framebuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.585    
                         arrival time                         -17.789    
  -------------------------------------------------------------------
                         slack                                 20.796    

Slack (MET) :             20.869ns  (required time - arrival time)
  Source:                 encoder/vert_count_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clock_clk_wiz_0_0  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            v/fb/framebuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[191].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_clk_wiz_0_0  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk_out1_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.000ns  (clk_out1_clock_clk_wiz_0_0 rise@37.000ns - clk_out1_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        15.961ns  (logic 0.490ns (3.070%)  route 15.471ns (96.930%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.714ns = ( 38.714 - 37.000 ) 
    Source Clock Delay      (SCD):    1.579ns
    Clock Pessimism Removal (CPR):    0.017ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.952     1.952    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.520    -2.568 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.477    -0.091    ck/clock_i/clk_wiz_0/inst/clk_out1_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=835, routed)         1.577     1.579    encoder/CLK
    SLICE_X124Y57        FDPE                                         r  encoder/vert_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y57        FDPE (Prop_fdpe_C_Q)         0.259     1.838 r  encoder/vert_count_reg[1]/Q
                         net (fo=16, routed)          0.580     2.418    encoder/vert_count[1]
    SLICE_X122Y58        LUT6 (Prop_lut6_I3_O)        0.043     2.461 r  encoder/HDMI_TX_DE_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.313     2.774    encoder/HDMI_TX_DE_OBUF_inst_i_4_n_0
    SLICE_X123Y57        LUT5 (Prop_lut5_I0_O)        0.052     2.826 r  encoder/HDMI_TX_DE_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.180     3.006    encoder/HDMI_TX_DE_OBUF_inst_i_2_n_0
    SLICE_X123Y56        LUT6 (Prop_lut6_I4_O)        0.136     3.142 r  encoder/HDMI_TX_DE_OBUF_inst_i_1/O
                         net (fo=668, routed)        14.399    17.540    v/fb/framebuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[191].ram.r/prim_init.ram/enb
    RAMB36_X1Y17         RAMB36E1                                     r  v/fb/framebuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[191].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_clk_wiz_0_0 rise edge)
                                                     37.000    37.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    37.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.791    38.791    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.216    34.575 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.344    36.919    ck/clock_i/clk_wiz_0/inst/clk_out1_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    37.002 r  ck/clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=835, routed)         1.712    38.714    v/fb/framebuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[191].ram.r/prim_init.ram/clkb
    RAMB36_X1Y17         RAMB36E1                                     r  v/fb/framebuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[191].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.017    38.731    
                         clock uncertainty           -0.079    38.653    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.243    38.410    v/fb/framebuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[191].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.410    
                         arrival time                         -17.540    
  -------------------------------------------------------------------
                         slack                                 20.869    

Slack (MET) :             20.918ns  (required time - arrival time)
  Source:                 encoder/vert_count_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clock_clk_wiz_0_0  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            v/fb/framebuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_clk_wiz_0_0  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk_out1_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.000ns  (clk_out1_clock_clk_wiz_0_0 rise@37.000ns - clk_out1_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.084ns  (logic 0.490ns (3.046%)  route 15.594ns (96.954%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.886ns = ( 38.886 - 37.000 ) 
    Source Clock Delay      (SCD):    1.579ns
    Clock Pessimism Removal (CPR):    0.017ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.952     1.952    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.520    -2.568 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.477    -0.091    ck/clock_i/clk_wiz_0/inst/clk_out1_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=835, routed)         1.577     1.579    encoder/CLK
    SLICE_X124Y57        FDPE                                         r  encoder/vert_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y57        FDPE (Prop_fdpe_C_Q)         0.259     1.838 r  encoder/vert_count_reg[1]/Q
                         net (fo=16, routed)          0.580     2.418    encoder/vert_count[1]
    SLICE_X122Y58        LUT6 (Prop_lut6_I3_O)        0.043     2.461 r  encoder/HDMI_TX_DE_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.313     2.774    encoder/HDMI_TX_DE_OBUF_inst_i_4_n_0
    SLICE_X123Y57        LUT5 (Prop_lut5_I0_O)        0.052     2.826 r  encoder/HDMI_TX_DE_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.180     3.006    encoder/HDMI_TX_DE_OBUF_inst_i_2_n_0
    SLICE_X123Y56        LUT6 (Prop_lut6_I4_O)        0.136     3.142 r  encoder/HDMI_TX_DE_OBUF_inst_i_1/O
                         net (fo=668, routed)        14.522    17.663    v/fb/framebuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/enb
    RAMB36_X1Y2          RAMB36E1                                     r  v/fb/framebuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_clk_wiz_0_0 rise edge)
                                                     37.000    37.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    37.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.791    38.791    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.216    34.575 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.344    36.919    ck/clock_i/clk_wiz_0/inst/clk_out1_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    37.002 r  ck/clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=835, routed)         1.884    38.886    v/fb/framebuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clkb
    RAMB36_X1Y2          RAMB36E1                                     r  v/fb/framebuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.017    38.903    
                         clock uncertainty           -0.079    38.825    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.243    38.582    v/fb/framebuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.582    
                         arrival time                         -17.663    
  -------------------------------------------------------------------
                         slack                                 20.918    

Slack (MET) :             20.959ns  (required time - arrival time)
  Source:                 encoder/vert_count_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clock_clk_wiz_0_0  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            v/fb/framebuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_clk_wiz_0_0  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk_out1_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.000ns  (clk_out1_clock_clk_wiz_0_0 rise@37.000ns - clk_out1_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.031ns  (logic 0.490ns (3.057%)  route 15.541ns (96.943%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.874ns = ( 38.874 - 37.000 ) 
    Source Clock Delay      (SCD):    1.579ns
    Clock Pessimism Removal (CPR):    0.017ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.952     1.952    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.520    -2.568 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.477    -0.091    ck/clock_i/clk_wiz_0/inst/clk_out1_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=835, routed)         1.577     1.579    encoder/CLK
    SLICE_X124Y57        FDPE                                         r  encoder/vert_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y57        FDPE (Prop_fdpe_C_Q)         0.259     1.838 r  encoder/vert_count_reg[1]/Q
                         net (fo=16, routed)          0.580     2.418    encoder/vert_count[1]
    SLICE_X122Y58        LUT6 (Prop_lut6_I3_O)        0.043     2.461 r  encoder/HDMI_TX_DE_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.313     2.774    encoder/HDMI_TX_DE_OBUF_inst_i_4_n_0
    SLICE_X123Y57        LUT5 (Prop_lut5_I0_O)        0.052     2.826 r  encoder/HDMI_TX_DE_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.180     3.006    encoder/HDMI_TX_DE_OBUF_inst_i_2_n_0
    SLICE_X123Y56        LUT6 (Prop_lut6_I4_O)        0.136     3.142 r  encoder/HDMI_TX_DE_OBUF_inst_i_1/O
                         net (fo=668, routed)        14.469    17.610    v/fb/framebuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/enb
    RAMB36_X1Y5          RAMB36E1                                     r  v/fb/framebuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_clk_wiz_0_0 rise edge)
                                                     37.000    37.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    37.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.791    38.791    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.216    34.575 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.344    36.919    ck/clock_i/clk_wiz_0/inst/clk_out1_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    37.002 r  ck/clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=835, routed)         1.872    38.874    v/fb/framebuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X1Y5          RAMB36E1                                     r  v/fb/framebuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.017    38.891    
                         clock uncertainty           -0.079    38.813    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.243    38.570    v/fb/framebuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.570    
                         arrival time                         -17.610    
  -------------------------------------------------------------------
                         slack                                 20.959    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 encoder/addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_clk_wiz_0_0  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            v/fb/framebuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[356].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_clk_wiz_0_0  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk_out1_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.107ns (27.135%)  route 0.287ns (72.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.956ns
    Source Clock Delay      (SCD):    0.655ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          0.768     0.768    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925    -1.157 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.133    -0.024    ck/clock_i/clk_wiz_0/inst/clk_out1_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=835, routed)         0.653     0.655    encoder/CLK
    SLICE_X126Y59        FDCE                                         r  encoder/addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y59        FDCE (Prop_fdce_C_Q)         0.107     0.762 r  encoder/addr_reg[2]/Q
                         net (fo=386, routed)         0.287     1.049    v/fb/framebuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[356].ram.r/prim_init.ram/addrb[2]
    RAMB36_X8Y11         RAMB36E1                                     r  v/fb/framebuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[356].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.038     1.038    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267    -1.229 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.201    -0.028    ck/clock_i/clk_wiz_0/inst/clk_out1_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=835, routed)         0.954     0.956    v/fb/framebuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[356].ram.r/prim_init.ram/clkb
    RAMB36_X8Y11         RAMB36E1                                     r  v/fb/framebuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[356].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.208     0.748    
    RAMB36_X8Y11         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.147     0.895    v/fb/framebuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[356].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.895    
                         arrival time                           1.049    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 encoder/horiz_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_clk_wiz_0_0  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            encoder/horiz_count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_clk_wiz_0_0  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk_out1_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.146ns (49.692%)  route 0.148ns (50.308%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.895ns
    Source Clock Delay      (SCD):    0.656ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          0.768     0.768    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925    -1.157 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.133    -0.024    ck/clock_i/clk_wiz_0/inst/clk_out1_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=835, routed)         0.654     0.656    encoder/CLK
    SLICE_X124Y56        FDCE                                         r  encoder/horiz_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y56        FDCE (Prop_fdce_C_Q)         0.118     0.774 r  encoder/horiz_count_reg[5]/Q
                         net (fo=11, routed)          0.148     0.922    encoder/horiz_count[5]
    SLICE_X122Y55        LUT6 (Prop_lut6_I0_O)        0.028     0.950 r  encoder/horiz_count[9]_i_1/O
                         net (fo=1, routed)           0.000     0.950    encoder/horiz_count[9]_i_1_n_0
    SLICE_X122Y55        FDCE                                         r  encoder/horiz_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.038     1.038    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267    -1.229 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.201    -0.028    ck/clock_i/clk_wiz_0/inst/clk_out1_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=835, routed)         0.893     0.895    encoder/CLK
    SLICE_X122Y55        FDCE                                         r  encoder/horiz_count_reg[9]/C
                         clock pessimism             -0.208     0.687    
    SLICE_X122Y55        FDCE (Hold_fdce_C_D)         0.087     0.774    encoder/horiz_count_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.774    
                         arrival time                           0.950    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 encoder/horiz_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_clk_wiz_0_0  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            encoder/horiz_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_clk_wiz_0_0  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk_out1_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.146ns (48.900%)  route 0.153ns (51.100%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.895ns
    Source Clock Delay      (SCD):    0.656ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          0.768     0.768    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925    -1.157 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.133    -0.024    ck/clock_i/clk_wiz_0/inst/clk_out1_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=835, routed)         0.654     0.656    encoder/CLK
    SLICE_X124Y56        FDCE                                         r  encoder/horiz_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y56        FDCE (Prop_fdce_C_Q)         0.118     0.774 r  encoder/horiz_count_reg[5]/Q
                         net (fo=11, routed)          0.153     0.927    encoder/horiz_count[5]
    SLICE_X122Y56        LUT6 (Prop_lut6_I4_O)        0.028     0.955 r  encoder/horiz_count[6]_i_1/O
                         net (fo=1, routed)           0.000     0.955    encoder/horiz_count[6]_i_1_n_0
    SLICE_X122Y56        FDCE                                         r  encoder/horiz_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.038     1.038    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267    -1.229 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.201    -0.028    ck/clock_i/clk_wiz_0/inst/clk_out1_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=835, routed)         0.893     0.895    encoder/CLK
    SLICE_X122Y56        FDCE                                         r  encoder/horiz_count_reg[6]/C
                         clock pessimism             -0.208     0.687    
    SLICE_X122Y56        FDCE (Hold_fdce_C_D)         0.087     0.774    encoder/horiz_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.774    
                         arrival time                           0.955    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 v/fb/framebuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_clk_wiz_0_0  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            v/fb/framebuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_clk_wiz_0_0  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk_out1_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.118ns (55.173%)  route 0.096ns (44.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.881ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          0.768     0.768    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925    -1.157 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.133    -0.024    ck/clock_i/clk_wiz_0/inst/clk_out1_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=835, routed)         0.642     0.644    v/fb/framebuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X132Y74        FDRE                                         r  v/fb/framebuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y74        FDRE (Prop_fdre_C_Q)         0.118     0.762 r  v/fb/framebuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[7]/Q
                         net (fo=1, routed)           0.096     0.858    v/fb/framebuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[7]
    SLICE_X132Y74        FDRE                                         r  v/fb/framebuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.038     1.038    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267    -1.229 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.201    -0.028    ck/clock_i/clk_wiz_0/inst/clk_out1_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=835, routed)         0.879     0.881    v/fb/framebuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X132Y74        FDRE                                         r  v/fb/framebuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[7]/C
                         clock pessimism             -0.237     0.644    
    SLICE_X132Y74        FDRE (Hold_fdre_C_D)         0.032     0.676    v/fb/framebuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.676    
                         arrival time                           0.858    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 v/fb/framebuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_clk_wiz_0_0  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            v/fb/framebuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep__3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_clk_wiz_0_0  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk_out1_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.118ns (53.846%)  route 0.101ns (46.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.885ns
    Source Clock Delay      (SCD):    0.647ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          0.768     0.768    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925    -1.157 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.133    -0.024    ck/clock_i/clk_wiz_0/inst/clk_out1_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=835, routed)         0.645     0.647    v/fb/framebuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X124Y70        FDRE                                         r  v/fb/framebuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y70        FDRE (Prop_fdre_C_Q)         0.118     0.765 r  v/fb/framebuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=6, routed)           0.101     0.866    v/fb/framebuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[1]
    SLICE_X124Y70        FDRE                                         r  v/fb/framebuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep__3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.038     1.038    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267    -1.229 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.201    -0.028    ck/clock_i/clk_wiz_0/inst/clk_out1_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=835, routed)         0.883     0.885    v/fb/framebuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X124Y70        FDRE                                         r  v/fb/framebuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep__3/C
                         clock pessimism             -0.238     0.647    
    SLICE_X124Y70        FDRE (Hold_fdre_C_D)         0.037     0.684    v/fb/framebuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep__3
  -------------------------------------------------------------------
                         required time                         -0.684    
                         arrival time                           0.866    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 v/fb/framebuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_clk_wiz_0_0  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            v/fb/framebuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_clk_wiz_0_0  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk_out1_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.118ns (53.846%)  route 0.101ns (46.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    0.649ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          0.768     0.768    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925    -1.157 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.133    -0.024    ck/clock_i/clk_wiz_0/inst/clk_out1_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=835, routed)         0.647     0.649    v/fb/framebuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X126Y68        FDRE                                         r  v/fb/framebuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y68        FDRE (Prop_fdre_C_Q)         0.118     0.767 r  v/fb/framebuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=3, routed)           0.101     0.868    v/fb/framebuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[3]
    SLICE_X126Y68        FDRE                                         r  v/fb/framebuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.038     1.038    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267    -1.229 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.201    -0.028    ck/clock_i/clk_wiz_0/inst/clk_out1_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=835, routed)         0.885     0.887    v/fb/framebuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X126Y68        FDRE                                         r  v/fb/framebuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]_rep/C
                         clock pessimism             -0.238     0.649    
    SLICE_X126Y68        FDRE (Hold_fdre_C_D)         0.037     0.686    v/fb/framebuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]_rep
  -------------------------------------------------------------------
                         required time                         -0.686    
                         arrival time                           0.868    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 v/fb/framebuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_clk_wiz_0_0  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            v/fb/framebuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep__3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_clk_wiz_0_0  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk_out1_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.118ns (53.846%)  route 0.101ns (46.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.884ns
    Source Clock Delay      (SCD):    0.646ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          0.768     0.768    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925    -1.157 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.133    -0.024    ck/clock_i/clk_wiz_0/inst/clk_out1_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=835, routed)         0.644     0.646    v/fb/framebuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X124Y71        FDRE                                         r  v/fb/framebuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y71        FDRE (Prop_fdre_C_Q)         0.118     0.764 r  v/fb/framebuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=6, routed)           0.101     0.865    v/fb/framebuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[2]
    SLICE_X124Y71        FDRE                                         r  v/fb/framebuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep__3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.038     1.038    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267    -1.229 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.201    -0.028    ck/clock_i/clk_wiz_0/inst/clk_out1_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=835, routed)         0.882     0.884    v/fb/framebuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X124Y71        FDRE                                         r  v/fb/framebuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep__3/C
                         clock pessimism             -0.238     0.646    
    SLICE_X124Y71        FDRE (Hold_fdre_C_D)         0.037     0.683    v/fb/framebuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep__3
  -------------------------------------------------------------------
                         required time                         -0.683    
                         arrival time                           0.865    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 encoder/addr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_clk_wiz_0_0  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            v/fb/framebuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[352].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_clk_wiz_0_0  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk_out1_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.118ns (25.855%)  route 0.338ns (74.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.954ns
    Source Clock Delay      (SCD):    0.655ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          0.768     0.768    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925    -1.157 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.133    -0.024    ck/clock_i/clk_wiz_0/inst/clk_out1_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=835, routed)         0.653     0.655    encoder/CLK
    SLICE_X126Y59        FDCE                                         r  encoder/addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y59        FDCE (Prop_fdce_C_Q)         0.118     0.773 r  encoder/addr_reg[6]/Q
                         net (fo=386, routed)         0.338     1.111    v/fb/framebuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[352].ram.r/prim_init.ram/addrb[6]
    RAMB36_X8Y12         RAMB36E1                                     r  v/fb/framebuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[352].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.038     1.038    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267    -1.229 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.201    -0.028    ck/clock_i/clk_wiz_0/inst/clk_out1_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=835, routed)         0.952     0.954    v/fb/framebuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[352].ram.r/prim_init.ram/clkb
    RAMB36_X8Y12         RAMB36E1                                     r  v/fb/framebuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[352].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.208     0.746    
    RAMB36_X8Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     0.929    v/fb/framebuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[352].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.929    
                         arrival time                           1.111    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 encoder/vert_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_clk_wiz_0_0  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            encoder/vert_count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_clk_wiz_0_0  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk_out1_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.155ns (63.080%)  route 0.091ns (36.920%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.894ns
    Source Clock Delay      (SCD):    0.654ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          0.768     0.768    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925    -1.157 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.133    -0.024    ck/clock_i/clk_wiz_0/inst/clk_out1_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=835, routed)         0.652     0.654    encoder/CLK
    SLICE_X123Y58        FDCE                                         r  encoder/vert_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y58        FDCE (Prop_fdce_C_Q)         0.091     0.745 r  encoder/vert_count_reg[7]/Q
                         net (fo=7, routed)           0.091     0.836    encoder/vert_count[7]
    SLICE_X123Y58        LUT6 (Prop_lut6_I4_O)        0.064     0.900 r  encoder/vert_count[8]_i_1/O
                         net (fo=1, routed)           0.000     0.900    encoder/vert_count[8]_i_1_n_0
    SLICE_X123Y58        FDCE                                         r  encoder/vert_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.038     1.038    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267    -1.229 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.201    -0.028    ck/clock_i/clk_wiz_0/inst/clk_out1_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=835, routed)         0.892     0.894    encoder/CLK
    SLICE_X123Y58        FDCE                                         r  encoder/vert_count_reg[8]/C
                         clock pessimism             -0.240     0.654    
    SLICE_X123Y58        FDCE (Hold_fdce_C_D)         0.061     0.715    encoder/vert_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.715    
                         arrival time                           0.900    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 encoder/vert_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_clk_wiz_0_0  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            encoder/vert_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_clk_wiz_0_0  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk_out1_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.146ns (56.855%)  route 0.111ns (43.145%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.894ns
    Source Clock Delay      (SCD):    0.654ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          0.768     0.768    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925    -1.157 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.133    -0.024    ck/clock_i/clk_wiz_0/inst/clk_out1_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=835, routed)         0.652     0.654    encoder/CLK
    SLICE_X122Y58        FDCE                                         r  encoder/vert_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y58        FDCE (Prop_fdce_C_Q)         0.118     0.772 r  encoder/vert_count_reg[2]/Q
                         net (fo=13, routed)          0.111     0.883    encoder/vert_count[2]
    SLICE_X123Y58        LUT5 (Prop_lut5_I1_O)        0.028     0.911 r  encoder/vert_count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.911    encoder/vert_count[4]_i_1_n_0
    SLICE_X123Y58        FDCE                                         r  encoder/vert_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.038     1.038    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267    -1.229 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.201    -0.028    ck/clock_i/clk_wiz_0/inst/clk_out1_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=835, routed)         0.892     0.894    encoder/CLK
    SLICE_X123Y58        FDCE                                         r  encoder/vert_count_reg[4]/C
                         clock pessimism             -0.229     0.665    
    SLICE_X123Y58        FDCE (Hold_fdce_C_D)         0.060     0.725    encoder/vert_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.725    
                         arrival time                           0.911    
  -------------------------------------------------------------------
                         slack                                  0.186    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clock_clk_wiz_0_0
Waveform(ns):       { 0.000 18.500 }
Period(ns):         37.000
Sources:            { ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         37.000      35.161     RAMB36_X1Y1      v/fb/framebuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         37.000      35.161     RAMB36_X1Y1      v/fb/framebuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         37.000      35.161     RAMB36_X6Y9      v/fb/framebuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         37.000      35.161     RAMB36_X6Y9      v/fb/framebuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         37.000      35.161     RAMB36_X7Y8      v/fb/framebuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         37.000      35.161     RAMB36_X7Y8      v/fb/framebuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         37.000      35.161     RAMB36_X6Y7      v/fb/framebuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         37.000      35.161     RAMB36_X6Y7      v/fb/framebuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         37.000      35.161     RAMB36_X7Y9      v/fb/framebuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[103].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         37.000      35.161     RAMB36_X7Y9      v/fb/framebuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[103].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       37.000      176.360    MMCME2_ADV_X1Y0  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.400         18.500      18.100     SLICE_X126Y58    encoder/addr_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         18.500      18.100     SLICE_X126Y59    encoder/addr_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         18.500      18.100     SLICE_X126Y58    encoder/addr_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         18.500      18.100     SLICE_X126Y59    encoder/addr_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         18.500      18.100     SLICE_X126Y59    encoder/addr_reg[8]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         18.500      18.100     SLICE_X126Y59    encoder/addr_reg[9]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         18.500      18.100     SLICE_X126Y60    encoder/addr_reg[14]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         18.500      18.100     SLICE_X126Y60    encoder/addr_reg[17]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         18.500      18.100     SLICE_X126Y60    encoder/addr_reg[18]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         18.500      18.100     SLICE_X126Y58    encoder/addr_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         18.500      18.150     SLICE_X125Y58    encoder/addr_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         18.500      18.150     SLICE_X126Y59    encoder/addr_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         18.500      18.150     SLICE_X126Y60    encoder/addr_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         18.500      18.150     SLICE_X126Y60    encoder/addr_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         18.500      18.150     SLICE_X126Y60    encoder/addr_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         18.500      18.150     SLICE_X126Y60    encoder/addr_reg[14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         18.500      18.150     SLICE_X126Y58    encoder/addr_reg[15]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         18.500      18.150     SLICE_X126Y58    encoder/addr_reg[16]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         18.500      18.150     SLICE_X126Y60    encoder/addr_reg[17]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         18.500      18.150     SLICE_X126Y60    encoder/addr_reg[18]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clock_clk_wiz_0_0
  To Clock:  clk_out2_clock_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack      198.423ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.214ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             198.423ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out2_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out2_clock_clk_wiz_0_0 rise@200.000ns - clk_out2_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.192ns  (logic 0.359ns (30.126%)  route 0.833ns (69.874%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.738ns = ( 201.738 - 200.000 ) 
    Source Clock Delay      (SCD):    1.875ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.952     1.952    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.520    -2.568 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.477    -0.091    ck/clock_i/clk_wiz_0/inst/clk_out2_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6, routed)           1.873     1.875    clk
    SLICE_X46Y25         FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y25         FDRE (Prop_fdre_C_Q)         0.236     2.111 r  counter_reg[2]/Q
                         net (fo=5, routed)           0.482     2.593    counter[2]
    SLICE_X47Y25         LUT5 (Prop_lut5_I2_O)        0.123     2.716 r  counter[4]_i_1/O
                         net (fo=5, routed)           0.351     3.067    counter[4]_i_1_n_0
    SLICE_X46Y25         FDRE                                         r  counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.791   201.791    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.216   197.575 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.344   199.919    ck/clock_i/clk_wiz_0/inst/clk_out2_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   200.002 r  ck/clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6, routed)           1.736   201.738    clk
    SLICE_X46Y25         FDRE                                         r  counter_reg[0]/C
                         clock pessimism              0.137   201.875    
                         clock uncertainty           -0.105   201.770    
    SLICE_X46Y25         FDRE (Setup_fdre_C_R)       -0.281   201.489    counter_reg[0]
  -------------------------------------------------------------------
                         required time                        201.489    
                         arrival time                          -3.067    
  -------------------------------------------------------------------
                         slack                                198.423    

Slack (MET) :             198.423ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out2_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out2_clock_clk_wiz_0_0 rise@200.000ns - clk_out2_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.192ns  (logic 0.359ns (30.126%)  route 0.833ns (69.874%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.738ns = ( 201.738 - 200.000 ) 
    Source Clock Delay      (SCD):    1.875ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.952     1.952    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.520    -2.568 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.477    -0.091    ck/clock_i/clk_wiz_0/inst/clk_out2_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6, routed)           1.873     1.875    clk
    SLICE_X46Y25         FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y25         FDRE (Prop_fdre_C_Q)         0.236     2.111 r  counter_reg[2]/Q
                         net (fo=5, routed)           0.482     2.593    counter[2]
    SLICE_X47Y25         LUT5 (Prop_lut5_I2_O)        0.123     2.716 r  counter[4]_i_1/O
                         net (fo=5, routed)           0.351     3.067    counter[4]_i_1_n_0
    SLICE_X46Y25         FDRE                                         r  counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.791   201.791    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.216   197.575 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.344   199.919    ck/clock_i/clk_wiz_0/inst/clk_out2_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   200.002 r  ck/clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6, routed)           1.736   201.738    clk
    SLICE_X46Y25         FDRE                                         r  counter_reg[1]/C
                         clock pessimism              0.137   201.875    
                         clock uncertainty           -0.105   201.770    
    SLICE_X46Y25         FDRE (Setup_fdre_C_R)       -0.281   201.489    counter_reg[1]
  -------------------------------------------------------------------
                         required time                        201.489    
                         arrival time                          -3.067    
  -------------------------------------------------------------------
                         slack                                198.423    

Slack (MET) :             198.423ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out2_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out2_clock_clk_wiz_0_0 rise@200.000ns - clk_out2_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.192ns  (logic 0.359ns (30.126%)  route 0.833ns (69.874%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.738ns = ( 201.738 - 200.000 ) 
    Source Clock Delay      (SCD):    1.875ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.952     1.952    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.520    -2.568 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.477    -0.091    ck/clock_i/clk_wiz_0/inst/clk_out2_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6, routed)           1.873     1.875    clk
    SLICE_X46Y25         FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y25         FDRE (Prop_fdre_C_Q)         0.236     2.111 r  counter_reg[2]/Q
                         net (fo=5, routed)           0.482     2.593    counter[2]
    SLICE_X47Y25         LUT5 (Prop_lut5_I2_O)        0.123     2.716 r  counter[4]_i_1/O
                         net (fo=5, routed)           0.351     3.067    counter[4]_i_1_n_0
    SLICE_X46Y25         FDRE                                         r  counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.791   201.791    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.216   197.575 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.344   199.919    ck/clock_i/clk_wiz_0/inst/clk_out2_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   200.002 r  ck/clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6, routed)           1.736   201.738    clk
    SLICE_X46Y25         FDRE                                         r  counter_reg[2]/C
                         clock pessimism              0.137   201.875    
                         clock uncertainty           -0.105   201.770    
    SLICE_X46Y25         FDRE (Setup_fdre_C_R)       -0.281   201.489    counter_reg[2]
  -------------------------------------------------------------------
                         required time                        201.489    
                         arrival time                          -3.067    
  -------------------------------------------------------------------
                         slack                                198.423    

Slack (MET) :             198.423ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out2_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out2_clock_clk_wiz_0_0 rise@200.000ns - clk_out2_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.192ns  (logic 0.359ns (30.126%)  route 0.833ns (69.874%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.738ns = ( 201.738 - 200.000 ) 
    Source Clock Delay      (SCD):    1.875ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.952     1.952    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.520    -2.568 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.477    -0.091    ck/clock_i/clk_wiz_0/inst/clk_out2_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6, routed)           1.873     1.875    clk
    SLICE_X46Y25         FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y25         FDRE (Prop_fdre_C_Q)         0.236     2.111 r  counter_reg[2]/Q
                         net (fo=5, routed)           0.482     2.593    counter[2]
    SLICE_X47Y25         LUT5 (Prop_lut5_I2_O)        0.123     2.716 r  counter[4]_i_1/O
                         net (fo=5, routed)           0.351     3.067    counter[4]_i_1_n_0
    SLICE_X46Y25         FDRE                                         r  counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.791   201.791    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.216   197.575 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.344   199.919    ck/clock_i/clk_wiz_0/inst/clk_out2_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   200.002 r  ck/clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6, routed)           1.736   201.738    clk
    SLICE_X46Y25         FDRE                                         r  counter_reg[3]/C
                         clock pessimism              0.137   201.875    
                         clock uncertainty           -0.105   201.770    
    SLICE_X46Y25         FDRE (Setup_fdre_C_R)       -0.281   201.489    counter_reg[3]
  -------------------------------------------------------------------
                         required time                        201.489    
                         arrival time                          -3.067    
  -------------------------------------------------------------------
                         slack                                198.423    

Slack (MET) :             198.423ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out2_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out2_clock_clk_wiz_0_0 rise@200.000ns - clk_out2_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.192ns  (logic 0.359ns (30.126%)  route 0.833ns (69.874%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.738ns = ( 201.738 - 200.000 ) 
    Source Clock Delay      (SCD):    1.875ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.952     1.952    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.520    -2.568 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.477    -0.091    ck/clock_i/clk_wiz_0/inst/clk_out2_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6, routed)           1.873     1.875    clk
    SLICE_X46Y25         FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y25         FDRE (Prop_fdre_C_Q)         0.236     2.111 r  counter_reg[2]/Q
                         net (fo=5, routed)           0.482     2.593    counter[2]
    SLICE_X47Y25         LUT5 (Prop_lut5_I2_O)        0.123     2.716 r  counter[4]_i_1/O
                         net (fo=5, routed)           0.351     3.067    counter[4]_i_1_n_0
    SLICE_X46Y25         FDRE                                         r  counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.791   201.791    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.216   197.575 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.344   199.919    ck/clock_i/clk_wiz_0/inst/clk_out2_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   200.002 r  ck/clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6, routed)           1.736   201.738    clk
    SLICE_X46Y25         FDRE                                         r  counter_reg[4]/C
                         clock pessimism              0.137   201.875    
                         clock uncertainty           -0.105   201.770    
    SLICE_X46Y25         FDRE (Setup_fdre_C_R)       -0.281   201.489    counter_reg[4]
  -------------------------------------------------------------------
                         required time                        201.489    
                         arrival time                          -3.067    
  -------------------------------------------------------------------
                         slack                                198.423    

Slack (MET) :             198.702ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_reduced_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out2_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out2_clock_clk_wiz_0_0 rise@200.000ns - clk_out2_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.240ns  (logic 0.345ns (27.813%)  route 0.895ns (72.187%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.740ns = ( 201.740 - 200.000 ) 
    Source Clock Delay      (SCD):    1.875ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.952     1.952    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.520    -2.568 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.477    -0.091    ck/clock_i/clk_wiz_0/inst/clk_out2_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6, routed)           1.873     1.875    clk
    SLICE_X46Y25         FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y25         FDRE (Prop_fdre_C_Q)         0.259     2.134 r  counter_reg[3]/Q
                         net (fo=4, routed)           0.525     2.659    counter[3]
    SLICE_X46Y25         LUT6 (Prop_lut6_I0_O)        0.043     2.702 r  clk_reduced_i_2/O
                         net (fo=1, routed)           0.371     3.072    bus/counter_reg[3]
    SLICE_X46Y27         LUT2 (Prop_lut2_I0_O)        0.043     3.115 r  bus/clk_reduced_i_1/O
                         net (fo=1, routed)           0.000     3.115    bus_n_3
    SLICE_X46Y27         FDRE                                         r  clk_reduced_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.791   201.791    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.216   197.575 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.344   199.919    ck/clock_i/clk_wiz_0/inst/clk_out2_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   200.002 r  ck/clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6, routed)           1.738   201.740    clk
    SLICE_X46Y27         FDRE                                         r  clk_reduced_reg/C
                         clock pessimism              0.116   201.856    
                         clock uncertainty           -0.105   201.751    
    SLICE_X46Y27         FDRE (Setup_fdre_C_D)        0.066   201.817    clk_reduced_reg
  -------------------------------------------------------------------
                         required time                        201.818    
                         arrival time                          -3.115    
  -------------------------------------------------------------------
                         slack                                198.702    

Slack (MET) :             199.005ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out2_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out2_clock_clk_wiz_0_0 rise@200.000ns - clk_out2_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.956ns  (logic 0.359ns (37.565%)  route 0.597ns (62.435%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.738ns = ( 201.738 - 200.000 ) 
    Source Clock Delay      (SCD):    1.875ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.952     1.952    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.520    -2.568 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.477    -0.091    ck/clock_i/clk_wiz_0/inst/clk_out2_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6, routed)           1.873     1.875    clk
    SLICE_X46Y25         FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y25         FDRE (Prop_fdre_C_Q)         0.236     2.111 r  counter_reg[2]/Q
                         net (fo=5, routed)           0.597     2.708    counter[2]
    SLICE_X46Y25         LUT4 (Prop_lut4_I2_O)        0.123     2.831 r  counter[3]_i_1/O
                         net (fo=1, routed)           0.000     2.831    counter[3]_i_1_n_0
    SLICE_X46Y25         FDRE                                         r  counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.791   201.791    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.216   197.575 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.344   199.919    ck/clock_i/clk_wiz_0/inst/clk_out2_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   200.002 r  ck/clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6, routed)           1.736   201.738    clk
    SLICE_X46Y25         FDRE                                         r  counter_reg[3]/C
                         clock pessimism              0.137   201.875    
                         clock uncertainty           -0.105   201.770    
    SLICE_X46Y25         FDRE (Setup_fdre_C_D)        0.065   201.835    counter_reg[3]
  -------------------------------------------------------------------
                         required time                        201.835    
                         arrival time                          -2.831    
  -------------------------------------------------------------------
                         slack                                199.005    

Slack (MET) :             199.018ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out2_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out2_clock_clk_wiz_0_0 rise@200.000ns - clk_out2_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.367ns (38.084%)  route 0.597ns (61.916%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.738ns = ( 201.738 - 200.000 ) 
    Source Clock Delay      (SCD):    1.875ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.952     1.952    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.520    -2.568 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.477    -0.091    ck/clock_i/clk_wiz_0/inst/clk_out2_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6, routed)           1.873     1.875    clk
    SLICE_X46Y25         FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y25         FDRE (Prop_fdre_C_Q)         0.236     2.111 r  counter_reg[2]/Q
                         net (fo=5, routed)           0.597     2.708    counter[2]
    SLICE_X46Y25         LUT5 (Prop_lut5_I0_O)        0.131     2.839 r  counter[4]_i_2/O
                         net (fo=1, routed)           0.000     2.839    counter[4]_i_2_n_0
    SLICE_X46Y25         FDRE                                         r  counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.791   201.791    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.216   197.575 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.344   199.919    ck/clock_i/clk_wiz_0/inst/clk_out2_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   200.002 r  ck/clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6, routed)           1.736   201.738    clk
    SLICE_X46Y25         FDRE                                         r  counter_reg[4]/C
                         clock pessimism              0.137   201.875    
                         clock uncertainty           -0.105   201.770    
    SLICE_X46Y25         FDRE (Setup_fdre_C_D)        0.086   201.856    counter_reg[4]
  -------------------------------------------------------------------
                         required time                        201.856    
                         arrival time                          -2.839    
  -------------------------------------------------------------------
                         slack                                199.018    

Slack (MET) :             199.020ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out2_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out2_clock_clk_wiz_0_0 rise@200.000ns - clk_out2_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.363ns (37.747%)  route 0.599ns (62.253%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.738ns = ( 201.738 - 200.000 ) 
    Source Clock Delay      (SCD):    1.875ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.952     1.952    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.520    -2.568 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.477    -0.091    ck/clock_i/clk_wiz_0/inst/clk_out2_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6, routed)           1.873     1.875    clk
    SLICE_X46Y25         FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y25         FDRE (Prop_fdre_C_Q)         0.236     2.111 r  counter_reg[2]/Q
                         net (fo=5, routed)           0.599     2.710    counter[2]
    SLICE_X46Y25         LUT3 (Prop_lut3_I2_O)        0.127     2.837 r  counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.837    counter[2]_i_1_n_0
    SLICE_X46Y25         FDRE                                         r  counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.791   201.791    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.216   197.575 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.344   199.919    ck/clock_i/clk_wiz_0/inst/clk_out2_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   200.002 r  ck/clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6, routed)           1.736   201.738    clk
    SLICE_X46Y25         FDRE                                         r  counter_reg[2]/C
                         clock pessimism              0.137   201.875    
                         clock uncertainty           -0.105   201.770    
    SLICE_X46Y25         FDRE (Setup_fdre_C_D)        0.086   201.856    counter_reg[2]
  -------------------------------------------------------------------
                         required time                        201.856    
                         arrival time                          -2.837    
  -------------------------------------------------------------------
                         slack                                199.020    

Slack (MET) :             199.151ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out2_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out2_clock_clk_wiz_0_0 rise@200.000ns - clk_out2_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.302ns (37.336%)  route 0.507ns (62.664%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.738ns = ( 201.738 - 200.000 ) 
    Source Clock Delay      (SCD):    1.875ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.952     1.952    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.520    -2.568 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.477    -0.091    ck/clock_i/clk_wiz_0/inst/clk_out2_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6, routed)           1.873     1.875    clk
    SLICE_X46Y25         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y25         FDRE (Prop_fdre_C_Q)         0.259     2.134 r  counter_reg[0]/Q
                         net (fo=7, routed)           0.507     2.641    counter[0]
    SLICE_X46Y25         LUT2 (Prop_lut2_I0_O)        0.043     2.684 r  counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.684    counter[1]_i_1_n_0
    SLICE_X46Y25         FDRE                                         r  counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.791   201.791    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.216   197.575 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.344   199.919    ck/clock_i/clk_wiz_0/inst/clk_out2_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   200.002 r  ck/clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6, routed)           1.736   201.738    clk
    SLICE_X46Y25         FDRE                                         r  counter_reg[1]/C
                         clock pessimism              0.137   201.875    
                         clock uncertainty           -0.105   201.770    
    SLICE_X46Y25         FDRE (Setup_fdre_C_D)        0.064   201.834    counter_reg[1]
  -------------------------------------------------------------------
                         required time                        201.835    
                         arrival time                          -2.684    
  -------------------------------------------------------------------
                         slack                                199.151    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out2_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.145ns (46.745%)  route 0.165ns (53.255%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.041ns
    Source Clock Delay      (SCD):    0.782ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          0.768     0.768    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.925    -1.157 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.133    -0.024    ck/clock_i/clk_wiz_0/inst/clk_out2_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6, routed)           0.780     0.782    clk
    SLICE_X46Y25         FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y25         FDRE (Prop_fdre_C_Q)         0.118     0.900 r  counter_reg[1]/Q
                         net (fo=6, routed)           0.165     1.065    counter[1]
    SLICE_X46Y25         LUT3 (Prop_lut3_I1_O)        0.027     1.092 r  counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.092    counter[2]_i_1_n_0
    SLICE_X46Y25         FDRE                                         r  counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.038     1.038    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.267    -1.229 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.201    -0.028    ck/clock_i/clk_wiz_0/inst/clk_out2_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6, routed)           1.039     1.041    clk
    SLICE_X46Y25         FDRE                                         r  counter_reg[2]/C
                         clock pessimism             -0.259     0.782    
    SLICE_X46Y25         FDRE (Hold_fdre_C_D)         0.096     0.878    counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.878    
                         arrival time                           1.092    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out2_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.148ns (47.255%)  route 0.165ns (52.745%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.041ns
    Source Clock Delay      (SCD):    0.782ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          0.768     0.768    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.925    -1.157 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.133    -0.024    ck/clock_i/clk_wiz_0/inst/clk_out2_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6, routed)           0.780     0.782    clk
    SLICE_X46Y25         FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y25         FDRE (Prop_fdre_C_Q)         0.118     0.900 r  counter_reg[1]/Q
                         net (fo=6, routed)           0.165     1.065    counter[1]
    SLICE_X46Y25         LUT5 (Prop_lut5_I2_O)        0.030     1.095 r  counter[4]_i_2/O
                         net (fo=1, routed)           0.000     1.095    counter[4]_i_2_n_0
    SLICE_X46Y25         FDRE                                         r  counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.038     1.038    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.267    -1.229 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.201    -0.028    ck/clock_i/clk_wiz_0/inst/clk_out2_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6, routed)           1.039     1.041    clk
    SLICE_X46Y25         FDRE                                         r  counter_reg[4]/C
                         clock pessimism             -0.259     0.782    
    SLICE_X46Y25         FDRE (Hold_fdre_C_D)         0.096     0.878    counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.878    
                         arrival time                           1.095    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out2_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.146ns (46.916%)  route 0.165ns (53.084%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.041ns
    Source Clock Delay      (SCD):    0.782ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          0.768     0.768    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.925    -1.157 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.133    -0.024    ck/clock_i/clk_wiz_0/inst/clk_out2_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6, routed)           0.780     0.782    clk
    SLICE_X46Y25         FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y25         FDRE (Prop_fdre_C_Q)         0.118     0.900 r  counter_reg[1]/Q
                         net (fo=6, routed)           0.165     1.065    counter[1]
    SLICE_X46Y25         LUT2 (Prop_lut2_I1_O)        0.028     1.093 r  counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.093    counter[1]_i_1_n_0
    SLICE_X46Y25         FDRE                                         r  counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.038     1.038    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.267    -1.229 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.201    -0.028    ck/clock_i/clk_wiz_0/inst/clk_out2_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6, routed)           1.039     1.041    clk
    SLICE_X46Y25         FDRE                                         r  counter_reg[1]/C
                         clock pessimism             -0.259     0.782    
    SLICE_X46Y25         FDRE (Hold_fdre_C_D)         0.087     0.869    counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.869    
                         arrival time                           1.093    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out2_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.146ns (46.916%)  route 0.165ns (53.084%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.041ns
    Source Clock Delay      (SCD):    0.782ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          0.768     0.768    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.925    -1.157 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.133    -0.024    ck/clock_i/clk_wiz_0/inst/clk_out2_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6, routed)           0.780     0.782    clk
    SLICE_X46Y25         FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y25         FDRE (Prop_fdre_C_Q)         0.118     0.900 r  counter_reg[1]/Q
                         net (fo=6, routed)           0.165     1.065    counter[1]
    SLICE_X46Y25         LUT4 (Prop_lut4_I0_O)        0.028     1.093 r  counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.093    counter[3]_i_1_n_0
    SLICE_X46Y25         FDRE                                         r  counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.038     1.038    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.267    -1.229 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.201    -0.028    ck/clock_i/clk_wiz_0/inst/clk_out2_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6, routed)           1.039     1.041    clk
    SLICE_X46Y25         FDRE                                         r  counter_reg[3]/C
                         clock pessimism             -0.259     0.782    
    SLICE_X46Y25         FDRE (Hold_fdre_C_D)         0.087     0.869    counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.869    
                         arrival time                           1.093    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out2_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.146ns (40.240%)  route 0.217ns (59.760%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.041ns
    Source Clock Delay      (SCD):    0.782ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          0.768     0.768    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.925    -1.157 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.133    -0.024    ck/clock_i/clk_wiz_0/inst/clk_out2_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6, routed)           0.780     0.782    clk
    SLICE_X46Y25         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y25         FDRE (Prop_fdre_C_Q)         0.118     0.900 f  counter_reg[0]/Q
                         net (fo=7, routed)           0.217     1.117    counter[0]
    SLICE_X46Y25         LUT1 (Prop_lut1_I0_O)        0.028     1.145 r  counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.145    counter[0]_i_1_n_0
    SLICE_X46Y25         FDRE                                         r  counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.038     1.038    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.267    -1.229 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.201    -0.028    ck/clock_i/clk_wiz_0/inst/clk_out2_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6, routed)           1.039     1.041    clk
    SLICE_X46Y25         FDRE                                         r  counter_reg[0]/C
                         clock pessimism             -0.259     0.782    
    SLICE_X46Y25         FDRE (Hold_fdre_C_D)         0.087     0.869    counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.869    
                         arrival time                           1.145    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out2_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.146ns (38.027%)  route 0.238ns (61.973%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.041ns
    Source Clock Delay      (SCD):    0.782ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          0.768     0.768    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.925    -1.157 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.133    -0.024    ck/clock_i/clk_wiz_0/inst/clk_out2_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6, routed)           0.780     0.782    clk
    SLICE_X46Y25         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y25         FDRE (Prop_fdre_C_Q)         0.118     0.900 f  counter_reg[0]/Q
                         net (fo=7, routed)           0.082     0.982    counter[0]
    SLICE_X47Y25         LUT5 (Prop_lut5_I3_O)        0.028     1.010 r  counter[4]_i_1/O
                         net (fo=5, routed)           0.156     1.166    counter[4]_i_1_n_0
    SLICE_X46Y25         FDRE                                         r  counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.038     1.038    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.267    -1.229 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.201    -0.028    ck/clock_i/clk_wiz_0/inst/clk_out2_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6, routed)           1.039     1.041    clk
    SLICE_X46Y25         FDRE                                         r  counter_reg[0]/C
                         clock pessimism             -0.259     0.782    
    SLICE_X46Y25         FDRE (Hold_fdre_C_R)         0.006     0.788    counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.788    
                         arrival time                           1.166    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out2_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.146ns (38.027%)  route 0.238ns (61.973%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.041ns
    Source Clock Delay      (SCD):    0.782ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          0.768     0.768    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.925    -1.157 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.133    -0.024    ck/clock_i/clk_wiz_0/inst/clk_out2_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6, routed)           0.780     0.782    clk
    SLICE_X46Y25         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y25         FDRE (Prop_fdre_C_Q)         0.118     0.900 f  counter_reg[0]/Q
                         net (fo=7, routed)           0.082     0.982    counter[0]
    SLICE_X47Y25         LUT5 (Prop_lut5_I3_O)        0.028     1.010 r  counter[4]_i_1/O
                         net (fo=5, routed)           0.156     1.166    counter[4]_i_1_n_0
    SLICE_X46Y25         FDRE                                         r  counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.038     1.038    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.267    -1.229 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.201    -0.028    ck/clock_i/clk_wiz_0/inst/clk_out2_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6, routed)           1.039     1.041    clk
    SLICE_X46Y25         FDRE                                         r  counter_reg[1]/C
                         clock pessimism             -0.259     0.782    
    SLICE_X46Y25         FDRE (Hold_fdre_C_R)         0.006     0.788    counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.788    
                         arrival time                           1.166    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out2_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.146ns (38.027%)  route 0.238ns (61.973%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.041ns
    Source Clock Delay      (SCD):    0.782ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          0.768     0.768    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.925    -1.157 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.133    -0.024    ck/clock_i/clk_wiz_0/inst/clk_out2_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6, routed)           0.780     0.782    clk
    SLICE_X46Y25         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y25         FDRE (Prop_fdre_C_Q)         0.118     0.900 f  counter_reg[0]/Q
                         net (fo=7, routed)           0.082     0.982    counter[0]
    SLICE_X47Y25         LUT5 (Prop_lut5_I3_O)        0.028     1.010 r  counter[4]_i_1/O
                         net (fo=5, routed)           0.156     1.166    counter[4]_i_1_n_0
    SLICE_X46Y25         FDRE                                         r  counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.038     1.038    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.267    -1.229 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.201    -0.028    ck/clock_i/clk_wiz_0/inst/clk_out2_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6, routed)           1.039     1.041    clk
    SLICE_X46Y25         FDRE                                         r  counter_reg[2]/C
                         clock pessimism             -0.259     0.782    
    SLICE_X46Y25         FDRE (Hold_fdre_C_R)         0.006     0.788    counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.788    
                         arrival time                           1.166    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out2_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.146ns (38.027%)  route 0.238ns (61.973%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.041ns
    Source Clock Delay      (SCD):    0.782ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          0.768     0.768    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.925    -1.157 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.133    -0.024    ck/clock_i/clk_wiz_0/inst/clk_out2_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6, routed)           0.780     0.782    clk
    SLICE_X46Y25         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y25         FDRE (Prop_fdre_C_Q)         0.118     0.900 f  counter_reg[0]/Q
                         net (fo=7, routed)           0.082     0.982    counter[0]
    SLICE_X47Y25         LUT5 (Prop_lut5_I3_O)        0.028     1.010 r  counter[4]_i_1/O
                         net (fo=5, routed)           0.156     1.166    counter[4]_i_1_n_0
    SLICE_X46Y25         FDRE                                         r  counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.038     1.038    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.267    -1.229 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.201    -0.028    ck/clock_i/clk_wiz_0/inst/clk_out2_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6, routed)           1.039     1.041    clk
    SLICE_X46Y25         FDRE                                         r  counter_reg[3]/C
                         clock pessimism             -0.259     0.782    
    SLICE_X46Y25         FDRE (Hold_fdre_C_R)         0.006     0.788    counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.788    
                         arrival time                           1.166    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out2_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.146ns (38.027%)  route 0.238ns (61.973%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.041ns
    Source Clock Delay      (SCD):    0.782ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          0.768     0.768    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.925    -1.157 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.133    -0.024    ck/clock_i/clk_wiz_0/inst/clk_out2_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6, routed)           0.780     0.782    clk
    SLICE_X46Y25         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y25         FDRE (Prop_fdre_C_Q)         0.118     0.900 f  counter_reg[0]/Q
                         net (fo=7, routed)           0.082     0.982    counter[0]
    SLICE_X47Y25         LUT5 (Prop_lut5_I3_O)        0.028     1.010 r  counter[4]_i_1/O
                         net (fo=5, routed)           0.156     1.166    counter[4]_i_1_n_0
    SLICE_X46Y25         FDRE                                         r  counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.038     1.038    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.267    -1.229 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.201    -0.028    ck/clock_i/clk_wiz_0/inst/clk_out2_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6, routed)           1.039     1.041    clk
    SLICE_X46Y25         FDRE                                         r  counter_reg[4]/C
                         clock pessimism             -0.259     0.782    
    SLICE_X46Y25         FDRE (Hold_fdre_C_R)         0.006     0.788    counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.788    
                         arrival time                           1.166    
  -------------------------------------------------------------------
                         slack                                  0.378    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clock_clk_wiz_0_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.408         200.000     198.592    BUFGCTRL_X0Y2    ck/clock_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.071         200.000     198.929    MMCME2_ADV_X1Y0  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            0.750         200.000     199.250    SLICE_X46Y25     counter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.750         200.000     199.250    SLICE_X46Y25     counter_reg[4]/C
Min Period        n/a     FDRE/C              n/a            0.700         200.000     199.300    SLICE_X46Y27     clk_reduced_reg/C
Min Period        n/a     FDRE/C              n/a            0.700         200.000     199.300    SLICE_X46Y25     counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.700         200.000     199.300    SLICE_X46Y25     counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.700         200.000     199.300    SLICE_X46Y25     counter_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y0  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.400         100.000     99.600     SLICE_X46Y25     counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         100.000     99.600     SLICE_X46Y25     counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         100.000     99.600     SLICE_X46Y25     counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         100.000     99.600     SLICE_X46Y25     counter_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         100.000     99.650     SLICE_X46Y25     counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         100.000     99.650     SLICE_X46Y25     counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         100.000     99.650     SLICE_X46Y25     counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         100.000     99.650     SLICE_X46Y27     clk_reduced_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         100.000     99.650     SLICE_X46Y27     clk_reduced_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         100.000     99.650     SLICE_X46Y25     counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         100.000     99.650     SLICE_X46Y27     clk_reduced_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         100.000     99.650     SLICE_X46Y25     counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         100.000     99.650     SLICE_X46Y25     counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         100.000     99.650     SLICE_X46Y25     counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         100.000     99.650     SLICE_X46Y25     counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         100.000     99.650     SLICE_X46Y25     counter_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         100.000     99.650     SLICE_X46Y25     counter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         100.000     99.650     SLICE_X46Y25     counter_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         100.000     99.650     SLICE_X46Y25     counter_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         100.000     99.650     SLICE_X46Y25     counter_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clock_clk_wiz_0_0
  To Clock:  clkfbout_clock_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clock_clk_wiz_0_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.408         5.000       3.592      BUFGCTRL_X0Y3    ck/clock_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



