INFO-FLOW: Workspace /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1 opened at Sat Sep 14 23:31:01 -03 2024
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute       source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcu200-fsgd2104-2-e 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data single -quiet 
Command       ap_part_info done; 1.09 sec.
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu200:-fsgd2104:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.26 sec.
Execute     ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_compile -name_max_length=50 
INFO: [XFORM 203-1161] The maximum of name length is set into 50.
Command   open_solution done; 1.37 sec.
Execute   set_part xcu200-fsgd2104-2-e 
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data single -quiet 
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcu200:-fsgd2104:-2-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute     add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute     get_default_platform 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 5 -name default 
Execute   config_compile -name_max_length 50 
INFO: [XFORM 203-1161] The maximum of name length is set into 50.
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'src/kernel_kernel.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling src/kernel_kernel.cpp as C++
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       is_encrypted src/kernel_kernel.cpp 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/home/ulisses/Tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "src/kernel_kernel.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel_kernel.pp.0.cpp" 
INFO-FLOW: exec /home/ulisses/Tools/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/ulisses/Tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E src/kernel_kernel.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/autopilot -I /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel_kernel.pp.0.cpp
Command       clang done; 0.92 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel_kernel.pp.0.cpp std=gnu++98 
INFO-FLOW: exec /home/ulisses/Tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel_kernel.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.66 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel_kernel.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/home/ulisses/Tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel_kernel.pp.0.cpp"  -o "/home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /home/ulisses/Tools/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/ulisses/Tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/autopilot -I /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel_kernel.pp.0.cpp -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/useless.bc
Command       clang done; 1.24 sec.
INFO-FLOW: Done: GCC PP time: 2.8 seconds per iteration
Execute       source /home/ulisses/Tools/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /home/ulisses/Tools/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel_kernel.pp.0.cpp std=gnu++98 -directive=/home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/ulisses/Tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel_kernel.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.53 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel_kernel.pp.0.cpp std=gnu++98 -directive=/home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/ulisses/Tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel_kernel.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.52 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /home/ulisses/Tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.kernel_kernel.pp.0.cpp.diag.yml /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel_kernel.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.kernel_kernel.pp.0.cpp.out.log 2> /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.kernel_kernel.pp.0.cpp.err.log 
Command       ap_eval done; 0.57 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel_kernel.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr /home/ulisses/Tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/tidy-3.1.kernel_kernel.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel_kernel.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/tidy-3.1.kernel_kernel.pp.0.cpp.out.log 2> /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/tidy-3.1.kernel_kernel.pp.0.cpp.err.log 
Command         ap_eval done; 1 sec.
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute         ap_eval exec -ignorestderr /home/ulisses/Tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel_kernel.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.kernel_kernel.pp.0.cpp.out.log 2> /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.kernel_kernel.pp.0.cpp.err.log 
Command         ap_eval done; 0.52 sec.
Command       tidy_31 done; 1.55 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 2.7 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel_kernel.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec /home/ulisses/Tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel_kernel.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.07 sec.
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO-FLOW: Processing labels
Execute       clang -src /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel_kernel.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /home/ulisses/Tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel_kernel.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel_kernel.bc" 
INFO-FLOW: exec /home/ulisses/Tools/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/ulisses/Tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel_kernel.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/autopilot -I /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel_kernel.bc
Command       clang done; 1.28 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel_kernel.g.bc -hls-opt -except-internalize kernel0 -L/home/ulisses/Tools/Xilinx/Vivado/2019.2/lnx64/lib -lhlsm -lhlsmc++ -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 0.53 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 930.953 ; gain = 526.004 ; free physical = 364 ; free virtual = 10423
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 930.953 ; gain = 526.004 ; free physical = 364 ; free virtual = 10423
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/a.pp.bc -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/a.pp.0.bc -f 
Execute         llvm-ld /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/home/ulisses/Tools/Xilinx/Vivado/2019.2/lnx64/lib -lfloatconversion -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 0.54 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top kernel0 -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/a.g.0.bc -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-603] Inlining function 'C_drain_IO_L1_out_intra_trans' into 'C_drain_IO_L1_out' (src/kernel_kernel.cpp:962).
INFO: [XFORM 203-603] Inlining function 'C_drain_IO_L1_out_intra_trans' into 'C_drain_IO_L1_out_boundary' (src/kernel_kernel.cpp:1009).
INFO: [XFORM 203-603] Inlining function 'C_drain_IO_L1_out_inter_trans_boundary' into 'C_drain_IO_L1_out_boundary' (src/kernel_kernel.cpp:1017).
INFO: [XFORM 203-603] Inlining function 'C_drain_IO_L1_out_boundary' into 'C_drain_IO_L1_out_boundary_wrapper' (src/kernel_kernel.cpp:1028).
INFO: [XFORM 203-603] Inlining function 'C_drain_IO_L1_out_inter_trans' into 'C_drain_IO_L1_out' (src/kernel_kernel.cpp:970).
Command         transform done; 0.56 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 930.953 ; gain = 526.004 ; free physical = 344 ; free virtual = 10410
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/a.g.1.bc -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.48 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 930.953 ; gain = 526.004 ; free physical = 336 ; free virtual = 10403
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/a.g.1.bc to /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/a.o.1.bc -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1.1.1.1' (src/kernel_kernel.cpp:714) in function 'PE' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (src/kernel_kernel.cpp:1164) in function 'C_drain_IO_L3_out_serialize' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1.1' (src/kernel_kernel.cpp:1100) in function 'C_drain_IO_L2_out_boundary' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1.1' (src/kernel_kernel.cpp:851) in function 'C_drain_IO_L1_out_boundary_wrapper' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1.2' (src/kernel_kernel.cpp:924) in function 'C_drain_IO_L1_out_boundary_wrapper' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1.1' (src/kernel_kernel.cpp:851) in function 'C_drain_IO_L1_out' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (src/kernel_kernel.cpp:482) in function 'B_IO_L2_in_inter_trans_boundary' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (src/kernel_kernel.cpp:411) in function 'B_IO_L2_in_intra_trans' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (src/kernel_kernel.cpp:137) in function 'A_IO_L2_in_inter_trans_boundary' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (src/kernel_kernel.cpp:66) in function 'A_IO_L2_in_intra_trans' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1.1' (src/kernel_kernel.cpp:720) in function 'PE' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1.2' (src/kernel_kernel.cpp:731) in function 'PE' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1.3' (src/kernel_kernel.cpp:740) in function 'PE' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (src/kernel_kernel.cpp:1170) in function 'C_drain_IO_L3_out_serialize' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (src/kernel_kernel.cpp:1100) in function 'C_drain_IO_L2_out_boundary' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (src/kernel_kernel.cpp:860) in function 'C_drain_IO_L1_out_boundary_wrapper' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (src/kernel_kernel.cpp:924) in function 'C_drain_IO_L1_out_boundary_wrapper' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (src/kernel_kernel.cpp:860) in function 'C_drain_IO_L1_out' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (src/kernel_kernel.cpp:482) in function 'B_IO_L2_in_inter_trans_boundary' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (src/kernel_kernel.cpp:418) in function 'B_IO_L2_in_intra_trans' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (src/kernel_kernel.cpp:137) in function 'A_IO_L2_in_inter_trans_boundary' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (src/kernel_kernel.cpp:73) in function 'A_IO_L2_in_intra_trans' completely with a factor of 8.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_kernel.cpp:697) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_kernel.cpp:699) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mem_data_split.V' (src/kernel_kernel.cpp:1168) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V' (src/kernel_kernel.cpp:841) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V' (src/kernel_kernel.cpp:841) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V' (src/kernel_kernel.cpp:397) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V' (src/kernel_kernel.cpp:52) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_split.V' (src/kernel_kernel.cpp:841) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_kernel.cpp:697) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_kernel.cpp:699) in dimension 2 completely.
INFO: [XFORM 203-712] Applying dataflow to function 'kernel0', detected/extracted 24 process function(s): 
	 'A_IO_L3_in_serialize'
	 'A_IO_L3_in'
	 'A_IO_L2_in'
	 'A_IO_L2_in_boundary'
	 'B_IO_L3_in_serialize'
	 'B_IO_L3_in'
	 'B_IO_L2_in'
	 'B_IO_L2_in_boundary'
	 'PE_wrapper130'
	 'PE_wrapper131'
	 'PE_wrapper132'
	 'PE_wrapper'
	 'A_PE_dummy_in133'
	 'A_PE_dummy_in'
	 'B_PE_dummy_in134'
	 'B_PE_dummy_in'
	 'C_drain_IO_L1_out_boundary_wrapper135'
	 'C_drain_IO_L1_out_wrapper136'
	 'C_drain_IO_L1_out_boundary_wrapper'
	 'C_drain_IO_L1_out_wrapper'
	 'C_drain_IO_L2_out_boundary'
	 'C_drain_IO_L2_out'
	 'C_drain_IO_L3_out'
	 'C_drain_IO_L3_out_serialize'.
Command         transform done; 1.47 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
Command         transform done; 0.89 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 930.953 ; gain = 526.004 ; free physical = 305 ; free virtual = 10374
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/a.o.2.bc -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1.1' (src/kernel_kernel.cpp:712:35) in function 'PE'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (src/kernel_kernel.cpp:710:33) in function 'PE'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_kernel.cpp:707:31) in function 'PE'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_kernel.cpp:706:29) in function 'PE'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_kernel.cpp:705:26) in function 'PE'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1.1' (src/kernel_kernel.cpp:1138:35) in function 'C_drain_IO_L3_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (src/kernel_kernel.cpp:1136:33) in function 'C_drain_IO_L3_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_kernel.cpp:1134:31) in function 'C_drain_IO_L3_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_kernel.cpp:1131:29) in function 'C_drain_IO_L3_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_kernel.cpp:1130:26) in function 'C_drain_IO_L3_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (src/kernel_kernel.cpp:1105:37) in function 'C_drain_IO_L2_out_boundary'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_kernel.cpp:1103:35) in function 'C_drain_IO_L2_out_boundary'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_kernel.cpp:1097:29) in function 'C_drain_IO_L2_out_boundary'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_kernel.cpp:1096:27) in function 'C_drain_IO_L2_out_boundary'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1.1' (src/kernel_kernel.cpp:1052:37) in function 'C_drain_IO_L2_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (src/kernel_kernel.cpp:1050:35) in function 'C_drain_IO_L2_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.2.1' (src/kernel_kernel.cpp:1069:37) in function 'C_drain_IO_L2_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.2' (src/kernel_kernel.cpp:1067:35) in function 'C_drain_IO_L2_out'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (src/kernel_kernel.cpp:1047:32) in function 'C_drain_IO_L2_out' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_kernel.cpp:1044:29) in function 'C_drain_IO_L2_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_kernel.cpp:1043:27) in function 'C_drain_IO_L2_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_kernel.cpp:849:26) in function 'C_drain_IO_L1_out_boundary_wrapper135'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2' (src/kernel_kernel.cpp:927:31) in function 'C_drain_IO_L1_out_boundary_wrapper135'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (src/kernel_kernel.cpp:1001:29) in function 'C_drain_IO_L1_out_boundary_wrapper135' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_kernel.cpp:1000:26) in function 'C_drain_IO_L1_out_boundary_wrapper135'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_kernel.cpp:849:26) in function 'C_drain_IO_L1_out_boundary_wrapper'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2' (src/kernel_kernel.cpp:927:31) in function 'C_drain_IO_L1_out_boundary_wrapper'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (src/kernel_kernel.cpp:1001:29) in function 'C_drain_IO_L1_out_boundary_wrapper' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_kernel.cpp:1000:26) in function 'C_drain_IO_L1_out_boundary_wrapper'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_kernel.cpp:849:26) in function 'C_drain_IO_L1_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2.1' (src/kernel_kernel.cpp:885:31) in function 'C_drain_IO_L1_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2.2' (src/kernel_kernel.cpp:899:31) in function 'C_drain_IO_L1_out'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.2' (src/kernel_kernel.cpp:882:28) in function 'C_drain_IO_L1_out' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (src/kernel_kernel.cpp:954:29) in function 'C_drain_IO_L1_out' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_kernel.cpp:953:26) in function 'C_drain_IO_L1_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1.1' (src/kernel_kernel.cpp:823:35) in function 'B_PE_dummy_in134'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (src/kernel_kernel.cpp:821:33) in function 'B_PE_dummy_in134'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_kernel.cpp:818:31) in function 'B_PE_dummy_in134'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_kernel.cpp:817:29) in function 'B_PE_dummy_in134'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_kernel.cpp:816:27) in function 'B_PE_dummy_in134'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1.1' (src/kernel_kernel.cpp:823:35) in function 'B_PE_dummy_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (src/kernel_kernel.cpp:821:33) in function 'B_PE_dummy_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_kernel.cpp:818:31) in function 'B_PE_dummy_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_kernel.cpp:817:29) in function 'B_PE_dummy_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_kernel.cpp:816:27) in function 'B_PE_dummy_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (src/kernel_kernel.cpp:358:33) in function 'B_IO_L3_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_kernel.cpp:355:31) in function 'B_IO_L3_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_kernel.cpp:354:29) in function 'B_IO_L3_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_kernel.cpp:353:26) in function 'B_IO_L3_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_kernel.cpp:409:29) in function 'B_IO_L2_in_intra_trans'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_kernel.cpp:407:27) in function 'B_IO_L2_in_intra_trans'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (src/kernel_kernel.cpp:442:28) in function 'B_IO_L2_in_inter_trans' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1.1' (src/kernel_kernel.cpp:797:35) in function 'A_PE_dummy_in133'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (src/kernel_kernel.cpp:795:33) in function 'A_PE_dummy_in133'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_kernel.cpp:792:31) in function 'A_PE_dummy_in133'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_kernel.cpp:791:29) in function 'A_PE_dummy_in133'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_kernel.cpp:790:27) in function 'A_PE_dummy_in133'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1.1' (src/kernel_kernel.cpp:797:35) in function 'A_PE_dummy_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (src/kernel_kernel.cpp:795:33) in function 'A_PE_dummy_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_kernel.cpp:792:31) in function 'A_PE_dummy_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_kernel.cpp:791:29) in function 'A_PE_dummy_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_kernel.cpp:790:27) in function 'A_PE_dummy_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (src/kernel_kernel.cpp:13:33) in function 'A_IO_L3_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_kernel.cpp:10:31) in function 'A_IO_L3_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_kernel.cpp:9:29) in function 'A_IO_L3_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_kernel.cpp:8:26) in function 'A_IO_L3_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_kernel.cpp:64:29) in function 'A_IO_L2_in_intra_trans'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_kernel.cpp:62:27) in function 'A_IO_L2_in_intra_trans'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (src/kernel_kernel.cpp:97:28) in function 'A_IO_L2_in_inter_trans' : 

more than one sub loop.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 256 on port 'C.V' (src/kernel_kernel.cpp:1175:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 1024 on port 'B.V' (src/kernel_kernel.cpp:386:19). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 1024 on port 'A.V' (src/kernel_kernel.cpp:41:19). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (src/kernel_kernel.cpp:742:10)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V' (src/kernel_kernel.cpp:868:90)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V' (src/kernel_kernel.cpp:868:90)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B.V' (src/kernel_kernel.cpp:493:19)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B.V' (src/kernel_kernel.cpp:453:19)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A.V' (src/kernel_kernel.cpp:148:19)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A.V' (src/kernel_kernel.cpp:108:19)
Command         transform done; 1.91 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1186.953 ; gain = 782.004 ; free physical = 200 ; free virtual = 10086
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 5.93 sec.
Command     elaborate done; 15 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'kernel0' ...
Execute       ap_set_top_model kernel0 
WARNING: [SYN 201-103] Legalizing function name 'kernel0.entry12' to 'kernel0_entry12'.
Execute       get_model_list kernel0 -filter all-wo-channel -topdown 
Execute       preproc_iomode -model kernel0 
Execute       preproc_iomode -model C_drain_IO_L3_out_serialize 
Execute       preproc_iomode -model C_drain_IO_L3_out 
Execute       preproc_iomode -model C_drain_IO_L2_out 
Execute       preproc_iomode -model C_drain_IO_L2_out_boundary 
Execute       preproc_iomode -model C_drain_IO_L1_out_wrapper 
Execute       preproc_iomode -model C_drain_IO_L1_out_boundary_wrapper 
Execute       preproc_iomode -model C_drain_IO_L1_out_wrapper136 
Execute       preproc_iomode -model C_drain_IO_L1_out 
Execute       preproc_iomode -model C_drain_IO_L1_out_boundary_wrapper135 
Execute       preproc_iomode -model B_PE_dummy_in 
Execute       preproc_iomode -model B_PE_dummy_in134 
Execute       preproc_iomode -model A_PE_dummy_in 
Execute       preproc_iomode -model A_PE_dummy_in133 
Execute       preproc_iomode -model PE_wrapper 
Execute       preproc_iomode -model PE_wrapper132 
Execute       preproc_iomode -model PE_wrapper131 
Execute       preproc_iomode -model PE_wrapper130 
Execute       preproc_iomode -model PE 
Execute       preproc_iomode -model B_IO_L2_in_boundary 
Execute       preproc_iomode -model B_IO_L2_in_inter_trans_boundary 
Execute       preproc_iomode -model B_IO_L2_in 
Execute       preproc_iomode -model B_IO_L2_in_intra_trans 
Execute       preproc_iomode -model B_IO_L2_in_inter_trans 
Execute       preproc_iomode -model B_IO_L3_in 
Execute       preproc_iomode -model B_IO_L3_in_serialize 
Execute       preproc_iomode -model A_IO_L2_in_boundary 
Execute       preproc_iomode -model A_IO_L2_in_inter_trans_boundary 
Execute       preproc_iomode -model A_IO_L2_in 
Execute       preproc_iomode -model A_IO_L2_in_intra_trans 
Execute       preproc_iomode -model A_IO_L2_in_inter_trans 
Execute       preproc_iomode -model A_IO_L3_in 
Execute       preproc_iomode -model A_IO_L3_in_serialize 
Execute       preproc_iomode -model kernel0.entry12 
Execute       get_model_list kernel0 -filter all-wo-channel 
INFO-FLOW: Model list for configure: kernel0.entry12 A_IO_L3_in_serialize A_IO_L3_in A_IO_L2_in_inter_trans A_IO_L2_in_intra_trans A_IO_L2_in A_IO_L2_in_inter_trans_boundary A_IO_L2_in_boundary B_IO_L3_in_serialize B_IO_L3_in B_IO_L2_in_inter_trans B_IO_L2_in_intra_trans B_IO_L2_in B_IO_L2_in_inter_trans_boundary B_IO_L2_in_boundary PE PE_wrapper130 PE_wrapper131 PE_wrapper132 PE_wrapper A_PE_dummy_in133 A_PE_dummy_in B_PE_dummy_in134 B_PE_dummy_in C_drain_IO_L1_out_boundary_wrapper135 C_drain_IO_L1_out C_drain_IO_L1_out_wrapper136 C_drain_IO_L1_out_boundary_wrapper C_drain_IO_L1_out_wrapper C_drain_IO_L2_out_boundary C_drain_IO_L2_out C_drain_IO_L3_out C_drain_IO_L3_out_serialize kernel0
INFO-FLOW: Configuring Module : kernel0.entry12 ...
Execute       set_default_model kernel0.entry12 
Execute       apply_spec_resource_limit kernel0.entry12 
INFO-FLOW: Configuring Module : A_IO_L3_in_serialize ...
Execute       set_default_model A_IO_L3_in_serialize 
Execute       apply_spec_resource_limit A_IO_L3_in_serialize 
INFO-FLOW: Configuring Module : A_IO_L3_in ...
Execute       set_default_model A_IO_L3_in 
Execute       apply_spec_resource_limit A_IO_L3_in 
INFO-FLOW: Configuring Module : A_IO_L2_in_inter_trans ...
Execute       set_default_model A_IO_L2_in_inter_trans 
Execute       apply_spec_resource_limit A_IO_L2_in_inter_trans 
INFO-FLOW: Configuring Module : A_IO_L2_in_intra_trans ...
Execute       set_default_model A_IO_L2_in_intra_trans 
Execute       apply_spec_resource_limit A_IO_L2_in_intra_trans 
INFO-FLOW: Configuring Module : A_IO_L2_in ...
Execute       set_default_model A_IO_L2_in 
Execute       apply_spec_resource_limit A_IO_L2_in 
INFO-FLOW: Configuring Module : A_IO_L2_in_inter_trans_boundary ...
Execute       set_default_model A_IO_L2_in_inter_trans_boundary 
Execute       apply_spec_resource_limit A_IO_L2_in_inter_trans_boundary 
INFO-FLOW: Configuring Module : A_IO_L2_in_boundary ...
Execute       set_default_model A_IO_L2_in_boundary 
Execute       apply_spec_resource_limit A_IO_L2_in_boundary 
INFO-FLOW: Configuring Module : B_IO_L3_in_serialize ...
Execute       set_default_model B_IO_L3_in_serialize 
Execute       apply_spec_resource_limit B_IO_L3_in_serialize 
INFO-FLOW: Configuring Module : B_IO_L3_in ...
Execute       set_default_model B_IO_L3_in 
Execute       apply_spec_resource_limit B_IO_L3_in 
INFO-FLOW: Configuring Module : B_IO_L2_in_inter_trans ...
Execute       set_default_model B_IO_L2_in_inter_trans 
Execute       apply_spec_resource_limit B_IO_L2_in_inter_trans 
INFO-FLOW: Configuring Module : B_IO_L2_in_intra_trans ...
Execute       set_default_model B_IO_L2_in_intra_trans 
Execute       apply_spec_resource_limit B_IO_L2_in_intra_trans 
INFO-FLOW: Configuring Module : B_IO_L2_in ...
Execute       set_default_model B_IO_L2_in 
Execute       apply_spec_resource_limit B_IO_L2_in 
INFO-FLOW: Configuring Module : B_IO_L2_in_inter_trans_boundary ...
Execute       set_default_model B_IO_L2_in_inter_trans_boundary 
Execute       apply_spec_resource_limit B_IO_L2_in_inter_trans_boundary 
INFO-FLOW: Configuring Module : B_IO_L2_in_boundary ...
Execute       set_default_model B_IO_L2_in_boundary 
Execute       apply_spec_resource_limit B_IO_L2_in_boundary 
INFO-FLOW: Configuring Module : PE ...
Execute       set_default_model PE 
Execute       apply_spec_resource_limit PE 
INFO-FLOW: Configuring Module : PE_wrapper130 ...
Execute       set_default_model PE_wrapper130 
Execute       apply_spec_resource_limit PE_wrapper130 
INFO-FLOW: Configuring Module : PE_wrapper131 ...
Execute       set_default_model PE_wrapper131 
Execute       apply_spec_resource_limit PE_wrapper131 
INFO-FLOW: Configuring Module : PE_wrapper132 ...
Execute       set_default_model PE_wrapper132 
Execute       apply_spec_resource_limit PE_wrapper132 
INFO-FLOW: Configuring Module : PE_wrapper ...
Execute       set_default_model PE_wrapper 
Execute       apply_spec_resource_limit PE_wrapper 
INFO-FLOW: Configuring Module : A_PE_dummy_in133 ...
Execute       set_default_model A_PE_dummy_in133 
Execute       apply_spec_resource_limit A_PE_dummy_in133 
INFO-FLOW: Configuring Module : A_PE_dummy_in ...
Execute       set_default_model A_PE_dummy_in 
Execute       apply_spec_resource_limit A_PE_dummy_in 
INFO-FLOW: Configuring Module : B_PE_dummy_in134 ...
Execute       set_default_model B_PE_dummy_in134 
Execute       apply_spec_resource_limit B_PE_dummy_in134 
INFO-FLOW: Configuring Module : B_PE_dummy_in ...
Execute       set_default_model B_PE_dummy_in 
Execute       apply_spec_resource_limit B_PE_dummy_in 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_boundary_wrapper135 ...
Execute       set_default_model C_drain_IO_L1_out_boundary_wrapper135 
Execute       apply_spec_resource_limit C_drain_IO_L1_out_boundary_wrapper135 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out ...
Execute       set_default_model C_drain_IO_L1_out 
Execute       apply_spec_resource_limit C_drain_IO_L1_out 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_wrapper136 ...
Execute       set_default_model C_drain_IO_L1_out_wrapper136 
Execute       apply_spec_resource_limit C_drain_IO_L1_out_wrapper136 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_boundary_wrapper ...
Execute       set_default_model C_drain_IO_L1_out_boundary_wrapper 
Execute       apply_spec_resource_limit C_drain_IO_L1_out_boundary_wrapper 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_wrapper ...
Execute       set_default_model C_drain_IO_L1_out_wrapper 
Execute       apply_spec_resource_limit C_drain_IO_L1_out_wrapper 
INFO-FLOW: Configuring Module : C_drain_IO_L2_out_boundary ...
Execute       set_default_model C_drain_IO_L2_out_boundary 
Execute       apply_spec_resource_limit C_drain_IO_L2_out_boundary 
INFO-FLOW: Configuring Module : C_drain_IO_L2_out ...
Execute       set_default_model C_drain_IO_L2_out 
Execute       apply_spec_resource_limit C_drain_IO_L2_out 
INFO-FLOW: Configuring Module : C_drain_IO_L3_out ...
Execute       set_default_model C_drain_IO_L3_out 
Execute       apply_spec_resource_limit C_drain_IO_L3_out 
INFO-FLOW: Configuring Module : C_drain_IO_L3_out_serialize ...
Execute       set_default_model C_drain_IO_L3_out_serialize 
Execute       apply_spec_resource_limit C_drain_IO_L3_out_serialize 
INFO-FLOW: Configuring Module : kernel0 ...
Execute       set_default_model kernel0 
Execute       apply_spec_resource_limit kernel0 
INFO-FLOW: Model list for preprocess: kernel0.entry12 A_IO_L3_in_serialize A_IO_L3_in A_IO_L2_in_inter_trans A_IO_L2_in_intra_trans A_IO_L2_in A_IO_L2_in_inter_trans_boundary A_IO_L2_in_boundary B_IO_L3_in_serialize B_IO_L3_in B_IO_L2_in_inter_trans B_IO_L2_in_intra_trans B_IO_L2_in B_IO_L2_in_inter_trans_boundary B_IO_L2_in_boundary PE PE_wrapper130 PE_wrapper131 PE_wrapper132 PE_wrapper A_PE_dummy_in133 A_PE_dummy_in B_PE_dummy_in134 B_PE_dummy_in C_drain_IO_L1_out_boundary_wrapper135 C_drain_IO_L1_out C_drain_IO_L1_out_wrapper136 C_drain_IO_L1_out_boundary_wrapper C_drain_IO_L1_out_wrapper C_drain_IO_L2_out_boundary C_drain_IO_L2_out C_drain_IO_L3_out C_drain_IO_L3_out_serialize kernel0
INFO-FLOW: Preprocessing Module: kernel0.entry12 ...
Execute       set_default_model kernel0.entry12 
Execute       cdfg_preprocess -model kernel0.entry12 
Execute       rtl_gen_preprocess kernel0.entry12 
INFO-FLOW: Preprocessing Module: A_IO_L3_in_serialize ...
Execute       set_default_model A_IO_L3_in_serialize 
Execute       cdfg_preprocess -model A_IO_L3_in_serialize 
Execute       rtl_gen_preprocess A_IO_L3_in_serialize 
INFO-FLOW: Preprocessing Module: A_IO_L3_in ...
Execute       set_default_model A_IO_L3_in 
Execute       cdfg_preprocess -model A_IO_L3_in 
Execute       rtl_gen_preprocess A_IO_L3_in 
INFO-FLOW: Preprocessing Module: A_IO_L2_in_inter_trans ...
Execute       set_default_model A_IO_L2_in_inter_trans 
Execute       cdfg_preprocess -model A_IO_L2_in_inter_trans 
Execute       rtl_gen_preprocess A_IO_L2_in_inter_trans 
INFO-FLOW: Preprocessing Module: A_IO_L2_in_intra_trans ...
Execute       set_default_model A_IO_L2_in_intra_trans 
Execute       cdfg_preprocess -model A_IO_L2_in_intra_trans 
Execute       rtl_gen_preprocess A_IO_L2_in_intra_trans 
INFO-FLOW: Preprocessing Module: A_IO_L2_in ...
Execute       set_default_model A_IO_L2_in 
Execute       cdfg_preprocess -model A_IO_L2_in 
Execute       rtl_gen_preprocess A_IO_L2_in 
INFO-FLOW: Preprocessing Module: A_IO_L2_in_inter_trans_boundary ...
Execute       set_default_model A_IO_L2_in_inter_trans_boundary 
Execute       cdfg_preprocess -model A_IO_L2_in_inter_trans_boundary 
Execute       rtl_gen_preprocess A_IO_L2_in_inter_trans_boundary 
INFO-FLOW: Preprocessing Module: A_IO_L2_in_boundary ...
Execute       set_default_model A_IO_L2_in_boundary 
Execute       cdfg_preprocess -model A_IO_L2_in_boundary 
Execute       rtl_gen_preprocess A_IO_L2_in_boundary 
INFO-FLOW: Preprocessing Module: B_IO_L3_in_serialize ...
Execute       set_default_model B_IO_L3_in_serialize 
Execute       cdfg_preprocess -model B_IO_L3_in_serialize 
Execute       rtl_gen_preprocess B_IO_L3_in_serialize 
INFO-FLOW: Preprocessing Module: B_IO_L3_in ...
Execute       set_default_model B_IO_L3_in 
Execute       cdfg_preprocess -model B_IO_L3_in 
Execute       rtl_gen_preprocess B_IO_L3_in 
INFO-FLOW: Preprocessing Module: B_IO_L2_in_inter_trans ...
Execute       set_default_model B_IO_L2_in_inter_trans 
Execute       cdfg_preprocess -model B_IO_L2_in_inter_trans 
Execute       rtl_gen_preprocess B_IO_L2_in_inter_trans 
INFO-FLOW: Preprocessing Module: B_IO_L2_in_intra_trans ...
Execute       set_default_model B_IO_L2_in_intra_trans 
Execute       cdfg_preprocess -model B_IO_L2_in_intra_trans 
Execute       rtl_gen_preprocess B_IO_L2_in_intra_trans 
INFO-FLOW: Preprocessing Module: B_IO_L2_in ...
Execute       set_default_model B_IO_L2_in 
Execute       cdfg_preprocess -model B_IO_L2_in 
Execute       rtl_gen_preprocess B_IO_L2_in 
INFO-FLOW: Preprocessing Module: B_IO_L2_in_inter_trans_boundary ...
Execute       set_default_model B_IO_L2_in_inter_trans_boundary 
Execute       cdfg_preprocess -model B_IO_L2_in_inter_trans_boundary 
Execute       rtl_gen_preprocess B_IO_L2_in_inter_trans_boundary 
INFO-FLOW: Preprocessing Module: B_IO_L2_in_boundary ...
Execute       set_default_model B_IO_L2_in_boundary 
Execute       cdfg_preprocess -model B_IO_L2_in_boundary 
Execute       rtl_gen_preprocess B_IO_L2_in_boundary 
INFO-FLOW: Preprocessing Module: PE ...
Execute       set_default_model PE 
Execute       cdfg_preprocess -model PE 
Execute       rtl_gen_preprocess PE 
INFO-FLOW: Preprocessing Module: PE_wrapper130 ...
Execute       set_default_model PE_wrapper130 
Execute       cdfg_preprocess -model PE_wrapper130 
Execute       rtl_gen_preprocess PE_wrapper130 
INFO-FLOW: Preprocessing Module: PE_wrapper131 ...
Execute       set_default_model PE_wrapper131 
Execute       cdfg_preprocess -model PE_wrapper131 
Execute       rtl_gen_preprocess PE_wrapper131 
INFO-FLOW: Preprocessing Module: PE_wrapper132 ...
Execute       set_default_model PE_wrapper132 
Execute       cdfg_preprocess -model PE_wrapper132 
Execute       rtl_gen_preprocess PE_wrapper132 
INFO-FLOW: Preprocessing Module: PE_wrapper ...
Execute       set_default_model PE_wrapper 
Execute       cdfg_preprocess -model PE_wrapper 
Execute       rtl_gen_preprocess PE_wrapper 
INFO-FLOW: Preprocessing Module: A_PE_dummy_in133 ...
Execute       set_default_model A_PE_dummy_in133 
Execute       cdfg_preprocess -model A_PE_dummy_in133 
Execute       rtl_gen_preprocess A_PE_dummy_in133 
INFO-FLOW: Preprocessing Module: A_PE_dummy_in ...
Execute       set_default_model A_PE_dummy_in 
Execute       cdfg_preprocess -model A_PE_dummy_in 
Execute       rtl_gen_preprocess A_PE_dummy_in 
INFO-FLOW: Preprocessing Module: B_PE_dummy_in134 ...
Execute       set_default_model B_PE_dummy_in134 
Execute       cdfg_preprocess -model B_PE_dummy_in134 
Execute       rtl_gen_preprocess B_PE_dummy_in134 
INFO-FLOW: Preprocessing Module: B_PE_dummy_in ...
Execute       set_default_model B_PE_dummy_in 
Execute       cdfg_preprocess -model B_PE_dummy_in 
Execute       rtl_gen_preprocess B_PE_dummy_in 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_boundary_wrapper135 ...
Execute       set_default_model C_drain_IO_L1_out_boundary_wrapper135 
Execute       cdfg_preprocess -model C_drain_IO_L1_out_boundary_wrapper135 
Execute       rtl_gen_preprocess C_drain_IO_L1_out_boundary_wrapper135 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out ...
Execute       set_default_model C_drain_IO_L1_out 
Execute       cdfg_preprocess -model C_drain_IO_L1_out 
Execute       rtl_gen_preprocess C_drain_IO_L1_out 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_wrapper136 ...
Execute       set_default_model C_drain_IO_L1_out_wrapper136 
Execute       cdfg_preprocess -model C_drain_IO_L1_out_wrapper136 
Execute       rtl_gen_preprocess C_drain_IO_L1_out_wrapper136 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_boundary_wrapper ...
Execute       set_default_model C_drain_IO_L1_out_boundary_wrapper 
Execute       cdfg_preprocess -model C_drain_IO_L1_out_boundary_wrapper 
Execute       rtl_gen_preprocess C_drain_IO_L1_out_boundary_wrapper 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_wrapper ...
Execute       set_default_model C_drain_IO_L1_out_wrapper 
Execute       cdfg_preprocess -model C_drain_IO_L1_out_wrapper 
Execute       rtl_gen_preprocess C_drain_IO_L1_out_wrapper 
INFO-FLOW: Preprocessing Module: C_drain_IO_L2_out_boundary ...
Execute       set_default_model C_drain_IO_L2_out_boundary 
Execute       cdfg_preprocess -model C_drain_IO_L2_out_boundary 
Execute       rtl_gen_preprocess C_drain_IO_L2_out_boundary 
INFO-FLOW: Preprocessing Module: C_drain_IO_L2_out ...
Execute       set_default_model C_drain_IO_L2_out 
Execute       cdfg_preprocess -model C_drain_IO_L2_out 
Execute       rtl_gen_preprocess C_drain_IO_L2_out 
INFO-FLOW: Preprocessing Module: C_drain_IO_L3_out ...
Execute       set_default_model C_drain_IO_L3_out 
Execute       cdfg_preprocess -model C_drain_IO_L3_out 
Execute       rtl_gen_preprocess C_drain_IO_L3_out 
INFO-FLOW: Preprocessing Module: C_drain_IO_L3_out_serialize ...
Execute       set_default_model C_drain_IO_L3_out_serialize 
Execute       cdfg_preprocess -model C_drain_IO_L3_out_serialize 
Execute       rtl_gen_preprocess C_drain_IO_L3_out_serialize 
INFO-FLOW: Preprocessing Module: kernel0 ...
Execute       set_default_model kernel0 
Execute       cdfg_preprocess -model kernel0 
Execute       rtl_gen_preprocess kernel0 
INFO-FLOW: Model list for synthesis: kernel0.entry12 A_IO_L3_in_serialize A_IO_L3_in A_IO_L2_in_inter_trans A_IO_L2_in_intra_trans A_IO_L2_in A_IO_L2_in_inter_trans_boundary A_IO_L2_in_boundary B_IO_L3_in_serialize B_IO_L3_in B_IO_L2_in_inter_trans B_IO_L2_in_intra_trans B_IO_L2_in B_IO_L2_in_inter_trans_boundary B_IO_L2_in_boundary PE PE_wrapper130 PE_wrapper131 PE_wrapper132 PE_wrapper A_PE_dummy_in133 A_PE_dummy_in B_PE_dummy_in134 B_PE_dummy_in C_drain_IO_L1_out_boundary_wrapper135 C_drain_IO_L1_out C_drain_IO_L1_out_wrapper136 C_drain_IO_L1_out_boundary_wrapper C_drain_IO_L1_out_wrapper C_drain_IO_L2_out_boundary C_drain_IO_L2_out C_drain_IO_L3_out C_drain_IO_L3_out_serialize kernel0
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel0_entry12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model kernel0.entry12 
Execute       schedule -model kernel0.entry12 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.79 seconds; current allocated memory: 468.150 MB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0_entry12.verbose.sched.rpt 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0_entry12.sched.adb -f 
INFO-FLOW: Finish scheduling kernel0.entry12.
Execute       set_default_model kernel0.entry12 
Execute       bind -model kernel0.entry12 
BIND OPTION: model=kernel0.entry12
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 468.228 MB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0_entry12.verbose.bind.rpt 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0_entry12.bind.adb -f 
INFO-FLOW: Finish binding kernel0.entry12.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L3_in_serialize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model A_IO_L3_in_serialize 
Execute       schedule -model A_IO_L3_in_serialize 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 468.336 MB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L3_in_serialize.verbose.sched.rpt 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L3_in_serialize.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L3_in_serialize.
Execute       set_default_model A_IO_L3_in_serialize 
Execute       bind -model A_IO_L3_in_serialize 
BIND OPTION: model=A_IO_L3_in_serialize
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 468.477 MB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L3_in_serialize.verbose.bind.rpt 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L3_in_serialize.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L3_in_serialize.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L3_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model A_IO_L3_in 
Execute       schedule -model A_IO_L3_in 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 468.549 MB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L3_in.verbose.sched.rpt 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L3_in.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L3_in.
Execute       set_default_model A_IO_L3_in 
Execute       bind -model A_IO_L3_in 
BIND OPTION: model=A_IO_L3_in
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 468.672 MB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L3_in.verbose.bind.rpt 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L3_in.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L3_in.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_inter_trans' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model A_IO_L2_in_inter_trans 
Execute       schedule -model A_IO_L2_in_inter_trans 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 468.865 MB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans.verbose.sched.rpt 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in_inter_trans.
Execute       set_default_model A_IO_L2_in_inter_trans 
Execute       bind -model A_IO_L2_in_inter_trans 
BIND OPTION: model=A_IO_L2_in_inter_trans
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 469.051 MB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans.verbose.bind.rpt 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in_inter_trans.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_intra_trans' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model A_IO_L2_in_intra_trans 
Execute       schedule -model A_IO_L2_in_intra_trans 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 469.216 MB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in_intra_trans.verbose.sched.rpt 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in_intra_trans.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in_intra_trans.
Execute       set_default_model A_IO_L2_in_intra_trans 
Execute       bind -model A_IO_L2_in_intra_trans 
BIND OPTION: model=A_IO_L2_in_intra_trans
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 469.457 MB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in_intra_trans.verbose.bind.rpt 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in_intra_trans.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in_intra_trans.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model A_IO_L2_in 
Execute       schedule -model A_IO_L2_in 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 469.648 MB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in.verbose.sched.rpt 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in.
Execute       set_default_model A_IO_L2_in 
Execute       bind -model A_IO_L2_in 
BIND OPTION: model=A_IO_L2_in
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 469.854 MB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in.verbose.bind.rpt 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_inter_trans_boundary' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model A_IO_L2_in_inter_trans_boundary 
Execute       schedule -model A_IO_L2_in_inter_trans_boundary 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 469.997 MB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans_boundary.verbose.sched.rpt 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans_boundary.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in_inter_trans_boundary.
Execute       set_default_model A_IO_L2_in_inter_trans_boundary 
Execute       bind -model A_IO_L2_in_inter_trans_boundary 
BIND OPTION: model=A_IO_L2_in_inter_trans_boundary
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 470.092 MB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans_boundary.verbose.bind.rpt 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans_boundary.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in_inter_trans_boundary.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_boundary' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model A_IO_L2_in_boundary 
Execute       schedule -model A_IO_L2_in_boundary 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 470.239 MB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in_boundary.verbose.sched.rpt 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in_boundary.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in_boundary.
Execute       set_default_model A_IO_L2_in_boundary 
Execute       bind -model A_IO_L2_in_boundary 
BIND OPTION: model=A_IO_L2_in_boundary
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 470.435 MB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in_boundary.verbose.bind.rpt 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in_boundary.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in_boundary.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L3_in_serialize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model B_IO_L3_in_serialize 
Execute       schedule -model B_IO_L3_in_serialize 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 470.535 MB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L3_in_serialize.verbose.sched.rpt 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L3_in_serialize.sched.adb -f 
INFO-FLOW: Finish scheduling B_IO_L3_in_serialize.
Execute       set_default_model B_IO_L3_in_serialize 
Execute       bind -model B_IO_L3_in_serialize 
BIND OPTION: model=B_IO_L3_in_serialize
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 470.712 MB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L3_in_serialize.verbose.bind.rpt 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L3_in_serialize.bind.adb -f 
INFO-FLOW: Finish binding B_IO_L3_in_serialize.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L3_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model B_IO_L3_in 
Execute       schedule -model B_IO_L3_in 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 470.782 MB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L3_in.verbose.sched.rpt 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L3_in.sched.adb -f 
INFO-FLOW: Finish scheduling B_IO_L3_in.
Execute       set_default_model B_IO_L3_in 
Execute       bind -model B_IO_L3_in 
BIND OPTION: model=B_IO_L3_in
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 470.868 MB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L3_in.verbose.bind.rpt 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L3_in.bind.adb -f 
INFO-FLOW: Finish binding B_IO_L3_in.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in_inter_trans' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model B_IO_L2_in_inter_trans 
Execute       schedule -model B_IO_L2_in_inter_trans 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 470.984 MB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans.verbose.sched.rpt 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans.sched.adb -f 
INFO-FLOW: Finish scheduling B_IO_L2_in_inter_trans.
Execute       set_default_model B_IO_L2_in_inter_trans 
Execute       bind -model B_IO_L2_in_inter_trans 
BIND OPTION: model=B_IO_L2_in_inter_trans
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 471.167 MB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans.verbose.bind.rpt 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans.bind.adb -f 
INFO-FLOW: Finish binding B_IO_L2_in_inter_trans.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in_intra_trans' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model B_IO_L2_in_intra_trans 
Execute       schedule -model B_IO_L2_in_intra_trans 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 471.341 MB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in_intra_trans.verbose.sched.rpt 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in_intra_trans.sched.adb -f 
INFO-FLOW: Finish scheduling B_IO_L2_in_intra_trans.
Execute       set_default_model B_IO_L2_in_intra_trans 
Execute       bind -model B_IO_L2_in_intra_trans 
BIND OPTION: model=B_IO_L2_in_intra_trans
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 471.650 MB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in_intra_trans.verbose.bind.rpt 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in_intra_trans.bind.adb -f 
INFO-FLOW: Finish binding B_IO_L2_in_intra_trans.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model B_IO_L2_in 
Execute       schedule -model B_IO_L2_in 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 471.794 MB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in.verbose.sched.rpt 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in.sched.adb -f 
INFO-FLOW: Finish scheduling B_IO_L2_in.
Execute       set_default_model B_IO_L2_in 
Execute       bind -model B_IO_L2_in 
BIND OPTION: model=B_IO_L2_in
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 472.000 MB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in.verbose.bind.rpt 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in.bind.adb -f 
INFO-FLOW: Finish binding B_IO_L2_in.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in_inter_trans_boundary' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model B_IO_L2_in_inter_trans_boundary 
Execute       schedule -model B_IO_L2_in_inter_trans_boundary 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 472.126 MB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans_boundary.verbose.sched.rpt 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans_boundary.sched.adb -f 
INFO-FLOW: Finish scheduling B_IO_L2_in_inter_trans_boundary.
Execute       set_default_model B_IO_L2_in_inter_trans_boundary 
Execute       bind -model B_IO_L2_in_inter_trans_boundary 
BIND OPTION: model=B_IO_L2_in_inter_trans_boundary
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 472.221 MB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans_boundary.verbose.bind.rpt 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans_boundary.bind.adb -f 
INFO-FLOW: Finish binding B_IO_L2_in_inter_trans_boundary.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in_boundary' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model B_IO_L2_in_boundary 
Execute       schedule -model B_IO_L2_in_boundary 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 472.356 MB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in_boundary.verbose.sched.rpt 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in_boundary.sched.adb -f 
INFO-FLOW: Finish scheduling B_IO_L2_in_boundary.
Execute       set_default_model B_IO_L2_in_boundary 
Execute       bind -model B_IO_L2_in_boundary 
BIND OPTION: model=B_IO_L2_in_boundary
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 472.553 MB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in_boundary.verbose.bind.rpt 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in_boundary.bind.adb -f 
INFO-FLOW: Finish binding B_IO_L2_in_boundary.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model PE 
Execute       schedule -model PE 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 472.944 MB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/PE.verbose.sched.rpt 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/PE.sched.adb -f 
INFO-FLOW: Finish scheduling PE.
Execute       set_default_model PE 
Execute       bind -model PE 
BIND OPTION: model=PE
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 473.544 MB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/PE.verbose.bind.rpt 
Command       syn_report done; 0.11 sec.
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/PE.bind.adb -f 
INFO-FLOW: Finish binding PE.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper130' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model PE_wrapper130 
Execute       schedule -model PE_wrapper130 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 473.709 MB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/PE_wrapper130.verbose.sched.rpt 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/PE_wrapper130.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper130.
Execute       set_default_model PE_wrapper130 
Execute       bind -model PE_wrapper130 
BIND OPTION: model=PE_wrapper130
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 473.800 MB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/PE_wrapper130.verbose.bind.rpt 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/PE_wrapper130.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper130.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper131' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model PE_wrapper131 
Execute       schedule -model PE_wrapper131 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 473.895 MB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/PE_wrapper131.verbose.sched.rpt 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/PE_wrapper131.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper131.
Execute       set_default_model PE_wrapper131 
Execute       bind -model PE_wrapper131 
BIND OPTION: model=PE_wrapper131
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 474.024 MB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/PE_wrapper131.verbose.bind.rpt 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/PE_wrapper131.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper131.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper132' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model PE_wrapper132 
Execute       schedule -model PE_wrapper132 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 474.166 MB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/PE_wrapper132.verbose.sched.rpt 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/PE_wrapper132.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper132.
Execute       set_default_model PE_wrapper132 
Execute       bind -model PE_wrapper132 
BIND OPTION: model=PE_wrapper132
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 474.258 MB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/PE_wrapper132.verbose.bind.rpt 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/PE_wrapper132.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper132.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model PE_wrapper 
Execute       schedule -model PE_wrapper 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 474.357 MB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/PE_wrapper.verbose.sched.rpt 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/PE_wrapper.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper.
Execute       set_default_model PE_wrapper 
Execute       bind -model PE_wrapper 
BIND OPTION: model=PE_wrapper
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 474.485 MB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/PE_wrapper.verbose.bind.rpt 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/PE_wrapper.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_PE_dummy_in133' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model A_PE_dummy_in133 
Execute       schedule -model A_PE_dummy_in133 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 474.613 MB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_PE_dummy_in133.verbose.sched.rpt 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_PE_dummy_in133.sched.adb -f 
INFO-FLOW: Finish scheduling A_PE_dummy_in133.
Execute       set_default_model A_PE_dummy_in133 
Execute       bind -model A_PE_dummy_in133 
BIND OPTION: model=A_PE_dummy_in133
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 474.692 MB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_PE_dummy_in133.verbose.bind.rpt 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_PE_dummy_in133.bind.adb -f 
INFO-FLOW: Finish binding A_PE_dummy_in133.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_PE_dummy_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model A_PE_dummy_in 
Execute       schedule -model A_PE_dummy_in 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 474.750 MB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_PE_dummy_in.verbose.sched.rpt 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_PE_dummy_in.sched.adb -f 
INFO-FLOW: Finish scheduling A_PE_dummy_in.
Execute       set_default_model A_PE_dummy_in 
Execute       bind -model A_PE_dummy_in 
BIND OPTION: model=A_PE_dummy_in
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 474.830 MB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_PE_dummy_in.verbose.bind.rpt 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_PE_dummy_in.bind.adb -f 
INFO-FLOW: Finish binding A_PE_dummy_in.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_PE_dummy_in134' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model B_PE_dummy_in134 
Execute       schedule -model B_PE_dummy_in134 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 474.889 MB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_PE_dummy_in134.verbose.sched.rpt 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_PE_dummy_in134.sched.adb -f 
INFO-FLOW: Finish scheduling B_PE_dummy_in134.
Execute       set_default_model B_PE_dummy_in134 
Execute       bind -model B_PE_dummy_in134 
BIND OPTION: model=B_PE_dummy_in134
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 474.974 MB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_PE_dummy_in134.verbose.bind.rpt 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_PE_dummy_in134.bind.adb -f 
INFO-FLOW: Finish binding B_PE_dummy_in134.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_PE_dummy_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model B_PE_dummy_in 
Execute       schedule -model B_PE_dummy_in 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 475.052 MB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_PE_dummy_in.verbose.sched.rpt 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_PE_dummy_in.sched.adb -f 
INFO-FLOW: Finish scheduling B_PE_dummy_in.
Execute       set_default_model B_PE_dummy_in 
Execute       bind -model B_PE_dummy_in 
BIND OPTION: model=B_PE_dummy_in
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 475.133 MB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_PE_dummy_in.verbose.bind.rpt 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_PE_dummy_in.bind.adb -f 
INFO-FLOW: Finish binding B_PE_dummy_in.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_boundary_wrapper135' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model C_drain_IO_L1_out_boundary_wrapper135 
Execute       schedule -model C_drain_IO_L1_out_boundary_wrapper135 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 475.386 MB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper135.verbose.sched.rpt 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper135.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_boundary_wrapper135.
Execute       set_default_model C_drain_IO_L1_out_boundary_wrapper135 
Execute       bind -model C_drain_IO_L1_out_boundary_wrapper135 
BIND OPTION: model=C_drain_IO_L1_out_boundary_wrapper135
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 475.746 MB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper135.verbose.bind.rpt 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper135.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_boundary_wrapper135.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model C_drain_IO_L1_out 
Execute       schedule -model C_drain_IO_L1_out 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 476.092 MB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out.verbose.sched.rpt 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out.
Execute       set_default_model C_drain_IO_L1_out 
Execute       bind -model C_drain_IO_L1_out 
BIND OPTION: model=C_drain_IO_L1_out
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 476.542 MB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out.verbose.bind.rpt 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper136' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model C_drain_IO_L1_out_wrapper136 
Execute       schedule -model C_drain_IO_L1_out_wrapper136 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 476.622 MB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_wrapper136.verbose.sched.rpt 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_wrapper136.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_wrapper136.
Execute       set_default_model C_drain_IO_L1_out_wrapper136 
Execute       bind -model C_drain_IO_L1_out_wrapper136 
BIND OPTION: model=C_drain_IO_L1_out_wrapper136
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 476.693 MB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_wrapper136.verbose.bind.rpt 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_wrapper136.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_wrapper136.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_boundary_wrapper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model C_drain_IO_L1_out_boundary_wrapper 
Execute       schedule -model C_drain_IO_L1_out_boundary_wrapper 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 476.941 MB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper.verbose.sched.rpt 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_boundary_wrapper.
Execute       set_default_model C_drain_IO_L1_out_boundary_wrapper 
Execute       bind -model C_drain_IO_L1_out_boundary_wrapper 
BIND OPTION: model=C_drain_IO_L1_out_boundary_wrapper
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 477.299 MB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper.verbose.bind.rpt 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_boundary_wrapper.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model C_drain_IO_L1_out_wrapper 
Execute       schedule -model C_drain_IO_L1_out_wrapper 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 477.394 MB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_wrapper.verbose.sched.rpt 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_wrapper.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_wrapper.
Execute       set_default_model C_drain_IO_L1_out_wrapper 
Execute       bind -model C_drain_IO_L1_out_wrapper 
BIND OPTION: model=C_drain_IO_L1_out_wrapper
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 477.462 MB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_wrapper.verbose.bind.rpt 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_wrapper.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_wrapper.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L2_out_boundary' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model C_drain_IO_L2_out_boundary 
Execute       schedule -model C_drain_IO_L2_out_boundary 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 477.527 MB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out_boundary.verbose.sched.rpt 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out_boundary.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L2_out_boundary.
Execute       set_default_model C_drain_IO_L2_out_boundary 
Execute       bind -model C_drain_IO_L2_out_boundary 
BIND OPTION: model=C_drain_IO_L2_out_boundary
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 477.623 MB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out_boundary.verbose.bind.rpt 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out_boundary.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L2_out_boundary.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L2_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model C_drain_IO_L2_out 
Execute       schedule -model C_drain_IO_L2_out 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 477.815 MB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out.verbose.sched.rpt 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L2_out.
Execute       set_default_model C_drain_IO_L2_out 
Execute       bind -model C_drain_IO_L2_out 
BIND OPTION: model=C_drain_IO_L2_out
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 478.053 MB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out.verbose.bind.rpt 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L2_out.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L3_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model C_drain_IO_L3_out 
Execute       schedule -model C_drain_IO_L3_out 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 478.124 MB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L3_out.verbose.sched.rpt 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L3_out.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L3_out.
Execute       set_default_model C_drain_IO_L3_out 
Execute       bind -model C_drain_IO_L3_out 
BIND OPTION: model=C_drain_IO_L3_out
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 478.215 MB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L3_out.verbose.bind.rpt 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L3_out.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L3_out.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L3_out_serialize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model C_drain_IO_L3_out_serialize 
Execute       schedule -model C_drain_IO_L3_out_serialize 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'C_drain_IO_L3_out_serialize' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between fifo read on port 'fifo_C_drain_local_in_V_V' (src/kernel_kernel.cpp:1171->src/kernel_kernel.cpp:1180) and fifo read on port 'fifo_C_drain_local_in_V_V' (src/kernel_kernel.cpp:1171->src/kernel_kernel.cpp:1180).
WARNING: [SCHED 204-68] The II Violation in module 'C_drain_IO_L3_out_serialize' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between fifo read on port 'fifo_C_drain_local_in_V_V' (src/kernel_kernel.cpp:1171->src/kernel_kernel.cpp:1180) and fifo read on port 'fifo_C_drain_local_in_V_V' (src/kernel_kernel.cpp:1171->src/kernel_kernel.cpp:1180).
WARNING: [SCHED 204-68] The II Violation in module 'C_drain_IO_L3_out_serialize' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between fifo read on port 'fifo_C_drain_local_in_V_V' (src/kernel_kernel.cpp:1171->src/kernel_kernel.cpp:1180) and fifo read on port 'fifo_C_drain_local_in_V_V' (src/kernel_kernel.cpp:1171->src/kernel_kernel.cpp:1180).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 478.311 MB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L3_out_serialize.verbose.sched.rpt 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L3_out_serialize.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L3_out_serialize.
Execute       set_default_model C_drain_IO_L3_out_serialize 
Execute       bind -model C_drain_IO_L3_out_serialize 
BIND OPTION: model=C_drain_IO_L3_out_serialize
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 478.513 MB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L3_out_serialize.verbose.bind.rpt 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L3_out_serialize.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L3_out_serialize.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model kernel0 
Execute       schedule -model kernel0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 478.862 MB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.verbose.sched.rpt 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.sched.adb -f 
INFO-FLOW: Finish scheduling kernel0.
Execute       set_default_model kernel0 
Execute       bind -model kernel0 
BIND OPTION: model=kernel0
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.58 sec.
INFO: [HLS 200-111]  Elapsed time: 1.61 seconds; current allocated memory: 481.069 MB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.verbose.bind.rpt 
Command       syn_report done; 0.57 sec.
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.bind.adb -f 
INFO-FLOW: Finish binding kernel0.
Execute       get_model_list kernel0 -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess kernel0.entry12 
Execute       rtl_gen_preprocess A_IO_L3_in_serialize 
Execute       rtl_gen_preprocess A_IO_L3_in 
Execute       rtl_gen_preprocess A_IO_L2_in_inter_trans 
Execute       rtl_gen_preprocess A_IO_L2_in_intra_trans 
Execute       rtl_gen_preprocess A_IO_L2_in 
Execute       rtl_gen_preprocess A_IO_L2_in_inter_trans_boundary 
Execute       rtl_gen_preprocess A_IO_L2_in_boundary 
Execute       rtl_gen_preprocess B_IO_L3_in_serialize 
Execute       rtl_gen_preprocess B_IO_L3_in 
Execute       rtl_gen_preprocess B_IO_L2_in_inter_trans 
Execute       rtl_gen_preprocess B_IO_L2_in_intra_trans 
Execute       rtl_gen_preprocess B_IO_L2_in 
Execute       rtl_gen_preprocess B_IO_L2_in_inter_trans_boundary 
Execute       rtl_gen_preprocess B_IO_L2_in_boundary 
Execute       rtl_gen_preprocess PE 
Execute       rtl_gen_preprocess PE_wrapper130 
Execute       rtl_gen_preprocess PE_wrapper131 
Execute       rtl_gen_preprocess PE_wrapper132 
Execute       rtl_gen_preprocess PE_wrapper 
Execute       rtl_gen_preprocess A_PE_dummy_in133 
Execute       rtl_gen_preprocess A_PE_dummy_in 
Execute       rtl_gen_preprocess B_PE_dummy_in134 
Execute       rtl_gen_preprocess B_PE_dummy_in 
Execute       rtl_gen_preprocess C_drain_IO_L1_out_boundary_wrapper135 
Execute       rtl_gen_preprocess C_drain_IO_L1_out 
Execute       rtl_gen_preprocess C_drain_IO_L1_out_wrapper136 
Execute       rtl_gen_preprocess C_drain_IO_L1_out_boundary_wrapper 
Execute       rtl_gen_preprocess C_drain_IO_L1_out_wrapper 
Execute       rtl_gen_preprocess C_drain_IO_L2_out_boundary 
Execute       rtl_gen_preprocess C_drain_IO_L2_out 
Execute       rtl_gen_preprocess C_drain_IO_L3_out 
Execute       rtl_gen_preprocess C_drain_IO_L3_out_serialize 
Execute       rtl_gen_preprocess kernel0 
INFO-FLOW: Model list for RTL generation: kernel0.entry12 A_IO_L3_in_serialize A_IO_L3_in A_IO_L2_in_inter_trans A_IO_L2_in_intra_trans A_IO_L2_in A_IO_L2_in_inter_trans_boundary A_IO_L2_in_boundary B_IO_L3_in_serialize B_IO_L3_in B_IO_L2_in_inter_trans B_IO_L2_in_intra_trans B_IO_L2_in B_IO_L2_in_inter_trans_boundary B_IO_L2_in_boundary PE PE_wrapper130 PE_wrapper131 PE_wrapper132 PE_wrapper A_PE_dummy_in133 A_PE_dummy_in B_PE_dummy_in134 B_PE_dummy_in C_drain_IO_L1_out_boundary_wrapper135 C_drain_IO_L1_out C_drain_IO_L1_out_wrapper136 C_drain_IO_L1_out_boundary_wrapper C_drain_IO_L1_out_wrapper C_drain_IO_L2_out_boundary C_drain_IO_L2_out C_drain_IO_L3_out C_drain_IO_L3_out_serialize kernel0
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel0_entry12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model kernel0.entry12 -vendor xilinx -mg_file /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0_entry12.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel0_entry12'.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 481.789 MB.
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute       gen_rtl kernel0.entry12 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/systemc/kernel0_entry12 -synmodules kernel0.entry12 A_IO_L3_in_serialize A_IO_L3_in A_IO_L2_in_inter_trans A_IO_L2_in_intra_trans A_IO_L2_in A_IO_L2_in_inter_trans_boundary A_IO_L2_in_boundary B_IO_L3_in_serialize B_IO_L3_in B_IO_L2_in_inter_trans B_IO_L2_in_intra_trans B_IO_L2_in B_IO_L2_in_inter_trans_boundary B_IO_L2_in_boundary PE PE_wrapper130 PE_wrapper131 PE_wrapper132 PE_wrapper A_PE_dummy_in133 A_PE_dummy_in B_PE_dummy_in134 B_PE_dummy_in C_drain_IO_L1_out_boundary_wrapper135 C_drain_IO_L1_out C_drain_IO_L1_out_wrapper136 C_drain_IO_L1_out_boundary_wrapper C_drain_IO_L1_out_wrapper C_drain_IO_L2_out_boundary C_drain_IO_L2_out C_drain_IO_L3_out C_drain_IO_L3_out_serialize kernel0 
Execute       gen_rtl kernel0.entry12 -style xilinx -f -lang vhdl -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/vhdl/kernel0_entry12 
Execute       gen_rtl kernel0.entry12 -style xilinx -f -lang vlog -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/verilog/kernel0_entry12 
Execute       syn_report -csynth -model kernel0.entry12 -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/kernel0_entry12_csynth.rpt 
Execute       syn_report -rtlxml -model kernel0.entry12 -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/kernel0_entry12_csynth.xml 
Execute       syn_report -verbosereport -model kernel0.entry12 -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0_entry12.verbose.rpt 
Execute       db_write -model kernel0.entry12 -f -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0_entry12.adb 
Execute       gen_tb_info kernel0.entry12 -p /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0_entry12 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L3_in_serialize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model A_IO_L3_in_serialize -vendor xilinx -mg_file /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L3_in_serialize.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L3_in_serialize'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 482.524 MB.
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute       gen_rtl A_IO_L3_in_serialize -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/systemc/A_IO_L3_in_serialize -synmodules kernel0.entry12 A_IO_L3_in_serialize A_IO_L3_in A_IO_L2_in_inter_trans A_IO_L2_in_intra_trans A_IO_L2_in A_IO_L2_in_inter_trans_boundary A_IO_L2_in_boundary B_IO_L3_in_serialize B_IO_L3_in B_IO_L2_in_inter_trans B_IO_L2_in_intra_trans B_IO_L2_in B_IO_L2_in_inter_trans_boundary B_IO_L2_in_boundary PE PE_wrapper130 PE_wrapper131 PE_wrapper132 PE_wrapper A_PE_dummy_in133 A_PE_dummy_in B_PE_dummy_in134 B_PE_dummy_in C_drain_IO_L1_out_boundary_wrapper135 C_drain_IO_L1_out C_drain_IO_L1_out_wrapper136 C_drain_IO_L1_out_boundary_wrapper C_drain_IO_L1_out_wrapper C_drain_IO_L2_out_boundary C_drain_IO_L2_out C_drain_IO_L3_out C_drain_IO_L3_out_serialize kernel0 
Execute       gen_rtl A_IO_L3_in_serialize -style xilinx -f -lang vhdl -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/vhdl/A_IO_L3_in_serialize 
Execute       gen_rtl A_IO_L3_in_serialize -style xilinx -f -lang vlog -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/verilog/A_IO_L3_in_serialize 
Execute       syn_report -csynth -model A_IO_L3_in_serialize -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/A_IO_L3_in_serialize_csynth.rpt 
Execute       syn_report -rtlxml -model A_IO_L3_in_serialize -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/A_IO_L3_in_serialize_csynth.xml 
Execute       syn_report -verbosereport -model A_IO_L3_in_serialize -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L3_in_serialize.verbose.rpt 
Execute       db_write -model A_IO_L3_in_serialize -f -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L3_in_serialize.adb 
Execute       gen_tb_info A_IO_L3_in_serialize -p /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L3_in_serialize 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L3_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model A_IO_L3_in -vendor xilinx -mg_file /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L3_in.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L3_in'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 483.144 MB.
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute       gen_rtl A_IO_L3_in -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/systemc/A_IO_L3_in -synmodules kernel0.entry12 A_IO_L3_in_serialize A_IO_L3_in A_IO_L2_in_inter_trans A_IO_L2_in_intra_trans A_IO_L2_in A_IO_L2_in_inter_trans_boundary A_IO_L2_in_boundary B_IO_L3_in_serialize B_IO_L3_in B_IO_L2_in_inter_trans B_IO_L2_in_intra_trans B_IO_L2_in B_IO_L2_in_inter_trans_boundary B_IO_L2_in_boundary PE PE_wrapper130 PE_wrapper131 PE_wrapper132 PE_wrapper A_PE_dummy_in133 A_PE_dummy_in B_PE_dummy_in134 B_PE_dummy_in C_drain_IO_L1_out_boundary_wrapper135 C_drain_IO_L1_out C_drain_IO_L1_out_wrapper136 C_drain_IO_L1_out_boundary_wrapper C_drain_IO_L1_out_wrapper C_drain_IO_L2_out_boundary C_drain_IO_L2_out C_drain_IO_L3_out C_drain_IO_L3_out_serialize kernel0 
Execute       gen_rtl A_IO_L3_in -style xilinx -f -lang vhdl -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/vhdl/A_IO_L3_in 
Execute       gen_rtl A_IO_L3_in -style xilinx -f -lang vlog -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/verilog/A_IO_L3_in 
Execute       syn_report -csynth -model A_IO_L3_in -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/A_IO_L3_in_csynth.rpt 
Execute       syn_report -rtlxml -model A_IO_L3_in -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/A_IO_L3_in_csynth.xml 
Execute       syn_report -verbosereport -model A_IO_L3_in -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L3_in.verbose.rpt 
Execute       db_write -model A_IO_L3_in -f -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L3_in.adb 
Execute       gen_tb_info A_IO_L3_in -p /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L3_in 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_inter_trans' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model A_IO_L2_in_inter_trans -vendor xilinx -mg_file /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_inter_trans'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 483.733 MB.
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute       gen_rtl A_IO_L2_in_inter_trans -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/systemc/A_IO_L2_in_inter_trans -synmodules kernel0.entry12 A_IO_L3_in_serialize A_IO_L3_in A_IO_L2_in_inter_trans A_IO_L2_in_intra_trans A_IO_L2_in A_IO_L2_in_inter_trans_boundary A_IO_L2_in_boundary B_IO_L3_in_serialize B_IO_L3_in B_IO_L2_in_inter_trans B_IO_L2_in_intra_trans B_IO_L2_in B_IO_L2_in_inter_trans_boundary B_IO_L2_in_boundary PE PE_wrapper130 PE_wrapper131 PE_wrapper132 PE_wrapper A_PE_dummy_in133 A_PE_dummy_in B_PE_dummy_in134 B_PE_dummy_in C_drain_IO_L1_out_boundary_wrapper135 C_drain_IO_L1_out C_drain_IO_L1_out_wrapper136 C_drain_IO_L1_out_boundary_wrapper C_drain_IO_L1_out_wrapper C_drain_IO_L2_out_boundary C_drain_IO_L2_out C_drain_IO_L3_out C_drain_IO_L3_out_serialize kernel0 
Execute       gen_rtl A_IO_L2_in_inter_trans -style xilinx -f -lang vhdl -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/vhdl/A_IO_L2_in_inter_trans 
Execute       gen_rtl A_IO_L2_in_inter_trans -style xilinx -f -lang vlog -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/verilog/A_IO_L2_in_inter_trans 
Execute       syn_report -csynth -model A_IO_L2_in_inter_trans -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/A_IO_L2_in_inter_trans_csynth.rpt 
Execute       syn_report -rtlxml -model A_IO_L2_in_inter_trans -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/A_IO_L2_in_inter_trans_csynth.xml 
Execute       syn_report -verbosereport -model A_IO_L2_in_inter_trans -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans.verbose.rpt 
Execute       db_write -model A_IO_L2_in_inter_trans -f -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans.adb 
Execute       gen_tb_info A_IO_L2_in_inter_trans -p /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_intra_trans' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model A_IO_L2_in_intra_trans -vendor xilinx -mg_file /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in_intra_trans.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'kernel0_mux_83_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_intra_trans'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 484.880 MB.
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute       gen_rtl A_IO_L2_in_intra_trans -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/systemc/A_IO_L2_in_intra_trans -synmodules kernel0.entry12 A_IO_L3_in_serialize A_IO_L3_in A_IO_L2_in_inter_trans A_IO_L2_in_intra_trans A_IO_L2_in A_IO_L2_in_inter_trans_boundary A_IO_L2_in_boundary B_IO_L3_in_serialize B_IO_L3_in B_IO_L2_in_inter_trans B_IO_L2_in_intra_trans B_IO_L2_in B_IO_L2_in_inter_trans_boundary B_IO_L2_in_boundary PE PE_wrapper130 PE_wrapper131 PE_wrapper132 PE_wrapper A_PE_dummy_in133 A_PE_dummy_in B_PE_dummy_in134 B_PE_dummy_in C_drain_IO_L1_out_boundary_wrapper135 C_drain_IO_L1_out C_drain_IO_L1_out_wrapper136 C_drain_IO_L1_out_boundary_wrapper C_drain_IO_L1_out_wrapper C_drain_IO_L2_out_boundary C_drain_IO_L2_out C_drain_IO_L3_out C_drain_IO_L3_out_serialize kernel0 
Execute       gen_rtl A_IO_L2_in_intra_trans -style xilinx -f -lang vhdl -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/vhdl/A_IO_L2_in_intra_trans 
Execute       gen_rtl A_IO_L2_in_intra_trans -style xilinx -f -lang vlog -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/verilog/A_IO_L2_in_intra_trans 
Execute       syn_report -csynth -model A_IO_L2_in_intra_trans -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/A_IO_L2_in_intra_trans_csynth.rpt 
Execute       syn_report -rtlxml -model A_IO_L2_in_intra_trans -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/A_IO_L2_in_intra_trans_csynth.xml 
Execute       syn_report -verbosereport -model A_IO_L2_in_intra_trans -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in_intra_trans.verbose.rpt 
Execute       db_write -model A_IO_L2_in_intra_trans -f -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in_intra_trans.adb 
Execute       gen_tb_info A_IO_L2_in_intra_trans -p /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in_intra_trans 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model A_IO_L2_in -vendor xilinx -mg_file /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in'.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 486.171 MB.
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute       gen_rtl A_IO_L2_in -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/systemc/A_IO_L2_in -synmodules kernel0.entry12 A_IO_L3_in_serialize A_IO_L3_in A_IO_L2_in_inter_trans A_IO_L2_in_intra_trans A_IO_L2_in A_IO_L2_in_inter_trans_boundary A_IO_L2_in_boundary B_IO_L3_in_serialize B_IO_L3_in B_IO_L2_in_inter_trans B_IO_L2_in_intra_trans B_IO_L2_in B_IO_L2_in_inter_trans_boundary B_IO_L2_in_boundary PE PE_wrapper130 PE_wrapper131 PE_wrapper132 PE_wrapper A_PE_dummy_in133 A_PE_dummy_in B_PE_dummy_in134 B_PE_dummy_in C_drain_IO_L1_out_boundary_wrapper135 C_drain_IO_L1_out C_drain_IO_L1_out_wrapper136 C_drain_IO_L1_out_boundary_wrapper C_drain_IO_L1_out_wrapper C_drain_IO_L2_out_boundary C_drain_IO_L2_out C_drain_IO_L3_out C_drain_IO_L3_out_serialize kernel0 
Execute       gen_rtl A_IO_L2_in -style xilinx -f -lang vhdl -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/vhdl/A_IO_L2_in 
Execute       gen_rtl A_IO_L2_in -style xilinx -f -lang vlog -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/verilog/A_IO_L2_in 
Execute       syn_report -csynth -model A_IO_L2_in -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/A_IO_L2_in_csynth.rpt 
Execute       syn_report -rtlxml -model A_IO_L2_in -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/A_IO_L2_in_csynth.xml 
Execute       syn_report -verbosereport -model A_IO_L2_in -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in.verbose.rpt 
Execute       db_write -model A_IO_L2_in -f -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in.adb 
Execute       gen_tb_info A_IO_L2_in -p /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_inter_trans_boundary' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model A_IO_L2_in_inter_trans_boundary -vendor xilinx -mg_file /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans_boundary.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_inter_trans_boundary'.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 487.149 MB.
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute       gen_rtl A_IO_L2_in_inter_trans_boundary -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/systemc/A_IO_L2_in_inter_trans_boundary -synmodules kernel0.entry12 A_IO_L3_in_serialize A_IO_L3_in A_IO_L2_in_inter_trans A_IO_L2_in_intra_trans A_IO_L2_in A_IO_L2_in_inter_trans_boundary A_IO_L2_in_boundary B_IO_L3_in_serialize B_IO_L3_in B_IO_L2_in_inter_trans B_IO_L2_in_intra_trans B_IO_L2_in B_IO_L2_in_inter_trans_boundary B_IO_L2_in_boundary PE PE_wrapper130 PE_wrapper131 PE_wrapper132 PE_wrapper A_PE_dummy_in133 A_PE_dummy_in B_PE_dummy_in134 B_PE_dummy_in C_drain_IO_L1_out_boundary_wrapper135 C_drain_IO_L1_out C_drain_IO_L1_out_wrapper136 C_drain_IO_L1_out_boundary_wrapper C_drain_IO_L1_out_wrapper C_drain_IO_L2_out_boundary C_drain_IO_L2_out C_drain_IO_L3_out C_drain_IO_L3_out_serialize kernel0 
Execute       gen_rtl A_IO_L2_in_inter_trans_boundary -style xilinx -f -lang vhdl -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/vhdl/A_IO_L2_in_inter_trans_boundary 
Execute       gen_rtl A_IO_L2_in_inter_trans_boundary -style xilinx -f -lang vlog -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/verilog/A_IO_L2_in_inter_trans_boundary 
Execute       syn_report -csynth -model A_IO_L2_in_inter_trans_boundary -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/A_IO_L2_in_inter_trans_boundary_csynth.rpt 
Execute       syn_report -rtlxml -model A_IO_L2_in_inter_trans_boundary -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/A_IO_L2_in_inter_trans_boundary_csynth.xml 
Execute       syn_report -verbosereport -model A_IO_L2_in_inter_trans_boundary -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans_boundary.verbose.rpt 
Execute       db_write -model A_IO_L2_in_inter_trans_boundary -f -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans_boundary.adb 
Execute       gen_tb_info A_IO_L2_in_inter_trans_boundary -p /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans_boundary 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_boundary' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model A_IO_L2_in_boundary -vendor xilinx -mg_file /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in_boundary.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_boundary'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 487.867 MB.
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute       gen_rtl A_IO_L2_in_boundary -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/systemc/A_IO_L2_in_boundary -synmodules kernel0.entry12 A_IO_L3_in_serialize A_IO_L3_in A_IO_L2_in_inter_trans A_IO_L2_in_intra_trans A_IO_L2_in A_IO_L2_in_inter_trans_boundary A_IO_L2_in_boundary B_IO_L3_in_serialize B_IO_L3_in B_IO_L2_in_inter_trans B_IO_L2_in_intra_trans B_IO_L2_in B_IO_L2_in_inter_trans_boundary B_IO_L2_in_boundary PE PE_wrapper130 PE_wrapper131 PE_wrapper132 PE_wrapper A_PE_dummy_in133 A_PE_dummy_in B_PE_dummy_in134 B_PE_dummy_in C_drain_IO_L1_out_boundary_wrapper135 C_drain_IO_L1_out C_drain_IO_L1_out_wrapper136 C_drain_IO_L1_out_boundary_wrapper C_drain_IO_L1_out_wrapper C_drain_IO_L2_out_boundary C_drain_IO_L2_out C_drain_IO_L3_out C_drain_IO_L3_out_serialize kernel0 
Execute       gen_rtl A_IO_L2_in_boundary -style xilinx -f -lang vhdl -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/vhdl/A_IO_L2_in_boundary 
Execute       gen_rtl A_IO_L2_in_boundary -style xilinx -f -lang vlog -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/verilog/A_IO_L2_in_boundary 
Execute       syn_report -csynth -model A_IO_L2_in_boundary -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/A_IO_L2_in_boundary_csynth.rpt 
Execute       syn_report -rtlxml -model A_IO_L2_in_boundary -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/A_IO_L2_in_boundary_csynth.xml 
Execute       syn_report -verbosereport -model A_IO_L2_in_boundary -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in_boundary.verbose.rpt 
Execute       db_write -model A_IO_L2_in_boundary -f -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in_boundary.adb 
Execute       gen_tb_info A_IO_L2_in_boundary -p /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in_boundary 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L3_in_serialize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model B_IO_L3_in_serialize -vendor xilinx -mg_file /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L3_in_serialize.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L3_in_serialize'.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 489.075 MB.
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute       gen_rtl B_IO_L3_in_serialize -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/systemc/B_IO_L3_in_serialize -synmodules kernel0.entry12 A_IO_L3_in_serialize A_IO_L3_in A_IO_L2_in_inter_trans A_IO_L2_in_intra_trans A_IO_L2_in A_IO_L2_in_inter_trans_boundary A_IO_L2_in_boundary B_IO_L3_in_serialize B_IO_L3_in B_IO_L2_in_inter_trans B_IO_L2_in_intra_trans B_IO_L2_in B_IO_L2_in_inter_trans_boundary B_IO_L2_in_boundary PE PE_wrapper130 PE_wrapper131 PE_wrapper132 PE_wrapper A_PE_dummy_in133 A_PE_dummy_in B_PE_dummy_in134 B_PE_dummy_in C_drain_IO_L1_out_boundary_wrapper135 C_drain_IO_L1_out C_drain_IO_L1_out_wrapper136 C_drain_IO_L1_out_boundary_wrapper C_drain_IO_L1_out_wrapper C_drain_IO_L2_out_boundary C_drain_IO_L2_out C_drain_IO_L3_out C_drain_IO_L3_out_serialize kernel0 
Execute       gen_rtl B_IO_L3_in_serialize -style xilinx -f -lang vhdl -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/vhdl/B_IO_L3_in_serialize 
Execute       gen_rtl B_IO_L3_in_serialize -style xilinx -f -lang vlog -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/verilog/B_IO_L3_in_serialize 
Execute       syn_report -csynth -model B_IO_L3_in_serialize -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/B_IO_L3_in_serialize_csynth.rpt 
Execute       syn_report -rtlxml -model B_IO_L3_in_serialize -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/B_IO_L3_in_serialize_csynth.xml 
Execute       syn_report -verbosereport -model B_IO_L3_in_serialize -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L3_in_serialize.verbose.rpt 
Execute       db_write -model B_IO_L3_in_serialize -f -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L3_in_serialize.adb 
Execute       gen_tb_info B_IO_L3_in_serialize -p /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L3_in_serialize 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L3_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model B_IO_L3_in -vendor xilinx -mg_file /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L3_in.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L3_in'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 489.727 MB.
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute       gen_rtl B_IO_L3_in -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/systemc/B_IO_L3_in -synmodules kernel0.entry12 A_IO_L3_in_serialize A_IO_L3_in A_IO_L2_in_inter_trans A_IO_L2_in_intra_trans A_IO_L2_in A_IO_L2_in_inter_trans_boundary A_IO_L2_in_boundary B_IO_L3_in_serialize B_IO_L3_in B_IO_L2_in_inter_trans B_IO_L2_in_intra_trans B_IO_L2_in B_IO_L2_in_inter_trans_boundary B_IO_L2_in_boundary PE PE_wrapper130 PE_wrapper131 PE_wrapper132 PE_wrapper A_PE_dummy_in133 A_PE_dummy_in B_PE_dummy_in134 B_PE_dummy_in C_drain_IO_L1_out_boundary_wrapper135 C_drain_IO_L1_out C_drain_IO_L1_out_wrapper136 C_drain_IO_L1_out_boundary_wrapper C_drain_IO_L1_out_wrapper C_drain_IO_L2_out_boundary C_drain_IO_L2_out C_drain_IO_L3_out C_drain_IO_L3_out_serialize kernel0 
Execute       gen_rtl B_IO_L3_in -style xilinx -f -lang vhdl -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/vhdl/B_IO_L3_in 
Execute       gen_rtl B_IO_L3_in -style xilinx -f -lang vlog -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/verilog/B_IO_L3_in 
Execute       syn_report -csynth -model B_IO_L3_in -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/B_IO_L3_in_csynth.rpt 
Execute       syn_report -rtlxml -model B_IO_L3_in -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/B_IO_L3_in_csynth.xml 
Execute       syn_report -verbosereport -model B_IO_L3_in -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L3_in.verbose.rpt 
Execute       db_write -model B_IO_L3_in -f -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L3_in.adb 
Execute       gen_tb_info B_IO_L3_in -p /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L3_in 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in_inter_trans' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model B_IO_L2_in_inter_trans -vendor xilinx -mg_file /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in_inter_trans'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 490.345 MB.
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute       gen_rtl B_IO_L2_in_inter_trans -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/systemc/B_IO_L2_in_inter_trans -synmodules kernel0.entry12 A_IO_L3_in_serialize A_IO_L3_in A_IO_L2_in_inter_trans A_IO_L2_in_intra_trans A_IO_L2_in A_IO_L2_in_inter_trans_boundary A_IO_L2_in_boundary B_IO_L3_in_serialize B_IO_L3_in B_IO_L2_in_inter_trans B_IO_L2_in_intra_trans B_IO_L2_in B_IO_L2_in_inter_trans_boundary B_IO_L2_in_boundary PE PE_wrapper130 PE_wrapper131 PE_wrapper132 PE_wrapper A_PE_dummy_in133 A_PE_dummy_in B_PE_dummy_in134 B_PE_dummy_in C_drain_IO_L1_out_boundary_wrapper135 C_drain_IO_L1_out C_drain_IO_L1_out_wrapper136 C_drain_IO_L1_out_boundary_wrapper C_drain_IO_L1_out_wrapper C_drain_IO_L2_out_boundary C_drain_IO_L2_out C_drain_IO_L3_out C_drain_IO_L3_out_serialize kernel0 
Execute       gen_rtl B_IO_L2_in_inter_trans -style xilinx -f -lang vhdl -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/vhdl/B_IO_L2_in_inter_trans 
Execute       gen_rtl B_IO_L2_in_inter_trans -style xilinx -f -lang vlog -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/verilog/B_IO_L2_in_inter_trans 
Execute       syn_report -csynth -model B_IO_L2_in_inter_trans -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/B_IO_L2_in_inter_trans_csynth.rpt 
Execute       syn_report -rtlxml -model B_IO_L2_in_inter_trans -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/B_IO_L2_in_inter_trans_csynth.xml 
Execute       syn_report -verbosereport -model B_IO_L2_in_inter_trans -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans.verbose.rpt 
Execute       db_write -model B_IO_L2_in_inter_trans -f -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans.adb 
Execute       gen_tb_info B_IO_L2_in_inter_trans -p /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in_intra_trans' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model B_IO_L2_in_intra_trans -vendor xilinx -mg_file /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in_intra_trans.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'kernel0_mux_83_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in_intra_trans'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 491.472 MB.
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute       gen_rtl B_IO_L2_in_intra_trans -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/systemc/B_IO_L2_in_intra_trans -synmodules kernel0.entry12 A_IO_L3_in_serialize A_IO_L3_in A_IO_L2_in_inter_trans A_IO_L2_in_intra_trans A_IO_L2_in A_IO_L2_in_inter_trans_boundary A_IO_L2_in_boundary B_IO_L3_in_serialize B_IO_L3_in B_IO_L2_in_inter_trans B_IO_L2_in_intra_trans B_IO_L2_in B_IO_L2_in_inter_trans_boundary B_IO_L2_in_boundary PE PE_wrapper130 PE_wrapper131 PE_wrapper132 PE_wrapper A_PE_dummy_in133 A_PE_dummy_in B_PE_dummy_in134 B_PE_dummy_in C_drain_IO_L1_out_boundary_wrapper135 C_drain_IO_L1_out C_drain_IO_L1_out_wrapper136 C_drain_IO_L1_out_boundary_wrapper C_drain_IO_L1_out_wrapper C_drain_IO_L2_out_boundary C_drain_IO_L2_out C_drain_IO_L3_out C_drain_IO_L3_out_serialize kernel0 
Execute       gen_rtl B_IO_L2_in_intra_trans -style xilinx -f -lang vhdl -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/vhdl/B_IO_L2_in_intra_trans 
Execute       gen_rtl B_IO_L2_in_intra_trans -style xilinx -f -lang vlog -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/verilog/B_IO_L2_in_intra_trans 
Execute       syn_report -csynth -model B_IO_L2_in_intra_trans -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/B_IO_L2_in_intra_trans_csynth.rpt 
Execute       syn_report -rtlxml -model B_IO_L2_in_intra_trans -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/B_IO_L2_in_intra_trans_csynth.xml 
Execute       syn_report -verbosereport -model B_IO_L2_in_intra_trans -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in_intra_trans.verbose.rpt 
Execute       db_write -model B_IO_L2_in_intra_trans -f -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in_intra_trans.adb 
Execute       gen_tb_info B_IO_L2_in_intra_trans -p /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in_intra_trans 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model B_IO_L2_in -vendor xilinx -mg_file /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in'.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 492.887 MB.
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute       gen_rtl B_IO_L2_in -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/systemc/B_IO_L2_in -synmodules kernel0.entry12 A_IO_L3_in_serialize A_IO_L3_in A_IO_L2_in_inter_trans A_IO_L2_in_intra_trans A_IO_L2_in A_IO_L2_in_inter_trans_boundary A_IO_L2_in_boundary B_IO_L3_in_serialize B_IO_L3_in B_IO_L2_in_inter_trans B_IO_L2_in_intra_trans B_IO_L2_in B_IO_L2_in_inter_trans_boundary B_IO_L2_in_boundary PE PE_wrapper130 PE_wrapper131 PE_wrapper132 PE_wrapper A_PE_dummy_in133 A_PE_dummy_in B_PE_dummy_in134 B_PE_dummy_in C_drain_IO_L1_out_boundary_wrapper135 C_drain_IO_L1_out C_drain_IO_L1_out_wrapper136 C_drain_IO_L1_out_boundary_wrapper C_drain_IO_L1_out_wrapper C_drain_IO_L2_out_boundary C_drain_IO_L2_out C_drain_IO_L3_out C_drain_IO_L3_out_serialize kernel0 
Execute       gen_rtl B_IO_L2_in -style xilinx -f -lang vhdl -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/vhdl/B_IO_L2_in 
Execute       gen_rtl B_IO_L2_in -style xilinx -f -lang vlog -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/verilog/B_IO_L2_in 
Execute       syn_report -csynth -model B_IO_L2_in -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/B_IO_L2_in_csynth.rpt 
Execute       syn_report -rtlxml -model B_IO_L2_in -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/B_IO_L2_in_csynth.xml 
Execute       syn_report -verbosereport -model B_IO_L2_in -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in.verbose.rpt 
Execute       db_write -model B_IO_L2_in -f -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in.adb 
Execute       gen_tb_info B_IO_L2_in -p /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in_inter_trans_boundary' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model B_IO_L2_in_inter_trans_boundary -vendor xilinx -mg_file /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans_boundary.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in_inter_trans_boundary'.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 493.902 MB.
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute       gen_rtl B_IO_L2_in_inter_trans_boundary -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/systemc/B_IO_L2_in_inter_trans_boundary -synmodules kernel0.entry12 A_IO_L3_in_serialize A_IO_L3_in A_IO_L2_in_inter_trans A_IO_L2_in_intra_trans A_IO_L2_in A_IO_L2_in_inter_trans_boundary A_IO_L2_in_boundary B_IO_L3_in_serialize B_IO_L3_in B_IO_L2_in_inter_trans B_IO_L2_in_intra_trans B_IO_L2_in B_IO_L2_in_inter_trans_boundary B_IO_L2_in_boundary PE PE_wrapper130 PE_wrapper131 PE_wrapper132 PE_wrapper A_PE_dummy_in133 A_PE_dummy_in B_PE_dummy_in134 B_PE_dummy_in C_drain_IO_L1_out_boundary_wrapper135 C_drain_IO_L1_out C_drain_IO_L1_out_wrapper136 C_drain_IO_L1_out_boundary_wrapper C_drain_IO_L1_out_wrapper C_drain_IO_L2_out_boundary C_drain_IO_L2_out C_drain_IO_L3_out C_drain_IO_L3_out_serialize kernel0 
Execute       gen_rtl B_IO_L2_in_inter_trans_boundary -style xilinx -f -lang vhdl -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/vhdl/B_IO_L2_in_inter_trans_boundary 
Execute       gen_rtl B_IO_L2_in_inter_trans_boundary -style xilinx -f -lang vlog -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/verilog/B_IO_L2_in_inter_trans_boundary 
Execute       syn_report -csynth -model B_IO_L2_in_inter_trans_boundary -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/B_IO_L2_in_inter_trans_boundary_csynth.rpt 
Execute       syn_report -rtlxml -model B_IO_L2_in_inter_trans_boundary -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/B_IO_L2_in_inter_trans_boundary_csynth.xml 
Execute       syn_report -verbosereport -model B_IO_L2_in_inter_trans_boundary -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans_boundary.verbose.rpt 
Execute       db_write -model B_IO_L2_in_inter_trans_boundary -f -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans_boundary.adb 
Execute       gen_tb_info B_IO_L2_in_inter_trans_boundary -p /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans_boundary 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in_boundary' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model B_IO_L2_in_boundary -vendor xilinx -mg_file /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in_boundary.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in_boundary'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 494.591 MB.
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute       gen_rtl B_IO_L2_in_boundary -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/systemc/B_IO_L2_in_boundary -synmodules kernel0.entry12 A_IO_L3_in_serialize A_IO_L3_in A_IO_L2_in_inter_trans A_IO_L2_in_intra_trans A_IO_L2_in A_IO_L2_in_inter_trans_boundary A_IO_L2_in_boundary B_IO_L3_in_serialize B_IO_L3_in B_IO_L2_in_inter_trans B_IO_L2_in_intra_trans B_IO_L2_in B_IO_L2_in_inter_trans_boundary B_IO_L2_in_boundary PE PE_wrapper130 PE_wrapper131 PE_wrapper132 PE_wrapper A_PE_dummy_in133 A_PE_dummy_in B_PE_dummy_in134 B_PE_dummy_in C_drain_IO_L1_out_boundary_wrapper135 C_drain_IO_L1_out C_drain_IO_L1_out_wrapper136 C_drain_IO_L1_out_boundary_wrapper C_drain_IO_L1_out_wrapper C_drain_IO_L2_out_boundary C_drain_IO_L2_out C_drain_IO_L3_out C_drain_IO_L3_out_serialize kernel0 
Execute       gen_rtl B_IO_L2_in_boundary -style xilinx -f -lang vhdl -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/vhdl/B_IO_L2_in_boundary 
Execute       gen_rtl B_IO_L2_in_boundary -style xilinx -f -lang vlog -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/verilog/B_IO_L2_in_boundary 
Execute       syn_report -csynth -model B_IO_L2_in_boundary -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/B_IO_L2_in_boundary_csynth.rpt 
Execute       syn_report -rtlxml -model B_IO_L2_in_boundary -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/B_IO_L2_in_boundary_csynth.xml 
Execute       syn_report -verbosereport -model B_IO_L2_in_boundary -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in_boundary.verbose.rpt 
Execute       db_write -model B_IO_L2_in_boundary -f -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in_boundary.adb 
Execute       gen_tb_info B_IO_L2_in_boundary -p /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in_boundary 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model PE -vendor xilinx -mg_file /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/PE.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'kernel0_fadd_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel0_fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 496.420 MB.
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute       gen_rtl PE -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/systemc/PE -synmodules kernel0.entry12 A_IO_L3_in_serialize A_IO_L3_in A_IO_L2_in_inter_trans A_IO_L2_in_intra_trans A_IO_L2_in A_IO_L2_in_inter_trans_boundary A_IO_L2_in_boundary B_IO_L3_in_serialize B_IO_L3_in B_IO_L2_in_inter_trans B_IO_L2_in_intra_trans B_IO_L2_in B_IO_L2_in_inter_trans_boundary B_IO_L2_in_boundary PE PE_wrapper130 PE_wrapper131 PE_wrapper132 PE_wrapper A_PE_dummy_in133 A_PE_dummy_in B_PE_dummy_in134 B_PE_dummy_in C_drain_IO_L1_out_boundary_wrapper135 C_drain_IO_L1_out C_drain_IO_L1_out_wrapper136 C_drain_IO_L1_out_boundary_wrapper C_drain_IO_L1_out_wrapper C_drain_IO_L2_out_boundary C_drain_IO_L2_out C_drain_IO_L3_out C_drain_IO_L3_out_serialize kernel0 
Execute       gen_rtl PE -style xilinx -f -lang vhdl -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/vhdl/PE 
Execute       gen_rtl PE -style xilinx -f -lang vlog -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/verilog/PE 
Execute       syn_report -csynth -model PE -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/PE_csynth.rpt 
Execute       syn_report -rtlxml -model PE -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/PE_csynth.xml 
Execute       syn_report -verbosereport -model PE -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/PE.verbose.rpt 
Command       syn_report done; 0.14 sec.
Execute       db_write -model PE -f -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/PE.adb 
Execute       gen_tb_info PE -p /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/PE 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper130' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model PE_wrapper130 -vendor xilinx -mg_file /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/PE_wrapper130.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper130'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 498.806 MB.
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute       gen_rtl PE_wrapper130 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/systemc/PE_wrapper130 -synmodules kernel0.entry12 A_IO_L3_in_serialize A_IO_L3_in A_IO_L2_in_inter_trans A_IO_L2_in_intra_trans A_IO_L2_in A_IO_L2_in_inter_trans_boundary A_IO_L2_in_boundary B_IO_L3_in_serialize B_IO_L3_in B_IO_L2_in_inter_trans B_IO_L2_in_intra_trans B_IO_L2_in B_IO_L2_in_inter_trans_boundary B_IO_L2_in_boundary PE PE_wrapper130 PE_wrapper131 PE_wrapper132 PE_wrapper A_PE_dummy_in133 A_PE_dummy_in B_PE_dummy_in134 B_PE_dummy_in C_drain_IO_L1_out_boundary_wrapper135 C_drain_IO_L1_out C_drain_IO_L1_out_wrapper136 C_drain_IO_L1_out_boundary_wrapper C_drain_IO_L1_out_wrapper C_drain_IO_L2_out_boundary C_drain_IO_L2_out C_drain_IO_L3_out C_drain_IO_L3_out_serialize kernel0 
Execute       gen_rtl PE_wrapper130 -style xilinx -f -lang vhdl -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/vhdl/PE_wrapper130 
Execute       gen_rtl PE_wrapper130 -style xilinx -f -lang vlog -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/verilog/PE_wrapper130 
Execute       syn_report -csynth -model PE_wrapper130 -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/PE_wrapper130_csynth.rpt 
Execute       syn_report -rtlxml -model PE_wrapper130 -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/PE_wrapper130_csynth.xml 
Execute       syn_report -verbosereport -model PE_wrapper130 -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/PE_wrapper130.verbose.rpt 
Execute       db_write -model PE_wrapper130 -f -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/PE_wrapper130.adb 
Execute       gen_tb_info PE_wrapper130 -p /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/PE_wrapper130 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper131' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model PE_wrapper131 -vendor xilinx -mg_file /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/PE_wrapper131.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper131'.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 499.300 MB.
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute       gen_rtl PE_wrapper131 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/systemc/PE_wrapper131 -synmodules kernel0.entry12 A_IO_L3_in_serialize A_IO_L3_in A_IO_L2_in_inter_trans A_IO_L2_in_intra_trans A_IO_L2_in A_IO_L2_in_inter_trans_boundary A_IO_L2_in_boundary B_IO_L3_in_serialize B_IO_L3_in B_IO_L2_in_inter_trans B_IO_L2_in_intra_trans B_IO_L2_in B_IO_L2_in_inter_trans_boundary B_IO_L2_in_boundary PE PE_wrapper130 PE_wrapper131 PE_wrapper132 PE_wrapper A_PE_dummy_in133 A_PE_dummy_in B_PE_dummy_in134 B_PE_dummy_in C_drain_IO_L1_out_boundary_wrapper135 C_drain_IO_L1_out C_drain_IO_L1_out_wrapper136 C_drain_IO_L1_out_boundary_wrapper C_drain_IO_L1_out_wrapper C_drain_IO_L2_out_boundary C_drain_IO_L2_out C_drain_IO_L3_out C_drain_IO_L3_out_serialize kernel0 
Execute       gen_rtl PE_wrapper131 -style xilinx -f -lang vhdl -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/vhdl/PE_wrapper131 
Execute       gen_rtl PE_wrapper131 -style xilinx -f -lang vlog -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/verilog/PE_wrapper131 
Execute       syn_report -csynth -model PE_wrapper131 -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/PE_wrapper131_csynth.rpt 
Execute       syn_report -rtlxml -model PE_wrapper131 -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/PE_wrapper131_csynth.xml 
Execute       syn_report -verbosereport -model PE_wrapper131 -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/PE_wrapper131.verbose.rpt 
Execute       db_write -model PE_wrapper131 -f -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/PE_wrapper131.adb 
Execute       gen_tb_info PE_wrapper131 -p /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/PE_wrapper131 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper132' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model PE_wrapper132 -vendor xilinx -mg_file /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/PE_wrapper132.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper132'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 499.748 MB.
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute       gen_rtl PE_wrapper132 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/systemc/PE_wrapper132 -synmodules kernel0.entry12 A_IO_L3_in_serialize A_IO_L3_in A_IO_L2_in_inter_trans A_IO_L2_in_intra_trans A_IO_L2_in A_IO_L2_in_inter_trans_boundary A_IO_L2_in_boundary B_IO_L3_in_serialize B_IO_L3_in B_IO_L2_in_inter_trans B_IO_L2_in_intra_trans B_IO_L2_in B_IO_L2_in_inter_trans_boundary B_IO_L2_in_boundary PE PE_wrapper130 PE_wrapper131 PE_wrapper132 PE_wrapper A_PE_dummy_in133 A_PE_dummy_in B_PE_dummy_in134 B_PE_dummy_in C_drain_IO_L1_out_boundary_wrapper135 C_drain_IO_L1_out C_drain_IO_L1_out_wrapper136 C_drain_IO_L1_out_boundary_wrapper C_drain_IO_L1_out_wrapper C_drain_IO_L2_out_boundary C_drain_IO_L2_out C_drain_IO_L3_out C_drain_IO_L3_out_serialize kernel0 
Execute       gen_rtl PE_wrapper132 -style xilinx -f -lang vhdl -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/vhdl/PE_wrapper132 
Execute       gen_rtl PE_wrapper132 -style xilinx -f -lang vlog -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/verilog/PE_wrapper132 
Execute       syn_report -csynth -model PE_wrapper132 -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/PE_wrapper132_csynth.rpt 
Execute       syn_report -rtlxml -model PE_wrapper132 -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/PE_wrapper132_csynth.xml 
Execute       syn_report -verbosereport -model PE_wrapper132 -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/PE_wrapper132.verbose.rpt 
Execute       db_write -model PE_wrapper132 -f -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/PE_wrapper132.adb 
Execute       gen_tb_info PE_wrapper132 -p /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/PE_wrapper132 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model PE_wrapper -vendor xilinx -mg_file /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/PE_wrapper.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 500.263 MB.
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute       gen_rtl PE_wrapper -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/systemc/PE_wrapper -synmodules kernel0.entry12 A_IO_L3_in_serialize A_IO_L3_in A_IO_L2_in_inter_trans A_IO_L2_in_intra_trans A_IO_L2_in A_IO_L2_in_inter_trans_boundary A_IO_L2_in_boundary B_IO_L3_in_serialize B_IO_L3_in B_IO_L2_in_inter_trans B_IO_L2_in_intra_trans B_IO_L2_in B_IO_L2_in_inter_trans_boundary B_IO_L2_in_boundary PE PE_wrapper130 PE_wrapper131 PE_wrapper132 PE_wrapper A_PE_dummy_in133 A_PE_dummy_in B_PE_dummy_in134 B_PE_dummy_in C_drain_IO_L1_out_boundary_wrapper135 C_drain_IO_L1_out C_drain_IO_L1_out_wrapper136 C_drain_IO_L1_out_boundary_wrapper C_drain_IO_L1_out_wrapper C_drain_IO_L2_out_boundary C_drain_IO_L2_out C_drain_IO_L3_out C_drain_IO_L3_out_serialize kernel0 
Execute       gen_rtl PE_wrapper -style xilinx -f -lang vhdl -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/vhdl/PE_wrapper 
Execute       gen_rtl PE_wrapper -style xilinx -f -lang vlog -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/verilog/PE_wrapper 
Execute       syn_report -csynth -model PE_wrapper -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/PE_wrapper_csynth.rpt 
Execute       syn_report -rtlxml -model PE_wrapper -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/PE_wrapper_csynth.xml 
Execute       syn_report -verbosereport -model PE_wrapper -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/PE_wrapper.verbose.rpt 
Execute       db_write -model PE_wrapper -f -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/PE_wrapper.adb 
Execute       gen_tb_info PE_wrapper -p /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/PE_wrapper 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_PE_dummy_in133' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model A_PE_dummy_in133 -vendor xilinx -mg_file /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_PE_dummy_in133.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_PE_dummy_in133'.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 500.693 MB.
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute       gen_rtl A_PE_dummy_in133 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/systemc/A_PE_dummy_in133 -synmodules kernel0.entry12 A_IO_L3_in_serialize A_IO_L3_in A_IO_L2_in_inter_trans A_IO_L2_in_intra_trans A_IO_L2_in A_IO_L2_in_inter_trans_boundary A_IO_L2_in_boundary B_IO_L3_in_serialize B_IO_L3_in B_IO_L2_in_inter_trans B_IO_L2_in_intra_trans B_IO_L2_in B_IO_L2_in_inter_trans_boundary B_IO_L2_in_boundary PE PE_wrapper130 PE_wrapper131 PE_wrapper132 PE_wrapper A_PE_dummy_in133 A_PE_dummy_in B_PE_dummy_in134 B_PE_dummy_in C_drain_IO_L1_out_boundary_wrapper135 C_drain_IO_L1_out C_drain_IO_L1_out_wrapper136 C_drain_IO_L1_out_boundary_wrapper C_drain_IO_L1_out_wrapper C_drain_IO_L2_out_boundary C_drain_IO_L2_out C_drain_IO_L3_out C_drain_IO_L3_out_serialize kernel0 
Execute       gen_rtl A_PE_dummy_in133 -style xilinx -f -lang vhdl -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/vhdl/A_PE_dummy_in133 
Execute       gen_rtl A_PE_dummy_in133 -style xilinx -f -lang vlog -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/verilog/A_PE_dummy_in133 
Execute       syn_report -csynth -model A_PE_dummy_in133 -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/A_PE_dummy_in133_csynth.rpt 
Execute       syn_report -rtlxml -model A_PE_dummy_in133 -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/A_PE_dummy_in133_csynth.xml 
Execute       syn_report -verbosereport -model A_PE_dummy_in133 -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_PE_dummy_in133.verbose.rpt 
Execute       db_write -model A_PE_dummy_in133 -f -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_PE_dummy_in133.adb 
Execute       gen_tb_info A_PE_dummy_in133 -p /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_PE_dummy_in133 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_PE_dummy_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model A_PE_dummy_in -vendor xilinx -mg_file /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_PE_dummy_in.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_PE_dummy_in'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 501.147 MB.
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute       gen_rtl A_PE_dummy_in -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/systemc/A_PE_dummy_in -synmodules kernel0.entry12 A_IO_L3_in_serialize A_IO_L3_in A_IO_L2_in_inter_trans A_IO_L2_in_intra_trans A_IO_L2_in A_IO_L2_in_inter_trans_boundary A_IO_L2_in_boundary B_IO_L3_in_serialize B_IO_L3_in B_IO_L2_in_inter_trans B_IO_L2_in_intra_trans B_IO_L2_in B_IO_L2_in_inter_trans_boundary B_IO_L2_in_boundary PE PE_wrapper130 PE_wrapper131 PE_wrapper132 PE_wrapper A_PE_dummy_in133 A_PE_dummy_in B_PE_dummy_in134 B_PE_dummy_in C_drain_IO_L1_out_boundary_wrapper135 C_drain_IO_L1_out C_drain_IO_L1_out_wrapper136 C_drain_IO_L1_out_boundary_wrapper C_drain_IO_L1_out_wrapper C_drain_IO_L2_out_boundary C_drain_IO_L2_out C_drain_IO_L3_out C_drain_IO_L3_out_serialize kernel0 
Execute       gen_rtl A_PE_dummy_in -style xilinx -f -lang vhdl -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/vhdl/A_PE_dummy_in 
Execute       gen_rtl A_PE_dummy_in -style xilinx -f -lang vlog -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/verilog/A_PE_dummy_in 
Execute       syn_report -csynth -model A_PE_dummy_in -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/A_PE_dummy_in_csynth.rpt 
Execute       syn_report -rtlxml -model A_PE_dummy_in -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/A_PE_dummy_in_csynth.xml 
Execute       syn_report -verbosereport -model A_PE_dummy_in -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_PE_dummy_in.verbose.rpt 
Execute       db_write -model A_PE_dummy_in -f -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_PE_dummy_in.adb 
Execute       gen_tb_info A_PE_dummy_in -p /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_PE_dummy_in 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_PE_dummy_in134' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model B_PE_dummy_in134 -vendor xilinx -mg_file /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_PE_dummy_in134.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_PE_dummy_in134'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 501.586 MB.
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute       gen_rtl B_PE_dummy_in134 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/systemc/B_PE_dummy_in134 -synmodules kernel0.entry12 A_IO_L3_in_serialize A_IO_L3_in A_IO_L2_in_inter_trans A_IO_L2_in_intra_trans A_IO_L2_in A_IO_L2_in_inter_trans_boundary A_IO_L2_in_boundary B_IO_L3_in_serialize B_IO_L3_in B_IO_L2_in_inter_trans B_IO_L2_in_intra_trans B_IO_L2_in B_IO_L2_in_inter_trans_boundary B_IO_L2_in_boundary PE PE_wrapper130 PE_wrapper131 PE_wrapper132 PE_wrapper A_PE_dummy_in133 A_PE_dummy_in B_PE_dummy_in134 B_PE_dummy_in C_drain_IO_L1_out_boundary_wrapper135 C_drain_IO_L1_out C_drain_IO_L1_out_wrapper136 C_drain_IO_L1_out_boundary_wrapper C_drain_IO_L1_out_wrapper C_drain_IO_L2_out_boundary C_drain_IO_L2_out C_drain_IO_L3_out C_drain_IO_L3_out_serialize kernel0 
Execute       gen_rtl B_PE_dummy_in134 -style xilinx -f -lang vhdl -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/vhdl/B_PE_dummy_in134 
Execute       gen_rtl B_PE_dummy_in134 -style xilinx -f -lang vlog -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/verilog/B_PE_dummy_in134 
Execute       syn_report -csynth -model B_PE_dummy_in134 -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/B_PE_dummy_in134_csynth.rpt 
Execute       syn_report -rtlxml -model B_PE_dummy_in134 -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/B_PE_dummy_in134_csynth.xml 
Execute       syn_report -verbosereport -model B_PE_dummy_in134 -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_PE_dummy_in134.verbose.rpt 
Execute       db_write -model B_PE_dummy_in134 -f -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_PE_dummy_in134.adb 
Execute       gen_tb_info B_PE_dummy_in134 -p /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_PE_dummy_in134 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_PE_dummy_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model B_PE_dummy_in -vendor xilinx -mg_file /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_PE_dummy_in.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_PE_dummy_in'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 502.025 MB.
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute       gen_rtl B_PE_dummy_in -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/systemc/B_PE_dummy_in -synmodules kernel0.entry12 A_IO_L3_in_serialize A_IO_L3_in A_IO_L2_in_inter_trans A_IO_L2_in_intra_trans A_IO_L2_in A_IO_L2_in_inter_trans_boundary A_IO_L2_in_boundary B_IO_L3_in_serialize B_IO_L3_in B_IO_L2_in_inter_trans B_IO_L2_in_intra_trans B_IO_L2_in B_IO_L2_in_inter_trans_boundary B_IO_L2_in_boundary PE PE_wrapper130 PE_wrapper131 PE_wrapper132 PE_wrapper A_PE_dummy_in133 A_PE_dummy_in B_PE_dummy_in134 B_PE_dummy_in C_drain_IO_L1_out_boundary_wrapper135 C_drain_IO_L1_out C_drain_IO_L1_out_wrapper136 C_drain_IO_L1_out_boundary_wrapper C_drain_IO_L1_out_wrapper C_drain_IO_L2_out_boundary C_drain_IO_L2_out C_drain_IO_L3_out C_drain_IO_L3_out_serialize kernel0 
Execute       gen_rtl B_PE_dummy_in -style xilinx -f -lang vhdl -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/vhdl/B_PE_dummy_in 
Execute       gen_rtl B_PE_dummy_in -style xilinx -f -lang vlog -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/verilog/B_PE_dummy_in 
Execute       syn_report -csynth -model B_PE_dummy_in -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/B_PE_dummy_in_csynth.rpt 
Execute       syn_report -rtlxml -model B_PE_dummy_in -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/B_PE_dummy_in_csynth.xml 
Execute       syn_report -verbosereport -model B_PE_dummy_in -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_PE_dummy_in.verbose.rpt 
Execute       db_write -model B_PE_dummy_in -f -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_PE_dummy_in.adb 
Execute       gen_tb_info B_PE_dummy_in -p /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_PE_dummy_in 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_boundary_wrapper135' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model C_drain_IO_L1_out_boundary_wrapper135 -vendor xilinx -mg_file /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper135.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_boundary_wrapper135'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 502.905 MB.
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute       gen_rtl C_drain_IO_L1_out_boundary_wrapper135 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/systemc/C_drain_IO_L1_out_boundary_wrapper135 -synmodules kernel0.entry12 A_IO_L3_in_serialize A_IO_L3_in A_IO_L2_in_inter_trans A_IO_L2_in_intra_trans A_IO_L2_in A_IO_L2_in_inter_trans_boundary A_IO_L2_in_boundary B_IO_L3_in_serialize B_IO_L3_in B_IO_L2_in_inter_trans B_IO_L2_in_intra_trans B_IO_L2_in B_IO_L2_in_inter_trans_boundary B_IO_L2_in_boundary PE PE_wrapper130 PE_wrapper131 PE_wrapper132 PE_wrapper A_PE_dummy_in133 A_PE_dummy_in B_PE_dummy_in134 B_PE_dummy_in C_drain_IO_L1_out_boundary_wrapper135 C_drain_IO_L1_out C_drain_IO_L1_out_wrapper136 C_drain_IO_L1_out_boundary_wrapper C_drain_IO_L1_out_wrapper C_drain_IO_L2_out_boundary C_drain_IO_L2_out C_drain_IO_L3_out C_drain_IO_L3_out_serialize kernel0 
Execute       gen_rtl C_drain_IO_L1_out_boundary_wrapper135 -style xilinx -f -lang vhdl -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/vhdl/C_drain_IO_L1_out_boundary_wrapper135 
Execute       gen_rtl C_drain_IO_L1_out_boundary_wrapper135 -style xilinx -f -lang vlog -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/verilog/C_drain_IO_L1_out_boundary_wrapper135 
Execute       syn_report -csynth -model C_drain_IO_L1_out_boundary_wrapper135 -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/C_drain_IO_L1_out_boundary_wrapper135_csynth.rpt 
Execute       syn_report -rtlxml -model C_drain_IO_L1_out_boundary_wrapper135 -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/C_drain_IO_L1_out_boundary_wrapper135_csynth.xml 
Execute       syn_report -verbosereport -model C_drain_IO_L1_out_boundary_wrapper135 -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper135.verbose.rpt 
Execute       db_write -model C_drain_IO_L1_out_boundary_wrapper135 -f -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper135.adb 
Execute       gen_tb_info C_drain_IO_L1_out_boundary_wrapper135 -p /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper135 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model C_drain_IO_L1_out -vendor xilinx -mg_file /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 505.010 MB.
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute       gen_rtl C_drain_IO_L1_out -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/systemc/C_drain_IO_L1_out -synmodules kernel0.entry12 A_IO_L3_in_serialize A_IO_L3_in A_IO_L2_in_inter_trans A_IO_L2_in_intra_trans A_IO_L2_in A_IO_L2_in_inter_trans_boundary A_IO_L2_in_boundary B_IO_L3_in_serialize B_IO_L3_in B_IO_L2_in_inter_trans B_IO_L2_in_intra_trans B_IO_L2_in B_IO_L2_in_inter_trans_boundary B_IO_L2_in_boundary PE PE_wrapper130 PE_wrapper131 PE_wrapper132 PE_wrapper A_PE_dummy_in133 A_PE_dummy_in B_PE_dummy_in134 B_PE_dummy_in C_drain_IO_L1_out_boundary_wrapper135 C_drain_IO_L1_out C_drain_IO_L1_out_wrapper136 C_drain_IO_L1_out_boundary_wrapper C_drain_IO_L1_out_wrapper C_drain_IO_L2_out_boundary C_drain_IO_L2_out C_drain_IO_L3_out C_drain_IO_L3_out_serialize kernel0 
Execute       gen_rtl C_drain_IO_L1_out -style xilinx -f -lang vhdl -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/vhdl/C_drain_IO_L1_out 
Execute       gen_rtl C_drain_IO_L1_out -style xilinx -f -lang vlog -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/verilog/C_drain_IO_L1_out 
Execute       syn_report -csynth -model C_drain_IO_L1_out -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/C_drain_IO_L1_out_csynth.rpt 
Execute       syn_report -rtlxml -model C_drain_IO_L1_out -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/C_drain_IO_L1_out_csynth.xml 
Execute       syn_report -verbosereport -model C_drain_IO_L1_out -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out.verbose.rpt 
Execute       db_write -model C_drain_IO_L1_out -f -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out.adb 
Execute       gen_tb_info C_drain_IO_L1_out -p /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper136' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model C_drain_IO_L1_out_wrapper136 -vendor xilinx -mg_file /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_wrapper136.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper136'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 506.871 MB.
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute       gen_rtl C_drain_IO_L1_out_wrapper136 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/systemc/C_drain_IO_L1_out_wrapper136 -synmodules kernel0.entry12 A_IO_L3_in_serialize A_IO_L3_in A_IO_L2_in_inter_trans A_IO_L2_in_intra_trans A_IO_L2_in A_IO_L2_in_inter_trans_boundary A_IO_L2_in_boundary B_IO_L3_in_serialize B_IO_L3_in B_IO_L2_in_inter_trans B_IO_L2_in_intra_trans B_IO_L2_in B_IO_L2_in_inter_trans_boundary B_IO_L2_in_boundary PE PE_wrapper130 PE_wrapper131 PE_wrapper132 PE_wrapper A_PE_dummy_in133 A_PE_dummy_in B_PE_dummy_in134 B_PE_dummy_in C_drain_IO_L1_out_boundary_wrapper135 C_drain_IO_L1_out C_drain_IO_L1_out_wrapper136 C_drain_IO_L1_out_boundary_wrapper C_drain_IO_L1_out_wrapper C_drain_IO_L2_out_boundary C_drain_IO_L2_out C_drain_IO_L3_out C_drain_IO_L3_out_serialize kernel0 
Execute       gen_rtl C_drain_IO_L1_out_wrapper136 -style xilinx -f -lang vhdl -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/vhdl/C_drain_IO_L1_out_wrapper136 
Execute       gen_rtl C_drain_IO_L1_out_wrapper136 -style xilinx -f -lang vlog -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/verilog/C_drain_IO_L1_out_wrapper136 
Execute       syn_report -csynth -model C_drain_IO_L1_out_wrapper136 -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/C_drain_IO_L1_out_wrapper136_csynth.rpt 
Execute       syn_report -rtlxml -model C_drain_IO_L1_out_wrapper136 -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/C_drain_IO_L1_out_wrapper136_csynth.xml 
Execute       syn_report -verbosereport -model C_drain_IO_L1_out_wrapper136 -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_wrapper136.verbose.rpt 
Execute       db_write -model C_drain_IO_L1_out_wrapper136 -f -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_wrapper136.adb 
Execute       gen_tb_info C_drain_IO_L1_out_wrapper136 -p /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_wrapper136 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_boundary_wrapper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model C_drain_IO_L1_out_boundary_wrapper -vendor xilinx -mg_file /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_boundary_wrapper'.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 507.629 MB.
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute       gen_rtl C_drain_IO_L1_out_boundary_wrapper -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/systemc/C_drain_IO_L1_out_boundary_wrapper -synmodules kernel0.entry12 A_IO_L3_in_serialize A_IO_L3_in A_IO_L2_in_inter_trans A_IO_L2_in_intra_trans A_IO_L2_in A_IO_L2_in_inter_trans_boundary A_IO_L2_in_boundary B_IO_L3_in_serialize B_IO_L3_in B_IO_L2_in_inter_trans B_IO_L2_in_intra_trans B_IO_L2_in B_IO_L2_in_inter_trans_boundary B_IO_L2_in_boundary PE PE_wrapper130 PE_wrapper131 PE_wrapper132 PE_wrapper A_PE_dummy_in133 A_PE_dummy_in B_PE_dummy_in134 B_PE_dummy_in C_drain_IO_L1_out_boundary_wrapper135 C_drain_IO_L1_out C_drain_IO_L1_out_wrapper136 C_drain_IO_L1_out_boundary_wrapper C_drain_IO_L1_out_wrapper C_drain_IO_L2_out_boundary C_drain_IO_L2_out C_drain_IO_L3_out C_drain_IO_L3_out_serialize kernel0 
Execute       gen_rtl C_drain_IO_L1_out_boundary_wrapper -style xilinx -f -lang vhdl -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/vhdl/C_drain_IO_L1_out_boundary_wrapper 
Execute       gen_rtl C_drain_IO_L1_out_boundary_wrapper -style xilinx -f -lang vlog -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/verilog/C_drain_IO_L1_out_boundary_wrapper 
Execute       syn_report -csynth -model C_drain_IO_L1_out_boundary_wrapper -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/C_drain_IO_L1_out_boundary_wrapper_csynth.rpt 
Execute       syn_report -rtlxml -model C_drain_IO_L1_out_boundary_wrapper -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/C_drain_IO_L1_out_boundary_wrapper_csynth.xml 
Execute       syn_report -verbosereport -model C_drain_IO_L1_out_boundary_wrapper -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper.verbose.rpt 
Execute       db_write -model C_drain_IO_L1_out_boundary_wrapper -f -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper.adb 
Execute       gen_tb_info C_drain_IO_L1_out_boundary_wrapper -p /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model C_drain_IO_L1_out_wrapper -vendor xilinx -mg_file /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_wrapper.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 509.212 MB.
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute       gen_rtl C_drain_IO_L1_out_wrapper -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/systemc/C_drain_IO_L1_out_wrapper -synmodules kernel0.entry12 A_IO_L3_in_serialize A_IO_L3_in A_IO_L2_in_inter_trans A_IO_L2_in_intra_trans A_IO_L2_in A_IO_L2_in_inter_trans_boundary A_IO_L2_in_boundary B_IO_L3_in_serialize B_IO_L3_in B_IO_L2_in_inter_trans B_IO_L2_in_intra_trans B_IO_L2_in B_IO_L2_in_inter_trans_boundary B_IO_L2_in_boundary PE PE_wrapper130 PE_wrapper131 PE_wrapper132 PE_wrapper A_PE_dummy_in133 A_PE_dummy_in B_PE_dummy_in134 B_PE_dummy_in C_drain_IO_L1_out_boundary_wrapper135 C_drain_IO_L1_out C_drain_IO_L1_out_wrapper136 C_drain_IO_L1_out_boundary_wrapper C_drain_IO_L1_out_wrapper C_drain_IO_L2_out_boundary C_drain_IO_L2_out C_drain_IO_L3_out C_drain_IO_L3_out_serialize kernel0 
Execute       gen_rtl C_drain_IO_L1_out_wrapper -style xilinx -f -lang vhdl -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/vhdl/C_drain_IO_L1_out_wrapper 
Execute       gen_rtl C_drain_IO_L1_out_wrapper -style xilinx -f -lang vlog -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/verilog/C_drain_IO_L1_out_wrapper 
Execute       syn_report -csynth -model C_drain_IO_L1_out_wrapper -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/C_drain_IO_L1_out_wrapper_csynth.rpt 
Execute       syn_report -rtlxml -model C_drain_IO_L1_out_wrapper -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/C_drain_IO_L1_out_wrapper_csynth.xml 
Execute       syn_report -verbosereport -model C_drain_IO_L1_out_wrapper -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_wrapper.verbose.rpt 
Execute       db_write -model C_drain_IO_L1_out_wrapper -f -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_wrapper.adb 
Execute       gen_tb_info C_drain_IO_L1_out_wrapper -p /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_wrapper 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L2_out_boundary' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model C_drain_IO_L2_out_boundary -vendor xilinx -mg_file /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out_boundary.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L2_out_boundary'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 509.605 MB.
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute       gen_rtl C_drain_IO_L2_out_boundary -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/systemc/C_drain_IO_L2_out_boundary -synmodules kernel0.entry12 A_IO_L3_in_serialize A_IO_L3_in A_IO_L2_in_inter_trans A_IO_L2_in_intra_trans A_IO_L2_in A_IO_L2_in_inter_trans_boundary A_IO_L2_in_boundary B_IO_L3_in_serialize B_IO_L3_in B_IO_L2_in_inter_trans B_IO_L2_in_intra_trans B_IO_L2_in B_IO_L2_in_inter_trans_boundary B_IO_L2_in_boundary PE PE_wrapper130 PE_wrapper131 PE_wrapper132 PE_wrapper A_PE_dummy_in133 A_PE_dummy_in B_PE_dummy_in134 B_PE_dummy_in C_drain_IO_L1_out_boundary_wrapper135 C_drain_IO_L1_out C_drain_IO_L1_out_wrapper136 C_drain_IO_L1_out_boundary_wrapper C_drain_IO_L1_out_wrapper C_drain_IO_L2_out_boundary C_drain_IO_L2_out C_drain_IO_L3_out C_drain_IO_L3_out_serialize kernel0 
Execute       gen_rtl C_drain_IO_L2_out_boundary -style xilinx -f -lang vhdl -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/vhdl/C_drain_IO_L2_out_boundary 
Execute       gen_rtl C_drain_IO_L2_out_boundary -style xilinx -f -lang vlog -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/verilog/C_drain_IO_L2_out_boundary 
Execute       syn_report -csynth -model C_drain_IO_L2_out_boundary -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/C_drain_IO_L2_out_boundary_csynth.rpt 
Execute       syn_report -rtlxml -model C_drain_IO_L2_out_boundary -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/C_drain_IO_L2_out_boundary_csynth.xml 
Execute       syn_report -verbosereport -model C_drain_IO_L2_out_boundary -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out_boundary.verbose.rpt 
Execute       db_write -model C_drain_IO_L2_out_boundary -f -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out_boundary.adb 
Execute       gen_tb_info C_drain_IO_L2_out_boundary -p /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out_boundary 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L2_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model C_drain_IO_L2_out -vendor xilinx -mg_file /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L2_out'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 510.303 MB.
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute       gen_rtl C_drain_IO_L2_out -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/systemc/C_drain_IO_L2_out -synmodules kernel0.entry12 A_IO_L3_in_serialize A_IO_L3_in A_IO_L2_in_inter_trans A_IO_L2_in_intra_trans A_IO_L2_in A_IO_L2_in_inter_trans_boundary A_IO_L2_in_boundary B_IO_L3_in_serialize B_IO_L3_in B_IO_L2_in_inter_trans B_IO_L2_in_intra_trans B_IO_L2_in B_IO_L2_in_inter_trans_boundary B_IO_L2_in_boundary PE PE_wrapper130 PE_wrapper131 PE_wrapper132 PE_wrapper A_PE_dummy_in133 A_PE_dummy_in B_PE_dummy_in134 B_PE_dummy_in C_drain_IO_L1_out_boundary_wrapper135 C_drain_IO_L1_out C_drain_IO_L1_out_wrapper136 C_drain_IO_L1_out_boundary_wrapper C_drain_IO_L1_out_wrapper C_drain_IO_L2_out_boundary C_drain_IO_L2_out C_drain_IO_L3_out C_drain_IO_L3_out_serialize kernel0 
Execute       gen_rtl C_drain_IO_L2_out -style xilinx -f -lang vhdl -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/vhdl/C_drain_IO_L2_out 
Execute       gen_rtl C_drain_IO_L2_out -style xilinx -f -lang vlog -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/verilog/C_drain_IO_L2_out 
Execute       syn_report -csynth -model C_drain_IO_L2_out -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/C_drain_IO_L2_out_csynth.rpt 
Execute       syn_report -rtlxml -model C_drain_IO_L2_out -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/C_drain_IO_L2_out_csynth.xml 
Execute       syn_report -verbosereport -model C_drain_IO_L2_out -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out.verbose.rpt 
Execute       db_write -model C_drain_IO_L2_out -f -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out.adb 
Execute       gen_tb_info C_drain_IO_L2_out -p /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L3_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model C_drain_IO_L3_out -vendor xilinx -mg_file /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L3_out.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L3_out'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 511.380 MB.
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute       gen_rtl C_drain_IO_L3_out -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/systemc/C_drain_IO_L3_out -synmodules kernel0.entry12 A_IO_L3_in_serialize A_IO_L3_in A_IO_L2_in_inter_trans A_IO_L2_in_intra_trans A_IO_L2_in A_IO_L2_in_inter_trans_boundary A_IO_L2_in_boundary B_IO_L3_in_serialize B_IO_L3_in B_IO_L2_in_inter_trans B_IO_L2_in_intra_trans B_IO_L2_in B_IO_L2_in_inter_trans_boundary B_IO_L2_in_boundary PE PE_wrapper130 PE_wrapper131 PE_wrapper132 PE_wrapper A_PE_dummy_in133 A_PE_dummy_in B_PE_dummy_in134 B_PE_dummy_in C_drain_IO_L1_out_boundary_wrapper135 C_drain_IO_L1_out C_drain_IO_L1_out_wrapper136 C_drain_IO_L1_out_boundary_wrapper C_drain_IO_L1_out_wrapper C_drain_IO_L2_out_boundary C_drain_IO_L2_out C_drain_IO_L3_out C_drain_IO_L3_out_serialize kernel0 
Execute       gen_rtl C_drain_IO_L3_out -style xilinx -f -lang vhdl -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/vhdl/C_drain_IO_L3_out 
Execute       gen_rtl C_drain_IO_L3_out -style xilinx -f -lang vlog -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/verilog/C_drain_IO_L3_out 
Execute       syn_report -csynth -model C_drain_IO_L3_out -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/C_drain_IO_L3_out_csynth.rpt 
Execute       syn_report -rtlxml -model C_drain_IO_L3_out -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/C_drain_IO_L3_out_csynth.xml 
Execute       syn_report -verbosereport -model C_drain_IO_L3_out -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L3_out.verbose.rpt 
Execute       db_write -model C_drain_IO_L3_out -f -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L3_out.adb 
Execute       gen_tb_info C_drain_IO_L3_out -p /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L3_out 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L3_out_serialize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model C_drain_IO_L3_out_serialize -vendor xilinx -mg_file /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L3_out_serialize.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L3_out_serialize'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 512.151 MB.
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute       gen_rtl C_drain_IO_L3_out_serialize -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/systemc/C_drain_IO_L3_out_serialize -synmodules kernel0.entry12 A_IO_L3_in_serialize A_IO_L3_in A_IO_L2_in_inter_trans A_IO_L2_in_intra_trans A_IO_L2_in A_IO_L2_in_inter_trans_boundary A_IO_L2_in_boundary B_IO_L3_in_serialize B_IO_L3_in B_IO_L2_in_inter_trans B_IO_L2_in_intra_trans B_IO_L2_in B_IO_L2_in_inter_trans_boundary B_IO_L2_in_boundary PE PE_wrapper130 PE_wrapper131 PE_wrapper132 PE_wrapper A_PE_dummy_in133 A_PE_dummy_in B_PE_dummy_in134 B_PE_dummy_in C_drain_IO_L1_out_boundary_wrapper135 C_drain_IO_L1_out C_drain_IO_L1_out_wrapper136 C_drain_IO_L1_out_boundary_wrapper C_drain_IO_L1_out_wrapper C_drain_IO_L2_out_boundary C_drain_IO_L2_out C_drain_IO_L3_out C_drain_IO_L3_out_serialize kernel0 
Execute       gen_rtl C_drain_IO_L3_out_serialize -style xilinx -f -lang vhdl -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/vhdl/C_drain_IO_L3_out_serialize 
Execute       gen_rtl C_drain_IO_L3_out_serialize -style xilinx -f -lang vlog -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/verilog/C_drain_IO_L3_out_serialize 
Execute       syn_report -csynth -model C_drain_IO_L3_out_serialize -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/C_drain_IO_L3_out_serialize_csynth.rpt 
Execute       syn_report -rtlxml -model C_drain_IO_L3_out_serialize -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/C_drain_IO_L3_out_serialize_csynth.xml 
Execute       syn_report -verbosereport -model C_drain_IO_L3_out_serialize -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L3_out_serialize.verbose.rpt 
Execute       db_write -model C_drain_IO_L3_out_serialize -f -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L3_out_serialize.adb 
Execute       gen_tb_info C_drain_IO_L3_out_serialize -p /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L3_out_serialize 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model kernel0 -vendor xilinx -mg_file /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel0/gmem_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel0/gmem_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel0/gmem_C' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel0/A_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel0/B_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel0/C_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel0' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'A_V', 'B_V' and 'C_V' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'start_for_C_drain_IO_L1_out_boundary_wrapper135_U0' to 'start_for_C_drain_IO_L1_out_boundary_wrapper135bkb' due to the length limit 50
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel0'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 516.707 MB.
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute       gen_rtl kernel0 -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/systemc/kernel0 -synmodules kernel0.entry12 A_IO_L3_in_serialize A_IO_L3_in A_IO_L2_in_inter_trans A_IO_L2_in_intra_trans A_IO_L2_in A_IO_L2_in_inter_trans_boundary A_IO_L2_in_boundary B_IO_L3_in_serialize B_IO_L3_in B_IO_L2_in_inter_trans B_IO_L2_in_intra_trans B_IO_L2_in B_IO_L2_in_inter_trans_boundary B_IO_L2_in_boundary PE PE_wrapper130 PE_wrapper131 PE_wrapper132 PE_wrapper A_PE_dummy_in133 A_PE_dummy_in B_PE_dummy_in134 B_PE_dummy_in C_drain_IO_L1_out_boundary_wrapper135 C_drain_IO_L1_out C_drain_IO_L1_out_wrapper136 C_drain_IO_L1_out_boundary_wrapper C_drain_IO_L1_out_wrapper C_drain_IO_L2_out_boundary C_drain_IO_L2_out C_drain_IO_L3_out C_drain_IO_L3_out_serialize kernel0 
Execute       gen_rtl kernel0 -istop -style xilinx -f -lang vhdl -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/vhdl/kernel0 
Execute       gen_rtl kernel0 -istop -style xilinx -f -lang vlog -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/verilog/kernel0 
Execute       syn_report -csynth -model kernel0 -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/kernel0_csynth.rpt 
Execute       syn_report -rtlxml -model kernel0 -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/kernel0_csynth.xml 
Execute       syn_report -verbosereport -model kernel0 -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.verbose.rpt 
Command       syn_report done; 0.68 sec.
Execute       db_write -model kernel0 -f -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.adb 
Execute       gen_tb_info kernel0 -p /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0 
Execute       export_constraint_db -f -tool general -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.constraint.tcl 
Execute       syn_report -designview -model kernel0 -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.design.xml 
Command       syn_report done; 0.53 sec.
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model kernel0 -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model kernel0 -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks kernel0 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain kernel0 
INFO-FLOW: Model list for RTL component generation: kernel0.entry12 A_IO_L3_in_serialize A_IO_L3_in A_IO_L2_in_inter_trans A_IO_L2_in_intra_trans A_IO_L2_in A_IO_L2_in_inter_trans_boundary A_IO_L2_in_boundary B_IO_L3_in_serialize B_IO_L3_in B_IO_L2_in_inter_trans B_IO_L2_in_intra_trans B_IO_L2_in B_IO_L2_in_inter_trans_boundary B_IO_L2_in_boundary PE PE_wrapper130 PE_wrapper131 PE_wrapper132 PE_wrapper A_PE_dummy_in133 A_PE_dummy_in B_PE_dummy_in134 B_PE_dummy_in C_drain_IO_L1_out_boundary_wrapper135 C_drain_IO_L1_out C_drain_IO_L1_out_wrapper136 C_drain_IO_L1_out_boundary_wrapper C_drain_IO_L1_out_wrapper C_drain_IO_L2_out_boundary C_drain_IO_L2_out C_drain_IO_L3_out C_drain_IO_L3_out_serialize kernel0
INFO-FLOW: Handling components in module [kernel0_entry12] ... 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0_entry12.compgen.tcl 
INFO-FLOW: Handling components in module [A_IO_L3_in_serialize] ... 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L3_in_serialize.compgen.tcl 
INFO-FLOW: Handling components in module [A_IO_L3_in] ... 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L3_in.compgen.tcl 
INFO-FLOW: Handling components in module [A_IO_L2_in_inter_trans] ... 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans.compgen.tcl 
INFO-FLOW: Handling components in module [A_IO_L2_in_intra_trans] ... 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in_intra_trans.compgen.tcl 
INFO-FLOW: Found component kernel0_mux_83_64_1_1.
INFO-FLOW: Append model kernel0_mux_83_64_1_1
INFO-FLOW: Handling components in module [A_IO_L2_in] ... 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in.compgen.tcl 
INFO-FLOW: Found component A_IO_L2_in_local_A_ping_V.
INFO-FLOW: Append model A_IO_L2_in_local_A_ping_V
INFO-FLOW: Handling components in module [A_IO_L2_in_inter_trans_boundary] ... 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans_boundary.compgen.tcl 
INFO-FLOW: Handling components in module [A_IO_L2_in_boundary] ... 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in_boundary.compgen.tcl 
INFO-FLOW: Handling components in module [B_IO_L3_in_serialize] ... 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L3_in_serialize.compgen.tcl 
INFO-FLOW: Handling components in module [B_IO_L3_in] ... 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L3_in.compgen.tcl 
INFO-FLOW: Handling components in module [B_IO_L2_in_inter_trans] ... 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans.compgen.tcl 
INFO-FLOW: Handling components in module [B_IO_L2_in_intra_trans] ... 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in_intra_trans.compgen.tcl 
INFO-FLOW: Handling components in module [B_IO_L2_in] ... 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in.compgen.tcl 
INFO-FLOW: Handling components in module [B_IO_L2_in_inter_trans_boundary] ... 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans_boundary.compgen.tcl 
INFO-FLOW: Handling components in module [B_IO_L2_in_boundary] ... 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in_boundary.compgen.tcl 
INFO-FLOW: Handling components in module [PE] ... 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/PE.compgen.tcl 
INFO-FLOW: Found component kernel0_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model kernel0_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component kernel0_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model kernel0_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component PE_local_C.
INFO-FLOW: Append model PE_local_C
INFO-FLOW: Handling components in module [PE_wrapper130] ... 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/PE_wrapper130.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper131] ... 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/PE_wrapper131.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper132] ... 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/PE_wrapper132.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper] ... 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/PE_wrapper.compgen.tcl 
INFO-FLOW: Handling components in module [A_PE_dummy_in133] ... 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_PE_dummy_in133.compgen.tcl 
INFO-FLOW: Handling components in module [A_PE_dummy_in] ... 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_PE_dummy_in.compgen.tcl 
INFO-FLOW: Handling components in module [B_PE_dummy_in134] ... 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_PE_dummy_in134.compgen.tcl 
INFO-FLOW: Handling components in module [B_PE_dummy_in] ... 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_PE_dummy_in.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_boundary_wrapper135] ... 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper135.compgen.tcl 
INFO-FLOW: Found component C_drain_IO_L1_out_boundary_wrapper135_local_C_V.
INFO-FLOW: Append model C_drain_IO_L1_out_boundary_wrapper135_local_C_V
INFO-FLOW: Handling components in module [C_drain_IO_L1_out] ... 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_wrapper136] ... 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_wrapper136.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_boundary_wrapper] ... 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_wrapper] ... 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_wrapper.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L2_out_boundary] ... 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out_boundary.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L2_out] ... 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L3_out] ... 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L3_out.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L3_out_serialize] ... 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L3_out_serialize.compgen.tcl 
INFO-FLOW: Handling components in module [kernel0] ... 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.compgen.tcl 
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d13_A.
INFO-FLOW: Append model fifo_w32_d13_A
INFO-FLOW: Found component fifo_w512_d2_A.
INFO-FLOW: Append model fifo_w512_d2_A
INFO-FLOW: Found component fifo_w512_d2_S.
INFO-FLOW: Append model fifo_w512_d2_S
INFO-FLOW: Found component fifo_w512_d2_S.
INFO-FLOW: Append model fifo_w512_d2_S
INFO-FLOW: Found component fifo_w64_d2_S.
INFO-FLOW: Append model fifo_w64_d2_S
INFO-FLOW: Found component fifo_w64_d2_S.
INFO-FLOW: Append model fifo_w64_d2_S
INFO-FLOW: Found component fifo_w512_d2_A.
INFO-FLOW: Append model fifo_w512_d2_A
INFO-FLOW: Found component fifo_w512_d2_S.
INFO-FLOW: Append model fifo_w512_d2_S
INFO-FLOW: Found component fifo_w512_d2_S.
INFO-FLOW: Append model fifo_w512_d2_S
INFO-FLOW: Found component fifo_w64_d2_S.
INFO-FLOW: Append model fifo_w64_d2_S
INFO-FLOW: Found component fifo_w64_d2_S.
INFO-FLOW: Append model fifo_w64_d2_S
INFO-FLOW: Found component fifo_w64_d2_S.
INFO-FLOW: Append model fifo_w64_d2_S
INFO-FLOW: Found component fifo_w64_d2_S.
INFO-FLOW: Append model fifo_w64_d2_S
INFO-FLOW: Found component fifo_w32_d2_S.
INFO-FLOW: Append model fifo_w32_d2_S
INFO-FLOW: Found component fifo_w64_d2_S.
INFO-FLOW: Append model fifo_w64_d2_S
INFO-FLOW: Found component fifo_w64_d2_S.
INFO-FLOW: Append model fifo_w64_d2_S
INFO-FLOW: Found component fifo_w32_d2_S.
INFO-FLOW: Append model fifo_w32_d2_S
INFO-FLOW: Found component fifo_w64_d2_S.
INFO-FLOW: Append model fifo_w64_d2_S
INFO-FLOW: Found component fifo_w64_d2_S.
INFO-FLOW: Append model fifo_w64_d2_S
INFO-FLOW: Found component fifo_w32_d2_S.
INFO-FLOW: Append model fifo_w32_d2_S
INFO-FLOW: Found component fifo_w64_d2_S.
INFO-FLOW: Append model fifo_w64_d2_S
INFO-FLOW: Found component fifo_w64_d2_S.
INFO-FLOW: Append model fifo_w64_d2_S
INFO-FLOW: Found component fifo_w32_d2_S.
INFO-FLOW: Append model fifo_w32_d2_S
INFO-FLOW: Found component fifo_w128_d2_S.
INFO-FLOW: Append model fifo_w128_d2_S
INFO-FLOW: Found component fifo_w128_d2_S.
INFO-FLOW: Append model fifo_w128_d2_S
INFO-FLOW: Found component fifo_w128_d2_S.
INFO-FLOW: Append model fifo_w128_d2_S
INFO-FLOW: Found component fifo_w128_d2_S.
INFO-FLOW: Append model fifo_w128_d2_S
INFO-FLOW: Found component fifo_w128_d2_S.
INFO-FLOW: Append model fifo_w128_d2_S
INFO-FLOW: Found component fifo_w128_d2_S.
INFO-FLOW: Append model fifo_w128_d2_S
INFO-FLOW: Found component fifo_w128_d2_A.
INFO-FLOW: Append model fifo_w128_d2_A
INFO-FLOW: Found component start_for_C_drain_IO_L3_out_serialize_U0.
INFO-FLOW: Append model start_for_C_drain_IO_L3_out_serialize_U0
INFO-FLOW: Found component start_for_A_IO_L3_in_U0.
INFO-FLOW: Append model start_for_A_IO_L3_in_U0
INFO-FLOW: Found component start_for_A_IO_L2_in_U0.
INFO-FLOW: Append model start_for_A_IO_L2_in_U0
INFO-FLOW: Found component start_for_A_IO_L2_in_boundary_U0.
INFO-FLOW: Append model start_for_A_IO_L2_in_boundary_U0
INFO-FLOW: Found component start_for_PE_wrapper130_U0.
INFO-FLOW: Append model start_for_PE_wrapper130_U0
INFO-FLOW: Found component start_for_PE_wrapper132_U0.
INFO-FLOW: Append model start_for_PE_wrapper132_U0
INFO-FLOW: Found component start_for_B_IO_L3_in_U0.
INFO-FLOW: Append model start_for_B_IO_L3_in_U0
INFO-FLOW: Found component start_for_B_IO_L2_in_U0.
INFO-FLOW: Append model start_for_B_IO_L2_in_U0
INFO-FLOW: Found component start_for_B_IO_L2_in_boundary_U0.
INFO-FLOW: Append model start_for_B_IO_L2_in_boundary_U0
INFO-FLOW: Found component start_for_PE_wrapper131_U0.
INFO-FLOW: Append model start_for_PE_wrapper131_U0
INFO-FLOW: Found component start_for_C_drain_IO_L1_out_wrapper136_U0.
INFO-FLOW: Append model start_for_C_drain_IO_L1_out_wrapper136_U0
INFO-FLOW: Found component start_for_PE_wrapper_U0.
INFO-FLOW: Append model start_for_PE_wrapper_U0
INFO-FLOW: Found component start_for_A_PE_dummy_in133_U0.
INFO-FLOW: Append model start_for_A_PE_dummy_in133_U0
INFO-FLOW: Found component start_for_C_drain_IO_L1_out_wrapper_U0.
INFO-FLOW: Append model start_for_C_drain_IO_L1_out_wrapper_U0
INFO-FLOW: Found component start_for_B_PE_dummy_in134_U0.
INFO-FLOW: Append model start_for_B_PE_dummy_in134_U0
INFO-FLOW: Found component start_for_C_drain_IO_L1_out_boundary_wrapper135bkb.
INFO-FLOW: Append model start_for_C_drain_IO_L1_out_boundary_wrapper135bkb
INFO-FLOW: Found component start_for_A_PE_dummy_in_U0.
INFO-FLOW: Append model start_for_A_PE_dummy_in_U0
INFO-FLOW: Found component start_for_B_PE_dummy_in_U0.
INFO-FLOW: Append model start_for_B_PE_dummy_in_U0
INFO-FLOW: Found component start_for_C_drain_IO_L1_out_boundary_wrapper_U0.
INFO-FLOW: Append model start_for_C_drain_IO_L1_out_boundary_wrapper_U0
INFO-FLOW: Found component start_for_C_drain_IO_L2_out_U0.
INFO-FLOW: Append model start_for_C_drain_IO_L2_out_U0
INFO-FLOW: Found component start_for_C_drain_IO_L2_out_boundary_U0.
INFO-FLOW: Append model start_for_C_drain_IO_L2_out_boundary_U0
INFO-FLOW: Found component start_for_C_drain_IO_L3_out_U0.
INFO-FLOW: Append model start_for_C_drain_IO_L3_out_U0
INFO-FLOW: Found component kernel0_control_s_axi.
INFO-FLOW: Append model kernel0_control_s_axi
INFO-FLOW: Found component kernel0_gmem_A_m_axi.
INFO-FLOW: Append model kernel0_gmem_A_m_axi
INFO-FLOW: Found component kernel0_gmem_B_m_axi.
INFO-FLOW: Append model kernel0_gmem_B_m_axi
INFO-FLOW: Found component kernel0_gmem_C_m_axi.
INFO-FLOW: Append model kernel0_gmem_C_m_axi
INFO-FLOW: Append model kernel0_entry12
INFO-FLOW: Append model A_IO_L3_in_serialize
INFO-FLOW: Append model A_IO_L3_in
INFO-FLOW: Append model A_IO_L2_in_inter_trans
INFO-FLOW: Append model A_IO_L2_in_intra_trans
INFO-FLOW: Append model A_IO_L2_in
INFO-FLOW: Append model A_IO_L2_in_inter_trans_boundary
INFO-FLOW: Append model A_IO_L2_in_boundary
INFO-FLOW: Append model B_IO_L3_in_serialize
INFO-FLOW: Append model B_IO_L3_in
INFO-FLOW: Append model B_IO_L2_in_inter_trans
INFO-FLOW: Append model B_IO_L2_in_intra_trans
INFO-FLOW: Append model B_IO_L2_in
INFO-FLOW: Append model B_IO_L2_in_inter_trans_boundary
INFO-FLOW: Append model B_IO_L2_in_boundary
INFO-FLOW: Append model PE
INFO-FLOW: Append model PE_wrapper130
INFO-FLOW: Append model PE_wrapper131
INFO-FLOW: Append model PE_wrapper132
INFO-FLOW: Append model PE_wrapper
INFO-FLOW: Append model A_PE_dummy_in133
INFO-FLOW: Append model A_PE_dummy_in
INFO-FLOW: Append model B_PE_dummy_in134
INFO-FLOW: Append model B_PE_dummy_in
INFO-FLOW: Append model C_drain_IO_L1_out_boundary_wrapper135
INFO-FLOW: Append model C_drain_IO_L1_out
INFO-FLOW: Append model C_drain_IO_L1_out_wrapper136
INFO-FLOW: Append model C_drain_IO_L1_out_boundary_wrapper
INFO-FLOW: Append model C_drain_IO_L1_out_wrapper
INFO-FLOW: Append model C_drain_IO_L2_out_boundary
INFO-FLOW: Append model C_drain_IO_L2_out
INFO-FLOW: Append model C_drain_IO_L3_out
INFO-FLOW: Append model C_drain_IO_L3_out_serialize
INFO-FLOW: Append model kernel0
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: kernel0_mux_83_64_1_1 A_IO_L2_in_local_A_ping_V kernel0_fadd_32ns_32ns_32_4_full_dsp_1 kernel0_fmul_32ns_32ns_32_3_max_dsp_1 PE_local_C C_drain_IO_L1_out_boundary_wrapper135_local_C_V fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d13_A fifo_w512_d2_A fifo_w512_d2_S fifo_w512_d2_S fifo_w64_d2_S fifo_w64_d2_S fifo_w512_d2_A fifo_w512_d2_S fifo_w512_d2_S fifo_w64_d2_S fifo_w64_d2_S fifo_w64_d2_S fifo_w64_d2_S fifo_w32_d2_S fifo_w64_d2_S fifo_w64_d2_S fifo_w32_d2_S fifo_w64_d2_S fifo_w64_d2_S fifo_w32_d2_S fifo_w64_d2_S fifo_w64_d2_S fifo_w32_d2_S fifo_w128_d2_S fifo_w128_d2_S fifo_w128_d2_S fifo_w128_d2_S fifo_w128_d2_S fifo_w128_d2_S fifo_w128_d2_A start_for_C_drain_IO_L3_out_serialize_U0 start_for_A_IO_L3_in_U0 start_for_A_IO_L2_in_U0 start_for_A_IO_L2_in_boundary_U0 start_for_PE_wrapper130_U0 start_for_PE_wrapper132_U0 start_for_B_IO_L3_in_U0 start_for_B_IO_L2_in_U0 start_for_B_IO_L2_in_boundary_U0 start_for_PE_wrapper131_U0 start_for_C_drain_IO_L1_out_wrapper136_U0 start_for_PE_wrapper_U0 start_for_A_PE_dummy_in133_U0 start_for_C_drain_IO_L1_out_wrapper_U0 start_for_B_PE_dummy_in134_U0 start_for_C_drain_IO_L1_out_boundary_wrapper135bkb start_for_A_PE_dummy_in_U0 start_for_B_PE_dummy_in_U0 start_for_C_drain_IO_L1_out_boundary_wrapper_U0 start_for_C_drain_IO_L2_out_U0 start_for_C_drain_IO_L2_out_boundary_U0 start_for_C_drain_IO_L3_out_U0 kernel0_control_s_axi kernel0_gmem_A_m_axi kernel0_gmem_B_m_axi kernel0_gmem_C_m_axi kernel0_entry12 A_IO_L3_in_serialize A_IO_L3_in A_IO_L2_in_inter_trans A_IO_L2_in_intra_trans A_IO_L2_in A_IO_L2_in_inter_trans_boundary A_IO_L2_in_boundary B_IO_L3_in_serialize B_IO_L3_in B_IO_L2_in_inter_trans B_IO_L2_in_intra_trans B_IO_L2_in B_IO_L2_in_inter_trans_boundary B_IO_L2_in_boundary PE PE_wrapper130 PE_wrapper131 PE_wrapper132 PE_wrapper A_PE_dummy_in133 A_PE_dummy_in B_PE_dummy_in134 B_PE_dummy_in C_drain_IO_L1_out_boundary_wrapper135 C_drain_IO_L1_out C_drain_IO_L1_out_wrapper136 C_drain_IO_L1_out_boundary_wrapper C_drain_IO_L1_out_wrapper C_drain_IO_L2_out_boundary C_drain_IO_L2_out C_drain_IO_L3_out C_drain_IO_L3_out_serialize kernel0
INFO-FLOW: To file: write model kernel0_mux_83_64_1_1
INFO-FLOW: To file: write model A_IO_L2_in_local_A_ping_V
INFO-FLOW: To file: write model kernel0_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model kernel0_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model PE_local_C
INFO-FLOW: To file: write model C_drain_IO_L1_out_boundary_wrapper135_local_C_V
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d13_A
INFO-FLOW: To file: write model fifo_w512_d2_A
INFO-FLOW: To file: write model fifo_w512_d2_S
INFO-FLOW: To file: write model fifo_w512_d2_S
INFO-FLOW: To file: write model fifo_w64_d2_S
INFO-FLOW: To file: write model fifo_w64_d2_S
INFO-FLOW: To file: write model fifo_w512_d2_A
INFO-FLOW: To file: write model fifo_w512_d2_S
INFO-FLOW: To file: write model fifo_w512_d2_S
INFO-FLOW: To file: write model fifo_w64_d2_S
INFO-FLOW: To file: write model fifo_w64_d2_S
INFO-FLOW: To file: write model fifo_w64_d2_S
INFO-FLOW: To file: write model fifo_w64_d2_S
INFO-FLOW: To file: write model fifo_w32_d2_S
INFO-FLOW: To file: write model fifo_w64_d2_S
INFO-FLOW: To file: write model fifo_w64_d2_S
INFO-FLOW: To file: write model fifo_w32_d2_S
INFO-FLOW: To file: write model fifo_w64_d2_S
INFO-FLOW: To file: write model fifo_w64_d2_S
INFO-FLOW: To file: write model fifo_w32_d2_S
INFO-FLOW: To file: write model fifo_w64_d2_S
INFO-FLOW: To file: write model fifo_w64_d2_S
INFO-FLOW: To file: write model fifo_w32_d2_S
INFO-FLOW: To file: write model fifo_w128_d2_S
INFO-FLOW: To file: write model fifo_w128_d2_S
INFO-FLOW: To file: write model fifo_w128_d2_S
INFO-FLOW: To file: write model fifo_w128_d2_S
INFO-FLOW: To file: write model fifo_w128_d2_S
INFO-FLOW: To file: write model fifo_w128_d2_S
INFO-FLOW: To file: write model fifo_w128_d2_A
INFO-FLOW: To file: write model start_for_C_drain_IO_L3_out_serialize_U0
INFO-FLOW: To file: write model start_for_A_IO_L3_in_U0
INFO-FLOW: To file: write model start_for_A_IO_L2_in_U0
INFO-FLOW: To file: write model start_for_A_IO_L2_in_boundary_U0
INFO-FLOW: To file: write model start_for_PE_wrapper130_U0
INFO-FLOW: To file: write model start_for_PE_wrapper132_U0
INFO-FLOW: To file: write model start_for_B_IO_L3_in_U0
INFO-FLOW: To file: write model start_for_B_IO_L2_in_U0
INFO-FLOW: To file: write model start_for_B_IO_L2_in_boundary_U0
INFO-FLOW: To file: write model start_for_PE_wrapper131_U0
INFO-FLOW: To file: write model start_for_C_drain_IO_L1_out_wrapper136_U0
INFO-FLOW: To file: write model start_for_PE_wrapper_U0
INFO-FLOW: To file: write model start_for_A_PE_dummy_in133_U0
INFO-FLOW: To file: write model start_for_C_drain_IO_L1_out_wrapper_U0
INFO-FLOW: To file: write model start_for_B_PE_dummy_in134_U0
INFO-FLOW: To file: write model start_for_C_drain_IO_L1_out_boundary_wrapper135bkb
INFO-FLOW: To file: write model start_for_A_PE_dummy_in_U0
INFO-FLOW: To file: write model start_for_B_PE_dummy_in_U0
INFO-FLOW: To file: write model start_for_C_drain_IO_L1_out_boundary_wrapper_U0
INFO-FLOW: To file: write model start_for_C_drain_IO_L2_out_U0
INFO-FLOW: To file: write model start_for_C_drain_IO_L2_out_boundary_U0
INFO-FLOW: To file: write model start_for_C_drain_IO_L3_out_U0
INFO-FLOW: To file: write model kernel0_control_s_axi
INFO-FLOW: To file: write model kernel0_gmem_A_m_axi
INFO-FLOW: To file: write model kernel0_gmem_B_m_axi
INFO-FLOW: To file: write model kernel0_gmem_C_m_axi
INFO-FLOW: To file: write model kernel0_entry12
INFO-FLOW: To file: write model A_IO_L3_in_serialize
INFO-FLOW: To file: write model A_IO_L3_in
INFO-FLOW: To file: write model A_IO_L2_in_inter_trans
INFO-FLOW: To file: write model A_IO_L2_in_intra_trans
INFO-FLOW: To file: write model A_IO_L2_in
INFO-FLOW: To file: write model A_IO_L2_in_inter_trans_boundary
INFO-FLOW: To file: write model A_IO_L2_in_boundary
INFO-FLOW: To file: write model B_IO_L3_in_serialize
INFO-FLOW: To file: write model B_IO_L3_in
INFO-FLOW: To file: write model B_IO_L2_in_inter_trans
INFO-FLOW: To file: write model B_IO_L2_in_intra_trans
INFO-FLOW: To file: write model B_IO_L2_in
INFO-FLOW: To file: write model B_IO_L2_in_inter_trans_boundary
INFO-FLOW: To file: write model B_IO_L2_in_boundary
INFO-FLOW: To file: write model PE
INFO-FLOW: To file: write model PE_wrapper130
INFO-FLOW: To file: write model PE_wrapper131
INFO-FLOW: To file: write model PE_wrapper132
INFO-FLOW: To file: write model PE_wrapper
INFO-FLOW: To file: write model A_PE_dummy_in133
INFO-FLOW: To file: write model A_PE_dummy_in
INFO-FLOW: To file: write model B_PE_dummy_in134
INFO-FLOW: To file: write model B_PE_dummy_in
INFO-FLOW: To file: write model C_drain_IO_L1_out_boundary_wrapper135
INFO-FLOW: To file: write model C_drain_IO_L1_out
INFO-FLOW: To file: write model C_drain_IO_L1_out_wrapper136
INFO-FLOW: To file: write model C_drain_IO_L1_out_boundary_wrapper
INFO-FLOW: To file: write model C_drain_IO_L1_out_wrapper
INFO-FLOW: To file: write model C_drain_IO_L2_out_boundary
INFO-FLOW: To file: write model C_drain_IO_L2_out
INFO-FLOW: To file: write model C_drain_IO_L3_out
INFO-FLOW: To file: write model C_drain_IO_L3_out_serialize
INFO-FLOW: To file: write model kernel0
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       syn_report -model kernel0 -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 228.57 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute       source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0_entry12.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L3_in_serialize.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L3_in.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in_intra_trans.compgen.tcl 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'A_IO_L2_in_local_A_ping_V_ram (RAM_2P_BRAM)' using block RAMs.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans_boundary.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in_boundary.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L3_in_serialize.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L3_in.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in_intra_trans.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans_boundary.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in_boundary.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/PE.compgen.tcl 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'PE_local_C_ram (RAM_2P_BRAM)' using block RAMs.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/PE_wrapper130.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/PE_wrapper131.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/PE_wrapper132.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/PE_wrapper.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_PE_dummy_in133.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_PE_dummy_in.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_PE_dummy_in134.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_PE_dummy_in.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper135.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'C_drain_IO_L1_out_boundary_wrapper135_local_C_V_ram (RAM_2P_BRAM)' using block RAMs.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_wrapper136.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_wrapper.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out_boundary.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L3_out.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L3_out_serialize.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.compgen.tcl 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_V_c_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_V_c_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_V_c_U(fifo_w32_d13_A)' using Shift Registers.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_A_IO_L3_in_serialize_V_V_U(fifo_w512_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_A_IO_L2_in_0_V_V_U(fifo_w512_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_A_IO_L2_in_1_V_V_U(fifo_w512_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_0_0_V_V_U(fifo_w64_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_1_0_V_V_U(fifo_w64_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_B_IO_L3_in_serialize_V_V_U(fifo_w512_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_B_IO_L2_in_0_V_V_U(fifo_w512_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_B_IO_L2_in_1_V_V_U(fifo_w512_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_0_0_V_V_U(fifo_w64_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_0_1_V_V_U(fifo_w64_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_0_1_V_V_U(fifo_w64_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_1_0_V_V_U(fifo_w64_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_0_0_V_U(fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_0_2_V_V_U(fifo_w64_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_1_1_V_V_U(fifo_w64_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_0_1_V_U(fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_1_1_V_V_U(fifo_w64_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_2_0_V_V_U(fifo_w64_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_1_0_V_U(fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_1_2_V_V_U(fifo_w64_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_2_1_V_V_U(fifo_w64_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_1_1_V_U(fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_0_1_V_V_U(fifo_w128_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_0_0_V_V_U(fifo_w128_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_1_1_V_V_U(fifo_w128_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_1_0_V_V_U(fifo_w128_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L2_out_1_V_V_U(fifo_w128_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L2_out_0_V_V_U(fifo_w128_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L3_out_serialize_V_V_U(fifo_w128_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_C_drain_IO_L3_out_serialize_U0_U(start_for_C_drain_IO_L3_out_serialize_U0)' using Shift Registers.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_A_IO_L3_in_U0_U(start_for_A_IO_L3_in_U0)' using Shift Registers.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_A_IO_L2_in_U0_U(start_for_A_IO_L2_in_U0)' using Shift Registers.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_A_IO_L2_in_boundary_U0_U(start_for_A_IO_L2_in_boundary_U0)' using Shift Registers.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_wrapper130_U0_U(start_for_PE_wrapper130_U0)' using Shift Registers.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_wrapper132_U0_U(start_for_PE_wrapper132_U0)' using Shift Registers.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_B_IO_L3_in_U0_U(start_for_B_IO_L3_in_U0)' using Shift Registers.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_B_IO_L2_in_U0_U(start_for_B_IO_L2_in_U0)' using Shift Registers.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_B_IO_L2_in_boundary_U0_U(start_for_B_IO_L2_in_boundary_U0)' using Shift Registers.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_wrapper131_U0_U(start_for_PE_wrapper131_U0)' using Shift Registers.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_C_drain_IO_L1_out_wrapper136_U0_U(start_for_C_drain_IO_L1_out_wrapper136_U0)' using Shift Registers.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_wrapper_U0_U(start_for_PE_wrapper_U0)' using Shift Registers.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_A_PE_dummy_in133_U0_U(start_for_A_PE_dummy_in133_U0)' using Shift Registers.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_C_drain_IO_L1_out_wrapper_U0_U(start_for_C_drain_IO_L1_out_wrapper_U0)' using Shift Registers.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_B_PE_dummy_in134_U0_U(start_for_B_PE_dummy_in134_U0)' using Shift Registers.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_C_drain_IO_L1_out_boundary_wrapper135bkb_U(start_for_C_drain_IO_L1_out_boundary_wrapper135bkb)' using Shift Registers.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_A_PE_dummy_in_U0_U(start_for_A_PE_dummy_in_U0)' using Shift Registers.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_B_PE_dummy_in_U0_U(start_for_B_PE_dummy_in_U0)' using Shift Registers.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_C_drain_IO_L1_out_boundary_wrapper_U0_U(start_for_C_drain_IO_L1_out_boundary_wrapper_U0)' using Shift Registers.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_C_drain_IO_L2_out_U0_U(start_for_C_drain_IO_L2_out_U0)' using Shift Registers.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_C_drain_IO_L2_out_boundary_U0_U(start_for_C_drain_IO_L2_out_boundary_U0)' using Shift Registers.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_C_drain_IO_L3_out_U0_U(start_for_C_drain_IO_L3_out_U0)' using Shift Registers.
Execute         source ./control.slave.tcl 
Execute         is_m_axi_addr64 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Command       ap_source done; 1.1 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute       source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=kernel0 xml_exists=0
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.tbgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0_entry12.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L3_in_serialize.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L3_in.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in_intra_trans.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans_boundary.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in_boundary.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L3_in_serialize.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L3_in.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in_intra_trans.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans_boundary.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in_boundary.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/PE.compgen.tcl 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/PE_wrapper130.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/PE_wrapper131.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/PE_wrapper132.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/PE_wrapper.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_PE_dummy_in133.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_PE_dummy_in.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_PE_dummy_in134.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_PE_dummy_in.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper135.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_wrapper136.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_wrapper.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out_boundary.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L3_out.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L3_out_serialize.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0_entry12.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L3_in_serialize.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L3_in.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in_intra_trans.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans_boundary.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in_boundary.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L3_in_serialize.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L3_in.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in_intra_trans.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans_boundary.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in_boundary.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/PE.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/PE_wrapper130.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/PE_wrapper131.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/PE_wrapper132.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/PE_wrapper.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_PE_dummy_in133.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_PE_dummy_in.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_PE_dummy_in134.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_PE_dummy_in.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper135.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_wrapper136.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_wrapper.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out_boundary.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L3_out.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L3_out_serialize.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.compgen.tcl 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0_entry12.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L3_in_serialize.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L3_in.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in_intra_trans.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans_boundary.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in_boundary.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L3_in_serialize.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L3_in.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in_intra_trans.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans_boundary.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in_boundary.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/PE.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/PE_wrapper130.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/PE_wrapper131.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/PE_wrapper132.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/PE_wrapper.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_PE_dummy_in133.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_PE_dummy_in.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_PE_dummy_in134.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_PE_dummy_in.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper135.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_wrapper136.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_wrapper.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out_boundary.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L3_out.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L3_out_serialize.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.compgen.tcl 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.constraint.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=6
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=98 #gSsdmPorts=0
Execute       source /home/ulisses/Tools/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -xo 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.tbgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.compgen.dataonly.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.compgen.dataonly.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.tbgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.tbgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.tbgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.compgen.dataonly.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.constraint.tcl 
Execute       sc_get_clocks kernel0 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/impl/misc/kernel0_ap_fadd_2_full_dsp_32_ip.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/impl/misc/kernel0_ap_fmul_1_max_dsp_32_ip.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0_entry12.tbgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L3_in_serialize.tbgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L3_in.tbgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans.tbgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in_intra_trans.tbgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in.tbgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans_boundary.tbgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in_boundary.tbgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L3_in_serialize.tbgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L3_in.tbgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans.tbgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in_intra_trans.tbgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in.tbgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans_boundary.tbgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in_boundary.tbgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/PE.tbgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/PE_wrapper130.tbgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/PE_wrapper131.tbgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/PE_wrapper132.tbgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/PE_wrapper.tbgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_PE_dummy_in133.tbgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_PE_dummy_in.tbgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_PE_dummy_in134.tbgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_PE_dummy_in.tbgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper135.tbgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out.tbgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_wrapper136.tbgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper.tbgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_wrapper.tbgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out_boundary.tbgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out.tbgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L3_out.tbgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L3_out_serialize.tbgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.tbgen.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 1314.953 ; gain = 910.004 ; free physical = 241 ; free virtual = 9909
INFO: [VHDL 208-304] Generating VHDL RTL for kernel0.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel0.
Command     autosyn done; 13.77 sec.
Command   csynth_design done; 28.77 sec.
Command ap_source done; 30.32 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1 opened at Sat Sep 14 23:32:19 -03 2024
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute       source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcu200-fsgd2104-2-e 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data single -quiet 
Command       ap_part_info done; 1.71 sec.
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu200:-fsgd2104:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.91 sec.
Execute     ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_compile -name_max_length=50 
INFO: [XFORM 203-1161] The maximum of name length is set into 50.
Command   open_solution done; 2.16 sec.
Execute   csim_design -quiet 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/ulisses/Projects/masters-degree/autosa/mm_small/src/kernel_host.cpp 
Execute     is_xip /home/ulisses/Projects/masters-degree/autosa/mm_small/src/kernel_host.cpp 
Execute     is_encrypted /home/ulisses/Projects/masters-degree/autosa/mm_small/src/kernel_kernel.cpp 
Execute     is_xip /home/ulisses/Projects/masters-degree/autosa/mm_small/src/kernel_kernel.cpp 
Execute     is_encrypted /home/ulisses/Projects/masters-degree/autosa/mm_small/src/kernel_kernel.h 
Execute     is_xip /home/ulisses/Projects/masters-degree/autosa/mm_small/src/kernel_kernel.h 
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 1.41 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 1.54 sec.
Command ap_source done; 3.7 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1 opened at Sat Sep 14 23:32:42 -03 2024
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute       source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcu200-fsgd2104-2-e 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data single -quiet 
Command       ap_part_info done; 1.15 sec.
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu200:-fsgd2104:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.24 sec.
Execute     ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_compile -name_max_length=50 
INFO: [XFORM 203-1161] The maximum of name length is set into 50.
Command   open_solution done; 1.38 sec.
Execute   cosim_design 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/global.setting.tcl
Execute     source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute       source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute     source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.tbgen.tcl 
Execute     is_encrypted /home/ulisses/Projects/masters-degree/autosa/mm_small/src/kernel_host.cpp 
Execute     is_encrypted /home/ulisses/Projects/masters-degree/autosa/mm_small/src/kernel_kernel.cpp 
Execute     is_encrypted /home/ulisses/Projects/masters-degree/autosa/mm_small/src/kernel_kernel.h 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.tbgen.tcl 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO-FLOW: TB processing: /home/ulisses/Projects/masters-degree/autosa/mm_small/src/kernel_host.cpp /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/./sim/autowrap/testbench/kernel_host.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/./sim/autowrap/testbench/kernel_host.cpp_pre.cpp std=c++11 
INFO-FLOW: exec /home/ulisses/Tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/./sim/autowrap/testbench/kernel_host.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 1.96 sec.
Execute     tidy_31 xilinx-tb31-process /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/./sim/autowrap/testbench/kernel_host.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /home/ulisses/Tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/./sim/autowrap/testbench/kernel_host.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 1.86 sec.
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO-FLOW: TB processing: /home/ulisses/Projects/masters-degree/autosa/mm_small/src/kernel_kernel.cpp /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/./sim/autowrap/testbench/kernel_kernel.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/./sim/autowrap/testbench/kernel_kernel.cpp_pre.cpp std=c++11 
INFO-FLOW: exec /home/ulisses/Tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/./sim/autowrap/testbench/kernel_kernel.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 2.42 sec.
Execute     tidy_31 xilinx-tb31-process /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/./sim/autowrap/testbench/kernel_kernel.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /home/ulisses/Tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/./sim/autowrap/testbench/kernel_kernel.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 2.15 sec.
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/./sim/autowrap/testbench/tb.status.tcl 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.tbgen.tcl 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.tbgen.tcl 
WARNING: [COSIM 212-368] AXI_master port 'gmem_A' has a default depth of 1. Insufficient depth may cause simulation mismatch or freeze. Please specify the depth in 'set_directive_interface' using the option '-depth'.
WARNING: [COSIM 212-368] AXI_master port 'gmem_B' has a default depth of 1. Insufficient depth may cause simulation mismatch or freeze. Please specify the depth in 'set_directive_interface' using the option '-depth'.
WARNING: [COSIM 212-368] AXI_master port 'gmem_C' has a default depth of 1. Insufficient depth may cause simulation mismatch or freeze. Please specify the depth in 'set_directive_interface' using the option '-depth'.
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data info 
ERROR: [COSIM 212-317] C++ compile error.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-331] Aborting co-simulation: C simulation failed, compilation errors.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
Command   cosim_design done; error code: 2; 13.25 sec.
Command ap_source done; error code: 1; 14.63 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1 opened at Sat Sep 14 23:33:25 -03 2024
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute       source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcu200-fsgd2104-2-e 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data single -quiet 
Command       ap_part_info done; 1.16 sec.
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu200:-fsgd2104:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.25 sec.
Execute     ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_compile -name_max_length=50 
INFO: [XFORM 203-1161] The maximum of name length is set into 50.
Command   open_solution done; 1.4 sec.
Execute   export_design -rtl verilog -format ip_catalog 
Execute     get_config_export -acc 
Execute     get_config_export -clock_margin 
Execute     get_config_export -custom_script 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     get_config_export -driver_input_dir 
Execute     get_config_export -ipname 
Execute     get_config_export -kernel_drc 
Execute     get_config_export -library 
Execute     get_config_export -qor_test 
Execute     get_config_export -sdaccel 
Execute     get_config_export -sim 
Execute     get_config_export -taxonomy 
Execute     get_config_export -use_ip 
Execute     get_config_export -use_netlist 
Execute     get_config_export -vendor 
Execute     get_config_export -version 
Execute     get_config_export -xo 
Execute     config_export -format=ip_catalog -rtl=verilog 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_sdx -target 
Execute     get_config_rtl -module_auto_prefix 
Execute     get_config_sdx -target 
Execute     get_config_sdx -target 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -tool vivado -rtl verilog -sdx-target none
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/global.setting.tcl
Execute     source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute       source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute     source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/global.setting.tcl
Execute     source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute       source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute     source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=kernel0 xml_exists=1
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.tbgen.tcl 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0_entry12.compgen.tcl 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L3_in_serialize.compgen.tcl 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L3_in.compgen.tcl 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans.compgen.tcl 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in_intra_trans.compgen.tcl 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in.compgen.tcl 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans_boundary.compgen.tcl 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in_boundary.compgen.tcl 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L3_in_serialize.compgen.tcl 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L3_in.compgen.tcl 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans.compgen.tcl 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in_intra_trans.compgen.tcl 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in.compgen.tcl 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans_boundary.compgen.tcl 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in_boundary.compgen.tcl 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/PE.compgen.tcl 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/PE_wrapper130.compgen.tcl 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/PE_wrapper131.compgen.tcl 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/PE_wrapper132.compgen.tcl 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/PE_wrapper.compgen.tcl 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_PE_dummy_in133.compgen.tcl 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_PE_dummy_in.compgen.tcl 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_PE_dummy_in134.compgen.tcl 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_PE_dummy_in.compgen.tcl 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper135.compgen.tcl 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out.compgen.tcl 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_wrapper136.compgen.tcl 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper.compgen.tcl 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_wrapper.compgen.tcl 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out_boundary.compgen.tcl 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out.compgen.tcl 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L3_out.compgen.tcl 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L3_out_serialize.compgen.tcl 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0_entry12.compgen.tcl 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L3_in_serialize.compgen.tcl 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L3_in.compgen.tcl 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans.compgen.tcl 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in_intra_trans.compgen.tcl 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in.compgen.tcl 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans_boundary.compgen.tcl 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in_boundary.compgen.tcl 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L3_in_serialize.compgen.tcl 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L3_in.compgen.tcl 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans.compgen.tcl 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in_intra_trans.compgen.tcl 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in.compgen.tcl 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans_boundary.compgen.tcl 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in_boundary.compgen.tcl 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/PE.compgen.tcl 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/PE_wrapper130.compgen.tcl 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/PE_wrapper131.compgen.tcl 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/PE_wrapper132.compgen.tcl 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/PE_wrapper.compgen.tcl 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_PE_dummy_in133.compgen.tcl 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_PE_dummy_in.compgen.tcl 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_PE_dummy_in134.compgen.tcl 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_PE_dummy_in.compgen.tcl 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper135.compgen.tcl 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out.compgen.tcl 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_wrapper136.compgen.tcl 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper.compgen.tcl 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_wrapper.compgen.tcl 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out_boundary.compgen.tcl 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out.compgen.tcl 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L3_out.compgen.tcl 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L3_out_serialize.compgen.tcl 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.compgen.tcl 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0_entry12.compgen.tcl 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L3_in_serialize.compgen.tcl 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L3_in.compgen.tcl 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans.compgen.tcl 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in_intra_trans.compgen.tcl 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in.compgen.tcl 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans_boundary.compgen.tcl 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in_boundary.compgen.tcl 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L3_in_serialize.compgen.tcl 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L3_in.compgen.tcl 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans.compgen.tcl 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in_intra_trans.compgen.tcl 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in.compgen.tcl 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans_boundary.compgen.tcl 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in_boundary.compgen.tcl 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/PE.compgen.tcl 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/PE_wrapper130.compgen.tcl 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/PE_wrapper131.compgen.tcl 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/PE_wrapper132.compgen.tcl 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/PE_wrapper.compgen.tcl 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_PE_dummy_in133.compgen.tcl 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_PE_dummy_in.compgen.tcl 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_PE_dummy_in134.compgen.tcl 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_PE_dummy_in.compgen.tcl 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper135.compgen.tcl 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out.compgen.tcl 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_wrapper136.compgen.tcl 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper.compgen.tcl 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_wrapper.compgen.tcl 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out_boundary.compgen.tcl 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out.compgen.tcl 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L3_out.compgen.tcl 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L3_out_serialize.compgen.tcl 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.compgen.tcl 
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.constraint.tcl 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
INFO-FLOW: DBG:CMD:       copying IP vlog from /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/impl/verilog
INFO-FLOW: DBG:CMD:       copying IP vhdl from /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/impl/vhdl
INFO-FLOW: DBG:CMD:       copy ip_driver_dir 1_0 /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/driver
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=0
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.compgen.dataonly.tcl 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.compgen.dataonly.tcl 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.tbgen.tcl 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.tbgen.tcl 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.tbgen.tcl 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_sdx -target 
Execute     get_config_debug -directory 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=kernel0
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.tbgen.tcl 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.tbgen.tcl 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=kernel0
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.tbgen.tcl 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.tbgen.tcl 
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.tbgen.tcl 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.constraint.tcl 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.tbgen.tcl 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO-FLOW: DBG:CMD: read_platform_lib /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/global.setting.tcl
Execute     source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute       source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute     source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:     exec /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/impl/ip/pack.sh
ERROR: [IMPL 213-28] Failed to generate IP.
Command   export_design done; error code: 2; 19.8 sec.
Command ap_source done; error code: 1; 21.2 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1 opened at Sat Sep 14 23:39:07 -03 2024
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute       source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.11 sec.
Command     ap_source done; 0.11 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcu200-fsgd2104-2-e 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data single -quiet 
Command       ap_part_info done; 1.69 sec.
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu200:-fsgd2104:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.89 sec.
Execute     ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_compile -name_max_length=50 
INFO: [XFORM 203-1161] The maximum of name length is set into 50.
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Command   open_solution done; 2.1 sec.
Execute   csim_design -clean -setup -use_gcc -quiet 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/ulisses/Projects/masters-degree/autosa/mm_small/src/kernel_host.cpp 
Execute     is_xip /home/ulisses/Projects/masters-degree/autosa/mm_small/src/kernel_host.cpp 
Execute     is_encrypted /home/ulisses/Projects/masters-degree/autosa/mm_small/src/kernel_kernel.cpp 
Execute     is_xip /home/ulisses/Projects/masters-degree/autosa/mm_small/src/kernel_kernel.cpp 
Execute     is_encrypted /home/ulisses/Projects/masters-degree/autosa/mm_small/src/kernel_kernel.h 
Execute     is_xip /home/ulisses/Projects/masters-degree/autosa/mm_small/src/kernel_kernel.h 
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 4.18 sec.
Command ap_source done; 6.29 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1 opened at Sat Sep 14 23:39:46 -03 2024
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute       source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcu200-fsgd2104-2-e 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data single -quiet 
Command       ap_part_info done; 1.32 sec.
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu200:-fsgd2104:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.58 sec.
Execute     ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_compile -name_max_length=50 
INFO: [XFORM 203-1161] The maximum of name length is set into 50.
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Command   open_solution done; 1.83 sec.
Execute   csim_design -setup -use_gcc -quiet 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/ulisses/Projects/masters-degree/autosa/mm_small/src/kernel_host.cpp 
Execute     is_xip /home/ulisses/Projects/masters-degree/autosa/mm_small/src/kernel_host.cpp 
Execute     is_encrypted /home/ulisses/Projects/masters-degree/autosa/mm_small/src/kernel_kernel.cpp 
Execute     is_xip /home/ulisses/Projects/masters-degree/autosa/mm_small/src/kernel_kernel.cpp 
Execute     is_encrypted /home/ulisses/Projects/masters-degree/autosa/mm_small/src/kernel_kernel.h 
Execute     is_xip /home/ulisses/Projects/masters-degree/autosa/mm_small/src/kernel_kernel.h 
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 0.13 sec.
Command ap_source done; 1.96 sec.
Execute cleanup_all 
