<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Smart Car Parking Managment System: NVIC IRQ Enable/Disable Macros</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Smart Car Parking Managment System
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">NVIC IRQ Enable/Disable Macros<div class="ingroups"><a class="el" href="group__NVIC__Driver.html">NVIC Driver</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Macros for enabling and disabling NVIC IRQ for different peripherals.  
<a href="#details">More...</a></p>
<div class="dynheader">
Collaboration diagram for NVIC IRQ Enable/Disable Macros:</div>
<div class="dyncontent">
<div class="center"><img src="group__NVIC__IRQ__Enable__Disable.png" border="0" usemap="#agroup____NVIC____IRQ____Enable____Disable" alt=""/></div>
<map name="agroup____NVIC____IRQ____Enable____Disable" id="agroup____NVIC____IRQ____Enable____Disable">
<area shape="rect" href="group__NVIC__Driver.html" title="NVIC driver APIs for STM32F401xx MCU." alt="" coords="5,13,104,38"/>
<area shape="rect" title="Macros for enabling and disabling NVIC IRQ for different peripherals." alt="" coords="152,5,335,45"/>
</map>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga4cbbf4bd1c82ebeca6d50516c7305f05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NVIC__IRQ__Enable__Disable.html#ga4cbbf4bd1c82ebeca6d50516c7305f05">NVIC_IRQ6_EXTI0_Enable</a>&#160;&#160;&#160;(<a class="el" href="group__NVIC__Register__Definitions.html#gab37d21c2e44fe7e3967deaf10e30a763">NVIC_ISER0</a> |= (1&lt;&lt;6))</td></tr>
<tr class="separator:ga4cbbf4bd1c82ebeca6d50516c7305f05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52504d209c4111ac4be1f117040a62fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NVIC__IRQ__Enable__Disable.html#ga52504d209c4111ac4be1f117040a62fc">NVIC_IRQ7_EXTI1_Enable</a>&#160;&#160;&#160;(<a class="el" href="group__NVIC__Register__Definitions.html#gab37d21c2e44fe7e3967deaf10e30a763">NVIC_ISER0</a> |= (1&lt;&lt;7))</td></tr>
<tr class="separator:ga52504d209c4111ac4be1f117040a62fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13ddf256af2f68d08d80a91fc9756531"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NVIC__IRQ__Enable__Disable.html#ga13ddf256af2f68d08d80a91fc9756531">NVIC_IRQ8_EXTI2_Enable</a>&#160;&#160;&#160;(<a class="el" href="group__NVIC__Register__Definitions.html#gab37d21c2e44fe7e3967deaf10e30a763">NVIC_ISER0</a> |= (1&lt;&lt;8))</td></tr>
<tr class="separator:ga13ddf256af2f68d08d80a91fc9756531"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1465d08a085aea7aec56481e2c129aa5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NVIC__IRQ__Enable__Disable.html#ga1465d08a085aea7aec56481e2c129aa5">NVIC_IRQ9_EXTI3_Enable</a>&#160;&#160;&#160;(<a class="el" href="group__NVIC__Register__Definitions.html#gab37d21c2e44fe7e3967deaf10e30a763">NVIC_ISER0</a> |= (1&lt;&lt;9))</td></tr>
<tr class="separator:ga1465d08a085aea7aec56481e2c129aa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56a877a97331dc3853ad22a2dcc1521f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NVIC__IRQ__Enable__Disable.html#ga56a877a97331dc3853ad22a2dcc1521f">NVIC_IRQ10_EXTI4_Enable</a>&#160;&#160;&#160;(<a class="el" href="group__NVIC__Register__Definitions.html#gab37d21c2e44fe7e3967deaf10e30a763">NVIC_ISER0</a> |= (1&lt;&lt;10))</td></tr>
<tr class="separator:ga56a877a97331dc3853ad22a2dcc1521f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacde41dbda1dede0d47b2e649d31dd5d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NVIC__IRQ__Enable__Disable.html#gacde41dbda1dede0d47b2e649d31dd5d8">NVIC_IRQ23_EXTI5_9_Enable</a>&#160;&#160;&#160;(<a class="el" href="group__NVIC__Register__Definitions.html#gab37d21c2e44fe7e3967deaf10e30a763">NVIC_ISER0</a> |= (1&lt;&lt;23))</td></tr>
<tr class="separator:gacde41dbda1dede0d47b2e649d31dd5d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5440bad07d35f6a95f12cfb3f4de3b40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NVIC__IRQ__Enable__Disable.html#ga5440bad07d35f6a95f12cfb3f4de3b40">NVIC_IRQ40_EXTI10_15_Enable</a>&#160;&#160;&#160;(<a class="el" href="group__NVIC__Register__Definitions.html#gaeea822ab87e3ef3b207f26c6176a746c">NVIC_ISER1</a> |= (1&lt;&lt;8))</td></tr>
<tr class="separator:ga5440bad07d35f6a95f12cfb3f4de3b40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadda4cd5cc1df914a00b93b6f9a919e62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NVIC__IRQ__Enable__Disable.html#gadda4cd5cc1df914a00b93b6f9a919e62">NVIC_IRQ6_EXTI0_Disable</a>&#160;&#160;&#160;(<a class="el" href="group__NVIC__Register__Definitions.html#ga11cfe60b26fed9d1df48860d0274983b">NVIC_ICER0</a> |= (1&lt;&lt;6))</td></tr>
<tr class="separator:gadda4cd5cc1df914a00b93b6f9a919e62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30c6bd49641c2b2a75895a158942f543"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NVIC__IRQ__Enable__Disable.html#ga30c6bd49641c2b2a75895a158942f543">NVIC_IRQ7_EXTI1_Disable</a>&#160;&#160;&#160;(<a class="el" href="group__NVIC__Register__Definitions.html#ga11cfe60b26fed9d1df48860d0274983b">NVIC_ICER0</a> |= (1&lt;&lt;7))</td></tr>
<tr class="separator:ga30c6bd49641c2b2a75895a158942f543"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10d489e5d0e118333abf73de0814fe06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NVIC__IRQ__Enable__Disable.html#ga10d489e5d0e118333abf73de0814fe06">NVIC_IRQ8_EXTI2_Disable</a>&#160;&#160;&#160;(<a class="el" href="group__NVIC__Register__Definitions.html#ga11cfe60b26fed9d1df48860d0274983b">NVIC_ICER0</a> |= (1&lt;&lt;8))</td></tr>
<tr class="separator:ga10d489e5d0e118333abf73de0814fe06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cd792367ea5559b2c33c950921fbc1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NVIC__IRQ__Enable__Disable.html#ga8cd792367ea5559b2c33c950921fbc1d">NVIC_IRQ9_EXTI3_Disable</a>&#160;&#160;&#160;(<a class="el" href="group__NVIC__Register__Definitions.html#ga11cfe60b26fed9d1df48860d0274983b">NVIC_ICER0</a> |= (1&lt;&lt;9))</td></tr>
<tr class="separator:ga8cd792367ea5559b2c33c950921fbc1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71c10bf5a084dff5a6c8dc4d68b86b33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NVIC__IRQ__Enable__Disable.html#ga71c10bf5a084dff5a6c8dc4d68b86b33">NVIC_IRQ10_EXTI4_Disable</a>&#160;&#160;&#160;(<a class="el" href="group__NVIC__Register__Definitions.html#ga11cfe60b26fed9d1df48860d0274983b">NVIC_ICER0</a> |= (1&lt;&lt;10))</td></tr>
<tr class="separator:ga71c10bf5a084dff5a6c8dc4d68b86b33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cbb7039951114a3513405944738bf48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NVIC__IRQ__Enable__Disable.html#ga4cbb7039951114a3513405944738bf48">NVIC_IRQ23_EXTI5_9_Disable</a>&#160;&#160;&#160;(<a class="el" href="group__NVIC__Register__Definitions.html#ga11cfe60b26fed9d1df48860d0274983b">NVIC_ICER0</a> |= (1&lt;&lt;23))</td></tr>
<tr class="separator:ga4cbb7039951114a3513405944738bf48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92e7c898313de33da50ad04482f42329"><td class="memItemLeft" align="right" valign="top"><a id="ga92e7c898313de33da50ad04482f42329"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>NVIC_IRQ40_EXTI10_15_Disable</b>&#160;&#160;&#160;(<a class="el" href="group__NVIC__Register__Definitions.html#gab65a09923e3fb94e67ea4642b7f85ccf">NVIC_ICER1</a> |= (1&lt;&lt;8))</td></tr>
<tr class="separator:ga92e7c898313de33da50ad04482f42329"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c66c6b49faf4607dd43dbbbe096931f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NVIC__IRQ__Enable__Disable.html#ga4c66c6b49faf4607dd43dbbbe096931f">NVIC_IRQ37_USART1_Enable</a>&#160;&#160;&#160;(<a class="el" href="group__NVIC__Register__Definitions.html#gaeea822ab87e3ef3b207f26c6176a746c">NVIC_ISER1</a> |= 1&lt;&lt;(<a class="el" href="group__NVIC__Interrupt__Requests.html#gaa677628b60d2d06e4e1614cfb26091c2">USART1_IRQ</a> - 32))</td></tr>
<tr class="separator:ga4c66c6b49faf4607dd43dbbbe096931f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6a6c3d5119c0d133987f14a0e5d5d8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NVIC__IRQ__Enable__Disable.html#gab6a6c3d5119c0d133987f14a0e5d5d8e">NVIC_IRQ38_USART2_Enable</a>&#160;&#160;&#160;(<a class="el" href="group__NVIC__Register__Definitions.html#gaeea822ab87e3ef3b207f26c6176a746c">NVIC_ISER1</a> |= 1&lt;&lt;(<a class="el" href="group__NVIC__Interrupt__Requests.html#ga91ea1a8e2cd1c9a3adf816c11c0d89ec">USART2_IRQ</a> - 32))</td></tr>
<tr class="separator:gab6a6c3d5119c0d133987f14a0e5d5d8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf78e5d1c230376193cc4e47d72c2291f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NVIC__IRQ__Enable__Disable.html#gaf78e5d1c230376193cc4e47d72c2291f">NVIC_IRQ39_USART3_Enable</a>&#160;&#160;&#160;(<a class="el" href="group__NVIC__Register__Definitions.html#gaeea822ab87e3ef3b207f26c6176a746c">NVIC_ISER1</a> |= 1&lt;&lt;(USART3_IRQ - 32))</td></tr>
<tr class="separator:gaf78e5d1c230376193cc4e47d72c2291f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45d44472654e13db23324173e4d509d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NVIC__IRQ__Enable__Disable.html#ga45d44472654e13db23324173e4d509d1">NVIC_IRQ37_USART1_Disable</a>&#160;&#160;&#160;(<a class="el" href="group__NVIC__Register__Definitions.html#gab65a09923e3fb94e67ea4642b7f85ccf">NVIC_ICER1</a> |= 1&lt;&lt;(<a class="el" href="group__NVIC__Interrupt__Requests.html#gaa677628b60d2d06e4e1614cfb26091c2">USART1_IRQ</a> - 32))</td></tr>
<tr class="separator:ga45d44472654e13db23324173e4d509d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e0a80dadeff446d765809f7ee3308b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NVIC__IRQ__Enable__Disable.html#ga9e0a80dadeff446d765809f7ee3308b5">NVIC_IRQ38_USART2_Disable</a>&#160;&#160;&#160;(<a class="el" href="group__NVIC__Register__Definitions.html#gab65a09923e3fb94e67ea4642b7f85ccf">NVIC_ICER1</a> |= 1&lt;&lt;(<a class="el" href="group__NVIC__Interrupt__Requests.html#ga91ea1a8e2cd1c9a3adf816c11c0d89ec">USART2_IRQ</a> - 32))</td></tr>
<tr class="separator:ga9e0a80dadeff446d765809f7ee3308b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5c756b8164b93dc684de1b83d579be3"><td class="memItemLeft" align="right" valign="top"><a id="gad5c756b8164b93dc684de1b83d579be3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>NVIC_IRQ39_USART3_Disable</b>&#160;&#160;&#160;(<a class="el" href="group__NVIC__Register__Definitions.html#gab65a09923e3fb94e67ea4642b7f85ccf">NVIC_ICER1</a> |= 1&lt;&lt;(USART3_IRQ - 32))</td></tr>
<tr class="separator:gad5c756b8164b93dc684de1b83d579be3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga301364c5d81915046814db1ca07c7973"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NVIC__IRQ__Enable__Disable.html#ga301364c5d81915046814db1ca07c7973">NVIC_IRQ35_SPI1_Enable</a>&#160;&#160;&#160;(<a class="el" href="group__NVIC__Register__Definitions.html#gaeea822ab87e3ef3b207f26c6176a746c">NVIC_ISER1</a> |= 1&lt;&lt;(<a class="el" href="group__NVIC__Interrupt__Requests.html#gac521872be69d4ba245e6f42407533c70">SPI1_IRQ</a> - 32))</td></tr>
<tr class="separator:ga301364c5d81915046814db1ca07c7973"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64982d90d71daea5f5a77cda68242f4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NVIC__IRQ__Enable__Disable.html#ga64982d90d71daea5f5a77cda68242f4e">NVIC_IRQ36_SPI2_Enable</a>&#160;&#160;&#160;(<a class="el" href="group__NVIC__Register__Definitions.html#gaeea822ab87e3ef3b207f26c6176a746c">NVIC_ISER1</a> |= 1&lt;&lt;(<a class="el" href="group__NVIC__Interrupt__Requests.html#ga6d78fa371ed5e81ca405dd8d1b4c14fa">SPI2_IRQ</a> - 32))</td></tr>
<tr class="separator:ga64982d90d71daea5f5a77cda68242f4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac231594782dc0a72e9251cacf916255"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NVIC__IRQ__Enable__Disable.html#gaac231594782dc0a72e9251cacf916255">NVIC_IRQ35_SPI1_Disable</a>&#160;&#160;&#160;(<a class="el" href="group__NVIC__Register__Definitions.html#gab65a09923e3fb94e67ea4642b7f85ccf">NVIC_ICER1</a> &amp;= ~(1&lt;&lt;(<a class="el" href="group__NVIC__Interrupt__Requests.html#gac521872be69d4ba245e6f42407533c70">SPI1_IRQ</a> - 32)))</td></tr>
<tr class="separator:gaac231594782dc0a72e9251cacf916255"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac587bef910ef2ea7d4d58909d64e9626"><td class="memItemLeft" align="right" valign="top"><a id="gac587bef910ef2ea7d4d58909d64e9626"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>NVIC_IRQ36_SPI2_Disable</b>&#160;&#160;&#160;(<a class="el" href="group__NVIC__Register__Definitions.html#gab65a09923e3fb94e67ea4642b7f85ccf">NVIC_ICER1</a> &amp;= ~(1&lt;&lt;(<a class="el" href="group__NVIC__Interrupt__Requests.html#ga6d78fa371ed5e81ca405dd8d1b4c14fa">SPI2_IRQ</a> - 32)))</td></tr>
<tr class="separator:gac587bef910ef2ea7d4d58909d64e9626"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga707bcb30289ca7c4f60a7d1eb68f7f34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NVIC__IRQ__Enable__Disable.html#ga707bcb30289ca7c4f60a7d1eb68f7f34">NVIC_IRQ31_I2C1_EV_Enable</a>&#160;&#160;&#160;(<a class="el" href="group__NVIC__Register__Definitions.html#gab37d21c2e44fe7e3967deaf10e30a763">NVIC_ISER0</a> |= 1&lt;&lt;(<a class="el" href="group__NVIC__Interrupt__Requests.html#ga2b176ccd055eb016c45f02a99f85e6b0">I2C1_EV_IRQ</a>))</td></tr>
<tr class="separator:ga707bcb30289ca7c4f60a7d1eb68f7f34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafca6c857337eb14768015a611c422e92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NVIC__IRQ__Enable__Disable.html#gafca6c857337eb14768015a611c422e92">NVIC_IRQ32_I2C1_ER_Enable</a>&#160;&#160;&#160;(<a class="el" href="group__NVIC__Register__Definitions.html#gaeea822ab87e3ef3b207f26c6176a746c">NVIC_ISER1</a> |= 1&lt;&lt;(<a class="el" href="group__NVIC__Interrupt__Requests.html#ga0a003273888cf3a3b35d6d7c303b0607">I2C1_ER_IRQ</a> - 32))</td></tr>
<tr class="separator:gafca6c857337eb14768015a611c422e92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bd2f5f4799ecf7c06ddc2a4fc049495"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NVIC__IRQ__Enable__Disable.html#ga8bd2f5f4799ecf7c06ddc2a4fc049495">NVIC_IRQ33_I2C2_EV_Enable</a>&#160;&#160;&#160;(<a class="el" href="group__NVIC__Register__Definitions.html#gaeea822ab87e3ef3b207f26c6176a746c">NVIC_ISER1</a> |= 1&lt;&lt;(<a class="el" href="group__NVIC__Interrupt__Requests.html#gadda322d0c78a960e0a8312b47a728bb9">I2C2_EV_IRQ</a> - 32))</td></tr>
<tr class="separator:ga8bd2f5f4799ecf7c06ddc2a4fc049495"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60b1332b51fa7d0cdf7c2081e2971f3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NVIC__IRQ__Enable__Disable.html#ga60b1332b51fa7d0cdf7c2081e2971f3c">NVIC_IRQ34_I2C2_ER_Enable</a>&#160;&#160;&#160;(<a class="el" href="group__NVIC__Register__Definitions.html#gaeea822ab87e3ef3b207f26c6176a746c">NVIC_ISER1</a> |= 1&lt;&lt;(<a class="el" href="group__NVIC__Interrupt__Requests.html#ga0c3ce7200280c0ac21d700978742b4c4">I2C2_ER_IRQ</a> - 32))</td></tr>
<tr class="separator:ga60b1332b51fa7d0cdf7c2081e2971f3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4ebdeb1649db8d6b7347167167e5a07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NVIC__IRQ__Enable__Disable.html#gac4ebdeb1649db8d6b7347167167e5a07">NVIC_IRQ31_I2C1_EV_Disable</a>&#160;&#160;&#160;(<a class="el" href="group__NVIC__Register__Definitions.html#ga11cfe60b26fed9d1df48860d0274983b">NVIC_ICER0</a> &amp;= ~(1&lt;&lt;(<a class="el" href="group__NVIC__Interrupt__Requests.html#ga2b176ccd055eb016c45f02a99f85e6b0">I2C1_EV_IRQ</a>)))</td></tr>
<tr class="separator:gac4ebdeb1649db8d6b7347167167e5a07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ff0d813ed494cb282520683aa4cf94c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NVIC__IRQ__Enable__Disable.html#ga9ff0d813ed494cb282520683aa4cf94c">NVIC_IRQ32_I2C1_ER_Disable</a>&#160;&#160;&#160;(<a class="el" href="group__NVIC__Register__Definitions.html#gab65a09923e3fb94e67ea4642b7f85ccf">NVIC_ICER1</a> &amp;= ~(1&lt;&lt;(<a class="el" href="group__NVIC__Interrupt__Requests.html#ga0a003273888cf3a3b35d6d7c303b0607">I2C1_ER_IRQ</a> - 32)))</td></tr>
<tr class="separator:ga9ff0d813ed494cb282520683aa4cf94c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc3b89a2a586bfe1980520d2a173c19f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NVIC__IRQ__Enable__Disable.html#gafc3b89a2a586bfe1980520d2a173c19f">NVIC_IRQ33_I2C2_EV_Disable</a>&#160;&#160;&#160;(<a class="el" href="group__NVIC__Register__Definitions.html#gab65a09923e3fb94e67ea4642b7f85ccf">NVIC_ICER1</a> &amp;= ~(1&lt;&lt;(<a class="el" href="group__NVIC__Interrupt__Requests.html#gadda322d0c78a960e0a8312b47a728bb9">I2C2_EV_IRQ</a> - 32)))</td></tr>
<tr class="separator:gafc3b89a2a586bfe1980520d2a173c19f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada00f2ad593fa565afc6ed700693220a"><td class="memItemLeft" align="right" valign="top"><a id="gada00f2ad593fa565afc6ed700693220a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>NVIC_IRQ34_I2C2_ER_Disable</b>&#160;&#160;&#160;(<a class="el" href="group__NVIC__Register__Definitions.html#gab65a09923e3fb94e67ea4642b7f85ccf">NVIC_ICER1</a> &amp;= ~(1&lt;&lt;(<a class="el" href="group__NVIC__Interrupt__Requests.html#ga0c3ce7200280c0ac21d700978742b4c4">I2C2_ER_IRQ</a> - 32)))</td></tr>
<tr class="separator:gada00f2ad593fa565afc6ed700693220a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>Macros for enabling and disabling NVIC IRQ for different peripherals. </p>
<p>These macros are used to enable or disable NVIC IRQ for EXTI, USART, SPI, and I2C peripherals. </p>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga71c10bf5a084dff5a6c8dc4d68b86b33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga71c10bf5a084dff5a6c8dc4d68b86b33">&#9670;&nbsp;</a></span>NVIC_IRQ10_EXTI4_Disable</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IRQ10_EXTI4_Disable&#160;&#160;&#160;(<a class="el" href="group__NVIC__Register__Definitions.html#ga11cfe60b26fed9d1df48860d0274983b">NVIC_ICER0</a> |= (1&lt;&lt;10))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Disable EXTI Line 5 to 9 interrupt (clear bit 23 in NVIC_ICER0 register). </p>

</div>
</div>
<a id="ga56a877a97331dc3853ad22a2dcc1521f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga56a877a97331dc3853ad22a2dcc1521f">&#9670;&nbsp;</a></span>NVIC_IRQ10_EXTI4_Enable</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IRQ10_EXTI4_Enable&#160;&#160;&#160;(<a class="el" href="group__NVIC__Register__Definitions.html#gab37d21c2e44fe7e3967deaf10e30a763">NVIC_ISER0</a> |= (1&lt;&lt;10))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enable EXTI Line 5 to 9 interrupt (set bit 23 in NVIC_ISER0 register). </p>

</div>
</div>
<a id="ga4cbb7039951114a3513405944738bf48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4cbb7039951114a3513405944738bf48">&#9670;&nbsp;</a></span>NVIC_IRQ23_EXTI5_9_Disable</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IRQ23_EXTI5_9_Disable&#160;&#160;&#160;(<a class="el" href="group__NVIC__Register__Definitions.html#ga11cfe60b26fed9d1df48860d0274983b">NVIC_ICER0</a> |= (1&lt;&lt;23))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Disable EXTI Line 10 to 15 interrupt (clear bit 8 in NVIC_ICER1 register). </p>

</div>
</div>
<a id="gacde41dbda1dede0d47b2e649d31dd5d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacde41dbda1dede0d47b2e649d31dd5d8">&#9670;&nbsp;</a></span>NVIC_IRQ23_EXTI5_9_Enable</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IRQ23_EXTI5_9_Enable&#160;&#160;&#160;(<a class="el" href="group__NVIC__Register__Definitions.html#gab37d21c2e44fe7e3967deaf10e30a763">NVIC_ISER0</a> |= (1&lt;&lt;23))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enable EXTI Line 10 to 15 interrupt (set bit 8 in NVIC_ISER1 register). </p>

</div>
</div>
<a id="gac4ebdeb1649db8d6b7347167167e5a07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac4ebdeb1649db8d6b7347167167e5a07">&#9670;&nbsp;</a></span>NVIC_IRQ31_I2C1_EV_Disable</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IRQ31_I2C1_EV_Disable&#160;&#160;&#160;(<a class="el" href="group__NVIC__Register__Definitions.html#ga11cfe60b26fed9d1df48860d0274983b">NVIC_ICER0</a> &amp;= ~(1&lt;&lt;(<a class="el" href="group__NVIC__Interrupt__Requests.html#ga2b176ccd055eb016c45f02a99f85e6b0">I2C1_EV_IRQ</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Disable I2C1 error interrupt (clear bit in NVIC_ICER1 for I2C1_ER_IRQ). </p>

</div>
</div>
<a id="ga707bcb30289ca7c4f60a7d1eb68f7f34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga707bcb30289ca7c4f60a7d1eb68f7f34">&#9670;&nbsp;</a></span>NVIC_IRQ31_I2C1_EV_Enable</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IRQ31_I2C1_EV_Enable&#160;&#160;&#160;(<a class="el" href="group__NVIC__Register__Definitions.html#gab37d21c2e44fe7e3967deaf10e30a763">NVIC_ISER0</a> |= 1&lt;&lt;(<a class="el" href="group__NVIC__Interrupt__Requests.html#ga2b176ccd055eb016c45f02a99f85e6b0">I2C1_EV_IRQ</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>&lt; Enable I2C1 event interrupt (set bit in NVIC_ISER0 for I2C1_EV_IRQ). Enable I2C1 error interrupt (set bit in NVIC_ISER1 for I2C1_ER_IRQ). </p>

</div>
</div>
<a id="ga9ff0d813ed494cb282520683aa4cf94c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9ff0d813ed494cb282520683aa4cf94c">&#9670;&nbsp;</a></span>NVIC_IRQ32_I2C1_ER_Disable</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IRQ32_I2C1_ER_Disable&#160;&#160;&#160;(<a class="el" href="group__NVIC__Register__Definitions.html#gab65a09923e3fb94e67ea4642b7f85ccf">NVIC_ICER1</a> &amp;= ~(1&lt;&lt;(<a class="el" href="group__NVIC__Interrupt__Requests.html#ga0a003273888cf3a3b35d6d7c303b0607">I2C1_ER_IRQ</a> - 32)))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Disable I2C2 event interrupt (clear bit in NVIC_ICER1 for I2C2_EV_IRQ). </p>

</div>
</div>
<a id="gafca6c857337eb14768015a611c422e92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafca6c857337eb14768015a611c422e92">&#9670;&nbsp;</a></span>NVIC_IRQ32_I2C1_ER_Enable</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IRQ32_I2C1_ER_Enable&#160;&#160;&#160;(<a class="el" href="group__NVIC__Register__Definitions.html#gaeea822ab87e3ef3b207f26c6176a746c">NVIC_ISER1</a> |= 1&lt;&lt;(<a class="el" href="group__NVIC__Interrupt__Requests.html#ga0a003273888cf3a3b35d6d7c303b0607">I2C1_ER_IRQ</a> - 32))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enable I2C2 event interrupt (set bit in NVIC_ISER1 for I2C2_EV_IRQ). </p>

</div>
</div>
<a id="gafc3b89a2a586bfe1980520d2a173c19f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafc3b89a2a586bfe1980520d2a173c19f">&#9670;&nbsp;</a></span>NVIC_IRQ33_I2C2_EV_Disable</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IRQ33_I2C2_EV_Disable&#160;&#160;&#160;(<a class="el" href="group__NVIC__Register__Definitions.html#gab65a09923e3fb94e67ea4642b7f85ccf">NVIC_ICER1</a> &amp;= ~(1&lt;&lt;(<a class="el" href="group__NVIC__Interrupt__Requests.html#gadda322d0c78a960e0a8312b47a728bb9">I2C2_EV_IRQ</a> - 32)))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Disable I2C2 error interrupt (clear bit in NVIC_ICER1 for I2C2_ER_IRQ). </p>

</div>
</div>
<a id="ga8bd2f5f4799ecf7c06ddc2a4fc049495"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8bd2f5f4799ecf7c06ddc2a4fc049495">&#9670;&nbsp;</a></span>NVIC_IRQ33_I2C2_EV_Enable</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IRQ33_I2C2_EV_Enable&#160;&#160;&#160;(<a class="el" href="group__NVIC__Register__Definitions.html#gaeea822ab87e3ef3b207f26c6176a746c">NVIC_ISER1</a> |= 1&lt;&lt;(<a class="el" href="group__NVIC__Interrupt__Requests.html#gadda322d0c78a960e0a8312b47a728bb9">I2C2_EV_IRQ</a> - 32))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enable I2C2 error interrupt (set bit in NVIC_ISER1 for I2C2_ER_IRQ). </p>

</div>
</div>
<a id="ga60b1332b51fa7d0cdf7c2081e2971f3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga60b1332b51fa7d0cdf7c2081e2971f3c">&#9670;&nbsp;</a></span>NVIC_IRQ34_I2C2_ER_Enable</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IRQ34_I2C2_ER_Enable&#160;&#160;&#160;(<a class="el" href="group__NVIC__Register__Definitions.html#gaeea822ab87e3ef3b207f26c6176a746c">NVIC_ISER1</a> |= 1&lt;&lt;(<a class="el" href="group__NVIC__Interrupt__Requests.html#ga0c3ce7200280c0ac21d700978742b4c4">I2C2_ER_IRQ</a> - 32))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Disable I2C1 event interrupt (clear bit in NVIC_ICER0 for I2C1_EV_IRQ). </p>

</div>
</div>
<a id="gaac231594782dc0a72e9251cacf916255"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaac231594782dc0a72e9251cacf916255">&#9670;&nbsp;</a></span>NVIC_IRQ35_SPI1_Disable</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IRQ35_SPI1_Disable&#160;&#160;&#160;(<a class="el" href="group__NVIC__Register__Definitions.html#gab65a09923e3fb94e67ea4642b7f85ccf">NVIC_ICER1</a> &amp;= ~(1&lt;&lt;(<a class="el" href="group__NVIC__Interrupt__Requests.html#gac521872be69d4ba245e6f42407533c70">SPI1_IRQ</a> - 32)))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Disable SPI2 interrupt (clear bit in NVIC_ICER1 for SPI2 IRQ). </p>

</div>
</div>
<a id="ga301364c5d81915046814db1ca07c7973"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga301364c5d81915046814db1ca07c7973">&#9670;&nbsp;</a></span>NVIC_IRQ35_SPI1_Enable</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IRQ35_SPI1_Enable&#160;&#160;&#160;(<a class="el" href="group__NVIC__Register__Definitions.html#gaeea822ab87e3ef3b207f26c6176a746c">NVIC_ISER1</a> |= 1&lt;&lt;(<a class="el" href="group__NVIC__Interrupt__Requests.html#gac521872be69d4ba245e6f42407533c70">SPI1_IRQ</a> - 32))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>&lt; Enable SPI1 interrupt (set bit in NVIC_ISER1 for SPI1 IRQ). Enable SPI2 interrupt (set bit in NVIC_ISER1 for SPI2 IRQ). </p>

</div>
</div>
<a id="ga64982d90d71daea5f5a77cda68242f4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga64982d90d71daea5f5a77cda68242f4e">&#9670;&nbsp;</a></span>NVIC_IRQ36_SPI2_Enable</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IRQ36_SPI2_Enable&#160;&#160;&#160;(<a class="el" href="group__NVIC__Register__Definitions.html#gaeea822ab87e3ef3b207f26c6176a746c">NVIC_ISER1</a> |= 1&lt;&lt;(<a class="el" href="group__NVIC__Interrupt__Requests.html#ga6d78fa371ed5e81ca405dd8d1b4c14fa">SPI2_IRQ</a> - 32))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Disable SPI1 interrupt (clear bit in NVIC_ICER1 for SPI1 IRQ). </p>

</div>
</div>
<a id="ga45d44472654e13db23324173e4d509d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga45d44472654e13db23324173e4d509d1">&#9670;&nbsp;</a></span>NVIC_IRQ37_USART1_Disable</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IRQ37_USART1_Disable&#160;&#160;&#160;(<a class="el" href="group__NVIC__Register__Definitions.html#gab65a09923e3fb94e67ea4642b7f85ccf">NVIC_ICER1</a> |= 1&lt;&lt;(<a class="el" href="group__NVIC__Interrupt__Requests.html#gaa677628b60d2d06e4e1614cfb26091c2">USART1_IRQ</a> - 32))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Disable USART2 interrupt (clear bit in NVIC_ICER1 for USART2 IRQ). </p>

</div>
</div>
<a id="ga4c66c6b49faf4607dd43dbbbe096931f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4c66c6b49faf4607dd43dbbbe096931f">&#9670;&nbsp;</a></span>NVIC_IRQ37_USART1_Enable</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IRQ37_USART1_Enable&#160;&#160;&#160;(<a class="el" href="group__NVIC__Register__Definitions.html#gaeea822ab87e3ef3b207f26c6176a746c">NVIC_ISER1</a> |= 1&lt;&lt;(<a class="el" href="group__NVIC__Interrupt__Requests.html#gaa677628b60d2d06e4e1614cfb26091c2">USART1_IRQ</a> - 32))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>&lt; Enable USART1 interrupt (set bit in NVIC_ISER1 for USART1 IRQ). Enable USART2 interrupt (set bit in NVIC_ISER1 for USART2 IRQ). </p>

</div>
</div>
<a id="ga9e0a80dadeff446d765809f7ee3308b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9e0a80dadeff446d765809f7ee3308b5">&#9670;&nbsp;</a></span>NVIC_IRQ38_USART2_Disable</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IRQ38_USART2_Disable&#160;&#160;&#160;(<a class="el" href="group__NVIC__Register__Definitions.html#gab65a09923e3fb94e67ea4642b7f85ccf">NVIC_ICER1</a> |= 1&lt;&lt;(<a class="el" href="group__NVIC__Interrupt__Requests.html#ga91ea1a8e2cd1c9a3adf816c11c0d89ec">USART2_IRQ</a> - 32))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Disable USART3 interrupt (clear bit in NVIC_ICER1 for USART3 IRQ). </p>

</div>
</div>
<a id="gab6a6c3d5119c0d133987f14a0e5d5d8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab6a6c3d5119c0d133987f14a0e5d5d8e">&#9670;&nbsp;</a></span>NVIC_IRQ38_USART2_Enable</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IRQ38_USART2_Enable&#160;&#160;&#160;(<a class="el" href="group__NVIC__Register__Definitions.html#gaeea822ab87e3ef3b207f26c6176a746c">NVIC_ISER1</a> |= 1&lt;&lt;(<a class="el" href="group__NVIC__Interrupt__Requests.html#ga91ea1a8e2cd1c9a3adf816c11c0d89ec">USART2_IRQ</a> - 32))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enable USART3 interrupt (set bit in NVIC_ISER1 for USART3 IRQ). </p>

</div>
</div>
<a id="gaf78e5d1c230376193cc4e47d72c2291f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf78e5d1c230376193cc4e47d72c2291f">&#9670;&nbsp;</a></span>NVIC_IRQ39_USART3_Enable</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IRQ39_USART3_Enable&#160;&#160;&#160;(<a class="el" href="group__NVIC__Register__Definitions.html#gaeea822ab87e3ef3b207f26c6176a746c">NVIC_ISER1</a> |= 1&lt;&lt;(USART3_IRQ - 32))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Disable USART1 interrupt (clear bit in NVIC_ICER1 for USART1 IRQ). </p>

</div>
</div>
<a id="ga5440bad07d35f6a95f12cfb3f4de3b40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5440bad07d35f6a95f12cfb3f4de3b40">&#9670;&nbsp;</a></span>NVIC_IRQ40_EXTI10_15_Enable</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IRQ40_EXTI10_15_Enable&#160;&#160;&#160;(<a class="el" href="group__NVIC__Register__Definitions.html#gaeea822ab87e3ef3b207f26c6176a746c">NVIC_ISER1</a> |= (1&lt;&lt;8))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Disable EXTI Line 0 interrupt (clear bit 6 in NVIC_ICER0 register). </p>

</div>
</div>
<a id="gadda4cd5cc1df914a00b93b6f9a919e62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadda4cd5cc1df914a00b93b6f9a919e62">&#9670;&nbsp;</a></span>NVIC_IRQ6_EXTI0_Disable</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IRQ6_EXTI0_Disable&#160;&#160;&#160;(<a class="el" href="group__NVIC__Register__Definitions.html#ga11cfe60b26fed9d1df48860d0274983b">NVIC_ICER0</a> |= (1&lt;&lt;6))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Disable EXTI Line 1 interrupt (clear bit 7 in NVIC_ICER0 register). </p>

</div>
</div>
<a id="ga4cbbf4bd1c82ebeca6d50516c7305f05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4cbbf4bd1c82ebeca6d50516c7305f05">&#9670;&nbsp;</a></span>NVIC_IRQ6_EXTI0_Enable</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IRQ6_EXTI0_Enable&#160;&#160;&#160;(<a class="el" href="group__NVIC__Register__Definitions.html#gab37d21c2e44fe7e3967deaf10e30a763">NVIC_ISER0</a> |= (1&lt;&lt;6))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>&lt; Enable EXTI Line 0 interrupt (set bit 6 in NVIC_ISER0 register). Enable EXTI Line 1 interrupt (set bit 7 in NVIC_ISER0 register). </p>

</div>
</div>
<a id="ga30c6bd49641c2b2a75895a158942f543"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga30c6bd49641c2b2a75895a158942f543">&#9670;&nbsp;</a></span>NVIC_IRQ7_EXTI1_Disable</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IRQ7_EXTI1_Disable&#160;&#160;&#160;(<a class="el" href="group__NVIC__Register__Definitions.html#ga11cfe60b26fed9d1df48860d0274983b">NVIC_ICER0</a> |= (1&lt;&lt;7))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Disable EXTI Line 2 interrupt (clear bit 8 in NVIC_ICER0 register). </p>

</div>
</div>
<a id="ga52504d209c4111ac4be1f117040a62fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga52504d209c4111ac4be1f117040a62fc">&#9670;&nbsp;</a></span>NVIC_IRQ7_EXTI1_Enable</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IRQ7_EXTI1_Enable&#160;&#160;&#160;(<a class="el" href="group__NVIC__Register__Definitions.html#gab37d21c2e44fe7e3967deaf10e30a763">NVIC_ISER0</a> |= (1&lt;&lt;7))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enable EXTI Line 2 interrupt (set bit 8 in NVIC_ISER0 register). </p>

</div>
</div>
<a id="ga10d489e5d0e118333abf73de0814fe06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga10d489e5d0e118333abf73de0814fe06">&#9670;&nbsp;</a></span>NVIC_IRQ8_EXTI2_Disable</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IRQ8_EXTI2_Disable&#160;&#160;&#160;(<a class="el" href="group__NVIC__Register__Definitions.html#ga11cfe60b26fed9d1df48860d0274983b">NVIC_ICER0</a> |= (1&lt;&lt;8))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Disable EXTI Line 3 interrupt (clear bit 9 in NVIC_ICER0 register). </p>

</div>
</div>
<a id="ga13ddf256af2f68d08d80a91fc9756531"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga13ddf256af2f68d08d80a91fc9756531">&#9670;&nbsp;</a></span>NVIC_IRQ8_EXTI2_Enable</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IRQ8_EXTI2_Enable&#160;&#160;&#160;(<a class="el" href="group__NVIC__Register__Definitions.html#gab37d21c2e44fe7e3967deaf10e30a763">NVIC_ISER0</a> |= (1&lt;&lt;8))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enable EXTI Line 3 interrupt (set bit 9 in NVIC_ISER0 register). </p>

</div>
</div>
<a id="ga8cd792367ea5559b2c33c950921fbc1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8cd792367ea5559b2c33c950921fbc1d">&#9670;&nbsp;</a></span>NVIC_IRQ9_EXTI3_Disable</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IRQ9_EXTI3_Disable&#160;&#160;&#160;(<a class="el" href="group__NVIC__Register__Definitions.html#ga11cfe60b26fed9d1df48860d0274983b">NVIC_ICER0</a> |= (1&lt;&lt;9))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Disable EXTI Line 4 interrupt (clear bit 10 in NVIC_ICER0 register). </p>

</div>
</div>
<a id="ga1465d08a085aea7aec56481e2c129aa5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1465d08a085aea7aec56481e2c129aa5">&#9670;&nbsp;</a></span>NVIC_IRQ9_EXTI3_Enable</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IRQ9_EXTI3_Enable&#160;&#160;&#160;(<a class="el" href="group__NVIC__Register__Definitions.html#gab37d21c2e44fe7e3967deaf10e30a763">NVIC_ISER0</a> |= (1&lt;&lt;9))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enable EXTI Line 4 interrupt (set bit 10 in NVIC_ISER0 register). </p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
