
                          IC Compiler (TM)
                         IC Compiler-PC (TM)
                         IC Compiler-XP (TM)
                         IC Compiler-DP (TM)
                         IC Compiler-AG (TM)

        Version H-2013.03-ICC-SP2 for RHEL64 -- May 28, 2013

Zroute is the default router for ICC, ICC-PC, ICC-DP and ICC-AG in IC Compiler.
         Classic router will continue to be fully supported.

               Copyright (c) 1988-2013 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##########################################################################################
# Version: H-2013.03-SP2 (Aug 5, 2013)
# Copyright (C) 2007-2013 Synopsys, Inc. All rights reserved.
##########################################################################################
source -echo ./rm_setup/icc_setup.tcl 
puts "RM-Info: Running script [info script]\n"
RM-Info: Running script /bks2/PB17061127/DA_VLSI_PD/rm_setup/icc_setup.tcl

##########################################################################################
# Variables for IC Compiler Reference Methodology, IC Compiler Design Planning Reference 
# Methodology, and IC Compiler Hierarchical Reference Methodology 
# Script: icc_setup.tcl
# Version: H-2013.03-SP2 (Aug 5, 2013)
# Copyright (C) 2007-2013 Synopsys, Inc. All rights reserved.
##########################################################################################
# Sourcing the common variables
source -echo ./rm_setup/common_setup.tcl 
puts "RM-Info: Running script [info script]\n"
RM-Info: Running script /bks2/PB17061127/DA_VLSI_PD/rm_setup/common_setup.tcl

##########################################################################################
# Variables common to all reference methodology scripts
# Script: common_setup.tcl
# Version: H-2013.03 (April 15, 2013)
# Copyright (C) 2007-2013 Synopsys, Inc. All rights reserved.
##########################################################################################
set DESIGN_NAME                   "picorv32"  ;#  The name of the top-level design
set DESIGN_REF_DATA_PATH          "~/DA_VLSI_PD"  ;#  Absolute path prefix variable for library/design data.
#  Use this variable to prefix the common absolute path  
#  to the common variables defined below.
#  Absolute paths are mandatory for hierarchical 
#  reference methodology flow.
set DESIGN_INSTANCE			"testbench.uut"	;#  The Design Instance Name for read_saif
##########################################################################################
# Hierarchical Flow Design Variables
##########################################################################################
set HIERARCHICAL_DESIGNS           "" ;# List of hierarchical block design names "DesignA DesignB" ...
set HIERARCHICAL_CELLS             "" ;# List of hierarchical block cell instance names "u_DesignA u_DesignB" ...
##########################################################################################
# Library Setup Variables
##########################################################################################
# For the following variables, use a blank space to separate multiple entries.
# Example: set TARGET_LIBRARY_FILES "lib1.db lib2.db lib3.db"
set DESIGN_REF_PATH		  "/js1/songch/SAED32_EDK/lib"
set DESIGN_REF_NLDMA_PATH          "${DESIGN_REF_PATH}/stdcell_rvt"
set DESIGN_REF_NLDMB_PATH          "${DESIGN_REF_PATH}/stdcell_lvt"
set DESIGN_REF_NLDMC_PATH          "${DESIGN_REF_PATH}/stdcell_hvt"
set DESIGN_REF_RAMSA_PATH          "${DESIGN_REF_PATH}/sram"
set DESIGN_REF_RAMSB_PATH          "${DESIGN_REF_PATH}/sram_lp"
set DESIGN_REF_PLL_PATH           "${DESIGN_REF_PATH}/pll"
set DESIGN_REF_PADSA_PATH          "${DESIGN_REF_PATH}/io_std"
set DESIGN_REF_PADSB_PATH          "${DESIGN_REF_PATH}/io_sp"
set DESIGN_REF_TECH_PATH          "/js1/songch/SAED32_EDK/references/orca/dc/models"
#set ADDITIONAL_SEARCH_PATH        ""  ;#  Additional search path to be added to the default search path
set ADDITIONAL_SEARCH_PATH      "         ${DESIGN_REF_NLDMA_PATH}/db_nldm         ${DESIGN_REF_NLDMB_PATH}/db_nldm         ${DESIGN_REF_NLDMC_PATH}/db_nldm         ${DESIGN_REF_RAMSA_PATH}/db_nldm         ${DESIGN_REF_RAMSB_PATH}/db_nldm 	${DESIGN_REF_PLL_PATH}/db_nldm 	${DESIGN_REF_PADSA_PATH}/db_nldm 	${DESIGN_REF_PADSB_PATH}/db_nldm 	${DESIGN_REF_DATA_PATH}/results 	${DESIGN_REF_TECH_PATH}         ${DESIGN_REF_DATA_PATH}/verilog         /js1/songch/SAED32_EDK/references/orca/icc/models 	"
set TARGET_LIBRARY_FILES          "saed32rvt_tt1p05v125c.db saed32hvt_tt1p05v125c.db saed32lvt_tt1p05v125c.db" ;#  Target technology logical libraries
set ADDITIONAL_LINK_LIB_FILES     ""  ;#  Extra link logical libraries not included in TARGET_LIBRARY_FILES
set MIN_LIBRARY_FILES             ""  ;#  List of max min library pairs "max1 min1 max2 min2 max3 min3"...
#set MW_REFERENCE_LIB_DIRS         ""  ;#  Milkyway reference libraries (include IC Compiler ILMs here)
set MW_REFERENCE_LIB_DIRS  " 	${DESIGN_REF_NLDMA_PATH}/milkyway/saed32nm_rvt_1p9m 	${DESIGN_REF_NLDMB_PATH}/milkyway/saed32nm_lvt_1p9m 	${DESIGN_REF_NLDMC_PATH}/milkyway/saed32nm_hvt_1p9m 	"
set MW_REFERENCE_CONTROL_FILE     ""  ;#  Reference Control file to define the Milkyway reference libs
#set TECH_FILE                     ""  ;#  Milkyway technology file
#set MAP_FILE                      ""  ;#  Mapping file for TLUplus
#set TLUPLUS_MAX_FILE              ""  ;#  Max TLUplus file
#set TLUPLUS_MIN_FILE              ""  ;#  Min TLUplus file
set TECH_FILE        "/js1/songch/SAED32_EDK/references/orca/icc/ref/tech/saed32nm_1p9m_mw.tf"
set MAP_FILE         "/js1/songch/SAED32_EDK/references/orca/icc/ref/tlup/saed32nm_tf_itf_tluplus.map"
set TLUPLUS_MAX_FILE "/js1/songch/SAED32_EDK/references/orca/icc/ref/tlup/saed32nm_1p9m_Cmax.tluplus"
set TLUPLUS_MIN_FILE "/js1/songch/SAED32_EDK/references/orca/icc/ref/tlup/saed32nm_1p9m_Cmin.tluplus"
set MW_POWER_NET                "VDD" ;#
set MW_POWER_PORT               "VDD" ;#
set MW_GROUND_NET               "VSS" ;#
set MW_GROUND_PORT              "VSS" ;#
set MIN_ROUTING_LAYER            "M1"   ;# Min routing layer
set MAX_ROUTING_LAYER            "M8"   ;# Max routing layer
set LIBRARY_DONT_USE_FILE        ""   ;# Tcl file with library modifications for dont_use
##########################################################################################
# Multivoltage Common Variables
#
# Define the following multivoltage common variables for the reference methodology scripts 
# for multivoltage flows. 
# Use as few or as many of the following definitions as needed by your design.
##########################################################################################
set PD1                          ""           ;# Name of power domain/voltage area  1
set VA1_COORDINATES              {}           ;# Coordinates for voltage area 1
set MW_POWER_NET1                "VDD1"       ;# Power net for voltage area 1
set PD2                          ""           ;# Name of power domain/voltage area  2
set VA2_COORDINATES              {}           ;# Coordinates for voltage area 2
set MW_POWER_NET2                "VDD2"       ;# Power net for voltage area 2
set PD3                          ""           ;# Name of power domain/voltage area  3
set VA3_COORDINATES              {}           ;# Coordinates for voltage area 3
set MW_POWER_NET3                "VDD3"       ;# Power net for voltage area 3
set PD4                          ""           ;# Name of power domain/voltage area  4
set VA4_COORDINATES              {}           ;# Coordinates for voltage area 4
set MW_POWER_NET4                "VDD4"       ;# Power net for voltage area 4
puts "RM-Info: Completed script [info script]\n"
RM-Info: Completed script /bks2/PB17061127/DA_VLSI_PD/rm_setup/common_setup.tcl

###############################
## Flow Variables
###############################
set ICC_INIT_DESIGN_INPUT         "DDC"         ;# VERILOG|DDC|MW; specify the type of starting point;
;# if "VERILOG" is specified, you should also specify a valid $ICC_IN_VERILOG_NETLIST_FILE
;# if "DDC" is specified, you should also specify a valid $ICC_IN_DDC_FILE 
;# if "MW" is specified, you should also specify a valid $ICC_INPUT_CEL
set POWER_OPTIMIZATION            TRUE         ;# TRUE|FALSE; set TRUE to enable power optimization (-power option) for the core commands such as place_opt, clock_opt, 
;# route_opt, and focal_opt. If $ICC_CUSTOM_MULTI_VTH_CONSTRAINT_SCRIPT below is also specified, 
;# leakage power optimization is focused on lvt cell reduction; otherwise focused on leakage power reduction.
set ICC_PLACE_LOW_POWER_PLACEMENT FALSE	       ;# TRUE|FALSE; set TRUE to enable low power placement for place_opt; requires $POWER_OPTIMIZATION to be TRUE to be effective.
set ICC_CUSTOM_MULTI_VTH_CONSTRAINT_SCRIPT ""  ;# script for customized set_multi_vth_constraints constraints. effective only when $POWER_OPTIMIZATION is set to TRUE;
;# specify to make leakage power optimization focused on lvt cell reduction; 
;# refer to rm_icc_scripts/multi_vth_constraint.example as an example.	   
set DFT                           FALSE	       ;# TRUE|FALSE; set TRUE to enable scan reordering flow and add -optimize_dft option to place_opt and clock_opt commands;
;# if set TRUE, you should also provide a valid $ICC_IN_SCAN_DEF_FILE
set ICC_TIE_CELL_FLOW             FALSE        ;# TRUE|FALSE, set TRUE if you want TIE-CELLS to be used during optimizations instead of TIE-nets
set ICC_DBL_VIA                   TRUE         ;# TRUE|FALSE; set TRUE to enable redundant via insertion; more options in "Chipfinishing and Metal Fill Variables" section
set ICC_FIX_ANTENNA               FALSE        ;# TRUE|FALSE: set TRUE to enable antenna fixing; more options in "Chipfinishing Variables" section
set ADD_FILLER_CELL               FALSE        ;# TRUE|FALSE; set TRUE to enable std cells filler insertion; more options in "Chipfinishing Variables" section
set ICC_REDUCE_CRITICAL_AREA      TRUE         ;# TRUE|FALSE; set TRUE to enable detail route wire spreading
set ICC_CREATE_MODEL              FALSE        ;# TRUE|FALSE; set TRUE to create block abstraction (or ILM) and FRAM view (at block level)
set ICC_CREATE_BLOCK_ABSTRACTION  TRUE	       ;# TRUE|FALSE; set TRUE to create block abstraction, set to FALSE to create ILM (at block level)
set ADD_METAL_FILL                "ICC"        
;# HERCULES : signoff_metal_fill using Hercules
;# ICV : signoff_metal_fill using IC Validator
set SIGNOFF_DRC_ENGINE	"ICV"		       ;# ICV|HERCULES; signoff_drc using ICV or Hercules; more options in "Metal fill and Signoff DRC Variables" section
set ICC_REPORTING_EFFORT          "MED"        ;# OFF|LOW|MED; if set to OFF, no reporting is done; if set to LOW, report_qor/report_constraints/report_power are skipped,
;# additionally, report_timing is skipped in clock_opt_cts
set ICC_SANITY_CHECK              FALSE        ;# TRUE|FALSE, set TRUE to perform check_physical_design
set ICC_ENABLE_CHECKPOINT	  FALSE	       ;# TRUE|FALSE, set TRUE to perform checkpoint strategy for optimization commands 
;# ensure there is enough disk space before enabling this feature. refer to the set_checkpoint_strategy man page for details.
###############################
## General Variables
###############################
set ICC_INPUT_CEL                 "${DESIGN_NAME}_DCT" ;# starting CEL for flow with a Milkyway CEL input which can be the final CEL from Design Compiler Topographical 
set PNET_METAL_LIST               ""           	;# List of metals in the design to be used for (partial) pnet options
set PNET_METAL_LIST_COMPLETE	  ""	       	;# List of metals in the design to be used for (complete) pnet options
set ICC_IN_DONT_USE_FILE          "$LIBRARY_DONT_USE_FILE" ;# script with library modifications for dont_use; default to $LIBRARY_DONT_USE_FILE in common_setup.tcl 
set ICC_FIX_HOLD_PREFER_CELLS     ""           	;# Syntax: library/cell_name - Example: slow/DLY1X1 slow/DLY1X4
set ICC_MAX_AREA                  ""           	;# max_area value used during area optimization
set AREA_CRITICAL_RANGE_PRE_CTS   ""           	;# area critical range use during area optimization during place_opt
set AREA_CRITICAL_RANGE_POST_CTS  ""           	;# area critical range use during area optimization during post-CTS optimization 
set AREA_CRITICAL_RANGE_POST_RT   ""           	;# area critical range use during area optimization during route_opt
set POWER_CRITICAL_RANGE_PRE_CTS  ""           	;# power critical range use during area optimization during place_opt
set POWER_CRITICAL_RANGE_POST_CTS ""           	;# power critical range use during area optimization during post-CTS optimization 
set POWER_CRITICAL_RANGE_POST_RT  ""           	;# power critical range use during area optimization during route_opt
set ICC_NUM_CPUS                  1            	;# number of cpus for distributed processing
;# specify a number greater than 1 to enable it for classic router based route_opt and insert_redundant_via commands
set ICC_NUM_CORES                 1            	;# number of cores on the local host for multicore support; 
;# specify a number greater than 1 to enable it for the core commands
set PLACE_OPT_EFFORT 		  "medium"      ;# low|medium|high; choose effort level for place_opt command
set PLACE_OPT_TRADEOFF_TIMING_FOR_POWER_AREA FALSE ;# TRUE|FALSE; set TRUE to enable timing, power and area tradeoff optimization for place_opt command.
;# It only works for medium effort place_opt with -power option
set ROUTE_OPT_EFFORT 		  "medium"      ;# low|medium|high; choose effort level for route_opt command
set PLACE_OPT_CONGESTION_DRIVEN	  TRUE          ;# TRUE|FALSE; set TRUE to enable congestion removal during place_opt command (place_opt_icc step) and 
;# clock_opt -only_psyn command (clock_opt_psyn_icc step) 
set PLACE_OPT_PREROUTE_FOCALOPT_LAYER_OPTIMIZATION FALSE 
;# TRUE|FALSE; set TRUE to perform layer optimization (preroute_focal_opt -layer_optimization) 
;# on existing buffer trees after place_opt command (place_opt_icc step)
set CLOCK_OPT_PSYN_PREROUTE_FOCALOPT_LAYER_OPTIMIZATION FALSE 
;# TRUE|FALSE; set TRUE to perform layer optimization (preroute_focal_opt -layer_optimization) 
;# on existing buffer trees after clock_opt -only_psyn command (clock_opt_psyn_icc step)
set ICC_CREATE_GR_PNG             FALSE  	;# TRUE|FALSE; set TRUE to create a global route congestion map snapshot in PNG format at the end of route_icc step
set ICC_WRITE_FULL_CHIP_VERILOG   FALSE		;# TRUE|FALSE; set TRUE for write_verilog in outputs_icc.tcl to write out module definitions for soft macros 
if {![info exists MW_POWER_NET]} {
set MW_POWER_NET 		  "VDD"
}
if {![info exists MW_POWER_PORT]} {
set MW_POWER_PORT                 "VDD"
}
if {![info exists MW_GROUND_NET]} {
set MW_GROUND_NET                 "VSS"
}
if {![info exists MW_GROUND_PORT]} { 
set MW_GROUND_PORT                "VSS"
}
###############################
## Cellname Variables
###############################
set ICC_FLOORPLAN_CEL            "init_design_icc"
set ICC_PLACE_OPT_CEL            "place_opt_icc"
set ICC_CLOCK_OPT_CTS_CEL        "clock_opt_cts_icc"
set ICC_CLOCK_OPT_PSYN_CEL       "clock_opt_psyn_icc"
set ICC_CLOCK_OPT_ROUTE_CEL      "clock_opt_route_icc"
set ICC_ROUTE_CEL                "route_icc"
set ICC_ROUTE_OPT_CEL            "route_opt_icc"
set ICC_CHIP_FINISH_CEL          "chip_finish_icc"
set ICC_METAL_FILL_CEL           "metal_fill_icc"
set ICC_ECO_STARTING_CEL	 $ICC_METAL_FILL_CEL         ;# CEL to run ECO on (contains original pre-tape-out database)
set ICC_ECO_CEL             	 "eco_icc"                   ;# CEL after running the ECO (contains new ECO netlist)
set ICC_FOCAL_OPT_STARTING_CEL	 $ICC_CHIP_FINISH_CEL        ;# CEL to run focal_opt on
set ICC_FOCAL_OPT_CEL       	 "focal_opt_icc"             ;# CEL after running focal_opt
set ICC_FLOORPLAN_ODL_CEL	 "init_design_odl" 
set ICC_DP_CREATE_PLANGROUPS_CEL "create_plangroups_dp" 
set ICC_DP_CREATE_ODL_CEL	 "create_odl_dp" 
set ICC_DP_ROUTEABILITY_ON_PLANGROUPS_CEL "routeability_on_plangroups_dp"
set ICC_DP_PIN_ASSIGNMENT_BUDGETING_CEL	 "pin_assignment_budgeting_dp"
set ICC_DP_COMMIT_CEL		 "commit_dp"
############################################################
## Customized Constraint Script for Core Commands (Optional)
############################################################ 
set CUSTOM_INIT_DESIGN_PRE_SCRIPT ""		;# An optional Tcl file; if specified, will be sourced before the read_def command;
;# review init_design_icc.tcl script for exact location where this is sourced to avoid overlap with existing constraints
set CUSTOM_PLACE_OPT_PRE_SCRIPT ""		;# An optional Tcl file; if specified, will be sourced right before the place_opt core command;
;# review place_opt_icc.tcl script for exact location where this is sourced to avoid overlap with existing constraints
set CUSTOM_PLACE_OPT_POST_SCRIPT ""		;# An optional Tcl file; if specified, will be sourced right after the place_opt core command;
;# review place_opt_icc.tcl script for exact location where this is sourced to avoid overlap with existing constraints
set CUSTOM_CLOCK_OPT_CTS_PRE_SCRIPT ""		;# An optional Tcl file; if specified, will be sourced right before the clock_opt -only_cts core command;
;# review clock_opt_cts_icc.tcl script for exact location where this is sourced to avoid overlap with existing constraints
set CUSTOM_CLOCK_OPT_CTS_POST_SCRIPT ""		;# An optional Tcl file; if specified, will be sourced right after the clock_opt -only_cts core command;
;# review clock_opt_cts_icc script for exact location where this is sourced to avoid overlap with existing constraints
set CUSTOM_CLOCK_OPT_PSYN_PRE_SCRIPT ""		;# An optional Tcl file; if specified, will be sourced right before the clock_opt -only_psyn core command;
;# review clock_opt_psyn_icc.tcl script for exact location where this is sourced to avoid overlap with existing constraints
set CUSTOM_CLOCK_OPT_PSYN_POST_SCRIPT ""	;# An optional Tcl file; if specified, will be sourced right after the clock_opt -only_psyn core command;
;# review clock_opt_psyn_icc.tcl script for exact location where this is sourced to avoid overlap with existing constraints
set CUSTOM_CLOCK_OPT_ROUTE_PRE_SCRIPT ""	;# An optional Tcl file; if specified, will be sourced before the route_group -all_clock_nets command;
;# review clock_opt_route_icc.tcl script for exact location where this is sourced to avoid overlap with existing constraints
set CUSTOM_CLOCK_OPT_ROUTE_PRE_CTO_SCRIPT ""	;# An optional Tcl file; if specified, will be sourced before the optimize_clock_tree command;
;# review clock_opt_route_icc.tcl script for exact location where this is sourced to avoid overlap with existing constraints
set CUSTOM_CLOCK_OPT_ROUTE_POST_CTO_SCRIPT ""	;# An optional Tcl file; if specified, will be sourced after the optimize_clock_tree command;
;# review clock_opt_route_icc.tcl script for exact location where this is sourced to avoid overlap with existing constraints
set CUSTOM_ROUTE_PRE_SCRIPT ""			;# An optional Tcl file; if specified, will be sourced before the route_opt -initial_route_only command;
;# review route_icc.tcl script for exact location where this is sourced to avoid overlap with existing constraints
set CUSTOM_ROUTE_POST_SCRIPT ""			;# An optional Tcl file; if specified, will be sourced after the route_opt -initial_route_only command;
;# review route_icc.tcl script for exact location where this is sourced to avoid overlap with existing constraints
set CUSTOM_ROUTE_OPT_PRE_SCRIPT ""		;# An optional Tcl file; if specified, will be sourced right before the route_opt core command;
;# review route_opt_icc.tcl script for exact location where this is sourced to avoid overlap with existing constraints
set CUSTOM_ROUTE_OPT_POST_SCRIPT ""		;# An optional Tcl file; if specified, will be sourced right after the route_opt core command;
;# review route_opt_icc.tcl script for exact location where this is sourced to avoid overlap with existing constraints
set CUSTOM_FOCAL_OPT_PRE_SCRIPT ""		;# An optional Tcl file; if specified, will be sourced before the focal_opt core commands;
;# review focal_opt_icc.tcl script for exact location where this is sourced to avoid overlap with existing constraints
set CUSTOM_FOCAL_OPT_POST_SCRIPT ""		;# An optional Tcl file; if specified, will be sourced after the focal_opt core commands;
;# review focal_opt_icc.tcl script for exact location where this is sourced to avoid overlap with existing constraints
set CUSTOM_CHIP_FINISH_POST_SCRIPT ""		;# An optional Tcl file; if specified, will be sourced before the route_opt -inc -size_only command;
;# review chip_finish_icc.tcl script for exact location where this is sourced to avoid overlap with existing constraints
###############################
## Floorplan Input Variables          		    
###############################
set ICC_FLOORPLAN_INPUT           	"CREATE"   ;# DEF | FP_FILE | CREATE | USER_FILE | SKIP; "DEF" reads $ICC_IN_DEF_FILE; "FP_FILE" reads ICC_IN_FLOORPLAN_FILE;
;# "CREATE" uses create_floorplan command; "USER_FILE" sources $ICC_IN_FLOORPLAN_USER_FILE; 
;# "SKIP" skips floorplanning section
set ICC_IN_DEF_FILE		  	""	;# Complete floorplan file in DEF format
set ICC_IN_FLOORPLAN_FILE	  	""	;# Complete floorplan file generated by write_floorplan 
set ICC_IN_FLOORPLAN_USER_FILE	  	""	;# Complete floorplan file generated by user; This file will simply be sourced.
set ICC_IN_PIN_PAD_PHYSICAL_CONSTRAINTS_FILE ""	;# I/O constraint file generated by write_pin_pad_physical_constraints which contains pin or pad information
;# applied prior to create_floorplan command   
set ICC_IN_PHYSICAL_ONLY_CELLS_CREATION_FILE "" ;# a file to include physical-only cell creation commands to be sourced
;# e.g. create_cell {vdd1left vdd1right vdd1top vdd1bottom} pvdi
set ICC_IN_PHYSICAL_ONLY_CELLS_CONNECTION_FILE "" ;# a file to include physical-only cell connection commands to be sourced
;# e.g. derive_pg_connection -power_net $MW_POWER_NET -power_pin $MW_POWER_PORT -ground_net $MW_GROUND_NET -ground_pin $MW_GROUND_PORT -cells {vdd1left vdd1right vdd1top vdd1bottom}
set ICC_PHYSICAL_CONSTRAINTS_FILE 	""	;# script to add incremental floorplan constraints which will be sourced after read_def, read_floorplan, or floorplan creation
set CUSTOM_CONNECT_PG_NETS_SCRIPT 	""      ;# script for customized derive_pg_connection commands which replaces the default derive_pg_connection commands in the scripts   
###############################
## Timing Variables
###############################
set ICC_APPLY_RM_DERATING               FALSE 	;# TRUE|FALSE; when set to FALSE, the derating is assumed to be set in the SDC
set ICC_LATE_DERATING_FACTOR	        1.01 	;# Late derating factor, used for both data and clock 
set ICC_EARLY_DERATING_FACTOR	        0.99 	;# Early derating factor, used for both data and clock 
set ICC_APPLY_RM_UNCERTAINTY_PRECTS     FALSE	;# TRUE|FALSE; when set to TRUE, user uncertainty will be replaced by $ICC_UNCERTAINTY_PRECTS
set ICC_APPLY_RM_UNCERTAINTY_POSTCTS    FALSE	;# TRUE|FALSE; when set to TRUE, user uncertainty will be replaced by $ICC_UNCERTAINTY_POSTCTS
set ICC_UNCERTAINTY_PRECTS_FILE         ""   	;# Pre-cts uncertainty file used during place_opt
set ICC_UNCERTAINTY_POSTCTS_FILE        ""   	;# Post-cts uncertainty file used during post-CTS optimization and route_opt
set ICC_MAX_TRANSITION                  ""   	;# max_transition value set on the design
set ICC_CRITICAL_RANGE                  ""   	;# critical_range set on the design; default = 50% of each clock period
set ICC_MAX_FANOUT                      ""   	;# max_fanout value set on the design
set ICC_FULL_ARNOLDI                    FALSE	;# TRUE|FALSE; when set to TRUE, will enable full-Arnoldi, i.e. no net filtering
set ICC_IN_AOCV_TABLE_FILE		""	;# A file containing advanced on-chip variation (OCV) derate factor tables written out by PrimeTime's write_binary_aocvm command 
;# If specified, it will be read right before clock_opt -only_psyn command at clock_opt_psyn_icc step and AOCV analysis will be enabled
#######################################
## Clock Tree Synthesis (CTS) Variables
#######################################
set ICC_CTS_RULE_NAME		"iccrm_clock_double_spacing" ;# specify the name of a clock nondefault routing rule that you have defined (for ex, in common_cts_settings_icc.tcl); 
;# it will be associated with set_clock_tree_options -routing_rule  
;# If ICC_CTS_RULE_NAME is set to iccrm_clock_double_spacing, double spacings will be applied to all layers
set ICC_CTS_LAYER_LIST		""		;# clock tree layers, usually M3 and above; e.g. set ICC_CTS_LAYER_LIST "M3 M4 M5"
set ICC_CTS_REF_LIST		""		;# cells for CTS; a space-deliminated list: cell1 cell2 
set ICC_CTS_REF_DEL_INS_ONLY	""		;# cells for CTS delay insertion; a space-deliminated list: cell1 cell2
set ICC_CTS_REF_SIZING_ONLY	""		;# cells for CTS sizing only; a space-deliminated list: cell1 cell2 
set ICC_CTS_SHIELD_RULE_NAME	""		;# specify clock shielding rule name; requires $ICC_CTS_SHIELD_SPACINGS, $ICC_CTS_SHIELD_WIDTHS to be also specified    
set ICC_CTS_SHIELD_SPACINGS	""		;# specify clock shielding spacing associated with shielding rule; a list of layer name and spacing pairs
set ICC_CTS_SHIELD_WIDTHS	""		;# specify clock shielding width associated with shielding rule: a list of layer name and width pair
set ICC_CTS_SHIELD_CLK_NAMES	""		;# optionally specify a subset of clock names to apply the clock shielding rule: $ICC_CTS_SHIELD_RULE_NAME;
;# if not specified, $ICC_CTS_SHIELD_RULE_NAME will be applied to all clock nets 
set ICC_CTS_INTERCLOCK_BALANCING	FALSE	;# TRUE|FALSE; set TRUE to enable -inter_clock_balance for "clock_opt -only_cts" at clock_opt_cts_icc task;
;# specify $ICC_CTS_INTERCLOCK_BALANCING_OPTIONS_FILE to set the options  
set ICC_CTS_INTERCLOCK_BALANCING_OPTIONS_FILE	"" ;# an optional file which contains set_inter_clock_delay_options commands
set ICC_CTS_UPDATE_LATENCY	FALSE		;# set TRUE to perform clock latency update post CTS
set ICC_CTS_LATENCY_OPTIONS_FILE	""	;# an optional file which specifies the latency adjustment options
set ICC_CTS_LOW_POWER_PLACEMENT	FALSE	        ;# TRUE|FALSE; set TRUE to enable low power placement for CTS; requires $POWER_OPTIMIZATION to be TRUE to be effective.
set ICC_CTS_CLOCK_GATE_MERGE	FALSE		;# TRUE|FALSE; set TRUE to enable clock gate merging for CTS for power reduction; requires $POWER_OPTIMIZATION to be TRUE to be effective.
set ICC_CTS_CLOCK_GATE_SPLIT	FALSE		;# TRUE|FALSE; set TRUE to enable clock gate splitting for CTS for reducing enable pin violations; requires $POWER_OPTIMIZATION to be TRUE to be effective.
set ICC_CTS_SELF_GATING		FALSE		;# TRUE|FALSE; set TRUE to insert XOR self-gating logic during clock tree synthesis before clock tree construction
;# An optional gate-level SAIF file ($ICC_IN_SAIF_FILE) is recommended in order to provide clock activity information
set ICC_IN_SAIF_FILE            "$DESIGN_NAME.saif" ;# An optional gate-level SAIF file for low power placement ($ICC_CTS_LOW_POWER_PLACEMENT) and self-gating ($ICC_CTS_SELF_GATING)
set ICC_SAIF_INSTANCE_NAME      $DESIGN_NAME	;# the instance in the SAIF file containing switching activity
set ICC_POST_CLOCK_ROUTE_CTO	FALSE  	       	;# set TRUE if to perform post route clock tree optimization after clock routing at clock_opt_route_icc step
#########################################
## Routing and Chipfinishing Variables
#########################################
## end cap cells 
set ICC_H_CAP_CEL                  ""           ;# defines the horizontal CAP CELL library cell 
set ICC_V_CAP_CEL                  ""           ;# defines the vertical CAP CELL library cell (for the Well Proximity Effect)
## redundant via insertion (ICC_DBL_VIA) options
set ICC_DBL_VIA_FLOW_EFFORT      LOW            ;# LOW|MED|HIGH  - MED enables concurrent soft-rule redundant via insertion
;# HIGH runs another redundant via, timing driven, after chipfinishing
set ICC_CUSTOM_DBL_VIA_DEFINE_SCRIPT ""         ;# script to define the redundant via definitions
set ICC_DBL_VIA_DURING_INITIAL_ROUTING TRUE	;# TRUE|FALSE - TRUE enables automatic redundant via insertion after detail route change of "route_opt -initial"
;# FALSE runs insert_zrt_redundant_vias after "route_opt -initial"
## antenna fixing (ICC_FIX_ANTENNA) options
set ANTENNA_RULES_FILE           ""             ;# defines the antenna rules
set ICC_USE_DIODES               FALSE          ;# TRUE|FALSE; control variable to allow diodes to be inserted both by the 
;# insert_port_protection_diodes command as well as the router
set ICC_ROUTING_DIODES           ""             ;# space separated list of diode names
set ICC_PORT_PROTECTION_DIODE    ""             ;# diode name for insert_port_protection_diodes
;# Format = library_name/diode_name
set ICC_PORT_PROTECTION_DIODE_EXCLUDE_PORTS ""  ;# a list of ports to be excluded by insert_port_protection_diodes
## filler cell insertion (ADD_FILLER_CELL) options
set FILLER_CELL_METAL            ""             ;# space separated list of filler cells with metals
set FILLER_CELL                  ""             ;# space separated list of filler cells 
## signal em
set ICC_FIX_SIGNAL_EM		 FALSE		;# TRUE|FALSE; set TRUE to enable signal em fixing; please uncomment the section and follow instruction in chip_finish_icc.tcl 
###############################
## Emulation TLUplus Files
###############################
## Note : emulated metal fill mau not correlate well with real metal fill, especially for advanced technology nodes.
#  Please use it for reference only.
set TLUPLUS_MAX_EMULATION_FILE         ""  	;#  Max TLUplus file
set TLUPLUS_MIN_EMULATION_FILE         ""  	;#  Min TLUplus file
###############################
## check_signoff_correlation  Variables
###############################
set PT_DIR ""                          		;# path to PrimeTime bin directory
set PT_SDC_FILE ""                     		;# optional file in case PrimeTime has a different SDC that what is available in the IC Compiler database
set STARRC_DIR ""                      		;# path to StarRC bin directory
set STARRC_MAX_NXTGRD ""               		;# MAX NXTGRD file
set STARRC_MIN_NXTGRD ""               		;# MIN NXTGRD file
set STARRC_MAP_FILE "$MAP_FILE"        		;# NXTGRD mapping file, defaults to TLUPlus mapping file, but could be different
set ICC_SIGNOFF_OPT_CHECK_CORRELATION_PREROUTE_SCRIPT "" ;# a file to be sourced to run check_signoff_correlation at end of place_opt_icc step; 
;# example - rm_icc_scripts/signoff_opt_check_correlation_preroute_icc.example.tcl
set ICC_SIGNOFF_OPT_CHECK_CORRELATION_POSTROUTE_SCRIPT "" ;# a file to be sourced to run at check_signoff_correlation end of route_opt_icc step; 
;# example - rm_icc_scripts/signoff_opt_check_correlation_postroute_icc.example.tcl
#######################################
## Metal fill and Signoff DRC Variables
#######################################
## For Hercules - ensure environment variable HERCULES_HOME_DIR is set and that Hercules is included in the same path where the IC Compiler shell is executed from
## For IC Validator metal Fill - ensure environment variable PRIMEYIELD_HOME_DIR is set and that IC Validator is included in the same path where the IC Compiler shell is executed from
## For IC Validator DRC - ensure environment variable ICV_HOME_DIR is set and that IC Validator is included in the same path where the IC Compiler shell is executed from
set SIGNOFF_FILL_RUNSET ""             		;# IC Validator or Hercules runset for signoff_metal_fill command
set SIGNOFF_DRC_RUNSET  ""             		;# IC Validator or Hercules runset for signoff_drc command
set SIGNOFF_MAPFILE     ""             		;# IC Validator|Hercules mapping file for signoff_metal_fill and signoff_drc commands
## Options for signoff_metal_fill command using ICV engine in metal_fill_icc.tcl
set SIGNOFF_METAL_FILL_TIMING_DRIVEN FALSE  	;# TRUE|FALSE : set this to TRUE to enable timing driven for IC Validator metal fill 	
set TIMING_PRESERVE_SLACK_SETUP	"0.1"  		;# float : setup slack threshold for timing driven ICV metal fill; default 0.1
;# also used by wire_spreading/widening in chip_finishi_icc.tcl
set TIMING_PRESERVE_SLACK_HOLD "0"     		;# float : hold slack threshold for wire_spreading/widening in chip_finishi_icc.tcl; default 0
## Options for insert_metal_fill command using ICC engine in metal_fill_icc.tcl
set ICC_METAL_FILL_SPACE           2            ;# space amount used during the IC Compiler insert_metal_fill command
set ICC_METAL_FILL_TIMING_DRIVEN  TRUE          ;# enables timing driven metal fill for the IC Compiler insert_metal_fill command
###############################
## focal_opt Variables
###############################
set ICC_FOCAL_OPT_HOLD_VIOLS     "all"          ;# filename|all - blank to skip; filename to fix violations from a file; specify "all" to fix all hold violations
set ICC_FOCAL_OPT_SETUP_VIOLS    ""          	;# filename|all - blank to skip; filename to fix violations from a file; specify "all" to fix all setup violations
set ICC_FOCAL_OPT_DRC_NET_VIOLS  "all"          ;# filename|all - blank to skip; filename to fix violations from a file; specify "all" to fix all DRC net violations
set ICC_FOCAL_OPT_DRC_PIN_VIOLS  ""             ;# filename|all - blank to skip; filename to fix violations from a file; specify "all" to fix all DRC pin violations
set ICC_FOCAL_OPT_XTALK_VIOLS    ""             ;# filename - blank to skip; filename to fix crosstalk violations from a file
###############################
## ECO Flow Variables
###############################
set ICC_ECO_FLOW		"NONE" 	;# NONE|UNCONSTRAINED|FREEZE_SILICON
;# UNCONSTRAINED : NO spare cell insertion ; cells can be added (pre tapeout)
;# FREEZE_SILICON : spare cell insertion/freeze silicon ECO
set ICC_SPARE_CELL_FILE         ""     	;# Tcl script to insert the spare cells, e.g. :
;# insert_spare_cells -lib_cell {INV8 DFF1} -cell_name spares -num_instances 300
set ICC_ECO_FILE                ""     	;# a verilog netlist or Tcl file containing ECO changes - specify the file name and type of file using ICC_ECO_FLOW_TYPE
set ICC_ECO_FLOW_TYPE		"verilog" ;# verilog | pt_drc_setup_fixing_tcl | pt_hold_fixing_tcl - specify type of ECO file for UNCONSTRAINED ICC_ECO_FLOW;
;# depending on the value specified, the commands used to read ECO file and place ECO cells vary;
;# specify verilog if you provide a functional eco file for ICC_ECO_FILE;
;# specify pt_drc_setup_fixing_tcl if you provide a change file generated by the PrimeTime fix_eco_drc or fix_eco_timing -setup commands;
;# specify pt_hold_fixing_tcl if you provide a change file generated by the PrimeTime fix_eco_timing -hold command
set ICC_ECO_METAL_FILL_MODE	"early_stage" ;# early_stage | signoff_stage; only ICV is supported;
;# specify early stage to use ICV DRC based metal fill trimming (faster);
;# specify signoff_stage to perform complete ICV metal fill purge, ADR and metal fill insertion  
########################################################################################################################
############                        IC COMPILER DESIGN PLANNING SPECIFIC                         #######################   
############(variables for IC Compiler Design Planning and IC Compiler Hierarchical Reference Methodologies)  ##########
########################################################################################################################
########################################################################################################################
## Common variables (applied to both IC Compiler Design Planning and IC Compiler Hierarchical Reference Methodologies )
########################################################################################################################
set ICC_DP_VERBOSE_REPORTING		FALSE		;# TRUE|FALSE; generate additional reports before placement
set ICC_DP_SET_HFNS_AS_IDEAL_THRESHOLD	""		;# integer; specify a threshold to set nets with fanout larger than it as ideal nets
set ICC_DP_SET_MIXED_AS_IDEAL		TRUE		;# TRUE|FALSE; set mixed clock/signal paths as ideal nets
set ICC_DP_FIX_MACRO_LIST		""		;# ""|skip|"a_list_of_macros"; unfix all macros OR skip fix OR fix specified macros before placement
set CUSTOM_ICC_DP_PLACE_CONSTRAINT_SCRIPT ""            ;# Put your set_keepout_margin and fp_set_macro_placement_constraint in this file 
set CUSTOM_ICC_DP_PREROUTE_STD_CELL_SCRIPT ""		;# File to perform customized preroute_standard_cell commands
## PNS and PNA control variables
set CUSTOM_ICC_DP_PNS_CONSTRAINT_SCRIPT ""              ;# File to add PNS constraints which is loaded before running PNS
set PNS_POWER_NETS         		"${MW_POWER_NET} ${MW_GROUND_NET}" ;# Target nets for PNS; syntax is "your_power_net your_ground_net" 
set PNS_POWER_BUDGET       		1000          	;# Unit in milliWatts; default is 1000
set PNS_VOLTAGE_SUPPLY     		1.5           	;# Unit in Volts; default is 1.5
set PNS_VIRTUAL_RAIL_LAYER 		""              ;# Specify the metal layer you want to use as virtual rail
set PNS_OUTPUT_DIR         		"./pna_output"  ;# Output directory for PNS and PNA output files
set PNA_EXTRACTION_TEMPERATURE		""		;# Float; set the wire extraction temperature for PNA. Optional.
set PNA_EXTRACTION_CORNER		""		;# min|max; set the parasitic corner for RC extraction for PNA. Optional.
###############################################################
## IC Compiler Hierarchical Reference Methodology Variables
###############################################################
set ICC_DP_PLAN_GROUPS		"$HIERARCHICAL_CELLS"	;# full module names from which plan groups will be created
;#   space deliminated list: "top/A top/B top/C"
;# default to $HIERARCHICAL_CELLS from common_setup.tcl if using Design Compiler Topographical
set ICC_DP_PLANGROUP_FILE               ""              ;# floorplan file containing plan group creation and location which should be the output of write_floorplan
set ICC_DP_ALLOW_FEEDTHROUGH	        FALSE		;# TRUE|FALSE; allow feedthrough creation during pin assignment 
set CUSTOM_ICC_DP_PNS_SCRIPT 		""              ;# customized PNS script; replacing PNS section in scripts; for template based PNS, this is required
set CUSTOM_ICC_DP_PNA_SCRIPT 		""              ;# customized PNA script; replacing PNA section in scripts
## DFT-aware hierarchical design planning variables 
set ICC_DP_DFT_FLOW			FALSE		;# TRUE|FALSE; enable DFT-aware hierarchical design planning flow; requires ICC_IN_FULL_CHIP_SCANDEF_FILE
set ICC_IN_FULL_CHIP_SCANDEF_FILE "$DESIGN_NAME.mapped.expanded.scandef"		
;# full-chip SCANDEF file for DFT-aware hierarchical design planning flow (see $ICC_DP_DFT_FLOW)
;# used only in hierarchical design planning phase; not used or needed for block level implementations and top level assembly 
set BUDGETING_SDC_OUTPUT_DIR            "./sdc"         ;# budgeting SDC output directory; default is "./sdc"
## ODL flow variables
set ICC_DP_ODL_HOST_OPTION 	""			;# lsf|grd|samehost|list_of_hosts; this controls the set_host_options value for create_on_demand_netlist
;# if either lsf or grd is specified, you must also specify $ICC_DP_ODL_HOST_OPTION_SUBMIT_OPTIONS 
;# if list_of_hosts is specified, you must also specify $ICC_DP_ODL_HOST_OPTION_HOSTS_LIST 
set ICC_DP_ODL_HOST_OPTION_SUBMIT_OPTIONS {}		;# controls the value of -submit_option option for set_host_options for create_on_demand_netlist command. 
;# If ICC_DP_ODL_HOST_OPTION is set to lsf, 
;# then lsf specific submit options should be specified, for example, 
;# {-q bnormal -R "rusage\[mem=12000\]\cputype==emt64 cpuspeed==EMT3000 qsc==e"}
set ICC_DP_ODL_HOST_OPTION_HOSTS_LIST	""              ;# a list of hosts on which to perform create_on_demand_netlist
## TIO and block abstraction variables
set ICC_BLOCK_ABSTRACTIONS_LIST		""		;# a list of all the block abstractions used in the design if $ICC_CREATE_BLOCK_ABSTRACTION is set to TRUE;
;# if left empty, the list will be auto set to include all soft macros in the design if you are following HRM step-by-step 
set ICC_TIO_BLOCK_LIST			$ICC_BLOCK_ABSTRACTIONS_LIST
;# a list of names of block abstractions that are to be optimized by transparent interface optimization (TIO) at route_opt_icc;
;# you can change it to a subset of block abstractions before route_opt_icc starts  
set ICC_TIO_OPTIMIZE_BLOCK_INTERFACE    TRUE            ;# TRUE|FALSE; set TRUE for TIO to optimize interface logic
set ICC_TIO_OPTIMIZE_MIM_BLOCK_INTERFACE FALSE          ;# TRUE|FALSE; set TRUE for TIO to optimize inside MIM blocks; set true only when you are opening MIM blocks for TIO
set ICC_TIO_OPTIMIZE_SHARED_LOGIC       FALSE           ;# TRUE|FALSE; set TRUE for TIO to optimize shared logic; requires $ICC_TIO_OPTIMIZE_BLOCK_INTERFACE to be also enabled
set ICC_TIO_HOST_OPTION 		""		;# lsf|grd|samehost|list_of_hosts; this controls the set_host_options value for TIO
;# if either lsf or grd is specified, you must also specify $ICC_TIO_HOST_OPTION_SUBMIT_OPTIONS 
;# if list_of_hosts is specified, you must also specify $ICC_TIO_HOST_OPTION_HOSTS_LIST
;# Please note that if $ICC_TIO_OPTIMIZE_BLOCK_INTERFACE is set to TRUE and $ICC_TIO_BLOCK_LIST is not empty,
;# which are both default for HRM, you should also specify a valid value for $ICC_TIO_HOST_OPTION
set ICC_TIO_HOST_OPTION_SUBMIT_OPTIONS {}		;# controls the value of -submit_option option for set_host_options for TIO 
;# If $ICC_TIO_HOST_OPTION is set to lsf, 
;# then lsf specific submit options should be specified and vice versa, for example, 
;# {-q bnormal -R "rusage\[mem=12000\]\cputype==emt64 cpuspeed==EMT3000 qsc==e"}
set ICC_TIO_HOST_OPTION_HOSTS_LIST	""              ;# a list of hosts on which to perform automatic block update during TIO
set ICC_TIO_WRITE_ECO_FILE              FALSE		;# TRUE|FALSE; set TRUE for TIO to write out an ECO file to TIO_eco_changes directory
set ICC_IMPLEMENTATION_PHASE		default         ;# default|block|top; set it to block or top to disable tasks such as Milkyway design library creation,
;# importing of black boxes, scenario creation, voltage area creation, and power switch creation, etc 
;# in init_design_icc.tcl which should have been completed during design planning phase and should be skipped during 
;# block and top level implementation phases; also set it to top to enable TIO at route_opt_icc task;
;# if you are following IC Compiler Hierarchical RM step-by-step, please do not change this;
;# it will be automatically set to block or top for block or top level designs, respectively
set MW_SOFT_MACRO_LIBS                  ""       	;# a list containing paths to all block libraries; they will be added as reference libraries of the top level library
;# if you are following IC Compiler Hierarchical RM step-by-step, please do not change this;
;# it will be automatically set to include all block libraries in the design for top level implementation
###############################################################################
## IC Compiler Design Planning Reference Methodology (Flat) Variables
###############################################################################
## explore mode: flow control variables
set ICC_DP_EXPLORE_MODE			TRUE		;# TRUE|FALSE; turn on exploration mode
set ICC_DP_EXPLORE_STYLE		default		;# valid options are: default | placement_only | no_pns_pna | no_ipo
;# default: place -> PNS/PNA -> in-place optimization -> final groute, snapshot, QoR, timing, and outputs 
;# placement_only: skips pns/pna and in-place optimization from default | no_pns_pna: skips pna/pns from default 
;# | no_ipo: skips in-place optimization from default 
set ICC_DP_EXPLORE_SAVE_CEL_EACH_STEP 	FALSE		;# TRUE|FALSE; save 3 additional CEL after placement, in-place optimization, and PNS in explore mode (requires more disk space)
set ICC_DP_EXPLORE_REPORTING_EACH_STEP	FALSE		;# TRUE|FALSE; generate QoR snapshot and timing report after each step (longer run time)
set ICC_DP_EXPLORE_USE_GLOBAL_ROUTE 	FALSE		
set ICC_DP_EXPLORE_SAVE_CEL_AFTER_GROUTE TRUE		;# TRUE|FALSE; save 2 additional CEL after global route: one after placement and one at the end
set ICC_DP_EXPLORE_CUSTOM_PG_SCRIPT	""		;# string; script to be loaded to create customized PG straps after placement in explore mode; 
;# valid only if ICC_DP_EXPLORE_STYLE is placement_only or no_pns_pna
## explore mode: additional PNS control variables
set PNS_TARGET_VOLTAGE_DROP     	250	        ;# Unit in milliVolts. Tool default is 10% of PNS_POWER_BUDGET
set PNS_BLOCK_MODE         		FALSE           ;# TRUE|FALSE; specify if the design is block or top level; It turns on correspondant options in PNS and PNA
set PNS_PAD_MASTERS        		""		;# Only for top level design with power pads. Specify cell masters for power pads, e.g. "pv0i.FRAM pv0a.FRAM"
set PNS_PAD_INSTANCE_FILE  		""              ;# Only for top level design with power pads. Specify the file with a list of power pad instances
set PNS_PAD_MASTER_FILE    		""		;# Only for top level design with power pads. Specify the file with a list of power pad masters
## Please provide only one of PNS_PAD_MASTERS, OR PNS_PAD_INSTANCE_FILE, OR PNS_PAD_MASTER_FILE 
#####################################################################################################################################
## NO NEED TO CHANGE THE FOLLOWING IF Design Compiler Reference Metholodgy IS USED PRIOR TO IC Compiler Reference Methodology
#####################################################################################################################################
set ICC_IN_VERILOG_NETLIST_FILE "$DESIGN_NAME.mapped.v" ;#1 to n verilog input files, spaced by blanks
set ICC_IN_SDC_FILE             "$DESIGN_NAME.mapped.sdc"
set ICC_IN_DDC_FILE             "$DESIGN_NAME.mapped.ddc"
set ICC_IN_UPF_FILE             "$DESIGN_NAME.mapped.upf"
set ICC_IN_SCAN_DEF_FILE        "$DESIGN_NAME.mapped.scandef" 			;# default from Design Compiler Reference Metholodgy is $DESIGN_NAME.mapped.scandef
set MW_DESIGN_LIBRARY           "${DESIGN_NAME}_LIB"    ;# Milkyway design library
set COPY_FROM_MW_DESIGN_LIBRARY ""			;# specify a milkyway design library if you want reference methodology to copy it as MW_DESIGN_LIBRARY
;# only applies if ICC_INIT_DESIGN_INPUT is set to Milkyway
set REPORTS_DIR                 "reports"               ;# Directory to write reports.
set RESULTS_DIR                 "results"               ;# Directory to write output data files
set SOURCE_DIR 			$RESULTS_DIR		;# Source directory for analysis tasks such as FM and MVRC
set REPORTS_DIR_INIT_DESIGN                     $REPORTS_DIR
set REPORTS_DIR_PLACE_OPT                       $REPORTS_DIR
set REPORTS_DIR_CLOCK_OPT_CTS                   $REPORTS_DIR
set REPORTS_DIR_CLOCK_OPT_PSYN                  $REPORTS_DIR
set REPORTS_DIR_CLOCK_OPT_ROUTE                 $REPORTS_DIR
set REPORTS_DIR_ROUTE                           $REPORTS_DIR
set REPORTS_DIR_ROUTE_OPT                       $REPORTS_DIR
set REPORTS_DIR_CHIP_FINISH                     $REPORTS_DIR
set REPORTS_DIR_ECO                        	$REPORTS_DIR
set REPORTS_DIR_FOCAL_OPT                       $REPORTS_DIR
set REPORTS_DIR_SIGNOFF_OPT                     $REPORTS_DIR
set REPORTS_DIR_METAL_FILL                      $REPORTS_DIR
set REPORTS_DIR_DP            			$REPORTS_DIR
set REPORTS_DIR_DP_CREATE_PLANGROUPS		$REPORTS_DIR
set REPORTS_DIR_DP_ROUTEABILITY_ON_PLANGROUPS   $REPORTS_DIR
set REPORTS_DIR_DP_PIN_ASSIGNMENT_BUDGETING     $REPORTS_DIR
set REPORTS_DIR_DP_COMMIT                       $REPORTS_DIR
set REPORTS_DIR_DP_PREPARE_BLOCK                $REPORTS_DIR
set REPORTS_DIR_FORMALITY			$REPORTS_DIR
if { ! [file exists $REPORTS_DIR_INIT_DESIGN] } { file mkdir $REPORTS_DIR_INIT_DESIGN }
if { ! [file exists $REPORTS_DIR_PLACE_OPT] } { file mkdir $REPORTS_DIR_PLACE_OPT }
if { ! [file exists $REPORTS_DIR_CLOCK_OPT_CTS] } { file mkdir $REPORTS_DIR_CLOCK_OPT_CTS }
if { ! [file exists $REPORTS_DIR_CLOCK_OPT_PSYN] } { file mkdir $REPORTS_DIR_CLOCK_OPT_PSYN }
if { ! [file exists $REPORTS_DIR_CLOCK_OPT_ROUTE] } { file mkdir $REPORTS_DIR_CLOCK_OPT_ROUTE }
if { ! [file exists $REPORTS_DIR_ROUTE] } { file mkdir $REPORTS_DIR_ROUTE }
if { ! [file exists $REPORTS_DIR_ROUTE_OPT] } { file mkdir $REPORTS_DIR_ROUTE_OPT }
if { ! [file exists $REPORTS_DIR_CHIP_FINISH] } { file mkdir $REPORTS_DIR_CHIP_FINISH }
if { ! [file exists $REPORTS_DIR_ECO] } { file mkdir $REPORTS_DIR_ECO }
if { ! [file exists $REPORTS_DIR_FOCAL_OPT] } { file mkdir $REPORTS_DIR_FOCAL_OPT }
if { ! [file exists $REPORTS_DIR_SIGNOFF_OPT] } { file mkdir $REPORTS_DIR_SIGNOFF_OPT }
if { ! [file exists $REPORTS_DIR_METAL_FILL] } { file mkdir $REPORTS_DIR_METAL_FILL }
if { ! [file exists $REPORTS_DIR_DP] } { file mkdir $REPORTS_DIR_DP }
if { ! [file exists $REPORTS_DIR_DP_CREATE_PLANGROUPS] } { file mkdir $REPORTS_DIR_DP_CREATE_PLANGROUPS }
if { ! [file exists $REPORTS_DIR_DP_ROUTEABILITY_ON_PLANGROUPS] } { file mkdir $REPORTS_DIR_DP_ROUTEABILITY_ON_PLANGROUPS }
if { ! [file exists $REPORTS_DIR_DP_PIN_ASSIGNMENT_BUDGETING] } { file mkdir $REPORTS_DIR_DP_PIN_ASSIGNMENT_BUDGETING }
if { ! [file exists $REPORTS_DIR_DP_COMMIT] } { file mkdir $REPORTS_DIR_DP_COMMIT }
if { ! [file exists $REPORTS_DIR_DP_PREPARE_BLOCK] } { file mkdir $REPORTS_DIR_DP_PREPARE_BLOCK }
if { ! [file exists $REPORTS_DIR_FORMALITY] } { file mkdir $REPORTS_DIR_FORMALITY }
## Logical libraries
set_app_var search_path	". ./rm_icc_scripts ./rm_icc_zrt_scripts ./rm_icc_dp_scripts ./$RESULTS_DIR $ADDITIONAL_SEARCH_PATH $search_path" 
if {$synopsys_program_name != "mvrc"} {
  set_app_var target_library	"$TARGET_LIBRARY_FILES"
  set_app_var link_library	"* $TARGET_LIBRARY_FILES $ADDITIONAL_LINK_LIB_FILES"
} else {
  set_app_var link_library	"$TARGET_LIBRARY_FILES $ADDITIONAL_LINK_LIB_FILES"
}
if { ! [file exists $RESULTS_DIR] } {
  file mkdir $RESULTS_DIR
}
if { ! [file exists $REPORTS_DIR] } {
  file mkdir $REPORTS_DIR
}
if {$synopsys_program_name == "icc_shell"} {

## Min/Max library relationships
#  For "set_operating_conditions -analysis_type on_chip_variation", it is not recommended if only -max is specified.
#  Only use it if both -max and -min of set_operating_conditions are specified and point to two different libraries
#  and are characterized to model OCV effects of the same corner.
if {$MIN_LIBRARY_FILES != "" } {
  foreach {max_library min_library} $MIN_LIBRARY_FILES {
    set_min_library $max_library -min_version $min_library
  }
}

## Reference libraries
if { ![file exists [which $MW_REFERENCE_CONTROL_FILE]]} {
 if {[file exists $MW_DESIGN_LIBRARY/lib]} {
   set_mw_lib_reference $MW_DESIGN_LIBRARY -mw_reference_library "$MW_REFERENCE_LIB_DIRS $MW_SOFT_MACRO_LIBS"
 }
}

## PD4 is not always used
if {![info exists PD4]} {set PD4 ""}

## Avoiding too many messages
set_message_info -id PSYN-040 -limit 10 ;# Dont_touch for fixed cells
set_message_info -id PSYN-087 -limit 10 ;# Port inherits its location from pad pin
set_message_info -id LINT-8   -limit 10 ;# input port is unloaded

set_app_var check_error_list "$check_error_list LINK-5 PSYN-375"

}

------------------- Internal Reference Library Settings -----------------

Library    /bks2/PB17061127/DA_VLSI_PD/picorv32_LIB
  Reference    /soft2/eda/tech/SAED32_EDK/lib/stdcell_rvt/milkyway/saed32nm_rvt_1p9m
  Reference    /soft2/eda/tech/SAED32_EDK/lib/stdcell_lvt/milkyway/saed32nm_lvt_1p9m
  Reference    /soft2/eda/tech/SAED32_EDK/lib/stdcell_hvt/milkyway/saed32nm_hvt_1p9m


------------------- Control File Reference Library Settings -----------

Library    /bks2/PB17061127/DA_VLSI_PD/picorv32_LIB
  Reference    /soft2/eda/tech/SAED32_EDK/lib/stdcell_rvt/milkyway/saed32nm_rvt_1p9m
  Reference    /soft2/eda/tech/SAED32_EDK/lib/stdcell_lvt/milkyway/saed32nm_lvt_1p9m
  Reference    /soft2/eda/tech/SAED32_EDK/lib/stdcell_hvt/milkyway/saed32nm_hvt_1p9m
-------------------------------------------------------------------------

if {$synopsys_program_name == "fm_shell"} {
set_app_var sh_new_variable_message false
} 
#################################################################################
puts "RM-Info: Completed script [info script]\n"
RM-Info: Completed script /bks2/PB17061127/DA_VLSI_PD/rm_setup/icc_setup.tcl

########################
## route_icc: Routing ##
########################
open_mw_lib $MW_DESIGN_LIBRARY
Warning: Reference Library Inconsistent With Main Library
Reference Library: /soft2/eda/tech/SAED32_EDK/lib/stdcell_rvt/milkyway/saed32nm_rvt_1p9m (MWLIBP-300)
Warning: Inconsistent Resistance Precision:
	10000000 (Main Library) <==> 10000 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Capacitance Precision:
	10000000 (Main Library) <==> 10000 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Capacitance Unit Name: 
	pf (Main Library) <==> ff (Reference Library). (MWLIBP-302)
Warning: Inconsistent Data for Layer 43
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_rvt_1p9m)
	Layer Name     MRPIN        |	MRDL9PIN	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 25
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_rvt_1p9m)
	Layer Name     VIA5         |	M8
	Mask Name      via5         |	metal8	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 26
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_rvt_1p9m)
	Layer Name     VIA6         |	VIA8
	Mask Name      via6         |	via8	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 27
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_rvt_1p9m)
	Layer Name     VIA7         |	M9
	Mask Name      via7         |	metal9	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 28
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_rvt_1p9m)
	Layer Name     VIA8         |	CO
	Mask Name      via8         |	polyCont	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 21
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_rvt_1p9m)
	Layer Name     VIA1         |	M6
	Mask Name      via1         |	metal6	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 22
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_rvt_1p9m)
	Layer Name     VIA2         |	VIA6
	Mask Name      via2         |	via6	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 23
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_rvt_1p9m)
	Layer Name     VIA3         |	M7
	Mask Name      via3         |	metal7	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 24
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_rvt_1p9m)
	Layer Name     VIA4         |	VIA7
	Mask Name      via4         |	via7	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 17
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_rvt_1p9m)
	Layer Name     M7           |	M4
	Mask Name      metal7       |	metal4	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 18
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_rvt_1p9m)
	Layer Name     M8           |	VIA4
	Mask Name      metal8       |	via4	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 19
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_rvt_1p9m)
	Layer Name     M9           |	M5
	Mask Name      metal9       |	metal5	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 20
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_rvt_1p9m)
	Layer Name     CO           |	VIA5
	Mask Name      polyCont     |	via5	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 13
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_rvt_1p9m)
	Layer Name     M3           |	M2
	Mask Name      metal3       |	metal2	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 14
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_rvt_1p9m)
	Layer Name     M4           |	VIA2
	Mask Name      metal4       |	via2	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 15
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_rvt_1p9m)
	Layer Name     M5           |	M3
	Mask Name      metal5       |	metal3	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 16
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_rvt_1p9m)
	Layer Name     M6           |	VIA3
	Mask Name      metal6       |	via3	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 12
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_rvt_1p9m)
	Layer Name     M2           |	VIA1
	Mask Name      metal2       |	via1	 (MWLIBP-319)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /soft2/eda/tech/SAED32_EDK/lib/stdcell_lvt/milkyway/saed32nm_lvt_1p9m (MWLIBP-300)
Warning: Inconsistent Resistance Precision:
	10000000 (Main Library) <==> 10000 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Capacitance Precision:
	10000000 (Main Library) <==> 10000 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Capacitance Unit Name: 
	pf (Main Library) <==> ff (Reference Library). (MWLIBP-302)
Warning: Inconsistent Data for Layer 43
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_lvt_1p9m)
	Layer Name     MRPIN        |	MRDL9PIN	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 25
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_lvt_1p9m)
	Layer Name     VIA5         |	M8
	Mask Name      via5         |	metal8	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 26
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_lvt_1p9m)
	Layer Name     VIA6         |	VIA8
	Mask Name      via6         |	via8	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 27
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_lvt_1p9m)
	Layer Name     VIA7         |	M9
	Mask Name      via7         |	metal9	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 28
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_lvt_1p9m)
	Layer Name     VIA8         |	CO
	Mask Name      via8         |	polyCont	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 21
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_lvt_1p9m)
	Layer Name     VIA1         |	M6
	Mask Name      via1         |	metal6	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 22
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_lvt_1p9m)
	Layer Name     VIA2         |	VIA6
	Mask Name      via2         |	via6	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 23
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_lvt_1p9m)
	Layer Name     VIA3         |	M7
	Mask Name      via3         |	metal7	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 24
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_lvt_1p9m)
	Layer Name     VIA4         |	VIA7
	Mask Name      via4         |	via7	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 17
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_lvt_1p9m)
	Layer Name     M7           |	M4
	Mask Name      metal7       |	metal4	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 18
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_lvt_1p9m)
	Layer Name     M8           |	VIA4
	Mask Name      metal8       |	via4	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 19
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_lvt_1p9m)
	Layer Name     M9           |	M5
	Mask Name      metal9       |	metal5	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 20
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_lvt_1p9m)
	Layer Name     CO           |	VIA5
	Mask Name      polyCont     |	via5	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 13
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_lvt_1p9m)
	Layer Name     M3           |	M2
	Mask Name      metal3       |	metal2	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 14
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_lvt_1p9m)
	Layer Name     M4           |	VIA2
	Mask Name      metal4       |	via2	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 15
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_lvt_1p9m)
	Layer Name     M5           |	M3
	Mask Name      metal5       |	metal3	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 16
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_lvt_1p9m)
	Layer Name     M6           |	VIA3
	Mask Name      metal6       |	via3	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 12
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_lvt_1p9m)
	Layer Name     M2           |	VIA1
	Mask Name      metal2       |	via1	 (MWLIBP-319)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /soft2/eda/tech/SAED32_EDK/lib/stdcell_hvt/milkyway/saed32nm_hvt_1p9m (MWLIBP-300)
Warning: Inconsistent Resistance Precision:
	10000000 (Main Library) <==> 10000 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Capacitance Precision:
	10000000 (Main Library) <==> 10000 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Capacitance Unit Name: 
	pf (Main Library) <==> ff (Reference Library). (MWLIBP-302)
Warning: Inconsistent Data for Layer 43
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_hvt_1p9m)
	Layer Name     MRPIN        |	MRDL9PIN	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 25
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_hvt_1p9m)
	Layer Name     VIA5         |	M8
	Mask Name      via5         |	metal8	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 26
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_hvt_1p9m)
	Layer Name     VIA6         |	VIA8
	Mask Name      via6         |	via8	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 27
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_hvt_1p9m)
	Layer Name     VIA7         |	M9
	Mask Name      via7         |	metal9	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 28
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_hvt_1p9m)
	Layer Name     VIA8         |	CO
	Mask Name      via8         |	polyCont	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 21
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_hvt_1p9m)
	Layer Name     VIA1         |	M6
	Mask Name      via1         |	metal6	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 22
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_hvt_1p9m)
	Layer Name     VIA2         |	VIA6
	Mask Name      via2         |	via6	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 23
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_hvt_1p9m)
	Layer Name     VIA3         |	M7
	Mask Name      via3         |	metal7	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 24
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_hvt_1p9m)
	Layer Name     VIA4         |	VIA7
	Mask Name      via4         |	via7	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 17
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_hvt_1p9m)
	Layer Name     M7           |	M4
	Mask Name      metal7       |	metal4	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 18
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_hvt_1p9m)
	Layer Name     M8           |	VIA4
	Mask Name      metal8       |	via4	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 19
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_hvt_1p9m)
	Layer Name     M9           |	M5
	Mask Name      metal9       |	metal5	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 20
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_hvt_1p9m)
	Layer Name     CO           |	VIA5
	Mask Name      polyCont     |	via5	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 13
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_hvt_1p9m)
	Layer Name     M3           |	M2
	Mask Name      metal3       |	metal2	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 14
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_hvt_1p9m)
	Layer Name     M4           |	VIA2
	Mask Name      metal4       |	via2	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 15
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_hvt_1p9m)
	Layer Name     M5           |	M3
	Mask Name      metal5       |	metal3	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 16
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_hvt_1p9m)
	Layer Name     M6           |	VIA3
	Mask Name      metal6       |	via3	 (MWLIBP-319)
Warning: Inconsistent Data for Layer 12
	Main Library (picorv32_LIB) |	Reference Library (saed32nm_hvt_1p9m)
	Layer Name     M2           |	VIA1
	Mask Name      metal2       |	via1	 (MWLIBP-319)
{picorv32_LIB}
redirect /dev/null "remove_mw_cel -version_kept 0 ${ICC_ROUTE_CEL}"
copy_mw_cel -from $ICC_CLOCK_OPT_ROUTE_CEL -to $ICC_ROUTE_CEL
1
open_mw_cel $ICC_ROUTE_CEL
Warning: Unit conflict found: Milkyway technology file capacitance unit is pF; main library capacitance unit is fF. (IFS-007)
Warning: Unit conflict found: Milkyway technology file resistance unit is kOhm; main library resistance unit is MOhm. (IFS-007)
Warning: Unit conflict found: Milkyway technology file current unit is mA; main library current unit is uA. (IFS-007)
Information: Opened "route_icc.CEL;1" from "/bks2/PB17061127/DA_VLSI_PD/picorv32_LIB" library. (MWUI-068)
{route_icc}
source -echo common_optimization_settings_icc.tcl
puts "RM-Info: Running script [info script]\n"
RM-Info: Running script /bks2/PB17061127/DA_VLSI_PD/rm_icc_scripts/common_optimization_settings_icc.tcl

##########################################################################################
# Version: H-2013.03-SP2 (Aug 5, 2013)
# Copyright (C) 2007-2013 Synopsys, Inc. All rights reserved.
##########################################################################################
## Optimization Common Session Options - set in all sessions
## In H-2013.03, default settings for set_delay_calculation_options are 
#  -preroute elmore -routed_clock arnoldi -postroute arnoldi
#  To change the preroute settings to AWE and AWE effort : 
#  set_delay_calculation_options -preroute awe ;# elmore|awe, default elmore
#  set_delay_calculation_options -awe_effort high ;# low|medium|high, default medium
#   To change arnoldi effort to high, set ICC_FULL_ARNOLDI to TRUE  :
if {$ICC_FULL_ARNOLDI} {
  set_delay_calculation_options -arnoldi_effort high
}
## To save the library cell derate settings to the design, uncomment the following variable setting
#  set_app_var timing_save_library_derate true
## General Optimization
set_host_options -max_cores $ICC_NUM_CORES
set_app_var timing_enable_multiple_clocks_per_reg true 
Loading db file '/js1/songch/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_tt1p05v125c.db'
Loading db file '/js1/songch/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_tt1p05v125c.db'
Loading db file '/js1/songch/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_tt1p05v125c.db'
Loading db file '/soft1/synopsys/iccompiler/H-2013.03-SP2/libraries/syn/gtech.db'
Information: linking reference library : /soft2/eda/tech/SAED32_EDK/lib/stdcell_rvt/milkyway/saed32nm_rvt_1p9m. (PSYN-878)
Information: linking reference library : /soft2/eda/tech/SAED32_EDK/lib/stdcell_lvt/milkyway/saed32nm_lvt_1p9m. (PSYN-878)
Information: linking reference library : /soft2/eda/tech/SAED32_EDK/lib/stdcell_hvt/milkyway/saed32nm_hvt_1p9m. (PSYN-878)
Information: Loading local_link_library attribute {saed32rvt_tt1p05v125c.db, saed32hvt_tt1p05v125c.db, saed32lvt_tt1p05v125c.db}. (MWDC-290)

  Linking design 'picorv32'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  picorv32                    route_icc.CEL
  saed32rvt_tt1p05v125c (library) /js1/songch/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_tt1p05v125c.db
  saed32hvt_tt1p05v125c (library) /js1/songch/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_tt1p05v125c.db
  saed32lvt_tt1p05v125c (library) /js1/songch/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_tt1p05v125c.db

Load global CTS reference options from NID to stack
set_fix_multiple_port_nets -all -buffer_constants  
if {$ICC_TIE_CELL_FLOW} {
  set_auto_disable_drc_nets -constant false
} else {
  set_auto_disable_drc_nets -constant true
} 
## Evaluate whether you library and design requires timing_use_enhanced_capacitance_modeling or not. Also only needed for OCV
#	set_app_var timing_use_enhanced_capacitance_modeling true 
#       PT default - libraries with capacitance ranges (also see Solvnet 021686)
## Set dont use cells
#  Examples, big drivers (EM issues), very weak drivers, delay cells, clock cells
if {[file exists [which $ICC_IN_DONT_USE_FILE]] } { 
  source -echo  $ICC_IN_DONT_USE_FILE 
} 
## Fix hard macro locations
if {[all_macro_cells] != "" } { 
  set_dont_touch_placement [all_macro_cells]  
}
## Set the buffering strategy for optimization
#  IC Compiler default is -effort none (the command is not enabled)
#  If the command is used without -effort option, then -effort medium is used.
#  Use the command with -effort high typically results in better reduction in buffer/inverter counts.
#  The command only works with preroute optimization, place_opt and clock_opt.
# 	set_buffer_opt_strategy -effort high
if {$ICC_MAX_AREA != ""} {
     set_max_area $ICC_MAX_AREA
   }
## Set Area Critical Range
#  Typical value: 10 percent of critical clock period
if {$AREA_CRITICAL_RANGE_PRE_CTS != ""} {set_app_var physopt_area_critical_range $AREA_CRITICAL_RANGE_PRE_CTS} 
## Set Power Critical Range
#  Typical value: 9 percent of critical clock period
if {$POWER_CRITICAL_RANGE_PRE_CTS != ""} {set_app_var physopt_power_critical_range $POWER_CRITICAL_RANGE_PRE_CTS} 
## Script for customized set_multi_vth_constraints constraints. Effective only when $POWER_OPTIMIZATION is set to TRUE.
#  Specify to make leakage power optimization focused on lvt cell reduction. Refer to rm_icc_scripts/multi_vth_constraint.example as an example.
if {[file exists [which $ICC_CUSTOM_MULTI_VTH_CONSTRAINT_SCRIPT]] } { 
        source -echo  $ICC_CUSTOM_MULTI_VTH_CONSTRAINT_SCRIPT 
}
## End of Common Optimization Session Options
puts "RM-Info: Completed script [info script]\n"
RM-Info: Completed script /bks2/PB17061127/DA_VLSI_PD/rm_icc_scripts/common_optimization_settings_icc.tcl

source -echo common_placement_settings_icc.tcl
puts "RM-Info: Running script [info script]\n"
RM-Info: Running script /bks2/PB17061127/DA_VLSI_PD/rm_icc_scripts/common_placement_settings_icc.tcl

##########################################################################################
# Version: H-2013.03-SP2 (Aug 5, 2013)
# Copyright (C) 2007-2013 Synopsys, Inc. All rights reserved.
##########################################################################################
# Placement Common Session Options - set in all sessions
## Set Min/Max Routing Layers
if { $MAX_ROUTING_LAYER != ""} {set_ignored_layers -max_routing_layer $MAX_ROUTING_LAYER}
Warning: The design has already been assigned layer constraints and we will overwrite the constraints. (RT-064)
if { $MIN_ROUTING_LAYER != ""} {set_ignored_layers -min_routing_layer $MIN_ROUTING_LAYER}
Warning: The design has already been assigned layer constraints and we will overwrite the constraints. (RT-064)
## Set PNET Options to control cel placement around P/G straps 
if {$PNET_METAL_LIST != "" || $PNET_METAL_LIST_COMPLETE != "" } {
	remove_pnet_options

	if {$PNET_METAL_LIST_COMPLETE != "" } {
		set_pnet_options -complete $PNET_METAL_LIST_COMPLETE -see_object {all_types}
	}

	if {$PNET_METAL_LIST != "" } {
		set_pnet_options -partial $PNET_METAL_LIST -see_object {all_types} 
	}
	
	report_pnet_options
}
## It is recommended to use the tool's default setting;
## in case it needs to be changed ( e.g. for low utlization designs), use the command below :
# set_congestion_options -max_util 0.85
## set placer_enable_enhanced_soft_blockages true
#  Use this variable to force placement in place_opt, psynopt & refine_placement to leave
#  existing cells on soft blockage.
#  This allows the placer to move cells out of soft blockage to maintain density, 
#  but does not sweep everything out, as is done by default.
## For 20nm and below, to enable Zroute global router for DPT requirement regardless of congestion, 
#  please set the following : 
# 	set_app_var placer_congestion_effort medium             ;#force Zroute GR for congestion if on 
# 	set_app_var placer_show_zroutegr_output true            ;#force Zroute GR info to place_opt log
set_app_var enable_recovery_removal_arcs true
puts "RM-Info: Completed script [info script]\n"
RM-Info: Completed script /bks2/PB17061127/DA_VLSI_PD/rm_icc_scripts/common_placement_settings_icc.tcl

source -echo common_post_cts_timing_settings.tcl
puts "RM-Info: Running script [info script]\n"
RM-Info: Running script /bks2/PB17061127/DA_VLSI_PD/rm_icc_scripts/common_post_cts_timing_settings.tcl

##########################################################################################
# Version: H-2013.03-SP2 (Aug 5, 2013)
# Copyright (C) 2007-2013 Synopsys, Inc. All rights reserved.
##########################################################################################
## Enabling CRPR - CRPR is usually used with timing derate (bc_wc) and with OCV
set_app_var timing_remove_clock_reconvergence_pessimism true 
#set_app_var case_analysis_sequential_propagation never
## Set Area Critical Range
## Typical value: 5 percent of critical clock period
if {$AREA_CRITICAL_RANGE_POST_CTS != ""} {set_app_var physopt_area_critical_range $AREA_CRITICAL_RANGE_POST_CTS}
## Set Power Critical Range
## Typical value: 5 percent of critical clock period
if {$POWER_CRITICAL_RANGE_POST_CTS != ""} {set_app_var physopt_power_critical_range $POWER_CRITICAL_RANGE_POST_CTS}
## Hold fixing cells
if { $ICC_FIX_HOLD_PREFER_CELLS != ""} {
    remove_attribute [get_lib_cells $ICC_FIX_HOLD_PREFER_CELLS] dont_touch
    set_prefer -min [get_lib_cells $ICC_FIX_HOLD_PREFER_CELLS]
    set_fix_hold_options -preferred_buffer
    # Optionally add -effort high to reduce hold buffer count and improve min delay fixing QoR
}
puts "RM-Info: Completed script [info script]\n"
RM-Info: Completed script /bks2/PB17061127/DA_VLSI_PD/rm_icc_scripts/common_post_cts_timing_settings.tcl

########################################
#    LOAD THE ROUTE AND SI SETTINGS    #
########################################
source -echo common_route_si_settings_zrt_icc.tcl
puts "RM-Info: Running script [info script]\n"
RM-Info: Running script /bks2/PB17061127/DA_VLSI_PD/rm_icc_zrt_scripts/common_route_si_settings_zrt_icc.tcl

##########################################################################################
# Version: H-2013.03-SP2 (Aug 5, 2013)
# Copyright (C) 2007-2013 Synopsys, Inc. All rights reserved.
##########################################################################################
#########################################
#       TIMING ANALYSIS OPTIONS         #
#########################################
## By default, Xtalk Delta Delay is enabled for all flows
set_si_options -delta_delay true                 -route_xtalk_prevention true                -route_xtalk_prevention_threshold 0.25 	       -analysis_effort medium
Information: Existing back annotation will be deleted.   (UID-1006)
Information: Min delta delay is on by default. (SI-140)
## By default, -route_xtalk_prevention true enables xtalk prevention for global route and track assignment,
#  to disable xtalk prevention for global route, uncomment the following command :
#  set_route_zrt_global_options -crosstalk_driven false
## For the QoR flow, we also enable min_delta_delay
set_si_options -min_delta_delay true 
#########################################
#    MAX_TRAN FIXING                    #
#########################################
## From 2006.06-SP4 onwards, route_opt will NOT fix nor report Delta Max 
## Tran violations.  Hence all max_tran violations exclude the portion 
## that is introduced by Xtalk.
## If you want to change this behavior, and fix max_transition violations 
## including these caused by Xtalk, please use the switch -max_transition_mode
## in set_si_options. Keep in mind that you can expect a runtime hit of up 
## to 2x in DRC fixing during route_opt.
# set_si_options -delta_delay true #                -route_xtalk_prevention true #                -route_xtalk_prevention_threshold 0.25 #		 -analysis_effort medium 
#                -max_transition_mode total_slew
#########################################
#      ADVANCED TIMING FEATURES         #
#########################################
## if static noise (aka glitches) needs to be reduced, please use the following with additional options :
# set_si_options -delta_delay true #                -route_xtalk_prevention true #                -route_xtalk_prevention_threshold 0.25 #		 -analysis_effort medium 
#                -static_noise true #                -static_noise_threshold_above_low 0.35 #                -static_noise_threshold_below_high 0.35
# if {$ICC_FULL_ARNOLDI} {
# 	set_delay_calculation_options -postroute arnoldi -arnoldi_effort high
# } else {
# 	set_delay_calculation_options -postroute arnoldi
# }
## if you want to enable Timing Windows during XDD calculation, please use :
#  set_si_options -timing_window true
########################################
#          ZROUTE OPTIONS              #
########################################
## Default search and repair loop setting for route_opt -initial_route is 10. 
#  Use 40 to improve DRC convergence for aggressive range rules which are more prevalent at newer technology nodes such as 28nm and below.
#  set_route_opt_strategy -search_repair_loop 40 
# For designs with process nodes 40nm and above, it is recommended to uncomment the line below
# to disable the check min area and length for cell pins feature (default is true):
# set_route_zrt_detail_options -check_pin_min_area_min_length false
## Zroute global route specific options can be set by the following command
#  set_route_zrt_global_options 
## Zroute track assign specific options can be set by the following command
#  set_route_zrt_track_options 
## Zroute detail route specific options can be set by the following command
#  set_route_zrt_detail_options
########################################
#   route_opt and focal_opt OPTIONS
########################################
## Set Area Critical Range
## Typical value: 3-4 percent of critical clock period
if {$AREA_CRITICAL_RANGE_POST_RT != ""} {set_app_var physopt_area_critical_range $AREA_CRITICAL_RANGE_POST_RT}
## Set Power Critical Range
## Typical value: 3-4 percent of critical clock period
if {$POWER_CRITICAL_RANGE_POST_RT != ""} {set_app_var physopt_power_critical_range $POWER_CRITICAL_RANGE_POST_RT}
set_app_var routeopt_skip_report_qor true  ;##default is false - set to skip second report_qor in route_opt
## To enable port punching mode for route_opt and focal_opt to open additional bufferable area in a net that is difficult
#  to fix with buffer insertion due to a consistency mismatch between the logical and physical hierarchy.
#  Currently it works only with multi-threading. 
#  	if {$ICC_NUM_CORES > 1} {set_route_opt_strategy -enable_port_punching TRUE}
########################################
#       ROUTE_OPT CROSSTALK OPTIONS    #
########################################
## 2010.03 control for xtalk reduction - values shown are just examples and not recommendations 
#  set_route_opt_zrt_crosstalk_options -effort_level medium                                ;# low|medium|high - default low 
#  set_route_opt_zrt_crosstalk_options -setup true                                         ;# default true 
#  set_route_opt_zrt_crosstalk_options -hold true                                          ;# default false 
#  set_route_opt_zrt_crosstalk_options -transition true                                    ;# default false 
#             										   ;# needs:  set_si_options -max_transition_mode total_slew
#  set_route_opt_zrt_crosstalk_options -static_noise true                                  ;# default false 
#             										   ;# needs:  set_si_options -static_noise true 
########################################
#       REDUNDANT VIA INSERTION        #
########################################
if {$ICC_DBL_VIA } {
  ## Customize the following as needed - if nothing is provided, Zroute will select from those available
  #  define_zrt_redundant_vias         #-from_via "<from_via_list>"         #-to_via "<to_via_list>"         #-to_via_x_size "<list_of_via_x_sizes>"         #-to_via_y_size "<list_of_via_y_sizes>"         #-to_via_weights "<list_of_via_weights>"
        ##example: -from_via "VIA45 VIA45 VIA12A" -to_via "VIA45f VIA45 VIA12f" -to_via_x_size "1 1 1" -to_via_y_size "2 2 2" -to_via_weights "10 6 4"

  ## Speficy a customized file 
  if {[file exists [which $ICC_CUSTOM_DBL_VIA_DEFINE_SCRIPT]]} {
    source -echo $ICC_CUSTOM_DBL_VIA_DEFINE_SCRIPT
  }
 
  if {$ICC_DBL_VIA_FLOW_EFFORT == "HIGH"} {
    # set_route_zrt_common_options -eco_route_concurrent_redundant_via_mode reserve_space
    # set_route_zrt_common_options -eco_route_concurrent_redundant_via_effort_level low  ;# default is low
  }
}
######################################
#           ANTENNA FIXING           #
######################################
if {$ICC_FIX_ANTENNA } {
  
  if {[file exists [which $ANTENNA_RULES_FILE]]} {
       set_route_zrt_detail_options -antenna true
       source -echo $ANTENNA_RULES_FILE
   } else {
       echo "RM-Info : Antenna rules file does not exist"
       echo "RM-Info : Turning off antenna fixing"
       set_route_zrt_detail_options -antenna false
   }
} else {
       echo "RM-Info : Turning off antenna fixing"
       set_route_zrt_detail_options -antenna false
}
RM-Info : Turning off antenna fixing
puts "RM-Info: Completed script [info script]\n"
RM-Info: Completed script /bks2/PB17061127/DA_VLSI_PD/rm_icc_zrt_scripts/common_route_si_settings_zrt_icc.tcl

####Pre route_opt checks
##Check for Ideal Nets
set num_ideal [sizeof_collection [all_ideal_nets]]
Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Floorplan loading succeeded.
0
if {$num_ideal >= 1} {echo "RM-Error: $num_ideal Nets are ideal prior to route_opt. Please investigate it."}
##Check for HFNs
set hfn_thres "41 101 501"
41 101 501
foreach thres $hfn_thres {
  set num_hfn [sizeof_collection [all_high_fanout -nets -threshold $thres]]
  echo "RM-Info: Number of nets with fanout > $thres = $num_hfn"
  if {$thres == 501 && $num_hfn >=1} {
    echo "RM-Error: $num_hfn Nets with fanout > 500 exist prior to route_opt - Please check if marked ideal - possibly add buffer tree"
  }
}
RM-Info: Number of nets with fanout > 41 = 16
RM-Info: Number of nets with fanout > 101 = 13
RM-Info: Number of nets with fanout > 501 = 0
if {$ICC_DBL_VIA } {
  ########################################
  #        Rundant via insertion         #
  ########################################

  ## Redundant via definitions should be specified in common_route_si_settings_zrt_icc.tcl or by using the ICC_CUSTOM_DBL_VIA_DEFINE_SCRIPT variable 

  ## When running redundant via insertion in MCMM mode, be aware that it works only for the current_scenario - 
  #  You can use [get_dominant scenarios] command to get critical scenarios loaded :
  #  set_active_scenarios [get_dominant_scenarios]
  
  ## To enable automatic redundant via insertion after each detail route change without the need of the standalone 
  #  insert_zrt_redundant_vias command, set the following option, otherwise, run the standalone insert_zrt_redundant_via command after routing.
  #  For 20nm consideration, if routing DRC becomes higher priority than redundant via conversion rate, set ICC_DBL_VIA_DURING_INITIAL_ROUTING to FALSE.
  #  The standalone insert_zrt_redundant_via command will be enabled after routing.
  if {$ICC_DBL_VIA_DURING_INITIAL_ROUTING} {
  	set_route_zrt_common_options -post_detail_route_redundant_via_insertion medium
  }

  ## The following are additional features if ICC_DBL_VIA_FLOW_EFFORT is set to a value other than low (default is low) :
  #  To Optimize wire length and via counts : 
  if {$ICC_DBL_VIA_FLOW_EFFORT != "LOW"} {
    	set_route_zrt_detail_options -optimize_wire_via_effort_level high ;# default is low
  }
  #  To enable concurrent redundant via insertion :
  if {$ICC_DBL_VIA_FLOW_EFFORT == "HIGH"} {
    set_route_zrt_common_options -concurrent_redundant_via_mode reserve_space ;# default is off
    set_route_zrt_common_options -concurrent_redundant_via_effort_level medium  ;# default is low; only works if the above is not off
  }

}
if { [check_error -verbose] != 0} { echo "RM-Error, flagging ..." }
if {[file exists [which $CUSTOM_ROUTE_PRE_SCRIPT]]} {
echo "RM-Info: Sourcing [which $CUSTOM_ROUTE_PRE_SCRIPT]"
source $CUSTOM_ROUTE_PRE_SCRIPT
}
########################################
#       ROUTE_OPT CORE COMMAND         #
########################################
## some checks upfront 
#check_zrt_routability
report_preferred_routing_direction
 
****************************************
Report : Layers
Design : picorv32
Version: H-2013.03-ICC-SP2
Date   : Sun Dec 13 20:37:10 2020
****************************************

Layer Name                   Library             Design              Tool understands
M1                           Horizontal          Horizontal          Horizontal
M2                           Not Set             Vertical            Vertical
M3                           Vertical            Vertical            Vertical
M4                           Not Set             Vertical            Vertical
M5                           Horizontal          Horizontal          Horizontal
M6                           Not Set             Vertical            Vertical
M7                           Vertical            Vertical            Vertical
M8                           Not Set             Vertical            Vertical
M9                           Horizontal          Horizontal          Horizontal
MRDL                         Vertical            Vertical            Vertical

Warning: Consecutive metal layers have the same preferred routing direction. (PSYN-882)
1
## Route first the design 
report_tlu_plus_files
 
****************************************
Report : tlu_plus_files
Design : picorv32
Version: H-2013.03-ICC-SP2
Date   : Sun Dec 13 20:37:10 2020
****************************************

  Max TLU+ file: /js1/songch/SAED32_EDK/references/orca/icc/ref/tlup/saed32nm_1p9m_Cmax.tluplus
  Min TLU+ file: /js1/songch/SAED32_EDK/references/orca/icc/ref/tlup/saed32nm_1p9m_Cmin.tluplus
  Tech2ITF mapping file: /js1/songch/SAED32_EDK/references/orca/icc/ref/tlup/saed32nm_tf_itf_tluplus.map

1
route_opt -initial_route_only 
ROPT:    route_opt strategy for the design:
ROPT:    Stage                                 : auto
ROPT:    Effort                                : medium
ROPT:    Power mode                            : none
ROPT:    Initial Route Only                    : Yes
ROPT:    Search-Repair loops                   : 10 
ROPT:    ECO Search-Repair loops               : 4 
ROPT:    Fix Hold Mode                         : route_based 
ROPT:    Route Violation threshold             : 3000 
 Routeopt: Using zrt router
Information: Running global route with timing driven mode true (route_opt default). (ROPT-020)
Information: Running track_assign with timing driven mode true (route_opt default). (ROPT-020)
Information: Running detail route with timing driven mode true (route_opt default). (ROPT-020)
Information: Running global route with crosstalk driven mode true (user_define). (ROPT-021)
Information: Running track assign with crosstalk driven mode true (user_define). (ROPT-021)

  Loading design 'picorv32'


Warning: Port 'pcpi_wr' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[31]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[30]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[29]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[28]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[27]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[26]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[25]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[24]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[23]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[22]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[21]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[20]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[19]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[18]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[17]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[16]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[15]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[14]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[13]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[12]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[11]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[10]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[9]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[8]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[7]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[6]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[5]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[4]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[3]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[2]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[1]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[0]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_wait' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_ready' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)


Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)
Warning: Running SI flow without coupling capacitances. (RCEX-039)
Warning: Inconsistent library data found for layer PO. (RCEX-018)
Information: Layer M9 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer MRDL is ignored for resistance and capacitance computation. (RCEX-019)

TLU+ File = /js1/songch/SAED32_EDK/references/orca/icc/ref/tlup/saed32nm_1p9m_Cmax.tluplus
TLU+ File = /js1/songch/SAED32_EDK/references/orca/icc/ref/tlup/saed32nm_1p9m_Cmin.tluplus

--------- Sanity Check on TLUPlus Files -------------
1. Checking the conducting layer names in ITF and mapping file ... 
[ Passed! ]
2. Checking the via layer names in ITF and mapping file ... 
[ Passed! ]
3. Checking the consistency of Min Width and Min Spacing between MW-tech and ITF ... 
[ Passed! ]
----------------- Check Ends ------------------
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Warning: Not enough nets are routed (19/9512 < 0.66667); will do extraction by using placement congestion map as background. (RCEX-047)
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRVirtualC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is 125/125/125. (RCEX-043)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.18 0.16 (RCEX-011)
Information: Library Derived Res for layer M1 : 2e-06 2e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.11 0.088 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.11 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.8e-07 1.8e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.17 0.15 (RCEX-011)
Information: Library Derived Horizontal Res : 1.9e-06 1.9e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.16 0.14 (RCEX-011)
Information: Library Derived Vertical Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.8e-07 4.8e-07 (RCEX-011)
Information: End rc update.
Information: The mixed mode parasitic extraction has been performed. (RCEX-202)
Information: Updating design information... (UID-85)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          false
Timing window analysis for SI:     false
Reselection in timing window:      false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.37V) above low
                                   0.35 (0.37V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
GART: Updated design time.
GART: Transferring timing data to the router....
GART: Done transferring timing data to the router.
ROPT:    Running Initial Route             Sun Dec 13 20:37:18 2020

  Beginning initial routing 
  --------------------------

Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M8
Warning: Cannot find a default contact for layer CO. (ZRT-022)
Information: Multiple default contact VIA12BAR1_C found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12BAR2_C found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12LG_C found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12SQ found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12BAR1 found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12BAR2 found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12LG found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA23BAR1_C found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23BAR2_C found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23LG_C found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23SQ found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23BAR1 found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23BAR2 found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23LG found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA34BAR1_C found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34BAR2_C found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34LG_C found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34SQ found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34BAR1 found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34BAR2 found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34LG found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA45BAR1_C found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45BAR2_C found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45LG_C found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45SQ found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45BAR1 found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45BAR2 found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45LG found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA56BAR1_C found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56BAR2_C found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56LG_C found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56SQ found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56BAR1 found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56BAR2 found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56LG found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA67BAR1_C found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67BAR2_C found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67LG_C found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67SQ found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67BAR1 found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67BAR2 found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67LG found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA78BAR1_C found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78BAR2_C found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78LG_C found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78SQ found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78BAR1 found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78BAR2 found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78LG found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA89 found for layer VIA8. (ZRT-021)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.164 may be too small: wire/via-down 0.114, wire/via-up 0.179. (ZRT-026)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   21  Alloctr   22  Proc  729 
Printing options for 'set_route_zrt_common_options'
-post_detail_route_redundant_via_insertion              :	 medium              

Printing options for 'set_route_zrt_global_options'
-crosstalk_driven                                       :	 true                
-timing_driven                                          :	 true                

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,272.80,272.34)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05, min space = 0.05 pitch = 0.13
layer M2, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.16
layer M3, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.16
layer M4, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.16
layer M5, dir Hor, min width = 0.06, min space = 0.06 pitch = 0.16
layer M6, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.16
layer M7, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.16
layer M8, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.16
layer M9, dir Hor, min width = 0.16, min space = 0.16 pitch = 1.74
layer MRDL, dir Ver, min width = 2.00, min space = 2.00 pitch = 4.50
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   25  Alloctr   25  Proc  731 
Warning: Power net VSS has no power preroutes, skip tie-off. (ZRT-101)
Net statistics:
Total number of nets     = 9475
Number of nets to route  = 9420
Number of single or zero port nets = 35
20 nets are fully connected,
 of which 20 are detail routed and 0 are global routed.
4 nets have non-default rule iccrm_clock_double_spacing
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    2  Alloctr    2  Proc    2 
[End of Build All Nets] Total (MB): Used   28  Alloctr   28  Proc  733 
Average gCell capacity  6.38	 on layer (1)	 M1
Average gCell capacity  10.19	 on layer (2)	 M2
Average gCell capacity  10.20	 on layer (3)	 M3
Average gCell capacity  10.20	 on layer (4)	 M4
Average gCell capacity  10.17	 on layer (5)	 M5
Average gCell capacity  10.20	 on layer (6)	 M6
Average gCell capacity  10.20	 on layer (7)	 M7
Average gCell capacity  10.20	 on layer (8)	 M8
Average gCell capacity  0.95	 on layer (9)	 M9
Average gCell capacity  0.00	 on layer (10)	 MRDL
Average number of tracks per gCell 12.86	 on layer (1)	 M1
Average number of tracks per gCell 10.21	 on layer (2)	 M2
Average number of tracks per gCell 10.21	 on layer (3)	 M3
Average number of tracks per gCell 10.21	 on layer (4)	 M4
Average number of tracks per gCell 10.19	 on layer (5)	 M5
Average number of tracks per gCell 10.21	 on layer (6)	 M6
Average number of tracks per gCell 10.21	 on layer (7)	 M7
Average number of tracks per gCell 10.21	 on layer (8)	 M8
Average number of tracks per gCell 0.98	 on layer (9)	 M9
Average number of tracks per gCell 0.37	 on layer (10)	 MRDL
Number of gCells = 265690
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    4 
[End of Build Congestion map] Total (MB): Used   28  Alloctr   29  Proc  738 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    4  Alloctr    5  Proc    6 
[End of Build Data] Total (MB): Used   28  Alloctr   29  Proc  738 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   28  Alloctr   29  Proc  739 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:02 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Initial Routing] Stage (MB): Used    5  Alloctr    5  Proc   24 
[End of Initial Routing] Total (MB): Used   33  Alloctr   34  Proc  763 
Initial. Routing result:
Initial. Both Dirs: Overflow =  1678 Max = 22 GRCs =  1921 (3.57%)
Initial. H routing: Overflow =   694 Max = 4 (GRCs =  1) GRCs =   859 (3.19%)
Initial. V routing: Overflow =   984 Max = 22 (GRCs =  1) GRCs =  1062 (3.95%)
Initial. M1         Overflow =   687 Max = 4 (GRCs =  1) GRCs =   853 (3.17%)
Initial. M2         Overflow =   112 Max = 5 (GRCs =  1) GRCs =    77 (0.29%)
Initial. M3         Overflow =   859 Max = 22 (GRCs =  1) GRCs =   975 (3.63%)
Initial. M4         Overflow =    11 Max = 2 (GRCs =  2) GRCs =     9 (0.03%)
Initial. M5         Overflow =     7 Max = 2 (GRCs =  1) GRCs =     6 (0.02%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       90.6 4.33 1.70 0.62 0.15 0.30 0.08 0.01 0.01 0.00 0.50 0.00 0.00 1.64
M2       40.7 25.7 2.37 18.1 1.23 5.81 3.24 1.58 0.60 0.20 0.26 0.08 0.05 0.02
M3       45.9 21.0 2.12 16.4 0.95 4.25 1.83 0.62 0.20 0.06 4.88 1.21 0.35 0.12
M4       45.6 24.4 2.59 19.2 1.04 4.47 1.78 0.59 0.12 0.02 0.02 0.03 0.00 0.00
M5       26.8 28.1 1.81 19.0 2.07 9.30 6.96 3.57 1.58 0.55 0.14 0.02 0.00 0.00
M6       70.4 26.9 0.37 2.16 0.00 0.03 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M7       86.6 13.2 0.05 0.07 0.00 0.00 0.00 0.00 0.00 0.00 0.06 0.00 0.00 0.00
M8       92.4 7.60 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M9       99.5 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.41 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    66.5 16.8 1.22 8.41 0.60 2.68 1.54 0.71 0.28 0.09 0.70 0.15 0.04 0.20


Initial. Total Wire Length = 248508.53
Initial. Layer M1 wire length = 10526.26
Initial. Layer M2 wire length = 47152.63
Initial. Layer M3 wire length = 28081.80
Initial. Layer M4 wire length = 30631.22
Initial. Layer M5 wire length = 98522.87
Initial. Layer M6 wire length = 20687.34
Initial. Layer M7 wire length = 8515.43
Initial. Layer M8 wire length = 4390.98
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 105172
Initial. Via VIA12SQ_C count = 34145
Initial. Via VIA23SQ count = 24288
Initial. Via VIA34SQ count = 21728
Initial. Via VIA45SQ_C count = 22535
Initial. Via VIA56SQ_C count = 1867
Initial. Via VIA67SQ count = 459
Initial. Via VIA78SQ count = 150
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:03 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Phase1 Routing] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Phase1 Routing] Total (MB): Used   34  Alloctr   35  Proc  763 
phase1. Routing result:
phase1. Both Dirs: Overflow =  1249 Max = 22 GRCs =  1713 (3.18%)
phase1. H routing: Overflow =   572 Max = 4 (GRCs =  1) GRCs =   762 (2.83%)
phase1. V routing: Overflow =   677 Max = 22 (GRCs =  1) GRCs =   951 (3.54%)
phase1. M1         Overflow =   571 Max = 4 (GRCs =  1) GRCs =   761 (2.83%)
phase1. M2         Overflow =   109 Max = 4 (GRCs =  2) GRCs =    85 (0.32%)
phase1. M3         Overflow =   559 Max = 22 (GRCs =  1) GRCs =   858 (3.19%)
phase1. M4         Overflow =     7 Max = 1 (GRCs =  7) GRCs =     7 (0.03%)
phase1. M5         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       90.2 4.41 1.92 0.77 0.23 0.33 0.14 0.05 0.02 0.00 0.64 0.00 0.00 1.25
M2       39.6 25.2 2.42 19.2 1.29 6.01 3.27 1.54 0.69 0.20 0.30 0.08 0.04 0.02
M3       45.9 21.6 2.16 16.9 0.96 3.88 1.50 0.36 0.11 0.14 5.31 0.89 0.17 0.04
M4       45.3 24.8 2.72 19.7 1.01 3.95 1.75 0.43 0.11 0.01 0.03 0.02 0.00 0.00
M5       27.1 26.7 1.66 21.0 2.29 10.1 6.71 2.79 1.13 0.34 0.11 0.00 0.00 0.00
M6       65.4 30.1 1.12 3.25 0.01 0.02 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M7       87.6 12.1 0.03 0.09 0.00 0.00 0.00 0.00 0.00 0.00 0.06 0.00 0.00 0.00
M8       93.7 6.26 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M9       99.5 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.41 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    66.1 16.8 1.33 9.00 0.64 2.70 1.48 0.57 0.23 0.08 0.76 0.11 0.02 0.14


phase1. Total Wire Length = 252516.36
phase1. Layer M1 wire length = 11802.39
phase1. Layer M2 wire length = 49387.65
phase1. Layer M3 wire length = 26733.34
phase1. Layer M4 wire length = 30866.46
phase1. Layer M5 wire length = 97510.43
phase1. Layer M6 wire length = 24749.90
phase1. Layer M7 wire length = 7838.24
phase1. Layer M8 wire length = 3627.97
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 106321
phase1. Via VIA12SQ_C count = 34399
phase1. Via VIA23SQ count = 24159
phase1. Via VIA34SQ count = 21611
phase1. Via VIA45SQ_C count = 22376
phase1. Via VIA56SQ_C count = 3270
phase1. Via VIA67SQ count = 383
phase1. Via VIA78SQ count = 123
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:01 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used   34  Alloctr   35  Proc  763 
phase2. Routing result:
phase2. Both Dirs: Overflow =   979 Max = 11 GRCs =  1243 (2.31%)
phase2. H routing: Overflow =   439 Max = 2 (GRCs =  5) GRCs =   608 (2.26%)
phase2. V routing: Overflow =   539 Max = 11 (GRCs =  1) GRCs =   635 (2.36%)
phase2. M1         Overflow =   439 Max = 2 (GRCs =  5) GRCs =   608 (2.26%)
phase2. M2         Overflow =    87 Max = 4 (GRCs =  2) GRCs =    63 (0.23%)
phase2. M3         Overflow =   445 Max = 11 (GRCs =  1) GRCs =   565 (2.10%)
phase2. M4         Overflow =     6 Max = 1 (GRCs =  6) GRCs =     6 (0.02%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       90.4 4.54 1.93 0.75 0.26 0.33 0.12 0.03 0.03 0.00 0.67 0.00 0.00 0.93
M2       40.0 26.6 2.60 19.9 1.14 5.38 2.62 0.94 0.24 0.04 0.25 0.08 0.04 0.01
M3       45.6 20.9 2.14 17.0 1.05 4.18 1.78 0.49 0.13 0.02 5.57 0.76 0.20 0.02
M4       45.0 24.6 2.75 19.7 1.02 4.16 1.86 0.55 0.11 0.02 0.03 0.02 0.00 0.00
M5       26.8 26.4 1.58 20.8 2.35 10.4 6.92 2.97 1.14 0.37 0.11 0.00 0.00 0.00
M6       65.4 29.8 1.21 3.39 0.02 0.06 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M7       87.7 12.0 0.03 0.09 0.00 0.00 0.00 0.00 0.00 0.00 0.06 0.00 0.00 0.00
M8       93.7 6.26 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M9       99.5 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.41 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    66.1 16.8 1.36 9.07 0.65 2.72 1.48 0.55 0.18 0.05 0.79 0.10 0.03 0.11


phase2. Total Wire Length = 252887.25
phase2. Layer M1 wire length = 11848.51
phase2. Layer M2 wire length = 50428.05
phase2. Layer M3 wire length = 25732.20
phase2. Layer M4 wire length = 31142.83
phase2. Layer M5 wire length = 97570.77
phase2. Layer M6 wire length = 24787.19
phase2. Layer M7 wire length = 7749.73
phase2. Layer M8 wire length = 3627.97
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 106741
phase2. Via VIA12SQ_C count = 34417
phase2. Via VIA23SQ count = 24219
phase2. Via VIA34SQ count = 21709
phase2. Via VIA45SQ_C count = 22461
phase2. Via VIA56SQ_C count = 3433
phase2. Via VIA67SQ count = 379
phase2. Via VIA78SQ count = 123
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.

Start GR phase 3
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:01 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used   35  Alloctr   35  Proc  763 
phase3. Routing result:
phase3. Both Dirs: Overflow =   933 Max = 11 GRCs =  1203 (2.24%)
phase3. H routing: Overflow =   413 Max = 2 (GRCs =  5) GRCs =   579 (2.15%)
phase3. V routing: Overflow =   519 Max = 11 (GRCs =  1) GRCs =   624 (2.32%)
phase3. M1         Overflow =   413 Max = 2 (GRCs =  5) GRCs =   579 (2.15%)
phase3. M2         Overflow =    84 Max = 4 (GRCs =  2) GRCs =    61 (0.23%)
phase3. M3         Overflow =   428 Max = 11 (GRCs =  1) GRCs =   556 (2.07%)
phase3. M4         Overflow =     6 Max = 1 (GRCs =  6) GRCs =     6 (0.02%)
phase3. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase3. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       90.3 4.69 1.85 0.76 0.29 0.34 0.12 0.04 0.02 0.00 0.68 0.00 0.00 0.85
M2       40.0 26.5 2.54 20.1 1.16 5.34 2.63 0.91 0.26 0.04 0.25 0.08 0.03 0.01
M3       45.6 20.9 2.15 17.0 1.07 4.21 1.76 0.49 0.14 0.02 5.60 0.75 0.18 0.01
M4       44.9 24.5 2.77 19.7 1.07 4.22 1.86 0.59 0.11 0.01 0.04 0.02 0.00 0.00
M5       26.8 26.5 1.57 20.6 2.28 10.4 7.03 2.92 1.17 0.40 0.11 0.00 0.00 0.00
M6       65.6 29.7 1.15 3.43 0.01 0.05 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M7       87.9 11.8 0.03 0.09 0.00 0.00 0.00 0.00 0.00 0.00 0.06 0.00 0.00 0.00
M8       93.7 6.26 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M9       99.5 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.41 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    66.1 16.7 1.34 9.10 0.65 2.73 1.49 0.55 0.19 0.05 0.79 0.09 0.02 0.10


phase3. Total Wire Length = 252892.09
phase3. Layer M1 wire length = 11887.20
phase3. Layer M2 wire length = 50689.95
phase3. Layer M3 wire length = 25748.58
phase3. Layer M4 wire length = 31322.86
phase3. Layer M5 wire length = 97523.92
phase3. Layer M6 wire length = 24505.12
phase3. Layer M7 wire length = 7586.49
phase3. Layer M8 wire length = 3627.97
phase3. Layer M9 wire length = 0.00
phase3. Layer MRDL wire length = 0.00
phase3. Total Number of Contacts = 106879
phase3. Via VIA12SQ_C count = 34399
phase3. Via VIA23SQ count = 24263
phase3. Via VIA34SQ count = 21775
phase3. Via VIA45SQ_C count = 22512
phase3. Via VIA56SQ_C count = 3434
phase3. Via VIA67SQ count = 373
phase3. Via VIA78SQ count = 123
phase3. Via VIA89_C count = 0
phase3. Via VIA9RDL count = 0
phase3. completed.
Warning: Net VSS has unused floating user-enter shapes. (ZRT-113)
[End of Whole Chip Routing] Elapsed real time: 0:00:09 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[End of Whole Chip Routing] Stage (MB): Used   11  Alloctr   11  Proc   31 
[End of Whole Chip Routing] Total (MB): Used   35  Alloctr   35  Proc  763 

Congestion utilization per direction:
Average vertical track utilization   = 10.64 %
Peak    vertical track utilization   = 51.67 %
Average horizontal track utilization = 16.72 %
Peak    horizontal track utilization = 92.31 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   -1  Alloctr   -1  Proc    0 
[GR: Done] Total (MB): Used   34  Alloctr   35  Proc  763 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:09 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[GR: Done] Stage (MB): Used   12  Alloctr   13  Proc   34 
[GR: Done] Total (MB): Used   34  Alloctr   35  Proc  763 
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:10 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:10
[End of Global Routing] Stage (MB): Used    7  Alloctr    7  Proc   34 
[End of Global Routing] Total (MB): Used   28  Alloctr   29  Proc  763 

Start track assignment

Printing options for 'set_route_zrt_common_options'
-post_detail_route_redundant_via_insertion              :	 medium              

Printing options for 'set_route_zrt_track_options'
-crosstalk_driven                                       :	 true                
-timing_driven                                          :	 true                

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    3  Alloctr    3  Proc    0 
[Track Assign: Read routes] Total (MB): Used   32  Alloctr   33  Proc  763 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Number of wires with overlap after iteration 0 = 64979 of 127351


[Track Assign: Iteration 0] Elapsed real time: 0:00:03 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Track Assign: Iteration 0] Stage (MB): Used   17  Alloctr   18  Proc   24 
[Track Assign: Iteration 0] Total (MB): Used   46  Alloctr   48  Proc  787 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

[Track Assign: Iteration 1] Elapsed real time: 0:00:07 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[Track Assign: Iteration 1] Stage (MB): Used   17  Alloctr   18  Proc   27 
[Track Assign: Iteration 1] Total (MB): Used   46  Alloctr   48  Proc  790 

Number of wires with overlap after iteration 1 = 31125 of 90589


Wire length and via report:
---------------------------
Number of M1 wires: 7958 		  : 0
Number of M2 wires: 32694 		 VIA12SQ_C: 35861
Number of M3 wires: 18452 		 VIA23SQ: 30626
Number of M4 wires: 11468 		 VIA34SQ: 24909
Number of M5 wires: 17571 		 VIA45SQ_C: 24875
Number of M6 wires: 2127 		 VIA56SQ_C: 3890
Number of M7 wires: 235 		 VIA67SQ: 378
Number of M8 wires: 84 		 VIA78SQ: 123
Number of M9 wires: 0 		 VIA89_C: 0
Number of MRDL wires: 0 		 VIA9RDL: 0
Total number of wires: 90589 		 vias: 120662

Total M1 wire length: 11633.2
Total M2 wire length: 45935.1
Total M3 wire length: 28853.4
Total M4 wire length: 38014.7
Total M5 wire length: 95080.6
Total M6 wire length: 24705.7
Total M7 wire length: 7587.2
Total M8 wire length: 3578.6
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 255388.5

Longest M1 wire length: 198.3
Longest M2 wire length: 144.2
Longest M3 wire length: 103.6
Longest M4 wire length: 137.1
Longest M5 wire length: 178.3
Longest M6 wire length: 163.3
Longest M7 wire length: 175.6
Longest M8 wire length: 158.9
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:09 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[Track Assign: Done] Stage (MB): Used    2  Alloctr    3  Proc   27 
[Track Assign: Done] Total (MB): Used   30  Alloctr   33  Proc  790 
Printing options for 'set_route_zrt_common_options'
-post_detail_route_redundant_via_insertion              :	 medium              

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :	 false               
-timing_driven                                          :	 true                

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Dr init] Total (MB): Used   32  Alloctr   34  Proc  790 
Total number of nets = 9475, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed	1/289 Partitions, Violations =	0
Routed	2/289 Partitions, Violations =	0
Routed	3/289 Partitions, Violations =	0
Routed	4/289 Partitions, Violations =	0
Routed	5/289 Partitions, Violations =	0
Routed	6/289 Partitions, Violations =	0
Routed	7/289 Partitions, Violations =	0
Routed	8/289 Partitions, Violations =	0
Routed	9/289 Partitions, Violations =	3
Routed	10/289 Partitions, Violations =	3
Routed	11/289 Partitions, Violations =	3
Routed	12/289 Partitions, Violations =	3
Routed	13/289 Partitions, Violations =	15
Routed	14/289 Partitions, Violations =	18
Routed	15/289 Partitions, Violations =	18
Routed	16/289 Partitions, Violations =	18
Routed	17/289 Partitions, Violations =	19
Routed	18/289 Partitions, Violations =	25
Routed	19/289 Partitions, Violations =	17
Routed	20/289 Partitions, Violations =	31
Routed	21/289 Partitions, Violations =	31
Routed	22/289 Partitions, Violations =	31
Routed	23/289 Partitions, Violations =	36
Routed	24/289 Partitions, Violations =	44
Routed	25/289 Partitions, Violations =	54
Routed	26/289 Partitions, Violations =	75
Routed	27/289 Partitions, Violations =	81
Routed	28/289 Partitions, Violations =	81
Routed	29/289 Partitions, Violations =	81
Routed	30/289 Partitions, Violations =	83
Routed	31/289 Partitions, Violations =	91
Routed	32/289 Partitions, Violations =	83
Routed	33/289 Partitions, Violations =	97
Routed	34/289 Partitions, Violations =	108
Routed	35/289 Partitions, Violations =	108
Routed	36/289 Partitions, Violations =	108
Routed	37/289 Partitions, Violations =	108
Routed	38/289 Partitions, Violations =	107
Routed	39/289 Partitions, Violations =	112
Routed	40/289 Partitions, Violations =	97
Routed	41/289 Partitions, Violations =	94
Routed	42/289 Partitions, Violations =	78
Routed	43/289 Partitions, Violations =	97
Routed	44/289 Partitions, Violations =	105
Routed	45/289 Partitions, Violations =	105
Routed	46/289 Partitions, Violations =	105
Routed	47/289 Partitions, Violations =	108
Routed	48/289 Partitions, Violations =	112
Routed	49/289 Partitions, Violations =	108
Routed	50/289 Partitions, Violations =	111
Routed	51/289 Partitions, Violations =	100
Routed	52/289 Partitions, Violations =	91
Routed	53/289 Partitions, Violations =	98
Routed	54/289 Partitions, Violations =	103
Routed	55/289 Partitions, Violations =	103
Routed	56/289 Partitions, Violations =	103
Routed	57/289 Partitions, Violations =	122
Routed	58/289 Partitions, Violations =	120
Routed	59/289 Partitions, Violations =	119
Routed	60/289 Partitions, Violations =	117
Routed	61/289 Partitions, Violations =	130
Routed	62/289 Partitions, Violations =	144
Routed	63/289 Partitions, Violations =	139
Routed	64/289 Partitions, Violations =	131
Routed	65/289 Partitions, Violations =	133
Routed	66/289 Partitions, Violations =	133
Routed	67/289 Partitions, Violations =	133
Routed	68/289 Partitions, Violations =	125
Routed	69/289 Partitions, Violations =	122
Routed	70/289 Partitions, Violations =	125
Routed	71/289 Partitions, Violations =	139
Routed	72/289 Partitions, Violations =	141
Routed	73/289 Partitions, Violations =	154
Routed	74/289 Partitions, Violations =	143
Routed	75/289 Partitions, Violations =	160
Routed	76/289 Partitions, Violations =	177
Routed	77/289 Partitions, Violations =	184
Routed	78/289 Partitions, Violations =	184
Routed	79/289 Partitions, Violations =	184
Routed	80/289 Partitions, Violations =	183
Routed	81/289 Partitions, Violations =	183
Routed	82/289 Partitions, Violations =	198
Routed	83/289 Partitions, Violations =	188
Routed	84/289 Partitions, Violations =	178
Routed	85/289 Partitions, Violations =	151
Routed	86/289 Partitions, Violations =	166
Routed	87/289 Partitions, Violations =	164
Routed	88/289 Partitions, Violations =	142
Routed	89/289 Partitions, Violations =	135
Routed	90/289 Partitions, Violations =	135
Routed	91/289 Partitions, Violations =	135
Routed	92/289 Partitions, Violations =	135
Routed	93/289 Partitions, Violations =	135
Routed	94/289 Partitions, Violations =	143
Routed	95/289 Partitions, Violations =	159
Routed	96/289 Partitions, Violations =	151
Routed	97/289 Partitions, Violations =	170
Routed	98/289 Partitions, Violations =	172
Routed	99/289 Partitions, Violations =	156
Routed	100/289 Partitions, Violations =	161
Routed	101/289 Partitions, Violations =	150
Routed	102/289 Partitions, Violations =	162
Routed	103/289 Partitions, Violations =	180
Routed	104/289 Partitions, Violations =	184
Routed	105/289 Partitions, Violations =	184
Routed	106/289 Partitions, Violations =	184
Routed	107/289 Partitions, Violations =	185
Routed	108/289 Partitions, Violations =	193
Routed	109/289 Partitions, Violations =	183
Routed	110/289 Partitions, Violations =	223
Routed	111/289 Partitions, Violations =	248
Routed	112/289 Partitions, Violations =	239
Routed	113/289 Partitions, Violations =	254
Routed	114/289 Partitions, Violations =	242
Routed	115/289 Partitions, Violations =	255
Routed	116/289 Partitions, Violations =	256
Routed	117/289 Partitions, Violations =	254
Routed	118/289 Partitions, Violations =	264
Routed	119/289 Partitions, Violations =	272
Routed	120/289 Partitions, Violations =	272
Routed	121/289 Partitions, Violations =	272
Routed	122/289 Partitions, Violations =	271
Routed	123/289 Partitions, Violations =	275
Routed	124/289 Partitions, Violations =	274
Routed	125/289 Partitions, Violations =	264
Routed	126/289 Partitions, Violations =	240
Routed	127/289 Partitions, Violations =	223
Routed	128/289 Partitions, Violations =	231
Routed	129/289 Partitions, Violations =	252
Routed	130/289 Partitions, Violations =	247
Routed	131/289 Partitions, Violations =	259
Routed	132/289 Partitions, Violations =	255
Routed	133/289 Partitions, Violations =	270
Routed	134/289 Partitions, Violations =	260
Routed	135/289 Partitions, Violations =	262
Routed	136/289 Partitions, Violations =	262
Routed	137/289 Partitions, Violations =	262
Routed	138/289 Partitions, Violations =	262
Routed	139/289 Partitions, Violations =	255
Routed	140/289 Partitions, Violations =	255
Routed	141/289 Partitions, Violations =	262
Routed	142/289 Partitions, Violations =	261
Routed	143/289 Partitions, Violations =	261
Routed	144/289 Partitions, Violations =	247
Routed	145/289 Partitions, Violations =	249
Routed	146/289 Partitions, Violations =	256
Routed	147/289 Partitions, Violations =	287
Routed	148/289 Partitions, Violations =	284
Routed	149/289 Partitions, Violations =	262
Routed	150/289 Partitions, Violations =	265
Routed	151/289 Partitions, Violations =	262
Routed	152/289 Partitions, Violations =	262
Routed	153/289 Partitions, Violations =	262
Routed	154/289 Partitions, Violations =	262
Routed	155/289 Partitions, Violations =	262
Routed	156/289 Partitions, Violations =	258
Routed	157/289 Partitions, Violations =	255
Routed	158/289 Partitions, Violations =	254
Routed	159/289 Partitions, Violations =	258
Routed	160/289 Partitions, Violations =	261
Routed	161/289 Partitions, Violations =	268
Routed	162/289 Partitions, Violations =	279
Routed	163/289 Partitions, Violations =	261
Routed	164/289 Partitions, Violations =	267
Routed	165/289 Partitions, Violations =	269
Routed	166/289 Partitions, Violations =	287
Routed	167/289 Partitions, Violations =	281
Routed	168/289 Partitions, Violations =	281
Routed	169/289 Partitions, Violations =	281
Routed	170/289 Partitions, Violations =	281
Routed	171/289 Partitions, Violations =	281
Routed	172/289 Partitions, Violations =	283
Routed	173/289 Partitions, Violations =	280
Routed	174/289 Partitions, Violations =	279
Routed	175/289 Partitions, Violations =	291
Routed	176/289 Partitions, Violations =	271
Routed	177/289 Partitions, Violations =	269
Routed	178/289 Partitions, Violations =	294
Routed	179/289 Partitions, Violations =	296
Routed	180/289 Partitions, Violations =	317
Routed	181/289 Partitions, Violations =	310
Routed	182/289 Partitions, Violations =	306
Routed	183/289 Partitions, Violations =	306
Routed	184/289 Partitions, Violations =	306
Routed	185/289 Partitions, Violations =	306
Routed	186/289 Partitions, Violations =	306
Routed	187/289 Partitions, Violations =	302
Routed	188/289 Partitions, Violations =	304
Routed	189/289 Partitions, Violations =	296
Routed	190/289 Partitions, Violations =	304
Routed	191/289 Partitions, Violations =	303
Routed	192/289 Partitions, Violations =	293
Routed	193/289 Partitions, Violations =	288
Routed	194/289 Partitions, Violations =	256
Routed	195/289 Partitions, Violations =	243
Routed	196/289 Partitions, Violations =	242
Routed	197/289 Partitions, Violations =	242
Routed	198/289 Partitions, Violations =	242
Routed	199/289 Partitions, Violations =	242
Routed	200/289 Partitions, Violations =	242
Routed	201/289 Partitions, Violations =	239
Routed	202/289 Partitions, Violations =	255
Routed	203/289 Partitions, Violations =	268
Routed	204/289 Partitions, Violations =	262
Routed	205/289 Partitions, Violations =	326
Routed	206/289 Partitions, Violations =	323
Routed	207/289 Partitions, Violations =	352
Routed	208/289 Partitions, Violations =	349
Routed	209/289 Partitions, Violations =	336
Routed	210/289 Partitions, Violations =	336
Routed	211/289 Partitions, Violations =	336
Routed	212/289 Partitions, Violations =	336
Routed	213/289 Partitions, Violations =	336
Routed	214/289 Partitions, Violations =	320
Routed	215/289 Partitions, Violations =	310
Routed	216/289 Partitions, Violations =	314
Routed	217/289 Partitions, Violations =	308
Routed	218/289 Partitions, Violations =	282
Routed	219/289 Partitions, Violations =	277
Routed	220/289 Partitions, Violations =	274
Routed	221/289 Partitions, Violations =	272
Routed	222/289 Partitions, Violations =	272
Routed	223/289 Partitions, Violations =	272
Routed	224/289 Partitions, Violations =	272
Routed	225/289 Partitions, Violations =	272
Routed	226/289 Partitions, Violations =	261
Routed	227/289 Partitions, Violations =	271
Routed	228/289 Partitions, Violations =	261
Routed	229/289 Partitions, Violations =	301
Routed	230/289 Partitions, Violations =	289
Routed	231/289 Partitions, Violations =	314
Routed	232/289 Partitions, Violations =	313
Routed	233/289 Partitions, Violations =	313
Routed	234/289 Partitions, Violations =	313
Routed	235/289 Partitions, Violations =	313
Routed	236/289 Partitions, Violations =	313
Routed	237/289 Partitions, Violations =	291
Routed	238/289 Partitions, Violations =	303
Routed	239/289 Partitions, Violations =	255
Routed	240/289 Partitions, Violations =	283
Routed	241/289 Partitions, Violations =	254
Routed	242/289 Partitions, Violations =	251
Routed	243/289 Partitions, Violations =	251
Routed	244/289 Partitions, Violations =	251
Routed	245/289 Partitions, Violations =	251
Routed	246/289 Partitions, Violations =	251
Routed	247/289 Partitions, Violations =	262
Routed	248/289 Partitions, Violations =	274
Routed	249/289 Partitions, Violations =	281
Routed	250/289 Partitions, Violations =	268
Routed	251/289 Partitions, Violations =	266
Routed	252/289 Partitions, Violations =	266
Routed	253/289 Partitions, Violations =	266
Routed	254/289 Partitions, Violations =	266
Routed	255/289 Partitions, Violations =	266
Routed	256/289 Partitions, Violations =	233
Routed	257/289 Partitions, Violations =	285
Routed	258/289 Partitions, Violations =	288
Routed	259/289 Partitions, Violations =	280
Routed	260/289 Partitions, Violations =	280
Routed	261/289 Partitions, Violations =	280
Routed	262/289 Partitions, Violations =	280
Routed	263/289 Partitions, Violations =	280
Routed	264/289 Partitions, Violations =	234
Routed	265/289 Partitions, Violations =	222
Routed	266/289 Partitions, Violations =	209
Routed	267/289 Partitions, Violations =	209
Routed	268/289 Partitions, Violations =	209
Routed	269/289 Partitions, Violations =	209
Routed	270/289 Partitions, Violations =	209
Routed	271/289 Partitions, Violations =	205
Routed	272/289 Partitions, Violations =	200
Routed	273/289 Partitions, Violations =	200
Routed	274/289 Partitions, Violations =	200
Routed	275/289 Partitions, Violations =	200
Routed	276/289 Partitions, Violations =	200
Routed	277/289 Partitions, Violations =	199
Routed	278/289 Partitions, Violations =	199
Routed	279/289 Partitions, Violations =	199
Routed	280/289 Partitions, Violations =	199
Routed	281/289 Partitions, Violations =	199
Routed	282/289 Partitions, Violations =	199
Routed	283/289 Partitions, Violations =	199
Routed	284/289 Partitions, Violations =	199
Routed	285/289 Partitions, Violations =	199
Routed	286/289 Partitions, Violations =	199
Routed	287/289 Partitions, Violations =	199
Routed	288/289 Partitions, Violations =	199
Routed	289/289 Partitions, Violations =	199

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	199
	Diff net spacing : 1
	Same net spacing : 60
	Less than minimum area : 94
	Short : 4
	Internal-only types : 40

[Iter 0] Elapsed real time: 0:02:28 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:02:27 total=0:02:27
[Iter 0] Stage (MB): Used    4  Alloctr    3  Proc   27 
[Iter 0] Total (MB): Used   35  Alloctr   36  Proc  817 

End DR iteration 0 with 289 parts

Start DR iteration 1: non-uniform partition
Routed	1/90 Partitions, Violations =	198
Routed	2/90 Partitions, Violations =	197
Routed	3/90 Partitions, Violations =	187
Routed	4/90 Partitions, Violations =	175
Routed	5/90 Partitions, Violations =	162
Routed	6/90 Partitions, Violations =	157
Routed	7/90 Partitions, Violations =	152
Routed	8/90 Partitions, Violations =	147
Routed	9/90 Partitions, Violations =	143
Routed	10/90 Partitions, Violations =	138
Routed	11/90 Partitions, Violations =	133
Routed	12/90 Partitions, Violations =	129
Routed	13/90 Partitions, Violations =	125
Routed	14/90 Partitions, Violations =	122
Routed	15/90 Partitions, Violations =	118
Routed	16/90 Partitions, Violations =	115
Routed	17/90 Partitions, Violations =	112
Routed	18/90 Partitions, Violations =	105
Routed	19/90 Partitions, Violations =	102
Routed	20/90 Partitions, Violations =	100
Routed	21/90 Partitions, Violations =	98
Routed	22/90 Partitions, Violations =	95
Routed	23/90 Partitions, Violations =	92
Routed	24/90 Partitions, Violations =	89
Routed	25/90 Partitions, Violations =	87
Routed	26/90 Partitions, Violations =	85
Routed	27/90 Partitions, Violations =	76
Routed	28/90 Partitions, Violations =	71
Routed	29/90 Partitions, Violations =	69
Routed	30/90 Partitions, Violations =	68
Routed	31/90 Partitions, Violations =	67
Routed	32/90 Partitions, Violations =	66
Routed	33/90 Partitions, Violations =	65
Routed	34/90 Partitions, Violations =	64
Routed	35/90 Partitions, Violations =	63
Routed	36/90 Partitions, Violations =	62
Routed	37/90 Partitions, Violations =	61
Routed	38/90 Partitions, Violations =	60
Routed	39/90 Partitions, Violations =	59
Routed	40/90 Partitions, Violations =	58
Routed	41/90 Partitions, Violations =	57
Routed	42/90 Partitions, Violations =	56
Routed	43/90 Partitions, Violations =	55
Routed	44/90 Partitions, Violations =	54
Routed	45/90 Partitions, Violations =	53
Routed	46/90 Partitions, Violations =	52
Routed	47/90 Partitions, Violations =	51
Routed	48/90 Partitions, Violations =	50
Routed	49/90 Partitions, Violations =	49
Routed	50/90 Partitions, Violations =	48
Routed	51/90 Partitions, Violations =	45
Routed	52/90 Partitions, Violations =	44
Routed	53/90 Partitions, Violations =	43
Routed	54/90 Partitions, Violations =	41
Routed	55/90 Partitions, Violations =	40
Routed	56/90 Partitions, Violations =	39
Routed	57/90 Partitions, Violations =	38
Routed	58/90 Partitions, Violations =	37
Routed	59/90 Partitions, Violations =	36
Routed	60/90 Partitions, Violations =	35
Routed	61/90 Partitions, Violations =	34
Routed	62/90 Partitions, Violations =	33
Routed	63/90 Partitions, Violations =	31
Routed	64/90 Partitions, Violations =	30
Routed	65/90 Partitions, Violations =	29
Routed	66/90 Partitions, Violations =	27
Routed	67/90 Partitions, Violations =	26
Routed	68/90 Partitions, Violations =	25
Routed	69/90 Partitions, Violations =	24
Routed	70/90 Partitions, Violations =	22
Routed	71/90 Partitions, Violations =	20
Routed	72/90 Partitions, Violations =	19
Routed	73/90 Partitions, Violations =	18
Routed	74/90 Partitions, Violations =	17
Routed	75/90 Partitions, Violations =	16
Routed	76/90 Partitions, Violations =	15
Routed	77/90 Partitions, Violations =	15
Routed	78/90 Partitions, Violations =	14
Routed	79/90 Partitions, Violations =	13
Routed	80/90 Partitions, Violations =	11
Routed	81/90 Partitions, Violations =	10
Routed	82/90 Partitions, Violations =	9
Routed	83/90 Partitions, Violations =	7
Routed	84/90 Partitions, Violations =	6
Routed	85/90 Partitions, Violations =	5
Routed	86/90 Partitions, Violations =	4
Routed	87/90 Partitions, Violations =	3
Routed	88/90 Partitions, Violations =	2
Routed	89/90 Partitions, Violations =	1
Routed	90/90 Partitions, Violations =	0

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0

[Iter 1] Elapsed real time: 0:02:28 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:02:28 total=0:02:28
[Iter 1] Stage (MB): Used    4  Alloctr    3  Proc   27 
[Iter 1] Total (MB): Used   35  Alloctr   36  Proc  817 

End DR iteration 1 with 90 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:02:28 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:02:28 total=0:02:28
[DR] Stage (MB): Used    2  Alloctr    1  Proc   27 
[DR] Total (MB): Used   33  Alloctr   34  Proc  817 

DR finished with 0 violations


DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0


Total Wire Length =                    272621 micron
Total Number of Contacts =             115671
Total Number of Wires =                95306
Total Number of PtConns =              39525
Total Number of Routable Wires =       95306
Total Routable Wire Length =           265938 micron
	Layer               M1 :      13221 micron
	Layer               M2 :      53904 micron
	Layer               M3 :      25740 micron
	Layer               M4 :      37811 micron
	Layer               M5 :      94986 micron
	Layer               M6 :      35304 micron
	Layer               M7 :       7480 micron
	Layer               M8 :       4010 micron
	Layer               M9 :        166 micron
	Layer             MRDL :          0 micron
	Via       VIA89_C(rot) :          1
	Via              VIA89 :          2
	Via         VIA89(rot) :         10
	Via       VIA78SQ(rot) :        127
	Via     VIA78BAR1(rot) :         23
	Via       VIA67SQ(rot) :        375
	Via     VIA67BAR1(rot) :         13
	Via          VIA56SQ_C :       5811
	Via       VIA56SQ(rot) :          3
	Via          VIA45SQ_C :         43
	Via     VIA45SQ_C(rot) :      22161
	Via            VIA45SQ :         49
	Via       VIA45SQ(rot) :         21
	Via          VIA34SQ_C :          7
	Via     VIA34SQ_C(rot) :          4
	Via          VIA34LG_C :        300
	Via            VIA34SQ :         48
	Via       VIA34SQ(rot) :      22438
	Via     VIA34BAR1(rot) :          8
	Via          VIA23SQ_C :         16
	Via     VIA23SQ_C(rot) :         15
	Via        VIA23BAR1_C :          1
	Via   VIA23BAR2_C(rot) :          1
	Via            VIA23SQ :         65
	Via       VIA23SQ(rot) :      27300
	Via     VIA23BAR1(rot) :          5
	Via          VIA12SQ_C :      32729
	Via     VIA12SQ_C(rot) :       3179
	Via        VIA12BAR1_C :          4
	Via   VIA12BAR1_C(rot) :         13
	Via        VIA12BAR2_C :          2
	Via   VIA12BAR2_C(rot) :          2
	Via            VIA12SQ :         46
	Via       VIA12SQ(rot) :        824
	Via          VIA12BAR1 :          4
	Via     VIA12BAR1(rot) :         21

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 115671 vias)
 
    Layer VIA1       =  0.00% (0      / 36824   vias)
        Un-optimized = 100.00% (36824   vias)
    Layer VIA2       =  0.00% (0      / 27403   vias)
        Un-optimized = 100.00% (27403   vias)
    Layer VIA3       =  0.00% (0      / 22805   vias)
        Un-optimized = 100.00% (22805   vias)
    Layer VIA4       =  0.00% (0      / 22274   vias)
        Un-optimized = 100.00% (22274   vias)
    Layer VIA5       =  0.00% (0      / 5814    vias)
        Un-optimized = 100.00% (5814    vias)
    Layer VIA6       =  0.00% (0      / 388     vias)
        Un-optimized = 100.00% (388     vias)
    Layer VIA7       =  0.00% (0      / 150     vias)
        Un-optimized = 100.00% (150     vias)
    Layer VIA8       =  0.00% (0      / 13      vias)
        Un-optimized = 100.00% (13      vias)
 
  Total double via conversion rate    =  0.00% (0 / 115671 vias)
 
    Layer VIA1       =  0.00% (0      / 36824   vias)
    Layer VIA2       =  0.00% (0      / 27403   vias)
    Layer VIA3       =  0.00% (0      / 22805   vias)
    Layer VIA4       =  0.00% (0      / 22274   vias)
    Layer VIA5       =  0.00% (0      / 5814    vias)
    Layer VIA6       =  0.00% (0      / 388     vias)
    Layer VIA7       =  0.00% (0      / 150     vias)
    Layer VIA8       =  0.00% (0      / 13      vias)
 

Printing options for 'set_route_zrt_common_options'
-post_detail_route_redundant_via_insertion              :	 medium              

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :	 false               
-timing_driven                                          :	 true                

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Dr init] Total (MB): Used   33  Alloctr   34  Proc  817 

Redundant via optimization will attempt to replace the following vias: 

   VIA12SQ_C    -> VIA12SQ_2x1    VIA12SQ_C_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA12SQ_C(r) -> VIA12SQ_2x1    VIA12SQ_C_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

  VIA12BAR1_C    -> VIA12SQ_2x1    VIA12SQ_C_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

  VIA12BAR1_C(r) -> VIA12SQ_2x1    VIA12SQ_C_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

  VIA12BAR2_C    -> VIA12SQ_2x1    VIA12SQ_C_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

  VIA12BAR2_C(r) -> VIA12SQ_2x1    VIA12SQ_C_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA12LG_C    -> VIA12SQ_2x1    VIA12SQ_C_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA12LG_C(r) -> VIA12SQ_2x1    VIA12SQ_C_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

     VIA12SQ    -> VIA12SQ_2x1    VIA12SQ_C_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

     VIA12SQ(r) -> VIA12SQ_2x1    VIA12SQ_C_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA12BAR1    -> VIA12SQ_2x1    VIA12SQ_C_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA12BAR1(r) -> VIA12SQ_2x1    VIA12SQ_C_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA12BAR2    -> VIA12SQ_2x1    VIA12SQ_C_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA12BAR2(r) -> VIA12SQ_2x1    VIA12SQ_C_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

     VIA12LG    -> VIA12SQ_2x1    VIA12SQ_C_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

     VIA12LG(r) -> VIA12SQ_2x1    VIA12SQ_C_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA23SQ_C    -> VIA23SQ_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_2x1    VIA23SQ_2x1   

   VIA23SQ_C(r) -> VIA23SQ_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_2x1    VIA23SQ_2x1   

  VIA23BAR1_C    -> VIA23SQ_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_2x1    VIA23SQ_2x1   

  VIA23BAR1_C(r) -> VIA23SQ_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_2x1    VIA23SQ_2x1   

  VIA23BAR2_C    -> VIA23SQ_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_2x1    VIA23SQ_2x1   

  VIA23BAR2_C(r) -> VIA23SQ_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_2x1    VIA23SQ_2x1   

   VIA23LG_C    -> VIA23SQ_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_2x1    VIA23SQ_2x1   

   VIA23LG_C(r) -> VIA23SQ_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_2x1    VIA23SQ_2x1   

     VIA23SQ    -> VIA23SQ_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_2x1    VIA23SQ_2x1   

     VIA23SQ(r) -> VIA23SQ_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_2x1    VIA23SQ_2x1   

   VIA23BAR1    -> VIA23SQ_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_2x1    VIA23SQ_2x1   

   VIA23BAR1(r) -> VIA23SQ_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_2x1    VIA23SQ_2x1   

   VIA23BAR2    -> VIA23SQ_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_2x1    VIA23SQ_2x1   

   VIA23BAR2(r) -> VIA23SQ_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_2x1    VIA23SQ_2x1   

     VIA23LG    -> VIA23SQ_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_2x1    VIA23SQ_2x1   

     VIA23LG(r) -> VIA23SQ_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_2x1    VIA23SQ_2x1   

   VIA34SQ_C    -> VIA34SQ_1x2(r) VIA34SQ_C_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_2x1(r) VIA34SQ_C_2x1(r) VIA34SQ_C_2x1    VIA34SQ_2x1   

   VIA34SQ_C(r) -> VIA34SQ_1x2(r) VIA34SQ_C_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_2x1(r) VIA34SQ_C_2x1(r) VIA34SQ_C_2x1    VIA34SQ_2x1   

  VIA34BAR1_C    -> VIA34SQ_1x2(r) VIA34SQ_C_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_2x1(r) VIA34SQ_C_2x1(r) VIA34SQ_C_2x1    VIA34SQ_2x1   

  VIA34BAR1_C(r) -> VIA34SQ_1x2(r) VIA34SQ_C_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_2x1(r) VIA34SQ_C_2x1(r) VIA34SQ_C_2x1    VIA34SQ_2x1   

  VIA34BAR2_C    -> VIA34SQ_1x2(r) VIA34SQ_C_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_2x1(r) VIA34SQ_C_2x1(r) VIA34SQ_C_2x1    VIA34SQ_2x1   

  VIA34BAR2_C(r) -> VIA34SQ_1x2(r) VIA34SQ_C_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_2x1(r) VIA34SQ_C_2x1(r) VIA34SQ_C_2x1    VIA34SQ_2x1   

   VIA34LG_C    -> VIA34SQ_1x2(r) VIA34SQ_C_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_2x1(r) VIA34SQ_C_2x1(r) VIA34SQ_C_2x1    VIA34SQ_2x1   

   VIA34LG_C(r) -> VIA34SQ_1x2(r) VIA34SQ_C_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_2x1(r) VIA34SQ_C_2x1(r) VIA34SQ_C_2x1    VIA34SQ_2x1   

     VIA34SQ    -> VIA34SQ_1x2(r) VIA34SQ_C_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_2x1(r) VIA34SQ_C_2x1(r) VIA34SQ_C_2x1    VIA34SQ_2x1   

     VIA34SQ(r) -> VIA34SQ_1x2(r) VIA34SQ_C_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_2x1(r) VIA34SQ_C_2x1(r) VIA34SQ_C_2x1    VIA34SQ_2x1   

   VIA34BAR1    -> VIA34SQ_1x2(r) VIA34SQ_C_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_2x1(r) VIA34SQ_C_2x1(r) VIA34SQ_C_2x1    VIA34SQ_2x1   

   VIA34BAR1(r) -> VIA34SQ_1x2(r) VIA34SQ_C_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_2x1(r) VIA34SQ_C_2x1(r) VIA34SQ_C_2x1    VIA34SQ_2x1   

   VIA34BAR2    -> VIA34SQ_1x2(r) VIA34SQ_C_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_2x1(r) VIA34SQ_C_2x1(r) VIA34SQ_C_2x1    VIA34SQ_2x1   

   VIA34BAR2(r) -> VIA34SQ_1x2(r) VIA34SQ_C_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_2x1(r) VIA34SQ_C_2x1(r) VIA34SQ_C_2x1    VIA34SQ_2x1   

     VIA34LG    -> VIA34SQ_1x2(r) VIA34SQ_C_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_2x1(r) VIA34SQ_C_2x1(r) VIA34SQ_C_2x1    VIA34SQ_2x1   

     VIA34LG(r) -> VIA34SQ_1x2(r) VIA34SQ_C_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_2x1(r) VIA34SQ_C_2x1(r) VIA34SQ_C_2x1    VIA34SQ_2x1   

   VIA45SQ_C    -> VIA45SQ_1x2(r) VIA45SQ_C_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_2x1(r) VIA45SQ_C_2x1(r) VIA45SQ_C_2x1    VIA45SQ_2x1   

   VIA45SQ_C(r) -> VIA45SQ_1x2(r) VIA45SQ_C_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_2x1(r) VIA45SQ_C_2x1(r) VIA45SQ_C_2x1    VIA45SQ_2x1   

  VIA45BAR1_C    -> VIA45SQ_1x2(r) VIA45SQ_C_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_2x1(r) VIA45SQ_C_2x1(r) VIA45SQ_C_2x1    VIA45SQ_2x1   

  VIA45BAR1_C(r) -> VIA45SQ_1x2(r) VIA45SQ_C_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_2x1(r) VIA45SQ_C_2x1(r) VIA45SQ_C_2x1    VIA45SQ_2x1   

  VIA45BAR2_C    -> VIA45SQ_1x2(r) VIA45SQ_C_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_2x1(r) VIA45SQ_C_2x1(r) VIA45SQ_C_2x1    VIA45SQ_2x1   

  VIA45BAR2_C(r) -> VIA45SQ_1x2(r) VIA45SQ_C_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_2x1(r) VIA45SQ_C_2x1(r) VIA45SQ_C_2x1    VIA45SQ_2x1   

   VIA45LG_C    -> VIA45SQ_1x2(r) VIA45SQ_C_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_2x1(r) VIA45SQ_C_2x1(r) VIA45SQ_C_2x1    VIA45SQ_2x1   

   VIA45LG_C(r) -> VIA45SQ_1x2(r) VIA45SQ_C_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_2x1(r) VIA45SQ_C_2x1(r) VIA45SQ_C_2x1    VIA45SQ_2x1   

     VIA45SQ    -> VIA45SQ_1x2(r) VIA45SQ_C_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_2x1(r) VIA45SQ_C_2x1(r) VIA45SQ_C_2x1    VIA45SQ_2x1   

     VIA45SQ(r) -> VIA45SQ_1x2(r) VIA45SQ_C_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_2x1(r) VIA45SQ_C_2x1(r) VIA45SQ_C_2x1    VIA45SQ_2x1   

   VIA45BAR1    -> VIA45SQ_1x2(r) VIA45SQ_C_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_2x1(r) VIA45SQ_C_2x1(r) VIA45SQ_C_2x1    VIA45SQ_2x1   

   VIA45BAR1(r) -> VIA45SQ_1x2(r) VIA45SQ_C_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_2x1(r) VIA45SQ_C_2x1(r) VIA45SQ_C_2x1    VIA45SQ_2x1   

   VIA45BAR2    -> VIA45SQ_1x2(r) VIA45SQ_C_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_2x1(r) VIA45SQ_C_2x1(r) VIA45SQ_C_2x1    VIA45SQ_2x1   

   VIA45BAR2(r) -> VIA45SQ_1x2(r) VIA45SQ_C_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_2x1(r) VIA45SQ_C_2x1(r) VIA45SQ_C_2x1    VIA45SQ_2x1   

     VIA45LG    -> VIA45SQ_1x2(r) VIA45SQ_C_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_2x1(r) VIA45SQ_C_2x1(r) VIA45SQ_C_2x1    VIA45SQ_2x1   

     VIA45LG(r) -> VIA45SQ_1x2(r) VIA45SQ_C_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_2x1(r) VIA45SQ_C_2x1(r) VIA45SQ_C_2x1    VIA45SQ_2x1   

   VIA56SQ_C    -> VIA56SQ_2x1    VIA56SQ_C_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA56SQ_C(r) -> VIA56SQ_2x1    VIA56SQ_C_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

  VIA56BAR1_C    -> VIA56SQ_2x1    VIA56SQ_C_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

  VIA56BAR1_C(r) -> VIA56SQ_2x1    VIA56SQ_C_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

  VIA56BAR2_C    -> VIA56SQ_2x1    VIA56SQ_C_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

  VIA56BAR2_C(r) -> VIA56SQ_2x1    VIA56SQ_C_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA56LG_C    -> VIA56SQ_2x1    VIA56SQ_C_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA56LG_C(r) -> VIA56SQ_2x1    VIA56SQ_C_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

     VIA56SQ    -> VIA56SQ_2x1    VIA56SQ_C_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

     VIA56SQ(r) -> VIA56SQ_2x1    VIA56SQ_C_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA56BAR1    -> VIA56SQ_2x1    VIA56SQ_C_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA56BAR1(r) -> VIA56SQ_2x1    VIA56SQ_C_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA56BAR2    -> VIA56SQ_2x1    VIA56SQ_C_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA56BAR2(r) -> VIA56SQ_2x1    VIA56SQ_C_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

     VIA56LG    -> VIA56SQ_2x1    VIA56SQ_C_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

     VIA56LG(r) -> VIA56SQ_2x1    VIA56SQ_C_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA67SQ_C    -> VIA67SQ_1x2(r) VIA67SQ_C_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_2x1(r) VIA67SQ_C_2x1(r) VIA67SQ_C_2x1    VIA67SQ_2x1   

   VIA67SQ_C(r) -> VIA67SQ_1x2(r) VIA67SQ_C_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_2x1(r) VIA67SQ_C_2x1(r) VIA67SQ_C_2x1    VIA67SQ_2x1   

  VIA67BAR1_C    -> VIA67SQ_1x2(r) VIA67SQ_C_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_2x1(r) VIA67SQ_C_2x1(r) VIA67SQ_C_2x1    VIA67SQ_2x1   

  VIA67BAR1_C(r) -> VIA67SQ_1x2(r) VIA67SQ_C_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_2x1(r) VIA67SQ_C_2x1(r) VIA67SQ_C_2x1    VIA67SQ_2x1   

  VIA67BAR2_C    -> VIA67SQ_1x2(r) VIA67SQ_C_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_2x1(r) VIA67SQ_C_2x1(r) VIA67SQ_C_2x1    VIA67SQ_2x1   

  VIA67BAR2_C(r) -> VIA67SQ_1x2(r) VIA67SQ_C_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_2x1(r) VIA67SQ_C_2x1(r) VIA67SQ_C_2x1    VIA67SQ_2x1   

   VIA67LG_C    -> VIA67SQ_1x2(r) VIA67SQ_C_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_2x1(r) VIA67SQ_C_2x1(r) VIA67SQ_C_2x1    VIA67SQ_2x1   

   VIA67LG_C(r) -> VIA67SQ_1x2(r) VIA67SQ_C_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_2x1(r) VIA67SQ_C_2x1(r) VIA67SQ_C_2x1    VIA67SQ_2x1   

     VIA67SQ    -> VIA67SQ_1x2(r) VIA67SQ_C_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_2x1(r) VIA67SQ_C_2x1(r) VIA67SQ_C_2x1    VIA67SQ_2x1   

     VIA67SQ(r) -> VIA67SQ_1x2(r) VIA67SQ_C_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_2x1(r) VIA67SQ_C_2x1(r) VIA67SQ_C_2x1    VIA67SQ_2x1   

   VIA67BAR1    -> VIA67SQ_1x2(r) VIA67SQ_C_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_2x1(r) VIA67SQ_C_2x1(r) VIA67SQ_C_2x1    VIA67SQ_2x1   

   VIA67BAR1(r) -> VIA67SQ_1x2(r) VIA67SQ_C_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_2x1(r) VIA67SQ_C_2x1(r) VIA67SQ_C_2x1    VIA67SQ_2x1   

   VIA67BAR2    -> VIA67SQ_1x2(r) VIA67SQ_C_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_2x1(r) VIA67SQ_C_2x1(r) VIA67SQ_C_2x1    VIA67SQ_2x1   

   VIA67BAR2(r) -> VIA67SQ_1x2(r) VIA67SQ_C_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_2x1(r) VIA67SQ_C_2x1(r) VIA67SQ_C_2x1    VIA67SQ_2x1   

     VIA67LG    -> VIA67SQ_1x2(r) VIA67SQ_C_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_2x1(r) VIA67SQ_C_2x1(r) VIA67SQ_C_2x1    VIA67SQ_2x1   

     VIA67LG(r) -> VIA67SQ_1x2(r) VIA67SQ_C_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_2x1(r) VIA67SQ_C_2x1(r) VIA67SQ_C_2x1    VIA67SQ_2x1   

   VIA78SQ_C    -> VIA78SQ_1x2(r) VIA78SQ_C_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_2x1(r) VIA78SQ_C_2x1(r) VIA78SQ_C_2x1    VIA78SQ_2x1   

   VIA78SQ_C(r) -> VIA78SQ_1x2(r) VIA78SQ_C_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_2x1(r) VIA78SQ_C_2x1(r) VIA78SQ_C_2x1    VIA78SQ_2x1   

  VIA78BAR1_C    -> VIA78SQ_1x2(r) VIA78SQ_C_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_2x1(r) VIA78SQ_C_2x1(r) VIA78SQ_C_2x1    VIA78SQ_2x1   

  VIA78BAR1_C(r) -> VIA78SQ_1x2(r) VIA78SQ_C_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_2x1(r) VIA78SQ_C_2x1(r) VIA78SQ_C_2x1    VIA78SQ_2x1   

  VIA78BAR2_C    -> VIA78SQ_1x2(r) VIA78SQ_C_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_2x1(r) VIA78SQ_C_2x1(r) VIA78SQ_C_2x1    VIA78SQ_2x1   

  VIA78BAR2_C(r) -> VIA78SQ_1x2(r) VIA78SQ_C_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_2x1(r) VIA78SQ_C_2x1(r) VIA78SQ_C_2x1    VIA78SQ_2x1   

   VIA78LG_C    -> VIA78SQ_1x2(r) VIA78SQ_C_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_2x1(r) VIA78SQ_C_2x1(r) VIA78SQ_C_2x1    VIA78SQ_2x1   

   VIA78LG_C(r) -> VIA78SQ_1x2(r) VIA78SQ_C_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_2x1(r) VIA78SQ_C_2x1(r) VIA78SQ_C_2x1    VIA78SQ_2x1   

     VIA78SQ    -> VIA78SQ_1x2(r) VIA78SQ_C_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_2x1(r) VIA78SQ_C_2x1(r) VIA78SQ_C_2x1    VIA78SQ_2x1   

     VIA78SQ(r) -> VIA78SQ_1x2(r) VIA78SQ_C_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_2x1(r) VIA78SQ_C_2x1(r) VIA78SQ_C_2x1    VIA78SQ_2x1   

   VIA78BAR1    -> VIA78SQ_1x2(r) VIA78SQ_C_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_2x1(r) VIA78SQ_C_2x1(r) VIA78SQ_C_2x1    VIA78SQ_2x1   

   VIA78BAR1(r) -> VIA78SQ_1x2(r) VIA78SQ_C_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_2x1(r) VIA78SQ_C_2x1(r) VIA78SQ_C_2x1    VIA78SQ_2x1   

   VIA78BAR2    -> VIA78SQ_1x2(r) VIA78SQ_C_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_2x1(r) VIA78SQ_C_2x1(r) VIA78SQ_C_2x1    VIA78SQ_2x1   

   VIA78BAR2(r) -> VIA78SQ_1x2(r) VIA78SQ_C_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_2x1(r) VIA78SQ_C_2x1(r) VIA78SQ_C_2x1    VIA78SQ_2x1   

     VIA78LG    -> VIA78SQ_1x2(r) VIA78SQ_C_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_2x1(r) VIA78SQ_C_2x1(r) VIA78SQ_C_2x1    VIA78SQ_2x1   

     VIA78LG(r) -> VIA78SQ_1x2(r) VIA78SQ_C_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_2x1(r) VIA78SQ_C_2x1(r) VIA78SQ_C_2x1    VIA78SQ_2x1   

     VIA89_C    ->  VIA89_1x2(r) VIA89_C_1x2(r)  VIA89_1x2    VIA89_C_1x2   
                    VIA89_2x1(r) VIA89_C_2x1(r) VIA89_C_2x1     VIA89_2x1   

     VIA89_C(r) ->  VIA89_1x2(r) VIA89_C_1x2(r)  VIA89_1x2    VIA89_C_1x2   
                    VIA89_2x1(r) VIA89_C_2x1(r) VIA89_C_2x1     VIA89_2x1   

       VIA89    ->  VIA89_1x2(r) VIA89_C_1x2(r)  VIA89_1x2    VIA89_C_1x2   
                    VIA89_2x1(r) VIA89_C_2x1(r) VIA89_C_2x1     VIA89_2x1   

       VIA89(r) ->  VIA89_1x2(r) VIA89_C_1x2(r)  VIA89_1x2    VIA89_C_1x2   
                    VIA89_2x1(r) VIA89_C_2x1(r) VIA89_C_2x1     VIA89_2x1   

     VIA9RDL    -> VIA9RDL_2x1    VIA9RDL_1x2   



	There were 2111 out of 33422 pins with no spots.

[Technology Processing] Elapsed real time: 0:00:00 
[Technology Processing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Technology Processing] Stage (MB): Used    2  Alloctr    2  Proc    0 
[Technology Processing] Total (MB): Used   36  Alloctr   37  Proc  817 

Begin Redundant via insertion ...

Routed	1/25 Partitions, Violations =	0
Routed	2/25 Partitions, Violations =	10
Routed	3/25 Partitions, Violations =	5
Routed	4/25 Partitions, Violations =	4
Routed	5/25 Partitions, Violations =	4
Routed	6/25 Partitions, Violations =	5
Routed	7/25 Partitions, Violations =	5
Routed	8/25 Partitions, Violations =	5
Routed	9/25 Partitions, Violations =	2
Routed	10/25 Partitions, Violations =	2
Routed	11/25 Partitions, Violations =	2
Routed	12/25 Partitions, Violations =	3
Routed	13/25 Partitions, Violations =	9
Routed	14/25 Partitions, Violations =	4
Routed	15/25 Partitions, Violations =	4
Routed	16/25 Partitions, Violations =	5
Routed	17/25 Partitions, Violations =	5
Routed	18/25 Partitions, Violations =	9
Routed	19/25 Partitions, Violations =	6
Routed	20/25 Partitions, Violations =	6
Routed	21/25 Partitions, Violations =	6
Routed	22/25 Partitions, Violations =	6
Routed	23/25 Partitions, Violations =	6
Routed	24/25 Partitions, Violations =	6
Routed	25/25 Partitions, Violations =	6

RedundantVia finished with 6 violations


DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	6
	Same net spacing : 1
	Less than minimum area : 5


Total Wire Length =                    266961 micron
Total Number of Contacts =             115658
Total Number of Wires =                91563
Total Number of PtConns =              21246
Total Number of Routable Wires =       91563
Total Routable Wire Length =           264443 micron
	Layer                 M1 :      12962 micron
	Layer                 M2 :      52101 micron
	Layer                 M3 :      24360 micron
	Layer                 M4 :      36005 micron
	Layer                 M5 :      94658 micron
	Layer                 M6 :      35248 micron
	Layer                 M7 :       7458 micron
	Layer                 M8 :       4003 micron
	Layer                 M9 :        166 micron
	Layer               MRDL :          0 micron
	Via     VIA89_C(rot)_1x2 :         10
	Via       VIA89(rot)_1x2 :          3
	Via       VIA78BAR1(rot) :          1
	Via     VIA78SQ(rot)_2x1 :          3
	Via     VIA78SQ(rot)_1x2 :        146
	Via       VIA67BAR1(rot) :          1
	Via     VIA67SQ(rot)_2x1 :          6
	Via     VIA67SQ(rot)_1x2 :        381
	Via            VIA56SQ_C :         49
	Via        VIA56SQ_C_1x2 :        148
	Via        VIA56SQ_C_2x1 :        104
	Via     VIA56SQ(rot)_2x1 :          2
	Via     VIA56SQ(rot)_1x2 :         11
	Via          VIA56SQ_2x1 :       5498
	Via       VIA45SQ_C(rot) :        158
	Via         VIA45SQ(rot) :          1
	Via   VIA45SQ_C(rot)_2x1 :         97
	Via   VIA45SQ_C(rot)_1x2 :         87
	Via        VIA45SQ_C_2x1 :         21
	Via          VIA45SQ_1x2 :          7
	Via     VIA45SQ(rot)_2x1 :       4384
	Via     VIA45SQ(rot)_1x2 :      17469
	Via          VIA45SQ_2x1 :         47
	Via         VIA34SQ(rot) :         12
	Via       VIA34BAR1(rot) :          1
	Via        VIA34SQ_C_1x2 :          5
	Via   VIA34SQ_C(rot)_2x1 :          3
	Via   VIA34SQ_C(rot)_1x2 :          9
	Via        VIA34SQ_C_2x1 :          6
	Via          VIA34SQ_1x2 :         18
	Via     VIA34SQ(rot)_2x1 :        125
	Via     VIA34SQ(rot)_1x2 :      22617
	Via          VIA34SQ_2x1 :          5
	Via              VIA23SQ :          2
	Via         VIA23SQ(rot) :         19
	Via       VIA23BAR1(rot) :          1
	Via        VIA23SQ_C_1x2 :         66
	Via   VIA23SQ_C(rot)_2x1 :         18
	Via   VIA23SQ_C(rot)_1x2 :         35
	Via        VIA23SQ_C_2x1 :         18
	Via          VIA23SQ_1x2 :         69
	Via     VIA23SQ(rot)_2x1 :        230
	Via     VIA23SQ(rot)_1x2 :      26936
	Via          VIA23SQ_2x1 :          5
	Via            VIA12SQ_C :       2303
	Via       VIA12SQ_C(rot) :        458
	Via          VIA12BAR1_C :          1
	Via              VIA12SQ :          9
	Via         VIA12SQ(rot) :         68
	Via       VIA12BAR1(rot) :          2
	Via        VIA12SQ_C_1x2 :      10927
	Via   VIA12SQ_C(rot)_2x1 :        120
	Via   VIA12SQ_C(rot)_1x2 :         70
	Via        VIA12SQ_C_2x1 :       4232
	Via          VIA12SQ_1x2 :        165
	Via     VIA12SQ(rot)_2x1 :       6762
	Via     VIA12SQ(rot)_1x2 :       2130
	Via          VIA12SQ_2x1 :       9577

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 97.33% (112572 / 115658 vias)
 
    Layer VIA1       = 92.28% (33983  / 36824   vias)
        Weight 1     = 92.28% (33983   vias)
        Un-optimized =  7.72% (2841    vias)
    Layer VIA2       = 99.92% (27377  / 27399   vias)
        Weight 1     = 99.92% (27377   vias)
        Un-optimized =  0.08% (22      vias)
    Layer VIA3       = 99.94% (22788  / 22801   vias)
        Weight 1     = 99.94% (22788   vias)
        Un-optimized =  0.06% (13      vias)
    Layer VIA4       = 99.29% (22112  / 22271   vias)
        Weight 1     = 99.29% (22112   vias)
        Un-optimized =  0.71% (159     vias)
    Layer VIA5       = 99.16% (5763   / 5812    vias)
        Weight 1     = 99.16% (5763    vias)
        Un-optimized =  0.84% (49      vias)
    Layer VIA6       = 99.74% (387    / 388     vias)
        Weight 1     = 99.74% (387     vias)
        Un-optimized =  0.26% (1       vias)
    Layer VIA7       = 99.33% (149    / 150     vias)
        Weight 1     = 99.33% (149     vias)
        Un-optimized =  0.67% (1       vias)
    Layer VIA8       = 100.00% (13     / 13      vias)
        Weight 1     = 100.00% (13      vias)
        Un-optimized =  0.00% (0       vias)
 
  Total double via conversion rate    = 97.33% (112572 / 115658 vias)
 
    Layer VIA1       = 92.28% (33983  / 36824   vias)
    Layer VIA2       = 99.92% (27377  / 27399   vias)
    Layer VIA3       = 99.94% (22788  / 22801   vias)
    Layer VIA4       = 99.29% (22112  / 22271   vias)
    Layer VIA5       = 99.16% (5763   / 5812    vias)
    Layer VIA6       = 99.74% (387    / 388     vias)
    Layer VIA7       = 99.33% (149    / 150     vias)
    Layer VIA8       = 100.00% (13     / 13      vias)
 

[RedundantVia] Elapsed real time: 0:00:33 
[RedundantVia] Elapsed cpu  time: sys=0:00:00 usr=0:00:33 total=0:00:33
[RedundantVia] Stage (MB): Used    7  Alloctr    7  Proc    3 
[RedundantVia] Total (MB): Used   40  Alloctr   42  Proc  821 

Begin DRC fixing ...

[Dr init] Elapsed real time: 0:03:02 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:03:01 total=0:03:02
[Dr init] Stage (MB): Used   10  Alloctr    8  Proc   30 
[Dr init] Total (MB): Used   40  Alloctr   42  Proc  821 
Total number of nets = 9475, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 1: non-uniform partition
Routed	1/3 Partitions, Violations =	2
Routed	2/3 Partitions, Violations =	1
Routed	3/3 Partitions, Violations =	0

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0

[Iter 1] Elapsed real time: 0:03:02 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:03:01 total=0:03:02
[Iter 1] Stage (MB): Used   10  Alloctr    9  Proc   30 
[Iter 1] Total (MB): Used   41  Alloctr   42  Proc  821 

End DR iteration 1 with 3 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:03:02 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:03:01 total=0:03:02
[DR] Stage (MB): Used    8  Alloctr    7  Proc   30 
[DR] Total (MB): Used   39  Alloctr   40  Proc  821 
[DR: Done] Elapsed real time: 0:03:02 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:03:01 total=0:03:02
[DR: Done] Stage (MB): Used    7  Alloctr    6  Proc   30 
[DR: Done] Total (MB): Used   38  Alloctr   40  Proc  821 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0



Total Wire Length =                    266962 micron
Total Number of Contacts =             115658
Total Number of Wires =                91562
Total Number of PtConns =              21251
Total Number of Routable Wires =       91562
Total Routable Wire Length =           264443 micron
	Layer                 M1 :      12962 micron
	Layer                 M2 :      52101 micron
	Layer                 M3 :      24360 micron
	Layer                 M4 :      36005 micron
	Layer                 M5 :      94658 micron
	Layer                 M6 :      35248 micron
	Layer                 M7 :       7458 micron
	Layer                 M8 :       4003 micron
	Layer                 M9 :        166 micron
	Layer               MRDL :          0 micron
	Via     VIA89_C(rot)_1x2 :         10
	Via       VIA89(rot)_1x2 :          3
	Via       VIA78BAR1(rot) :          1
	Via     VIA78SQ(rot)_2x1 :          3
	Via     VIA78SQ(rot)_1x2 :        146
	Via       VIA67BAR1(rot) :          1
	Via     VIA67SQ(rot)_2x1 :          6
	Via     VIA67SQ(rot)_1x2 :        381
	Via            VIA56SQ_C :         49
	Via        VIA56SQ_C_1x2 :        148
	Via        VIA56SQ_C_2x1 :        104
	Via     VIA56SQ(rot)_2x1 :          2
	Via     VIA56SQ(rot)_1x2 :         11
	Via          VIA56SQ_2x1 :       5498
	Via       VIA45SQ_C(rot) :        158
	Via         VIA45SQ(rot) :          1
	Via   VIA45SQ_C(rot)_2x1 :         97
	Via   VIA45SQ_C(rot)_1x2 :         87
	Via        VIA45SQ_C_2x1 :         21
	Via          VIA45SQ_1x2 :          7
	Via     VIA45SQ(rot)_2x1 :       4384
	Via     VIA45SQ(rot)_1x2 :      17469
	Via          VIA45SQ_2x1 :         47
	Via         VIA34SQ(rot) :         12
	Via       VIA34BAR1(rot) :          1
	Via        VIA34SQ_C_1x2 :          5
	Via   VIA34SQ_C(rot)_2x1 :          3
	Via   VIA34SQ_C(rot)_1x2 :          9
	Via        VIA34SQ_C_2x1 :          6
	Via          VIA34SQ_1x2 :         18
	Via     VIA34SQ(rot)_2x1 :        125
	Via     VIA34SQ(rot)_1x2 :      22617
	Via          VIA34SQ_2x1 :          5
	Via              VIA23SQ :          2
	Via         VIA23SQ(rot) :         19
	Via       VIA23BAR1(rot) :          1
	Via        VIA23SQ_C_1x2 :         66
	Via   VIA23SQ_C(rot)_2x1 :         18
	Via   VIA23SQ_C(rot)_1x2 :         35
	Via        VIA23SQ_C_2x1 :         18
	Via          VIA23SQ_1x2 :         69
	Via     VIA23SQ(rot)_2x1 :        230
	Via     VIA23SQ(rot)_1x2 :      26936
	Via          VIA23SQ_2x1 :          5
	Via            VIA12SQ_C :       2304
	Via       VIA12SQ_C(rot) :        458
	Via          VIA12BAR1_C :          1
	Via              VIA12SQ :          9
	Via         VIA12SQ(rot) :         68
	Via       VIA12BAR1(rot) :          2
	Via        VIA12SQ_C_1x2 :      10927
	Via   VIA12SQ_C(rot)_2x1 :        120
	Via   VIA12SQ_C(rot)_1x2 :         70
	Via        VIA12SQ_C_2x1 :       4232
	Via          VIA12SQ_1x2 :        165
	Via     VIA12SQ(rot)_2x1 :       6762
	Via     VIA12SQ(rot)_1x2 :       2130
	Via          VIA12SQ_2x1 :       9576

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 97.33% (112571 / 115658 vias)
 
    Layer VIA1       = 92.28% (33982  / 36824   vias)
        Weight 1     = 92.28% (33982   vias)
        Un-optimized =  7.72% (2842    vias)
    Layer VIA2       = 99.92% (27377  / 27399   vias)
        Weight 1     = 99.92% (27377   vias)
        Un-optimized =  0.08% (22      vias)
    Layer VIA3       = 99.94% (22788  / 22801   vias)
        Weight 1     = 99.94% (22788   vias)
        Un-optimized =  0.06% (13      vias)
    Layer VIA4       = 99.29% (22112  / 22271   vias)
        Weight 1     = 99.29% (22112   vias)
        Un-optimized =  0.71% (159     vias)
    Layer VIA5       = 99.16% (5763   / 5812    vias)
        Weight 1     = 99.16% (5763    vias)
        Un-optimized =  0.84% (49      vias)
    Layer VIA6       = 99.74% (387    / 388     vias)
        Weight 1     = 99.74% (387     vias)
        Un-optimized =  0.26% (1       vias)
    Layer VIA7       = 99.33% (149    / 150     vias)
        Weight 1     = 99.33% (149     vias)
        Un-optimized =  0.67% (1       vias)
    Layer VIA8       = 100.00% (13     / 13      vias)
        Weight 1     = 100.00% (13      vias)
        Un-optimized =  0.00% (0       vias)
 
  Total double via conversion rate    = 97.33% (112571 / 115658 vias)
 
    Layer VIA1       = 92.28% (33982  / 36824   vias)
    Layer VIA2       = 99.92% (27377  / 27399   vias)
    Layer VIA3       = 99.94% (22788  / 22801   vias)
    Layer VIA4       = 99.29% (22112  / 22271   vias)
    Layer VIA5       = 99.16% (5763   / 5812    vias)
    Layer VIA6       = 99.74% (387    / 388     vias)
    Layer VIA7       = 99.33% (149    / 150     vias)
    Layer VIA8       = 100.00% (13     / 13      vias)
 

Total number of nets = 9475
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
Information: RC extraction has been freed. (PSYN-503)
ROPT:    Initial Route Done             Sun Dec 13 20:40:42 2020
1
if { [check_error -verbose] != 0} { echo "RM-Error, flagging ..." }
if {$ICC_DBL_VIA && !$ICC_DBL_VIA_DURING_INITIAL_ROUTING} {
  	save_mw_cel -as route_opt_icc_pre_rv_insertion 
  	insert_zrt_redundant_vias 
  	set_route_zrt_common_options -post_detail_route_redundant_via_insertion medium
}
## For high effort ICC_DBL_VIA_FLOW_EFFORT, concurrent_redundant_via_mode is on before "route_opt -initial_route_only" and then turned off after routing
if {$ICC_DBL_VIA && $ICC_DBL_VIA_FLOW_EFFORT == "HIGH"} {
  set_route_zrt_common_options -concurrent_redundant_via_mode off
}
if {[file exists [which $CUSTOM_ROUTE_POST_SCRIPT]]} {
echo "RM-Info: Sourcing [which $CUSTOM_ROUTE_POST_SCRIPT]"
source $CUSTOM_ROUTE_POST_SCRIPT
}
if {$ICC_CTS_UPDATE_LATENCY} {
   update_clock_latency
} 
########################################
#           CONNECT P/G                #
########################################
## Connect Power & Ground for non-MV and MV-mode
if {[file exists [which $CUSTOM_CONNECT_PG_NETS_SCRIPT]]} {
   echo "RM-Info: Sourcing [which $CUSTOM_CONNECT_PG_NETS_SCRIPT]"
   source -echo $CUSTOM_CONNECT_PG_NETS_SCRIPT
 } else {
    derive_pg_connection -power_net $MW_POWER_NET -power_pin $MW_POWER_PORT -ground_net $MW_GROUND_NET -ground_pin $MW_GROUND_PORT 
    if {!$ICC_TIE_CELL_FLOW} {derive_pg_connection -power_net $MW_POWER_NET -ground_net $MW_GROUND_NET -tie}
   }
Information: connected 0 power ports and 0 ground ports
reconnected total 0 tie highs and 0 tie lows
1
if { [check_error -verbose] != 0} { echo "RM-Error, flagging ..." }
if {$ICC_REPORTING_EFFORT != "OFF" } {
    redirect -tee -file $REPORTS_DIR_ROUTE/$ICC_ROUTE_CEL.clock_tree {report_clock_tree -nosplit -summary}     ;# global skew report
    redirect -file $REPORTS_DIR_ROUTE/$ICC_ROUTE_CEL.clock_timing {report_clock_timing -nosplit -type skew} ;# local skew report
}

  Loading design 'picorv32'


Warning: Port 'pcpi_wr' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[31]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[30]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[29]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[28]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[27]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[26]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[25]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[24]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[23]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[22]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[21]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[20]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[19]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[18]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[17]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[16]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[15]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[14]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[13]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[12]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[11]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[10]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[9]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[8]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[7]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[6]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[5]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[4]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[3]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[2]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[1]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_rd[0]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_wait' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcpi_ready' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)


Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)
Warning: Inconsistent library data found for layer PO. (RCEX-018)
Information: Layer M9 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer MRDL is ignored for resistance and capacitance computation. (RCEX-019)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is 125/125/125. (RCEX-043)
Information: Coupling capacitances are explicitly created. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Updating graph... (UID-83)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          false
Timing window analysis for SI:     false
Reselection in timing window:      false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.37V) above low
                                   0.35 (0.37V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : clock tree
Design : picorv32
Version: H-2013.03-ICC-SP2
Date   : Sun Dec 13 20:40:58 2020
****************************************

Information: Float pin scale factor for the 'max' operating condition of scenario 'default' is set to 1.000 (CTS-375)

======================= Clock Tree Summary ========================
Clock                Sinks     CTBuffers ClkCells  Skew      LongestPath TotalDRC   BufferArea
-----------------------------------------------------------------------------------------------
clk                  1830      18        18        0.0111    0.0736      1            164.6853
1
if {$ICC_REPORTING_EFFORT == "MED" } {
 redirect -tee -file $REPORTS_DIR_ROUTE/$ICC_ROUTE_CEL.qor {report_qor}
 redirect -tee -file $REPORTS_DIR_ROUTE/$ICC_ROUTE_CEL.qor -append {report_qor -summary}
 redirect -file $REPORTS_DIR_ROUTE/$ICC_ROUTE_CEL.con {report_constraints}
}
 
****************************************
Report : qor
Design : picorv32
Version: H-2013.03-ICC-SP2
Date   : Sun Dec 13 20:41:03 2020
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              19.00
  Critical Path Length:          1.92
  Critical Path Slack:           0.01
  Critical Path Clk Period:      2.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:               9006
  Buf/Inv Cell Count:             866
  CT Buf/Inv Cell Count:           18
  Combinational Cell Count:      7108
  Sequential Cell Count:         1898
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    19022.932712
  Noncombinational Area: 12550.647674
  Buf/Inv Area:           2193.516893
  Macro/Black Box Area:      0.000000
  Net Area:              10988.726227
  Net XLength        :      119528.54
  Net YLength        :      153600.44
  -----------------------------------
  Cell Area:             31573.580386
  Design Area:           42562.306613
  Net Length        :       273128.97


  Design Rules
  -----------------------------------
  Total Number of Nets:          9512
  Nets With Violations:            73
  Max Trans Violations:             8
  Max Cap Violations:              73
  -----------------------------------


  Hostname: mgt

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    4.71
  Logic Optimization:                 20.92
  Mapping Optimization:               40.46
  -----------------------------------------
  Overall Compile Time:              124.75
  Overall Compile Wall Clock Time:   130.27

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0  (with Crosstalk delta delays)


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0  (with Crosstalk delta delays)

  --------------------------------------------------------------------


1

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0  (with Crosstalk delta delays)

  Nets with DRC Violations: 73
  Total moveable cell area: 31407.7
  Total fixed cell area: 164.7
  Total physical cell area: 31572.3
  Core area: (30000 30000 242800 242344)



  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0  (with Crosstalk delta delays)
1
if {$ICC_REPORTING_EFFORT != "OFF" } {
 redirect -file $REPORTS_DIR_ROUTE/$ICC_ROUTE_CEL.max.tim {report_timing -nosplit -capacitance -transition_time -input_pins -nets -delay max} 
 redirect -file $REPORTS_DIR_ROUTE/$ICC_ROUTE_CEL.min.tim {report_timing -nosplit -capacitance -transition_time -input_pins -nets -delay min} 
}
## Uncomment if you want detailed routing violation report with or without antenna info
# if {$ICC_FIX_ANTENNA} {
#    verify_zrt_route -antenna true ;
# } else {
#    verify_zrt_route -antenna false ;
#   }
save_mw_cel -as $ICC_ROUTE_CEL
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named route_icc. (UIG-5)
1
if {$ICC_REPORTING_EFFORT != "OFF" } {
 create_qor_snapshot -clock_tree -name $ICC_ROUTE_CEL
 redirect -file $REPORTS_DIR_ROUTE/$ICC_ROUTE_CEL.qor_snapshot.rpt {report_qor_snapshot -no_display}
}
Information: Timer is not in zero interconnect delay mode. (TIM-176)
***********************************************
Report          : create_qor_snapshot (route_icc)
Design          : picorv32
Version         : H-2013.03-ICC-SP2
Date            : Sun Dec 13 20:41:05 2020
Time unit       : 1.0e-09 Second(ns)
Capacitance unit: N/A
Voltage unit    : 1 Volt
Power unit      : N/A
Location        : /bks2/PB17061127/DA_VLSI_PD/snapshot
***********************************************
No. of scenario = 1
--------------------------------------------------
WNS of each timing group:                
--------------------------------------------------
--------------------------------------------------
Setup WNS:                                   0.008 
Setup TNS:                                     0.0
Number of setup violations:                      0  
Hold WNS:                                    0.000  
Hold TNS:                                    0.000  
Number of hold violations:                       0  
Number of max trans violations:                  8  
Number of max cap violations:                   73  
Number of min pulse width violations:            0  
Route drc violations:                            0
--------------------------------------------------
Area:                                        31574
Cell count:                                   9006
Buf/inv cell count:                            866
Std cell utilization:                       69.87%
CPU/ELAPSE(hr):                          0.07/0.07
Mem(Mb):                                       425
Host name:                                     mgt
--------------------------------------------------
Histogram:           
--------------------------------------------------
Max violations:         0 
   above ~ -0.7  ---    0 
    -0.6 ~ -0.7  ---    0 
    -0.5 ~ -0.6  ---    0 
    -0.4 ~ -0.5  ---    0 
    -0.3 ~ -0.4  ---    0 
    -0.2 ~ -0.3  ---    0 
    -0.1 ~ -0.2  ---    0 
       0 ~ -0.1  ---    0 
--------------------------------------------------
Min violations:         0 
  -0.06 ~ above  ---    0 
  -0.05 ~ -0.06  ---    0 
  -0.04 ~ -0.05  ---    0 
  -0.03 ~ -0.04  ---    0 
  -0.02 ~ -0.03  ---    0 
  -0.01 ~ -0.02  ---    0 
      0 ~ -0.01  ---    0 
--------------------------------------------------
Global Skew Report:                  CT Buf    Period 
--------------------------------------------------
clk                  0.011/0.074      18      2.0000 
--------------------------------------------------
Worst Skew                 0.011 
Worst Delay                0.074 
Max Transitions                0 
Max Caps                       1 
Max Fanouts                    0 
--------------------------------------------------
Snapshot (route_icc) is created and stored under "/bks2/PB17061127/DA_VLSI_PD/snapshot" directory
if {$ICC_CREATE_GR_PNG} {
  if !{[info exists env(DISPLAY)]} {
  	echo "RM-Info: DISPLAY is not set. GUI snapshot will be skipped."
  } else {
  # start GUI
  gui_start
  
  # turn off DR
  gui_set_setting -window [gui_get_current_window -types Layout -mru] -setting showRoute -value false
  gui_execute_events

  # show congestion overlay
  gui_set_setting -window [gui_get_current_window -types Layout -mru] -setting mmName -value AREAPARTITION 
  gui_zoom -window [gui_get_current_window -view] -full
  gui_execute_events
  
  # save snapshots
  gui_write_window_image -window [gui_get_current_window -view -mru] -file ${REPORTS_DIR_ROUTE}/${ICC_ROUTE_CEL}.GR.png
  
  # stop GUI
  gui_stop
  }
}
exit

Thank you...
Exit IC Compiler!
