{"Source Block": ["verilog-ethernet/rtl/axis_gmii_tx.v@113:123@HdlStmAssign", "\nassign gmii_txd = gmii_txd_reg;\nassign gmii_tx_en = gmii_tx_en_reg;\nassign gmii_tx_er = gmii_tx_er_reg;\n\nassign start_packet = start_packet_reg;\n\nlfsr #(\n    .LFSR_WIDTH(32),\n    .LFSR_POLY(32'h4c11db7),\n    .LFSR_CONFIG(\"GALOIS\"),\n"], "Clone Blocks": [["verilog-ethernet/rtl/axis_gmii_tx.v@111:121", "\nassign s_axis_tready = s_axis_tready_reg;\n\nassign gmii_txd = gmii_txd_reg;\nassign gmii_tx_en = gmii_tx_en_reg;\nassign gmii_tx_er = gmii_tx_er_reg;\n\nassign start_packet = start_packet_reg;\n\nlfsr #(\n    .LFSR_WIDTH(32),\n"]], "Diff Content": {"Delete": [], "Add": [[118, "assign error_underflow = error_underflow_reg;\n"]]}}