// Seed: 2991323321
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
endmodule
module module_1 #(
    parameter id_10 = 32'd36,
    parameter id_11 = 32'd60,
    parameter id_12 = 32'd18
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_9;
  and (id_2, id_1, id_8, id_9, id_7, id_3, id_4);
  module_0(
      id_1, id_2, id_2
  ); defparam id_10 = 1, id_11 = 1, id_12 = 1'b0;
endmodule
