Parsing Gate-Level Verilog Netlists (.v)
===

The current version of parser supports:

* Module Definitions
* Data Type Declarations
* Module Instances
* Primitive Instances
* Generate Blocks
* Continuous Assignments
* Expressions
* Tasks Definitions
* Functions Definitions
* Procedural Blocks
* Specify Blocks
* Udp Declarations
* Common System Tasks and Functions

Tools
===

[GNU Bison](https://www.gnu.org/software/bison/)

[Flex](https://www.gnu.org/software/flex/flex.html)


References
===

[Verilog-2001 Quick Reference Guide - Sutherland HDL, Inc.](
   http://sutherland-hdl.com/pdfs/verilog_2001_ref_guide.pdf)

[The VerilogÂ® Hardware Description Language
Donald E. Thomas, Philip R. Moorby](
https://books.google.gr/books?id=59UxOgzH2tAC&redir_esc=y)

