
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.119419                       # Number of seconds simulated
sim_ticks                                119418701738                       # Number of ticks simulated
final_tick                               1177277523051                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  51365                       # Simulator instruction rate (inst/s)
host_op_rate                                    66128                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1419753                       # Simulator tick rate (ticks/s)
host_mem_usage                               16923336                       # Number of bytes of host memory used
host_seconds                                 84112.29                       # Real time elapsed on the host
sim_insts                                  4320462741                       # Number of instructions simulated
sim_ops                                    5562216477                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1986304                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1696256                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       855808                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       703488                       # Number of bytes read from this memory
system.physmem.bytes_read::total              5248768                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6912                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1747712                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1747712                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        15518                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        13252                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         6686                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         5496                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 41006                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           13654                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                13654                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        10719                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     16633107                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        15006                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     14204274                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        15006                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      7166449                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        17150                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data      5890937                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                43952647                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        10719                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        15006                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        15006                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        17150                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              57880                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          14635162                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               14635162                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          14635162                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        10719                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     16633107                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        15006                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     14204274                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        15006                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      7166449                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        17150                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data      5890937                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               58587808                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               143359787                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23177304                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19086892                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1932854                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9406871                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8670338                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2437862                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87785                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    104499323                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128062419                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23177304                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11108200                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27192091                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6265590                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5016148                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12106399                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1574139                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    141008256                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.106247                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.547990                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       113816165     80.72%     80.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2782279      1.97%     82.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2366134      1.68%     84.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2381134      1.69%     86.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2262712      1.60%     87.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1125918      0.80%     88.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          780473      0.55%     89.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1978737      1.40%     90.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13514704      9.58%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    141008256                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.161672                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.893294                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       103325719                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6434813                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26843616                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       109865                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4294234                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3731002                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6461                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     154460831                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51146                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4294234                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       103840660                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        3881887                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1390266                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26428006                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1173195                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     153010782                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         1738                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        401128                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       623939                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        22025                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    214087896                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    713194654                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    713194654                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45828671                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33748                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17726                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3806716                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     15185627                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7901265                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       309747                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1696626                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         149152620                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33748                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139216168                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       108532                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     25201935                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     57145635                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1704                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    141008256                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.987291                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.584196                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     83623602     59.30%     59.30% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23725538     16.83%     76.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11957348      8.48%     84.61% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7812635      5.54%     90.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6902136      4.89%     95.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2704142      1.92%     96.96% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3066984      2.18%     99.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      1120097      0.79%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        95774      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    141008256                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         977240     74.78%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        157080     12.02%     86.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       172545     13.20%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    114979695     82.59%     82.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2013157      1.45%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14362654     10.32%     94.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7844640      5.63%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139216168                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.971096                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1306865                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009387                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    420855989                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    174388971                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135103366                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140523033                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       201883                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2973498                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1313                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          681                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       159595                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          594                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4294234                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        3202938                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       249081                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    149186368                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1163114                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     15185627                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7901265                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17726                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        198825                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        13146                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          681                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1150887                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1085313                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2236200                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136842830                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14112724                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2373338                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21955819                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19296168                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7843095                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.954541                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135109668                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135103366                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81534337                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221179719                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.942408                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.368634                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421916                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     26772134                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1957909                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    136714022                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.895460                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.711522                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     87612183     64.08%     64.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     22506630     16.46%     80.55% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10809784      7.91%     88.45% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4817963      3.52%     91.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3765965      2.75%     94.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1537783      1.12%     95.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1563129      1.14%     97.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1094400      0.80%     97.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3006185      2.20%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    136714022                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421916                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953796                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212126                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146122                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3006185                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           282901887                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          302682599                       # The number of ROB writes
system.switch_cpus0.timesIdled                  56293                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2351531                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421916                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.433598                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.433598                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.697546                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.697546                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       618384671                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      186425533                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145837985                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               143359787                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        21239441                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18617570                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1656719                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10595722                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        10265243                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1477671                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        52147                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    112092205                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             118069530                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           21239441                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11742914                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             24021171                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5410882                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       1859915                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12774950                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1043363                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    141717767                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.947395                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.316261                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       117696596     83.05%     83.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1207332      0.85%     83.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2212565      1.56%     85.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         1857412      1.31%     86.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3402247      2.40%     89.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         3684299      2.60%     91.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          801521      0.57%     92.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          627894      0.44%     92.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        10227901      7.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    141717767                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.148155                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.823589                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       111212288                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      2922896                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         23819277                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        23763                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3739542                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      2276652                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4940                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     133221937                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1314                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3739542                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       111658409                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1379914                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       744030                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         23385581                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       810290                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     132282206                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         84417                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       492399                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    175646878                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    600169916                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    600169916                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    141774634                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        33872223                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        18873                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         9443                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2554750                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     22053189                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      4270106                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        77453                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       948262                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         130745600                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        18871                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        122861453                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        98712                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     21632008                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     46403416                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    141717767                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.866945                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.477917                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     90575252     63.91%     63.91% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     20830442     14.70%     78.61% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10458824      7.38%     85.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      6856966      4.84%     90.83% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7153745      5.05%     95.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3696495      2.61%     98.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1656014      1.17%     99.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       411306      0.29%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        78723      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    141717767                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         306969     59.89%     59.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        128834     25.13%     85.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        76783     14.98%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     96965208     78.92%     78.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1028217      0.84%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         9430      0.01%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     20619854     16.78%     96.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      4238744      3.45%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     122861453                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.857015                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             512586                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.004172                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    388051971                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    152396789                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    120082618                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     123374039                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       229147                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3988509                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           84                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          310                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       128579                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3739542                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         904248                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        49315                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    130764471                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        46323                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     22053189                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      4270106                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         9443                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         32291                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          197                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          310                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       803768                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       981896                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      1785664                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    121540606                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     20302281                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1320847                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            24540870                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18724901                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           4238589                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.847801                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             120190627                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            120082618                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         69361701                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        164590388                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.837631                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.421420                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     95273648                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    108209900                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     22555455                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        18856                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1661232                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    137978225                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.784253                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.660388                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     97792873     70.88%     70.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     15592640     11.30%     82.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11271810      8.17%     90.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      2520019      1.83%     92.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2868710      2.08%     94.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1018200      0.74%     94.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      4253331      3.08%     98.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       857379      0.62%     98.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      1803263      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    137978225                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     95273648                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     108209900                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              22206207                       # Number of memory references committed
system.switch_cpus1.commit.loads             18064680                       # Number of loads committed
system.switch_cpus1.commit.membars               9428                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16947163                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         94455886                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1461277                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      1803263                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           266940317                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          265270325                       # The number of ROB writes
system.switch_cpus1.timesIdled                  38790                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1642020                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           95273648                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            108209900                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     95273648                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.504716                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.504716                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.664577                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.664577                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       562353900                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      157728291                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      139792699                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         18856                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               143359787                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        24011113                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     19471323                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2049152                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9848446                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9240607                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2584422                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        95323                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    104903109                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             131303309                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           24011113                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11825029                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             28894724                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6670297                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       2764644                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12254214                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1610793                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    141157447                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.138501                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.542644                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       112262723     79.53%     79.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2034639      1.44%     80.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3721382      2.64%     83.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3377083      2.39%     86.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2148141      1.52%     87.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1763645      1.25%     88.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1021660      0.72%     89.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1066910      0.76%     90.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        13761264      9.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    141157447                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.167488                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.915901                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       103840506                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4152898                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         28523472                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        47869                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4592696                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4153613                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         2278                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     158893207                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        17693                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4592696                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       104676764                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1078435                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1890431                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         27716005                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1203110                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     157117966                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            8                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        226394                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       520584                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    222252730                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    731629888                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    731629888                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    175989424                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        46263298                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        34656                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17328                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          4330228                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     14889314                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7393212                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        83506                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1653557                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         154145590                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        34656                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        143267110                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       161592                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     26989302                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     59210767                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples    141157447                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.014945                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.560468                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     81148461     57.49%     57.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     24696793     17.50%     74.98% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12986872      9.20%     84.18% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7504663      5.32%     89.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8308124      5.89%     95.39% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3081849      2.18%     97.57% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2739317      1.94%     99.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       526003      0.37%     99.88% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       165365      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    141157447                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         573906     68.87%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        118010     14.16%     83.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       141402     16.97%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    120643839     84.21%     84.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2027356      1.42%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17328      0.01%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13223513      9.23%     94.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7355074      5.13%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     143267110                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.999354                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             833318                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.005817                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    428686577                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    181169763                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    140120802                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     144100428                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       276007                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3416590                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          215                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       125338                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4592696                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         701938                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       106076                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    154180246                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        62916                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     14889314                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7393212                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17328                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         91842                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          215                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1145202                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1144422                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2289624                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    140901420                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12698603                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2365690                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20053289                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20052407                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7354686                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.982852                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             140249405                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            140120802                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         81761881                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        229619311                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.977407                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.356076                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    102495737                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    126202154                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     27978512                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        34656                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2072870                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    136564751                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.924120                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.694283                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     84650450     61.99%     61.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     24049803     17.61%     79.60% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     11948343      8.75%     88.35% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4063422      2.98%     91.32% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      5001728      3.66%     94.98% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1752492      1.28%     96.27% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1235137      0.90%     97.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1021803      0.75%     97.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2841573      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    136564751                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    102495737                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     126202154                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18740595                       # Number of memory references committed
system.switch_cpus2.commit.loads             11472721                       # Number of loads committed
system.switch_cpus2.commit.membars              17328                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18215910                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        113698428                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2602892                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2841573                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           287903844                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          312954222                       # The number of ROB writes
system.switch_cpus2.timesIdled                  43048                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2202340                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          102495737                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            126202154                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    102495737                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.398690                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.398690                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.714955                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.714955                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       634429178                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      196138899                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      148057772                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         34656                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles               143359787                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        24128315                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     19765612                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2044139                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      9882926                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         9537448                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2467953                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        94240                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    107081504                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             129510674                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           24128315                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     12005401                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             28052912                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        6108876                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       3655446                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         12526481                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1596982                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    142836972                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     1.109128                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.533868                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       114784060     80.36%     80.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         2264874      1.59%     81.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         3846788      2.69%     84.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2237421      1.57%     86.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         1750017      1.23%     87.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         1537801      1.08%     88.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          944207      0.66%     89.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2374996      1.66%     90.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        13096808      9.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    142836972                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.168306                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.903396                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       106403460                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      4852857                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         27461379                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        72439                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       4046831                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3956804                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          280                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     156063913                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1633                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       4046831                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       106941000                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         610349                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      3323220                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         26978736                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       936831                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     155006283                       # Number of instructions processed by rename
system.switch_cpus3.rename.IQFullEvents         94959                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       541238                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    218889955                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    721114591                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    721114591                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    175369267                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        43520673                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        34894                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        17473                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          2723324                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     14371707                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      7364875                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        71135                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1667537                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         149927684                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        34895                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        140805898                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        88610                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     22217364                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     49173861                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           51                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    142836972                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.985780                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.546975                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     85375181     59.77%     59.77% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     22063016     15.45%     75.22% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     11873950      8.31%     83.53% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8823650      6.18%     89.71% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      8595152      6.02%     95.73% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      3180752      2.23%     97.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      2419304      1.69%     99.65% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       323896      0.23%     99.87% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       182071      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    142836972                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         125688     28.09%     28.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        166882     37.30%     65.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       154823     34.61%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    118846318     84.40%     84.40% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1906086      1.35%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        17421      0.01%     85.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     12696853      9.02%     94.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7339220      5.21%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     140805898                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.982185                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             447393                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.003177                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    424984770                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    172180184                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    137804322                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     141253291                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       288159                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      2976467                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          241                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       118566                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       4046831                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         408677                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        54571                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    149962579                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       780374                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     14371707                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      7364875                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        17473                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         44228                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          241                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1176786                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1085026                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2261812                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    138613359                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     12380867                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2192538                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            19719881                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        19620523                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7339014                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.966891                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             137804380                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            137804322                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         81469485                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        225640325                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.961248                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.361059                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    101964338                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    125685340                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     24277475                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        34844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2061333                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    138790141                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.905578                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.714210                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     87959517     63.38%     63.38% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     24495834     17.65%     81.03% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9580232      6.90%     87.93% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      5042708      3.63%     91.56% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4288856      3.09%     94.65% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      2067527      1.49%     96.14% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       966046      0.70%     96.84% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      1503785      1.08%     97.92% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2885636      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    138790141                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    101964338                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     125685340                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18641546                       # Number of memory references committed
system.switch_cpus3.commit.loads             11395237                       # Number of loads committed
system.switch_cpus3.commit.membars              17422                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          18235533                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        113149209                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2599520                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2885636                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           285867320                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          303974175                       # The number of ROB writes
system.switch_cpus3.timesIdled                  23977                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 522815                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          101964338                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            125685340                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    101964338                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      1.405980                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                1.405980                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.711248                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.711248                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       623351287                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      192415392                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      145751965                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         34844                       # number of misc regfile writes
system.l2.replacements                          41007                       # number of replacements
system.l2.tagsinuse                             32768                       # Cycle average of tags in use
system.l2.total_refs                          1234098                       # Total number of references to valid blocks.
system.l2.sampled_refs                          73775                       # Sample count of references to valid blocks.
system.l2.avg_refs                          16.727862                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           428.382685                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      5.930550                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   6566.556684                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      9.379300                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   5388.846297                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      9.200150                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   2780.078317                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst      8.567009                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   2252.696161                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           5366.765366                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           4320.796233                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           3215.135431                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           2415.665815                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.013073                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000181                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.200395                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000286                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.164455                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000281                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.084841                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000261                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.068747                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.163781                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.131860                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.098118                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.073720                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        82011                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        33830                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        33219                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        28082                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  177142                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            44960                       # number of Writeback hits
system.l2.Writeback_hits::total                 44960                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        82011                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        33830                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        33219                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        28082                       # number of demand (read+write) hits
system.l2.demand_hits::total                   177142                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        82011                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        33830                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        33219                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        28082                       # number of overall hits
system.l2.overall_hits::total                  177142                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        15518                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        13252                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         6686                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         5496                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 41006                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        15518                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        13252                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         6686                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         5496                       # number of demand (read+write) misses
system.l2.demand_misses::total                  41006                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        15518                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        13252                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         6686                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         5496                       # number of overall misses
system.l2.overall_misses::total                 41006                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1775360                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   3176755238                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2359881                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   2639011514                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      2537423                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   1393066155                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      2792753                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data   1155544638                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      8373842962                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1775360                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   3176755238                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2359881                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   2639011514                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      2537423                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   1393066155                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      2792753                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data   1155544638                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       8373842962                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1775360                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   3176755238                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2359881                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   2639011514                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      2537423                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   1393066155                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      2792753                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data   1155544638                       # number of overall miss cycles
system.l2.overall_miss_latency::total      8373842962                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        97529                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        47082                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        39905                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        33578                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              218148                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        44960                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             44960                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        97529                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        47082                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        39905                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        33578                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               218148                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        97529                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        47082                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        39905                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        33578                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              218148                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.159112                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.281466                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.167548                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.163679                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.187973                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.159112                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.281466                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.167548                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.163679                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.187973                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.159112                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.281466                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.167548                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.163679                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.187973                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst       177536                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 204714.218198                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 168562.928571                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 199140.621340                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 181244.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 208355.691744                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 174547.062500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 210251.935590                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 204210.187826                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst       177536                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 204714.218198                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 168562.928571                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 199140.621340                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 181244.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 208355.691744                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 174547.062500                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 210251.935590                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 204210.187826                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst       177536                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 204714.218198                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 168562.928571                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 199140.621340                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 181244.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 208355.691744                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 174547.062500                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 210251.935590                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 204210.187826                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                13654                       # number of writebacks
system.l2.writebacks::total                     13654                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        15518                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        13252                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         6686                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         5496                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            41006                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        15518                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        13252                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         6686                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         5496                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             41006                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        15518                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        13252                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         6686                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         5496                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            41006                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1193035                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   2273290974                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1545932                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   1866843546                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1720328                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data   1003714702                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      1862161                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    835419147                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   5985589825                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1193035                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   2273290974                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1545932                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   1866843546                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1720328                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data   1003714702                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      1862161                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    835419147                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   5985589825                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1193035                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   2273290974                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1545932                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   1866843546                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1720328                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data   1003714702                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      1862161                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    835419147                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   5985589825                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.159112                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.281466                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.167548                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.163679                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.187973                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.159112                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.281466                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.167548                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.163679                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.187973                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.159112                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.281466                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.167548                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.163679                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.187973                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 119303.500000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 146493.811960                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 110423.714286                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 140872.588741                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 122880.571429                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 150121.851929                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 116385.062500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 152004.939410                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 145968.634468                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 119303.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 146493.811960                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 110423.714286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 140872.588741                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 122880.571429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 150121.851929                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 116385.062500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 152004.939410                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 145968.634468                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 119303.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 146493.811960                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 110423.714286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 140872.588741                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 122880.571429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 150121.851929                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 116385.062500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 152004.939410                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 145968.634468                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.849318                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012114050                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1840207.363636                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.849318                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015784                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881169                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12106389                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12106389                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12106389                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12106389                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12106389                       # number of overall hits
system.cpu0.icache.overall_hits::total       12106389                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.cpu0.icache.overall_misses::total           10                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1963360                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1963360                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1963360                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1963360                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1963360                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1963360                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12106399                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12106399                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12106399                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12106399                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12106399                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12106399                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst       196336                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total       196336                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst       196336                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total       196336                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst       196336                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total       196336                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1858560                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1858560                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1858560                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1858560                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1858560                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1858560                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst       185856                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total       185856                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst       185856                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total       185856                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst       185856                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total       185856                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 97529                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191228124                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 97785                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1955.597730                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.502350                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.497650                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916025                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083975                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10963546                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10963546                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709420                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709420                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17314                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17314                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18672966                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18672966                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18672966                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18672966                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       402704                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       402704                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          105                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          105                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       402809                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        402809                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       402809                       # number of overall misses
system.cpu0.dcache.overall_misses::total       402809                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  39521632043                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  39521632043                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      8512394                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      8512394                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  39530144437                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  39530144437                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  39530144437                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  39530144437                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11366250                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11366250                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17314                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17314                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19075775                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19075775                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19075775                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19075775                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.035430                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.035430                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000014                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000014                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021116                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021116                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021116                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021116                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 98140.649318                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 98140.649318                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 81070.419048                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 81070.419048                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 98136.199631                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 98136.199631                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 98136.199631                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 98136.199631                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        18115                       # number of writebacks
system.cpu0.dcache.writebacks::total            18115                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       305175                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       305175                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          105                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          105                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       305280                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       305280                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       305280                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       305280                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        97529                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        97529                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        97529                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        97529                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        97529                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        97529                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   8776276392                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   8776276392                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   8776276392                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   8776276392                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   8776276392                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   8776276392                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008581                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008581                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005113                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005113                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005113                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005113                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 89986.326036                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 89986.326036                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 89986.326036                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 89986.326036                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 89986.326036                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 89986.326036                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               540.994292                       # Cycle average of tags in use
system.cpu1.icache.total_refs               924240924                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1708393.574861                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.994292                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022427                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.866978                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12774934                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12774934                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12774934                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12774934                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12774934                       # number of overall hits
system.cpu1.icache.overall_hits::total       12774934                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2832252                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2832252                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2832252                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2832252                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2832252                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2832252                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12774950                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12774950                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12774950                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12774950                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12774950                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12774950                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 177015.750000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 177015.750000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 177015.750000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 177015.750000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 177015.750000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 177015.750000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2496681                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2496681                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2496681                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2496681                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2496681                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2496681                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 178334.357143                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 178334.357143                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 178334.357143                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 178334.357143                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 178334.357143                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 178334.357143                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 47082                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               227483799                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 47338                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4805.521970                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   211.540439                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    44.459561                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.826330                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.173670                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     18373070                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       18373070                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4122655                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4122655                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         9442                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         9442                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         9428                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         9428                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     22495725                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        22495725                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     22495725                       # number of overall hits
system.cpu1.dcache.overall_hits::total       22495725                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       175785                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       175785                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       175785                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        175785                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       175785                       # number of overall misses
system.cpu1.dcache.overall_misses::total       175785                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  21126328469                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  21126328469                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  21126328469                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  21126328469                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  21126328469                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  21126328469                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     18548855                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18548855                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4122655                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4122655                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         9442                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         9442                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         9428                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         9428                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     22671510                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     22671510                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     22671510                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     22671510                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009477                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009477                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007754                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007754                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007754                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007754                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 120182.771391                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 120182.771391                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 120182.771391                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 120182.771391                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 120182.771391                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 120182.771391                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9865                       # number of writebacks
system.cpu1.dcache.writebacks::total             9865                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       128703                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       128703                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       128703                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       128703                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       128703                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       128703                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        47082                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        47082                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        47082                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        47082                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        47082                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        47082                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   4967899474                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   4967899474                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   4967899474                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   4967899474                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   4967899474                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   4967899474                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002538                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002538                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002077                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002077                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002077                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002077                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 105515.897243                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 105515.897243                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 105515.897243                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 105515.897243                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 105515.897243                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 105515.897243                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.996686                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1015214071                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2192686.978402                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.996686                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022431                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12254197                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12254197                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12254197                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12254197                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12254197                       # number of overall hits
system.cpu2.icache.overall_hits::total       12254197                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3310013                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3310013                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3310013                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3310013                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3310013                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3310013                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12254214                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12254214                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12254214                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12254214                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12254214                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12254214                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 194706.647059                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 194706.647059                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 194706.647059                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 194706.647059                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 194706.647059                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 194706.647059                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2677823                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2677823                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2677823                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2677823                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2677823                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2677823                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 191273.071429                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 191273.071429                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 191273.071429                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 191273.071429                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 191273.071429                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 191273.071429                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 39905                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               168919851                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 40161                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4206.066856                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.872969                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.127031                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.905754                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.094246                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9551643                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9551643                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7233788                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7233788                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17328                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17328                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17328                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17328                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16785431                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16785431                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16785431                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16785431                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       120732                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       120732                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       120732                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        120732                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       120732                       # number of overall misses
system.cpu2.dcache.overall_misses::total       120732                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  13696238433                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  13696238433                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  13696238433                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  13696238433                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  13696238433                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  13696238433                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9672375                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9672375                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7233788                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7233788                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17328                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17328                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17328                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17328                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16906163                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16906163                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16906163                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16906163                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.012482                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.012482                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.007141                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.007141                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.007141                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.007141                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 113443.316047                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 113443.316047                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 113443.316047                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 113443.316047                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 113443.316047                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 113443.316047                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         8959                       # number of writebacks
system.cpu2.dcache.writebacks::total             8959                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        80827                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        80827                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        80827                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        80827                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        80827                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        80827                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        39905                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        39905                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        39905                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        39905                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        39905                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        39905                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   3621529244                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   3621529244                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   3621529244                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   3621529244                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   3621529244                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   3621529244                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004126                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004126                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002360                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002360                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002360                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002360                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 90753.771307                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 90753.771307                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 90753.771307                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 90753.771307                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 90753.771307                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 90753.771307                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               461.014467                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1018877029                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2205361.534632                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    15.014467                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          446                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.024062                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.714744                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.738805                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     12526464                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12526464                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     12526464                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12526464                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     12526464                       # number of overall hits
system.cpu3.icache.overall_hits::total       12526464                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           17                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           17                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           17                       # number of overall misses
system.cpu3.icache.overall_misses::total           17                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      3176383                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      3176383                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      3176383                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      3176383                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      3176383                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      3176383                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     12526481                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12526481                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     12526481                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12526481                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     12526481                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12526481                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 186846.058824                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 186846.058824                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 186846.058824                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 186846.058824                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 186846.058824                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 186846.058824                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            1                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            1                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            1                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           16                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           16                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           16                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2925919                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2925919                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2925919                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2925919                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2925919                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2925919                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 182869.937500                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 182869.937500                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 182869.937500                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 182869.937500                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 182869.937500                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 182869.937500                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 33578                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               163619832                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 33834                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               4835.958858                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   231.020204                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    24.979796                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.902423                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.097577                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      9232795                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        9232795                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7211466                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7211466                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17447                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17447                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        17422                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        17422                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     16444261                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        16444261                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     16444261                       # number of overall hits
system.cpu3.dcache.overall_hits::total       16444261                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        85736                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        85736                       # number of ReadReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        85736                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         85736                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        85736                       # number of overall misses
system.cpu3.dcache.overall_misses::total        85736                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   8379960358                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   8379960358                       # number of ReadReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   8379960358                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   8379960358                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   8379960358                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   8379960358                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      9318531                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9318531                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7211466                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7211466                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17447                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17447                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        17422                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        17422                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     16529997                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16529997                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     16529997                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16529997                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.009201                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.009201                       # miss rate for ReadReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.005187                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.005187                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.005187                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.005187                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 97741.443011                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 97741.443011                       # average ReadReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 97741.443011                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 97741.443011                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 97741.443011                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 97741.443011                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         8021                       # number of writebacks
system.cpu3.dcache.writebacks::total             8021                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        52158                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        52158                       # number of ReadReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        52158                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        52158                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        52158                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        52158                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        33578                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        33578                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        33578                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        33578                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        33578                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        33578                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   3041873023                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   3041873023                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   3041873023                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   3041873023                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   3041873023                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   3041873023                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003603                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003603                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002031                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002031                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002031                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002031                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 90591.250908                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 90591.250908                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 90591.250908                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 90591.250908                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 90591.250908                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 90591.250908                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
