5 b 1 * 0
8 /Users/trevorw/projects/covered/diags/verilog -t main -vcd concat4.1.vcd -o concat4.1.cdd -v concat4.1.v
3 0 $root "$root" NA 0 0 1
3 0 main "main" concat4.1.v 1 28 1
2 1 8 90009 5 1 c 0 0 d
2 2 8 90009 0 2a 20000 0 0 4 34 aa
2 3 8 90009 b 29 2100a 1 2 1 34 2
2 4 8 180018 5 1 c 0 0 d
2 5 8 130013 0 1 400 0 0 c
2 6 8 100010 0 1 400 0 0 b
2 7 8 d000d 0 1 400 0 0 a
2 8 8 d0010 0 31 20400 6 7 3 34 2a
2 9 8 d0013 0 31 20400 5 8 4 34 aa
2 10 8 c0014 0 26 20400 9 0 4 34 aa
2 11 8 c0018 5 37 600e 4 10
1 a 3 83000d 1 0 1 0 2 33 130a
1 b 4 83000d 1 0 0 0 1 33 1102
1 c 5 83000d 1 0 0 0 1 33 1102
1 d 6 3000d 1 0 3 0 4 33 7faa
4 11 3 3
4 3 11 0
3 1 main.$u0 "main.$u0" concat4.1.v 0 26 1
