Loading plugins phase: Elapsed time ==> 0s.278ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\bscj\Documents\Curtis\Robotics Project\Robot_PSoC_test.cydsn\Robot_PSoC_test.cydsn\Robot_PSoC_test.cyprj -d CY8C5888LTI-LP097 -s C:\Users\bscj\Documents\Curtis\Robotics Project\Robot_PSoC_test.cydsn\Robot_PSoC_test.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.295ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.061ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Robot_PSoC_test.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\bscj\Documents\Curtis\Robotics Project\Robot_PSoC_test.cydsn\Robot_PSoC_test.cydsn\Robot_PSoC_test.cyprj -dcpsoc3 Robot_PSoC_test.v -verilog
======================================================================

======================================================================
Compiling:  Robot_PSoC_test.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\bscj\Documents\Curtis\Robotics Project\Robot_PSoC_test.cydsn\Robot_PSoC_test.cydsn\Robot_PSoC_test.cyprj -dcpsoc3 Robot_PSoC_test.v -verilog
======================================================================

======================================================================
Compiling:  Robot_PSoC_test.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\bscj\Documents\Curtis\Robotics Project\Robot_PSoC_test.cydsn\Robot_PSoC_test.cydsn\Robot_PSoC_test.cyprj -dcpsoc3 -verilog Robot_PSoC_test.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Fri Feb 26 21:42:06 2021


======================================================================
Compiling:  Robot_PSoC_test.v
Program  :   vpp
Options  :    -yv2 -q10 Robot_PSoC_test.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Fri Feb 26 21:42:06 2021

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Robot_PSoC_test.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Robot_PSoC_test.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\bscj\Documents\Curtis\Robotics Project\Robot_PSoC_test.cydsn\Robot_PSoC_test.cydsn\Robot_PSoC_test.cyprj -dcpsoc3 -verilog Robot_PSoC_test.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Fri Feb 26 21:42:06 2021

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\bscj\Documents\Curtis\Robotics Project\Robot_PSoC_test.cydsn\Robot_PSoC_test.cydsn\codegentemp\Robot_PSoC_test.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\bscj\Documents\Curtis\Robotics Project\Robot_PSoC_test.cydsn\Robot_PSoC_test.cydsn\codegentemp\Robot_PSoC_test.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  Robot_PSoC_test.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\bscj\Documents\Curtis\Robotics Project\Robot_PSoC_test.cydsn\Robot_PSoC_test.cydsn\Robot_PSoC_test.cyprj -dcpsoc3 -verilog Robot_PSoC_test.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Fri Feb 26 21:42:07 2021

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\bscj\Documents\Curtis\Robotics Project\Robot_PSoC_test.cydsn\Robot_PSoC_test.cydsn\codegentemp\Robot_PSoC_test.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\bscj\Documents\Curtis\Robotics Project\Robot_PSoC_test.cydsn\Robot_PSoC_test.cydsn\codegentemp\Robot_PSoC_test.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	Net_1544
	Net_1545
	Net_1546
	Net_1547
	Net_1548
	Net_1549
	\PWM_L:PWMUDB:km_run\
	\PWM_L:PWMUDB:ctrl_cmpmode2_2\
	\PWM_L:PWMUDB:ctrl_cmpmode2_1\
	\PWM_L:PWMUDB:ctrl_cmpmode2_0\
	\PWM_L:PWMUDB:ctrl_cmpmode1_2\
	\PWM_L:PWMUDB:ctrl_cmpmode1_1\
	\PWM_L:PWMUDB:ctrl_cmpmode1_0\
	\PWM_L:PWMUDB:capt_rising\
	\PWM_L:PWMUDB:capt_falling\
	\PWM_L:PWMUDB:trig_rise\
	\PWM_L:PWMUDB:trig_fall\
	\PWM_L:PWMUDB:sc_kill\
	\PWM_L:PWMUDB:min_kill\
	\PWM_L:PWMUDB:km_tc\
	\PWM_L:PWMUDB:db_tc\
	\PWM_L:PWMUDB:dith_sel\
	\PWM_L:Net_101\
	\PWM_L:Net_96\
	\PWM_L:PWMUDB:MODULE_1:b_31\
	\PWM_L:PWMUDB:MODULE_1:b_30\
	\PWM_L:PWMUDB:MODULE_1:b_29\
	\PWM_L:PWMUDB:MODULE_1:b_28\
	\PWM_L:PWMUDB:MODULE_1:b_27\
	\PWM_L:PWMUDB:MODULE_1:b_26\
	\PWM_L:PWMUDB:MODULE_1:b_25\
	\PWM_L:PWMUDB:MODULE_1:b_24\
	\PWM_L:PWMUDB:MODULE_1:b_23\
	\PWM_L:PWMUDB:MODULE_1:b_22\
	\PWM_L:PWMUDB:MODULE_1:b_21\
	\PWM_L:PWMUDB:MODULE_1:b_20\
	\PWM_L:PWMUDB:MODULE_1:b_19\
	\PWM_L:PWMUDB:MODULE_1:b_18\
	\PWM_L:PWMUDB:MODULE_1:b_17\
	\PWM_L:PWMUDB:MODULE_1:b_16\
	\PWM_L:PWMUDB:MODULE_1:b_15\
	\PWM_L:PWMUDB:MODULE_1:b_14\
	\PWM_L:PWMUDB:MODULE_1:b_13\
	\PWM_L:PWMUDB:MODULE_1:b_12\
	\PWM_L:PWMUDB:MODULE_1:b_11\
	\PWM_L:PWMUDB:MODULE_1:b_10\
	\PWM_L:PWMUDB:MODULE_1:b_9\
	\PWM_L:PWMUDB:MODULE_1:b_8\
	\PWM_L:PWMUDB:MODULE_1:b_7\
	\PWM_L:PWMUDB:MODULE_1:b_6\
	\PWM_L:PWMUDB:MODULE_1:b_5\
	\PWM_L:PWMUDB:MODULE_1:b_4\
	\PWM_L:PWMUDB:MODULE_1:b_3\
	\PWM_L:PWMUDB:MODULE_1:b_2\
	\PWM_L:PWMUDB:MODULE_1:b_1\
	\PWM_L:PWMUDB:MODULE_1:b_0\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:a_31\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:a_30\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:a_29\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:a_28\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:a_27\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:a_26\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:a_25\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:a_24\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:b_31\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:b_30\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:b_29\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:b_28\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:b_27\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:b_26\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:b_25\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:b_24\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:b_23\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:b_22\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:b_21\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:b_20\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:b_19\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:b_18\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:b_17\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:b_16\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:b_15\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:b_14\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:b_13\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:b_12\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:b_11\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:b_10\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:b_9\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:b_8\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:b_7\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:b_6\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:b_5\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:b_4\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:b_3\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:b_2\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:b_1\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:b_0\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:s_31\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:s_30\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:s_29\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:s_28\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:s_27\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:s_26\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:s_25\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:s_24\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:s_23\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:s_22\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:s_21\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:s_20\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:s_19\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:s_18\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:s_17\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:s_16\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:s_15\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:s_14\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:s_13\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:s_12\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:s_11\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:s_10\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:s_9\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:s_8\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:s_7\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:s_6\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:s_5\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:s_4\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:s_3\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:s_2\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_3903
	Net_3897
	Net_1383
	\PWM_L:Net_113\
	\PWM_L:Net_107\
	\PWM_L:Net_114\
	\PWM_R:PWMUDB:km_run\
	\PWM_R:PWMUDB:ctrl_cmpmode2_2\
	\PWM_R:PWMUDB:ctrl_cmpmode2_1\
	\PWM_R:PWMUDB:ctrl_cmpmode2_0\
	\PWM_R:PWMUDB:ctrl_cmpmode1_2\
	\PWM_R:PWMUDB:ctrl_cmpmode1_1\
	\PWM_R:PWMUDB:ctrl_cmpmode1_0\
	\PWM_R:PWMUDB:capt_rising\
	\PWM_R:PWMUDB:capt_falling\
	\PWM_R:PWMUDB:trig_rise\
	\PWM_R:PWMUDB:trig_fall\
	\PWM_R:PWMUDB:sc_kill\
	\PWM_R:PWMUDB:min_kill\
	\PWM_R:PWMUDB:km_tc\
	\PWM_R:PWMUDB:db_tc\
	\PWM_R:PWMUDB:dith_sel\
	\PWM_R:Net_101\
	\PWM_R:Net_96\
	\PWM_R:PWMUDB:MODULE_2:b_31\
	\PWM_R:PWMUDB:MODULE_2:b_30\
	\PWM_R:PWMUDB:MODULE_2:b_29\
	\PWM_R:PWMUDB:MODULE_2:b_28\
	\PWM_R:PWMUDB:MODULE_2:b_27\
	\PWM_R:PWMUDB:MODULE_2:b_26\
	\PWM_R:PWMUDB:MODULE_2:b_25\
	\PWM_R:PWMUDB:MODULE_2:b_24\
	\PWM_R:PWMUDB:MODULE_2:b_23\
	\PWM_R:PWMUDB:MODULE_2:b_22\
	\PWM_R:PWMUDB:MODULE_2:b_21\
	\PWM_R:PWMUDB:MODULE_2:b_20\
	\PWM_R:PWMUDB:MODULE_2:b_19\
	\PWM_R:PWMUDB:MODULE_2:b_18\
	\PWM_R:PWMUDB:MODULE_2:b_17\
	\PWM_R:PWMUDB:MODULE_2:b_16\
	\PWM_R:PWMUDB:MODULE_2:b_15\
	\PWM_R:PWMUDB:MODULE_2:b_14\
	\PWM_R:PWMUDB:MODULE_2:b_13\
	\PWM_R:PWMUDB:MODULE_2:b_12\
	\PWM_R:PWMUDB:MODULE_2:b_11\
	\PWM_R:PWMUDB:MODULE_2:b_10\
	\PWM_R:PWMUDB:MODULE_2:b_9\
	\PWM_R:PWMUDB:MODULE_2:b_8\
	\PWM_R:PWMUDB:MODULE_2:b_7\
	\PWM_R:PWMUDB:MODULE_2:b_6\
	\PWM_R:PWMUDB:MODULE_2:b_5\
	\PWM_R:PWMUDB:MODULE_2:b_4\
	\PWM_R:PWMUDB:MODULE_2:b_3\
	\PWM_R:PWMUDB:MODULE_2:b_2\
	\PWM_R:PWMUDB:MODULE_2:b_1\
	\PWM_R:PWMUDB:MODULE_2:b_0\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:a_31\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:a_30\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:a_29\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:a_28\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:a_27\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:a_26\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:a_25\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:a_24\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:b_31\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:b_30\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:b_29\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:b_28\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:b_27\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:b_26\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:b_25\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:b_24\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:b_23\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:b_22\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:b_21\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:b_20\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:b_19\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:b_18\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:b_17\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:b_16\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:b_15\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:b_14\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:b_13\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:b_12\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:b_11\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:b_10\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:b_9\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:b_8\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:b_7\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:b_6\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:b_5\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:b_4\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:b_3\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:b_2\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:b_1\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:b_0\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:s_31\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:s_30\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:s_29\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:s_28\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:s_27\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:s_26\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:s_25\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:s_24\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:s_23\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:s_22\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:s_21\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:s_20\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:s_19\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:s_18\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:s_17\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:s_16\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:s_15\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:s_14\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:s_13\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:s_12\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:s_11\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:s_10\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:s_9\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:s_8\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:s_7\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:s_6\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:s_5\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:s_4\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:s_3\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:s_2\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_3912
	Net_3906
	Net_974
	\PWM_R:Net_113\
	\PWM_R:Net_107\
	\PWM_R:Net_114\
	\Encoder_L0_Timer:Net_260\
	Net_1394
	\Encoder_L0_Timer:TimerUDB:ctrl_ten\
	\Encoder_L0_Timer:TimerUDB:ctrl_tmode_1\
	\Encoder_L0_Timer:TimerUDB:ctrl_tmode_0\
	\Encoder_L0_Timer:TimerUDB:ctrl_ic_1\
	\Encoder_L0_Timer:TimerUDB:ctrl_ic_0\
	\Encoder_L0_Timer:TimerUDB:zeros_3\
	\Encoder_L0_Timer:TimerUDB:zeros_2\
	\Encoder_L0_Timer:Net_102\
	\Encoder_L0_Timer:Net_266\
	Net_3510
	Net_3511
	Net_2146
	Net_2147
	Net_2148
	Net_2149
	\Encoder_R0_Timer:Net_260\
	Net_4061
	\Encoder_R0_Timer:TimerUDB:ctrl_ten\
	\Encoder_R0_Timer:TimerUDB:ctrl_tmode_1\
	\Encoder_R0_Timer:TimerUDB:ctrl_tmode_0\
	\Encoder_R0_Timer:TimerUDB:ctrl_ic_1\
	\Encoder_R0_Timer:TimerUDB:ctrl_ic_0\
	\Encoder_R0_Timer:TimerUDB:zeros_3\
	\Encoder_R0_Timer:TimerUDB:zeros_2\
	\Encoder_R0_Timer:Net_102\
	\Encoder_R0_Timer:Net_266\
	\UART:BUART:reset_sr\
	\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:b_1\
	\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:b_0\
	\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_0\
	\UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:gta_0\
	Net_1467
	\UART:BUART:sRX:MODULE_6:g2:a0:gta_0\
	\UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:albi_1\
	\UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:agbi_1\
	\UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:lt_0\
	\UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:gt_0\
	\UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:lti_0\
	\UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:gti_0\
	\UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:albi_0\
	\UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:agbi_0\
	\UART:BUART:sRX:MODULE_7:g1:a0:xeq\
	\UART:BUART:sRX:MODULE_7:g1:a0:xlt\
	\UART:BUART:sRX:MODULE_7:g1:a0:xlte\
	\UART:BUART:sRX:MODULE_7:g1:a0:xgt\
	\UART:BUART:sRX:MODULE_7:g1:a0:xgte\
	\UART:BUART:sRX:MODULE_7:lt\
	\UART:BUART:sRX:MODULE_7:eq\
	\UART:BUART:sRX:MODULE_7:gt\
	\UART:BUART:sRX:MODULE_7:gte\
	\UART:BUART:sRX:MODULE_7:lte\
	\USBUART:dma_complete_0\
	\USBUART:Net_1922\
	\USBUART:dma_complete_1\
	\USBUART:Net_1921\
	\USBUART:dma_complete_2\
	\USBUART:Net_1920\
	\USBUART:dma_complete_3\
	\USBUART:Net_1919\
	\USBUART:dma_complete_4\
	\USBUART:Net_1918\
	\USBUART:dma_complete_5\
	\USBUART:Net_1917\
	\USBUART:dma_complete_6\
	\USBUART:Net_1916\
	\USBUART:dma_complete_7\
	\USBUART:Net_1915\

    Synthesized names
	\PWM_L:PWMUDB:add_vi_vv_MODGEN_1_31\
	\PWM_L:PWMUDB:add_vi_vv_MODGEN_1_30\
	\PWM_L:PWMUDB:add_vi_vv_MODGEN_1_29\
	\PWM_L:PWMUDB:add_vi_vv_MODGEN_1_28\
	\PWM_L:PWMUDB:add_vi_vv_MODGEN_1_27\
	\PWM_L:PWMUDB:add_vi_vv_MODGEN_1_26\
	\PWM_L:PWMUDB:add_vi_vv_MODGEN_1_25\
	\PWM_L:PWMUDB:add_vi_vv_MODGEN_1_24\
	\PWM_L:PWMUDB:add_vi_vv_MODGEN_1_23\
	\PWM_L:PWMUDB:add_vi_vv_MODGEN_1_22\
	\PWM_L:PWMUDB:add_vi_vv_MODGEN_1_21\
	\PWM_L:PWMUDB:add_vi_vv_MODGEN_1_20\
	\PWM_L:PWMUDB:add_vi_vv_MODGEN_1_19\
	\PWM_L:PWMUDB:add_vi_vv_MODGEN_1_18\
	\PWM_L:PWMUDB:add_vi_vv_MODGEN_1_17\
	\PWM_L:PWMUDB:add_vi_vv_MODGEN_1_16\
	\PWM_L:PWMUDB:add_vi_vv_MODGEN_1_15\
	\PWM_L:PWMUDB:add_vi_vv_MODGEN_1_14\
	\PWM_L:PWMUDB:add_vi_vv_MODGEN_1_13\
	\PWM_L:PWMUDB:add_vi_vv_MODGEN_1_12\
	\PWM_L:PWMUDB:add_vi_vv_MODGEN_1_11\
	\PWM_L:PWMUDB:add_vi_vv_MODGEN_1_10\
	\PWM_L:PWMUDB:add_vi_vv_MODGEN_1_9\
	\PWM_L:PWMUDB:add_vi_vv_MODGEN_1_8\
	\PWM_L:PWMUDB:add_vi_vv_MODGEN_1_7\
	\PWM_L:PWMUDB:add_vi_vv_MODGEN_1_6\
	\PWM_L:PWMUDB:add_vi_vv_MODGEN_1_5\
	\PWM_L:PWMUDB:add_vi_vv_MODGEN_1_4\
	\PWM_L:PWMUDB:add_vi_vv_MODGEN_1_3\
	\PWM_L:PWMUDB:add_vi_vv_MODGEN_1_2\
	\PWM_R:PWMUDB:add_vi_vv_MODGEN_2_31\
	\PWM_R:PWMUDB:add_vi_vv_MODGEN_2_30\
	\PWM_R:PWMUDB:add_vi_vv_MODGEN_2_29\
	\PWM_R:PWMUDB:add_vi_vv_MODGEN_2_28\
	\PWM_R:PWMUDB:add_vi_vv_MODGEN_2_27\
	\PWM_R:PWMUDB:add_vi_vv_MODGEN_2_26\
	\PWM_R:PWMUDB:add_vi_vv_MODGEN_2_25\
	\PWM_R:PWMUDB:add_vi_vv_MODGEN_2_24\
	\PWM_R:PWMUDB:add_vi_vv_MODGEN_2_23\
	\PWM_R:PWMUDB:add_vi_vv_MODGEN_2_22\
	\PWM_R:PWMUDB:add_vi_vv_MODGEN_2_21\
	\PWM_R:PWMUDB:add_vi_vv_MODGEN_2_20\
	\PWM_R:PWMUDB:add_vi_vv_MODGEN_2_19\
	\PWM_R:PWMUDB:add_vi_vv_MODGEN_2_18\
	\PWM_R:PWMUDB:add_vi_vv_MODGEN_2_17\
	\PWM_R:PWMUDB:add_vi_vv_MODGEN_2_16\
	\PWM_R:PWMUDB:add_vi_vv_MODGEN_2_15\
	\PWM_R:PWMUDB:add_vi_vv_MODGEN_2_14\
	\PWM_R:PWMUDB:add_vi_vv_MODGEN_2_13\
	\PWM_R:PWMUDB:add_vi_vv_MODGEN_2_12\
	\PWM_R:PWMUDB:add_vi_vv_MODGEN_2_11\
	\PWM_R:PWMUDB:add_vi_vv_MODGEN_2_10\
	\PWM_R:PWMUDB:add_vi_vv_MODGEN_2_9\
	\PWM_R:PWMUDB:add_vi_vv_MODGEN_2_8\
	\PWM_R:PWMUDB:add_vi_vv_MODGEN_2_7\
	\PWM_R:PWMUDB:add_vi_vv_MODGEN_2_6\
	\PWM_R:PWMUDB:add_vi_vv_MODGEN_2_5\
	\PWM_R:PWMUDB:add_vi_vv_MODGEN_2_4\
	\PWM_R:PWMUDB:add_vi_vv_MODGEN_2_3\
	\PWM_R:PWMUDB:add_vi_vv_MODGEN_2_2\

Deleted 341 User equations/components.
Deleted 60 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \PWM_RESET:rst\ to \PWM_RESET:clk\
Aliasing zero to \PWM_RESET:clk\
Aliasing one to tmpOE__PWM_R_CW_net_0
Aliasing tmpOE__PWM_L_CW_net_0 to tmpOE__PWM_R_CW_net_0
Aliasing tmpOE__PWM_R_CCW_net_0 to tmpOE__PWM_R_CW_net_0
Aliasing tmpOE__PWM_L_CCW_net_0 to tmpOE__PWM_R_CW_net_0
Aliasing \PWM_L:PWMUDB:hwCapture\ to \PWM_RESET:clk\
Aliasing \PWM_L:PWMUDB:trig_out\ to tmpOE__PWM_R_CW_net_0
Aliasing \PWM_L:PWMUDB:runmode_enable\\S\ to \PWM_RESET:clk\
Aliasing \PWM_L:PWMUDB:ltch_kill_reg\\R\ to \PWM_L:PWMUDB:runmode_enable\\R\
Aliasing \PWM_L:PWMUDB:ltch_kill_reg\\S\ to \PWM_RESET:clk\
Aliasing \PWM_L:PWMUDB:min_kill_reg\\R\ to \PWM_L:PWMUDB:runmode_enable\\R\
Aliasing \PWM_L:PWMUDB:min_kill_reg\\S\ to \PWM_RESET:clk\
Aliasing \PWM_L:PWMUDB:final_kill\ to tmpOE__PWM_R_CW_net_0
Aliasing \PWM_L:PWMUDB:dith_count_1\\R\ to \PWM_L:PWMUDB:runmode_enable\\R\
Aliasing \PWM_L:PWMUDB:dith_count_1\\S\ to \PWM_RESET:clk\
Aliasing \PWM_L:PWMUDB:dith_count_0\\R\ to \PWM_L:PWMUDB:runmode_enable\\R\
Aliasing \PWM_L:PWMUDB:dith_count_0\\S\ to \PWM_RESET:clk\
Aliasing \PWM_L:PWMUDB:cs_addr_0\ to \PWM_L:PWMUDB:runmode_enable\\R\
Aliasing \PWM_L:PWMUDB:pwm_temp\ to \PWM_RESET:clk\
Aliasing \PWM_L:PWMUDB:MODULE_1:g2:a0:a_23\ to \PWM_RESET:clk\
Aliasing \PWM_L:PWMUDB:MODULE_1:g2:a0:a_22\ to \PWM_RESET:clk\
Aliasing \PWM_L:PWMUDB:MODULE_1:g2:a0:a_21\ to \PWM_RESET:clk\
Aliasing \PWM_L:PWMUDB:MODULE_1:g2:a0:a_20\ to \PWM_RESET:clk\
Aliasing \PWM_L:PWMUDB:MODULE_1:g2:a0:a_19\ to \PWM_RESET:clk\
Aliasing \PWM_L:PWMUDB:MODULE_1:g2:a0:a_18\ to \PWM_RESET:clk\
Aliasing \PWM_L:PWMUDB:MODULE_1:g2:a0:a_17\ to \PWM_RESET:clk\
Aliasing \PWM_L:PWMUDB:MODULE_1:g2:a0:a_16\ to \PWM_RESET:clk\
Aliasing \PWM_L:PWMUDB:MODULE_1:g2:a0:a_15\ to \PWM_RESET:clk\
Aliasing \PWM_L:PWMUDB:MODULE_1:g2:a0:a_14\ to \PWM_RESET:clk\
Aliasing \PWM_L:PWMUDB:MODULE_1:g2:a0:a_13\ to \PWM_RESET:clk\
Aliasing \PWM_L:PWMUDB:MODULE_1:g2:a0:a_12\ to \PWM_RESET:clk\
Aliasing \PWM_L:PWMUDB:MODULE_1:g2:a0:a_11\ to \PWM_RESET:clk\
Aliasing \PWM_L:PWMUDB:MODULE_1:g2:a0:a_10\ to \PWM_RESET:clk\
Aliasing \PWM_L:PWMUDB:MODULE_1:g2:a0:a_9\ to \PWM_RESET:clk\
Aliasing \PWM_L:PWMUDB:MODULE_1:g2:a0:a_8\ to \PWM_RESET:clk\
Aliasing \PWM_L:PWMUDB:MODULE_1:g2:a0:a_7\ to \PWM_RESET:clk\
Aliasing \PWM_L:PWMUDB:MODULE_1:g2:a0:a_6\ to \PWM_RESET:clk\
Aliasing \PWM_L:PWMUDB:MODULE_1:g2:a0:a_5\ to \PWM_RESET:clk\
Aliasing \PWM_L:PWMUDB:MODULE_1:g2:a0:a_4\ to \PWM_RESET:clk\
Aliasing \PWM_L:PWMUDB:MODULE_1:g2:a0:a_3\ to \PWM_RESET:clk\
Aliasing \PWM_L:PWMUDB:MODULE_1:g2:a0:a_2\ to \PWM_RESET:clk\
Aliasing \PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__PWM_R_CW_net_0
Aliasing \PWM_R:PWMUDB:hwCapture\ to \PWM_RESET:clk\
Aliasing \PWM_R:PWMUDB:trig_out\ to tmpOE__PWM_R_CW_net_0
Aliasing \PWM_R:PWMUDB:runmode_enable\\S\ to \PWM_RESET:clk\
Aliasing \PWM_R:PWMUDB:ltch_kill_reg\\R\ to \PWM_R:PWMUDB:runmode_enable\\R\
Aliasing \PWM_R:PWMUDB:ltch_kill_reg\\S\ to \PWM_RESET:clk\
Aliasing \PWM_R:PWMUDB:min_kill_reg\\R\ to \PWM_R:PWMUDB:runmode_enable\\R\
Aliasing \PWM_R:PWMUDB:min_kill_reg\\S\ to \PWM_RESET:clk\
Aliasing \PWM_R:PWMUDB:final_kill\ to tmpOE__PWM_R_CW_net_0
Aliasing \PWM_R:PWMUDB:dith_count_1\\R\ to \PWM_R:PWMUDB:runmode_enable\\R\
Aliasing \PWM_R:PWMUDB:dith_count_1\\S\ to \PWM_RESET:clk\
Aliasing \PWM_R:PWMUDB:dith_count_0\\R\ to \PWM_R:PWMUDB:runmode_enable\\R\
Aliasing \PWM_R:PWMUDB:dith_count_0\\S\ to \PWM_RESET:clk\
Aliasing \PWM_R:PWMUDB:cs_addr_0\ to \PWM_R:PWMUDB:runmode_enable\\R\
Aliasing \PWM_R:PWMUDB:pwm_temp\ to \PWM_RESET:clk\
Aliasing \PWM_R:PWMUDB:MODULE_2:g2:a0:a_23\ to \PWM_RESET:clk\
Aliasing \PWM_R:PWMUDB:MODULE_2:g2:a0:a_22\ to \PWM_RESET:clk\
Aliasing \PWM_R:PWMUDB:MODULE_2:g2:a0:a_21\ to \PWM_RESET:clk\
Aliasing \PWM_R:PWMUDB:MODULE_2:g2:a0:a_20\ to \PWM_RESET:clk\
Aliasing \PWM_R:PWMUDB:MODULE_2:g2:a0:a_19\ to \PWM_RESET:clk\
Aliasing \PWM_R:PWMUDB:MODULE_2:g2:a0:a_18\ to \PWM_RESET:clk\
Aliasing \PWM_R:PWMUDB:MODULE_2:g2:a0:a_17\ to \PWM_RESET:clk\
Aliasing \PWM_R:PWMUDB:MODULE_2:g2:a0:a_16\ to \PWM_RESET:clk\
Aliasing \PWM_R:PWMUDB:MODULE_2:g2:a0:a_15\ to \PWM_RESET:clk\
Aliasing \PWM_R:PWMUDB:MODULE_2:g2:a0:a_14\ to \PWM_RESET:clk\
Aliasing \PWM_R:PWMUDB:MODULE_2:g2:a0:a_13\ to \PWM_RESET:clk\
Aliasing \PWM_R:PWMUDB:MODULE_2:g2:a0:a_12\ to \PWM_RESET:clk\
Aliasing \PWM_R:PWMUDB:MODULE_2:g2:a0:a_11\ to \PWM_RESET:clk\
Aliasing \PWM_R:PWMUDB:MODULE_2:g2:a0:a_10\ to \PWM_RESET:clk\
Aliasing \PWM_R:PWMUDB:MODULE_2:g2:a0:a_9\ to \PWM_RESET:clk\
Aliasing \PWM_R:PWMUDB:MODULE_2:g2:a0:a_8\ to \PWM_RESET:clk\
Aliasing \PWM_R:PWMUDB:MODULE_2:g2:a0:a_7\ to \PWM_RESET:clk\
Aliasing \PWM_R:PWMUDB:MODULE_2:g2:a0:a_6\ to \PWM_RESET:clk\
Aliasing \PWM_R:PWMUDB:MODULE_2:g2:a0:a_5\ to \PWM_RESET:clk\
Aliasing \PWM_R:PWMUDB:MODULE_2:g2:a0:a_4\ to \PWM_RESET:clk\
Aliasing \PWM_R:PWMUDB:MODULE_2:g2:a0:a_3\ to \PWM_RESET:clk\
Aliasing \PWM_R:PWMUDB:MODULE_2:g2:a0:a_2\ to \PWM_RESET:clk\
Aliasing \PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__PWM_R_CW_net_0
Aliasing tmpOE__Encoder_L0_net_0 to tmpOE__PWM_R_CW_net_0
Aliasing tmpOE__Encoder_R0_net_0 to tmpOE__PWM_R_CW_net_0
Aliasing \Encoder_L0_Timer:TimerUDB:ctrl_cmode_1\ to \PWM_RESET:clk\
Aliasing \Encoder_L0_Timer:TimerUDB:ctrl_cmode_0\ to tmpOE__PWM_R_CW_net_0
Aliasing \Encoder_L0_Timer:TimerUDB:trigger_enable\ to tmpOE__PWM_R_CW_net_0
Aliasing \Encoder_L0_Timer:TimerUDB:status_6\ to \PWM_RESET:clk\
Aliasing \Encoder_L0_Timer:TimerUDB:status_5\ to \PWM_RESET:clk\
Aliasing \Encoder_L0_Timer:TimerUDB:status_4\ to \PWM_RESET:clk\
Aliasing \Encoder_L0_Timer:TimerUDB:status_0\ to \Encoder_L0_Timer:TimerUDB:tc_i\
Aliasing \ENCODER_TMR_RESET:clk\ to \PWM_RESET:clk\
Aliasing \ENCODER_TMR_RESET:rst\ to \PWM_RESET:clk\
Aliasing \Encoder_R0_Timer:TimerUDB:ctrl_cmode_1\ to \PWM_RESET:clk\
Aliasing \Encoder_R0_Timer:TimerUDB:ctrl_cmode_0\ to tmpOE__PWM_R_CW_net_0
Aliasing \Encoder_R0_Timer:TimerUDB:trigger_enable\ to tmpOE__PWM_R_CW_net_0
Aliasing \Encoder_R0_Timer:TimerUDB:status_6\ to \PWM_RESET:clk\
Aliasing \Encoder_R0_Timer:TimerUDB:status_5\ to \PWM_RESET:clk\
Aliasing \Encoder_R0_Timer:TimerUDB:status_4\ to \PWM_RESET:clk\
Aliasing \Encoder_R0_Timer:TimerUDB:status_0\ to \Encoder_R0_Timer:TimerUDB:tc_i\
Aliasing Net_1470 to \PWM_RESET:clk\
Aliasing \UART:BUART:tx_hd_send_break\ to \PWM_RESET:clk\
Aliasing \UART:BUART:HalfDuplexSend\ to \PWM_RESET:clk\
Aliasing \UART:BUART:FinalParityType_1\ to \PWM_RESET:clk\
Aliasing \UART:BUART:FinalParityType_0\ to tmpOE__PWM_R_CW_net_0
Aliasing \UART:BUART:FinalAddrMode_2\ to \PWM_RESET:clk\
Aliasing \UART:BUART:FinalAddrMode_1\ to \PWM_RESET:clk\
Aliasing \UART:BUART:FinalAddrMode_0\ to \PWM_RESET:clk\
Aliasing \UART:BUART:tx_ctrl_mark\ to \PWM_RESET:clk\
Aliasing \UART:BUART:tx_status_6\ to \PWM_RESET:clk\
Aliasing \UART:BUART:tx_status_5\ to \PWM_RESET:clk\
Aliasing \UART:BUART:tx_status_4\ to \PWM_RESET:clk\
Aliasing \UART:BUART:rx_count7_bit8_wire\ to \PWM_RESET:clk\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__PWM_R_CW_net_0
Aliasing \UART:BUART:sRX:s23Poll:MODIN4_1\ to \UART:BUART:sRX:s23Poll:MODIN3_1\
Aliasing \UART:BUART:sRX:s23Poll:MODIN4_0\ to \UART:BUART:sRX:s23Poll:MODIN3_0\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\ to \PWM_RESET:clk\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\ to tmpOE__PWM_R_CW_net_0
Aliasing \UART:BUART:sRX:s23Poll:MODIN5_1\ to \UART:BUART:sRX:s23Poll:MODIN3_1\
Aliasing \UART:BUART:sRX:s23Poll:MODIN5_0\ to \UART:BUART:sRX:s23Poll:MODIN3_0\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_1\ to tmpOE__PWM_R_CW_net_0
Aliasing \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_0\ to \PWM_RESET:clk\
Aliasing \UART:BUART:rx_status_1\ to \PWM_RESET:clk\
Aliasing \UART:BUART:sRX:MODULE_6:g2:a0:newa_6\ to \PWM_RESET:clk\
Aliasing \UART:BUART:sRX:MODULE_6:g2:a0:newa_5\ to \PWM_RESET:clk\
Aliasing \UART:BUART:sRX:MODULE_6:g2:a0:newa_4\ to \PWM_RESET:clk\
Aliasing \UART:BUART:sRX:MODULE_6:g2:a0:newb_6\ to \PWM_RESET:clk\
Aliasing \UART:BUART:sRX:MODULE_6:g2:a0:newb_5\ to \PWM_RESET:clk\
Aliasing \UART:BUART:sRX:MODULE_6:g2:a0:newb_4\ to \PWM_RESET:clk\
Aliasing \UART:BUART:sRX:MODULE_6:g2:a0:newb_3\ to \PWM_RESET:clk\
Aliasing \UART:BUART:sRX:MODULE_6:g2:a0:newb_2\ to tmpOE__PWM_R_CW_net_0
Aliasing \UART:BUART:sRX:MODULE_6:g2:a0:newb_1\ to tmpOE__PWM_R_CW_net_0
Aliasing \UART:BUART:sRX:MODULE_6:g2:a0:newb_0\ to \PWM_RESET:clk\
Aliasing \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_0\ to tmpOE__PWM_R_CW_net_0
Aliasing tmpOE__Rx_1_net_0 to tmpOE__PWM_R_CW_net_0
Aliasing tmpOE__Tx_1_net_0 to tmpOE__PWM_R_CW_net_0
Aliasing \ROBOT_ID_REG:status_4\ to \PWM_RESET:clk\
Aliasing \ROBOT_ID_REG:status_5\ to \PWM_RESET:clk\
Aliasing \ROBOT_ID_REG:status_6\ to \PWM_RESET:clk\
Aliasing \ROBOT_ID_REG:status_7\ to \PWM_RESET:clk\
Aliasing tmpOE__DIP_0_net_0 to tmpOE__PWM_R_CW_net_0
Aliasing tmpOE__DIP_1_net_0 to tmpOE__PWM_R_CW_net_0
Aliasing tmpOE__DIP_2_net_0 to tmpOE__PWM_R_CW_net_0
Aliasing tmpOE__DIP_3_net_0 to tmpOE__PWM_R_CW_net_0
Aliasing tmpOE__Encoder_R1_net_0 to tmpOE__PWM_R_CW_net_0
Aliasing tmpOE__Encoder_L1_net_0 to tmpOE__PWM_R_CW_net_0
Aliasing \USBUART:tmpOE__Dm_net_0\ to tmpOE__PWM_R_CW_net_0
Aliasing \USBUART:tmpOE__Dp_net_0\ to tmpOE__PWM_R_CW_net_0
Aliasing \PWM_L:PWMUDB:min_kill_reg\\D\ to tmpOE__PWM_R_CW_net_0
Aliasing \PWM_L:PWMUDB:prevCapture\\D\ to \PWM_RESET:clk\
Aliasing \PWM_L:PWMUDB:trig_last\\D\ to \PWM_RESET:clk\
Aliasing \PWM_L:PWMUDB:ltch_kill_reg\\D\ to tmpOE__PWM_R_CW_net_0
Aliasing \PWM_R:PWMUDB:min_kill_reg\\D\ to tmpOE__PWM_R_CW_net_0
Aliasing \PWM_R:PWMUDB:prevCapture\\D\ to \PWM_RESET:clk\
Aliasing \PWM_R:PWMUDB:trig_last\\D\ to \PWM_RESET:clk\
Aliasing \PWM_R:PWMUDB:ltch_kill_reg\\D\ to tmpOE__PWM_R_CW_net_0
Aliasing \Encoder_L0_Timer:TimerUDB:hwEnable_reg\\D\ to \Encoder_L0_Timer:TimerUDB:run_mode\
Aliasing \Encoder_L0_Timer:TimerUDB:capture_out_reg_i\\D\ to \Encoder_L0_Timer:TimerUDB:capt_fifo_load_int\
Aliasing \Encoder_R0_Timer:TimerUDB:hwEnable_reg\\D\ to \Encoder_R0_Timer:TimerUDB:run_mode\
Aliasing \Encoder_R0_Timer:TimerUDB:capture_out_reg_i\\D\ to \Encoder_R0_Timer:TimerUDB:capt_fifo_load_int\
Aliasing \UART:BUART:rx_break_status\\D\ to \PWM_RESET:clk\
Removing Lhs of wire \PWM_RESET:rst\[3] = \PWM_RESET:clk\[2]
Removing Rhs of wire Net_973[4] = \PWM_RESET:control_out_0\[5]
Removing Rhs of wire Net_973[4] = \PWM_RESET:control_0\[28]
Removing Rhs of wire Net_1139[6] = \PWM_RESET:control_out_1\[7]
Removing Rhs of wire Net_1139[6] = \PWM_RESET:control_1\[27]
Removing Rhs of wire Net_1543[31] = \PWM_R:PWMUDB:pwm1_i_reg\[463]
Removing Rhs of wire zero[35] = \PWM_RESET:clk\[2]
Removing Lhs of wire one[36] = tmpOE__PWM_R_CW_net_0[30]
Removing Lhs of wire tmpOE__PWM_L_CW_net_0[39] = tmpOE__PWM_R_CW_net_0[30]
Removing Rhs of wire Net_1542[40] = \PWM_L:PWMUDB:pwm1_i_reg\[153]
Removing Lhs of wire tmpOE__PWM_R_CCW_net_0[46] = tmpOE__PWM_R_CW_net_0[30]
Removing Rhs of wire Net_976[47] = \PWM_R:PWMUDB:pwm2_i_reg\[465]
Removing Lhs of wire tmpOE__PWM_L_CCW_net_0[53] = tmpOE__PWM_R_CW_net_0[30]
Removing Rhs of wire Net_1541[54] = \PWM_L:PWMUDB:pwm2_i_reg\[155]
Removing Lhs of wire \PWM_L:PWMUDB:ctrl_enable\[72] = \PWM_L:PWMUDB:control_7\[64]
Removing Lhs of wire \PWM_L:PWMUDB:hwCapture\[82] = zero[35]
Removing Lhs of wire \PWM_L:PWMUDB:hwEnable\[83] = \PWM_L:PWMUDB:control_7\[64]
Removing Lhs of wire \PWM_L:PWMUDB:trig_out\[87] = tmpOE__PWM_R_CW_net_0[30]
Removing Lhs of wire \PWM_L:PWMUDB:runmode_enable\\R\[89] = Net_1139[6]
Removing Lhs of wire \PWM_L:PWMUDB:runmode_enable\\S\[90] = zero[35]
Removing Lhs of wire \PWM_L:PWMUDB:final_enable\[91] = \PWM_L:PWMUDB:runmode_enable\[88]
Removing Lhs of wire \PWM_L:PWMUDB:ltch_kill_reg\\R\[95] = Net_1139[6]
Removing Lhs of wire \PWM_L:PWMUDB:ltch_kill_reg\\S\[96] = zero[35]
Removing Lhs of wire \PWM_L:PWMUDB:min_kill_reg\\R\[97] = Net_1139[6]
Removing Lhs of wire \PWM_L:PWMUDB:min_kill_reg\\S\[98] = zero[35]
Removing Lhs of wire \PWM_L:PWMUDB:final_kill\[101] = tmpOE__PWM_R_CW_net_0[30]
Removing Lhs of wire \PWM_L:PWMUDB:add_vi_vv_MODGEN_1_1\[105] = \PWM_L:PWMUDB:MODULE_1:g2:a0:s_1\[321]
Removing Lhs of wire \PWM_L:PWMUDB:add_vi_vv_MODGEN_1_0\[107] = \PWM_L:PWMUDB:MODULE_1:g2:a0:s_0\[322]
Removing Lhs of wire \PWM_L:PWMUDB:dith_count_1\\R\[108] = Net_1139[6]
Removing Lhs of wire \PWM_L:PWMUDB:dith_count_1\\S\[109] = zero[35]
Removing Lhs of wire \PWM_L:PWMUDB:dith_count_0\\R\[110] = Net_1139[6]
Removing Lhs of wire \PWM_L:PWMUDB:dith_count_0\\S\[111] = zero[35]
Removing Lhs of wire \PWM_L:PWMUDB:cs_addr_2\[113] = \PWM_L:PWMUDB:tc_i\[93]
Removing Lhs of wire \PWM_L:PWMUDB:cs_addr_1\[114] = \PWM_L:PWMUDB:runmode_enable\[88]
Removing Lhs of wire \PWM_L:PWMUDB:cs_addr_0\[115] = Net_1139[6]
Removing Lhs of wire \PWM_L:PWMUDB:compare1\[149] = \PWM_L:PWMUDB:cmp1_less\[119]
Removing Lhs of wire \PWM_L:PWMUDB:compare2\[150] = \PWM_L:PWMUDB:cmp2_less\[122]
Removing Lhs of wire \PWM_L:PWMUDB:pwm_temp\[160] = zero[35]
Removing Lhs of wire \PWM_L:PWMUDB:MODULE_1:g2:a0:a_23\[203] = zero[35]
Removing Lhs of wire \PWM_L:PWMUDB:MODULE_1:g2:a0:a_22\[204] = zero[35]
Removing Lhs of wire \PWM_L:PWMUDB:MODULE_1:g2:a0:a_21\[205] = zero[35]
Removing Lhs of wire \PWM_L:PWMUDB:MODULE_1:g2:a0:a_20\[206] = zero[35]
Removing Lhs of wire \PWM_L:PWMUDB:MODULE_1:g2:a0:a_19\[207] = zero[35]
Removing Lhs of wire \PWM_L:PWMUDB:MODULE_1:g2:a0:a_18\[208] = zero[35]
Removing Lhs of wire \PWM_L:PWMUDB:MODULE_1:g2:a0:a_17\[209] = zero[35]
Removing Lhs of wire \PWM_L:PWMUDB:MODULE_1:g2:a0:a_16\[210] = zero[35]
Removing Lhs of wire \PWM_L:PWMUDB:MODULE_1:g2:a0:a_15\[211] = zero[35]
Removing Lhs of wire \PWM_L:PWMUDB:MODULE_1:g2:a0:a_14\[212] = zero[35]
Removing Lhs of wire \PWM_L:PWMUDB:MODULE_1:g2:a0:a_13\[213] = zero[35]
Removing Lhs of wire \PWM_L:PWMUDB:MODULE_1:g2:a0:a_12\[214] = zero[35]
Removing Lhs of wire \PWM_L:PWMUDB:MODULE_1:g2:a0:a_11\[215] = zero[35]
Removing Lhs of wire \PWM_L:PWMUDB:MODULE_1:g2:a0:a_10\[216] = zero[35]
Removing Lhs of wire \PWM_L:PWMUDB:MODULE_1:g2:a0:a_9\[217] = zero[35]
Removing Lhs of wire \PWM_L:PWMUDB:MODULE_1:g2:a0:a_8\[218] = zero[35]
Removing Lhs of wire \PWM_L:PWMUDB:MODULE_1:g2:a0:a_7\[219] = zero[35]
Removing Lhs of wire \PWM_L:PWMUDB:MODULE_1:g2:a0:a_6\[220] = zero[35]
Removing Lhs of wire \PWM_L:PWMUDB:MODULE_1:g2:a0:a_5\[221] = zero[35]
Removing Lhs of wire \PWM_L:PWMUDB:MODULE_1:g2:a0:a_4\[222] = zero[35]
Removing Lhs of wire \PWM_L:PWMUDB:MODULE_1:g2:a0:a_3\[223] = zero[35]
Removing Lhs of wire \PWM_L:PWMUDB:MODULE_1:g2:a0:a_2\[224] = zero[35]
Removing Lhs of wire \PWM_L:PWMUDB:MODULE_1:g2:a0:a_1\[225] = \PWM_L:PWMUDB:MODIN1_1\[226]
Removing Lhs of wire \PWM_L:PWMUDB:MODIN1_1\[226] = \PWM_L:PWMUDB:dith_count_1\[104]
Removing Lhs of wire \PWM_L:PWMUDB:MODULE_1:g2:a0:a_0\[227] = \PWM_L:PWMUDB:MODIN1_0\[228]
Removing Lhs of wire \PWM_L:PWMUDB:MODIN1_0\[228] = \PWM_L:PWMUDB:dith_count_0\[106]
Removing Lhs of wire \PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[360] = tmpOE__PWM_R_CW_net_0[30]
Removing Lhs of wire \PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[361] = tmpOE__PWM_R_CW_net_0[30]
Removing Lhs of wire \PWM_R:PWMUDB:ctrl_enable\[382] = \PWM_R:PWMUDB:control_7\[374]
Removing Lhs of wire \PWM_R:PWMUDB:hwCapture\[392] = zero[35]
Removing Lhs of wire \PWM_R:PWMUDB:hwEnable\[393] = \PWM_R:PWMUDB:control_7\[374]
Removing Lhs of wire \PWM_R:PWMUDB:trig_out\[397] = tmpOE__PWM_R_CW_net_0[30]
Removing Lhs of wire \PWM_R:PWMUDB:runmode_enable\\R\[399] = Net_973[4]
Removing Lhs of wire \PWM_R:PWMUDB:runmode_enable\\S\[400] = zero[35]
Removing Lhs of wire \PWM_R:PWMUDB:final_enable\[401] = \PWM_R:PWMUDB:runmode_enable\[398]
Removing Lhs of wire \PWM_R:PWMUDB:ltch_kill_reg\\R\[405] = Net_973[4]
Removing Lhs of wire \PWM_R:PWMUDB:ltch_kill_reg\\S\[406] = zero[35]
Removing Lhs of wire \PWM_R:PWMUDB:min_kill_reg\\R\[407] = Net_973[4]
Removing Lhs of wire \PWM_R:PWMUDB:min_kill_reg\\S\[408] = zero[35]
Removing Lhs of wire \PWM_R:PWMUDB:final_kill\[411] = tmpOE__PWM_R_CW_net_0[30]
Removing Lhs of wire \PWM_R:PWMUDB:add_vi_vv_MODGEN_2_1\[415] = \PWM_R:PWMUDB:MODULE_2:g2:a0:s_1\[631]
Removing Lhs of wire \PWM_R:PWMUDB:add_vi_vv_MODGEN_2_0\[417] = \PWM_R:PWMUDB:MODULE_2:g2:a0:s_0\[632]
Removing Lhs of wire \PWM_R:PWMUDB:dith_count_1\\R\[418] = Net_973[4]
Removing Lhs of wire \PWM_R:PWMUDB:dith_count_1\\S\[419] = zero[35]
Removing Lhs of wire \PWM_R:PWMUDB:dith_count_0\\R\[420] = Net_973[4]
Removing Lhs of wire \PWM_R:PWMUDB:dith_count_0\\S\[421] = zero[35]
Removing Lhs of wire \PWM_R:PWMUDB:cs_addr_2\[423] = \PWM_R:PWMUDB:tc_i\[403]
Removing Lhs of wire \PWM_R:PWMUDB:cs_addr_1\[424] = \PWM_R:PWMUDB:runmode_enable\[398]
Removing Lhs of wire \PWM_R:PWMUDB:cs_addr_0\[425] = Net_973[4]
Removing Lhs of wire \PWM_R:PWMUDB:pwm_temp\[470] = zero[35]
Removing Lhs of wire \PWM_R:PWMUDB:MODULE_2:g2:a0:a_23\[513] = zero[35]
Removing Lhs of wire \PWM_R:PWMUDB:MODULE_2:g2:a0:a_22\[514] = zero[35]
Removing Lhs of wire \PWM_R:PWMUDB:MODULE_2:g2:a0:a_21\[515] = zero[35]
Removing Lhs of wire \PWM_R:PWMUDB:MODULE_2:g2:a0:a_20\[516] = zero[35]
Removing Lhs of wire \PWM_R:PWMUDB:MODULE_2:g2:a0:a_19\[517] = zero[35]
Removing Lhs of wire \PWM_R:PWMUDB:MODULE_2:g2:a0:a_18\[518] = zero[35]
Removing Lhs of wire \PWM_R:PWMUDB:MODULE_2:g2:a0:a_17\[519] = zero[35]
Removing Lhs of wire \PWM_R:PWMUDB:MODULE_2:g2:a0:a_16\[520] = zero[35]
Removing Lhs of wire \PWM_R:PWMUDB:MODULE_2:g2:a0:a_15\[521] = zero[35]
Removing Lhs of wire \PWM_R:PWMUDB:MODULE_2:g2:a0:a_14\[522] = zero[35]
Removing Lhs of wire \PWM_R:PWMUDB:MODULE_2:g2:a0:a_13\[523] = zero[35]
Removing Lhs of wire \PWM_R:PWMUDB:MODULE_2:g2:a0:a_12\[524] = zero[35]
Removing Lhs of wire \PWM_R:PWMUDB:MODULE_2:g2:a0:a_11\[525] = zero[35]
Removing Lhs of wire \PWM_R:PWMUDB:MODULE_2:g2:a0:a_10\[526] = zero[35]
Removing Lhs of wire \PWM_R:PWMUDB:MODULE_2:g2:a0:a_9\[527] = zero[35]
Removing Lhs of wire \PWM_R:PWMUDB:MODULE_2:g2:a0:a_8\[528] = zero[35]
Removing Lhs of wire \PWM_R:PWMUDB:MODULE_2:g2:a0:a_7\[529] = zero[35]
Removing Lhs of wire \PWM_R:PWMUDB:MODULE_2:g2:a0:a_6\[530] = zero[35]
Removing Lhs of wire \PWM_R:PWMUDB:MODULE_2:g2:a0:a_5\[531] = zero[35]
Removing Lhs of wire \PWM_R:PWMUDB:MODULE_2:g2:a0:a_4\[532] = zero[35]
Removing Lhs of wire \PWM_R:PWMUDB:MODULE_2:g2:a0:a_3\[533] = zero[35]
Removing Lhs of wire \PWM_R:PWMUDB:MODULE_2:g2:a0:a_2\[534] = zero[35]
Removing Lhs of wire \PWM_R:PWMUDB:MODULE_2:g2:a0:a_1\[535] = \PWM_R:PWMUDB:MODIN2_1\[536]
Removing Lhs of wire \PWM_R:PWMUDB:MODIN2_1\[536] = \PWM_R:PWMUDB:dith_count_1\[414]
Removing Lhs of wire \PWM_R:PWMUDB:MODULE_2:g2:a0:a_0\[537] = \PWM_R:PWMUDB:MODIN2_0\[538]
Removing Lhs of wire \PWM_R:PWMUDB:MODIN2_0\[538] = \PWM_R:PWMUDB:dith_count_0\[416]
Removing Lhs of wire \PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[670] = tmpOE__PWM_R_CW_net_0[30]
Removing Lhs of wire \PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[671] = tmpOE__PWM_R_CW_net_0[30]
Removing Lhs of wire tmpOE__Encoder_L0_net_0[680] = tmpOE__PWM_R_CW_net_0[30]
Removing Lhs of wire tmpOE__Encoder_R0_net_0[686] = tmpOE__PWM_R_CW_net_0[30]
Removing Rhs of wire Net_1481[694] = \Encoder_L0_Timer:Net_53\[695]
Removing Rhs of wire Net_1481[694] = \Encoder_L0_Timer:TimerUDB:tc_reg_i\[728]
Removing Lhs of wire \Encoder_L0_Timer:TimerUDB:ctrl_enable\[710] = \Encoder_L0_Timer:TimerUDB:control_7\[702]
Removing Lhs of wire \Encoder_L0_Timer:TimerUDB:ctrl_cmode_1\[712] = zero[35]
Removing Lhs of wire \Encoder_L0_Timer:TimerUDB:ctrl_cmode_0\[713] = tmpOE__PWM_R_CW_net_0[30]
Removing Rhs of wire \Encoder_L0_Timer:TimerUDB:timer_enable\[721] = \Encoder_L0_Timer:TimerUDB:runmode_enable\[733]
Removing Rhs of wire \Encoder_L0_Timer:TimerUDB:run_mode\[722] = \Encoder_L0_Timer:TimerUDB:hwEnable\[723]
Removing Lhs of wire \Encoder_L0_Timer:TimerUDB:run_mode\[722] = \Encoder_L0_Timer:TimerUDB:control_7\[702]
Removing Lhs of wire \Encoder_L0_Timer:TimerUDB:trigger_enable\[725] = tmpOE__PWM_R_CW_net_0[30]
Removing Lhs of wire \Encoder_L0_Timer:TimerUDB:tc_i\[727] = \Encoder_L0_Timer:TimerUDB:status_tc\[724]
Removing Rhs of wire Net_1398[731] = \Encoder_L0_Timer:TimerUDB:capture_out_reg_i\[730]
Removing Lhs of wire \Encoder_L0_Timer:TimerUDB:capt_fifo_load_int\[732] = \Encoder_L0_Timer:TimerUDB:capt_fifo_load\[720]
Removing Lhs of wire \Encoder_L0_Timer:TimerUDB:status_6\[735] = zero[35]
Removing Lhs of wire \Encoder_L0_Timer:TimerUDB:status_5\[736] = zero[35]
Removing Lhs of wire \Encoder_L0_Timer:TimerUDB:status_4\[737] = zero[35]
Removing Lhs of wire \Encoder_L0_Timer:TimerUDB:status_0\[738] = \Encoder_L0_Timer:TimerUDB:status_tc\[724]
Removing Lhs of wire \Encoder_L0_Timer:TimerUDB:status_1\[739] = \Encoder_L0_Timer:TimerUDB:capt_fifo_load\[720]
Removing Rhs of wire \Encoder_L0_Timer:TimerUDB:status_2\[740] = \Encoder_L0_Timer:TimerUDB:fifo_full\[741]
Removing Rhs of wire \Encoder_L0_Timer:TimerUDB:status_3\[742] = \Encoder_L0_Timer:TimerUDB:fifo_nempty\[743]
Removing Rhs of wire Net_4059[745] = \ENCODER_TMR_RESET:control_out_1\[837]
Removing Rhs of wire Net_4059[745] = \ENCODER_TMR_RESET:control_1\[857]
Removing Lhs of wire \Encoder_L0_Timer:TimerUDB:cs_addr_2\[746] = Net_4059[745]
Removing Lhs of wire \Encoder_L0_Timer:TimerUDB:cs_addr_1\[747] = \Encoder_L0_Timer:TimerUDB:trig_reg\[734]
Removing Lhs of wire \Encoder_L0_Timer:TimerUDB:cs_addr_0\[748] = \Encoder_L0_Timer:TimerUDB:per_zero\[726]
Removing Rhs of wire Net_1428[832] = \Encoder_R0_Timer:Net_53\[862]
Removing Rhs of wire Net_1428[832] = \Encoder_R0_Timer:TimerUDB:tc_reg_i\[894]
Removing Lhs of wire \ENCODER_TMR_RESET:clk\[833] = zero[35]
Removing Lhs of wire \ENCODER_TMR_RESET:rst\[834] = zero[35]
Removing Rhs of wire Net_4060[835] = \ENCODER_TMR_RESET:control_out_0\[836]
Removing Rhs of wire Net_4060[835] = \ENCODER_TMR_RESET:control_0\[858]
Removing Lhs of wire \Encoder_R0_Timer:TimerUDB:ctrl_enable\[876] = \Encoder_R0_Timer:TimerUDB:control_7\[868]
Removing Lhs of wire \Encoder_R0_Timer:TimerUDB:ctrl_cmode_1\[878] = zero[35]
Removing Lhs of wire \Encoder_R0_Timer:TimerUDB:ctrl_cmode_0\[879] = tmpOE__PWM_R_CW_net_0[30]
Removing Rhs of wire \Encoder_R0_Timer:TimerUDB:timer_enable\[887] = \Encoder_R0_Timer:TimerUDB:runmode_enable\[899]
Removing Rhs of wire \Encoder_R0_Timer:TimerUDB:run_mode\[888] = \Encoder_R0_Timer:TimerUDB:hwEnable\[889]
Removing Lhs of wire \Encoder_R0_Timer:TimerUDB:run_mode\[888] = \Encoder_R0_Timer:TimerUDB:control_7\[868]
Removing Lhs of wire \Encoder_R0_Timer:TimerUDB:trigger_enable\[891] = tmpOE__PWM_R_CW_net_0[30]
Removing Lhs of wire \Encoder_R0_Timer:TimerUDB:tc_i\[893] = \Encoder_R0_Timer:TimerUDB:status_tc\[890]
Removing Rhs of wire Net_1427[897] = \Encoder_R0_Timer:TimerUDB:capture_out_reg_i\[896]
Removing Lhs of wire \Encoder_R0_Timer:TimerUDB:capt_fifo_load_int\[898] = \Encoder_R0_Timer:TimerUDB:capt_fifo_load\[886]
Removing Lhs of wire \Encoder_R0_Timer:TimerUDB:status_6\[901] = zero[35]
Removing Lhs of wire \Encoder_R0_Timer:TimerUDB:status_5\[902] = zero[35]
Removing Lhs of wire \Encoder_R0_Timer:TimerUDB:status_4\[903] = zero[35]
Removing Lhs of wire \Encoder_R0_Timer:TimerUDB:status_0\[904] = \Encoder_R0_Timer:TimerUDB:status_tc\[890]
Removing Lhs of wire \Encoder_R0_Timer:TimerUDB:status_1\[905] = \Encoder_R0_Timer:TimerUDB:capt_fifo_load\[886]
Removing Rhs of wire \Encoder_R0_Timer:TimerUDB:status_2\[906] = \Encoder_R0_Timer:TimerUDB:fifo_full\[907]
Removing Rhs of wire \Encoder_R0_Timer:TimerUDB:status_3\[908] = \Encoder_R0_Timer:TimerUDB:fifo_nempty\[909]
Removing Lhs of wire \Encoder_R0_Timer:TimerUDB:cs_addr_2\[911] = Net_4060[835]
Removing Lhs of wire \Encoder_R0_Timer:TimerUDB:cs_addr_1\[912] = \Encoder_R0_Timer:TimerUDB:trig_reg\[900]
Removing Lhs of wire \Encoder_R0_Timer:TimerUDB:cs_addr_0\[913] = \Encoder_R0_Timer:TimerUDB:per_zero\[892]
Removing Rhs of wire Net_1472[998] = \UART:BUART:tx_interrupt_out\[1020]
Removing Rhs of wire Net_1473[1002] = \UART:BUART:rx_interrupt_out\[1021]
Removing Lhs of wire \UART:Net_61\[1003] = \UART:Net_9\[1000]
Removing Lhs of wire Net_1470[1007] = zero[35]
Removing Lhs of wire \UART:BUART:tx_hd_send_break\[1008] = zero[35]
Removing Lhs of wire \UART:BUART:HalfDuplexSend\[1009] = zero[35]
Removing Lhs of wire \UART:BUART:FinalParityType_1\[1010] = zero[35]
Removing Lhs of wire \UART:BUART:FinalParityType_0\[1011] = tmpOE__PWM_R_CW_net_0[30]
Removing Lhs of wire \UART:BUART:FinalAddrMode_2\[1012] = zero[35]
Removing Lhs of wire \UART:BUART:FinalAddrMode_1\[1013] = zero[35]
Removing Lhs of wire \UART:BUART:FinalAddrMode_0\[1014] = zero[35]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark\[1015] = zero[35]
Removing Rhs of wire \UART:BUART:tx_bitclk_enable_pre\[1025] = \UART:BUART:tx_bitclk_dp\[1061]
Removing Lhs of wire \UART:BUART:tx_counter_tc\[1071] = \UART:BUART:tx_counter_dp\[1062]
Removing Lhs of wire \UART:BUART:tx_status_6\[1072] = zero[35]
Removing Lhs of wire \UART:BUART:tx_status_5\[1073] = zero[35]
Removing Lhs of wire \UART:BUART:tx_status_4\[1074] = zero[35]
Removing Lhs of wire \UART:BUART:tx_status_1\[1076] = \UART:BUART:tx_fifo_empty\[1039]
Removing Lhs of wire \UART:BUART:tx_status_3\[1078] = \UART:BUART:tx_fifo_notfull\[1038]
Removing Lhs of wire \UART:BUART:rx_count7_bit8_wire\[1138] = zero[35]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_3_1\[1146] = \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_1\[1157]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_3_0\[1148] = \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_0\[1158]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_4\[1149] = \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\[1174]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_5\[1150] = \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_0\[1188]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:a_1\[1151] = \UART:BUART:sRX:s23Poll:MODIN3_1\[1152]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN3_1\[1152] = \UART:BUART:pollcount_1\[1144]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:a_0\[1153] = \UART:BUART:sRX:s23Poll:MODIN3_0\[1154]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN3_0\[1154] = \UART:BUART:pollcount_0\[1147]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\[1160] = tmpOE__PWM_R_CW_net_0[30]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\[1161] = tmpOE__PWM_R_CW_net_0[30]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_1\[1162] = \UART:BUART:pollcount_1\[1144]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN4_1\[1163] = \UART:BUART:pollcount_1\[1144]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_0\[1164] = \UART:BUART:pollcount_0\[1147]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN4_0\[1165] = \UART:BUART:pollcount_0\[1147]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\[1166] = zero[35]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\[1167] = tmpOE__PWM_R_CW_net_0[30]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_1\[1168] = \UART:BUART:pollcount_1\[1144]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_0\[1169] = \UART:BUART:pollcount_0\[1147]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_1\[1170] = zero[35]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_0\[1171] = tmpOE__PWM_R_CW_net_0[30]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:newa_1\[1176] = \UART:BUART:pollcount_1\[1144]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN5_1\[1177] = \UART:BUART:pollcount_1\[1144]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:newa_0\[1178] = \UART:BUART:pollcount_0\[1147]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN5_0\[1179] = \UART:BUART:pollcount_0\[1147]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_1\[1180] = tmpOE__PWM_R_CW_net_0[30]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_0\[1181] = zero[35]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:dataa_1\[1182] = \UART:BUART:pollcount_1\[1144]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:dataa_0\[1183] = \UART:BUART:pollcount_0\[1147]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:datab_1\[1184] = tmpOE__PWM_R_CW_net_0[30]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:datab_0\[1185] = zero[35]
Removing Lhs of wire \UART:BUART:rx_status_1\[1192] = zero[35]
Removing Rhs of wire \UART:BUART:rx_status_2\[1193] = \UART:BUART:rx_parity_error_status\[1194]
Removing Rhs of wire \UART:BUART:rx_status_3\[1195] = \UART:BUART:rx_stop_bit_error\[1196]
Removing Lhs of wire \UART:BUART:sRX:cmp_vv_vv_MODGEN_6\[1206] = \UART:BUART:sRX:MODULE_6:g2:a0:lta_0\[1255]
Removing Lhs of wire \UART:BUART:sRX:cmp_vv_vv_MODGEN_7\[1210] = \UART:BUART:sRX:MODULE_7:g1:a0:xneq\[1277]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newa_6\[1211] = zero[35]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newa_5\[1212] = zero[35]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newa_4\[1213] = zero[35]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newa_3\[1214] = \UART:BUART:sRX:MODIN6_6\[1215]
Removing Lhs of wire \UART:BUART:sRX:MODIN6_6\[1215] = \UART:BUART:rx_count_6\[1133]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newa_2\[1216] = \UART:BUART:sRX:MODIN6_5\[1217]
Removing Lhs of wire \UART:BUART:sRX:MODIN6_5\[1217] = \UART:BUART:rx_count_5\[1134]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newa_1\[1218] = \UART:BUART:sRX:MODIN6_4\[1219]
Removing Lhs of wire \UART:BUART:sRX:MODIN6_4\[1219] = \UART:BUART:rx_count_4\[1135]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newa_0\[1220] = \UART:BUART:sRX:MODIN6_3\[1221]
Removing Lhs of wire \UART:BUART:sRX:MODIN6_3\[1221] = \UART:BUART:rx_count_3\[1136]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newb_6\[1222] = zero[35]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newb_5\[1223] = zero[35]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newb_4\[1224] = zero[35]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newb_3\[1225] = zero[35]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newb_2\[1226] = tmpOE__PWM_R_CW_net_0[30]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newb_1\[1227] = tmpOE__PWM_R_CW_net_0[30]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newb_0\[1228] = zero[35]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:dataa_6\[1229] = zero[35]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:dataa_5\[1230] = zero[35]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:dataa_4\[1231] = zero[35]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:dataa_3\[1232] = \UART:BUART:rx_count_6\[1133]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:dataa_2\[1233] = \UART:BUART:rx_count_5\[1134]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:dataa_1\[1234] = \UART:BUART:rx_count_4\[1135]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:dataa_0\[1235] = \UART:BUART:rx_count_3\[1136]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:datab_6\[1236] = zero[35]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:datab_5\[1237] = zero[35]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:datab_4\[1238] = zero[35]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:datab_3\[1239] = zero[35]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:datab_2\[1240] = tmpOE__PWM_R_CW_net_0[30]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:datab_1\[1241] = tmpOE__PWM_R_CW_net_0[30]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:datab_0\[1242] = zero[35]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g1:a0:newa_0\[1257] = \UART:BUART:rx_postpoll\[1092]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g1:a0:newb_0\[1258] = \UART:BUART:rx_parity_bit\[1209]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g1:a0:dataa_0\[1259] = \UART:BUART:rx_postpoll\[1092]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g1:a0:datab_0\[1260] = \UART:BUART:rx_parity_bit\[1209]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:a_0\[1261] = \UART:BUART:rx_postpoll\[1092]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:b_0\[1262] = \UART:BUART:rx_parity_bit\[1209]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_0\[1264] = tmpOE__PWM_R_CW_net_0[30]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:eq_0\[1265] = \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:xnor_array_0\[1263]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:eqi_0\[1266] = \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:xnor_array_0\[1263]
Removing Lhs of wire tmpOE__Rx_1_net_0[1288] = tmpOE__PWM_R_CW_net_0[30]
Removing Lhs of wire tmpOE__Tx_1_net_0[1293] = tmpOE__PWM_R_CW_net_0[30]
Removing Lhs of wire \ROBOT_ID_REG:status_0\[1302] = Net_1506[1303]
Removing Lhs of wire \ROBOT_ID_REG:status_1\[1304] = Net_1507[1305]
Removing Lhs of wire \ROBOT_ID_REG:status_2\[1306] = Net_1508[1307]
Removing Lhs of wire \ROBOT_ID_REG:status_3\[1308] = Net_1509[1309]
Removing Lhs of wire \ROBOT_ID_REG:status_4\[1310] = zero[35]
Removing Lhs of wire \ROBOT_ID_REG:status_5\[1311] = zero[35]
Removing Lhs of wire \ROBOT_ID_REG:status_6\[1312] = zero[35]
Removing Lhs of wire \ROBOT_ID_REG:status_7\[1313] = zero[35]
Removing Lhs of wire tmpOE__DIP_0_net_0[1318] = tmpOE__PWM_R_CW_net_0[30]
Removing Lhs of wire tmpOE__DIP_1_net_0[1323] = tmpOE__PWM_R_CW_net_0[30]
Removing Lhs of wire tmpOE__DIP_2_net_0[1328] = tmpOE__PWM_R_CW_net_0[30]
Removing Lhs of wire tmpOE__DIP_3_net_0[1333] = tmpOE__PWM_R_CW_net_0[30]
Removing Lhs of wire tmpOE__Encoder_R1_net_0[1338] = tmpOE__PWM_R_CW_net_0[30]
Removing Lhs of wire tmpOE__Encoder_L1_net_0[1344] = tmpOE__PWM_R_CW_net_0[30]
Removing Lhs of wire \USBUART:tmpOE__Dm_net_0\[1354] = tmpOE__PWM_R_CW_net_0[30]
Removing Lhs of wire \USBUART:tmpOE__Dp_net_0\[1361] = tmpOE__PWM_R_CW_net_0[30]
Removing Lhs of wire \PWM_L:PWMUDB:min_kill_reg\\D\[1413] = tmpOE__PWM_R_CW_net_0[30]
Removing Lhs of wire \PWM_L:PWMUDB:prevCapture\\D\[1414] = zero[35]
Removing Lhs of wire \PWM_L:PWMUDB:trig_last\\D\[1415] = zero[35]
Removing Lhs of wire \PWM_L:PWMUDB:ltch_kill_reg\\D\[1418] = tmpOE__PWM_R_CW_net_0[30]
Removing Lhs of wire \PWM_L:PWMUDB:pwm_i_reg\\D\[1421] = \PWM_L:PWMUDB:pwm_i\[152]
Removing Lhs of wire \PWM_L:PWMUDB:pwm1_i_reg\\D\[1422] = \PWM_L:PWMUDB:pwm1_i\[154]
Removing Lhs of wire \PWM_L:PWMUDB:pwm2_i_reg\\D\[1423] = \PWM_L:PWMUDB:pwm2_i\[156]
Removing Lhs of wire \PWM_R:PWMUDB:min_kill_reg\\D\[1425] = tmpOE__PWM_R_CW_net_0[30]
Removing Lhs of wire \PWM_R:PWMUDB:prevCapture\\D\[1426] = zero[35]
Removing Lhs of wire \PWM_R:PWMUDB:trig_last\\D\[1427] = zero[35]
Removing Lhs of wire \PWM_R:PWMUDB:ltch_kill_reg\\D\[1430] = tmpOE__PWM_R_CW_net_0[30]
Removing Lhs of wire \PWM_R:PWMUDB:pwm_i_reg\\D\[1433] = \PWM_R:PWMUDB:pwm_i\[462]
Removing Lhs of wire \PWM_R:PWMUDB:pwm1_i_reg\\D\[1434] = \PWM_R:PWMUDB:pwm1_i\[464]
Removing Lhs of wire \PWM_R:PWMUDB:pwm2_i_reg\\D\[1435] = \PWM_R:PWMUDB:pwm2_i\[466]
Removing Lhs of wire \Encoder_L0_Timer:TimerUDB:capture_last\\D\[1437] = Net_4035[681]
Removing Lhs of wire \Encoder_L0_Timer:TimerUDB:tc_reg_i\\D\[1438] = \Encoder_L0_Timer:TimerUDB:status_tc\[724]
Removing Lhs of wire \Encoder_L0_Timer:TimerUDB:hwEnable_reg\\D\[1439] = \Encoder_L0_Timer:TimerUDB:control_7\[702]
Removing Lhs of wire \Encoder_L0_Timer:TimerUDB:capture_out_reg_i\\D\[1440] = \Encoder_L0_Timer:TimerUDB:capt_fifo_load\[720]
Removing Lhs of wire \Encoder_R0_Timer:TimerUDB:capture_last\\D\[1441] = Net_4023[687]
Removing Lhs of wire \Encoder_R0_Timer:TimerUDB:tc_reg_i\\D\[1442] = \Encoder_R0_Timer:TimerUDB:status_tc\[890]
Removing Lhs of wire \Encoder_R0_Timer:TimerUDB:hwEnable_reg\\D\[1443] = \Encoder_R0_Timer:TimerUDB:control_7\[868]
Removing Lhs of wire \Encoder_R0_Timer:TimerUDB:capture_out_reg_i\\D\[1444] = \Encoder_R0_Timer:TimerUDB:capt_fifo_load\[886]
Removing Lhs of wire \UART:BUART:reset_reg\\D\[1445] = zero[35]
Removing Lhs of wire \UART:BUART:rx_bitclk\\D\[1460] = \UART:BUART:rx_bitclk_pre\[1127]
Removing Lhs of wire \UART:BUART:rx_break_status\\D\[1470] = zero[35]

------------------------------------------------------
Aliased 0 equations, 307 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for 'tmpOE__PWM_R_CW_net_0' (cost = 0):
tmpOE__PWM_R_CW_net_0 <=  ('1') ;

Note:  Expanding virtual equation for '\PWM_L:PWMUDB:cmp1\' (cost = 0):
\PWM_L:PWMUDB:cmp1\ <= (\PWM_L:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_L:PWMUDB:cmp2\' (cost = 0):
\PWM_L:PWMUDB:cmp2\ <= (\PWM_L:PWMUDB:cmp2_less\);

Note:  Expanding virtual equation for '\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_L:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_L:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\PWM_L:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \PWM_L:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_L:PWMUDB:dith_count_1\ and \PWM_L:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_R:PWMUDB:compare1\' (cost = 2):
\PWM_R:PWMUDB:compare1\ <= (\PWM_R:PWMUDB:cmp1_less\
	OR \PWM_R:PWMUDB:cmp1_eq\);

Note:  Expanding virtual equation for '\PWM_R:PWMUDB:compare2\' (cost = 2):
\PWM_R:PWMUDB:compare2\ <= (\PWM_R:PWMUDB:cmp2_less\
	OR \PWM_R:PWMUDB:cmp2_eq\);

Note:  Expanding virtual equation for '\PWM_R:PWMUDB:cmp1\' (cost = 2):
\PWM_R:PWMUDB:cmp1\ <= (\PWM_R:PWMUDB:cmp1_less\
	OR \PWM_R:PWMUDB:cmp1_eq\);

Note:  Expanding virtual equation for '\PWM_R:PWMUDB:cmp2\' (cost = 2):
\PWM_R:PWMUDB:cmp2\ <= (\PWM_R:PWMUDB:cmp2_less\
	OR \PWM_R:PWMUDB:cmp2_eq\);

Note:  Expanding virtual equation for '\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_R:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_R:PWMUDB:MODULE_2:g2:a0:s_0\' (cost = 0):
\PWM_R:PWMUDB:MODULE_2:g2:a0:s_0\ <= (not \PWM_R:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_R:PWMUDB:dith_count_1\ and \PWM_R:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Encoder_L0_Timer:TimerUDB:fifo_load_polarized\' (cost = 1):
\Encoder_L0_Timer:TimerUDB:fifo_load_polarized\ <= ((not \Encoder_L0_Timer:TimerUDB:capture_last\ and Net_4035));

Note:  Expanding virtual equation for '\Encoder_L0_Timer:TimerUDB:timer_enable\' (cost = 0):
\Encoder_L0_Timer:TimerUDB:timer_enable\ <= (\Encoder_L0_Timer:TimerUDB:control_7\);

Note:  Expanding virtual equation for '\Encoder_R0_Timer:TimerUDB:fifo_load_polarized\' (cost = 1):
\Encoder_R0_Timer:TimerUDB:fifo_load_polarized\ <= ((not \Encoder_R0_Timer:TimerUDB:capture_last\ and Net_4023));

Note:  Expanding virtual equation for '\Encoder_R0_Timer:TimerUDB:timer_enable\' (cost = 0):
\Encoder_R0_Timer:TimerUDB:timer_enable\ <= (\Encoder_R0_Timer:TimerUDB:control_7\);

Note:  Expanding virtual equation for '\UART:BUART:rx_addressmatch\' (cost = 0):
\UART:BUART:rx_addressmatch\ <= (\UART:BUART:rx_addressmatch2\
	OR \UART:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART:BUART:rx_bitclk_pre\' (cost = 1):
\UART:BUART:rx_bitclk_pre\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART:BUART:rx_bitclk_pre16x\ <= ((not \UART:BUART:rx_count_2\ and \UART:BUART:rx_count_1\ and \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_poll_bit1\' (cost = 1):
\UART:BUART:rx_poll_bit1\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_poll_bit2\' (cost = 1):
\UART:BUART:rx_poll_bit2\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:pollingrange\' (cost = 4):
\UART:BUART:pollingrange\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_0\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_0\ <= (not \UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\ <= (\UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_1\ <= (not \UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g2:a0:lta_6\' (cost = 0):
\UART:BUART:sRX:MODULE_6:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g2:a0:gta_6\' (cost = 0):
\UART:BUART:sRX:MODULE_6:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g2:a0:lta_5\' (cost = 0):
\UART:BUART:sRX:MODULE_6:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g2:a0:gta_5\' (cost = 0):
\UART:BUART:sRX:MODULE_6:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g2:a0:lta_4\' (cost = 0):
\UART:BUART:sRX:MODULE_6:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g2:a0:gta_4\' (cost = 0):
\UART:BUART:sRX:MODULE_6:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g2:a0:lta_3\' (cost = 0):
\UART:BUART:sRX:MODULE_6:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g2:a0:gta_3\' (cost = 0):
\UART:BUART:sRX:MODULE_6:g2:a0:gta_3\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g2:a0:lta_2\' (cost = 1):
\UART:BUART:sRX:MODULE_6:g2:a0:lta_2\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g2:a0:gta_2\' (cost = 0):
\UART:BUART:sRX:MODULE_6:g2:a0:gta_2\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g2:a0:lta_1\' (cost = 2):
\UART:BUART:sRX:MODULE_6:g2:a0:lta_1\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\)
	OR (not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:MODULE_6:g2:a0:gta_1\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g2:a0:lta_0\' (cost = 4):
\UART:BUART:sRX:MODULE_6:g2:a0:lta_0\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\)
	OR (not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\PWM_L:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\PWM_L:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \PWM_L:PWMUDB:dith_count_0\ and \PWM_L:PWMUDB:dith_count_1\)
	OR (not \PWM_L:PWMUDB:dith_count_1\ and \PWM_L:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_R:PWMUDB:MODULE_2:g2:a0:s_1\' (cost = 2):
\PWM_R:PWMUDB:MODULE_2:g2:a0:s_1\ <= ((not \PWM_R:PWMUDB:dith_count_0\ and \PWM_R:PWMUDB:dith_count_1\)
	OR (not \PWM_R:PWMUDB:dith_count_1\ and \PWM_R:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\' (cost = 4):
\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\ <= ((not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_0\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_0\ <= (not \UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_1\' (cost = 2):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_1\ <= ((not \UART:BUART:pollcount_0\ and \UART:BUART:pollcount_1\)
	OR (not \UART:BUART:pollcount_1\ and \UART:BUART:pollcount_0\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Virtual signal \UART:BUART:rx_postpoll\ with ( cost: 112 or cost_inv: 2)  > 90 or with size: 2 > 102 has been made a (soft) node.
\UART:BUART:rx_postpoll\ <= (\UART:BUART:pollcount_1\
	OR (Net_1471 and \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:xnor_array_0\' (cost = 2):
\UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:xnor_array_0\ <= ((not \UART:BUART:rx_postpoll\ and not \UART:BUART:rx_parity_bit\)
	OR (\UART:BUART:rx_postpoll\ and \UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_1\' (cost = 2):
\UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_1\ <= ((not \UART:BUART:rx_postpoll\ and not \UART:BUART:rx_parity_bit\)
	OR (\UART:BUART:rx_postpoll\ and \UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_7:g1:a0:xneq\' (cost = 2):
\UART:BUART:sRX:MODULE_7:g1:a0:xneq\ <= ((not \UART:BUART:rx_parity_bit\ and \UART:BUART:rx_postpoll\)
	OR (not \UART:BUART:rx_postpoll\ and \UART:BUART:rx_parity_bit\));


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 89 signals.
	Turned 1 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \PWM_L:PWMUDB:final_capture\ to zero
Aliasing \PWM_L:PWMUDB:pwm_i\ to zero
Aliasing \PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_R:PWMUDB:final_capture\ to zero
Aliasing \PWM_R:PWMUDB:pwm_i\ to zero
Aliasing \PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \UART:BUART:rx_status_0\ to zero
Aliasing \UART:BUART:rx_status_6\ to zero
Aliasing \UART:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART:BUART:rx_addr_match_status\\D\ to zero
Removing Lhs of wire \PWM_L:PWMUDB:final_capture\[117] = zero[35]
Removing Lhs of wire \PWM_L:PWMUDB:pwm_i\[152] = zero[35]
Removing Lhs of wire \PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[331] = zero[35]
Removing Lhs of wire \PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[341] = zero[35]
Removing Lhs of wire \PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[351] = zero[35]
Removing Lhs of wire \PWM_R:PWMUDB:final_capture\[427] = zero[35]
Removing Lhs of wire \PWM_R:PWMUDB:pwm_i\[462] = zero[35]
Removing Lhs of wire \PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\[641] = zero[35]
Removing Lhs of wire \PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\[651] = zero[35]
Removing Lhs of wire \PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\[661] = zero[35]
Removing Lhs of wire \Encoder_L0_Timer:TimerUDB:trig_reg\[734] = \Encoder_L0_Timer:TimerUDB:control_7\[702]
Removing Lhs of wire \Encoder_R0_Timer:TimerUDB:trig_reg\[900] = \Encoder_R0_Timer:TimerUDB:control_7\[868]
Removing Rhs of wire \UART:BUART:rx_bitclk_enable\[1091] = \UART:BUART:rx_bitclk\[1139]
Removing Lhs of wire \UART:BUART:rx_status_0\[1190] = zero[35]
Removing Lhs of wire \UART:BUART:rx_status_6\[1199] = zero[35]
Removing Lhs of wire \PWM_L:PWMUDB:runmode_enable\\D\[1416] = \PWM_L:PWMUDB:control_7\[64]
Removing Lhs of wire \PWM_R:PWMUDB:runmode_enable\\D\[1428] = \PWM_R:PWMUDB:control_7\[374]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark_last\\D\[1452] = \UART:BUART:tx_ctrl_mark_last\[1082]
Removing Lhs of wire \UART:BUART:rx_markspace_status\\D\[1464] = zero[35]
Removing Lhs of wire \UART:BUART:rx_addr_match_status\\D\[1467] = zero[35]
Removing Lhs of wire \UART:BUART:rx_markspace_pre\\D\[1468] = \UART:BUART:rx_markspace_pre\[1203]

------------------------------------------------------
Aliased 0 equations, 21 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\bscj\Documents\Curtis\Robotics Project\Robot_PSoC_test.cydsn\Robot_PSoC_test.cydsn\Robot_PSoC_test.cyprj" -dcpsoc3 Robot_PSoC_test.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 2s.168ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.4.0.80, Family: PSoC3, Started at: Friday, 26 February 2021 21:42:08
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\bscj\Documents\Curtis\Robotics Project\Robot_PSoC_test.cydsn\Robot_PSoC_test.cydsn\Robot_PSoC_test.cyprj -d CY8C5888LTI-LP097 Robot_PSoC_test.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.019ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \PWM_L:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_L:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_L:PWMUDB:pwm_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_R:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_R:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_R:PWMUDB:pwm_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_break_status\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_2'. Fanout=0, Signal=Net_1510
    Digital Clock 1: Automatic-assigning  clock 'UART_IntClock'. Fanout=1, Signal=\UART:Net_9\
    Digital Clock 2: Automatic-assigning  clock 'Clock_3'. Fanout=4, Signal=Net_4058
    Digital Clock 3: Automatic-assigning  clock 'Clock_1'. Fanout=2, Signal=Net_2860
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \PWM_L:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \PWM_R:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \Encoder_L0_Timer:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_3 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_3, EnableOut: Constant 1
    UDB Clk/Enable \Encoder_L0_Timer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_3 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_3, EnableOut: Constant 1
    UDB Clk/Enable \Encoder_R0_Timer:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_3 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_3, EnableOut: Constant 1
    UDB Clk/Enable \Encoder_R0_Timer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_3 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_3, EnableOut: Constant 1
    UDB Clk/Enable \UART:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_IntClock, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART:BUART:rx_address_detected\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_address_detected\ (fanout=0)

    Removing \UART:BUART:rx_markspace_pre\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART:BUART:rx_state_1\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_state_1\ (fanout=11)

    Removing \UART:BUART:tx_mark\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_mark\ (fanout=0)


Removing unused cells resulting from optimization
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = PWM_R_CW(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PWM_R_CW(0)__PA ,
            pin_input => Net_1543 ,
            pad => PWM_R_CW(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PWM_L_CW(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PWM_L_CW(0)__PA ,
            pin_input => Net_1542 ,
            pad => PWM_L_CW(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PWM_R_CCW(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PWM_R_CCW(0)__PA ,
            pin_input => Net_976 ,
            pad => PWM_R_CCW(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PWM_L_CCW(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PWM_L_CCW(0)__PA ,
            pin_input => Net_1541 ,
            pad => PWM_L_CCW(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Encoder_L0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Encoder_L0(0)__PA ,
            fb => Net_4035 ,
            pad => Encoder_L0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Encoder_R0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Encoder_R0(0)__PA ,
            fb => Net_4023 ,
            pad => Encoder_R0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_1(0)__PA ,
            fb => Net_1471 ,
            pad => Rx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_1(0)__PA ,
            pin_input => Net_1466 ,
            pad => Tx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DIP_0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DIP_0(0)__PA ,
            fb => Net_1506 ,
            pad => DIP_0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DIP_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DIP_1(0)__PA ,
            fb => Net_1507 ,
            pad => DIP_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DIP_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DIP_2(0)__PA ,
            fb => Net_1508 ,
            pad => DIP_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DIP_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DIP_3(0)__PA ,
            fb => Net_1509 ,
            pad => DIP_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Encoder_R1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: RISING
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, PORT_INTERRUPT
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Encoder_R1(0)__PA ,
            pad => Encoder_R1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Encoder_L1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: RISING
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, PORT_INTERRUPT
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Encoder_L1(0)__PA ,
            pad => Encoder_L1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \USBUART:Dm(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: USB_D_MINUS
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBUART:Dm(0)\__PA ,
            analog_term => \USBUART:Net_597\ ,
            pad => \USBUART:Dm(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \USBUART:Dp(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: USB_D_PLUS
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBUART:Dp(0)\__PA ,
            analog_term => \USBUART:Net_1000\ ,
            pad => \USBUART:Dp(0)_PAD\ );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\Encoder_L0_Timer:TimerUDB:capt_fifo_load\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_4035 * \Encoder_L0_Timer:TimerUDB:control_7\ * 
              !\Encoder_L0_Timer:TimerUDB:capture_last\
        );
        Output = \Encoder_L0_Timer:TimerUDB:capt_fifo_load\ (fanout=3)

    MacroCell: Name=\Encoder_L0_Timer:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Encoder_L0_Timer:TimerUDB:control_7\ * 
              \Encoder_L0_Timer:TimerUDB:per_zero\
        );
        Output = \Encoder_L0_Timer:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\Encoder_R0_Timer:TimerUDB:capt_fifo_load\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_4023 * \Encoder_R0_Timer:TimerUDB:control_7\ * 
              !\Encoder_R0_Timer:TimerUDB:capture_last\
        );
        Output = \Encoder_R0_Timer:TimerUDB:capt_fifo_load\ (fanout=3)

    MacroCell: Name=\Encoder_R0_Timer:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Encoder_R0_Timer:TimerUDB:control_7\ * 
              \Encoder_R0_Timer:TimerUDB:per_zero\
        );
        Output = \Encoder_R0_Timer:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=Net_1466, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:txn\
        );
        Output = Net_1466 (fanout=1)

    MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART:BUART:pollcount_1\
            + Net_1471 * \UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_postpoll\ (fanout=5)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\UART:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_load_fifo\ * \UART:BUART:rx_fifofull\
        );
        Output = \UART:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_fifonotempty\ * \UART:BUART:rx_state_stop1_reg\
        );
        Output = \UART:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\PWM_L:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2860) => Global
            Reset  = (Net_1139)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_L:PWMUDB:control_7\
        );
        Output = \PWM_L:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=Net_1542, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2860) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_L:PWMUDB:runmode_enable\ * \PWM_L:PWMUDB:cmp1_less\
        );
        Output = Net_1542 (fanout=1)

    MacroCell: Name=Net_1541, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2860) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_L:PWMUDB:runmode_enable\ * \PWM_L:PWMUDB:cmp2_less\
        );
        Output = Net_1541 (fanout=1)

    MacroCell: Name=\PWM_R:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2860) => Global
            Reset  = (Net_973)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_R:PWMUDB:control_7\
        );
        Output = \PWM_R:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=Net_1543, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_2860) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PWM_R:PWMUDB:runmode_enable\ * \PWM_R:PWMUDB:cmp1_eq\
            + \PWM_R:PWMUDB:runmode_enable\ * \PWM_R:PWMUDB:cmp1_less\
        );
        Output = Net_1543 (fanout=1)

    MacroCell: Name=Net_976, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_2860) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PWM_R:PWMUDB:runmode_enable\ * \PWM_R:PWMUDB:cmp2_eq\
            + \PWM_R:PWMUDB:runmode_enable\ * \PWM_R:PWMUDB:cmp2_less\
        );
        Output = Net_976 (fanout=1)

    MacroCell: Name=\Encoder_L0_Timer:TimerUDB:capture_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4058) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_4035
        );
        Output = \Encoder_L0_Timer:TimerUDB:capture_last\ (fanout=2)

    MacroCell: Name=Net_1481, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4058) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Encoder_L0_Timer:TimerUDB:control_7\ * 
              \Encoder_L0_Timer:TimerUDB:per_zero\
        );
        Output = Net_1481 (fanout=1)

    MacroCell: Name=Net_1398, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4058) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_4035 * \Encoder_L0_Timer:TimerUDB:control_7\ * 
              !\Encoder_L0_Timer:TimerUDB:capture_last\
        );
        Output = Net_1398 (fanout=1)

    MacroCell: Name=\Encoder_R0_Timer:TimerUDB:capture_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4058) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_4023
        );
        Output = \Encoder_R0_Timer:TimerUDB:capture_last\ (fanout=2)

    MacroCell: Name=Net_1428, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4058) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Encoder_R0_Timer:TimerUDB:control_7\ * 
              \Encoder_R0_Timer:TimerUDB:per_zero\
        );
        Output = Net_1428 (fanout=1)

    MacroCell: Name=Net_1427, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4058) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_4023 * \Encoder_R0_Timer:TimerUDB:control_7\ * 
              !\Encoder_R0_Timer:TimerUDB:capture_last\
        );
        Output = Net_1427 (fanout=1)

    MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 7
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\ * 
              \UART:BUART:tx_parity_bit\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_state_0\ * \UART:BUART:tx_counter_dp\ * 
              !\UART:BUART:tx_parity_bit\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_bitclk\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\ * 
              !\UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:txn\ (fanout=3)

    MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=9)

    MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * !\UART:BUART:tx_fifo_empty\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * !\UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=9)

    MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=8)

    MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=5)

    MacroCell: Name=\UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_ctrl_mark_last\ (fanout=11)

    MacroCell: Name=\UART:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\ * 
              \UART:BUART:tx_parity_bit\
        );
        Output = \UART:BUART:tx_parity_bit\ (fanout=2)

    MacroCell: Name=\UART:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_postpoll\ * 
              !\UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_0\ (fanout=11)

    MacroCell: Name=\UART:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_3\ (fanout=10)

    MacroCell: Name=\UART:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !Net_1471 * 
              \UART:BUART:rx_last\
        );
        Output = \UART:BUART:rx_state_2\ (fanout=10)

    MacroCell: Name=\UART:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:rx_count_0\
        );
        Output = \UART:BUART:rx_bitclk_enable\ (fanout=9)

    MacroCell: Name=\UART:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:pollcount_1\ * Net_1471 * \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !Net_1471
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_1\ (fanout=2)

    MacroCell: Name=\UART:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * !Net_1471 * 
              \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * Net_1471 * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_0\ (fanout=3)

    MacroCell: Name=\UART:BUART:rx_status_2\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * \UART:BUART:rx_parity_error_pre\
        );
        Output = \UART:BUART:rx_status_2\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_postpoll\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_postpoll\ * 
              !\UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * 
              \UART:BUART:rx_parity_error_pre\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_postpoll\ * 
              \UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_parity_error_pre\ * \UART:BUART:rx_parity_bit\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_postpoll\ * 
              \UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_parity_error_pre\ * !\UART:BUART:rx_parity_bit\
        );
        Output = \UART:BUART:rx_parity_error_pre\ (fanout=2)

    MacroCell: Name=\UART:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1471
        );
        Output = \UART:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_postpoll\ * 
              !\UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * 
              \UART:BUART:rx_parity_bit\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_postpoll\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_parity_bit\ (fanout=2)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\PWM_L:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_2860 ,
            cs_addr_2 => \PWM_L:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_L:PWMUDB:runmode_enable\ ,
            cs_addr_0 => Net_1139 ,
            cl0_comb => \PWM_L:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_L:PWMUDB:tc_i\ ,
            cl1_comb => \PWM_L:PWMUDB:cmp2_less\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM_R:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_2860 ,
            cs_addr_2 => \PWM_R:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_R:PWMUDB:runmode_enable\ ,
            cs_addr_0 => Net_973 ,
            ce0_comb => \PWM_R:PWMUDB:cmp1_eq\ ,
            cl0_comb => \PWM_R:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_R:PWMUDB:tc_i\ ,
            ce1_comb => \PWM_R:PWMUDB:cmp2_eq\ ,
            cl1_comb => \PWM_R:PWMUDB:cmp2_less\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Encoder_L0_Timer:TimerUDB:sT16:timerdp:u0\
        PORT MAP (
            clock => Net_4058 ,
            cs_addr_2 => Net_4059 ,
            cs_addr_1 => \Encoder_L0_Timer:TimerUDB:control_7\ ,
            cs_addr_0 => \Encoder_L0_Timer:TimerUDB:per_zero\ ,
            f0_load => \Encoder_L0_Timer:TimerUDB:capt_fifo_load\ ,
            chain_out => \Encoder_L0_Timer:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Encoder_L0_Timer:TimerUDB:sT16:timerdp:u1\

    datapathcell: Name =\Encoder_L0_Timer:TimerUDB:sT16:timerdp:u1\
        PORT MAP (
            clock => Net_4058 ,
            cs_addr_2 => Net_4059 ,
            cs_addr_1 => \Encoder_L0_Timer:TimerUDB:control_7\ ,
            cs_addr_0 => \Encoder_L0_Timer:TimerUDB:per_zero\ ,
            f0_load => \Encoder_L0_Timer:TimerUDB:capt_fifo_load\ ,
            z0_comb => \Encoder_L0_Timer:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Encoder_L0_Timer:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Encoder_L0_Timer:TimerUDB:status_2\ ,
            chain_in => \Encoder_L0_Timer:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Encoder_L0_Timer:TimerUDB:sT16:timerdp:u0\

    datapathcell: Name =\Encoder_R0_Timer:TimerUDB:sT16:timerdp:u0\
        PORT MAP (
            clock => Net_4058 ,
            cs_addr_2 => Net_4060 ,
            cs_addr_1 => \Encoder_R0_Timer:TimerUDB:control_7\ ,
            cs_addr_0 => \Encoder_R0_Timer:TimerUDB:per_zero\ ,
            f0_load => \Encoder_R0_Timer:TimerUDB:capt_fifo_load\ ,
            chain_out => \Encoder_R0_Timer:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Encoder_R0_Timer:TimerUDB:sT16:timerdp:u1\

    datapathcell: Name =\Encoder_R0_Timer:TimerUDB:sT16:timerdp:u1\
        PORT MAP (
            clock => Net_4058 ,
            cs_addr_2 => Net_4060 ,
            cs_addr_1 => \Encoder_R0_Timer:TimerUDB:control_7\ ,
            cs_addr_0 => \Encoder_R0_Timer:TimerUDB:per_zero\ ,
            f0_load => \Encoder_R0_Timer:TimerUDB:capt_fifo_load\ ,
            z0_comb => \Encoder_R0_Timer:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Encoder_R0_Timer:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Encoder_R0_Timer:TimerUDB:status_2\ ,
            chain_in => \Encoder_R0_Timer:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Encoder_R0_Timer:TimerUDB:sT16:timerdp:u0\

    datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_2 => \UART:BUART:tx_state_1\ ,
            cs_addr_1 => \UART:BUART:tx_state_0\ ,
            cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_0 => \UART:BUART:counter_load_not\ ,
            ce0_reg => \UART:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_2 => \UART:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART:BUART:rx_state_0\ ,
            cs_addr_0 => \UART:BUART:rx_bitclk_enable\ ,
            route_si => \UART:BUART:rx_postpoll\ ,
            f0_load => \UART:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">

    ------------------------------------------------------------
    Status register listing
    ------------------------------------------------------------

    statuscell: Name =\ROBOT_ID_REG:sts:sts_reg\
        PORT MAP (
            status_3 => Net_1509 ,
            status_2 => Net_1508 ,
            status_1 => Net_1507 ,
            status_0 => Net_1506 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\Encoder_L0_Timer:TimerUDB:rstSts:stsreg\
        PORT MAP (
            reset => Net_4059 ,
            clock => Net_4058 ,
            status_3 => \Encoder_L0_Timer:TimerUDB:status_3\ ,
            status_2 => \Encoder_L0_Timer:TimerUDB:status_2\ ,
            status_1 => \Encoder_L0_Timer:TimerUDB:capt_fifo_load\ ,
            status_0 => \Encoder_L0_Timer:TimerUDB:status_tc\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Encoder_R0_Timer:TimerUDB:rstSts:stsreg\
        PORT MAP (
            reset => Net_4060 ,
            clock => Net_4058 ,
            status_3 => \Encoder_R0_Timer:TimerUDB:status_3\ ,
            status_2 => \Encoder_R0_Timer:TimerUDB:status_2\ ,
            status_1 => \Encoder_R0_Timer:TimerUDB:capt_fifo_load\ ,
            status_0 => \Encoder_R0_Timer:TimerUDB:status_tc\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART:Net_9\ ,
            status_3 => \UART:BUART:tx_fifo_notfull\ ,
            status_2 => \UART:BUART:tx_status_2\ ,
            status_1 => \UART:BUART:tx_fifo_empty\ ,
            status_0 => \UART:BUART:tx_status_0\ ,
            interrupt => Net_1472 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART:Net_9\ ,
            status_5 => \UART:BUART:rx_status_5\ ,
            status_4 => \UART:BUART:rx_status_4\ ,
            status_3 => \UART:BUART:rx_status_3\ ,
            status_2 => \UART:BUART:rx_status_2\ ,
            interrupt => Net_1473 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\PWM_RESET:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \PWM_RESET:control_7\ ,
            control_6 => \PWM_RESET:control_6\ ,
            control_5 => \PWM_RESET:control_5\ ,
            control_4 => \PWM_RESET:control_4\ ,
            control_3 => \PWM_RESET:control_3\ ,
            control_2 => \PWM_RESET:control_2\ ,
            control_1 => Net_1139 ,
            control_0 => Net_973 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\PWM_L:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_2860 ,
            control_7 => \PWM_L:PWMUDB:control_7\ ,
            control_6 => \PWM_L:PWMUDB:control_6\ ,
            control_5 => \PWM_L:PWMUDB:control_5\ ,
            control_4 => \PWM_L:PWMUDB:control_4\ ,
            control_3 => \PWM_L:PWMUDB:control_3\ ,
            control_2 => \PWM_L:PWMUDB:control_2\ ,
            control_1 => \PWM_L:PWMUDB:control_1\ ,
            control_0 => \PWM_L:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_R:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_2860 ,
            control_7 => \PWM_R:PWMUDB:control_7\ ,
            control_6 => \PWM_R:PWMUDB:control_6\ ,
            control_5 => \PWM_R:PWMUDB:control_5\ ,
            control_4 => \PWM_R:PWMUDB:control_4\ ,
            control_3 => \PWM_R:PWMUDB:control_3\ ,
            control_2 => \PWM_R:PWMUDB:control_2\ ,
            control_1 => \PWM_R:PWMUDB:control_1\ ,
            control_0 => \PWM_R:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Encoder_L0_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_4058 ,
            control_7 => \Encoder_L0_Timer:TimerUDB:control_7\ ,
            control_6 => \Encoder_L0_Timer:TimerUDB:control_6\ ,
            control_5 => \Encoder_L0_Timer:TimerUDB:control_5\ ,
            control_4 => \Encoder_L0_Timer:TimerUDB:control_4\ ,
            control_3 => \Encoder_L0_Timer:TimerUDB:control_3\ ,
            control_2 => \Encoder_L0_Timer:TimerUDB:control_2\ ,
            control_1 => \Encoder_L0_Timer:TimerUDB:control_1\ ,
            control_0 => \Encoder_L0_Timer:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\ENCODER_TMR_RESET:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \ENCODER_TMR_RESET:control_7\ ,
            control_6 => \ENCODER_TMR_RESET:control_6\ ,
            control_5 => \ENCODER_TMR_RESET:control_5\ ,
            control_4 => \ENCODER_TMR_RESET:control_4\ ,
            control_3 => \ENCODER_TMR_RESET:control_3\ ,
            control_2 => \ENCODER_TMR_RESET:control_2\ ,
            control_1 => Net_4059 ,
            control_0 => Net_4060 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Encoder_R0_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_4058 ,
            control_7 => \Encoder_R0_Timer:TimerUDB:control_7\ ,
            control_6 => \Encoder_R0_Timer:TimerUDB:control_6\ ,
            control_5 => \Encoder_R0_Timer:TimerUDB:control_5\ ,
            control_4 => \Encoder_R0_Timer:TimerUDB:control_4\ ,
            control_3 => \Encoder_R0_Timer:TimerUDB:control_3\ ,
            control_2 => \Encoder_R0_Timer:TimerUDB:control_2\ ,
            control_1 => \Encoder_R0_Timer:TimerUDB:control_1\ ,
            control_0 => \Encoder_R0_Timer:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART:Net_9\ ,
            load => \UART:BUART:rx_counter_load\ ,
            count_6 => \UART:BUART:rx_count_6\ ,
            count_5 => \UART:BUART:rx_count_5\ ,
            count_4 => \UART:BUART:rx_count_4\ ,
            count_3 => \UART:BUART:rx_count_3\ ,
            count_2 => \UART:BUART:rx_count_2\ ,
            count_1 => \UART:BUART:rx_count_1\ ,
            count_0 => \UART:BUART:rx_count_0\ ,
            tc => \UART:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =ENCODER_R0_OVF_ISR
        PORT MAP (
            interrupt => Net_1428 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =ENCODER_L0_OVF_ISR
        PORT MAP (
            interrupt => Net_1481 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\UART:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_1472 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\UART:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_1473 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =tx_isr
        PORT MAP (
            interrupt => Net_1472 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =rx_isr
        PORT MAP (
            interrupt => Net_1473 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =ENC_R0_ISR
        PORT MAP (
            interrupt => Net_1427 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =ENC_L0_ISR
        PORT MAP (
            interrupt => Net_1398 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =ENC_L1_ISR
        PORT MAP (
            interrupt => Net_3645 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =ENC_R1_ISR
        PORT MAP (
            interrupt => Net_3646 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:dp_int\
        PORT MAP (
            interrupt => \USBUART:Net_1010\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:ep_3\
        PORT MAP (
            interrupt => \USBUART:ep_int_3\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:ep_2\
        PORT MAP (
            interrupt => \USBUART:ep_int_2\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:ep_1\
        PORT MAP (
            interrupt => \USBUART:ep_int_1\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:ep_0\
        PORT MAP (
            interrupt => \USBUART:ep_int_0\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:bus_reset\
        PORT MAP (
            interrupt => \USBUART:Net_1876\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:arb_int\
        PORT MAP (
            interrupt => \USBUART:Net_1889\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:sof_int\
        PORT MAP (
            interrupt => Net_3930 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    4 :    4 :    8 : 50.00 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :   18 :   14 :   32 : 56.25 %
IO                            :   19 :   29 :   48 : 39.58 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    1 :    0 :    1 : 100.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   44 :  148 :  192 : 22.92 %
  Unique P-terms              :   66 :  318 :  384 : 17.19 %
  Total P-terms               :   74 :      :      :        
  Datapath Cells              :    9 :   15 :   24 : 37.50 %
  Status Cells                :    6 :   18 :   24 : 25.00 %
    Status Registers          :    1 :      :      :        
    StatusI Registers         :    4 :      :      :        
    Routed Count7 Load/Enable :    1 :      :      :        
  Control Cells               :    7 :   17 :   24 : 29.17 %
    Control Registers         :    6 :      :      :        
    Count7 Cells              :    1 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.267ms
Tech Mapping phase: Elapsed time ==> 0s.354ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_0@[IOP=(3)][IoId=(0)] : DIP_0(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : DIP_1(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : DIP_2(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : DIP_3(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : Encoder_L0(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : Encoder_L1(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : Encoder_R0(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : Encoder_R1(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : PWM_L_CCW(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : PWM_L_CW(0) (fixed)
IO_4@[IOP=(15)][IoId=(4)] : PWM_R_CCW(0) (fixed)
IO_5@[IOP=(15)][IoId=(5)] : PWM_R_CW(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : Rx_1(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Tx_1(0) (fixed)
IO_7@[IOP=(15)][IoId=(7)] : \USBUART:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USBUART:Dp(0)\ (fixed)
USB[0]@[FFB(USB,0)] : \USBUART:USB\
Analog Placement phase: Elapsed time ==> 0s.045ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.338ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 1.2 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   18 :   30 :   48 :  37.50%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            5.94
                   Pterms :            3.94
               Macrocells :            2.44
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.002ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.100ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         10 :       8.10 :       4.40
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=2, #inputs=5, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:pollcount_1\ * Net_1471 * \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !Net_1471
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART:BUART:pollcount_1\
            + Net_1471 * \UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_postpoll\ (fanout=5)
        Properties               : 
        {
            soft = 1
        }
}

LAB@[UDB=(0,0)][LB=1] #macrocells=2, #inputs=5, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * !Net_1471 * 
              \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * Net_1471 * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_0\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:rx_count_0\
        );
        Output = \UART:BUART:rx_bitclk_enable\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

controlcell: Name =\PWM_R:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_2860 ,
        control_7 => \PWM_R:PWMUDB:control_7\ ,
        control_6 => \PWM_R:PWMUDB:control_6\ ,
        control_5 => \PWM_R:PWMUDB:control_5\ ,
        control_4 => \PWM_R:PWMUDB:control_4\ ,
        control_3 => \PWM_R:PWMUDB:control_3\ ,
        control_2 => \PWM_R:PWMUDB:control_2\ ,
        control_1 => \PWM_R:PWMUDB:control_1\ ,
        control_0 => \PWM_R:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=3, #inputs=6, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=Net_1543, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_2860) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PWM_R:PWMUDB:runmode_enable\ * \PWM_R:PWMUDB:cmp1_eq\
            + \PWM_R:PWMUDB:runmode_enable\ * \PWM_R:PWMUDB:cmp1_less\
        );
        Output = Net_1543 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_976, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_2860) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PWM_R:PWMUDB:runmode_enable\ * \PWM_R:PWMUDB:cmp2_eq\
            + \PWM_R:PWMUDB:runmode_enable\ * \PWM_R:PWMUDB:cmp2_less\
        );
        Output = Net_976 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_R:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2860) => Global
            Reset  = (Net_973)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_R:PWMUDB:control_7\
        );
        Output = \PWM_R:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_R:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_2860 ,
        cs_addr_2 => \PWM_R:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_R:PWMUDB:runmode_enable\ ,
        cs_addr_0 => Net_973 ,
        ce0_comb => \PWM_R:PWMUDB:cmp1_eq\ ,
        cl0_comb => \PWM_R:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_R:PWMUDB:tc_i\ ,
        ce1_comb => \PWM_R:PWMUDB:cmp2_eq\ ,
        cl1_comb => \PWM_R:PWMUDB:cmp2_less\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_RESET:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \PWM_RESET:control_7\ ,
        control_6 => \PWM_RESET:control_6\ ,
        control_5 => \PWM_RESET:control_5\ ,
        control_4 => \PWM_RESET:control_4\ ,
        control_3 => \PWM_RESET:control_3\ ,
        control_2 => \PWM_RESET:control_2\ ,
        control_1 => Net_1139 ,
        control_0 => Net_973 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=1] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_1541, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2860) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_L:PWMUDB:runmode_enable\ * \PWM_L:PWMUDB:cmp2_less\
        );
        Output = Net_1541 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_L:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2860) => Global
            Reset  = (Net_1139)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_L:PWMUDB:control_7\
        );
        Output = \PWM_L:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_1542, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2860) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_L:PWMUDB:runmode_enable\ * \PWM_L:PWMUDB:cmp1_less\
        );
        Output = Net_1542 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_L:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_2860 ,
        cs_addr_2 => \PWM_L:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_L:PWMUDB:runmode_enable\ ,
        cs_addr_0 => Net_1139 ,
        cl0_comb => \PWM_L:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_L:PWMUDB:tc_i\ ,
        cl1_comb => \PWM_L:PWMUDB:cmp2_less\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_L:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_2860 ,
        control_7 => \PWM_L:PWMUDB:control_7\ ,
        control_6 => \PWM_L:PWMUDB:control_6\ ,
        control_5 => \PWM_L:PWMUDB:control_5\ ,
        control_4 => \PWM_L:PWMUDB:control_4\ ,
        control_3 => \PWM_L:PWMUDB:control_3\ ,
        control_2 => \PWM_L:PWMUDB:control_2\ ,
        control_1 => \PWM_L:PWMUDB:control_1\ ,
        control_0 => \PWM_L:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=3, #inputs=9, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_postpoll\ * 
              !\UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_0\ (fanout=11)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_3\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_postpoll\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,0)][LB=1] #macrocells=3, #inputs=8, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_parity_bit\, Mode=(T-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_postpoll\ * 
              !\UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * 
              \UART:BUART:rx_parity_bit\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_postpoll\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_parity_bit\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_parity_error_pre\, Mode=(T-Register) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_postpoll\ * 
              !\UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * 
              \UART:BUART:rx_parity_error_pre\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_postpoll\ * 
              \UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_parity_error_pre\ * \UART:BUART:rx_parity_bit\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_postpoll\ * 
              \UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_parity_error_pre\ * !\UART:BUART:rx_parity_bit\
        );
        Output = \UART:BUART:rx_parity_error_pre\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_status_2\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * \UART:BUART:rx_parity_error_pre\
        );
        Output = \UART:BUART:rx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_2 => \UART:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART:BUART:rx_state_0\ ,
        cs_addr_0 => \UART:BUART:rx_bitclk_enable\ ,
        route_si => \UART:BUART:rx_postpoll\ ,
        f0_load => \UART:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\UART:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART:Net_9\ ,
        load => \UART:BUART:rx_counter_load\ ,
        count_6 => \UART:BUART:rx_count_6\ ,
        count_5 => \UART:BUART:rx_count_5\ ,
        count_4 => \UART:BUART:rx_count_4\ ,
        count_3 => \UART:BUART:rx_count_3\ ,
        count_2 => \UART:BUART:rx_count_2\ ,
        count_1 => \UART:BUART:rx_count_1\ ,
        count_0 => \UART:BUART:rx_count_0\ ,
        tc => \UART:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=3, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * !\UART:BUART:tx_fifo_empty\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * !\UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,1)][LB=1] #macrocells=4, #inputs=9, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_fifonotempty\ * \UART:BUART:rx_state_stop1_reg\
        );
        Output = \UART:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_1466, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:txn\
        );
        Output = Net_1466 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_load_fifo\ * \UART:BUART:rx_fifofull\
        );
        Output = \UART:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_0 => \UART:BUART:counter_load_not\ ,
        ce0_reg => \UART:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART:Net_9\ ,
        status_5 => \UART:BUART:rx_status_5\ ,
        status_4 => \UART:BUART:rx_status_4\ ,
        status_3 => \UART:BUART:rx_status_3\ ,
        status_2 => \UART:BUART:rx_status_2\ ,
        interrupt => Net_1473 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=2, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 7
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\ * 
              \UART:BUART:tx_parity_bit\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_state_0\ * \UART:BUART:tx_counter_dp\ * 
              !\UART:BUART:tx_parity_bit\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_bitclk\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\ * 
              !\UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:txn\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,2)][LB=1] #macrocells=4, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_parity_bit\, Mode=(T-Register) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\ * 
              \UART:BUART:tx_parity_bit\
        );
        Output = \UART:BUART:tx_parity_bit\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(1,2)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=5)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_2 => \UART:BUART:tx_state_1\ ,
        cs_addr_1 => \UART:BUART:tx_state_0\ ,
        cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART:Net_9\ ,
        status_3 => \UART:BUART:tx_fifo_notfull\ ,
        status_2 => \UART:BUART:tx_status_2\ ,
        status_1 => \UART:BUART:tx_fifo_empty\ ,
        status_0 => \UART:BUART:tx_status_0\ ,
        interrupt => Net_1472 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\Encoder_R0_Timer:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Encoder_R0_Timer:TimerUDB:control_7\ * 
              \Encoder_R0_Timer:TimerUDB:per_zero\
        );
        Output = \Encoder_R0_Timer:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,0)][LB=1] #macrocells=2, #inputs=7, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !Net_1471 * 
              \UART:BUART:rx_last\
        );
        Output = \UART:BUART:rx_state_2\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_last\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1471
        );
        Output = \UART:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\Encoder_R0_Timer:TimerUDB:sT16:timerdp:u0\
    PORT MAP (
        clock => Net_4058 ,
        cs_addr_2 => Net_4060 ,
        cs_addr_1 => \Encoder_R0_Timer:TimerUDB:control_7\ ,
        cs_addr_0 => \Encoder_R0_Timer:TimerUDB:per_zero\ ,
        f0_load => \Encoder_R0_Timer:TimerUDB:capt_fifo_load\ ,
        chain_out => \Encoder_R0_Timer:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Encoder_R0_Timer:TimerUDB:sT16:timerdp:u1\

statusicell: Name =\Encoder_R0_Timer:TimerUDB:rstSts:stsreg\
    PORT MAP (
        reset => Net_4060 ,
        clock => Net_4058 ,
        status_3 => \Encoder_R0_Timer:TimerUDB:status_3\ ,
        status_2 => \Encoder_R0_Timer:TimerUDB:status_2\ ,
        status_1 => \Encoder_R0_Timer:TimerUDB:capt_fifo_load\ ,
        status_0 => \Encoder_R0_Timer:TimerUDB:status_tc\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Encoder_R0_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_4058 ,
        control_7 => \Encoder_R0_Timer:TimerUDB:control_7\ ,
        control_6 => \Encoder_R0_Timer:TimerUDB:control_6\ ,
        control_5 => \Encoder_R0_Timer:TimerUDB:control_5\ ,
        control_4 => \Encoder_R0_Timer:TimerUDB:control_4\ ,
        control_3 => \Encoder_R0_Timer:TimerUDB:control_3\ ,
        control_2 => \Encoder_R0_Timer:TimerUDB:control_2\ ,
        control_1 => \Encoder_R0_Timer:TimerUDB:control_1\ ,
        control_0 => \Encoder_R0_Timer:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=3, #inputs=7, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\Encoder_L0_Timer:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Encoder_L0_Timer:TimerUDB:control_7\ * 
              \Encoder_L0_Timer:TimerUDB:per_zero\
        );
        Output = \Encoder_L0_Timer:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_ctrl_mark_last\ (fanout=11)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,1)][LB=1] #macrocells=2, #inputs=7, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Encoder_L0_Timer:TimerUDB:capt_fifo_load\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_4035 * \Encoder_L0_Timer:TimerUDB:control_7\ * 
              !\Encoder_L0_Timer:TimerUDB:capture_last\
        );
        Output = \Encoder_L0_Timer:TimerUDB:capt_fifo_load\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Encoder_L0_Timer:TimerUDB:sT16:timerdp:u1\
    PORT MAP (
        clock => Net_4058 ,
        cs_addr_2 => Net_4059 ,
        cs_addr_1 => \Encoder_L0_Timer:TimerUDB:control_7\ ,
        cs_addr_0 => \Encoder_L0_Timer:TimerUDB:per_zero\ ,
        f0_load => \Encoder_L0_Timer:TimerUDB:capt_fifo_load\ ,
        z0_comb => \Encoder_L0_Timer:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \Encoder_L0_Timer:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \Encoder_L0_Timer:TimerUDB:status_2\ ,
        chain_in => \Encoder_L0_Timer:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Encoder_L0_Timer:TimerUDB:sT16:timerdp:u0\

statusicell: Name =\Encoder_L0_Timer:TimerUDB:rstSts:stsreg\
    PORT MAP (
        reset => Net_4059 ,
        clock => Net_4058 ,
        status_3 => \Encoder_L0_Timer:TimerUDB:status_3\ ,
        status_2 => \Encoder_L0_Timer:TimerUDB:status_2\ ,
        status_1 => \Encoder_L0_Timer:TimerUDB:capt_fifo_load\ ,
        status_0 => \Encoder_L0_Timer:TimerUDB:status_tc\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Encoder_L0_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_4058 ,
        control_7 => \Encoder_L0_Timer:TimerUDB:control_7\ ,
        control_6 => \Encoder_L0_Timer:TimerUDB:control_6\ ,
        control_5 => \Encoder_L0_Timer:TimerUDB:control_5\ ,
        control_4 => \Encoder_L0_Timer:TimerUDB:control_4\ ,
        control_3 => \Encoder_L0_Timer:TimerUDB:control_3\ ,
        control_2 => \Encoder_L0_Timer:TimerUDB:control_2\ ,
        control_1 => \Encoder_L0_Timer:TimerUDB:control_1\ ,
        control_0 => \Encoder_L0_Timer:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_1428, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4058) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Encoder_R0_Timer:TimerUDB:control_7\ * 
              \Encoder_R0_Timer:TimerUDB:per_zero\
        );
        Output = Net_1428 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_1427, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4058) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_4023 * \Encoder_R0_Timer:TimerUDB:control_7\ * 
              !\Encoder_R0_Timer:TimerUDB:capture_last\
        );
        Output = Net_1427 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,0)][LB=1] #macrocells=1, #inputs=3, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\Encoder_R0_Timer:TimerUDB:capt_fifo_load\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_4023 * \Encoder_R0_Timer:TimerUDB:control_7\ * 
              !\Encoder_R0_Timer:TimerUDB:capture_last\
        );
        Output = \Encoder_R0_Timer:TimerUDB:capt_fifo_load\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Encoder_R0_Timer:TimerUDB:sT16:timerdp:u1\
    PORT MAP (
        clock => Net_4058 ,
        cs_addr_2 => Net_4060 ,
        cs_addr_1 => \Encoder_R0_Timer:TimerUDB:control_7\ ,
        cs_addr_0 => \Encoder_R0_Timer:TimerUDB:per_zero\ ,
        f0_load => \Encoder_R0_Timer:TimerUDB:capt_fifo_load\ ,
        z0_comb => \Encoder_R0_Timer:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \Encoder_R0_Timer:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \Encoder_R0_Timer:TimerUDB:status_2\ ,
        chain_in => \Encoder_R0_Timer:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Encoder_R0_Timer:TimerUDB:sT16:timerdp:u0\

statuscell: Name =\ROBOT_ID_REG:sts:sts_reg\
    PORT MAP (
        status_3 => Net_1509 ,
        status_2 => Net_1508 ,
        status_1 => Net_1507 ,
        status_0 => Net_1506 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

controlcell: Name =\ENCODER_TMR_RESET:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \ENCODER_TMR_RESET:control_7\ ,
        control_6 => \ENCODER_TMR_RESET:control_6\ ,
        control_5 => \ENCODER_TMR_RESET:control_5\ ,
        control_4 => \ENCODER_TMR_RESET:control_4\ ,
        control_3 => \ENCODER_TMR_RESET:control_3\ ,
        control_2 => \ENCODER_TMR_RESET:control_2\ ,
        control_1 => Net_4059 ,
        control_0 => Net_4060 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=1, #inputs=3, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_1398, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4058) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_4035 * \Encoder_L0_Timer:TimerUDB:control_7\ * 
              !\Encoder_L0_Timer:TimerUDB:capture_last\
        );
        Output = Net_1398 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,1)][LB=1] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Encoder_L0_Timer:TimerUDB:capture_last\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4058) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_4035
        );
        Output = \Encoder_L0_Timer:TimerUDB:capture_last\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Encoder_R0_Timer:TimerUDB:capture_last\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4058) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_4023
        );
        Output = \Encoder_R0_Timer:TimerUDB:capture_last\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_1481, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4058) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Encoder_L0_Timer:TimerUDB:control_7\ * 
              \Encoder_L0_Timer:TimerUDB:per_zero\
        );
        Output = Net_1481 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Encoder_L0_Timer:TimerUDB:sT16:timerdp:u0\
    PORT MAP (
        clock => Net_4058 ,
        cs_addr_2 => Net_4059 ,
        cs_addr_1 => \Encoder_L0_Timer:TimerUDB:control_7\ ,
        cs_addr_0 => \Encoder_L0_Timer:TimerUDB:per_zero\ ,
        f0_load => \Encoder_L0_Timer:TimerUDB:capt_fifo_load\ ,
        chain_out => \Encoder_L0_Timer:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Encoder_L0_Timer:TimerUDB:sT16:timerdp:u1\

UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =ENCODER_L0_OVF_ISR
        PORT MAP (
            interrupt => Net_1481 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =ENCODER_R0_OVF_ISR
        PORT MAP (
            interrupt => Net_1428 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =ENC_L0_ISR
        PORT MAP (
            interrupt => Net_1398 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =ENC_R0_ISR
        PORT MAP (
            interrupt => Net_1427 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(4)] 
    interrupt: Name =ENC_L1_ISR
        PORT MAP (
            interrupt => Net_3645 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(5)] 
    interrupt: Name =\UART:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_1473 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(6)] 
    interrupt: Name =ENC_R1_ISR
        PORT MAP (
            interrupt => Net_3646 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(7)] 
    interrupt: Name =\UART:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_1472 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(8)] 
    interrupt: Name =\USBUART:ep_1\
        PORT MAP (
            interrupt => \USBUART:ep_int_1\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(9)] 
    interrupt: Name =\USBUART:ep_2\
        PORT MAP (
            interrupt => \USBUART:ep_int_2\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(10)] 
    interrupt: Name =\USBUART:ep_3\
        PORT MAP (
            interrupt => \USBUART:ep_int_3\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(11)] 
    interrupt: Name =rx_isr
        PORT MAP (
            interrupt => Net_1473 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(12)] 
    interrupt: Name =\USBUART:dp_int\
        PORT MAP (
            interrupt => \USBUART:Net_1010\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(13)] 
    interrupt: Name =tx_isr
        PORT MAP (
            interrupt => Net_1472 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(21)] 
    interrupt: Name =\USBUART:sof_int\
        PORT MAP (
            interrupt => Net_3930 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(22)] 
    interrupt: Name =\USBUART:arb_int\
        PORT MAP (
            interrupt => \USBUART:Net_1889\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(23)] 
    interrupt: Name =\USBUART:bus_reset\
        PORT MAP (
            interrupt => \USBUART:Net_1876\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(24)] 
    interrupt: Name =\USBUART:ep_0\
        PORT MAP (
            interrupt => \USBUART:ep_int_0\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 generates interrupt for logical port:
    logicalport: Name =Encoder_L1
        PORT MAP (
            in_clock_en => tmpOE__PWM_R_CW_net_0 ,
            in_reset => zero ,
            out_clock_en => tmpOE__PWM_R_CW_net_0 ,
            out_reset => zero ,
            interrupt => Net_3645 );
        Properties:
        {
            drive_mode = "001"
            ibuf_enabled = "1"
            id = "94835a1a-8332-4c18-89d0-e8eae8cff89b"
            init_dr_st = "0"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "0"
            input_sync_mode = "0"
            intr_mode = "01"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=0]: 
Pin : Name = Encoder_L1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: RISING
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, PORT_INTERRUPT
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Encoder_L1(0)__PA ,
        pad => Encoder_L1(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
Port 2 generates interrupt for logical port:
    logicalport: Name =Encoder_R1
        PORT MAP (
            in_clock_en => tmpOE__PWM_R_CW_net_0 ,
            in_reset => zero ,
            out_clock_en => tmpOE__PWM_R_CW_net_0 ,
            out_reset => zero ,
            interrupt => Net_3646 );
        Properties:
        {
            drive_mode = "001"
            ibuf_enabled = "1"
            id = "76812379-d8ca-47a6-9308-8c7c37f4712b"
            init_dr_st = "0"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "0"
            input_sync_mode = "0"
            intr_mode = "01"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=0]: 
Pin : Name = PWM_L_CCW(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PWM_L_CCW(0)__PA ,
        pin_input => Net_1541 ,
        pad => PWM_L_CCW(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = PWM_L_CW(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PWM_L_CW(0)__PA ,
        pin_input => Net_1542 ,
        pad => PWM_L_CW(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Encoder_R1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: RISING
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, PORT_INTERRUPT
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Encoder_R1(0)__PA ,
        pad => Encoder_R1(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = DIP_0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DIP_0(0)__PA ,
        fb => Net_1506 ,
        pad => DIP_0(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = DIP_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DIP_1(0)__PA ,
        fb => Net_1507 ,
        pad => DIP_1(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = DIP_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DIP_2(0)__PA ,
        fb => Net_1508 ,
        pad => DIP_2(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = DIP_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DIP_3(0)__PA ,
        fb => Net_1509 ,
        pad => DIP_3(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Encoder_L0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Encoder_L0(0)__PA ,
        fb => Net_4035 ,
        pad => Encoder_L0(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=1]: 
Pin : Name = Encoder_R0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Encoder_R0(0)__PA ,
        fb => Net_4023 ,
        pad => Encoder_R0(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Rx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_1(0)__PA ,
        fb => Net_1471 ,
        pad => Rx_1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Tx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_1(0)__PA ,
        pin_input => Net_1466 ,
        pad => Tx_1(0)_PAD );
    Properties:
    {
    }

Port 15 generates interrupt for logical port:
    logicalport: Name =\USBUART:Dp\
        PORT MAP (
            in_clock_en => tmpOE__PWM_R_CW_net_0 ,
            in_reset => zero ,
            out_clock_en => tmpOE__PWM_R_CW_net_0 ,
            out_reset => zero ,
            interrupt => \USBUART:Net_1010\ ,
            in_clock => ClockBlock_BUS_CLK );
        Properties:
        {
            drive_mode = "000"
            ibuf_enabled = "0"
            id = "beca5e2d-f70f-4900-a4db-7eca1ed3126e/618a72fc-5ddd-4df5-958f-a3d55102db42"
            init_dr_st = "1"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "1"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=4]: 
Pin : Name = PWM_R_CCW(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PWM_R_CCW(0)__PA ,
        pin_input => Net_976 ,
        pad => PWM_R_CCW(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = PWM_R_CW(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PWM_R_CW(0)__PA ,
        pin_input => Net_1543 ,
        pad => PWM_R_CW(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \USBUART:Dp(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: USB_D_PLUS
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBUART:Dp(0)\__PA ,
        analog_term => \USBUART:Net_1000\ ,
        pad => \USBUART:Dp(0)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \USBUART:Dm(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: USB_D_MINUS
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBUART:Dm(0)\__PA ,
        analog_term => \USBUART:Net_597\ ,
        pad => \USBUART:Dm(0)_PAD\ );
    Properties:
    {
    }

ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_1510 ,
            dclk_0 => Net_1510_local ,
            dclk_glb_1 => \UART:Net_9\ ,
            dclk_1 => \UART:Net_9_local\ ,
            dclk_glb_2 => Net_4058 ,
            dclk_2 => Net_4058_local ,
            dclk_glb_3 => Net_2860 ,
            dclk_3 => Net_2860_local );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: 
    USB Block @ F(USB,0): 
    usbcell: Name =\USBUART:USB\
        PORT MAP (
            dp => \USBUART:Net_1000\ ,
            dm => \USBUART:Net_597\ ,
            sof_int => Net_3930 ,
            arb_int => \USBUART:Net_1889\ ,
            usb_int => \USBUART:Net_1876\ ,
            ept_int_8 => \USBUART:ep_int_8\ ,
            ept_int_7 => \USBUART:ep_int_7\ ,
            ept_int_6 => \USBUART:ep_int_6\ ,
            ept_int_5 => \USBUART:ep_int_5\ ,
            ept_int_4 => \USBUART:ep_int_4\ ,
            ept_int_3 => \USBUART:ep_int_3\ ,
            ept_int_2 => \USBUART:ep_int_2\ ,
            ept_int_1 => \USBUART:ep_int_1\ ,
            ept_int_0 => \USBUART:ep_int_0\ ,
            ord_int => \USBUART:Net_95\ ,
            dma_req_7 => \USBUART:dma_request_7\ ,
            dma_req_6 => \USBUART:dma_request_6\ ,
            dma_req_5 => \USBUART:dma_request_5\ ,
            dma_req_4 => \USBUART:dma_request_4\ ,
            dma_req_3 => \USBUART:dma_request_3\ ,
            dma_req_2 => \USBUART:dma_request_2\ ,
            dma_req_1 => \USBUART:dma_request_1\ ,
            dma_req_0 => \USBUART:dma_request_0\ ,
            dma_termin => \USBUART:dma_terminate\ );
        Properties:
        {
            cy_registers = ""
        }
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                 | 
Port | Pin | Fixed |      Type |       Drive Mode |            Name | Connections
-----+-----+-------+-----------+------------------+-----------------+---------------------------
   0 |   0 |     * |    RISING |     HI_Z_DIGITAL |   Encoder_L1(0) | 
-----+-----+-------+-----------+------------------+-----------------+---------------------------
   2 |   0 |     * |      NONE |         CMOS_OUT |    PWM_L_CCW(0) | In(Net_1541)
     |   1 |     * |      NONE |         CMOS_OUT |     PWM_L_CW(0) | In(Net_1542)
     |   6 |     * |    RISING |     HI_Z_DIGITAL |   Encoder_R1(0) | 
-----+-----+-------+-----------+------------------+-----------------+---------------------------
   3 |   0 |     * |      NONE |     HI_Z_DIGITAL |        DIP_0(0) | FB(Net_1506)
     |   1 |     * |      NONE |     HI_Z_DIGITAL |        DIP_1(0) | FB(Net_1507)
     |   2 |     * |      NONE |     HI_Z_DIGITAL |        DIP_2(0) | FB(Net_1508)
     |   3 |     * |      NONE |     HI_Z_DIGITAL |        DIP_3(0) | FB(Net_1509)
     |   7 |     * |      NONE |     HI_Z_DIGITAL |   Encoder_L0(0) | FB(Net_4035)
-----+-----+-------+-----------+------------------+-----------------+---------------------------
  12 |   1 |     * |      NONE |     HI_Z_DIGITAL |   Encoder_R0(0) | FB(Net_4023)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |         Rx_1(0) | FB(Net_1471)
     |   7 |     * |      NONE |         CMOS_OUT |         Tx_1(0) | In(Net_1466)
-----+-----+-------+-----------+------------------+-----------------+---------------------------
  15 |   4 |     * |      NONE |         CMOS_OUT |    PWM_R_CCW(0) | In(Net_976)
     |   5 |     * |      NONE |         CMOS_OUT |     PWM_R_CW(0) | In(Net_1543)
     |   6 |     * |   FALLING |      HI_Z_ANALOG | \USBUART:Dp(0)\ | Analog(\USBUART:Net_1000\)
     |   7 |     * |      NONE |      HI_Z_ANALOG | \USBUART:Dm(0)\ | Analog(\USBUART:Net_597\)
------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.208ms
Digital Placement phase: Elapsed time ==> 1s.872ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "Robot_PSoC_test_r.vh2" --pcf-path "Robot_PSoC_test.pco" --des-name "Robot_PSoC_test" --dsf-path "Robot_PSoC_test.dsf" --sdc-path "Robot_PSoC_test.sdc" --lib-path "Robot_PSoC_test_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 2s.073ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.180ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.039ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Robot_PSoC_test_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.471ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.244ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 5s.654ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 5s.655ms
API generation phase: Elapsed time ==> 2s.738ms
Dependency generation phase: Elapsed time ==> 0s.012ms
Cleanup phase: Elapsed time ==> 0s.000ms
