$date
	Sun Jan  7 10:41:45 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb $end
$var wire 16 ! doutb [15:0] $end
$var wire 16 " douta [15:0] $end
$var reg 15 # addra [14:0] $end
$var reg 15 $ addrb [14:0] $end
$var reg 1 % clk $end
$var reg 16 & dina [15:0] $end
$var reg 16 ' dinb [15:0] $end
$var reg 1 ( wea $end
$var reg 1 ) web $end
$scope module tdp $end
$var wire 15 * addra [14:0] $end
$var wire 15 + addrb [14:0] $end
$var wire 1 % clka $end
$var wire 1 % clkb $end
$var wire 16 , dina [15:0] $end
$var wire 16 - dinb [15:0] $end
$var wire 16 . douta [15:0] $end
$var wire 16 / doutb [15:0] $end
$var wire 1 ( wea $end
$var wire 1 ) web $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx /
bx .
b0 -
b0 ,
b0 +
b0 *
0)
0(
b0 '
b0 &
0%
b0 $
b0 #
bx "
bx !
$end
#5000
b11101000 "
b11101000 .
1(
b11101000 &
b11101000 ,
b1010 #
b1010 *
1%
#10000
0%
#15000
1)
b101001100 '
b101001100 -
b1001 $
b1001 +
0(
b0 &
b0 ,
bx "
bx .
b0 #
b0 *
1%
#20000
0%
#25000
0)
b0 '
b0 -
b0 $
b0 +
1%
#30000
0%
#35000
1%
#40000
0%
#45000
1%
#50000
0%
#55000
1%
#60000
0%
#65000
1%
#70000
0%
#75000
1%
#80000
0%
#85000
1%
#90000
0%
#95000
1%
#100000
0%
#105000
1%
#110000
0%
#115000
1%
#120000
0%
#125000
1%
#130000
0%
#135000
b1001 #
b1001 *
b11101000 !
b11101000 /
b1010 $
b1010 +
1%
#140000
0%
#145000
1%
#150000
0%
#155000
1%
#160000
0%
#165000
1%
#170000
0%
#175000
1%
#180000
0%
#185000
1%
#190000
0%
#195000
1%
#200000
0%
