0.7
2020.2
May 22 2024
19:03:11
Z:/Developer/core/vivado/processor/processor.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,uvm,,,,,,
Z:/Developer/core/vivado/processor/processor.srcs/sim_1/new/testbench.sv,1735359220,systemVerilog,,,,processor_test,,uvm,,,,,,
Z:/Developer/core/vivado/processor/processor.srcs/sources_1/new/main.sv,1735365312,systemVerilog,,Z:/Developer/core/vivado/processor/processor.srcs/sim_1/new/testbench.sv,,main,,uvm,,,,,,
