ARM GAS  /tmp/ccMDYR0x.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f4xx_hal_msp.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_MspInit,"ax",%progbits
  18              		.align	1
  19              		.global	HAL_MspInit
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	HAL_MspInit:
  27              	.LFB130:
  28              		.file 1 "Core/Src/stm32f4xx_hal_msp.c"
   1:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f4xx_hal_msp.c **** /**
   3:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f4xx_hal_msp.c ****   * @file         stm32f4xx_hal_msp.c
   5:Core/Src/stm32f4xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f4xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f4xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f4xx_hal_msp.c ****   *
  10:Core/Src/stm32f4xx_hal_msp.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  11:Core/Src/stm32f4xx_hal_msp.c ****   * All rights reserved.</center></h2>
  12:Core/Src/stm32f4xx_hal_msp.c ****   *
  13:Core/Src/stm32f4xx_hal_msp.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  14:Core/Src/stm32f4xx_hal_msp.c ****   * the "License"; You may not use this file except in compliance with the
  15:Core/Src/stm32f4xx_hal_msp.c ****   * License. You may obtain a copy of the License at:
  16:Core/Src/stm32f4xx_hal_msp.c ****   *                        opensource.org/licenses/BSD-3-Clause
  17:Core/Src/stm32f4xx_hal_msp.c ****   *
  18:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
  19:Core/Src/stm32f4xx_hal_msp.c ****   */
  20:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Header */
  21:Core/Src/stm32f4xx_hal_msp.c **** 
  22:Core/Src/stm32f4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  23:Core/Src/stm32f4xx_hal_msp.c **** #include "main.h"
  24:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32f4xx_hal_msp.c **** 
  26:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32f4xx_hal_msp.c **** 
  28:Core/Src/stm32f4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN TD */
  30:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  /tmp/ccMDYR0x.s 			page 2


  31:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END TD */
  32:Core/Src/stm32f4xx_hal_msp.c **** 
  33:Core/Src/stm32f4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:Core/Src/stm32f4xx_hal_msp.c **** 
  36:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Define */
  37:Core/Src/stm32f4xx_hal_msp.c **** 
  38:Core/Src/stm32f4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:Core/Src/stm32f4xx_hal_msp.c **** 
  41:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Macro */
  42:Core/Src/stm32f4xx_hal_msp.c **** 
  43:Core/Src/stm32f4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32f4xx_hal_msp.c **** 
  46:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PV */
  47:Core/Src/stm32f4xx_hal_msp.c **** 
  48:Core/Src/stm32f4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32f4xx_hal_msp.c **** 
  51:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PFP */
  52:Core/Src/stm32f4xx_hal_msp.c **** 
  53:Core/Src/stm32f4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:Core/Src/stm32f4xx_hal_msp.c **** 
  56:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:Core/Src/stm32f4xx_hal_msp.c **** 
  58:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/stm32f4xx_hal_msp.c **** 
  60:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END 0 */
  61:Core/Src/stm32f4xx_hal_msp.c **** /**
  62:Core/Src/stm32f4xx_hal_msp.c ****   * Initializes the Global MSP.
  63:Core/Src/stm32f4xx_hal_msp.c ****   */
  64:Core/Src/stm32f4xx_hal_msp.c **** void HAL_MspInit(void)
  65:Core/Src/stm32f4xx_hal_msp.c **** {
  29              		.loc 1 65 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34 0000 82B0     		sub	sp, sp, #8
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 8
  66:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  67:Core/Src/stm32f4xx_hal_msp.c **** 
  68:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  69:Core/Src/stm32f4xx_hal_msp.c **** 
  70:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  37              		.loc 1 70 3 view .LVU1
  38              	.LBB2:
  39              		.loc 1 70 3 view .LVU2
  40 0002 0021     		movs	r1, #0
  41 0004 0091     		str	r1, [sp]
  42              		.loc 1 70 3 view .LVU3
  43 0006 0B4B     		ldr	r3, .L3
  44 0008 5A6C     		ldr	r2, [r3, #68]
  45 000a 42F48042 		orr	r2, r2, #16384
ARM GAS  /tmp/ccMDYR0x.s 			page 3


  46 000e 5A64     		str	r2, [r3, #68]
  47              		.loc 1 70 3 view .LVU4
  48 0010 5A6C     		ldr	r2, [r3, #68]
  49 0012 02F48042 		and	r2, r2, #16384
  50 0016 0092     		str	r2, [sp]
  51              		.loc 1 70 3 view .LVU5
  52 0018 009A     		ldr	r2, [sp]
  53              	.LBE2:
  54              		.loc 1 70 3 view .LVU6
  71:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  55              		.loc 1 71 3 view .LVU7
  56              	.LBB3:
  57              		.loc 1 71 3 view .LVU8
  58 001a 0191     		str	r1, [sp, #4]
  59              		.loc 1 71 3 view .LVU9
  60 001c 1A6C     		ldr	r2, [r3, #64]
  61 001e 42F08052 		orr	r2, r2, #268435456
  62 0022 1A64     		str	r2, [r3, #64]
  63              		.loc 1 71 3 view .LVU10
  64 0024 1B6C     		ldr	r3, [r3, #64]
  65 0026 03F08053 		and	r3, r3, #268435456
  66 002a 0193     		str	r3, [sp, #4]
  67              		.loc 1 71 3 view .LVU11
  68 002c 019B     		ldr	r3, [sp, #4]
  69              	.LBE3:
  70              		.loc 1 71 3 view .LVU12
  72:Core/Src/stm32f4xx_hal_msp.c **** 
  73:Core/Src/stm32f4xx_hal_msp.c ****   /* System interrupt init*/
  74:Core/Src/stm32f4xx_hal_msp.c **** 
  75:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  76:Core/Src/stm32f4xx_hal_msp.c **** 
  77:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  78:Core/Src/stm32f4xx_hal_msp.c **** }
  71              		.loc 1 78 1 is_stmt 0 view .LVU13
  72 002e 02B0     		add	sp, sp, #8
  73              	.LCFI1:
  74              		.cfi_def_cfa_offset 0
  75              		@ sp needed
  76 0030 7047     		bx	lr
  77              	.L4:
  78 0032 00BF     		.align	2
  79              	.L3:
  80 0034 00380240 		.word	1073887232
  81              		.cfi_endproc
  82              	.LFE130:
  84              		.section	.text.HAL_RTC_MspInit,"ax",%progbits
  85              		.align	1
  86              		.global	HAL_RTC_MspInit
  87              		.syntax unified
  88              		.thumb
  89              		.thumb_func
  90              		.fpu fpv4-sp-d16
  92              	HAL_RTC_MspInit:
  93              	.LVL0:
  94              	.LFB131:
  79:Core/Src/stm32f4xx_hal_msp.c **** 
  80:Core/Src/stm32f4xx_hal_msp.c **** /**
ARM GAS  /tmp/ccMDYR0x.s 			page 4


  81:Core/Src/stm32f4xx_hal_msp.c **** * @brief RTC MSP Initialization
  82:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
  83:Core/Src/stm32f4xx_hal_msp.c **** * @param hrtc: RTC handle pointer
  84:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
  85:Core/Src/stm32f4xx_hal_msp.c **** */
  86:Core/Src/stm32f4xx_hal_msp.c **** void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
  87:Core/Src/stm32f4xx_hal_msp.c **** {
  95              		.loc 1 87 1 is_stmt 1 view -0
  96              		.cfi_startproc
  97              		@ args = 0, pretend = 0, frame = 0
  98              		@ frame_needed = 0, uses_anonymous_args = 0
  99              		@ link register save eliminated.
  88:Core/Src/stm32f4xx_hal_msp.c ****   if(hrtc->Instance==RTC)
 100              		.loc 1 88 3 view .LVU15
 101              		.loc 1 88 10 is_stmt 0 view .LVU16
 102 0000 0268     		ldr	r2, [r0]
 103              		.loc 1 88 5 view .LVU17
 104 0002 044B     		ldr	r3, .L8
 105 0004 9A42     		cmp	r2, r3
 106 0006 00D0     		beq	.L7
 107              	.L5:
  89:Core/Src/stm32f4xx_hal_msp.c ****   {
  90:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspInit 0 */
  91:Core/Src/stm32f4xx_hal_msp.c **** 
  92:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END RTC_MspInit 0 */
  93:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
  94:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_RTC_ENABLE();
  95:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspInit 1 */
  96:Core/Src/stm32f4xx_hal_msp.c **** 
  97:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END RTC_MspInit 1 */
  98:Core/Src/stm32f4xx_hal_msp.c ****   }
  99:Core/Src/stm32f4xx_hal_msp.c **** 
 100:Core/Src/stm32f4xx_hal_msp.c **** }
 108              		.loc 1 100 1 view .LVU18
 109 0008 7047     		bx	lr
 110              	.L7:
  94:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspInit 1 */
 111              		.loc 1 94 5 is_stmt 1 view .LVU19
 112 000a 034B     		ldr	r3, .L8+4
 113 000c 0122     		movs	r2, #1
 114 000e C3F83C2E 		str	r2, [r3, #3644]
 115              		.loc 1 100 1 is_stmt 0 view .LVU20
 116 0012 F9E7     		b	.L5
 117              	.L9:
 118              		.align	2
 119              	.L8:
 120 0014 00280040 		.word	1073752064
 121 0018 00004742 		.word	1111949312
 122              		.cfi_endproc
 123              	.LFE131:
 125              		.section	.text.HAL_RTC_MspDeInit,"ax",%progbits
 126              		.align	1
 127              		.global	HAL_RTC_MspDeInit
 128              		.syntax unified
 129              		.thumb
 130              		.thumb_func
 131              		.fpu fpv4-sp-d16
ARM GAS  /tmp/ccMDYR0x.s 			page 5


 133              	HAL_RTC_MspDeInit:
 134              	.LVL1:
 135              	.LFB132:
 101:Core/Src/stm32f4xx_hal_msp.c **** 
 102:Core/Src/stm32f4xx_hal_msp.c **** /**
 103:Core/Src/stm32f4xx_hal_msp.c **** * @brief RTC MSP De-Initialization
 104:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 105:Core/Src/stm32f4xx_hal_msp.c **** * @param hrtc: RTC handle pointer
 106:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 107:Core/Src/stm32f4xx_hal_msp.c **** */
 108:Core/Src/stm32f4xx_hal_msp.c **** void HAL_RTC_MspDeInit(RTC_HandleTypeDef* hrtc)
 109:Core/Src/stm32f4xx_hal_msp.c **** {
 136              		.loc 1 109 1 is_stmt 1 view -0
 137              		.cfi_startproc
 138              		@ args = 0, pretend = 0, frame = 0
 139              		@ frame_needed = 0, uses_anonymous_args = 0
 140              		@ link register save eliminated.
 110:Core/Src/stm32f4xx_hal_msp.c ****   if(hrtc->Instance==RTC)
 141              		.loc 1 110 3 view .LVU22
 142              		.loc 1 110 10 is_stmt 0 view .LVU23
 143 0000 0268     		ldr	r2, [r0]
 144              		.loc 1 110 5 view .LVU24
 145 0002 044B     		ldr	r3, .L13
 146 0004 9A42     		cmp	r2, r3
 147 0006 00D0     		beq	.L12
 148              	.L10:
 111:Core/Src/stm32f4xx_hal_msp.c ****   {
 112:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspDeInit 0 */
 113:Core/Src/stm32f4xx_hal_msp.c **** 
 114:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END RTC_MspDeInit 0 */
 115:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 116:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_RTC_DISABLE();
 117:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspDeInit 1 */
 118:Core/Src/stm32f4xx_hal_msp.c **** 
 119:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END RTC_MspDeInit 1 */
 120:Core/Src/stm32f4xx_hal_msp.c ****   }
 121:Core/Src/stm32f4xx_hal_msp.c **** 
 122:Core/Src/stm32f4xx_hal_msp.c **** }
 149              		.loc 1 122 1 view .LVU25
 150 0008 7047     		bx	lr
 151              	.L12:
 116:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspDeInit 1 */
 152              		.loc 1 116 5 is_stmt 1 view .LVU26
 153 000a 034B     		ldr	r3, .L13+4
 154 000c 0022     		movs	r2, #0
 155 000e C3F83C2E 		str	r2, [r3, #3644]
 156              		.loc 1 122 1 is_stmt 0 view .LVU27
 157 0012 F9E7     		b	.L10
 158              	.L14:
 159              		.align	2
 160              	.L13:
 161 0014 00280040 		.word	1073752064
 162 0018 00004742 		.word	1111949312
 163              		.cfi_endproc
 164              	.LFE132:
 166              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
 167              		.align	1
ARM GAS  /tmp/ccMDYR0x.s 			page 6


 168              		.global	HAL_SPI_MspInit
 169              		.syntax unified
 170              		.thumb
 171              		.thumb_func
 172              		.fpu fpv4-sp-d16
 174              	HAL_SPI_MspInit:
 175              	.LVL2:
 176              	.LFB133:
 123:Core/Src/stm32f4xx_hal_msp.c **** 
 124:Core/Src/stm32f4xx_hal_msp.c **** /**
 125:Core/Src/stm32f4xx_hal_msp.c **** * @brief SPI MSP Initialization
 126:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 127:Core/Src/stm32f4xx_hal_msp.c **** * @param hspi: SPI handle pointer
 128:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 129:Core/Src/stm32f4xx_hal_msp.c **** */
 130:Core/Src/stm32f4xx_hal_msp.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
 131:Core/Src/stm32f4xx_hal_msp.c **** {
 177              		.loc 1 131 1 is_stmt 1 view -0
 178              		.cfi_startproc
 179              		@ args = 0, pretend = 0, frame = 32
 180              		@ frame_needed = 0, uses_anonymous_args = 0
 181              		.loc 1 131 1 is_stmt 0 view .LVU29
 182 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 183              	.LCFI2:
 184              		.cfi_def_cfa_offset 20
 185              		.cfi_offset 4, -20
 186              		.cfi_offset 5, -16
 187              		.cfi_offset 6, -12
 188              		.cfi_offset 7, -8
 189              		.cfi_offset 14, -4
 190 0002 89B0     		sub	sp, sp, #36
 191              	.LCFI3:
 192              		.cfi_def_cfa_offset 56
 132:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 193              		.loc 1 132 3 is_stmt 1 view .LVU30
 194              		.loc 1 132 20 is_stmt 0 view .LVU31
 195 0004 0023     		movs	r3, #0
 196 0006 0393     		str	r3, [sp, #12]
 197 0008 0493     		str	r3, [sp, #16]
 198 000a 0593     		str	r3, [sp, #20]
 199 000c 0693     		str	r3, [sp, #24]
 200 000e 0793     		str	r3, [sp, #28]
 133:Core/Src/stm32f4xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 201              		.loc 1 133 3 is_stmt 1 view .LVU32
 202              		.loc 1 133 10 is_stmt 0 view .LVU33
 203 0010 0268     		ldr	r2, [r0]
 204              		.loc 1 133 5 view .LVU34
 205 0012 1F4B     		ldr	r3, .L19
 206 0014 9A42     		cmp	r2, r3
 207 0016 01D0     		beq	.L18
 208              	.LVL3:
 209              	.L15:
 134:Core/Src/stm32f4xx_hal_msp.c ****   {
 135:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 0 */
 136:Core/Src/stm32f4xx_hal_msp.c **** 
 137:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI1_MspInit 0 */
 138:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
ARM GAS  /tmp/ccMDYR0x.s 			page 7


 139:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_ENABLE();
 140:Core/Src/stm32f4xx_hal_msp.c **** 
 141:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 142:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 143:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 144:Core/Src/stm32f4xx_hal_msp.c ****     PA15     ------> SPI1_NSS
 145:Core/Src/stm32f4xx_hal_msp.c ****     PB3     ------> SPI1_SCK
 146:Core/Src/stm32f4xx_hal_msp.c ****     PB4     ------> SPI1_MISO
 147:Core/Src/stm32f4xx_hal_msp.c ****     PB5     ------> SPI1_MOSI
 148:Core/Src/stm32f4xx_hal_msp.c ****     */
 149:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_15;
 150:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 151:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 152:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 153:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 154:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 155:Core/Src/stm32f4xx_hal_msp.c **** 
 156:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 157:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 158:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 159:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 160:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 161:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 162:Core/Src/stm32f4xx_hal_msp.c **** 
 163:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 1 */
 164:Core/Src/stm32f4xx_hal_msp.c **** 
 165:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI1_MspInit 1 */
 166:Core/Src/stm32f4xx_hal_msp.c ****   }
 167:Core/Src/stm32f4xx_hal_msp.c **** 
 168:Core/Src/stm32f4xx_hal_msp.c **** }
 210              		.loc 1 168 1 view .LVU35
 211 0018 09B0     		add	sp, sp, #36
 212              	.LCFI4:
 213              		.cfi_remember_state
 214              		.cfi_def_cfa_offset 20
 215              		@ sp needed
 216 001a F0BD     		pop	{r4, r5, r6, r7, pc}
 217              	.LVL4:
 218              	.L18:
 219              	.LCFI5:
 220              		.cfi_restore_state
 139:Core/Src/stm32f4xx_hal_msp.c **** 
 221              		.loc 1 139 5 is_stmt 1 view .LVU36
 222              	.LBB4:
 139:Core/Src/stm32f4xx_hal_msp.c **** 
 223              		.loc 1 139 5 view .LVU37
 224 001c 0024     		movs	r4, #0
 225 001e 0094     		str	r4, [sp]
 139:Core/Src/stm32f4xx_hal_msp.c **** 
 226              		.loc 1 139 5 view .LVU38
 227 0020 03F58433 		add	r3, r3, #67584
 228 0024 5A6C     		ldr	r2, [r3, #68]
 229 0026 42F48052 		orr	r2, r2, #4096
 230 002a 5A64     		str	r2, [r3, #68]
 139:Core/Src/stm32f4xx_hal_msp.c **** 
 231              		.loc 1 139 5 view .LVU39
 232 002c 5A6C     		ldr	r2, [r3, #68]
ARM GAS  /tmp/ccMDYR0x.s 			page 8


 233 002e 02F48052 		and	r2, r2, #4096
 234 0032 0092     		str	r2, [sp]
 139:Core/Src/stm32f4xx_hal_msp.c **** 
 235              		.loc 1 139 5 view .LVU40
 236 0034 009A     		ldr	r2, [sp]
 237              	.LBE4:
 139:Core/Src/stm32f4xx_hal_msp.c **** 
 238              		.loc 1 139 5 view .LVU41
 141:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 239              		.loc 1 141 5 view .LVU42
 240              	.LBB5:
 141:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 241              		.loc 1 141 5 view .LVU43
 242 0036 0194     		str	r4, [sp, #4]
 141:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 243              		.loc 1 141 5 view .LVU44
 244 0038 1A6B     		ldr	r2, [r3, #48]
 245 003a 42F00102 		orr	r2, r2, #1
 246 003e 1A63     		str	r2, [r3, #48]
 141:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 247              		.loc 1 141 5 view .LVU45
 248 0040 1A6B     		ldr	r2, [r3, #48]
 249 0042 02F00102 		and	r2, r2, #1
 250 0046 0192     		str	r2, [sp, #4]
 141:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 251              		.loc 1 141 5 view .LVU46
 252 0048 019A     		ldr	r2, [sp, #4]
 253              	.LBE5:
 141:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 254              		.loc 1 141 5 view .LVU47
 142:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 255              		.loc 1 142 5 view .LVU48
 256              	.LBB6:
 142:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 257              		.loc 1 142 5 view .LVU49
 258 004a 0294     		str	r4, [sp, #8]
 142:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 259              		.loc 1 142 5 view .LVU50
 260 004c 1A6B     		ldr	r2, [r3, #48]
 261 004e 42F00202 		orr	r2, r2, #2
 262 0052 1A63     		str	r2, [r3, #48]
 142:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 263              		.loc 1 142 5 view .LVU51
 264 0054 1B6B     		ldr	r3, [r3, #48]
 265 0056 03F00203 		and	r3, r3, #2
 266 005a 0293     		str	r3, [sp, #8]
 142:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 267              		.loc 1 142 5 view .LVU52
 268 005c 029B     		ldr	r3, [sp, #8]
 269              	.LBE6:
 142:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 270              		.loc 1 142 5 view .LVU53
 149:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 271              		.loc 1 149 5 view .LVU54
 149:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 272              		.loc 1 149 25 is_stmt 0 view .LVU55
 273 005e 4FF40043 		mov	r3, #32768
ARM GAS  /tmp/ccMDYR0x.s 			page 9


 274 0062 0393     		str	r3, [sp, #12]
 150:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 275              		.loc 1 150 5 is_stmt 1 view .LVU56
 150:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 276              		.loc 1 150 26 is_stmt 0 view .LVU57
 277 0064 0227     		movs	r7, #2
 278 0066 0497     		str	r7, [sp, #16]
 151:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 279              		.loc 1 151 5 is_stmt 1 view .LVU58
 152:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 280              		.loc 1 152 5 view .LVU59
 152:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 281              		.loc 1 152 27 is_stmt 0 view .LVU60
 282 0068 0326     		movs	r6, #3
 283 006a 0696     		str	r6, [sp, #24]
 153:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 284              		.loc 1 153 5 is_stmt 1 view .LVU61
 153:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 285              		.loc 1 153 31 is_stmt 0 view .LVU62
 286 006c 0525     		movs	r5, #5
 287 006e 0795     		str	r5, [sp, #28]
 154:Core/Src/stm32f4xx_hal_msp.c **** 
 288              		.loc 1 154 5 is_stmt 1 view .LVU63
 289 0070 03A9     		add	r1, sp, #12
 290 0072 0848     		ldr	r0, .L19+4
 291              	.LVL5:
 154:Core/Src/stm32f4xx_hal_msp.c **** 
 292              		.loc 1 154 5 is_stmt 0 view .LVU64
 293 0074 FFF7FEFF 		bl	HAL_GPIO_Init
 294              	.LVL6:
 156:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 295              		.loc 1 156 5 is_stmt 1 view .LVU65
 156:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 296              		.loc 1 156 25 is_stmt 0 view .LVU66
 297 0078 3823     		movs	r3, #56
 298 007a 0393     		str	r3, [sp, #12]
 157:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 299              		.loc 1 157 5 is_stmt 1 view .LVU67
 157:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 300              		.loc 1 157 26 is_stmt 0 view .LVU68
 301 007c 0497     		str	r7, [sp, #16]
 158:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 302              		.loc 1 158 5 is_stmt 1 view .LVU69
 158:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 303              		.loc 1 158 26 is_stmt 0 view .LVU70
 304 007e 0594     		str	r4, [sp, #20]
 159:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 305              		.loc 1 159 5 is_stmt 1 view .LVU71
 159:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 306              		.loc 1 159 27 is_stmt 0 view .LVU72
 307 0080 0696     		str	r6, [sp, #24]
 160:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 308              		.loc 1 160 5 is_stmt 1 view .LVU73
 160:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 309              		.loc 1 160 31 is_stmt 0 view .LVU74
 310 0082 0795     		str	r5, [sp, #28]
 161:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  /tmp/ccMDYR0x.s 			page 10


 311              		.loc 1 161 5 is_stmt 1 view .LVU75
 312 0084 03A9     		add	r1, sp, #12
 313 0086 0448     		ldr	r0, .L19+8
 314 0088 FFF7FEFF 		bl	HAL_GPIO_Init
 315              	.LVL7:
 316              		.loc 1 168 1 is_stmt 0 view .LVU76
 317 008c C4E7     		b	.L15
 318              	.L20:
 319 008e 00BF     		.align	2
 320              	.L19:
 321 0090 00300140 		.word	1073819648
 322 0094 00000240 		.word	1073872896
 323 0098 00040240 		.word	1073873920
 324              		.cfi_endproc
 325              	.LFE133:
 327              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 328              		.align	1
 329              		.global	HAL_SPI_MspDeInit
 330              		.syntax unified
 331              		.thumb
 332              		.thumb_func
 333              		.fpu fpv4-sp-d16
 335              	HAL_SPI_MspDeInit:
 336              	.LVL8:
 337              	.LFB134:
 169:Core/Src/stm32f4xx_hal_msp.c **** 
 170:Core/Src/stm32f4xx_hal_msp.c **** /**
 171:Core/Src/stm32f4xx_hal_msp.c **** * @brief SPI MSP De-Initialization
 172:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 173:Core/Src/stm32f4xx_hal_msp.c **** * @param hspi: SPI handle pointer
 174:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 175:Core/Src/stm32f4xx_hal_msp.c **** */
 176:Core/Src/stm32f4xx_hal_msp.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
 177:Core/Src/stm32f4xx_hal_msp.c **** {
 338              		.loc 1 177 1 is_stmt 1 view -0
 339              		.cfi_startproc
 340              		@ args = 0, pretend = 0, frame = 0
 341              		@ frame_needed = 0, uses_anonymous_args = 0
 342              		.loc 1 177 1 is_stmt 0 view .LVU78
 343 0000 08B5     		push	{r3, lr}
 344              	.LCFI6:
 345              		.cfi_def_cfa_offset 8
 346              		.cfi_offset 3, -8
 347              		.cfi_offset 14, -4
 178:Core/Src/stm32f4xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 348              		.loc 1 178 3 is_stmt 1 view .LVU79
 349              		.loc 1 178 10 is_stmt 0 view .LVU80
 350 0002 0268     		ldr	r2, [r0]
 351              		.loc 1 178 5 view .LVU81
 352 0004 094B     		ldr	r3, .L25
 353 0006 9A42     		cmp	r2, r3
 354 0008 00D0     		beq	.L24
 355              	.LVL9:
 356              	.L21:
 179:Core/Src/stm32f4xx_hal_msp.c ****   {
 180:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 0 */
 181:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  /tmp/ccMDYR0x.s 			page 11


 182:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI1_MspDeInit 0 */
 183:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 184:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_DISABLE();
 185:Core/Src/stm32f4xx_hal_msp.c **** 
 186:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 187:Core/Src/stm32f4xx_hal_msp.c ****     PA15     ------> SPI1_NSS
 188:Core/Src/stm32f4xx_hal_msp.c ****     PB3     ------> SPI1_SCK
 189:Core/Src/stm32f4xx_hal_msp.c ****     PB4     ------> SPI1_MISO
 190:Core/Src/stm32f4xx_hal_msp.c ****     PB5     ------> SPI1_MOSI
 191:Core/Src/stm32f4xx_hal_msp.c ****     */
 192:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_15);
 193:Core/Src/stm32f4xx_hal_msp.c **** 
 194:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5);
 195:Core/Src/stm32f4xx_hal_msp.c **** 
 196:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 1 */
 197:Core/Src/stm32f4xx_hal_msp.c **** 
 198:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI1_MspDeInit 1 */
 199:Core/Src/stm32f4xx_hal_msp.c ****   }
 200:Core/Src/stm32f4xx_hal_msp.c **** 
 201:Core/Src/stm32f4xx_hal_msp.c **** }
 357              		.loc 1 201 1 view .LVU82
 358 000a 08BD     		pop	{r3, pc}
 359              	.LVL10:
 360              	.L24:
 184:Core/Src/stm32f4xx_hal_msp.c **** 
 361              		.loc 1 184 5 is_stmt 1 view .LVU83
 362 000c 084A     		ldr	r2, .L25+4
 363 000e 536C     		ldr	r3, [r2, #68]
 364 0010 23F48053 		bic	r3, r3, #4096
 365 0014 5364     		str	r3, [r2, #68]
 192:Core/Src/stm32f4xx_hal_msp.c **** 
 366              		.loc 1 192 5 view .LVU84
 367 0016 4FF40041 		mov	r1, #32768
 368 001a 0648     		ldr	r0, .L25+8
 369              	.LVL11:
 192:Core/Src/stm32f4xx_hal_msp.c **** 
 370              		.loc 1 192 5 is_stmt 0 view .LVU85
 371 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 372              	.LVL12:
 194:Core/Src/stm32f4xx_hal_msp.c **** 
 373              		.loc 1 194 5 is_stmt 1 view .LVU86
 374 0020 3821     		movs	r1, #56
 375 0022 0548     		ldr	r0, .L25+12
 376 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 377              	.LVL13:
 378              		.loc 1 201 1 is_stmt 0 view .LVU87
 379 0028 EFE7     		b	.L21
 380              	.L26:
 381 002a 00BF     		.align	2
 382              	.L25:
 383 002c 00300140 		.word	1073819648
 384 0030 00380240 		.word	1073887232
 385 0034 00000240 		.word	1073872896
 386 0038 00040240 		.word	1073873920
 387              		.cfi_endproc
 388              	.LFE134:
 390              		.text
ARM GAS  /tmp/ccMDYR0x.s 			page 12


 391              	.Letext0:
 392              		.file 2 "/home/tatsuya/opt/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/machine/_defau
 393              		.file 3 "/home/tatsuya/opt/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/sys/_stdint.h"
 394              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f401xc.h"
 395              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 396              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 397              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 398              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 399              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rtc.h"
 400              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_spi.h"
ARM GAS  /tmp/ccMDYR0x.s 			page 13


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f4xx_hal_msp.c
     /tmp/ccMDYR0x.s:18     .text.HAL_MspInit:0000000000000000 $t
     /tmp/ccMDYR0x.s:26     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/ccMDYR0x.s:80     .text.HAL_MspInit:0000000000000034 $d
     /tmp/ccMDYR0x.s:85     .text.HAL_RTC_MspInit:0000000000000000 $t
     /tmp/ccMDYR0x.s:92     .text.HAL_RTC_MspInit:0000000000000000 HAL_RTC_MspInit
     /tmp/ccMDYR0x.s:120    .text.HAL_RTC_MspInit:0000000000000014 $d
     /tmp/ccMDYR0x.s:126    .text.HAL_RTC_MspDeInit:0000000000000000 $t
     /tmp/ccMDYR0x.s:133    .text.HAL_RTC_MspDeInit:0000000000000000 HAL_RTC_MspDeInit
     /tmp/ccMDYR0x.s:161    .text.HAL_RTC_MspDeInit:0000000000000014 $d
     /tmp/ccMDYR0x.s:167    .text.HAL_SPI_MspInit:0000000000000000 $t
     /tmp/ccMDYR0x.s:174    .text.HAL_SPI_MspInit:0000000000000000 HAL_SPI_MspInit
     /tmp/ccMDYR0x.s:321    .text.HAL_SPI_MspInit:0000000000000090 $d
     /tmp/ccMDYR0x.s:328    .text.HAL_SPI_MspDeInit:0000000000000000 $t
     /tmp/ccMDYR0x.s:335    .text.HAL_SPI_MspDeInit:0000000000000000 HAL_SPI_MspDeInit
     /tmp/ccMDYR0x.s:383    .text.HAL_SPI_MspDeInit:000000000000002c $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_GPIO_DeInit
