%TF.GenerationSoftware,KiCad,Pcbnew,7.0.9-7.0.9~ubuntu22.04.1*%
%TF.CreationDate,2024-01-18T19:04:47-05:00*%
%TF.ProjectId,deca-ring-counter,64656361-2d72-4696-9e67-2d636f756e74,rev?*%
%TF.SameCoordinates,Original*%
%TF.FileFunction,Copper,L1,Top*%
%TF.FilePolarity,Positive*%
%FSLAX46Y46*%
G04 Gerber Fmt 4.6, Leading zero omitted, Abs format (unit mm)*
G04 Created by KiCad (PCBNEW 7.0.9-7.0.9~ubuntu22.04.1) date 2024-01-18 19:04:47*
%MOMM*%
%LPD*%
G01*
G04 APERTURE LIST*
%TA.AperFunction,ComponentPad*%
%ADD10R,1.050000X1.500000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD11O,1.050000X1.500000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD12C,1.600000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD13O,1.600000X1.600000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD14C,2.000000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD15R,2.000000X2.000000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD16R,1.600000X1.600000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD17C,1.800000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD18C,3.100000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD19R,1.700000X1.700000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD20O,1.700000X1.700000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD21R,2.400000X1.600000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD22O,2.400000X1.600000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD23C,2.667000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD24C,1.803400*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD25C,1.651000*%
%TD*%
%TA.AperFunction,ViaPad*%
%ADD26C,0.800000*%
%TD*%
%TA.AperFunction,Conductor*%
%ADD27C,0.400000*%
%TD*%
%TA.AperFunction,Conductor*%
%ADD28C,0.500000*%
%TD*%
%TA.AperFunction,Conductor*%
%ADD29C,0.000000*%
%TD*%
G04 APERTURE END LIST*
D10*
%TO.P,Q2,1,C*%
%TO.N,/Circuit panel/trigger reset*%
X144730000Y-141060000D03*
D11*
%TO.P,Q2,2,B*%
%TO.N,/Circuit panel/reset in*%
X146000000Y-141060000D03*
%TO.P,Q2,3,E*%
%TO.N,+5V*%
X147270000Y-141060000D03*
%TD*%
D12*
%TO.P,R8,1*%
%TO.N,Net-(D11-K)*%
X136290000Y-133600000D03*
D13*
%TO.P,R8,2*%
%TO.N,GND*%
X143910000Y-133600000D03*
%TD*%
D12*
%TO.P,R6,1*%
%TO.N,Net-(U6E-I)*%
X162000000Y-53900000D03*
D13*
%TO.P,R6,2*%
%TO.N,GND*%
X154380000Y-53900000D03*
%TD*%
D12*
%TO.P,C8,1*%
%TO.N,Net-(D22-A)*%
X136793000Y-74616000D03*
%TO.P,C8,2*%
%TO.N,GND*%
X139293000Y-74616000D03*
%TD*%
D14*
%TO.P,D20,2,A*%
%TO.N,Net-(D20-A)*%
X101055000Y-116995000D03*
D15*
%TO.P,D20,1,K*%
%TO.N,/Front Panel/Ground*%
X98515000Y-116995000D03*
%TD*%
D16*
%TO.P,D5,1,K*%
%TO.N,Net-(D1-K)*%
X161810000Y-82700000D03*
D13*
%TO.P,D5,2,A*%
%TO.N,Net-(D5-A)*%
X154190000Y-82700000D03*
%TD*%
D12*
%TO.P,R7,1*%
%TO.N,Net-(U3A-I)*%
X140349000Y-66488000D03*
D13*
%TO.P,R7,2*%
%TO.N,GND*%
X132729000Y-66488000D03*
%TD*%
D16*
%TO.P,D22,1,K*%
%TO.N,Net-(D22-K)*%
X156400000Y-61300000D03*
D13*
%TO.P,D22,2,A*%
%TO.N,Net-(D22-A)*%
X156400000Y-68920000D03*
%TD*%
D12*
%TO.P,C12,1*%
%TO.N,Net-(U8C-I)*%
X140350000Y-94300000D03*
%TO.P,C12,2*%
%TO.N,/Circuit panel/trigger step 5*%
X137850000Y-94300000D03*
%TD*%
D13*
%TO.P,R22,2*%
%TO.N,/Front Panel/Trigger_9*%
X97158860Y-121514000D03*
D12*
%TO.P,R22,1*%
%TO.N,Net-(D20-A)*%
X104778860Y-121514000D03*
%TD*%
D17*
%TO.P,J1,3*%
%TO.N,/Front Panel/clock in*%
X87810000Y-136657000D03*
%TO.P,J1,2*%
%TO.N,Net-(J1-Pad2)*%
X87810000Y-144957000D03*
%TO.P,J1,1*%
%TO.N,/Front Panel/Ground*%
X87810000Y-148057000D03*
%TD*%
D16*
%TO.P,D11,1,K*%
%TO.N,Net-(D11-K)*%
X125600000Y-126290000D03*
D13*
%TO.P,D11,2,A*%
%TO.N,Net-(D11-A)*%
X125600000Y-133910000D03*
%TD*%
D14*
%TO.P,D15,2,A*%
%TO.N,Net-(D15-A)*%
X101055000Y-71811252D03*
D15*
%TO.P,D15,1,K*%
%TO.N,/Front Panel/Ground*%
X98515000Y-71811252D03*
%TD*%
D13*
%TO.P,R19,2*%
%TO.N,/Front Panel/Trigger_6*%
X97569000Y-94209000D03*
D12*
%TO.P,R19,1*%
%TO.N,Net-(D17-A)*%
X105189000Y-94209000D03*
%TD*%
D13*
%TO.P,R20,2*%
%TO.N,/Front Panel/Trigger_7*%
X97158860Y-103099000D03*
D12*
%TO.P,R20,1*%
%TO.N,Net-(D18-A)*%
X104778860Y-103099000D03*
%TD*%
D16*
%TO.P,D7,1,K*%
%TO.N,Net-(D1-K)*%
X130090000Y-120700000D03*
D13*
%TO.P,D7,2,A*%
%TO.N,Net-(D7-A)*%
X137710000Y-120700000D03*
%TD*%
D18*
%TO.P,SW4,3,C*%
%TO.N,/Front Panel/Reset Trigger*%
X94058860Y-72057000D03*
%TO.P,SW4,2,B*%
%TO.N,/Front Panel/Step_4*%
X89358860Y-72057000D03*
%TO.P,SW4,1,A*%
%TO.N,/Front Panel/Trigger_4*%
X84658860Y-72057000D03*
%TD*%
%TO.P,SW1,3,C*%
%TO.N,/Front Panel/Reset Trigger*%
X94058860Y-44679000D03*
%TO.P,SW1,2,B*%
%TO.N,/Front Panel/Step_1*%
X89358860Y-44679000D03*
%TO.P,SW1,1,A*%
%TO.N,/Front Panel/Trigger_1*%
X84658860Y-44679000D03*
%TD*%
D14*
%TO.P,D12,2,A*%
%TO.N,Net-(D12-A)*%
X101055000Y-44527000D03*
D15*
%TO.P,D12,1,K*%
%TO.N,/Front Panel/Ground*%
X98515000Y-44527000D03*
%TD*%
D16*
%TO.P,D10,1,K*%
%TO.N,Net-(D1-K)*%
X133110000Y-69536000D03*
D13*
%TO.P,D10,2,A*%
%TO.N,Net-(D10-A)*%
X140730000Y-69536000D03*
%TD*%
D14*
%TO.P,D19,2,A*%
%TO.N,Net-(D19-A)*%
X101055000Y-108027000D03*
D15*
%TO.P,D19,1,K*%
%TO.N,/Front Panel/Ground*%
X98515000Y-108027000D03*
%TD*%
D17*
%TO.P,J2,3*%
%TO.N,/Front Panel/Reset In*%
X97960000Y-136657000D03*
%TO.P,J2,2*%
%TO.N,unconnected-(J2-Pad2)*%
X97960000Y-144957000D03*
%TO.P,J2,1*%
%TO.N,/Front Panel/Ground*%
X97960000Y-148057000D03*
%TD*%
D12*
%TO.P,R2,1*%
%TO.N,Net-(U6A-I)*%
X140310000Y-42700000D03*
D13*
%TO.P,R2,2*%
%TO.N,GND*%
X132690000Y-42700000D03*
%TD*%
D19*
%TO.P,J5,1,Pin_1*%
%TO.N,/Circuit panel/gate_out*%
X125590000Y-114927531D03*
D20*
%TO.P,J5,2,Pin_2*%
%TO.N,/Circuit panel/trigger reset*%
X125590000Y-117467531D03*
%TO.P,J5,3,Pin_3*%
%TO.N,/Circuit panel/reset in*%
X125590000Y-120007531D03*
%TO.P,J5,4,Pin_4*%
%TO.N,/Circuit panel/clock in*%
X125590000Y-122547531D03*
%TD*%
D18*
%TO.P,SW8,3,C*%
%TO.N,/Front Panel/Reset Trigger*%
X94058860Y-108319500D03*
%TO.P,SW8,2,B*%
%TO.N,/Front Panel/Step_8*%
X89358860Y-108319500D03*
%TO.P,SW8,1,A*%
%TO.N,/Front Panel/Trigger_8*%
X84658860Y-108319500D03*
%TD*%
D21*
%TO.P,U3,1,I*%
%TO.N,Net-(U3A-I)*%
X143400000Y-63560000D03*
D22*
%TO.P,U3,2,O*%
%TO.N,Net-(U3A-O)*%
X143400000Y-66100000D03*
%TO.P,U3,3,I*%
X143400000Y-68640000D03*
%TO.P,U3,4,O*%
%TO.N,Net-(D10-A)*%
X143400000Y-71180000D03*
%TO.P,U3,5,I*%
%TO.N,Net-(D1-K)*%
X143400000Y-73720000D03*
%TO.P,U3,6,O*%
%TO.N,Net-(D22-K)*%
X143400000Y-76260000D03*
%TO.P,U3,7,VSS*%
%TO.N,+5V*%
X143400000Y-78800000D03*
%TO.P,U3,8,O*%
%TO.N,/Circuit panel/gate_out*%
X151020000Y-78800000D03*
%TO.P,U3,9,I*%
%TO.N,Net-(D22-A)*%
X151020000Y-76260000D03*
%TO.P,U3,10*%
%TO.N,N/C*%
X151020000Y-73720000D03*
%TO.P,U3,11*%
X151020000Y-71180000D03*
%TO.P,U3,12*%
X151020000Y-68640000D03*
%TO.P,U3,13*%
X151020000Y-66100000D03*
%TO.P,U3,14,VDD*%
%TO.N,GND*%
X151020000Y-63560000D03*
%TD*%
D19*
%TO.P,J10,1,Pin_1*%
%TO.N,/Circuit panel/trigger step 10*%
X161180000Y-113891643D03*
D20*
%TO.P,J10,2,Pin_2*%
%TO.N,/Circuit panel/trigger step 9*%
X161180000Y-111351643D03*
%TO.P,J10,3,Pin_3*%
%TO.N,/Circuit panel/trigger step 8*%
X161180000Y-108811643D03*
%TO.P,J10,4,Pin_4*%
%TO.N,/Circuit panel/trigger step 7*%
X161180000Y-106271643D03*
%TO.P,J10,5,Pin_5*%
%TO.N,/Circuit panel/trigger step 6*%
X161180000Y-103731643D03*
%TO.P,J10,6,Pin_6*%
%TO.N,/Circuit panel/trigger step 5*%
X161180000Y-101191643D03*
%TO.P,J10,7,Pin_7*%
%TO.N,/Circuit panel/trigger step 4*%
X161180000Y-98651643D03*
%TO.P,J10,8,Pin_8*%
%TO.N,/Circuit panel/trigger step 3*%
X161180000Y-96111643D03*
%TO.P,J10,9,Pin_9*%
%TO.N,/Circuit panel/trigger step 2*%
X161180000Y-93571643D03*
%TO.P,J10,10,Pin_10*%
%TO.N,/Circuit panel/trigger step 1*%
X161180000Y-91031643D03*
%TD*%
D12*
%TO.P,C3,1*%
%TO.N,Net-(U1E-I)*%
X156200000Y-120700000D03*
%TO.P,C3,2*%
%TO.N,/Circuit panel/trigger step 9*%
X156200000Y-118200000D03*
%TD*%
D14*
%TO.P,D18,2,A*%
%TO.N,Net-(D18-A)*%
X101055000Y-99137000D03*
D15*
%TO.P,D18,1,K*%
%TO.N,/Front Panel/Ground*%
X98515000Y-99137000D03*
%TD*%
D12*
%TO.P,C2,1*%
%TO.N,Net-(U6A-I)*%
X140434000Y-46312000D03*
%TO.P,C2,2*%
%TO.N,/Circuit panel/trigger step 1*%
X137934000Y-46312000D03*
%TD*%
D13*
%TO.P,R23,2*%
%TO.N,/Front Panel/Trigger_10*%
X105758860Y-124769000D03*
D12*
%TO.P,R23,1*%
%TO.N,Net-(D21-A)*%
X105758860Y-132389000D03*
%TD*%
D19*
%TO.P,J8,1,Pin_1*%
%TO.N,/Circuit panel/step 10*%
X125700000Y-84371643D03*
D20*
%TO.P,J8,2,Pin_2*%
%TO.N,/Circuit panel/step 9*%
X125700000Y-81831643D03*
%TO.P,J8,3,Pin_3*%
%TO.N,/Circuit panel/step 8*%
X125700000Y-79291643D03*
%TO.P,J8,4,Pin_4*%
%TO.N,/Circuit panel/step 7*%
X125700000Y-76751643D03*
%TO.P,J8,5,Pin_5*%
%TO.N,/Circuit panel/step 6*%
X125700000Y-74211643D03*
%TO.P,J8,6,Pin_6*%
%TO.N,/Circuit panel/step 5*%
X125700000Y-71671643D03*
%TO.P,J8,7,Pin_7*%
%TO.N,/Circuit panel/step 4*%
X125700000Y-69131643D03*
%TO.P,J8,8,Pin_8*%
%TO.N,/Circuit panel/step 3*%
X125700000Y-66591643D03*
%TO.P,J8,9,Pin_9*%
%TO.N,/Circuit panel/step 2*%
X125700000Y-64051643D03*
%TO.P,J8,10,Pin_10*%
%TO.N,/Circuit panel/step 1*%
X125700000Y-61511643D03*
%TD*%
D16*
%TO.P,D2,1,K*%
%TO.N,Net-(D1-K)*%
X162210000Y-58000000D03*
D13*
%TO.P,D2,2,A*%
%TO.N,Net-(D2-A)*%
X154590000Y-58000000D03*
%TD*%
D16*
%TO.P,D1,1,K*%
%TO.N,Net-(D1-K)*%
X133110000Y-50740000D03*
D13*
%TO.P,D1,2,A*%
%TO.N,Net-(D1-A)*%
X140730000Y-50740000D03*
%TD*%
D18*
%TO.P,SW6,3,C*%
%TO.N,/Front Panel/Reset Trigger*%
X94058860Y-90067500D03*
%TO.P,SW6,2,B*%
%TO.N,/Front Panel/Step_6*%
X89358860Y-90067500D03*
%TO.P,SW6,1,A*%
%TO.N,/Front Panel/Trigger_6*%
X84658860Y-90067500D03*
%TD*%
D12*
%TO.P,C4,1*%
%TO.N,Net-(U6C-I)*%
X135534000Y-59962000D03*
%TO.P,C4,2*%
%TO.N,/Circuit panel/trigger step 2*%
X133034000Y-59962000D03*
%TD*%
D18*
%TO.P,SW3,3,C*%
%TO.N,/Front Panel/Reset Trigger*%
X94058860Y-62931000D03*
%TO.P,SW3,2,B*%
%TO.N,/Front Panel/Step_3*%
X89358860Y-62931000D03*
%TO.P,SW3,1,A*%
%TO.N,/Front Panel/Trigger_3*%
X84658860Y-62931000D03*
%TD*%
D13*
%TO.P,R15,2*%
%TO.N,/Front Panel/Trigger_2*%
X97158860Y-58014000D03*
D12*
%TO.P,R15,1*%
%TO.N,Net-(D13-A)*%
X104778860Y-58014000D03*
%TD*%
D13*
%TO.P,R16,2*%
%TO.N,/Front Panel/Trigger_3*%
X97158860Y-67539000D03*
D12*
%TO.P,R16,1*%
%TO.N,Net-(D14-A)*%
X104778860Y-67539000D03*
%TD*%
D14*
%TO.P,D17,2,A*%
%TO.N,Net-(D17-A)*%
X101055000Y-90247000D03*
D15*
%TO.P,D17,1,K*%
%TO.N,/Front Panel/Ground*%
X98515000Y-90247000D03*
%TD*%
D18*
%TO.P,SW7,3,C*%
%TO.N,/Front Panel/Reset Trigger*%
X94058860Y-99193500D03*
%TO.P,SW7,2,B*%
%TO.N,/Front Panel/Step_7*%
X89358860Y-99193500D03*
%TO.P,SW7,1,A*%
%TO.N,/Front Panel/Trigger_7*%
X84658860Y-99193500D03*
%TD*%
D16*
%TO.P,U4,1,GND*%
%TO.N,GND*%
X127420000Y-138247531D03*
D13*
%TO.P,U4,2,TR*%
%TO.N,/Circuit panel/clock rate 2*%
X127420000Y-140787531D03*
%TO.P,U4,3,Q*%
%TO.N,Net-(U2-CLK)*%
X127420000Y-143327531D03*
%TO.P,U4,4,R*%
%TO.N,Net-(D11-K)*%
X127420000Y-145867531D03*
%TO.P,U4,5,CV*%
%TO.N,Net-(U4-CV)*%
X135040000Y-145867531D03*
%TO.P,U4,6,THR*%
%TO.N,/Circuit panel/clock rate 2*%
X135040000Y-143327531D03*
%TO.P,U4,7,DIS*%
%TO.N,/Circuit panel/clock rate 1*%
X135040000Y-140787531D03*
%TO.P,U4,8,VCC*%
%TO.N,+5V*%
X135040000Y-138247531D03*
%TD*%
D17*
%TO.P,J3,3*%
%TO.N,/Front Panel/Gate out*%
X108110000Y-136657000D03*
%TO.P,J3,2*%
%TO.N,unconnected-(J3-Pad2)*%
X108110000Y-144957000D03*
%TO.P,J3,1*%
%TO.N,/Front Panel/Ground*%
X108110000Y-148057000D03*
%TD*%
D18*
%TO.P,SW9,3,C*%
%TO.N,/Front Panel/Reset Trigger*%
X94058860Y-117445500D03*
%TO.P,SW9,2,B*%
%TO.N,/Front Panel/Step_9*%
X89358860Y-117445500D03*
%TO.P,SW9,1,A*%
%TO.N,/Front Panel/Trigger_9*%
X84658860Y-117445500D03*
%TD*%
D23*
%TO.P,RV2,5*%
%TO.N,N/C*%
X107255000Y-52729000D03*
%TO.P,RV2,4*%
X116043400Y-52729000D03*
D24*
%TO.P,RV2,3,3*%
%TO.N,unconnected-(RV2-Pad3)*%
X109109200Y-45718600D03*
%TO.P,RV2,2,2*%
%TO.N,/Front Panel/clock rate 2*%
X111649200Y-45718600D03*
%TO.P,RV2,1,1*%
%TO.N,/Front Panel/clock rate 1*%
X114189200Y-45718600D03*
%TD*%
D12*
%TO.P,C10,1*%
%TO.N,Net-(U8A-I)*%
X140184000Y-80612000D03*
%TO.P,C10,2*%
%TO.N,/Circuit panel/trigger step 4*%
X137684000Y-80612000D03*
%TD*%
D21*
%TO.P,U2,1,Q5*%
%TO.N,/Circuit panel/step 6*%
X125800000Y-90440000D03*
D22*
%TO.P,U2,2,Q1*%
%TO.N,/Circuit panel/step 2*%
X125800000Y-92980000D03*
%TO.P,U2,3,Q0*%
%TO.N,/Circuit panel/step 1*%
X125800000Y-95520000D03*
%TO.P,U2,4,Q2*%
%TO.N,/Circuit panel/step 3*%
X125800000Y-98060000D03*
%TO.P,U2,5,Q6*%
%TO.N,/Circuit panel/step 7*%
X125800000Y-100600000D03*
%TO.P,U2,6,Q7*%
%TO.N,/Circuit panel/step 8*%
X125800000Y-103140000D03*
%TO.P,U2,7,Q3*%
%TO.N,/Circuit panel/step 4*%
X125800000Y-105680000D03*
%TO.P,U2,8,VSS*%
%TO.N,GND*%
X125800000Y-108220000D03*
%TO.P,U2,9,Q8*%
%TO.N,/Circuit panel/step 9*%
X133420000Y-108220000D03*
%TO.P,U2,10,Q4*%
%TO.N,/Circuit panel/step 5*%
X133420000Y-105680000D03*
%TO.P,U2,11,Q9*%
%TO.N,/Circuit panel/step 10*%
X133420000Y-103140000D03*
%TO.P,U2,12,Cout*%
%TO.N,unconnected-(U2-Cout-Pad12)*%
X133420000Y-100600000D03*
%TO.P,U2,13,CKEN*%
%TO.N,GND*%
X133420000Y-98060000D03*
%TO.P,U2,14,CLK*%
%TO.N,Net-(U2-CLK)*%
X133420000Y-95520000D03*
%TO.P,U2,15,Reset*%
%TO.N,/Circuit panel/trigger reset*%
X133420000Y-92980000D03*
%TO.P,U2,16,VDD*%
%TO.N,+5V*%
X133420000Y-90440000D03*
%TD*%
D10*
%TO.P,Q1,1,C*%
%TO.N,Net-(D11-A)*%
X138230000Y-140960000D03*
D11*
%TO.P,Q1,2,B*%
%TO.N,/Circuit panel/clock in*%
X139500000Y-140960000D03*
%TO.P,Q1,3,E*%
%TO.N,+5V*%
X140770000Y-140960000D03*
%TD*%
D12*
%TO.P,C6,1*%
%TO.N,Net-(U6E-I)*%
X157150000Y-50100000D03*
%TO.P,C6,2*%
%TO.N,/Circuit panel/trigger step 3*%
X154650000Y-50100000D03*
%TD*%
%TO.P,R24,1*%
%TO.N,+5V*%
X137990000Y-145800000D03*
D13*
%TO.P,R24,2*%
%TO.N,/Circuit panel/clock rate 1*%
X145610000Y-145800000D03*
%TD*%
D12*
%TO.P,R3,1*%
%TO.N,Net-(U1E-I)*%
X156000000Y-114920000D03*
D13*
%TO.P,R3,2*%
%TO.N,GND*%
X156000000Y-107300000D03*
%TD*%
D18*
%TO.P,SW2,3,C*%
%TO.N,/Front Panel/Reset Trigger*%
X94058860Y-53805000D03*
%TO.P,SW2,2,B*%
%TO.N,/Front Panel/Step2*%
X89358860Y-53805000D03*
%TO.P,SW2,1,A*%
%TO.N,/Front Panel/Trigger_2*%
X84658860Y-53805000D03*
%TD*%
D12*
%TO.P,R1,1*%
%TO.N,Net-(U1A-I)*%
X139500000Y-108290000D03*
D13*
%TO.P,R1,2*%
%TO.N,GND*%
X139500000Y-115910000D03*
%TD*%
%TO.P,R14,2*%
%TO.N,/Front Panel/Trigger_1*%
X97158860Y-49124000D03*
D12*
%TO.P,R14,1*%
%TO.N,Net-(D12-A)*%
X104778860Y-49124000D03*
%TD*%
%TO.P,R13,1*%
%TO.N,/Circuit panel/reset in*%
X133110000Y-53534000D03*
D13*
%TO.P,R13,2*%
%TO.N,GND*%
X140730000Y-53534000D03*
%TD*%
D16*
%TO.P,D6,1,K*%
%TO.N,Net-(D1-K)*%
X161320000Y-75400000D03*
D13*
%TO.P,D6,2,A*%
%TO.N,Net-(D6-A)*%
X153700000Y-75400000D03*
%TD*%
%TO.P,R18,2*%
%TO.N,/Front Panel/Trigger_5*%
X97158860Y-85319000D03*
D12*
%TO.P,R18,1*%
%TO.N,Net-(D16-A)*%
X104778860Y-85319000D03*
%TD*%
%TO.P,R10,1*%
%TO.N,Net-(U8A-I)*%
X135034000Y-85362000D03*
D13*
%TO.P,R10,2*%
%TO.N,GND*%
X135034000Y-77742000D03*
%TD*%
D16*
%TO.P,D3,1,K*%
%TO.N,Net-(D1-K)*%
X162010000Y-41300000D03*
D13*
%TO.P,D3,2,A*%
%TO.N,Net-(D3-A)*%
X154390000Y-41300000D03*
%TD*%
D12*
%TO.P,R5,1*%
%TO.N,Net-(U1C-I)*%
X136510000Y-112200000D03*
D13*
%TO.P,R5,2*%
%TO.N,GND*%
X128890000Y-112200000D03*
%TD*%
D12*
%TO.P,R4,1*%
%TO.N,Net-(U6C-I)*%
X140754000Y-56582000D03*
D13*
%TO.P,R4,2*%
%TO.N,GND*%
X133134000Y-56582000D03*
%TD*%
D14*
%TO.P,D13,2,A*%
%TO.N,Net-(D13-A)*%
X101055000Y-53417000D03*
D15*
%TO.P,D13,1,K*%
%TO.N,/Front Panel/Ground*%
X98515000Y-53417000D03*
%TD*%
D12*
%TO.P,C7,1*%
%TO.N,Net-(U3A-I)*%
X140184000Y-63012000D03*
%TO.P,C7,2*%
%TO.N,/Circuit panel/trigger step 10*%
X137684000Y-63012000D03*
%TD*%
%TO.P,C13,1*%
%TO.N,Net-(U4-CV)*%
X160700000Y-145050000D03*
%TO.P,C13,2*%
%TO.N,GND*%
X160700000Y-142550000D03*
%TD*%
%TO.P,R25,1*%
%TO.N,Net-(D22-A)*%
X161700000Y-79000000D03*
D13*
%TO.P,R25,2*%
%TO.N,/Circuit panel/gate length*%
X154080000Y-79000000D03*
%TD*%
D14*
%TO.P,D14,2,A*%
%TO.N,Net-(D14-A)*%
X101055000Y-62942000D03*
D15*
%TO.P,D14,1,K*%
%TO.N,/Front Panel/Ground*%
X98515000Y-62942000D03*
%TD*%
D23*
%TO.P,RV1,5*%
%TO.N,N/C*%
X107255000Y-81685000D03*
%TO.P,RV1,4*%
X116043400Y-81685000D03*
D24*
%TO.P,RV1,3,3*%
%TO.N,unconnected-(RV1-Pad3)*%
X109109200Y-74674600D03*
%TO.P,RV1,2,2*%
%TO.N,/Front Panel/gate length*%
X111649200Y-74674600D03*
%TO.P,RV1,1,1*%
%TO.N,/Front Panel/5v*%
X114189200Y-74674600D03*
%TD*%
D13*
%TO.P,R26,2*%
%TO.N,/Front Panel/5v*%
X109188860Y-124685112D03*
D12*
%TO.P,R26,1*%
%TO.N,Net-(J1-Pad2)*%
X109188860Y-132305112D03*
%TD*%
D13*
%TO.P,R17,2*%
%TO.N,/Front Panel/Trigger_4*%
X97793860Y-76429000D03*
D12*
%TO.P,R17,1*%
%TO.N,Net-(D15-A)*%
X105413860Y-76429000D03*
%TD*%
D18*
%TO.P,SW5,3,C*%
%TO.N,/Front Panel/Reset Trigger*%
X94058860Y-81183000D03*
%TO.P,SW5,2,B*%
%TO.N,/Front Panel/Step_5*%
X89358860Y-81183000D03*
%TO.P,SW5,1,A*%
%TO.N,/Front Panel/Trigger_5*%
X84658860Y-81183000D03*
%TD*%
%TO.P,SW10,3,C*%
%TO.N,/Front Panel/Reset Trigger*%
X94058860Y-126571500D03*
%TO.P,SW10,2,B*%
%TO.N,/Front Panel/Step_10*%
X89358860Y-126571500D03*
%TO.P,SW10,1,A*%
%TO.N,/Front Panel/Trigger_10*%
X84658860Y-126571500D03*
%TD*%
D14*
%TO.P,D16,2,A*%
%TO.N,Net-(D16-A)*%
X101055000Y-80722000D03*
D15*
%TO.P,D16,1,K*%
%TO.N,/Front Panel/Ground*%
X98515000Y-80722000D03*
%TD*%
D19*
%TO.P,J9,1,Pin_1*%
%TO.N,GND*%
X161710000Y-61539531D03*
D20*
%TO.P,J9,2,Pin_2*%
%TO.N,/Circuit panel/clock rate 1*%
X161710000Y-64079531D03*
%TO.P,J9,3,Pin_3*%
%TO.N,/Circuit panel/clock rate 2*%
X161710000Y-66619531D03*
%TO.P,J9,4,Pin_4*%
%TO.N,/Circuit panel/gate length*%
X161710000Y-69159531D03*
%TO.P,J9,5,Pin_5*%
%TO.N,+5V*%
X161710000Y-71699531D03*
%TD*%
D16*
%TO.P,D8,1,K*%
%TO.N,Net-(D1-K)*%
X161100000Y-126700000D03*
D13*
%TO.P,D8,2,A*%
%TO.N,Net-(D8-A)*%
X161100000Y-119080000D03*
%TD*%
D12*
%TO.P,C5,1*%
%TO.N,Net-(U1C-I)*%
X134300000Y-116400000D03*
%TO.P,C5,2*%
%TO.N,/Circuit panel/trigger step 8*%
X136800000Y-116400000D03*
%TD*%
%TO.P,R12,1*%
%TO.N,Net-(U8C-I)*%
X139400000Y-98190000D03*
D13*
%TO.P,R12,2*%
%TO.N,GND*%
X139400000Y-105810000D03*
%TD*%
D12*
%TO.P,C11,1*%
%TO.N,Net-(U8E-I)*%
X155300000Y-92100000D03*
%TO.P,C11,2*%
%TO.N,/Circuit panel/trigger step 6*%
X157800000Y-92100000D03*
%TD*%
%TO.P,R11,1*%
%TO.N,Net-(U8E-I)*%
X160500000Y-130790000D03*
D13*
%TO.P,R11,2*%
%TO.N,GND*%
X160500000Y-138410000D03*
%TD*%
%TO.P,R21,2*%
%TO.N,/Front Panel/Trigger_8*%
X97158860Y-112624000D03*
D12*
%TO.P,R21,1*%
%TO.N,Net-(D19-A)*%
X104778860Y-112624000D03*
%TD*%
D16*
%TO.P,D4,1,K*%
%TO.N,Net-(D1-K)*%
X139820000Y-83930000D03*
D13*
%TO.P,D4,2,A*%
%TO.N,Net-(D4-A)*%
X139820000Y-91550000D03*
%TD*%
D21*
%TO.P,U1,1,I*%
%TO.N,Net-(U1A-I)*%
X143100000Y-104600000D03*
D22*
%TO.P,U1,2,O*%
%TO.N,Net-(U1A-O)*%
X143100000Y-107140000D03*
%TO.P,U1,3,I*%
X143100000Y-109680000D03*
%TO.P,U1,4,O*%
%TO.N,Net-(D7-A)*%
X143100000Y-112220000D03*
%TO.P,U1,5,I*%
%TO.N,Net-(U1C-I)*%
X143100000Y-114760000D03*
%TO.P,U1,6,O*%
%TO.N,Net-(U1C-O)*%
X143100000Y-117300000D03*
%TO.P,U1,7,VSS*%
%TO.N,+5V*%
X143100000Y-119840000D03*
%TO.P,U1,8,O*%
%TO.N,Net-(D8-A)*%
X150720000Y-119840000D03*
%TO.P,U1,9,I*%
%TO.N,Net-(U1C-O)*%
X150720000Y-117300000D03*
%TO.P,U1,10,O*%
%TO.N,Net-(U1E-O)*%
X150720000Y-114760000D03*
%TO.P,U1,11,I*%
%TO.N,Net-(U1E-I)*%
X150720000Y-112220000D03*
%TO.P,U1,12,O*%
%TO.N,Net-(D9-A)*%
X150720000Y-109680000D03*
%TO.P,U1,13,I*%
%TO.N,Net-(U1E-O)*%
X150720000Y-107140000D03*
%TO.P,U1,14,VDD*%
%TO.N,GND*%
X150720000Y-104600000D03*
%TD*%
D21*
%TO.P,U8,1,I*%
%TO.N,Net-(U8A-I)*%
X143100000Y-84200000D03*
D22*
%TO.P,U8,2,O*%
%TO.N,Net-(U8A-O)*%
X143100000Y-86740000D03*
%TO.P,U8,3,I*%
X143100000Y-89280000D03*
%TO.P,U8,4,O*%
%TO.N,Net-(D4-A)*%
X143100000Y-91820000D03*
%TO.P,U8,5,I*%
%TO.N,Net-(U8C-I)*%
X143100000Y-94360000D03*
%TO.P,U8,6,O*%
%TO.N,Net-(U8C-O)*%
X143100000Y-96900000D03*
%TO.P,U8,7,VSS*%
%TO.N,+5V*%
X143100000Y-99440000D03*
%TO.P,U8,8,O*%
%TO.N,Net-(D5-A)*%
X150720000Y-99440000D03*
%TO.P,U8,9,I*%
%TO.N,Net-(U8C-O)*%
X150720000Y-96900000D03*
%TO.P,U8,10,O*%
%TO.N,Net-(U8E-O)*%
X150720000Y-94360000D03*
%TO.P,U8,11,I*%
%TO.N,Net-(U8E-I)*%
X150720000Y-91820000D03*
%TO.P,U8,12,O*%
%TO.N,Net-(D6-A)*%
X150720000Y-89280000D03*
%TO.P,U8,13,I*%
%TO.N,Net-(U8E-O)*%
X150720000Y-86740000D03*
%TO.P,U8,14,VDD*%
%TO.N,GND*%
X150720000Y-84200000D03*
%TD*%
D12*
%TO.P,C1,1*%
%TO.N,Net-(U1A-I)*%
X154700000Y-102900000D03*
%TO.P,C1,2*%
%TO.N,/Circuit panel/trigger step 7*%
X157200000Y-102900000D03*
%TD*%
%TO.P,R9,1*%
%TO.N,/Circuit panel/clock in*%
X154400000Y-45300000D03*
D13*
%TO.P,R9,2*%
%TO.N,GND*%
X162020000Y-45300000D03*
%TD*%
D14*
%TO.P,D21,2,A*%
%TO.N,Net-(D21-A)*%
X101055000Y-126315000D03*
D15*
%TO.P,D21,1,K*%
%TO.N,/Front Panel/Ground*%
X98515000Y-126315000D03*
%TD*%
D21*
%TO.P,U6,1,I*%
%TO.N,Net-(U6A-I)*%
X143400000Y-42500000D03*
D22*
%TO.P,U6,2,O*%
%TO.N,Net-(U6A-O)*%
X143400000Y-45040000D03*
%TO.P,U6,3,I*%
X143400000Y-47580000D03*
%TO.P,U6,4,O*%
%TO.N,Net-(D1-A)*%
X143400000Y-50120000D03*
%TO.P,U6,5,I*%
%TO.N,Net-(U6C-I)*%
X143400000Y-52660000D03*
%TO.P,U6,6,O*%
%TO.N,Net-(U6C-O)*%
X143400000Y-55200000D03*
%TO.P,U6,7,VSS*%
%TO.N,+5V*%
X143400000Y-57740000D03*
%TO.P,U6,8,O*%
%TO.N,Net-(D2-A)*%
X151020000Y-57740000D03*
%TO.P,U6,9,I*%
%TO.N,Net-(U6C-O)*%
X151020000Y-55200000D03*
%TO.P,U6,10,O*%
%TO.N,Net-(U6E-O)*%
X151020000Y-52660000D03*
%TO.P,U6,11,I*%
%TO.N,Net-(U6E-I)*%
X151020000Y-50120000D03*
%TO.P,U6,12,O*%
%TO.N,Net-(D3-A)*%
X151020000Y-47580000D03*
%TO.P,U6,13,I*%
%TO.N,Net-(U6E-O)*%
X151020000Y-45040000D03*
%TO.P,U6,14,VDD*%
%TO.N,GND*%
X151020000Y-42500000D03*
%TD*%
D16*
%TO.P,D9,1,K*%
%TO.N,Net-(D1-K)*%
X162110000Y-86400000D03*
D13*
%TO.P,D9,2,A*%
%TO.N,Net-(D9-A)*%
X154490000Y-86400000D03*
%TD*%
D16*
%TO.P,C9,1*%
%TO.N,/Circuit panel/clock rate 2*%
X152900000Y-143500000D03*
D12*
%TO.P,C9,2*%
%TO.N,GND*%
X155400000Y-143500000D03*
%TD*%
D20*
%TO.P,J7,4,Pin_4*%
%TO.N,/Front Panel/clock in*%
X80218860Y-122941000D03*
%TO.P,J7,3,Pin_3*%
%TO.N,/Front Panel/Reset In*%
X80218860Y-120401000D03*
%TO.P,J7,2,Pin_2*%
%TO.N,/Front Panel/Reset Trigger*%
X80218860Y-117861000D03*
D19*
%TO.P,J7,1,Pin_1*%
%TO.N,/Front Panel/Gate out*%
X80218860Y-115321000D03*
%TD*%
D20*
%TO.P,J4,10,Pin_10*%
%TO.N,/Front Panel/Step_1*%
X80297000Y-61951000D03*
%TO.P,J4,9,Pin_9*%
%TO.N,/Front Panel/Step2*%
X80297000Y-64491000D03*
%TO.P,J4,8,Pin_8*%
%TO.N,/Front Panel/Step_3*%
X80297000Y-67031000D03*
%TO.P,J4,7,Pin_7*%
%TO.N,/Front Panel/Step_4*%
X80297000Y-69571000D03*
%TO.P,J4,6,Pin_6*%
%TO.N,/Front Panel/Step_5*%
X80297000Y-72111000D03*
%TO.P,J4,5,Pin_5*%
%TO.N,/Front Panel/Step_6*%
X80297000Y-74651000D03*
%TO.P,J4,4,Pin_4*%
%TO.N,/Front Panel/Step_7*%
X80297000Y-77191000D03*
%TO.P,J4,3,Pin_3*%
%TO.N,/Front Panel/Step_8*%
X80297000Y-79731000D03*
%TO.P,J4,2,Pin_2*%
%TO.N,/Front Panel/Step_9*%
X80297000Y-82271000D03*
D19*
%TO.P,J4,1,Pin_1*%
%TO.N,/Front Panel/Step_10*%
X80297000Y-84811000D03*
%TD*%
D20*
%TO.P,J11,10,Pin_10*%
%TO.N,/Front Panel/Trigger_1*%
X115808860Y-91471000D03*
%TO.P,J11,9,Pin_9*%
%TO.N,/Front Panel/Trigger_2*%
X115808860Y-94011000D03*
%TO.P,J11,8,Pin_8*%
%TO.N,/Front Panel/Trigger_3*%
X115808860Y-96551000D03*
%TO.P,J11,7,Pin_7*%
%TO.N,/Front Panel/Trigger_4*%
X115808860Y-99091000D03*
%TO.P,J11,6,Pin_6*%
%TO.N,/Front Panel/Trigger_5*%
X115808860Y-101631000D03*
%TO.P,J11,5,Pin_5*%
%TO.N,/Front Panel/Trigger_6*%
X115808860Y-104171000D03*
%TO.P,J11,4,Pin_4*%
%TO.N,/Front Panel/Trigger_7*%
X115808860Y-106711000D03*
%TO.P,J11,3,Pin_3*%
%TO.N,/Front Panel/Trigger_8*%
X115808860Y-109251000D03*
%TO.P,J11,2,Pin_2*%
%TO.N,/Front Panel/Trigger_9*%
X115808860Y-111791000D03*
D19*
%TO.P,J11,1,Pin_1*%
%TO.N,/Front Panel/Trigger_10*%
X115808860Y-114331000D03*
%TD*%
D20*
%TO.P,J6,5,Pin_5*%
%TO.N,/Front Panel/5v*%
X116338860Y-72093000D03*
%TO.P,J6,4,Pin_4*%
%TO.N,/Front Panel/gate length*%
X116338860Y-69553000D03*
%TO.P,J6,3,Pin_3*%
%TO.N,/Front Panel/clock rate 1*%
X116338860Y-67013000D03*
%TO.P,J6,2,Pin_2*%
%TO.N,/Front Panel/clock rate 2*%
X116338860Y-64473000D03*
D19*
%TO.P,J6,1,Pin_1*%
%TO.N,/Front Panel/Ground*%
X116338860Y-61933000D03*
%TD*%
D25*
%TO.P,H2,1,Gate*%
%TO.N,unconnected-(H2-Gate-Pad1)*%
X150660000Y-128340000D03*
%TO.P,H2,2,Gate*%
%TO.N,unconnected-(H2-Gate-Pad2)*%
X150660000Y-125800000D03*
%TO.P,H2,3,CV*%
%TO.N,unconnected-(H2-CV-Pad3)*%
X148120000Y-128340000D03*
%TO.P,H2,4,CV*%
%TO.N,unconnected-(H2-CV-Pad4)*%
X148120000Y-125800000D03*
%TO.P,H2,5,+5V*%
%TO.N,+5V*%
X145580000Y-128340000D03*
%TO.P,H2,6,+5v*%
X145580000Y-125800000D03*
%TO.P,H2,7,+12V*%
%TO.N,unconnected-(H2-+12V-Pad7)*%
X143040000Y-128340000D03*
%TO.P,H2,8,+12V*%
%TO.N,unconnected-(H2-+12V-Pad8)*%
X143040000Y-125800000D03*
%TO.P,H2,9,GND*%
%TO.N,GND*%
X140500000Y-128340000D03*
%TO.P,H2,10,GND*%
X140500000Y-125800000D03*
%TO.P,H2,11,GND*%
X137960000Y-128340000D03*
%TO.P,H2,12,GND*%
X137960000Y-125800000D03*
%TO.P,H2,13,GND*%
X135420000Y-128340000D03*
%TO.P,H2,14,GND*%
X135420000Y-125800000D03*
%TO.P,H2,15,-12V*%
%TO.N,unconnected-(H2--12V-Pad15)*%
X132880000Y-128340000D03*
%TO.P,H2,16,-12V*%
%TO.N,unconnected-(H2--12V-Pad16)*%
X132880000Y-125800000D03*
%TD*%
D26*
%TO.N,Net-(D1-K)*%
X155300000Y-67400000D03*
X147200500Y-69100000D03*
X134600000Y-111800000D03*
X153000000Y-67400000D03*
X137000000Y-110080500D03*
%TO.N,/Circuit panel/clock in*%
X127700000Y-57300000D03*
X124200000Y-116300000D03*
%TO.N,/Circuit panel/trigger reset*%
X131280000Y-111911643D03*
X131280000Y-114611643D03*
%TO.N,/Circuit panel/reset in*%
X130306154Y-112485489D03*
%TO.N,Net-(U2-CLK)*%
X132500000Y-111900000D03*
X133200000Y-110000000D03*
%TO.N,/Circuit panel/clock rate 1*%
X157100000Y-137400000D03*
X156500000Y-100400000D03*
X156600000Y-97400000D03*
X159000000Y-78600000D03*
%TO.N,Net-(U1A-I)*%
X151380000Y-102811643D03*
%TO.N,/Circuit panel/step 7*%
X129099500Y-77100000D03*
%TO.N,/Circuit panel/step 8*%
X129699500Y-79400000D03*
%TO.N,/Circuit panel/step 4*%
X129200000Y-69400000D03*
%TO.N,/Circuit panel/step 9*%
X130749500Y-82200000D03*
%TO.N,/Circuit panel/step 5*%
X129549500Y-71900000D03*
%TO.N,/Circuit panel/step 10*%
X132000000Y-84600000D03*
%TO.N,Net-(D22-A)*%
X147200000Y-76300000D03*
%TO.N,/Circuit panel/gate_out*%
X150800000Y-82500000D03*
%TO.N,/Circuit panel/trigger step 10*%
X158900000Y-109600000D03*
%TO.N,/Circuit panel/trigger step 4*%
X152700000Y-99000000D03*
%TO.N,/Circuit panel/trigger step 5*%
X152500000Y-100900000D03*
%TO.N,/Front Panel/Step_6*%
X86409524Y-79715562D03*
%TO.N,/Circuit panel/trigger step 2*%
X159600000Y-90300000D03*
%TO.N,GND*%
X148700000Y-60100000D03*
X148700000Y-61900000D03*
X146880000Y-102311643D03*
%TO.N,Net-(D22-K)*%
X147200500Y-71200000D03*
%TD*%
D27*
%TO.N,/Circuit panel/clock in*%
X154400000Y-45300000D02*
X155590000Y-44110000D01*
X155590000Y-44110000D02*
X155590000Y-40590000D01*
X155590000Y-40590000D02*
X154387531Y-39387531D01*
X154387531Y-39387531D02*
X130612469Y-39387531D01*
X130612469Y-39387531D02*
X129580000Y-40420000D01*
X129580000Y-40420000D02*
X129580000Y-55320000D01*
X129580000Y-55320000D02*
X127600000Y-57300000D01*
X127600000Y-57300000D02*
X127700000Y-57300000D01*
%TO.N,Net-(D1-K)*%
X143000000Y-73720000D02*
X138816000Y-69536000D01*
X155300000Y-67400000D02*
X155300000Y-64910000D01*
X133964500Y-124574500D02*
X158974500Y-124574500D01*
X136650000Y-94797057D02*
X136650000Y-87100000D01*
X142740000Y-73060000D02*
X143400000Y-73720000D01*
X158974500Y-124574500D02*
X161100000Y-126700000D01*
X138816000Y-69536000D02*
X133110000Y-69536000D01*
X132700000Y-113700000D02*
X134600000Y-111800000D01*
X136900000Y-109980500D02*
X136900000Y-95047057D01*
X161810000Y-86100000D02*
X162110000Y-86400000D01*
X136650000Y-87100000D02*
X139820000Y-83930000D01*
X130090000Y-120700000D02*
X133964500Y-124574500D01*
X133834000Y-78459057D02*
X133834000Y-75666000D01*
X147200500Y-69100000D02*
X147200500Y-69919500D01*
X139304943Y-83930000D02*
X133834000Y-78459057D01*
X130700000Y-67126000D02*
X133110000Y-69536000D01*
X130700000Y-53150000D02*
X130700000Y-67126000D01*
X143400000Y-73720000D02*
X143000000Y-73720000D01*
X136900000Y-95047057D02*
X136650000Y-94797057D01*
X134600000Y-111800000D02*
X134600000Y-111900000D01*
X136440000Y-73060000D02*
X142740000Y-73060000D01*
X132700000Y-116700000D02*
X132700000Y-113700000D01*
X161320000Y-75400000D02*
X162900000Y-76980000D01*
X153000000Y-67400000D02*
X155300000Y-67400000D01*
X162900000Y-76980000D02*
X162900000Y-81610000D01*
X161810000Y-82700000D02*
X161810000Y-86100000D01*
X133834000Y-75666000D02*
X136440000Y-73060000D01*
X130090000Y-119310000D02*
X132700000Y-116700000D01*
X137000000Y-110080500D02*
X136900000Y-109980500D01*
X139820000Y-83930000D02*
X139304943Y-83930000D01*
X162900000Y-81610000D02*
X161810000Y-82700000D01*
X130090000Y-120700000D02*
X130090000Y-119310000D01*
X147200500Y-69919500D02*
X143400000Y-73720000D01*
X133110000Y-50740000D02*
X130700000Y-53150000D01*
X155300000Y-64910000D02*
X162210000Y-58000000D01*
%TO.N,Net-(D1-A)*%
X142780000Y-50740000D02*
X143400000Y-50120000D01*
X140730000Y-50740000D02*
X142780000Y-50740000D01*
%TO.N,Net-(D2-A)*%
X151280000Y-58000000D02*
X151020000Y-57740000D01*
X154590000Y-58000000D02*
X151280000Y-58000000D01*
%TO.N,Net-(D3-A)*%
X152620000Y-45980000D02*
X151020000Y-47580000D01*
X152620000Y-43070000D02*
X152620000Y-45980000D01*
X154390000Y-41300000D02*
X152620000Y-43070000D01*
%TO.N,Net-(D4-A)*%
X139820000Y-91550000D02*
X142830000Y-91550000D01*
X142830000Y-91550000D02*
X143100000Y-91820000D01*
%TO.N,Net-(D8-A)*%
X161100000Y-119080000D02*
X160780000Y-119400000D01*
X160780000Y-119400000D02*
X151160000Y-119400000D01*
X151160000Y-119400000D02*
X150720000Y-119840000D01*
%TO.N,Net-(D9-A)*%
X153500000Y-87390000D02*
X153500000Y-101137258D01*
X154490000Y-86400000D02*
X153500000Y-87390000D01*
X152320000Y-102317258D02*
X152320000Y-108080000D01*
X153500000Y-101137258D02*
X152320000Y-102317258D01*
X152320000Y-108080000D02*
X150720000Y-109680000D01*
%TO.N,Net-(D10-A)*%
X143400000Y-71180000D02*
X142374000Y-71180000D01*
X142374000Y-71180000D02*
X140730000Y-69536000D01*
%TO.N,Net-(D11-K)*%
X136290000Y-133600000D02*
X128893839Y-140996161D01*
X128893839Y-140996161D02*
X128893839Y-144393692D01*
X128893839Y-144393692D02*
X127420000Y-145867531D01*
%TO.N,/Circuit panel/clock in*%
X127700000Y-57400000D02*
X127700000Y-57400000D01*
X124200000Y-121157531D02*
X125590000Y-122547531D01*
X124200000Y-116300000D02*
X124200000Y-121157531D01*
X127700000Y-57300000D02*
X127700000Y-57400000D01*
%TO.N,+5V*%
X147270000Y-141060000D02*
X147270000Y-139910000D01*
X145580000Y-128340000D02*
X145580000Y-125800000D01*
X140770000Y-139810000D02*
X140770000Y-140960000D01*
X135040000Y-138247531D02*
X139207531Y-138247531D01*
X139430000Y-138470000D02*
X140770000Y-139810000D01*
X145580000Y-138220000D02*
X145580000Y-128340000D01*
X145780000Y-138420000D02*
X145580000Y-138220000D01*
X139207531Y-138247531D02*
X139430000Y-138470000D01*
X145780000Y-138420000D02*
X139480000Y-138420000D01*
X147270000Y-139910000D02*
X145780000Y-138420000D01*
X139480000Y-138420000D02*
X139430000Y-138470000D01*
%TO.N,/Circuit panel/trigger reset*%
X131280000Y-114611643D02*
X131280000Y-111911643D01*
X131280000Y-111911643D02*
X131280000Y-111811643D01*
%TO.N,/Circuit panel/reset in*%
X130306154Y-115291377D02*
X125590000Y-120007531D01*
X130306154Y-112485489D02*
X130306154Y-115291377D01*
%TO.N,/Circuit panel/clock rate 2*%
X135040000Y-143327531D02*
X139935617Y-143327531D01*
X140108086Y-143500000D02*
X152900000Y-143500000D01*
X139935617Y-143327531D02*
X140108086Y-143500000D01*
%TO.N,Net-(U2-CLK)*%
X135020000Y-97120000D02*
X133420000Y-95520000D01*
X127420000Y-143327531D02*
X126220000Y-142127531D01*
X132500000Y-111900000D02*
X132400000Y-111900000D01*
X132100000Y-112300000D02*
X132500000Y-111900000D01*
X133737056Y-110000000D02*
X135020000Y-108717056D01*
X132100000Y-116400000D02*
X132100000Y-112300000D01*
X135020000Y-108717056D02*
X135020000Y-97120000D01*
X128890000Y-134377531D02*
X128890000Y-119610000D01*
X126220000Y-142127531D02*
X126220000Y-137047531D01*
X126220000Y-137047531D02*
X128890000Y-134377531D01*
X128890000Y-119610000D02*
X132100000Y-116400000D01*
X133200000Y-110000000D02*
X133737056Y-110000000D01*
%TO.N,Net-(U4-CV)*%
X136172469Y-147000000D02*
X158750000Y-147000000D01*
X135040000Y-145867531D02*
X136172469Y-147000000D01*
X158750000Y-147000000D02*
X160700000Y-145050000D01*
%TO.N,/Circuit panel/clock rate 1*%
X133500000Y-142327531D02*
X135040000Y-140787531D01*
X156400000Y-145800000D02*
X145610000Y-145800000D01*
X139190000Y-145302943D02*
X138487057Y-144600000D01*
X133600000Y-144600000D02*
X133500000Y-144500000D01*
X159000000Y-66789531D02*
X159000000Y-78600000D01*
X133500000Y-144500000D02*
X133500000Y-142327531D01*
X138487057Y-144600000D02*
X133600000Y-144600000D01*
X145610000Y-145800000D02*
X139190000Y-145800000D01*
X156500000Y-100400000D02*
X156600000Y-100300000D01*
X139190000Y-145800000D02*
X139190000Y-145302943D01*
X157100000Y-145100000D02*
X156400000Y-145800000D01*
X161710000Y-64079531D02*
X159000000Y-66789531D01*
X157100000Y-137400000D02*
X157100000Y-145100000D01*
X156600000Y-97400000D02*
X156500000Y-100400000D01*
%TO.N,Net-(U1A-I)*%
X147511371Y-102811643D02*
X151380000Y-102811643D01*
X145723014Y-104600000D02*
X147511371Y-102811643D01*
X143100000Y-104600000D02*
X145723014Y-104600000D01*
X143100000Y-104690000D02*
X143100000Y-104600000D01*
X139500000Y-108290000D02*
X143100000Y-104690000D01*
%TO.N,Net-(U1C-I)*%
X136510000Y-114390000D02*
X134500000Y-116400000D01*
X140540000Y-112200000D02*
X136510000Y-112200000D01*
X136510000Y-112200000D02*
X136510000Y-114390000D01*
X143100000Y-114760000D02*
X140540000Y-112200000D01*
%TO.N,Net-(U1C-O)*%
X143100000Y-117300000D02*
X150720000Y-117300000D01*
%TO.N,/Circuit panel/step 6*%
X126950000Y-89290000D02*
X126950000Y-75750000D01*
X126950000Y-75750000D02*
X125700000Y-74500000D01*
X125800000Y-90440000D02*
X126950000Y-89290000D01*
%TO.N,/Circuit panel/step 2*%
X126060000Y-92980000D02*
X127400000Y-91640000D01*
X125800000Y-92980000D02*
X126060000Y-92980000D01*
X127400000Y-89688528D02*
X127550000Y-89538528D01*
X127550000Y-66190000D02*
X125700000Y-64340000D01*
X127550000Y-89538528D02*
X127550000Y-66190000D01*
X127400000Y-91640000D02*
X127400000Y-89688528D01*
%TO.N,/Circuit panel/step 1*%
X127400000Y-92488528D02*
X128000000Y-91888528D01*
X125800000Y-95520000D02*
X127400000Y-93920000D01*
X127400000Y-93920000D02*
X127400000Y-92488528D01*
X128150000Y-89787056D02*
X128150000Y-64250000D01*
X128000000Y-91888528D02*
X128000000Y-89937056D01*
X128000000Y-89937056D02*
X128150000Y-89787056D01*
X128150000Y-64250000D02*
X125700000Y-61800000D01*
%TO.N,/Circuit panel/step 3*%
X125800000Y-98060000D02*
X124200000Y-96460000D01*
X124200000Y-96460000D02*
X124200000Y-68380000D01*
X124200000Y-68380000D02*
X125700000Y-66880000D01*
%TO.N,/Circuit panel/step 7*%
X128000000Y-92737056D02*
X128000000Y-94168528D01*
X128750000Y-77449500D02*
X128750000Y-90035584D01*
X127700000Y-94468528D02*
X127700000Y-98700000D01*
X127700000Y-98700000D02*
X125800000Y-100600000D01*
X128600000Y-92137056D02*
X128000000Y-92737056D01*
X128600000Y-90185584D02*
X128600000Y-92137056D01*
X128000000Y-94168528D02*
X127700000Y-94468528D01*
X128750000Y-90035584D02*
X128600000Y-90185584D01*
X129099500Y-77100000D02*
X128750000Y-77449500D01*
X129099500Y-77100000D02*
X129200000Y-77100000D01*
%TO.N,/Circuit panel/step 8*%
X129350000Y-90284112D02*
X129200000Y-90434112D01*
X128600000Y-94417056D02*
X128300000Y-94717056D01*
X129350000Y-79749500D02*
X129350000Y-90284112D01*
X129200000Y-90434112D02*
X129200000Y-92385584D01*
X128300000Y-94717056D02*
X128300000Y-100640000D01*
X128600000Y-92985584D02*
X128600000Y-94417056D01*
X129699500Y-79400000D02*
X129350000Y-79749500D01*
X129200000Y-92385584D02*
X128600000Y-92985584D01*
X128300000Y-100640000D02*
X125800000Y-103140000D01*
%TO.N,/Circuit panel/step 4*%
X129800000Y-77530871D02*
X129899500Y-77431371D01*
X129800000Y-90682640D02*
X129950000Y-90532640D01*
X125800000Y-105680000D02*
X125578528Y-105458528D01*
X125578528Y-105458528D02*
X128900000Y-102137056D01*
X129950000Y-90532640D02*
X129950000Y-80200000D01*
X128900000Y-102137056D02*
X128900000Y-94965584D01*
X129200000Y-93234112D02*
X129800000Y-92634112D01*
X129950000Y-80200000D02*
X130030871Y-80200000D01*
X129899500Y-76768629D02*
X128750000Y-75619129D01*
X128900000Y-94965584D02*
X129200000Y-94665584D01*
X129800000Y-92634112D02*
X129800000Y-90682640D01*
X129800000Y-78600000D02*
X129800000Y-77530871D01*
X129200000Y-94665584D02*
X129200000Y-93234112D01*
X130030871Y-80200000D02*
X130499500Y-79731371D01*
X128750000Y-69850000D02*
X129200000Y-69400000D01*
X129899500Y-77431371D02*
X129899500Y-76768629D01*
X128750000Y-75619129D02*
X128750000Y-69850000D01*
X130499500Y-79731371D02*
X130499500Y-79068629D01*
X130499500Y-79068629D02*
X130030871Y-78600000D01*
X130030871Y-78600000D02*
X129800000Y-78600000D01*
%TO.N,/Circuit panel/step 9*%
X130600000Y-82349500D02*
X130600000Y-104957056D01*
X131600000Y-106600000D02*
X131800000Y-106600000D01*
X130749500Y-82200000D02*
X130600000Y-82349500D01*
X131600000Y-105957056D02*
X131600000Y-106600000D01*
X130600000Y-104957056D02*
X131600000Y-105957056D01*
X131800000Y-106600000D02*
X133420000Y-108220000D01*
%TO.N,/Circuit panel/step 5*%
X131200000Y-103460000D02*
X133420000Y-105680000D01*
X129350000Y-75370601D02*
X131549500Y-77570101D01*
X131549500Y-82531371D02*
X131200000Y-82880871D01*
X131200000Y-82880871D02*
X131200000Y-103460000D01*
X131549500Y-77570101D02*
X131549500Y-82531371D01*
X129350000Y-72099500D02*
X129350000Y-75370601D01*
X129549500Y-71900000D02*
X129350000Y-72099500D01*
%TO.N,/Circuit panel/step 10*%
X132000000Y-84600000D02*
X131820000Y-84620000D01*
X131800000Y-101520000D02*
X131800000Y-84800000D01*
X131800000Y-84800000D02*
X132000000Y-84600000D01*
X133420000Y-103140000D02*
X131800000Y-101520000D01*
X131820000Y-84620000D02*
X131800000Y-84600000D01*
%TO.N,Net-(U3A-I)*%
X140349000Y-66488000D02*
X140349000Y-63177000D01*
X140349000Y-63177000D02*
X140184000Y-63012000D01*
X142852000Y-63012000D02*
X143400000Y-63560000D01*
X140184000Y-63012000D02*
X142852000Y-63012000D01*
%TO.N,Net-(U3A-O)*%
X143400000Y-68640000D02*
X143400000Y-66100000D01*
%TO.N,Net-(D22-A)*%
X156300000Y-77100000D02*
X156400000Y-77200000D01*
X156400000Y-76700000D02*
X156400000Y-79500000D01*
X156400000Y-77200000D02*
X156400000Y-76700000D01*
X151020000Y-76260000D02*
X151860000Y-77100000D01*
X139637000Y-77460000D02*
X136793000Y-74616000D01*
X146040000Y-77460000D02*
X139637000Y-77460000D01*
X156400000Y-76700000D02*
X156400000Y-68920000D01*
X161200000Y-79500000D02*
X161700000Y-79000000D01*
X151860000Y-77100000D02*
X156300000Y-77100000D01*
X147200000Y-76300000D02*
X146040000Y-77460000D01*
X156400000Y-79500000D02*
X161200000Y-79500000D01*
%TO.N,/Circuit panel/gate_out*%
X125590000Y-113802943D02*
X129092943Y-110300000D01*
X150800000Y-82500000D02*
X150800000Y-82400000D01*
X151617056Y-110880000D02*
X152920000Y-109577056D01*
X154100000Y-91602943D02*
X155700000Y-90002943D01*
X131520000Y-110880000D02*
X151617056Y-110880000D01*
X125590000Y-114927531D02*
X125590000Y-113802943D01*
X152192943Y-82400000D02*
X150800000Y-82500000D01*
X155700000Y-85907057D02*
X152192943Y-82400000D01*
X152920000Y-109577056D02*
X152920000Y-102565786D01*
X130940000Y-110300000D02*
X131520000Y-110880000D01*
X154100000Y-101385786D02*
X154100000Y-91602943D01*
X152920000Y-102565786D02*
X154100000Y-101385786D01*
X155700000Y-90002943D02*
X155700000Y-85907057D01*
X129092943Y-110300000D02*
X130940000Y-110300000D01*
%TO.N,Net-(U6A-I)*%
X140434000Y-42824000D02*
X140310000Y-42700000D01*
X143200000Y-42700000D02*
X143400000Y-42500000D01*
X140434000Y-46312000D02*
X140434000Y-42824000D01*
X140310000Y-42700000D02*
X143200000Y-42700000D01*
%TO.N,Net-(U6A-O)*%
X143400000Y-47580000D02*
X143400000Y-45040000D01*
%TO.N,Net-(U6C-O)*%
X143400000Y-55200000D02*
X151020000Y-55200000D01*
%TO.N,Net-(U8A-O)*%
X143100000Y-86740000D02*
X143100000Y-89280000D01*
%TO.N,Net-(U8C-I)*%
X140350000Y-94300000D02*
X143040000Y-94300000D01*
X143040000Y-94300000D02*
X143100000Y-94360000D01*
%TO.N,Net-(U8C-O)*%
X150720000Y-96900000D02*
X143100000Y-96900000D01*
%TO.N,/Circuit panel/trigger step 7*%
X160840000Y-106540000D02*
X161500000Y-106540000D01*
X157200000Y-102900000D02*
X160840000Y-106540000D01*
%TO.N,/Circuit panel/trigger step 8*%
X140802944Y-117500000D02*
X138100000Y-117500000D01*
X157020000Y-113560000D02*
X146640000Y-113560000D01*
X161500000Y-109080000D02*
X157020000Y-113560000D01*
X144100000Y-116100000D02*
X142202944Y-116100000D01*
X142202944Y-116100000D02*
X140802944Y-117500000D01*
X146640000Y-113560000D02*
X144100000Y-116100000D01*
X138100000Y-117500000D02*
X137000000Y-116400000D01*
%TO.N,/Circuit panel/trigger step 3*%
X163500000Y-94380000D02*
X163500000Y-57097057D01*
X160800000Y-54397057D02*
X158947057Y-54397057D01*
X161500000Y-96380000D02*
X163500000Y-94380000D01*
X158947057Y-54397057D02*
X154650000Y-50100000D01*
X163500000Y-57097057D02*
X160800000Y-54397057D01*
%TO.N,/Circuit panel/trigger step 10*%
X148000000Y-79574112D02*
X148000000Y-68397056D01*
X159000000Y-84197056D02*
X156202944Y-81400000D01*
X155900000Y-102402943D02*
X155700000Y-102202943D01*
X149825888Y-81400000D02*
X148000000Y-79574112D01*
X139296000Y-61400000D02*
X137684000Y-63012000D01*
X148000000Y-68397056D02*
X146500000Y-66897056D01*
X155700000Y-94600000D02*
X156600000Y-93700000D01*
X146500000Y-66897056D02*
X146500000Y-61848528D01*
X159000000Y-89202943D02*
X159000000Y-84197056D01*
X155900000Y-103297057D02*
X155900000Y-102402943D01*
X146051472Y-61400000D02*
X139296000Y-61400000D01*
X156202944Y-81400000D02*
X149825888Y-81400000D01*
X158900000Y-106297057D02*
X155900000Y-103297057D01*
X155700000Y-102202943D02*
X155700000Y-94600000D01*
X156600000Y-91602943D02*
X159000000Y-89202943D01*
X156600000Y-93700000D02*
X156600000Y-91602943D01*
X146500000Y-61848528D02*
X146051472Y-61400000D01*
X158900000Y-109600000D02*
X158900000Y-106297057D01*
%TO.N,/Circuit panel/trigger step 4*%
X149120000Y-87377056D02*
X149120000Y-83720000D01*
X152700000Y-99000000D02*
X152700000Y-89162944D01*
X149822944Y-88080000D02*
X149120000Y-87377056D01*
X139540000Y-78060000D02*
X137684000Y-79916000D01*
X151617056Y-88080000D02*
X149822944Y-88080000D01*
X145400000Y-80000000D02*
X141480000Y-80000000D01*
X152700000Y-98800000D02*
X152700000Y-99000000D01*
X141480000Y-80000000D02*
X139540000Y-78060000D01*
X149120000Y-83720000D02*
X145400000Y-80000000D01*
X152700000Y-89162944D02*
X151617056Y-88080000D01*
X137684000Y-79916000D02*
X137684000Y-80612000D01*
%TO.N,/Circuit panel/trigger step 6*%
X161500000Y-103300000D02*
X161500000Y-104000000D01*
X159000000Y-93300000D02*
X159000000Y-100800000D01*
X159000000Y-100800000D02*
X161500000Y-103300000D01*
X157800000Y-92100000D02*
X159000000Y-93300000D01*
%TO.N,/Circuit panel/trigger step 5*%
X141012943Y-101500000D02*
X141012943Y-97462943D01*
X152300000Y-100700000D02*
X152000000Y-100700000D01*
X151200000Y-101500000D02*
X141012943Y-101500000D01*
X152500000Y-100900000D02*
X152300000Y-100700000D01*
X141012943Y-97462943D02*
X137850000Y-94300000D01*
X152000000Y-100700000D02*
X151200000Y-101500000D01*
D28*
%TO.N,/Front Panel/Ground*%
X98408860Y-98039000D02*
X98408860Y-125627140D01*
X99043860Y-97404000D02*
X98408860Y-98039000D01*
X115603000Y-43155000D02*
X101733610Y-43155000D01*
X98408860Y-45122530D02*
X98408860Y-71705112D01*
X118195560Y-45747560D02*
X115603000Y-43155000D01*
X116338860Y-61933000D02*
X118195560Y-60076300D01*
X99043860Y-72340112D02*
X99043860Y-97404000D01*
X101733610Y-43155000D02*
X101655610Y-43077000D01*
X100454390Y-43077000D02*
X98408860Y-45122530D01*
X101655610Y-43077000D02*
X100454390Y-43077000D01*
X118195560Y-60076300D02*
X118195560Y-45747560D01*
X98408860Y-71705112D02*
X99043860Y-72340112D01*
%TO.N,Net-(D12-A)*%
X104778860Y-49124000D02*
X100333860Y-44679000D01*
%TO.N,Net-(D13-A)*%
X104778860Y-58014000D02*
X100333860Y-53569000D01*
%TO.N,Net-(D14-A)*%
X104778860Y-67539000D02*
X100333860Y-63094000D01*
%TO.N,Net-(D15-A)*%
X105413860Y-76429000D02*
X100948112Y-71963252D01*
%TO.N,Net-(D16-A)*%
X104778860Y-85319000D02*
X100333860Y-80874000D01*
%TO.N,Net-(D17-A)*%
X101055000Y-91345000D02*
X101055000Y-90247000D01*
X103919000Y-94209000D02*
X101055000Y-91345000D01*
X105189000Y-94209000D02*
X103919000Y-94209000D01*
%TO.N,Net-(D18-A)*%
X103508860Y-103099000D02*
X101055000Y-100645140D01*
X101055000Y-100645140D02*
X101055000Y-99137000D01*
X104778860Y-103099000D02*
X103508860Y-103099000D01*
%TO.N,Net-(D19-A)*%
X104778860Y-112624000D02*
X100333860Y-108179000D01*
%TO.N,Net-(D20-A)*%
X104778860Y-121514000D02*
X100865000Y-117600140D01*
X100865000Y-117600140D02*
X100865000Y-117147000D01*
%TO.N,/Front Panel/Trigger_10*%
X116365000Y-120868767D02*
X111298655Y-125935112D01*
X106924972Y-125935112D02*
X105758860Y-124769000D01*
X116365000Y-114887140D02*
X115808860Y-114331000D01*
D27*
X86608860Y-128521500D02*
X102006360Y-128521500D01*
X102006360Y-128521500D02*
X105758860Y-124769000D01*
D28*
X116365000Y-120868767D02*
X116365000Y-114887140D01*
D27*
X84658860Y-126571500D02*
X86608860Y-128521500D01*
D28*
X111298655Y-125935112D02*
X106924972Y-125935112D01*
D27*
%TO.N,/Front Panel/Reset Trigger*%
X94058860Y-117445500D02*
X94058860Y-108319500D01*
X94058860Y-81183000D02*
X94058860Y-72057000D01*
X94058860Y-72057000D02*
X94058860Y-62931000D01*
X94058860Y-126571500D02*
X94058860Y-117445500D01*
X94058860Y-62931000D02*
X94058860Y-53805000D01*
X94058860Y-108319500D02*
X94058860Y-99193500D01*
X94058860Y-90067500D02*
X94058860Y-81183000D01*
X94058860Y-53805000D02*
X94058860Y-44679000D01*
X94058860Y-99193500D02*
X94058860Y-90067500D01*
D28*
%TO.N,/Front Panel/Step_10*%
X86901000Y-124113640D02*
X89358860Y-126571500D01*
X80297000Y-84811000D02*
X81121000Y-85635000D01*
X81121000Y-110197590D02*
X82329000Y-111405590D01*
X81121000Y-85635000D02*
X81121000Y-110197590D01*
X82329000Y-111405590D02*
X82329000Y-112243000D01*
X82329000Y-112243000D02*
X86901000Y-116815000D01*
X86901000Y-116815000D02*
X86901000Y-124113640D01*
%TO.N,/Front Panel/Step_9*%
X81821000Y-109907640D02*
X89358860Y-117445500D01*
X80297000Y-82271000D02*
X81821000Y-83795000D01*
X81821000Y-83795000D02*
X81821000Y-109907640D01*
%TO.N,/Front Panel/Step_8*%
X82521000Y-83505051D02*
X82521000Y-101481640D01*
X81821000Y-81763000D02*
X81821000Y-82805050D01*
X80297000Y-79731000D02*
X80297000Y-80239000D01*
X82521000Y-101481640D02*
X89358860Y-108319500D01*
X81821000Y-82805050D02*
X82521000Y-83505051D01*
X80297000Y-80239000D02*
X81821000Y-81763000D01*
%TO.N,/Front Panel/Step_7*%
X82448860Y-81400910D02*
X82521000Y-81473051D01*
X82521000Y-82515102D02*
X86901000Y-86895102D01*
X82521000Y-81473051D02*
X82521000Y-82515102D01*
X82448860Y-79342860D02*
X82448860Y-81400910D01*
X80297000Y-77191000D02*
X82448860Y-79342860D01*
X86901000Y-96735640D02*
X89358860Y-99193500D01*
X86901000Y-86895102D02*
X86901000Y-96735640D01*
%TO.N,/Front Panel/Step_6*%
X86409524Y-79561443D02*
X81499081Y-74651000D01*
X81499081Y-74651000D02*
X80297000Y-74651000D01*
X86409524Y-79715562D02*
X86409524Y-79561443D01*
%TO.N,/Front Panel/Step_5*%
X80297000Y-72111000D02*
X89369000Y-81183000D01*
X89369000Y-81183000D02*
X89538860Y-81183000D01*
D29*
%TO.N,/Front Panel/Step_4*%
X87193860Y-81329000D02*
X89098860Y-83234000D01*
D28*
X87052860Y-69571000D02*
X89538860Y-72057000D01*
X80297000Y-69571000D02*
X87052860Y-69571000D01*
D29*
X89098860Y-72529000D02*
X89098860Y-74344000D01*
D28*
%TO.N,/Front Panel/Step_3*%
X80297000Y-67031000D02*
X85438860Y-67031000D01*
X85438860Y-67031000D02*
X89538860Y-62931000D01*
%TO.N,/Front Panel/Step2*%
X80297000Y-64491000D02*
X80297000Y-64020860D01*
X80297000Y-64020860D02*
X89538860Y-54779000D01*
X89538860Y-54779000D02*
X89538860Y-53805000D01*
%TO.N,/Front Panel/Step_1*%
X81958860Y-52259000D02*
X89538860Y-44679000D01*
X80297000Y-61951000D02*
X81958860Y-60289140D01*
X81958860Y-60289140D02*
X81958860Y-52259000D01*
D27*
%TO.N,/Circuit panel/trigger step 9*%
X161500000Y-111620000D02*
X161171643Y-111620000D01*
X156200000Y-116591643D02*
X156200000Y-118200000D01*
X161171643Y-111620000D02*
X156200000Y-116591643D01*
%TO.N,/Circuit panel/trigger step 2*%
X136031057Y-58762000D02*
X134234000Y-58762000D01*
X150074416Y-80800000D02*
X148600000Y-79325584D01*
X148600000Y-79325584D02*
X148600000Y-68148528D01*
X134234000Y-58762000D02*
X133034000Y-59962000D01*
X147100000Y-66648528D02*
X147100000Y-61600000D01*
X159600000Y-90300000D02*
X159600000Y-83948528D01*
X148600000Y-68148528D02*
X147100000Y-66648528D01*
X147100000Y-61600000D02*
X144800000Y-59300000D01*
X136569057Y-59300000D02*
X136031057Y-58762000D01*
X156451472Y-80800000D02*
X150074416Y-80800000D01*
X159600000Y-83948528D02*
X156451472Y-80800000D01*
X144800000Y-59300000D02*
X136569057Y-59300000D01*
%TO.N,/Circuit panel/trigger step 1*%
X150322944Y-80200000D02*
X149200000Y-79077056D01*
X161500000Y-87600000D02*
X160910000Y-87600000D01*
X149200000Y-67900000D02*
X147700000Y-66400000D01*
X160910000Y-84410000D02*
X156700000Y-80200000D01*
X142502944Y-56400000D02*
X140836944Y-54734000D01*
X147700000Y-66400000D02*
X147700000Y-59942944D01*
X149200000Y-79077056D02*
X149200000Y-67900000D01*
X140232943Y-54734000D02*
X137934000Y-52435057D01*
X161500000Y-91300000D02*
X161500000Y-87600000D01*
X144297056Y-56540000D02*
X142502944Y-56540000D01*
X137934000Y-52435057D02*
X137934000Y-46312000D01*
X156700000Y-80200000D02*
X150322944Y-80200000D01*
X140836944Y-54734000D02*
X140232943Y-54734000D01*
X160910000Y-87600000D02*
X160910000Y-84410000D01*
X142502944Y-56540000D02*
X142502944Y-56400000D01*
X147700000Y-59942944D02*
X144297056Y-56540000D01*
%TO.N,GND*%
X135420000Y-130247531D02*
X127420000Y-138247531D01*
X141766987Y-102311643D02*
X139400000Y-104678630D01*
X148700000Y-61900000D02*
X148700000Y-60100000D01*
X140500000Y-128340000D02*
X137960000Y-128340000D01*
X135420000Y-125800000D02*
X137960000Y-125800000D01*
X137960000Y-128340000D02*
X135420000Y-128340000D01*
X135420000Y-128340000D02*
X135420000Y-130247531D01*
X139400000Y-104678630D02*
X139400000Y-105810000D01*
X146880000Y-102311643D02*
X141766987Y-102311643D01*
X137960000Y-125800000D02*
X137960000Y-128340000D01*
X140500000Y-128340000D02*
X140500000Y-125800000D01*
X161710000Y-61400000D02*
X161710000Y-61230000D01*
X135420000Y-125800000D02*
X135420000Y-128340000D01*
X140500000Y-125800000D02*
X137960000Y-125800000D01*
D28*
%TO.N,/Front Panel/Gate out*%
X80297000Y-115799000D02*
X82308860Y-117810860D01*
X105383140Y-136657000D02*
X108110000Y-136657000D01*
X84615000Y-130143788D02*
X84615000Y-130277000D01*
X92345000Y-138007000D02*
X104033140Y-138007000D01*
X84615000Y-130277000D02*
X92345000Y-138007000D01*
X82308860Y-127837648D02*
X84615000Y-130143788D01*
X104033140Y-138007000D02*
X105383140Y-136657000D01*
X82308860Y-117810860D02*
X82308860Y-127837648D01*
D27*
%TO.N,Net-(D22-K)*%
X147200500Y-71200000D02*
X147200500Y-73799500D01*
X147200500Y-73799500D02*
X144740000Y-76260000D01*
X147100000Y-71300500D02*
X147100000Y-73900000D01*
X147200500Y-71200000D02*
X147100000Y-71300500D01*
X144740000Y-76260000D02*
X143400000Y-76260000D01*
%TO.N,Net-(J1-Pad2)*%
X93941887Y-138825113D02*
X87810000Y-144957000D01*
X109988859Y-133105111D02*
X109988859Y-138825113D01*
X109988859Y-138825113D02*
X93941887Y-138825113D01*
X109188860Y-132305112D02*
X109988859Y-133105111D01*
%TO.N,/Front Panel/5v*%
X109188860Y-79243000D02*
X109188860Y-124685112D01*
X116338860Y-72093000D02*
X109188860Y-79243000D01*
%TD*%
M02*
