{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1657932652287 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1657932652288 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 15 19:50:52 2022 " "Processing started: Fri Jul 15 19:50:52 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1657932652288 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657932652288 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISC_V_Single_Cycle -c RISC_V_Single_Cycle " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISC_V_Single_Cycle -c RISC_V_Single_Cycle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657932652288 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1657932652787 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1657932652788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscv_sc/risc_v_sc-main/src/risc_v_single_cycle_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /riscv_sc/risc_v_sc-main/src/risc_v_single_cycle_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 RISC_V_Single_Cycle_TB " "Found entity 1: RISC_V_Single_Cycle_TB" {  } { { "../src/RISC_V_Single_Cycle_TB.v" "" { Text "E:/RISCV_SC/RISC_V_SC-main/src/RISC_V_Single_Cycle_TB.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657932661201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657932661201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscv_sc/risc_v_sc-main/src/risc_v_single_cycle.v 1 1 " "Found 1 design units, including 1 entities, in source file /riscv_sc/risc_v_sc-main/src/risc_v_single_cycle.v" { { "Info" "ISGN_ENTITY_NAME" "1 RISC_V_Single_Cycle " "Found entity 1: RISC_V_Single_Cycle" {  } { { "../src/RISC_V_Single_Cycle.v" "" { Text "E:/RISCV_SC/RISC_V_SC-main/src/RISC_V_Single_Cycle.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657932661207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657932661207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscv_sc/risc_v_sc-main/src/register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file /riscv_sc/risc_v_sc-main/src/register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register_File " "Found entity 1: Register_File" {  } { { "../src/Register_File.v" "" { Text "E:/RISCV_SC/RISC_V_SC-main/src/Register_File.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657932661210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657932661210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscv_sc/risc_v_sc-main/src/register.v 1 1 " "Found 1 design units, including 1 entities, in source file /riscv_sc/risc_v_sc-main/src/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "../src/Register.v" "" { Text "E:/RISCV_SC/RISC_V_SC-main/src/Register.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657932661213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657932661213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscv_sc/risc_v_sc-main/src/program_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file /riscv_sc/risc_v_sc-main/src/program_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Program_Memory " "Found entity 1: Program_Memory" {  } { { "../src/Program_Memory.v" "" { Text "E:/RISCV_SC/RISC_V_SC-main/src/Program_Memory.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657932661215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657932661215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscv_sc/risc_v_sc-main/src/pc_register.v 1 1 " "Found 1 design units, including 1 entities, in source file /riscv_sc/risc_v_sc-main/src/pc_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC_Register " "Found entity 1: PC_Register" {  } { { "../src/PC_Register.v" "" { Text "E:/RISCV_SC/RISC_V_SC-main/src/PC_Register.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657932661218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657932661218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscv_sc/risc_v_sc-main/src/mux_register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file /riscv_sc/risc_v_sc-main/src/mux_register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUXRegisterFile " "Found entity 1: MUXRegisterFile" {  } { { "../src/MUX_Register_File.v" "" { Text "E:/RISCV_SC/RISC_V_SC-main/src/MUX_Register_File.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657932661220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657932661220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscv_sc/risc_v_sc-main/src/multiplexer_2_to_1.v 1 1 " "Found 1 design units, including 1 entities, in source file /riscv_sc/risc_v_sc-main/src/multiplexer_2_to_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplexer_2_to_1 " "Found entity 1: Multiplexer_2_to_1" {  } { { "../src/Multiplexer_2_to_1.v" "" { Text "E:/RISCV_SC/RISC_V_SC-main/src/Multiplexer_2_to_1.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657932661223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657932661223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscv_sc/risc_v_sc-main/src/immediate_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file /riscv_sc/risc_v_sc-main/src/immediate_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Immediate_Unit " "Found entity 1: Immediate_Unit" {  } { { "../src/Immediate_Unit.v" "" { Text "E:/RISCV_SC/RISC_V_SC-main/src/Immediate_Unit.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657932661225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657932661225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscv_sc/risc_v_sc-main/src/decoder_register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file /riscv_sc/risc_v_sc-main/src/decoder_register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder_Register_File " "Found entity 1: Decoder_Register_File" {  } { { "../src/Decoder_Register_File.v" "" { Text "E:/RISCV_SC/RISC_V_SC-main/src/Decoder_Register_File.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657932661228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657932661228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscv_sc/risc_v_sc-main/src/data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file /riscv_sc/risc_v_sc-main/src/data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Data_Memory " "Found entity 1: Data_Memory" {  } { { "../src/Data_Memory.v" "" { Text "E:/RISCV_SC/RISC_V_SC-main/src/Data_Memory.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657932661231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657932661231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscv_sc/risc_v_sc-main/src/control.v 1 1 " "Found 1 design units, including 1 entities, in source file /riscv_sc/risc_v_sc-main/src/control.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "../src/Control.v" "" { Text "E:/RISCV_SC/RISC_V_SC-main/src/Control.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657932661234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657932661234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscv_sc/risc_v_sc-main/src/alu_control.v 1 1 " "Found 1 design units, including 1 entities, in source file /riscv_sc/risc_v_sc-main/src/alu_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_Control " "Found entity 1: ALU_Control" {  } { { "../src/ALU_Control.v" "" { Text "E:/RISCV_SC/RISC_V_SC-main/src/ALU_Control.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657932661236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657932661236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscv_sc/risc_v_sc-main/src/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /riscv_sc/risc_v_sc-main/src/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../src/ALU.v" "" { Text "E:/RISCV_SC/RISC_V_SC-main/src/ALU.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657932661239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657932661239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscv_sc/risc_v_sc-main/src/adder_32_bits.v 1 1 " "Found 1 design units, including 1 entities, in source file /riscv_sc/risc_v_sc-main/src/adder_32_bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 Adder_32_Bits " "Found entity 1: Adder_32_Bits" {  } { { "../src/Adder_32_Bits.v" "" { Text "E:/RISCV_SC/RISC_V_SC-main/src/Adder_32_Bits.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657932661242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657932661242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscv_sc/risc_v_sc-main/src/branch_control.v 1 1 " "Found 1 design units, including 1 entities, in source file /riscv_sc/risc_v_sc-main/src/branch_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 Branch_Control " "Found entity 1: Branch_Control" {  } { { "../src/Branch_Control.v" "" { Text "E:/RISCV_SC/RISC_V_SC-main/src/Branch_Control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657932661244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657932661244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscv_sc/risc_v_sc-main/src/register_pipeline.v 1 1 " "Found 1 design units, including 1 entities, in source file /riscv_sc/risc_v_sc-main/src/register_pipeline.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register_Pipeline " "Found entity 1: Register_Pipeline" {  } { { "../src/Register_Pipeline.v" "" { Text "E:/RISCV_SC/RISC_V_SC-main/src/Register_Pipeline.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657932661247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657932661247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscv_sc/risc_v_sc-main/src/sp_register.v 1 1 " "Found 1 design units, including 1 entities, in source file /riscv_sc/risc_v_sc-main/src/sp_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 SP_Register " "Found entity 1: SP_Register" {  } { { "../src/SP_Register.v" "" { Text "E:/RISCV_SC/RISC_V_SC-main/src/SP_Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657932661249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657932661249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscv_sc/risc_v_sc-main/src/fwd.v 1 1 " "Found 1 design units, including 1 entities, in source file /riscv_sc/risc_v_sc-main/src/fwd.v" { { "Info" "ISGN_ENTITY_NAME" "1 Forwarding " "Found entity 1: Forwarding" {  } { { "../src/FWD.v" "" { Text "E:/RISCV_SC/RISC_V_SC-main/src/FWD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657932661252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657932661252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscv_sc/risc_v_sc-main/src/hazardcontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file /riscv_sc/risc_v_sc-main/src/hazardcontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 HazardControl " "Found entity 1: HazardControl" {  } { { "../src/HazardControl.v" "" { Text "E:/RISCV_SC/RISC_V_SC-main/src/HazardControl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657932661254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657932661254 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Jmp_Out_w RISC_V_Single_Cycle.v(244) " "Verilog HDL Implicit Net warning at RISC_V_Single_Cycle.v(244): created implicit net for \"Jmp_Out_w\"" {  } { { "../src/RISC_V_Single_Cycle.v" "" { Text "E:/RISCV_SC/RISC_V_SC-main/src/RISC_V_Single_Cycle.v" 244 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657932661254 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RISC_V_Single_Cycle " "Elaborating entity \"RISC_V_Single_Cycle\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1657932661325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control Control:CONTROL_UNIT " "Elaborating entity \"Control\" for hierarchy \"Control:CONTROL_UNIT\"" {  } { { "../src/RISC_V_Single_Cycle.v" "CONTROL_UNIT" { Text "E:/RISCV_SC/RISC_V_SC-main/src/RISC_V_Single_Cycle.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657932661361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_Register PC_Register:PC " "Elaborating entity \"PC_Register\" for hierarchy \"PC_Register:PC\"" {  } { { "../src/RISC_V_Single_Cycle.v" "PC" { Text "E:/RISCV_SC/RISC_V_SC-main/src/RISC_V_Single_Cycle.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657932661363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Program_Memory Program_Memory:PROGRAM_MEMORY " "Elaborating entity \"Program_Memory\" for hierarchy \"Program_Memory:PROGRAM_MEMORY\"" {  } { { "../src/RISC_V_Single_Cycle.v" "PROGRAM_MEMORY" { Text "E:/RISCV_SC/RISC_V_SC-main/src/RISC_V_Single_Cycle.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657932661366 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "0 0 63 Program_Memory.v(34) " "Verilog HDL warning at Program_Memory.v(34): number of words (0) in memory file does not match the number of elements in the address range \[0:63\]" {  } { { "../src/Program_Memory.v" "" { Text "E:/RISCV_SC/RISC_V_SC-main/src/Program_Memory.v" 34 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1657932661367 "|RISC_V_Single_Cycle|Program_Memory:PROGRAM_MEMORY"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 Program_Memory.v(30) " "Net \"rom.data_a\" at Program_Memory.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "../src/Program_Memory.v" "" { Text "E:/RISCV_SC/RISC_V_SC-main/src/Program_Memory.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1657932661367 "|RISC_V_Single_Cycle|Program_Memory:PROGRAM_MEMORY"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 Program_Memory.v(30) " "Net \"rom.waddr_a\" at Program_Memory.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "../src/Program_Memory.v" "" { Text "E:/RISCV_SC/RISC_V_SC-main/src/Program_Memory.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1657932661367 "|RISC_V_Single_Cycle|Program_Memory:PROGRAM_MEMORY"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 Program_Memory.v(30) " "Net \"rom.we_a\" at Program_Memory.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "../src/Program_Memory.v" "" { Text "E:/RISCV_SC/RISC_V_SC-main/src/Program_Memory.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1657932661367 "|RISC_V_Single_Cycle|Program_Memory:PROGRAM_MEMORY"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder_32_Bits Adder_32_Bits:PC_PLUS_4 " "Elaborating entity \"Adder_32_Bits\" for hierarchy \"Adder_32_Bits:PC_PLUS_4\"" {  } { { "../src/RISC_V_Single_Cycle.v" "PC_PLUS_4" { Text "E:/RISCV_SC/RISC_V_SC-main/src/RISC_V_Single_Cycle.v" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657932661369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer_2_to_1 Multiplexer_2_to_1:MUX_JALR_OR_IMM " "Elaborating entity \"Multiplexer_2_to_1\" for hierarchy \"Multiplexer_2_to_1:MUX_JALR_OR_IMM\"" {  } { { "../src/RISC_V_Single_Cycle.v" "MUX_JALR_OR_IMM" { Text "E:/RISCV_SC/RISC_V_SC-main/src/RISC_V_Single_Cycle.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657932661372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Branch_Control Branch_Control:Branch_Control_Unit " "Elaborating entity \"Branch_Control\" for hierarchy \"Branch_Control:Branch_Control_Unit\"" {  } { { "../src/RISC_V_Single_Cycle.v" "Branch_Control_Unit" { Text "E:/RISCV_SC/RISC_V_SC-main/src/RISC_V_Single_Cycle.v" 281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657932661374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Memory Data_Memory:Data_Memory_Unit " "Elaborating entity \"Data_Memory\" for hierarchy \"Data_Memory:Data_Memory_Unit\"" {  } { { "../src/RISC_V_Single_Cycle.v" "Data_Memory_Unit" { Text "E:/RISCV_SC/RISC_V_SC-main/src/RISC_V_Single_Cycle.v" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657932661376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_File Register_File:REGISTER_FILE_UNIT " "Elaborating entity \"Register_File\" for hierarchy \"Register_File:REGISTER_FILE_UNIT\"" {  } { { "../src/RISC_V_Single_Cycle.v" "REGISTER_FILE_UNIT" { Text "E:/RISCV_SC/RISC_V_SC-main/src/RISC_V_Single_Cycle.v" 336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657932661379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder_Register_File Register_File:REGISTER_FILE_UNIT\|Decoder_Register_File:DECODER_REG_FILE " "Elaborating entity \"Decoder_Register_File\" for hierarchy \"Register_File:REGISTER_FILE_UNIT\|Decoder_Register_File:DECODER_REG_FILE\"" {  } { { "../src/Register_File.v" "DECODER_REG_FILE" { Text "E:/RISCV_SC/RISC_V_SC-main/src/Register_File.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657932661386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Register_File:REGISTER_FILE_UNIT\|Register:Register_zero " "Elaborating entity \"Register\" for hierarchy \"Register_File:REGISTER_FILE_UNIT\|Register:Register_zero\"" {  } { { "../src/Register_File.v" "Register_zero" { Text "E:/RISCV_SC/RISC_V_SC-main/src/Register_File.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657932661388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SP_Register Register_File:REGISTER_FILE_UNIT\|SP_Register:Register_sp " "Elaborating entity \"SP_Register\" for hierarchy \"Register_File:REGISTER_FILE_UNIT\|SP_Register:Register_sp\"" {  } { { "../src/Register_File.v" "Register_sp" { Text "E:/RISCV_SC/RISC_V_SC-main/src/Register_File.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657932661391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUXRegisterFile Register_File:REGISTER_FILE_UNIT\|MUXRegisterFile:MUXRegister1 " "Elaborating entity \"MUXRegisterFile\" for hierarchy \"Register_File:REGISTER_FILE_UNIT\|MUXRegisterFile:MUXRegister1\"" {  } { { "../src/Register_File.v" "MUXRegister1" { Text "E:/RISCV_SC/RISC_V_SC-main/src/Register_File.v" 481 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657932661407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Immediate_Unit Immediate_Unit:IMM_UNIT " "Elaborating entity \"Immediate_Unit\" for hierarchy \"Immediate_Unit:IMM_UNIT\"" {  } { { "../src/RISC_V_Single_Cycle.v" "IMM_UNIT" { Text "E:/RISCV_SC/RISC_V_SC-main/src/RISC_V_Single_Cycle.v" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657932661412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_Control ALU_Control:ALU_CONTROL_UNIT " "Elaborating entity \"ALU_Control\" for hierarchy \"ALU_Control:ALU_CONTROL_UNIT\"" {  } { { "../src/RISC_V_Single_Cycle.v" "ALU_CONTROL_UNIT" { Text "E:/RISCV_SC/RISC_V_SC-main/src/RISC_V_Single_Cycle.v" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657932661415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU_UNIT " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU_UNIT\"" {  } { { "../src/RISC_V_Single_Cycle.v" "ALU_UNIT" { Text "E:/RISCV_SC/RISC_V_SC-main/src/RISC_V_Single_Cycle.v" 387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657932661417 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "ALU.v(53) " "Verilog HDL warning at ALU.v(53): converting signed shift amount to unsigned" {  } { { "../src/ALU.v" "" { Text "E:/RISCV_SC/RISC_V_SC-main/src/ALU.v" 53 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1657932661418 "|RISC_V_Single_Cycle|ALU:ALU_UNIT"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "ALU.v(54) " "Verilog HDL warning at ALU.v(54): converting signed shift amount to unsigned" {  } { { "../src/ALU.v" "" { Text "E:/RISCV_SC/RISC_V_SC-main/src/ALU.v" 54 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1657932661418 "|RISC_V_Single_Cycle|ALU:ALU_UNIT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Forwarding Forwarding:FORWARDING_UNIT " "Elaborating entity \"Forwarding\" for hierarchy \"Forwarding:FORWARDING_UNIT\"" {  } { { "../src/RISC_V_Single_Cycle.v" "FORWARDING_UNIT" { Text "E:/RISCV_SC/RISC_V_SC-main/src/RISC_V_Single_Cycle.v" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657932661419 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ALUResWB FWD.v(35) " "Verilog HDL Always Construct warning at FWD.v(35): variable \"ALUResWB\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/FWD.v" "" { Text "E:/RISCV_SC/RISC_V_SC-main/src/FWD.v" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1657932661420 "|RISC_V_Single_Cycle|Forwarding:FORWARDING_UNIT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HazardControl HazardControl:HAZARD_CONTROL_UNIT " "Elaborating entity \"HazardControl\" for hierarchy \"HazardControl:HAZARD_CONTROL_UNIT\"" {  } { { "../src/RISC_V_Single_Cycle.v" "HAZARD_CONTROL_UNIT" { Text "E:/RISCV_SC/RISC_V_SC-main/src/RISC_V_Single_Cycle.v" 423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657932661421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_Pipeline Register_Pipeline:IF_ID_PC " "Elaborating entity \"Register_Pipeline\" for hierarchy \"Register_Pipeline:IF_ID_PC\"" {  } { { "../src/RISC_V_Single_Cycle.v" "IF_ID_PC" { Text "E:/RISCV_SC/RISC_V_SC-main/src/RISC_V_Single_Cycle.v" 470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657932661424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_Pipeline Register_Pipeline:ID_EX_ALUOP " "Elaborating entity \"Register_Pipeline\" for hierarchy \"Register_Pipeline:ID_EX_ALUOP\"" {  } { { "../src/RISC_V_Single_Cycle.v" "ID_EX_ALUOP" { Text "E:/RISCV_SC/RISC_V_SC-main/src/RISC_V_Single_Cycle.v" 571 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657932661429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_Pipeline Register_Pipeline:ID_EX_ALUSRC " "Elaborating entity \"Register_Pipeline\" for hierarchy \"Register_Pipeline:ID_EX_ALUSRC\"" {  } { { "../src/RISC_V_Single_Cycle.v" "ID_EX_ALUSRC" { Text "E:/RISCV_SC/RISC_V_SC-main/src/RISC_V_Single_Cycle.v" 587 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657932661435 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "E:/RISCV_SC/RISC_V_SC-main/ProjectQuartus/db/RISC_V_Single_Cycle.ram0_Program_Memory_49bd8618.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"E:/RISCV_SC/RISC_V_SC-main/ProjectQuartus/db/RISC_V_Single_Cycle.ram0_Program_Memory_49bd8618.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1657932662167 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "Register_File:REGISTER_FILE_UNIT\|Decoder_Register_File:DECODER_REG_FILE\|Ram0 " "RAM logic \"Register_File:REGISTER_FILE_UNIT\|Decoder_Register_File:DECODER_REG_FILE\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "../src/Decoder_Register_File.v" "Ram0" { Text "E:/RISCV_SC/RISC_V_SC-main/src/Decoder_Register_File.v" 20 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1657932662207 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Data_Memory:Data_Memory_Unit\|ram " "RAM logic \"Data_Memory:Data_Memory_Unit\|ram\" is uninferred due to asynchronous read logic" {  } { { "../src/Data_Memory.v" "ram" { Text "E:/RISCV_SC/RISC_V_SC-main/src/Data_Memory.v" 33 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1657932662207 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1657932662207 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Program_Memory:PROGRAM_MEMORY\|rom_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Program_Memory:PROGRAM_MEMORY\|rom_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1657932665559 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1657932665559 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1657932665559 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1657932665559 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1657932665559 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1657932665559 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1657932665559 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1657932665559 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1657932665559 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/RISC_V_Single_Cycle.ram0_Program_Memory_49bd8618.hdl.mif " "Parameter INIT_FILE set to db/RISC_V_Single_Cycle.ram0_Program_Memory_49bd8618.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1657932665559 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1657932665559 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1657932665559 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Program_Memory:PROGRAM_MEMORY\|altsyncram:rom_rtl_0 " "Elaborated megafunction instantiation \"Program_Memory:PROGRAM_MEMORY\|altsyncram:rom_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657932665647 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Program_Memory:PROGRAM_MEMORY\|altsyncram:rom_rtl_0 " "Instantiated megafunction \"Program_Memory:PROGRAM_MEMORY\|altsyncram:rom_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657932665647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657932665647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657932665647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657932665647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657932665647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657932665647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657932665647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657932665647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657932665647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/RISC_V_Single_Cycle.ram0_Program_Memory_49bd8618.hdl.mif " "Parameter \"INIT_FILE\" = \"db/RISC_V_Single_Cycle.ram0_Program_Memory_49bd8618.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657932665647 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1657932665647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4781.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4781.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4781 " "Found entity 1: altsyncram_4781" {  } { { "db/altsyncram_4781.tdf" "" { Text "E:/RISCV_SC/RISC_V_SC-main/ProjectQuartus/db/altsyncram_4781.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657932665739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657932665739 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "9 " "9 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1657932667383 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../src/SP_Register.v" "" { Text "E:/RISCV_SC/RISC_V_SC-main/src/SP_Register.v" 19 -1 0 } } { "../src/PC_Register.v" "" { Text "E:/RISCV_SC/RISC_V_SC-main/src/PC_Register.v" 32 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1657932667804 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1657932667804 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1657932673641 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "62 " "62 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1657932694015 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1657932695142 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657932695142 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "17477 " "Implemented 17477 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1657932696376 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1657932696376 ""} { "Info" "ICUT_CUT_TM_LCELLS" "17411 " "Implemented 17411 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1657932696376 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1657932696376 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1657932696376 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4935 " "Peak virtual memory: 4935 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1657932696419 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 15 19:51:36 2022 " "Processing ended: Fri Jul 15 19:51:36 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1657932696419 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:44 " "Elapsed time: 00:00:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1657932696419 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:01 " "Total CPU time (on all processors): 00:01:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1657932696419 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1657932696419 ""}
