Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Fri Mar  8 13:44:14 2024
| Host         : thisguy running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file master_timing_summary_routed.rpt -pb master_timing_summary_routed.pb -rpx master_timing_summary_routed.rpx -warn_on_violation
| Design       : master
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     420         
TIMING-20  Warning           Non-clocked latch               4           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (428)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (901)
5. checking no_input_delay (2)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (428)
--------------------------
 There are 420 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: atan/cordic/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[11].pipe_reg[11][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: atan/present_state_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (901)
--------------------------------------------------
 There are 901 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  908          inf        0.000                      0                  908           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           908 Endpoints
Min Delay           908 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            accelerometer/spi/in_buffer_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.458ns  (logic 1.220ns (14.421%)  route 7.238ns (85.579%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    F22                  IBUF (Prop_ibuf_I_O)         0.972     0.972 r  reset_IBUF_inst/O
                         net (fo=21, routed)          5.617     6.589    accelerometer/spi/reset_IBUF
    SLICE_X57Y37         LUT3 (Prop_lut3_I2_O)        0.124     6.713 f  accelerometer/spi/in_buffer[7]_i_3/O
                         net (fo=2, routed)           0.650     7.363    accelerometer/spi/in_buffer[7]_i_3_n_0
    SLICE_X57Y36         LUT6 (Prop_lut6_I5_O)        0.124     7.487 r  accelerometer/spi/in_buffer[7]_i_1/O
                         net (fo=8, routed)           0.971     8.458    accelerometer/spi/in_buffer0
    SLICE_X64Y31         FDRE                                         r  accelerometer/spi/in_buffer_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            accelerometer/spi/in_buffer_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.458ns  (logic 1.220ns (14.421%)  route 7.238ns (85.579%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    F22                  IBUF (Prop_ibuf_I_O)         0.972     0.972 r  reset_IBUF_inst/O
                         net (fo=21, routed)          5.617     6.589    accelerometer/spi/reset_IBUF
    SLICE_X57Y37         LUT3 (Prop_lut3_I2_O)        0.124     6.713 f  accelerometer/spi/in_buffer[7]_i_3/O
                         net (fo=2, routed)           0.650     7.363    accelerometer/spi/in_buffer[7]_i_3_n_0
    SLICE_X57Y36         LUT6 (Prop_lut6_I5_O)        0.124     7.487 r  accelerometer/spi/in_buffer[7]_i_1/O
                         net (fo=8, routed)           0.971     8.458    accelerometer/spi/in_buffer0
    SLICE_X64Y31         FDRE                                         r  accelerometer/spi/in_buffer_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            accelerometer/spi/in_buffer_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.458ns  (logic 1.220ns (14.421%)  route 7.238ns (85.579%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    F22                  IBUF (Prop_ibuf_I_O)         0.972     0.972 r  reset_IBUF_inst/O
                         net (fo=21, routed)          5.617     6.589    accelerometer/spi/reset_IBUF
    SLICE_X57Y37         LUT3 (Prop_lut3_I2_O)        0.124     6.713 f  accelerometer/spi/in_buffer[7]_i_3/O
                         net (fo=2, routed)           0.650     7.363    accelerometer/spi/in_buffer[7]_i_3_n_0
    SLICE_X57Y36         LUT6 (Prop_lut6_I5_O)        0.124     7.487 r  accelerometer/spi/in_buffer[7]_i_1/O
                         net (fo=8, routed)           0.971     8.458    accelerometer/spi/in_buffer0
    SLICE_X64Y31         FDRE                                         r  accelerometer/spi/in_buffer_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            accelerometer/spi/in_buffer_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.458ns  (logic 1.220ns (14.421%)  route 7.238ns (85.579%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    F22                  IBUF (Prop_ibuf_I_O)         0.972     0.972 r  reset_IBUF_inst/O
                         net (fo=21, routed)          5.617     6.589    accelerometer/spi/reset_IBUF
    SLICE_X57Y37         LUT3 (Prop_lut3_I2_O)        0.124     6.713 f  accelerometer/spi/in_buffer[7]_i_3/O
                         net (fo=2, routed)           0.650     7.363    accelerometer/spi/in_buffer[7]_i_3_n_0
    SLICE_X57Y36         LUT6 (Prop_lut6_I5_O)        0.124     7.487 r  accelerometer/spi/in_buffer[7]_i_1/O
                         net (fo=8, routed)           0.971     8.458    accelerometer/spi/in_buffer0
    SLICE_X64Y31         FDRE                                         r  accelerometer/spi/in_buffer_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            accelerometer/spi/in_buffer_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.458ns  (logic 1.220ns (14.421%)  route 7.238ns (85.579%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    F22                  IBUF (Prop_ibuf_I_O)         0.972     0.972 r  reset_IBUF_inst/O
                         net (fo=21, routed)          5.617     6.589    accelerometer/spi/reset_IBUF
    SLICE_X57Y37         LUT3 (Prop_lut3_I2_O)        0.124     6.713 f  accelerometer/spi/in_buffer[7]_i_3/O
                         net (fo=2, routed)           0.650     7.363    accelerometer/spi/in_buffer[7]_i_3_n_0
    SLICE_X57Y36         LUT6 (Prop_lut6_I5_O)        0.124     7.487 r  accelerometer/spi/in_buffer[7]_i_1/O
                         net (fo=8, routed)           0.971     8.458    accelerometer/spi/in_buffer0
    SLICE_X64Y31         FDRE                                         r  accelerometer/spi/in_buffer_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            accelerometer/spi/in_buffer_reg[7]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.458ns  (logic 1.220ns (14.421%)  route 7.238ns (85.579%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    F22                  IBUF (Prop_ibuf_I_O)         0.972     0.972 r  reset_IBUF_inst/O
                         net (fo=21, routed)          5.617     6.589    accelerometer/spi/reset_IBUF
    SLICE_X57Y37         LUT3 (Prop_lut3_I2_O)        0.124     6.713 f  accelerometer/spi/in_buffer[7]_i_3/O
                         net (fo=2, routed)           0.650     7.363    accelerometer/spi/in_buffer[7]_i_3_n_0
    SLICE_X57Y36         LUT6 (Prop_lut6_I5_O)        0.124     7.487 r  accelerometer/spi/in_buffer[7]_i_1/O
                         net (fo=8, routed)           0.971     8.458    accelerometer/spi/in_buffer0
    SLICE_X64Y31         FDRE                                         r  accelerometer/spi/in_buffer_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accelerometer/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            accelerometer/acc_y_buff_reg[10]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.448ns  (logic 2.758ns (32.647%)  route 5.690ns (67.353%))
  Logic Levels:           10  (CARRY4=5 FDRE=1 LUT4=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y32         FDRE                         0.000     0.000 r  accelerometer/counter_reg[1]/C
    SLICE_X62Y32         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  accelerometer/counter_reg[1]/Q
                         net (fo=5, routed)           0.992     1.510    accelerometer/counter__0[1]
    SLICE_X61Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     2.166 r  accelerometer/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.166    accelerometer/counter0_carry_n_0
    SLICE_X61Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.280 r  accelerometer/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.280    accelerometer/counter0_carry__0_n_0
    SLICE_X61Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.394 r  accelerometer/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.394    accelerometer/counter0_carry__1_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.508 r  accelerometer/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.508    accelerometer/counter0_carry__2_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.842 f  accelerometer/counter0_carry__3/O[1]
                         net (fo=2, routed)           0.870     3.712    accelerometer/spi/counter[0]_i_5_0[1]
    SLICE_X59Y35         LUT6 (Prop_lut6_I5_O)        0.303     4.015 f  accelerometer/spi/counter[0]_i_8/O
                         net (fo=3, routed)           0.967     4.982    accelerometer/spi/counter[0]_i_8_n_0
    SLICE_X59Y34         LUT4 (Prop_lut4_I3_O)        0.154     5.136 f  accelerometer/spi/state[2]_i_6/O
                         net (fo=2, routed)           0.830     5.966    accelerometer/spi/state[2]_i_6_n_0
    SLICE_X58Y35         LUT6 (Prop_lut6_I0_O)        0.327     6.293 f  accelerometer/spi/counter[2]_i_2/O
                         net (fo=8, routed)           1.176     7.469    accelerometer/spi/counter[2]_i_2_n_0
    SLICE_X63Y30         LUT6 (Prop_lut6_I4_O)        0.124     7.593 r  accelerometer/spi/acc_y_buff[15]_i_1/O
                         net (fo=8, routed)           0.855     8.448    accelerometer/spi_n_17
    SLICE_X65Y33         FDRE                                         r  accelerometer/acc_y_buff_reg[10]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accelerometer/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            accelerometer/acc_y_buff_reg[11]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.448ns  (logic 2.758ns (32.647%)  route 5.690ns (67.353%))
  Logic Levels:           10  (CARRY4=5 FDRE=1 LUT4=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y32         FDRE                         0.000     0.000 r  accelerometer/counter_reg[1]/C
    SLICE_X62Y32         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  accelerometer/counter_reg[1]/Q
                         net (fo=5, routed)           0.992     1.510    accelerometer/counter__0[1]
    SLICE_X61Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     2.166 r  accelerometer/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.166    accelerometer/counter0_carry_n_0
    SLICE_X61Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.280 r  accelerometer/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.280    accelerometer/counter0_carry__0_n_0
    SLICE_X61Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.394 r  accelerometer/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.394    accelerometer/counter0_carry__1_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.508 r  accelerometer/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.508    accelerometer/counter0_carry__2_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.842 f  accelerometer/counter0_carry__3/O[1]
                         net (fo=2, routed)           0.870     3.712    accelerometer/spi/counter[0]_i_5_0[1]
    SLICE_X59Y35         LUT6 (Prop_lut6_I5_O)        0.303     4.015 f  accelerometer/spi/counter[0]_i_8/O
                         net (fo=3, routed)           0.967     4.982    accelerometer/spi/counter[0]_i_8_n_0
    SLICE_X59Y34         LUT4 (Prop_lut4_I3_O)        0.154     5.136 f  accelerometer/spi/state[2]_i_6/O
                         net (fo=2, routed)           0.830     5.966    accelerometer/spi/state[2]_i_6_n_0
    SLICE_X58Y35         LUT6 (Prop_lut6_I0_O)        0.327     6.293 f  accelerometer/spi/counter[2]_i_2/O
                         net (fo=8, routed)           1.176     7.469    accelerometer/spi/counter[2]_i_2_n_0
    SLICE_X63Y30         LUT6 (Prop_lut6_I4_O)        0.124     7.593 r  accelerometer/spi/acc_y_buff[15]_i_1/O
                         net (fo=8, routed)           0.855     8.448    accelerometer/spi_n_17
    SLICE_X65Y33         FDRE                                         r  accelerometer/acc_y_buff_reg[11]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accelerometer/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            accelerometer/acc_y_buff_reg[8]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.386ns  (logic 2.758ns (32.890%)  route 5.628ns (67.110%))
  Logic Levels:           10  (CARRY4=5 FDRE=1 LUT4=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y32         FDRE                         0.000     0.000 r  accelerometer/counter_reg[1]/C
    SLICE_X62Y32         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  accelerometer/counter_reg[1]/Q
                         net (fo=5, routed)           0.992     1.510    accelerometer/counter__0[1]
    SLICE_X61Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     2.166 r  accelerometer/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.166    accelerometer/counter0_carry_n_0
    SLICE_X61Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.280 r  accelerometer/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.280    accelerometer/counter0_carry__0_n_0
    SLICE_X61Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.394 r  accelerometer/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.394    accelerometer/counter0_carry__1_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.508 r  accelerometer/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.508    accelerometer/counter0_carry__2_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.842 f  accelerometer/counter0_carry__3/O[1]
                         net (fo=2, routed)           0.870     3.712    accelerometer/spi/counter[0]_i_5_0[1]
    SLICE_X59Y35         LUT6 (Prop_lut6_I5_O)        0.303     4.015 f  accelerometer/spi/counter[0]_i_8/O
                         net (fo=3, routed)           0.967     4.982    accelerometer/spi/counter[0]_i_8_n_0
    SLICE_X59Y34         LUT4 (Prop_lut4_I3_O)        0.154     5.136 f  accelerometer/spi/state[2]_i_6/O
                         net (fo=2, routed)           0.830     5.966    accelerometer/spi/state[2]_i_6_n_0
    SLICE_X58Y35         LUT6 (Prop_lut6_I0_O)        0.327     6.293 f  accelerometer/spi/counter[2]_i_2/O
                         net (fo=8, routed)           1.176     7.469    accelerometer/spi/counter[2]_i_2_n_0
    SLICE_X63Y30         LUT6 (Prop_lut6_I4_O)        0.124     7.593 r  accelerometer/spi/acc_y_buff[15]_i_1/O
                         net (fo=8, routed)           0.792     8.386    accelerometer/spi_n_17
    SLICE_X61Y34         FDRE                                         r  accelerometer/acc_y_buff_reg[8]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            accelerometer/spi/in_buffer_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.297ns  (logic 1.220ns (14.702%)  route 7.077ns (85.298%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    F22                  IBUF (Prop_ibuf_I_O)         0.972     0.972 r  reset_IBUF_inst/O
                         net (fo=21, routed)          5.617     6.589    accelerometer/spi/reset_IBUF
    SLICE_X57Y37         LUT3 (Prop_lut3_I2_O)        0.124     6.713 f  accelerometer/spi/in_buffer[7]_i_3/O
                         net (fo=2, routed)           0.650     7.363    accelerometer/spi/in_buffer[7]_i_3_n_0
    SLICE_X57Y36         LUT6 (Prop_lut6_I5_O)        0.124     7.487 r  accelerometer/spi/in_buffer[7]_i_1/O
                         net (fo=8, routed)           0.810     8.297    accelerometer/spi/in_buffer0
    SLICE_X57Y35         FDRE                                         r  accelerometer/spi/in_buffer_reg[0]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 atan/cordic/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[5].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_translate.gen_phase_in_reg/gen_rtl.gen_reg.d_reg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y40         FDRE                         0.000     0.000 r  atan/cordic/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[5].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
    SLICE_X68Y40         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  atan/cordic/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[5].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/Q
                         net (fo=1, routed)           0.058     0.199    atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_translate.gen_phase_in_reg/phase_out[5]
    SLICE_X68Y40         FDRE                                         r  atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_translate.gen_phase_in_reg/gen_rtl.gen_reg.d_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 atan/cordic/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[5].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_translate.gen_phase_in_reg/gen_rtl.gen_reg.d_reg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y40         FDRE                         0.000     0.000 r  atan/cordic/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[5].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
    SLICE_X68Y40         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  atan/cordic/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[5].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/Q
                         net (fo=1, routed)           0.065     0.206    atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_translate.gen_phase_in_reg/phase_out[4]
    SLICE_X68Y40         FDRE                                         r  atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_translate.gen_phase_in_reg/gen_rtl.gen_reg.d_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accelerometer/spi/receive_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            accelerometer/acc_y_buff_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.239ns  (logic 0.141ns (59.026%)  route 0.098ns (40.974%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y34         FDCE                         0.000     0.000 r  accelerometer/spi/receive_reg[0]/C
    SLICE_X60Y34         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  accelerometer/spi/receive_reg[0]/Q
                         net (fo=2, routed)           0.098     0.239    accelerometer/receive[0]
    SLICE_X61Y34         FDRE                                         r  accelerometer/acc_y_buff_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 atan/cordic/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe_r_5/C
                            (rising edge-triggered cell FDRE)
  Destination:            atan/cordic/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe_r_6/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y42         FDRE                         0.000     0.000 r  atan/cordic/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe_r_5/C
    SLICE_X67Y42         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  atan/cordic/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe_r_5/Q
                         net (fo=1, routed)           0.113     0.241    atan/cordic/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe_r_5_n_0
    SLICE_X67Y43         FDRE                                         r  atan/cordic/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe_r_6/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_translate.gen_phase_cr/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y41         FDRE                         0.000     0.000 r  atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_translate.gen_phase_cr/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
    SLICE_X69Y41         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_translate.gen_phase_cr/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/Q
                         net (fo=1, routed)           0.102     0.243    atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/D[0]
    SLICE_X71Y42         FDRE                                         r  atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_translate.gen_phase_cr/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y42         FDRE                         0.000     0.000 r  atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_translate.gen_phase_cr/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
    SLICE_X69Y42         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_translate.gen_phase_cr/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/Q
                         net (fo=1, routed)           0.102     0.243    atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/D[1]
    SLICE_X71Y42         FDRE                                         r  atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_translate.gen_phase_cr/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y42         FDRE                         0.000     0.000 r  atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_translate.gen_phase_cr/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
    SLICE_X69Y42         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_translate.gen_phase_cr/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/Q
                         net (fo=1, routed)           0.102     0.243    atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/D[2]
    SLICE_X71Y42         FDRE                                         r  atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_translate.gen_phase_cr/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y42         FDRE                         0.000     0.000 r  atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_translate.gen_phase_cr/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
    SLICE_X69Y42         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_translate.gen_phase_cr/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/Q
                         net (fo=1, routed)           0.102     0.243    atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/D[3]
    SLICE_X71Y42         FDRE                                         r  atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 atan/cordic/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe_r_2/C
                            (rising edge-triggered cell FDRE)
  Destination:            atan/cordic/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe_r_3/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y42         FDRE                         0.000     0.000 r  atan/cordic/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe_r_2/C
    SLICE_X67Y42         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  atan/cordic/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe_r_2/Q
                         net (fo=1, routed)           0.119     0.247    atan/cordic/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe_r_2_n_0
    SLICE_X67Y42         FDRE                                         r  atan/cordic/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe_r_3/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 atan/cordic/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe_r_6/C
                            (rising edge-triggered cell FDRE)
  Destination:            atan/cordic/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe_r_7/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y43         FDRE                         0.000     0.000 r  atan/cordic/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe_r_6/C
    SLICE_X67Y43         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  atan/cordic/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe_r_6/Q
                         net (fo=1, routed)           0.119     0.247    atan/cordic/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe_r_6_n_0
    SLICE_X67Y43         FDRE                                         r  atan/cordic/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe_r_7/D
  -------------------------------------------------------------------    -------------------





