# Reading C:/Users/HP/Desktop/Intel/modelsim_ase/tcl/vsim/pref.tcl
# do BancoRegistro_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/Users/HP/Desktop/Intel/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/HP/Documents/GitHub/lab06-grupo_7/src {C:/Users/HP/Documents/GitHub/lab06-grupo_7/src/bancoregistro.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:19:39 on May 14,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/HP/Documents/GitHub/lab06-grupo_7/src" C:/Users/HP/Documents/GitHub/lab06-grupo_7/src/bancoregistro.v 
# -- Compiling module BancoRegistro
# ** Error: (vlog-13069) C:/Users/HP/Documents/GitHub/lab06-grupo_7/src/bancoregistro.v(5): near "(": syntax error, unexpected '(', expecting ')'.
# End time: 18:19:39 on May 14,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/Users/HP/Desktop/Intel/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./BancoRegistro_run_msim_rtl_verilog.do line 8
# C:/Users/HP/Desktop/Intel/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+C:/Users/HP/Documents/GitHub/lab06-grupo_7/src {C:/Users/HP/Documents/GitHub/lab06-grupo_7/src/bancoregistro.v}"
