
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003509                       # Number of seconds simulated
sim_ticks                                  3509000373                       # Number of ticks simulated
final_tick                               531557461044                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 150840                       # Simulator instruction rate (inst/s)
host_op_rate                                   190930                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 262003                       # Simulator tick rate (ticks/s)
host_mem_usage                               16914688                       # Number of bytes of host memory used
host_seconds                                 13392.97                       # Real time elapsed on the host
sim_insts                                  2020199426                       # Number of instructions simulated
sim_ops                                    2557122845                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        23424                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        28800                       # Number of bytes read from this memory
system.physmem.bytes_read::total                55424                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3200                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        55424                       # Number of bytes written to this memory
system.physmem.bytes_written::total             55424                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          183                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          225                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                   433                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             433                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  433                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       510687                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      6675405                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       401254                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      8207466                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                15794812                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       510687                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       401254                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             911941                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          15794812                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               15794812                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          15794812                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       510687                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      6675405                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       401254                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      8207466                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               31589623                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8414870                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3121837                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2546129                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       210074                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1315510                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1217919                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          335777                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9307                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3123720                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17165444                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3121837                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1553696                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3809930                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1115048                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        507120                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           49                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1541128                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       100923                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8343231                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.550406                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.297817                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4533301     54.34%     54.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          251719      3.02%     57.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          470569      5.64%     62.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          466461      5.59%     68.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          291016      3.49%     72.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          230211      2.76%     74.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          145749      1.75%     76.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          136867      1.64%     78.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1817338     21.78%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8343231                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.370991                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.039894                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3258555                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       501182                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3659069                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        22227                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        902190                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       527028                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          237                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20591337                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1319                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        902190                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3495689                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          98751                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        79276                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3439679                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       327638                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19851382                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            4                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        135317                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       101020                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     27869755                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     92618209                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     92618209                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17168654                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10701068                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3495                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1690                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           916442                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1838693                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       937257                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        11710                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       311569                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18698141                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3380                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14876420                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        29873                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6360092                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     19439301                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples      8343231                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.783053                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.898141                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2854722     34.22%     34.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1816090     21.77%     55.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1192115     14.29%     70.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       788110      9.45%     79.72% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       829558      9.94%     89.66% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       401222      4.81%     94.47% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       316165      3.79%     98.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        71554      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        73695      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8343231                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          92800     72.46%     72.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         17810     13.91%     86.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        17456     13.63%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12441286     83.63%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       199544      1.34%     84.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1691      0.01%     84.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1441281      9.69%     94.67% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       792618      5.33%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14876420                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.767873                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             128066                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008609                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38254004                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     25061648                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14531167                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      15004486                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        46158                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       719063                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          179                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           35                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       227889                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        902190                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          51130                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         8931                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18701526                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        36624                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1838693                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       937257                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1690                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          6963                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           35                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       130165                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       117658                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       247823                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14675253                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1374764                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       201161                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2148160                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2078914                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            773396                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.743967                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14535385                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14531167                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9255467                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26562447                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.726844                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.348442                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12313472                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6388097                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3380                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       212387                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7441041                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.654805                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.148799                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      2817646     37.87%     37.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2087529     28.05%     65.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       868468     11.67%     77.59% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       432770      5.82%     83.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       430385      5.78%     89.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       173670      2.33%     91.53% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       174971      2.35%     93.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        93835      1.26%     95.14% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       361767      4.86%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7441041                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12313472                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1828995                       # Number of memory references committed
system.switch_cpus0.commit.loads              1119627                       # Number of loads committed
system.switch_cpus0.commit.membars               1690                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1777365                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11093540                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       254005                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       361767                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25780843                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           38305933                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3098                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                  71639                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12313472                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.841487                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.841487                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.188372                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.188372                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        65929008                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       20181116                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18915447                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3380                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8414870                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3101330                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2525023                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       208041                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1269150                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1216446                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          314999                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9141                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3421795                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              16947736                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3101330                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1531445                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3556293                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1071685                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        495517                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           29                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1671785                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        82916                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8333763                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.506871                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.306352                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4777470     57.33%     57.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          188404      2.26%     59.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          248452      2.98%     62.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          374092      4.49%     67.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          367018      4.40%     71.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          279604      3.36%     74.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          162159      1.95%     76.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          247476      2.97%     79.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1689088     20.27%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8333763                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.368554                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.014022                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3536140                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       485351                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3425256                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        27090                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        859925                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       523768                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          221                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20271363                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1171                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        859925                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3724313                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          99716                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       112077                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3259805                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       277921                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19674369                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           72                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        119782                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        87599                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     27403036                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     91622392                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     91622392                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16972872                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10430099                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         4146                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2325                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           794054                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1830787                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       965325                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        18463                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       283219                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18289808                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3948                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14692940                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        27327                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6001158                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     18272045                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          632                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8333763                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.763062                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.899920                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2886723     34.64%     34.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1832914     21.99%     56.63% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1174953     14.10%     70.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       812320      9.75%     80.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       759995      9.12%     89.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       405914      4.87%     94.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       297128      3.57%     98.03% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        89686      1.08%     99.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        74130      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8333763                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          71917     68.38%     68.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     68.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     68.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     68.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     68.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     68.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     68.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     68.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     68.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     68.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     68.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     68.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     68.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     68.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     68.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     68.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     68.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     68.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     68.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     68.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     68.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     68.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     68.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     68.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     68.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     68.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     68.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     68.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         15677     14.91%     83.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        17578     16.71%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12226341     83.21%     83.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       207490      1.41%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1657      0.01%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1448229      9.86%     94.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       809223      5.51%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14692940                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.746069                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             105172                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007158                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     37852139                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     24294996                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14278399                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14798112                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        50174                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       710169                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          244                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           87                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       246846                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           31                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        859925                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          57402                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         9996                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18293759                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       116623                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1830787                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       965325                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2290                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          7607                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           87                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       125202                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       119796                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       244998                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14408862                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1364550                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       284075                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2154465                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2016098                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            789915                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.712310                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14282313                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14278399                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9171110                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         25763347                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.696806                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.355975                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9941654                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12219041                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6074727                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3316                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       211259                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7473838                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.634908                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.156872                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2869446     38.39%     38.39% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2152122     28.80%     67.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       794422     10.63%     77.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       454549      6.08%     83.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       377480      5.05%     88.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       180621      2.42%     91.37% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       190062      2.54%     93.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        80057      1.07%     94.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       375079      5.02%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7473838                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9941654                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12219041                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1839089                       # Number of memory references committed
system.switch_cpus1.commit.loads              1120610                       # Number of loads committed
system.switch_cpus1.commit.membars               1658                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1752385                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11013973                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       249341                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       375079                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25392527                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           37448003                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3031                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  81107                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9941654                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12219041                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9941654                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.846426                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.846426                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.181439                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.181439                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        64840070                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19715508                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       18722568                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3316                       # number of misc regfile writes
system.l20.replacements                           197                       # number of replacements
system.l20.tagsinuse                            65536                       # Cycle average of tags in use
system.l20.total_refs                          441384                       # Total number of references to valid blocks.
system.l20.sampled_refs                         65733                       # Sample count of references to valid blocks.
system.l20.avg_refs                          6.714801                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks        43103.956917                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    13.963672                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data    90.879932                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst                  195                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         22132.199478                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.657714                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000213                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.001387                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.002975                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.337711                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data         3790                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   3790                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            1208                       # number of Writeback hits
system.l20.Writeback_hits::total                 1208                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data         3790                       # number of demand (read+write) hits
system.l20.demand_hits::total                    3790                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data         3790                       # number of overall hits
system.l20.overall_hits::total                   3790                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data          183                       # number of ReadReq misses
system.l20.ReadReq_misses::total                  197                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data          183                       # number of demand (read+write) misses
system.l20.demand_misses::total                   197                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data          183                       # number of overall misses
system.l20.overall_misses::total                  197                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1283865                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data     16401269                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total       17685134                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1283865                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data     16401269                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total        17685134                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1283865                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data     16401269                       # number of overall miss cycles
system.l20.overall_miss_latency::total       17685134                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         3973                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               3987                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         1208                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             1208                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         3973                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                3987                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         3973                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               3987                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.046061                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.049411                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.046061                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.049411                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.046061                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.049411                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 91704.642857                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 89624.420765                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 89772.253807                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 91704.642857                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 89624.420765                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 89772.253807                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 91704.642857                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 89624.420765                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 89772.253807                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 197                       # number of writebacks
system.l20.writebacks::total                      197                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data          183                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total             197                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data          183                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total              197                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data          183                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total             197                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1178235                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data     15042222                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total     16220457                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1178235                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data     15042222                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total     16220457                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1178235                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data     15042222                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total     16220457                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.046061                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.049411                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.046061                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.049411                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.046061                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.049411                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 84159.642857                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 82197.934426                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 82337.345178                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 84159.642857                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 82197.934426                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 82337.345178                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 84159.642857                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 82197.934426                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 82337.345178                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                           236                       # number of replacements
system.l21.tagsinuse                     65535.960195                       # Cycle average of tags in use
system.l21.total_refs                          711496                       # Total number of references to valid blocks.
system.l21.sampled_refs                         65772                       # Sample count of references to valid blocks.
system.l21.avg_refs                         10.817612                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks        43855.468452                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    10.969404                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   123.692804                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst                  140                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         21405.829535                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.669181                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000167                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.001887                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.002136                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.326627                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999999                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            2                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         5077                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   5079                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            2914                       # number of Writeback hits
system.l21.Writeback_hits::total                 2914                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.inst            2                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         5077                       # number of demand (read+write) hits
system.l21.demand_hits::total                    5079                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            2                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         5077                       # number of overall hits
system.l21.overall_hits::total                   5079                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           11                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data          225                       # number of ReadReq misses
system.l21.ReadReq_misses::total                  236                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           11                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data          225                       # number of demand (read+write) misses
system.l21.demand_misses::total                   236                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           11                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data          225                       # number of overall misses
system.l21.overall_misses::total                  236                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst       863061                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data     19167618                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total       20030679                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst       863061                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data     19167618                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total        20030679                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst       863061                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data     19167618                       # number of overall miss cycles
system.l21.overall_miss_latency::total       20030679                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         5302                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               5315                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         2914                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             2914                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         5302                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                5315                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         5302                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               5315                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.846154                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.042437                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.044403                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.846154                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.042437                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.044403                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.846154                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.042437                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.044403                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 78460.090909                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 85189.413333                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 84875.758475                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 78460.090909                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 85189.413333                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 84875.758475                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 78460.090909                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 85189.413333                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 84875.758475                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 236                       # number of writebacks
system.l21.writebacks::total                      236                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           11                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data          225                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total             236                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           11                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data          225                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total              236                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           11                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data          225                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total             236                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst       778868                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data     17416292                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total     18195160                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst       778868                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data     17416292                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total     18195160                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst       778868                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data     17416292                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total     18195160                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.846154                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.042437                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.044403                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.846154                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.042437                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.044403                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.846154                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.042437                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.044403                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 70806.181818                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 77405.742222                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 77098.135593                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 70806.181818                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 77405.742222                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 77098.135593                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 70806.181818                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 77405.742222                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 77098.135593                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               462.963642                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001548761                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2163172.269978                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.963642                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          449                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022378                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.719551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.741929                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1541112                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1541112                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1541112                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1541112                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1541112                       # number of overall hits
system.cpu0.icache.overall_hits::total        1541112                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1609701                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1609701                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1609701                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1609701                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1609701                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1609701                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1541128                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1541128                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1541128                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1541128                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1541128                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1541128                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000010                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000010                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000010                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000010                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 100606.312500                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 100606.312500                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 100606.312500                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 100606.312500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 100606.312500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 100606.312500                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1297865                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1297865                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1297865                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1297865                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1297865                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1297865                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 92704.642857                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 92704.642857                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 92704.642857                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 92704.642857                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 92704.642857                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 92704.642857                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  3973                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               153409661                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  4229                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              36275.635138                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   219.018457                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    36.981543                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.855541                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.144459                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1049953                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1049953                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       706041                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        706041                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1690                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1690                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1690                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1690                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1755994                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1755994                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1755994                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1755994                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        10263                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        10263                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        10263                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         10263                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        10263                       # number of overall misses
system.cpu0.dcache.overall_misses::total        10263                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    291190998                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    291190998                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    291190998                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    291190998                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    291190998                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    291190998                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1060216                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1060216                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       706041                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       706041                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1690                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1690                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1690                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1690                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1766257                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1766257                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1766257                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1766257                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009680                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009680                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005811                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005811                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005811                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005811                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 28372.892721                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 28372.892721                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 28372.892721                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 28372.892721                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 28372.892721                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 28372.892721                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1208                       # number of writebacks
system.cpu0.dcache.writebacks::total             1208                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         6290                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         6290                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         6290                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         6290                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         6290                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         6290                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         3973                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         3973                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         3973                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         3973                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         3973                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         3973                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     42541916                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     42541916                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data     42541916                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     42541916                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data     42541916                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     42541916                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003747                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003747                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002249                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002249                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002249                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002249                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 10707.756355                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 10707.756355                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 10707.756355                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 10707.756355                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 10707.756355                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 10707.756355                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.964396                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1001937154                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2020034.584677                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.964396                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020776                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794815                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1671767                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1671767                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1671767                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1671767                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1671767                       # number of overall hits
system.cpu1.icache.overall_hits::total        1671767                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           18                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           18                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           18                       # number of overall misses
system.cpu1.icache.overall_misses::total           18                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1251691                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1251691                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1251691                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1251691                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1251691                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1251691                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1671785                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1671785                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1671785                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1671785                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1671785                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1671785                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 69538.388889                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 69538.388889                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 69538.388889                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 69538.388889                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 69538.388889                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 69538.388889                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            5                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            5                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       882721                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       882721                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       882721                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       882721                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       882721                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       882721                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 67901.615385                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 67901.615385                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 67901.615385                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 67901.615385                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 67901.615385                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 67901.615385                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5302                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               157768700                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5558                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              28385.876214                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   227.030296                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    28.969704                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.886837                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.113163                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1037818                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1037818                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       714585                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        714585                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1750                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1750                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1658                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1658                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1752403                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1752403                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1752403                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1752403                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        13453                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        13453                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          475                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          475                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        13928                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         13928                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        13928                       # number of overall misses
system.cpu1.dcache.overall_misses::total        13928                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    333825659                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    333825659                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     41928939                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     41928939                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    375754598                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    375754598                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    375754598                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    375754598                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1051271                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1051271                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       715060                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       715060                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1750                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1750                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1658                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1658                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1766331                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1766331                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1766331                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1766331                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012797                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012797                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000664                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000664                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007885                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007885                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007885                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007885                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 24814.216829                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 24814.216829                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 88271.450526                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 88271.450526                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 26978.359994                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 26978.359994                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 26978.359994                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 26978.359994                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       142181                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets       142181                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2914                       # number of writebacks
system.cpu1.dcache.writebacks::total             2914                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         8151                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         8151                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          475                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          475                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         8626                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         8626                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         8626                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         8626                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5302                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5302                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5302                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5302                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5302                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5302                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     61316802                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     61316802                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     61316802                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     61316802                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     61316802                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     61316802                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.005043                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005043                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003002                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003002                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003002                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003002                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 11564.843833                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 11564.843833                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 11564.843833                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 11564.843833                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 11564.843833                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 11564.843833                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
