arch = "AArch64"
name = "LB+data+ctrl-addr-data"
hash = "cdd82fbe2310be9ea07984ba72ca5aa6"
cycle = "Rfe DpDatadW Rfe DpCtrldR DpAddrdR DpDatadW"
relax = ""
safe = "Rfe DpAddrdR DpDatadW DpCtrldR"
prefetch = "0:x=F,0:y=W,1:y=F,1:x=W"
com = "Rf Rf"
orig = "DpDatadW Rfe DpCtrldR DpAddrdR DpDatadW Rfe"
symbolic = ["a", "x", "y", "z"]

[thread.0]
init = { X3 = "y", X1 = "x" }
code = """
	LDR W0,[X1]
	EOR W2,W0,W0
	ADD W2,W2,#1
	STR W2,[X3]
"""

[thread.1]
init = { X8 = "x", X6 = "a", X3 = "z", X1 = "y" }
code = """
	LDR W0,[X1]
	CBNZ W0,LC00
LC00:
	LDR W2,[X3]
	EOR W4,W2,W2
	LDR W5,[X6,W4,SXTW]
	EOR W7,W5,W5
	ADD W7,W7,#1
	STR W7,[X8]
"""

[final]
expect = "sat"
assertion = "*x = 1 & *y = 1 & 0:X0 = 1 & 1:X0 = 1"
