Analysis & Synthesis report for Project1
Tue Oct 13 11:37:50 2020
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Source assignments for sld_signaltap:auto_signaltap_0
 14. Parameter Settings for User Entity Instance: Top-level Entity: |Project1
 15. Parameter Settings for User Entity Instance: clock:U0|video_pll:PLL1|video_pll_0002:video_pll_inst|altera_pll:altera_pll_i
 16. Parameter Settings for User Entity Instance: VTC:U1
 17. Parameter Settings for User Entity Instance: PG:U2
 18. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 19. Port Connectivity Checks: "clock:U0|video_pll:PLL1"
 20. Signal Tap Logic Analyzer Settings
 21. Post-Synthesis Netlist Statistics for Top Partition
 22. Elapsed Time Per Partition
 23. Connections to In-System Debugging Instance "auto_signaltap_0"
 24. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Oct 13 11:37:50 2020           ;
; Quartus Prime Version           ; 20.1.0 Build 711 06/05/2020 SJ Standard Edition ;
; Revision Name                   ; Project1                                        ;
; Top-level Entity Name           ; Project1                                        ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 617                                             ;
; Total pins                      ; 99                                              ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 3,456                                           ;
; Total DSP Blocks                ; 0                                               ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 1                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; Project1           ; Project1           ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Maximum processors allowed for parallel compilation                             ; 12                 ;                    ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-12        ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                      ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------+-------------+
; ../Source/VTC.v                                                    ; yes             ; User Verilog HDL File                        ; F:/FPGADesign/Project1/Source/VTC.v                                                               ;             ;
; ../Source/PG.v                                                     ; yes             ; User Verilog HDL File                        ; F:/FPGADesign/Project1/Source/PG.v                                                                ;             ;
; ../Source/clock.v                                                  ; yes             ; User Verilog HDL File                        ; F:/FPGADesign/Project1/Source/clock.v                                                             ;             ;
; ../Source/Project1.v                                               ; yes             ; User Verilog HDL File                        ; F:/FPGADesign/Project1/Source/Project1.v                                                          ;             ;
; video_pll.v                                                        ; yes             ; User Wizard-Generated File                   ; F:/FPGADesign/Project1/Quartus/video_pll.v                                                        ; video_pll   ;
; video_pll/video_pll_0002.v                                         ; yes             ; User Verilog HDL File                        ; F:/FPGADesign/Project1/Quartus/video_pll/video_pll_0002.v                                         ; video_pll   ;
; /fpgadesign/project1/source/params.vh                              ; yes             ; Auto-Found Unspecified File                  ; /fpgadesign/project1/source/params.vh                                                             ;             ;
; altera_pll.v                                                       ; yes             ; Megafunction                                 ; d:/intelfpga/20.1/quartus/libraries/megafunctions/altera_pll.v                                    ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; d:/intelfpga/20.1/quartus/libraries/megafunctions/sld_signaltap.vhd                               ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; d:/intelfpga/20.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                          ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; d:/intelfpga/20.1/quartus/libraries/megafunctions/sld_ela_control.vhd                             ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; d:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; d:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_constant.inc                                ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; d:/intelfpga/20.1/quartus/libraries/megafunctions/dffeea.inc                                      ;             ;
; aglobal201.inc                                                     ; yes             ; Megafunction                                 ; d:/intelfpga/20.1/quartus/libraries/megafunctions/aglobal201.inc                                  ;             ;
; sld_ela_trigger.tdf                                                ; yes             ; Encrypted Megafunction                       ; d:/intelfpga/20.1/quartus/libraries/megafunctions/sld_ela_trigger.tdf                             ;             ;
; db/sld_ela_trigger_mpo.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; F:/FPGADesign/Project1/Quartus/db/sld_ela_trigger_mpo.tdf                                         ;             ;
; db/sld_reserved_project1_auto_signaltap_0_1_d3be.v                 ; yes             ; Encrypted Auto-Generated Megafunction        ; F:/FPGADesign/Project1/Quartus/db/sld_reserved_project1_auto_signaltap_0_1_d3be.v                 ;             ;
; sld_alt_reduction.vhd                                              ; yes             ; Encrypted Megafunction                       ; d:/intelfpga/20.1/quartus/libraries/megafunctions/sld_alt_reduction.vhd                           ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; d:/intelfpga/20.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                   ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; d:/intelfpga/20.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                    ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; d:/intelfpga/20.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                          ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; d:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf                                  ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; d:/intelfpga/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc                           ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; d:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_mux.inc                                     ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; d:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_decode.inc                                  ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; d:/intelfpga/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                                   ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; d:/intelfpga/20.1/quartus/libraries/megafunctions/altrom.inc                                      ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; d:/intelfpga/20.1/quartus/libraries/megafunctions/altram.inc                                      ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; d:/intelfpga/20.1/quartus/libraries/megafunctions/altdpram.inc                                    ;             ;
; db/altsyncram_ob84.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; F:/FPGADesign/Project1/Quartus/db/altsyncram_ob84.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; d:/intelfpga/20.1/quartus/libraries/megafunctions/altdpram.tdf                                    ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; d:/intelfpga/20.1/quartus/libraries/others/maxplus2/memmodes.inc                                  ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; d:/intelfpga/20.1/quartus/libraries/megafunctions/a_hdffe.inc                                     ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; d:/intelfpga/20.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                             ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; d:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.inc                                  ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; d:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_mux.tdf                                     ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; d:/intelfpga/20.1/quartus/libraries/megafunctions/muxlut.inc                                      ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; d:/intelfpga/20.1/quartus/libraries/megafunctions/bypassff.inc                                    ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; d:/intelfpga/20.1/quartus/libraries/megafunctions/altshift.inc                                    ;             ;
; db/mux_elc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; F:/FPGADesign/Project1/Quartus/db/mux_elc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; d:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_decode.tdf                                  ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; d:/intelfpga/20.1/quartus/libraries/megafunctions/declut.inc                                      ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; d:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_compare.inc                                 ;             ;
; db/decode_vnf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; F:/FPGADesign/Project1/Quartus/db/decode_vnf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; d:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_counter.tdf                                 ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; d:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                 ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; d:/intelfpga/20.1/quartus/libraries/megafunctions/cmpconst.inc                                    ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; d:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_counter.inc                                 ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; d:/intelfpga/20.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                         ;             ;
; db/cntr_49i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; F:/FPGADesign/Project1/Quartus/db/cntr_49i.tdf                                                    ;             ;
; db/cmpr_d9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; F:/FPGADesign/Project1/Quartus/db/cmpr_d9c.tdf                                                    ;             ;
; db/cntr_4vi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; F:/FPGADesign/Project1/Quartus/db/cntr_4vi.tdf                                                    ;             ;
; db/cntr_09i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; F:/FPGADesign/Project1/Quartus/db/cntr_09i.tdf                                                    ;             ;
; db/cmpr_c9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; F:/FPGADesign/Project1/Quartus/db/cmpr_c9c.tdf                                                    ;             ;
; db/cntr_kri.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; F:/FPGADesign/Project1/Quartus/db/cntr_kri.tdf                                                    ;             ;
; db/cmpr_99c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; F:/FPGADesign/Project1/Quartus/db/cmpr_99c.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; d:/intelfpga/20.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                  ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; d:/intelfpga/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                   ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; d:/intelfpga/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv               ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; d:/intelfpga/20.1/quartus/libraries/megafunctions/sld_hub.vhd                                     ; altera_sld  ;
; db/ip/sld94cb748c/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; F:/FPGADesign/Project1/Quartus/db/ip/sld94cb748c/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld94cb748c/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; F:/FPGADesign/Project1/Quartus/db/ip/sld94cb748c/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld94cb748c/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; F:/FPGADesign/Project1/Quartus/db/ip/sld94cb748c/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld94cb748c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; F:/FPGADesign/Project1/Quartus/db/ip/sld94cb748c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld94cb748c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; F:/FPGADesign/Project1/Quartus/db/ip/sld94cb748c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld94cb748c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; F:/FPGADesign/Project1/Quartus/db/ip/sld94cb748c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; d:/intelfpga/20.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimate of Logic utilization (ALMs needed) ; 366                      ;
;                                             ;                          ;
; Combinational ALUT usage for logic          ; 419                      ;
;     -- 7 input functions                    ; 1                        ;
;     -- 6 input functions                    ; 88                       ;
;     -- 5 input functions                    ; 63                       ;
;     -- 4 input functions                    ; 45                       ;
;     -- <=3 input functions                  ; 222                      ;
;                                             ;                          ;
; Dedicated logic registers                   ; 617                      ;
;                                             ;                          ;
; I/O pins                                    ; 99                       ;
; Total MLAB memory bits                      ; 0                        ;
; Total block memory bits                     ; 3456                     ;
;                                             ;                          ;
; Total DSP Blocks                            ; 0                        ;
;                                             ;                          ;
; Total PLLs                                  ; 1                        ;
;     -- PLLs                                 ; 1                        ;
;                                             ;                          ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 349                      ;
; Total fan-out                               ; 4286                     ;
; Average fan-out                             ; 3.37                     ;
+---------------------------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                            ; Entity Name                                   ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+--------------+
; |Project1                                                                                                                               ; 419 (0)             ; 617 (0)                   ; 3456              ; 0          ; 99   ; 0            ; |Project1                                                                                                                                                                                                                                                                                                                                                                                      ; Project1                                      ; work         ;
;    |PG:U2|                                                                                                                              ; 27 (27)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |Project1|PG:U2                                                                                                                                                                                                                                                                                                                                                                                ; PG                                            ; work         ;
;    |VTC:U1|                                                                                                                             ; 88 (88)             ; 68 (68)                   ; 0                 ; 0          ; 0    ; 0            ; |Project1|VTC:U1                                                                                                                                                                                                                                                                                                                                                                               ; VTC                                           ; work         ;
;    |clock:U0|                                                                                                                           ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Project1|clock:U0                                                                                                                                                                                                                                                                                                                                                                             ; clock                                         ; work         ;
;       |video_pll:PLL1|                                                                                                                  ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Project1|clock:U0|video_pll:PLL1                                                                                                                                                                                                                                                                                                                                                              ; video_pll                                     ; video_pll    ;
;          |video_pll_0002:video_pll_inst|                                                                                                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Project1|clock:U0|video_pll:PLL1|video_pll_0002:video_pll_inst                                                                                                                                                                                                                                                                                                                                ; video_pll_0002                                ; video_pll    ;
;             |altera_pll:altera_pll_i|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Project1|clock:U0|video_pll:PLL1|video_pll_0002:video_pll_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                                        ; altera_pll                                    ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 91 (1)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project1|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                     ; sld_hub                                       ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 90 (0)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                     ; alt_sld_fab_with_jtag_input                   ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 90 (0)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                  ; alt_sld_fab                                   ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 90 (1)              ; 90 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |Project1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                              ; alt_sld_fab_alt_sld_fab                       ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 89 (0)              ; 85 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                  ; alt_sld_fab_alt_sld_fab_sldfabric             ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 89 (56)             ; 85 (57)                   ; 0                 ; 0          ; 0    ; 0            ; |Project1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                     ; sld_jtag_hub                                  ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 15 (15)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |Project1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                             ; sld_rom_sr                                    ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |Project1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                           ; sld_shadow_jsm                                ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 212 (2)             ; 449 (30)                  ; 3456              ; 0          ; 0    ; 0            ; |Project1|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                       ; sld_signaltap                                 ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 210 (0)             ; 419 (0)                   ; 3456              ; 0          ; 0    ; 0            ; |Project1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                                                                 ; sld_signaltap_impl                            ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 210 (67)            ; 419 (182)                 ; 3456              ; 0          ; 0    ; 0            ; |Project1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                                                          ; sld_signaltap_implb                           ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 46 (46)                   ; 0                 ; 0          ; 0    ; 0            ; |Project1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                                                           ; altdpram                                      ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Project1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                                                       ; lpm_decode                                    ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Project1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                                                             ; decode_vnf                                    ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 3456              ; 0          ; 0    ; 0            ; |Project1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                                                          ; altsyncram                                    ; work         ;
;                |altsyncram_ob84:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 3456              ; 0          ; 0    ; 0            ; |Project1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ob84:auto_generated                                                                                                                                                                                           ; altsyncram_ob84                               ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |Project1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                                                           ; lpm_shiftreg                                  ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |Project1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                                                             ; lpm_shiftreg                                  ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |Project1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                                                                  ; serial_crc_16                                 ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 58 (58)             ; 44 (44)                   ; 0                 ; 0          ; 0    ; 0            ; |Project1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                                                               ; sld_buffer_manager                            ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 6 (2)               ; 28 (2)                    ; 0                 ; 0          ; 0    ; 0            ; |Project1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                                                              ; sld_ela_control                               ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |Project1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                                                      ; lpm_shiftreg                                  ; work         ;
;                |sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|                                             ; 2 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Project1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper                                                                                                                                                                   ; sld_ela_trigger                               ; work         ;
;                   |sld_ela_trigger_mpo:auto_generated|                                                                                  ; 2 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Project1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mpo:auto_generated                                                                                                                                ; sld_ela_trigger_mpo                           ; work         ;
;                      |sld_reserved_Project1_auto_signaltap_0_1_d3be:mgl_prim1|                                                          ; 2 (1)               ; 9 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Project1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mpo:auto_generated|sld_reserved_Project1_auto_signaltap_0_1_d3be:mgl_prim1                                                                        ; sld_reserved_Project1_auto_signaltap_0_1_d3be ; work         ;
;                         |lpm_shiftreg:config_shiftreg_3|                                                                                ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |Project1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mpo:auto_generated|sld_reserved_Project1_auto_signaltap_0_1_d3be:mgl_prim1|lpm_shiftreg:config_shiftreg_3                                         ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_4|                                                                                ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Project1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mpo:auto_generated|sld_reserved_Project1_auto_signaltap_0_1_d3be:mgl_prim1|lpm_shiftreg:config_shiftreg_4                                         ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_5|                                                                                ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |Project1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mpo:auto_generated|sld_reserved_Project1_auto_signaltap_0_1_d3be:mgl_prim1|lpm_shiftreg:config_shiftreg_5                                         ; lpm_shiftreg                                  ; work         ;
;                         |sld_alt_reduction:unary_1|                                                                                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Project1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mpo:auto_generated|sld_reserved_Project1_auto_signaltap_0_1_d3be:mgl_prim1|sld_alt_reduction:unary_1                                              ; sld_alt_reduction                             ; work         ;
;                         |sld_mbpmg:mbpm_2|                                                                                              ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Project1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mpo:auto_generated|sld_reserved_Project1_auto_signaltap_0_1_d3be:mgl_prim1|sld_mbpmg:mbpm_2                                                       ; sld_mbpmg                                     ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Project1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mpo:auto_generated|sld_reserved_Project1_auto_signaltap_0_1_d3be:mgl_prim1|sld_mbpmg:mbpm_2|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 1 (1)               ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |Project1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                                                                ; sld_ela_trigger_flow_mgr                      ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |Project1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                                                        ; lpm_shiftreg                                  ; work         ;
;                |sld_mbpmg:\trigger_in_trigger_module_enabled_gen:trigger_in_match|                                                      ; 1 (0)               ; 2 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Project1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_mbpmg:\trigger_in_trigger_module_enabled_gen:trigger_in_match                                                                                                                                                                            ; sld_mbpmg                                     ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                               ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_mbpmg:\trigger_in_trigger_module_enabled_gen:trigger_in_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                                                                                      ; sld_sbpmg                                     ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 36 (11)             ; 74 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                                                         ; sld_offload_buffer_mgr                        ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 7 (0)               ; 5 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Project1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                                                               ; lpm_counter                                   ; work         ;
;                   |cntr_49i:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |Project1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_49i:auto_generated                                                                                                       ; cntr_49i                                      ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 7 (0)               ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Project1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                                                        ; lpm_counter                                   ; work         ;
;                   |cntr_4vi:auto_generated|                                                                                             ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |Project1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated                                                                                                                                ; cntr_4vi                                      ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Project1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                                                              ; lpm_counter                                   ; work         ;
;                   |cntr_09i:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |Project1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated                                                                                                                      ; cntr_09i                                      ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Project1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                                                                 ; lpm_counter                                   ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Project1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                                                                         ; cntr_kri                                      ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |Project1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                                                        ; lpm_shiftreg                                  ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 1 (1)               ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |Project1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                                                         ; lpm_shiftreg                                  ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |Project1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                                                      ; lpm_shiftreg                                  ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Project1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                                                    ; sld_rom_sr                                    ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ob84:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 27           ; 128          ; 27           ; 3456 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                                                         ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; altera_pll   ; 20.1    ; N/A          ; N/A          ; |Project1|clock:U0|video_pll:PLL1                                                                                                                                                                                                                                                                                       ; video_pll.v     ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Project1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                           ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Project1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                       ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Project1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Project1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                           ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Project1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Project1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mpo:auto_generated|sld_reserved_Project1_auto_signaltap_0_1_d3be:mgl_prim1 ;                 ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; PG:U2|box1[0..2,5]                     ; Stuck at GND due to stuck port data_in ;
; PG:U2|box1[7]                          ; Stuck at VCC due to stuck port data_in ;
; PG:U2|box1[9..11]                      ; Stuck at GND due to stuck port data_in ;
; PG:U2|box1[12]                         ; Stuck at VCC due to stuck port data_in ;
; PG:U2|box1[14]                         ; Stuck at GND due to stuck port data_in ;
; PG:U2|box1[15]                         ; Stuck at VCC due to stuck port data_in ;
; PG:U2|box1[17,19..21]                  ; Stuck at GND due to stuck port data_in ;
; PG:U2|box1[22,25,28]                   ; Stuck at VCC due to stuck port data_in ;
; PG:U2|box1[29..32,35]                  ; Stuck at GND due to stuck port data_in ;
; PG:U2|box1[37]                         ; Stuck at VCC due to stuck port data_in ;
; PG:U2|box1[39]                         ; Stuck at GND due to stuck port data_in ;
; PG:U2|box1Color[1..6]                  ; Merged with PG:U2|box1Color[0]         ;
; PG:U2|box1[26,27,34,38]                ; Merged with PG:U2|box1[24]             ;
; PG:U2|box1[4,8,18]                     ; Merged with PG:U2|box1[13]             ;
; PG:U2|box1Color[8,9,11..14]            ; Merged with PG:U2|box1Color[10]        ;
; PG:U2|box1Color[17..22]                ; Merged with PG:U2|box1Color[16]        ;
; PG:U2|box1[33,36]                      ; Merged with PG:U2|box1[23]             ;
; PG:U2|box1[3,6]                        ; Merged with PG:U2|box1[16]             ;
; Total Number of Removed Registers = 54 ;                                        ;
+----------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 617   ;
; Number of registers using Synchronous Clear  ; 162   ;
; Number of registers using Synchronous Load   ; 135   ;
; Number of registers using Asynchronous Clear ; 227   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 305   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 10                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |Project1 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; fPorchH        ; 16    ; Signed Integer                                  ;
; bPorchH        ; 48    ; Signed Integer                                  ;
; dispTimeH      ; 640   ; Signed Integer                                  ;
; pulseWidthH    ; 96    ; Signed Integer                                  ;
; syncTimeH      ; 800   ; Signed Integer                                  ;
; fPorchV        ; 10    ; Signed Integer                                  ;
; bPorchV        ; 33    ; Signed Integer                                  ;
; dispTimeV      ; 480   ; Signed Integer                                  ;
; pulseWidthV    ; 2     ; Signed Integer                                  ;
; syncTimeV      ; 525   ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clock:U0|video_pll:PLL1|video_pll_0002:video_pll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+------------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                       ;
+--------------------------------------+------------------------+------------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                                     ;
; fractional_vco_multiplier            ; false                  ; String                                                     ;
; pll_type                             ; General                ; String                                                     ;
; pll_subtype                          ; General                ; String                                                     ;
; number_of_clocks                     ; 1                      ; Signed Integer                                             ;
; operation_mode                       ; direct                 ; String                                                     ;
; deserialization_factor               ; 4                      ; Signed Integer                                             ;
; data_rate                            ; 0                      ; Signed Integer                                             ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                             ;
; output_clock_frequency0              ; 25.175644 MHz          ; String                                                     ;
; phase_shift0                         ; 0 ps                   ; String                                                     ;
; duty_cycle0                          ; 50                     ; Signed Integer                                             ;
; output_clock_frequency1              ; 0 MHz                  ; String                                                     ;
; phase_shift1                         ; 0 ps                   ; String                                                     ;
; duty_cycle1                          ; 50                     ; Signed Integer                                             ;
; output_clock_frequency2              ; 0 MHz                  ; String                                                     ;
; phase_shift2                         ; 0 ps                   ; String                                                     ;
; duty_cycle2                          ; 50                     ; Signed Integer                                             ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                     ;
; phase_shift3                         ; 0 ps                   ; String                                                     ;
; duty_cycle3                          ; 50                     ; Signed Integer                                             ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                     ;
; phase_shift4                         ; 0 ps                   ; String                                                     ;
; duty_cycle4                          ; 50                     ; Signed Integer                                             ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                     ;
; phase_shift5                         ; 0 ps                   ; String                                                     ;
; duty_cycle5                          ; 50                     ; Signed Integer                                             ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                     ;
; phase_shift6                         ; 0 ps                   ; String                                                     ;
; duty_cycle6                          ; 50                     ; Signed Integer                                             ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                     ;
; phase_shift7                         ; 0 ps                   ; String                                                     ;
; duty_cycle7                          ; 50                     ; Signed Integer                                             ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                     ;
; phase_shift8                         ; 0 ps                   ; String                                                     ;
; duty_cycle8                          ; 50                     ; Signed Integer                                             ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                     ;
; phase_shift9                         ; 0 ps                   ; String                                                     ;
; duty_cycle9                          ; 50                     ; Signed Integer                                             ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                     ;
; phase_shift10                        ; 0 ps                   ; String                                                     ;
; duty_cycle10                         ; 50                     ; Signed Integer                                             ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                     ;
; phase_shift11                        ; 0 ps                   ; String                                                     ;
; duty_cycle11                         ; 50                     ; Signed Integer                                             ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                     ;
; phase_shift12                        ; 0 ps                   ; String                                                     ;
; duty_cycle12                         ; 50                     ; Signed Integer                                             ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                     ;
; phase_shift13                        ; 0 ps                   ; String                                                     ;
; duty_cycle13                         ; 50                     ; Signed Integer                                             ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                     ;
; phase_shift14                        ; 0 ps                   ; String                                                     ;
; duty_cycle14                         ; 50                     ; Signed Integer                                             ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                     ;
; phase_shift15                        ; 0 ps                   ; String                                                     ;
; duty_cycle15                         ; 50                     ; Signed Integer                                             ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                     ;
; phase_shift16                        ; 0 ps                   ; String                                                     ;
; duty_cycle16                         ; 50                     ; Signed Integer                                             ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                     ;
; phase_shift17                        ; 0 ps                   ; String                                                     ;
; duty_cycle17                         ; 50                     ; Signed Integer                                             ;
; clock_name_0                         ;                        ; String                                                     ;
; clock_name_1                         ;                        ; String                                                     ;
; clock_name_2                         ;                        ; String                                                     ;
; clock_name_3                         ;                        ; String                                                     ;
; clock_name_4                         ;                        ; String                                                     ;
; clock_name_5                         ;                        ; String                                                     ;
; clock_name_6                         ;                        ; String                                                     ;
; clock_name_7                         ;                        ; String                                                     ;
; clock_name_8                         ;                        ; String                                                     ;
; clock_name_global_0                  ; false                  ; String                                                     ;
; clock_name_global_1                  ; false                  ; String                                                     ;
; clock_name_global_2                  ; false                  ; String                                                     ;
; clock_name_global_3                  ; false                  ; String                                                     ;
; clock_name_global_4                  ; false                  ; String                                                     ;
; clock_name_global_5                  ; false                  ; String                                                     ;
; clock_name_global_6                  ; false                  ; String                                                     ;
; clock_name_global_7                  ; false                  ; String                                                     ;
; clock_name_global_8                  ; false                  ; String                                                     ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                             ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                             ;
; m_cnt_bypass_en                      ; false                  ; String                                                     ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                     ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                             ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                             ;
; n_cnt_bypass_en                      ; false                  ; String                                                     ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                     ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                             ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                             ;
; c_cnt_bypass_en0                     ; false                  ; String                                                     ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                     ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                     ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                             ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                             ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                             ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                             ;
; c_cnt_bypass_en1                     ; false                  ; String                                                     ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                     ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                     ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                             ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                             ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                             ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                             ;
; c_cnt_bypass_en2                     ; false                  ; String                                                     ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                     ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                     ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                             ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                             ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                             ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                             ;
; c_cnt_bypass_en3                     ; false                  ; String                                                     ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                     ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                     ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                             ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                             ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                             ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                             ;
; c_cnt_bypass_en4                     ; false                  ; String                                                     ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                     ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                     ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                             ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                             ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                             ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                             ;
; c_cnt_bypass_en5                     ; false                  ; String                                                     ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                     ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                     ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                             ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                             ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                             ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                             ;
; c_cnt_bypass_en6                     ; false                  ; String                                                     ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                     ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                     ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                             ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                             ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                             ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                             ;
; c_cnt_bypass_en7                     ; false                  ; String                                                     ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                     ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                     ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                             ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                             ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                             ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                             ;
; c_cnt_bypass_en8                     ; false                  ; String                                                     ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                     ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                     ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                             ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                             ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                             ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                             ;
; c_cnt_bypass_en9                     ; false                  ; String                                                     ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                     ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                     ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                             ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                             ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                             ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                             ;
; c_cnt_bypass_en10                    ; false                  ; String                                                     ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                     ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                     ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                             ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                             ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                             ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                             ;
; c_cnt_bypass_en11                    ; false                  ; String                                                     ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                     ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                     ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                             ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                             ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                             ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                             ;
; c_cnt_bypass_en12                    ; false                  ; String                                                     ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                     ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                     ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                             ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                             ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                             ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                             ;
; c_cnt_bypass_en13                    ; false                  ; String                                                     ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                     ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                     ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                             ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                             ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                             ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                             ;
; c_cnt_bypass_en14                    ; false                  ; String                                                     ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                     ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                     ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                             ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                             ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                             ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                             ;
; c_cnt_bypass_en15                    ; false                  ; String                                                     ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                     ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                     ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                             ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                             ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                             ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                             ;
; c_cnt_bypass_en16                    ; false                  ; String                                                     ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                     ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                     ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                             ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                             ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                             ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                             ;
; c_cnt_bypass_en17                    ; false                  ; String                                                     ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                     ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                     ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                             ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                             ;
; pll_vco_div                          ; 1                      ; Signed Integer                                             ;
; pll_slf_rst                          ; false                  ; String                                                     ;
; pll_bw_sel                           ; low                    ; String                                                     ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                     ;
; pll_cp_current                       ; 0                      ; Signed Integer                                             ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                             ;
; pll_fractional_division              ; 1                      ; Signed Integer                                             ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                             ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                     ;
; mimic_fbclk_type                     ; gclk                   ; String                                                     ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                     ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                     ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                     ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                             ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                     ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                     ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                     ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                     ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                     ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                     ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                             ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                     ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                     ;
+--------------------------------------+------------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------+
; Parameter Settings for User Entity Instance: VTC:U1 ;
+----------------+-------+----------------------------+
; Parameter Name ; Value ; Type                       ;
+----------------+-------+----------------------------+
; fPorchH        ; 16    ; Signed Integer             ;
; bPorchH        ; 48    ; Signed Integer             ;
; dispTimeH      ; 640   ; Signed Integer             ;
; pulseWidthH    ; 96    ; Signed Integer             ;
; syncTimeH      ; 800   ; Signed Integer             ;
; fPorchV        ; 10    ; Signed Integer             ;
; bPorchV        ; 33    ; Signed Integer             ;
; dispTimeV      ; 480   ; Signed Integer             ;
; pulseWidthV    ; 2     ; Signed Integer             ;
; syncTimeV      ; 525   ; Signed Integer             ;
+----------------+-------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------+
; Parameter Settings for User Entity Instance: PG:U2 ;
+----------------+-------+---------------------------+
; Parameter Name ; Value ; Type                      ;
+----------------+-------+---------------------------+
; fPorchH        ; 16    ; Signed Integer            ;
; bPorchH        ; 48    ; Signed Integer            ;
; dispTimeH      ; 640   ; Signed Integer            ;
; pulseWidthH    ; 96    ; Signed Integer            ;
; syncTimeH      ; 800   ; Signed Integer            ;
; fPorchV        ; 10    ; Signed Integer            ;
; bPorchV        ; 33    ; Signed Integer            ;
; dispTimeV      ; 480   ; Signed Integer            ;
; pulseWidthV    ; 2     ; Signed Integer            ;
; syncTimeV      ; 525   ; Signed Integer            ;
+----------------+-------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                   ;
+-------------------------------------------------+------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                          ; Type           ;
+-------------------------------------------------+------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                  ; String         ;
; sld_node_info                                   ; 805334528                                      ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                ; String         ;
; SLD_IP_VERSION                                  ; 6                                              ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                              ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                              ; Signed Integer ;
; sld_data_bits                                   ; 27                                             ; Untyped        ;
; sld_trigger_bits                                ; 2                                              ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                             ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                          ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                          ; Signed Integer ;
; sld_incremental_routing                         ; 1                                              ; Untyped        ;
; sld_sample_depth                                ; 128                                            ; Untyped        ;
; sld_segment_size                                ; 128                                            ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                           ; Untyped        ;
; sld_state_bits                                  ; 11                                             ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                              ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                              ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                              ; Signed Integer ;
; sld_trigger_level                               ; 1                                              ; Untyped        ;
; sld_trigger_in_enabled                          ; 1                                              ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                              ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                              ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                              ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                              ; Signed Integer ;
; sld_advanced_trigger_entity                     ; sld_reserved_Project1_auto_signaltap_0_1_d3be, ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                              ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                              ; Untyped        ;
; sld_ram_pipeline                                ; 0                                              ; Untyped        ;
; sld_counter_pipeline                            ; 0                                              ; Untyped        ;
; sld_enable_advanced_trigger                     ; 1                                              ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                           ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                           ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                           ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                           ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                           ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                           ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                           ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                           ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                           ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                           ; String         ;
; sld_inversion_mask_length                       ; 21                                             ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000                          ; Untyped        ;
; sld_power_up_trigger                            ; 0                                              ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                      ; String         ;
; sld_state_flow_use_generated                    ; 0                                              ; Untyped        ;
; sld_current_resource_width                      ; 1                                              ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                            ; Untyped        ;
; sld_storage_qualifier_bits                      ; 27                                             ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                              ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                            ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                              ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                              ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                          ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                              ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                              ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                              ; Signed Integer ;
+-------------------------------------------------+------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------+
; Port Connectivity Checks: "clock:U0|video_pll:PLL1" ;
+------+-------+----------+---------------------------+
; Port ; Type  ; Severity ; Details                   ;
+------+-------+----------+---------------------------+
; rst  ; Input ; Info     ; Stuck at GND              ;
+------+-------+----------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 2                   ; 27               ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 1                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 78                          ;
;     CLR SCLR          ; 32                          ;
;     ENA CLR SCLR      ; 32                          ;
;     plain             ; 14                          ;
; arriav_lcell_comb     ; 118                         ;
;     arith             ; 64                          ;
;         1 data inputs ; 64                          ;
;     normal            ; 54                          ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 11                          ;
;         3 data inputs ; 3                           ;
;         4 data inputs ; 8                           ;
;         5 data inputs ; 9                           ;
;         6 data inputs ; 19                          ;
; boundary_port         ; 100                         ;
; generic_pll           ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 4.10                        ;
; Average LUT depth     ; 3.24                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                 ;
+----------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------------------------------------------------------+---------+
; Name                 ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                            ; Details ;
+----------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------------------------------------------------------+---------+
; LEDR[0]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VTC:U1|video_active                                                                          ; N/A     ;
; LEDR[0]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VTC:U1|video_active                                                                          ; N/A     ;
; VGA_B[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PG:U2|VGA_B[0]~0                                                                             ; N/A     ;
; VGA_B[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PG:U2|VGA_B[0]~0                                                                             ; N/A     ;
; VGA_B[2]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PG:U2|VGA_B[0]~0                                                                             ; N/A     ;
; VGA_B[3]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PG:U2|VGA_B[0]~0                                                                             ; N/A     ;
; VGA_B[4]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PG:U2|VGA_B[0]~0                                                                             ; N/A     ;
; VGA_B[5]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PG:U2|VGA_B[0]~0                                                                             ; N/A     ;
; VGA_B[6]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PG:U2|VGA_B[0]~0                                                                             ; N/A     ;
; VGA_B[7]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PG:U2|VGA_B[7]~1                                                                             ; N/A     ;
; VGA_G[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PG:U2|VGA_G[0]~0                                                                             ; N/A     ;
; VGA_G[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PG:U2|VGA_G[0]~0                                                                             ; N/A     ;
; VGA_G[2]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PG:U2|VGA_G[0]~0                                                                             ; N/A     ;
; VGA_G[3]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PG:U2|VGA_G[0]~0                                                                             ; N/A     ;
; VGA_G[4]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PG:U2|VGA_G[0]~0                                                                             ; N/A     ;
; VGA_G[5]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PG:U2|VGA_G[0]~0                                                                             ; N/A     ;
; VGA_G[6]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PG:U2|VGA_G[0]~0                                                                             ; N/A     ;
; VGA_G[7]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PG:U2|VGA_G[7]~1                                                                             ; N/A     ;
; VGA_HS               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VTC:U1|hSync                                                                                 ; N/A     ;
; VGA_R[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PG:U2|VGA_R[0]~0                                                                             ; N/A     ;
; VGA_R[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PG:U2|VGA_R[0]~0                                                                             ; N/A     ;
; VGA_R[2]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PG:U2|VGA_R[0]~0                                                                             ; N/A     ;
; VGA_R[3]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PG:U2|VGA_R[0]~0                                                                             ; N/A     ;
; VGA_R[4]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PG:U2|VGA_R[0]~0                                                                             ; N/A     ;
; VGA_R[5]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PG:U2|VGA_R[0]~0                                                                             ; N/A     ;
; VGA_R[6]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PG:U2|VGA_R[0]~0                                                                             ; N/A     ;
; VGA_R[7]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PG:U2|VGA_R[7]~1                                                                             ; N/A     ;
; VGA_VS               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VTC:U1|vSync                                                                                 ; N/A     ;
; VGA_VS               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VTC:U1|vSync                                                                                 ; N/A     ;
; VGA_VS               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VTC:U1|vSync                                                                                 ; N/A     ;
; clock:U0|clock_out   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clock:U0|video_pll:PLL1|video_pll_0002:video_pll_inst|altera_pll:altera_pll_i|outclk_wire[0] ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                          ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                          ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                          ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                          ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                          ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                          ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                          ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                          ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                          ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                          ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                          ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                          ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                          ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                          ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                          ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                          ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                          ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                          ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                          ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                          ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                          ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                          ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                          ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                          ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                          ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                          ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                          ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                          ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                          ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                          ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                          ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                          ; N/A     ;
+----------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition
    Info: Processing started: Tue Oct 13 11:37:29 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Project1 -c Project1
Info (20032): Parallel compilation is enabled and will use up to 12 processors
Info (12021): Found 1 design units, including 1 entities, in source file /fpgadesign/project1/source/tb.v
    Info (12023): Found entity 1: tb File: F:/FPGADesign/Project1/Source/tb.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /fpgadesign/project1/source/vtc.v
    Info (12023): Found entity 1: VTC File: F:/FPGADesign/Project1/Source/VTC.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /fpgadesign/project1/source/pg.v
    Info (12023): Found entity 1: PG File: F:/FPGADesign/Project1/Source/PG.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /fpgadesign/project1/source/clock.v
    Info (12023): Found entity 1: clock File: F:/FPGADesign/Project1/Source/clock.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /fpgadesign/project1/source/project1.v
    Info (12023): Found entity 1: Project1 File: F:/FPGADesign/Project1/Source/Project1.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file video_pll.v
    Info (12023): Found entity 1: video_pll File: F:/FPGADesign/Project1/Quartus/video_pll.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file video_pll/video_pll_0002.v
    Info (12023): Found entity 1: video_pll_0002 File: F:/FPGADesign/Project1/Quartus/video_pll/video_pll_0002.v Line: 2
Info (12127): Elaborating entity "Project1" for the top level hierarchy
Info (12128): Elaborating entity "clock" for hierarchy "clock:U0" File: F:/FPGADesign/Project1/Source/Project1.v Line: 79
Info (12128): Elaborating entity "video_pll" for hierarchy "clock:U0|video_pll:PLL1" File: F:/FPGADesign/Project1/Source/clock.v Line: 11
Info (12128): Elaborating entity "video_pll_0002" for hierarchy "clock:U0|video_pll:PLL1|video_pll_0002:video_pll_inst" File: F:/FPGADesign/Project1/Quartus/video_pll.v Line: 20
Info (12128): Elaborating entity "altera_pll" for hierarchy "clock:U0|video_pll:PLL1|video_pll_0002:video_pll_inst|altera_pll:altera_pll_i" File: F:/FPGADesign/Project1/Quartus/video_pll/video_pll_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "clock:U0|video_pll:PLL1|video_pll_0002:video_pll_inst|altera_pll:altera_pll_i" File: F:/FPGADesign/Project1/Quartus/video_pll/video_pll_0002.v Line: 85
Info (12133): Instantiated megafunction "clock:U0|video_pll:PLL1|video_pll_0002:video_pll_inst|altera_pll:altera_pll_i" with the following parameter: File: F:/FPGADesign/Project1/Quartus/video_pll/video_pll_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "25.175644 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "VTC" for hierarchy "VTC:U1" File: F:/FPGADesign/Project1/Source/Project1.v Line: 89
Info (12128): Elaborating entity "PG" for hierarchy "PG:U2" File: F:/FPGADesign/Project1/Source/Project1.v Line: 102
Warning (10858): Verilog HDL warning at PG.v(20): object box2 used but never assigned File: F:/FPGADesign/Project1/Source/PG.v Line: 20
Warning (10858): Verilog HDL warning at PG.v(21): object box2Color used but never assigned File: F:/FPGADesign/Project1/Source/PG.v Line: 21
Warning (10030): Net "box2" at PG.v(20) has no driver or initial value, using a default initial value '0' File: F:/FPGADesign/Project1/Source/PG.v Line: 20
Warning (10030): Net "box2Color" at PG.v(21) has no driver or initial value, using a default initial value '0' File: F:/FPGADesign/Project1/Source/PG.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_mpo.tdf
    Info (12023): Found entity 1: sld_ela_trigger_mpo File: F:/FPGADesign/Project1/Quartus/db/sld_ela_trigger_mpo.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_reserved_project1_auto_signaltap_0_1_d3be.v
    Info (12023): Found entity 1: sld_reserved_Project1_auto_signaltap_0_1_d3be File: F:/FPGADesign/Project1/Quartus/db/sld_reserved_project1_auto_signaltap_0_1_d3be.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ob84.tdf
    Info (12023): Found entity 1: altsyncram_ob84 File: F:/FPGADesign/Project1/Quartus/db/altsyncram_ob84.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_elc.tdf
    Info (12023): Found entity 1: mux_elc File: F:/FPGADesign/Project1/Quartus/db/mux_elc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: F:/FPGADesign/Project1/Quartus/db/decode_vnf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_49i.tdf
    Info (12023): Found entity 1: cntr_49i File: F:/FPGADesign/Project1/Quartus/db/cntr_49i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf
    Info (12023): Found entity 1: cmpr_d9c File: F:/FPGADesign/Project1/Quartus/db/cmpr_d9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4vi.tdf
    Info (12023): Found entity 1: cntr_4vi File: F:/FPGADesign/Project1/Quartus/db/cntr_4vi.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf
    Info (12023): Found entity 1: cntr_09i File: F:/FPGADesign/Project1/Quartus/db/cntr_09i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf
    Info (12023): Found entity 1: cmpr_c9c File: F:/FPGADesign/Project1/Quartus/db/cmpr_c9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: F:/FPGADesign/Project1/Quartus/db/cntr_kri.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: F:/FPGADesign/Project1/Quartus/db/cmpr_99c.tdf Line: 23
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2020.10.13.11:37:42 Progress: Loading sld94cb748c/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld94cb748c/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: F:/FPGADesign/Project1/Quartus/db/ip/sld94cb748c/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld94cb748c/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: F:/FPGADesign/Project1/Quartus/db/ip/sld94cb748c/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld94cb748c/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: F:/FPGADesign/Project1/Quartus/db/ip/sld94cb748c/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld94cb748c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: F:/FPGADesign/Project1/Quartus/db/ip/sld94cb748c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld94cb748c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: F:/FPGADesign/Project1/Quartus/db/ip/sld94cb748c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: F:/FPGADesign/Project1/Quartus/db/ip/sld94cb748c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld94cb748c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: F:/FPGADesign/Project1/Quartus/db/ip/sld94cb748c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: F:/FPGADesign/Project1/Source/Project1.v Line: 21
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: F:/FPGADesign/Project1/Source/Project1.v Line: 21
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: F:/FPGADesign/Project1/Source/Project1.v Line: 21
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: F:/FPGADesign/Project1/Source/Project1.v Line: 21
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: F:/FPGADesign/Project1/Source/Project1.v Line: 21
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: F:/FPGADesign/Project1/Source/Project1.v Line: 21
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: F:/FPGADesign/Project1/Source/Project1.v Line: 21
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: F:/FPGADesign/Project1/Source/Project1.v Line: 21
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: F:/FPGADesign/Project1/Source/Project1.v Line: 21
    Warning (13410): Pin "HEX0[0]" is stuck at VCC File: F:/FPGADesign/Project1/Source/Project1.v Line: 24
    Warning (13410): Pin "HEX0[1]" is stuck at VCC File: F:/FPGADesign/Project1/Source/Project1.v Line: 24
    Warning (13410): Pin "HEX0[2]" is stuck at VCC File: F:/FPGADesign/Project1/Source/Project1.v Line: 24
    Warning (13410): Pin "HEX0[3]" is stuck at VCC File: F:/FPGADesign/Project1/Source/Project1.v Line: 24
    Warning (13410): Pin "HEX0[4]" is stuck at VCC File: F:/FPGADesign/Project1/Source/Project1.v Line: 24
    Warning (13410): Pin "HEX0[5]" is stuck at VCC File: F:/FPGADesign/Project1/Source/Project1.v Line: 24
    Warning (13410): Pin "HEX0[6]" is stuck at VCC File: F:/FPGADesign/Project1/Source/Project1.v Line: 24
    Warning (13410): Pin "HEX1[0]" is stuck at VCC File: F:/FPGADesign/Project1/Source/Project1.v Line: 25
    Warning (13410): Pin "HEX1[1]" is stuck at VCC File: F:/FPGADesign/Project1/Source/Project1.v Line: 25
    Warning (13410): Pin "HEX1[2]" is stuck at VCC File: F:/FPGADesign/Project1/Source/Project1.v Line: 25
    Warning (13410): Pin "HEX1[3]" is stuck at VCC File: F:/FPGADesign/Project1/Source/Project1.v Line: 25
    Warning (13410): Pin "HEX1[4]" is stuck at VCC File: F:/FPGADesign/Project1/Source/Project1.v Line: 25
    Warning (13410): Pin "HEX1[5]" is stuck at VCC File: F:/FPGADesign/Project1/Source/Project1.v Line: 25
    Warning (13410): Pin "HEX1[6]" is stuck at VCC File: F:/FPGADesign/Project1/Source/Project1.v Line: 25
    Warning (13410): Pin "HEX2[0]" is stuck at VCC File: F:/FPGADesign/Project1/Source/Project1.v Line: 26
    Warning (13410): Pin "HEX2[1]" is stuck at VCC File: F:/FPGADesign/Project1/Source/Project1.v Line: 26
    Warning (13410): Pin "HEX2[2]" is stuck at VCC File: F:/FPGADesign/Project1/Source/Project1.v Line: 26
    Warning (13410): Pin "HEX2[3]" is stuck at VCC File: F:/FPGADesign/Project1/Source/Project1.v Line: 26
    Warning (13410): Pin "HEX2[4]" is stuck at VCC File: F:/FPGADesign/Project1/Source/Project1.v Line: 26
    Warning (13410): Pin "HEX2[5]" is stuck at VCC File: F:/FPGADesign/Project1/Source/Project1.v Line: 26
    Warning (13410): Pin "HEX2[6]" is stuck at VCC File: F:/FPGADesign/Project1/Source/Project1.v Line: 26
    Warning (13410): Pin "HEX3[0]" is stuck at VCC File: F:/FPGADesign/Project1/Source/Project1.v Line: 27
    Warning (13410): Pin "HEX3[1]" is stuck at VCC File: F:/FPGADesign/Project1/Source/Project1.v Line: 27
    Warning (13410): Pin "HEX3[2]" is stuck at VCC File: F:/FPGADesign/Project1/Source/Project1.v Line: 27
    Warning (13410): Pin "HEX3[3]" is stuck at VCC File: F:/FPGADesign/Project1/Source/Project1.v Line: 27
    Warning (13410): Pin "HEX3[4]" is stuck at VCC File: F:/FPGADesign/Project1/Source/Project1.v Line: 27
    Warning (13410): Pin "HEX3[5]" is stuck at VCC File: F:/FPGADesign/Project1/Source/Project1.v Line: 27
    Warning (13410): Pin "HEX3[6]" is stuck at VCC File: F:/FPGADesign/Project1/Source/Project1.v Line: 27
    Warning (13410): Pin "HEX4[0]" is stuck at VCC File: F:/FPGADesign/Project1/Source/Project1.v Line: 28
    Warning (13410): Pin "HEX4[1]" is stuck at VCC File: F:/FPGADesign/Project1/Source/Project1.v Line: 28
    Warning (13410): Pin "HEX4[2]" is stuck at VCC File: F:/FPGADesign/Project1/Source/Project1.v Line: 28
    Warning (13410): Pin "HEX4[3]" is stuck at VCC File: F:/FPGADesign/Project1/Source/Project1.v Line: 28
    Warning (13410): Pin "HEX4[4]" is stuck at VCC File: F:/FPGADesign/Project1/Source/Project1.v Line: 28
    Warning (13410): Pin "HEX4[5]" is stuck at VCC File: F:/FPGADesign/Project1/Source/Project1.v Line: 28
    Warning (13410): Pin "HEX4[6]" is stuck at VCC File: F:/FPGADesign/Project1/Source/Project1.v Line: 28
    Warning (13410): Pin "HEX5[0]" is stuck at VCC File: F:/FPGADesign/Project1/Source/Project1.v Line: 29
    Warning (13410): Pin "HEX5[1]" is stuck at VCC File: F:/FPGADesign/Project1/Source/Project1.v Line: 29
    Warning (13410): Pin "HEX5[2]" is stuck at VCC File: F:/FPGADesign/Project1/Source/Project1.v Line: 29
    Warning (13410): Pin "HEX5[3]" is stuck at VCC File: F:/FPGADesign/Project1/Source/Project1.v Line: 29
    Warning (13410): Pin "HEX5[4]" is stuck at VCC File: F:/FPGADesign/Project1/Source/Project1.v Line: 29
    Warning (13410): Pin "HEX5[5]" is stuck at VCC File: F:/FPGADesign/Project1/Source/Project1.v Line: 29
    Warning (13410): Pin "HEX5[6]" is stuck at VCC File: F:/FPGADesign/Project1/Source/Project1.v Line: 29
    Warning (13410): Pin "VGA_BLANK_N" is stuck at VCC File: F:/FPGADesign/Project1/Source/Project1.v Line: 32
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND File: F:/FPGADesign/Project1/Source/Project1.v Line: 38
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 63 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 14 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance clock:U0|video_pll:PLL1|video_pll_0002:video_pll_inst|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: d:/intelfpga/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Warning (21074): Design contains 8 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK2_50" File: F:/FPGADesign/Project1/Source/Project1.v Line: 9
    Warning (15610): No output dependent on input pin "CLOCK3_50" File: F:/FPGADesign/Project1/Source/Project1.v Line: 10
    Warning (15610): No output dependent on input pin "CLOCK4_50" File: F:/FPGADesign/Project1/Source/Project1.v Line: 11
    Warning (15610): No output dependent on input pin "KEY[1]" File: F:/FPGADesign/Project1/Source/Project1.v Line: 15
    Warning (15610): No output dependent on input pin "SW[6]" File: F:/FPGADesign/Project1/Source/Project1.v Line: 18
    Warning (15610): No output dependent on input pin "SW[7]" File: F:/FPGADesign/Project1/Source/Project1.v Line: 18
    Warning (15610): No output dependent on input pin "SW[8]" File: F:/FPGADesign/Project1/Source/Project1.v Line: 18
    Warning (15610): No output dependent on input pin "SW[9]" File: F:/FPGADesign/Project1/Source/Project1.v Line: 18
Info (21057): Implemented 934 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 21 input pins
    Info (21059): Implemented 82 output pins
    Info (21061): Implemented 802 logic cells
    Info (21064): Implemented 27 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 68 warnings
    Info: Peak virtual memory: 4943 megabytes
    Info: Processing ended: Tue Oct 13 11:37:50 2020
    Info: Elapsed time: 00:00:21
    Info: Total CPU time (on all processors): 00:00:36


