vcs \
-sverilog \
-debug_acc+all -debug_region+cell+encrypt \
+lint=TFIPC-L \
+libext+.sv+.v+.vs \
+warn=noISALS \
+vcs+lic+wait \
-timescale=1ps/1ps \
-assert svaext \
+incdir+. \
+incdir+$WORKAREA/src/rtl \
+incdir+$WORKAREA/subip/vip/designware \
+incdir+$WORKAREA/subip/vip/nebulon_data/include \
+incdir+/p/hdk/cad/ctech/c4v20ww43c_hdk162/source/v \
-v $WORKAREA/src/rtl/mems/hqm_mem_ctech_map.sv \
-v $WORKAREA/subIP/sip/AW/src/rtl/hqm_AW_map.sv \
-v $WORKAREA/subIP/sip/AW/src/rtl/hqm_AW_ipar_wrap.sv \
-v $WORKAREA/subIP/sip/AW/src/rtl/hqm_AW_parity_gen.sv \
-v $WORKAREA/subIP/sip/AW/src/rtl/hqm_AW_parity_check.sv \
-y . \
-y .. \
-y /p/hdk/cad/ctech/c4v20ww43c_hdk162/source/v \
-y $WORKAREA/subip/vip/designware \
-y $WORKAREA/src/rtl \
-y $WORKAREA/src/rtl/mems \
++++++ Insert CMO Start
+define+INTEL_INST_ON \
+error+200 \
++++++ Insert TB

