// Seed: 3664020815
module module_0 (
    input tri1 id_0,
    input uwire id_1,
    input tri0 id_2,
    input tri1 id_3,
    input tri id_4,
    input tri0 id_5,
    input supply1 id_6,
    input tri0 id_7,
    input wire id_8,
    input wire id_9,
    input wand id_10,
    output tri0 id_11,
    input supply0 id_12,
    output tri1 id_13,
    input wor id_14,
    input tri0 id_15,
    output supply1 id_16,
    input tri0 id_17
    , id_19
);
  supply0 id_20, id_21 = id_1;
  id_22(
      id_17 ? (1 - 1) : id_1, id_6, id_12, id_7 - id_0
  );
endmodule
module module_1 (
    input tri1 id_0,
    input supply0 id_1,
    output tri1 id_2,
    input wor id_3,
    input supply1 id_4,
    input tri1 id_5,
    output wor id_6,
    input wire id_7,
    output wor id_8,
    output supply0 id_9,
    output tri0 id_10,
    input supply0 id_11,
    output wor id_12,
    output uwire id_13,
    input wor id_14,
    output uwire id_15,
    input wire id_16,
    output uwire id_17,
    input uwire id_18,
    input supply0 id_19,
    input tri0 id_20
);
  wire id_22;
  module_0(
      id_3,
      id_16,
      id_1,
      id_19,
      id_14,
      id_19,
      id_4,
      id_11,
      id_18,
      id_11,
      id_4,
      id_8,
      id_16,
      id_9,
      id_0,
      id_16,
      id_10,
      id_11
  );
  assign id_2 = id_5;
  integer id_23 = 1 * id_19;
  wire id_24;
endmodule
