;redcode
;assert 1
	SPL 0, <-54
	SUB #10, <462
	ADD #72, @210
	SLT @127, -109
	MOV -17, <-20
	SLT 271, 60
	MOV -9, <-20
	DJN -1, @-20
	MOV -100, -300
	ADD 130, 9
	ADD 130, 9
	SPL 1, <1
	JMN 271, 60
	JMN 271, 60
	JMN 271, 60
	SPL 0, <-2
	SUB @121, 103
	SUB @121, 103
	DAT #-501, #-101
	SLT 721, 2
	ADD 3, @20
	DAT #-501, #-101
	DAT #-501, #-101
	ADD 130, 9
	SPL 12, <10
	DAT #721, #2
	DAT #721, #2
	SLT 721, 2
	SLT 721, 2
	ADD 1, <-1
	CMP -0, 100
	ADD 0, @4
	ADD #72, @210
	MOV #672, @200
	SLT 271, 60
	SUB -501, <-101
	SLT -721, -100
	ADD -17, <-20
	SUB 710, 600
	SUB 710, 600
	ADD 130, 9
	ADD 130, 9
	JMP -100, -300
	SUB #0, 0
	MOV -0, 904
	ADD #72, @210
	MOV -0, 904
	ADD #72, @210
	SUB 0, -900
	SPL 0, <-54
	SUB 0, -900
	SUB 0, -900
