target = "xilinx"
action = "synthesis"

syn_device = "xc7a200t"
syn_grade = "-2"
syn_package = "ffg1156"
syn_top = "jobs_test"
syn_project = "jobs_test"
syn_tool = "vivado"
syn_jobs = "123"

files = [ "../files/gate3.vhd", "../files/gate.vhdl" ]
