Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Jul  8 11:53:07 2021
| Host         : 612-44 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_display_timing_summary_routed.rpt -pb top_display_timing_summary_routed.pb -rpx top_display_timing_summary_routed.rpx -warn_on_violation
| Design       : top_display
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 18 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: divider1/clk_o_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 70 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     12.977        0.000                      0                82144        0.317        0.000                      0                82144        3.000        0.000                       0                  8326  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                       Waveform(ns)       Period(ns)      Frequency(MHz)
-----                       ------------       ----------      --------------
miniRV_u/UCLK/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_cpuclk           {0.000 20.000}     40.000          25.000          
  clkfbout_cpuclk           {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
miniRV_u/UCLK/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_cpuclk                12.977        0.000                      0                82144        0.317        0.000                      0                82144       18.750        0.000                       0                  8322  
  clkfbout_cpuclk                                                                                                                                                            12.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  miniRV_u/UCLK/inst/clk_in1
  To Clock:  miniRV_u/UCLK/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         miniRV_u/UCLK/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { miniRV_u/UCLK/inst/clk_in1 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  miniRV_u/UCLK/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y1  miniRV_u/UCLK/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  miniRV_u/UCLK/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  miniRV_u/UCLK/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  miniRV_u/UCLK/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  miniRV_u/UCLK/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_cpuclk
  To Clock:  clk_out1_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack       12.977ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.317ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.977ns  (required time - arrival time)
  Source:                 miniRV_u/PC_0/pc_reg[11]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            miniRV_u/RegFile_0/x9_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_cpuclk rise@40.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        26.744ns  (logic 4.624ns (17.288%)  route 22.120ns (82.712%))
  Logic Levels:           19  (LUT2=1 LUT3=3 LUT4=2 LUT5=3 LUT6=5 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.280ns = ( 36.720 - 40.000 ) 
    Source Clock Delay      (SCD):    -3.740ns
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.253     1.253    miniRV_u/UCLK/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -7.337 r  miniRV_u/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -5.632    miniRV_u/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  miniRV_u/UCLK/inst/clkout1_buf/O
                         net (fo=8320, routed)        1.796    -3.740    miniRV_u/PC_0/clk_out1
    SLICE_X24Y173        FDPE                                         r  miniRV_u/PC_0/pc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y173        FDPE (Prop_fdpe_C_Q)         0.456    -3.284 f  miniRV_u/PC_0/pc_reg[11]/Q
                         net (fo=5, routed)           0.900    -2.384    miniRV_u/IMem_0/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[9]
    SLICE_X27Y171        LUT4 (Prop_lut4_I0_O)        0.124    -2.260 r  miniRV_u/IMem_0/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0_i_1/O
                         net (fo=9, routed)           1.125    -1.135    miniRV_u/IMem_0/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0_i_1_n_0
    SLICE_X28Y171        LUT5 (Prop_lut5_I2_O)        0.152    -0.983 r  miniRV_u/IMem_0/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0/O
                         net (fo=5, routed)           0.622    -0.360    miniRV_u/IMem_0/IMem_inst[5]
    SLICE_X31Y171        LUT3 (Prop_lut3_I1_O)        0.352    -0.008 r  miniRV_u/IMem_0/U_dram_i_611/O
                         net (fo=1, routed)           0.454     0.446    miniRV_u/IMem_0/U_dram_i_611_n_0
    SLICE_X32Y171        LUT4 (Prop_lut4_I3_O)        0.326     0.772 r  miniRV_u/IMem_0/U_dram_i_234/O
                         net (fo=19, routed)          0.710     1.482    miniRV_u/IMem_0/ImmSel[2]
    SLICE_X28Y171        LUT3 (Prop_lut3_I2_O)        0.124     1.606 r  miniRV_u/IMem_0/x1[21]_i_15/O
                         net (fo=25, routed)          0.832     2.438    miniRV_u/IMem_0/Control_0/p_0_in5_in
    SLICE_X28Y167        LUT3 (Prop_lut3_I1_O)        0.124     2.562 f  miniRV_u/IMem_0/x1[1]_i_11/O
                         net (fo=96, routed)          1.714     4.276    miniRV_u/IMem_0/x1[1]_i_15_0
    SLICE_X16Y176        LUT2 (Prop_lut2_I0_O)        0.152     4.428 f  miniRV_u/IMem_0/U_dram_i_628/O
                         net (fo=4, routed)           0.904     5.332    miniRV_u/IMem_0/U_dram_i_628_n_0
    SLICE_X15Y175        LUT5 (Prop_lut5_I4_O)        0.352     5.684 r  miniRV_u/IMem_0/U_dram_i_644/O
                         net (fo=5, routed)           0.842     6.527    miniRV_u/IMem_0/U_dram_i_644_n_0
    SLICE_X19Y172        LUT6 (Prop_lut6_I3_O)        0.326     6.853 f  miniRV_u/IMem_0/U_dram_i_340/O
                         net (fo=2, routed)           0.577     7.430    miniRV_u/IMem_0/U_dram_i_340_n_0
    SLICE_X20Y171        LUT6 (Prop_lut6_I1_O)        0.124     7.554 f  miniRV_u/IMem_0/U_dram_i_99/O
                         net (fo=1, routed)           0.866     8.420    miniRV_u/IMem_0/U_dram_i_99_n_0
    SLICE_X17Y168        LUT6 (Prop_lut6_I1_O)        0.124     8.544 r  miniRV_u/IMem_0/U_dram_i_13/O
                         net (fo=8194, routed)        6.135    14.679    miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_23_23/A1
    SLICE_X84Y136        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.485    15.163 r  miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_23_23/RAMS64E_A/O
                         net (fo=1, routed)           0.000    15.163    miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_23_23/OA
    SLICE_X84Y136        MUXF7 (Prop_muxf7_I1_O)      0.214    15.377 r  miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_23_23/F7.A/O
                         net (fo=1, routed)           0.000    15.377    miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_23_23/O1
    SLICE_X84Y136        MUXF8 (Prop_muxf8_I1_O)      0.088    15.465 r  miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_23_23/F8/O
                         net (fo=1, routed)           2.841    18.307    miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_23_23_n_0
    SLICE_X75Y190        LUT6 (Prop_lut6_I3_O)        0.319    18.626 r  miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0_i_25/O
                         net (fo=1, routed)           0.000    18.626    miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0_i_25_n_0
    SLICE_X75Y190        MUXF7 (Prop_muxf7_I0_O)      0.238    18.864 r  miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    18.864    miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0_i_11_n_0
    SLICE_X75Y190        MUXF8 (Prop_muxf8_I0_O)      0.104    18.968 r  miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0_i_4/O
                         net (fo=1, routed)           0.766    19.734    miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0_i_4_n_0
    SLICE_X63Y186        LUT6 (Prop_lut6_I5_O)        0.316    20.050 r  miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0/O
                         net (fo=1, routed)           2.190    22.240    miniRV_u/RegFile_0/x31_reg[31]_0[23]
    SLICE_X23Y179        LUT5 (Prop_lut5_I4_O)        0.124    22.364 r  miniRV_u/RegFile_0/x1[23]_i_1/O
                         net (fo=3, routed)           0.640    23.004    miniRV_u/RegFile_0/x1[23]_i_1_n_0
    SLICE_X21Y182        FDCE                                         r  miniRV_u/RegFile_0/x9_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                  IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.181    41.181    miniRV_u/UCLK/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    33.326 r  miniRV_u/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    34.951    miniRV_u/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.042 r  miniRV_u/UCLK/inst/clkout1_buf/O
                         net (fo=8320, routed)        1.677    36.720    miniRV_u/RegFile_0/CLK
    SLICE_X21Y182        FDCE                                         r  miniRV_u/RegFile_0/x9_reg[23]/C
                         clock pessimism             -0.491    36.228    
                         clock uncertainty           -0.180    36.048    
    SLICE_X21Y182        FDCE (Setup_fdce_C_D)       -0.067    35.981    miniRV_u/RegFile_0/x9_reg[23]
  -------------------------------------------------------------------
                         required time                         35.981    
                         arrival time                         -23.004    
  -------------------------------------------------------------------
                         slack                                 12.977    

Slack (MET) :             13.017ns  (required time - arrival time)
  Source:                 miniRV_u/PC_0/pc_reg[11]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            miniRV_u/RegFile_0/x1_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_cpuclk rise@40.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        26.699ns  (logic 4.624ns (17.317%)  route 22.075ns (82.683%))
  Logic Levels:           19  (LUT2=1 LUT3=3 LUT4=2 LUT5=3 LUT6=5 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.282ns = ( 36.718 - 40.000 ) 
    Source Clock Delay      (SCD):    -3.740ns
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.253     1.253    miniRV_u/UCLK/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -7.337 r  miniRV_u/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -5.632    miniRV_u/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  miniRV_u/UCLK/inst/clkout1_buf/O
                         net (fo=8320, routed)        1.796    -3.740    miniRV_u/PC_0/clk_out1
    SLICE_X24Y173        FDPE                                         r  miniRV_u/PC_0/pc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y173        FDPE (Prop_fdpe_C_Q)         0.456    -3.284 f  miniRV_u/PC_0/pc_reg[11]/Q
                         net (fo=5, routed)           0.900    -2.384    miniRV_u/IMem_0/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[9]
    SLICE_X27Y171        LUT4 (Prop_lut4_I0_O)        0.124    -2.260 r  miniRV_u/IMem_0/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0_i_1/O
                         net (fo=9, routed)           1.125    -1.135    miniRV_u/IMem_0/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0_i_1_n_0
    SLICE_X28Y171        LUT5 (Prop_lut5_I2_O)        0.152    -0.983 r  miniRV_u/IMem_0/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0/O
                         net (fo=5, routed)           0.622    -0.360    miniRV_u/IMem_0/IMem_inst[5]
    SLICE_X31Y171        LUT3 (Prop_lut3_I1_O)        0.352    -0.008 r  miniRV_u/IMem_0/U_dram_i_611/O
                         net (fo=1, routed)           0.454     0.446    miniRV_u/IMem_0/U_dram_i_611_n_0
    SLICE_X32Y171        LUT4 (Prop_lut4_I3_O)        0.326     0.772 r  miniRV_u/IMem_0/U_dram_i_234/O
                         net (fo=19, routed)          0.710     1.482    miniRV_u/IMem_0/ImmSel[2]
    SLICE_X28Y171        LUT3 (Prop_lut3_I2_O)        0.124     1.606 r  miniRV_u/IMem_0/x1[21]_i_15/O
                         net (fo=25, routed)          0.832     2.438    miniRV_u/IMem_0/Control_0/p_0_in5_in
    SLICE_X28Y167        LUT3 (Prop_lut3_I1_O)        0.124     2.562 f  miniRV_u/IMem_0/x1[1]_i_11/O
                         net (fo=96, routed)          1.714     4.276    miniRV_u/IMem_0/x1[1]_i_15_0
    SLICE_X16Y176        LUT2 (Prop_lut2_I0_O)        0.152     4.428 f  miniRV_u/IMem_0/U_dram_i_628/O
                         net (fo=4, routed)           0.904     5.332    miniRV_u/IMem_0/U_dram_i_628_n_0
    SLICE_X15Y175        LUT5 (Prop_lut5_I4_O)        0.352     5.684 r  miniRV_u/IMem_0/U_dram_i_644/O
                         net (fo=5, routed)           0.842     6.527    miniRV_u/IMem_0/U_dram_i_644_n_0
    SLICE_X19Y172        LUT6 (Prop_lut6_I3_O)        0.326     6.853 f  miniRV_u/IMem_0/U_dram_i_340/O
                         net (fo=2, routed)           0.577     7.430    miniRV_u/IMem_0/U_dram_i_340_n_0
    SLICE_X20Y171        LUT6 (Prop_lut6_I1_O)        0.124     7.554 f  miniRV_u/IMem_0/U_dram_i_99/O
                         net (fo=1, routed)           0.866     8.420    miniRV_u/IMem_0/U_dram_i_99_n_0
    SLICE_X17Y168        LUT6 (Prop_lut6_I1_O)        0.124     8.544 r  miniRV_u/IMem_0/U_dram_i_13/O
                         net (fo=8194, routed)        6.135    14.679    miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_23_23/A1
    SLICE_X84Y136        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.485    15.163 r  miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_23_23/RAMS64E_A/O
                         net (fo=1, routed)           0.000    15.163    miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_23_23/OA
    SLICE_X84Y136        MUXF7 (Prop_muxf7_I1_O)      0.214    15.377 r  miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_23_23/F7.A/O
                         net (fo=1, routed)           0.000    15.377    miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_23_23/O1
    SLICE_X84Y136        MUXF8 (Prop_muxf8_I1_O)      0.088    15.465 r  miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_23_23/F8/O
                         net (fo=1, routed)           2.841    18.307    miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_23_23_n_0
    SLICE_X75Y190        LUT6 (Prop_lut6_I3_O)        0.319    18.626 r  miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0_i_25/O
                         net (fo=1, routed)           0.000    18.626    miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0_i_25_n_0
    SLICE_X75Y190        MUXF7 (Prop_muxf7_I0_O)      0.238    18.864 r  miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    18.864    miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0_i_11_n_0
    SLICE_X75Y190        MUXF8 (Prop_muxf8_I0_O)      0.104    18.968 r  miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0_i_4/O
                         net (fo=1, routed)           0.766    19.734    miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0_i_4_n_0
    SLICE_X63Y186        LUT6 (Prop_lut6_I5_O)        0.316    20.050 r  miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0/O
                         net (fo=1, routed)           2.190    22.240    miniRV_u/RegFile_0/x31_reg[31]_0[23]
    SLICE_X23Y179        LUT5 (Prop_lut5_I4_O)        0.124    22.364 r  miniRV_u/RegFile_0/x1[23]_i_1/O
                         net (fo=3, routed)           0.595    22.959    miniRV_u/RegFile_0/x1[23]_i_1_n_0
    SLICE_X23Y181        FDCE                                         r  miniRV_u/RegFile_0/x1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                  IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.181    41.181    miniRV_u/UCLK/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    33.326 r  miniRV_u/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    34.951    miniRV_u/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.042 r  miniRV_u/UCLK/inst/clkout1_buf/O
                         net (fo=8320, routed)        1.675    36.718    miniRV_u/RegFile_0/CLK
    SLICE_X23Y181        FDCE                                         r  miniRV_u/RegFile_0/x1_reg[23]/C
                         clock pessimism             -0.491    36.226    
                         clock uncertainty           -0.180    36.046    
    SLICE_X23Y181        FDCE (Setup_fdce_C_D)       -0.071    35.975    miniRV_u/RegFile_0/x1_reg[23]
  -------------------------------------------------------------------
                         required time                         35.975    
                         arrival time                         -22.959    
  -------------------------------------------------------------------
                         slack                                 13.017    

Slack (MET) :             13.039ns  (required time - arrival time)
  Source:                 miniRV_u/PC_0/pc_reg[11]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            miniRV_u/RegFile_0/x8_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_cpuclk rise@40.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        26.676ns  (logic 4.624ns (17.332%)  route 22.052ns (82.668%))
  Logic Levels:           19  (LUT2=1 LUT3=3 LUT4=2 LUT5=3 LUT6=5 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.282ns = ( 36.718 - 40.000 ) 
    Source Clock Delay      (SCD):    -3.740ns
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.253     1.253    miniRV_u/UCLK/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -7.337 r  miniRV_u/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -5.632    miniRV_u/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  miniRV_u/UCLK/inst/clkout1_buf/O
                         net (fo=8320, routed)        1.796    -3.740    miniRV_u/PC_0/clk_out1
    SLICE_X24Y173        FDPE                                         r  miniRV_u/PC_0/pc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y173        FDPE (Prop_fdpe_C_Q)         0.456    -3.284 f  miniRV_u/PC_0/pc_reg[11]/Q
                         net (fo=5, routed)           0.900    -2.384    miniRV_u/IMem_0/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[9]
    SLICE_X27Y171        LUT4 (Prop_lut4_I0_O)        0.124    -2.260 r  miniRV_u/IMem_0/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0_i_1/O
                         net (fo=9, routed)           1.125    -1.135    miniRV_u/IMem_0/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0_i_1_n_0
    SLICE_X28Y171        LUT5 (Prop_lut5_I2_O)        0.152    -0.983 r  miniRV_u/IMem_0/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0/O
                         net (fo=5, routed)           0.622    -0.360    miniRV_u/IMem_0/IMem_inst[5]
    SLICE_X31Y171        LUT3 (Prop_lut3_I1_O)        0.352    -0.008 r  miniRV_u/IMem_0/U_dram_i_611/O
                         net (fo=1, routed)           0.454     0.446    miniRV_u/IMem_0/U_dram_i_611_n_0
    SLICE_X32Y171        LUT4 (Prop_lut4_I3_O)        0.326     0.772 r  miniRV_u/IMem_0/U_dram_i_234/O
                         net (fo=19, routed)          0.710     1.482    miniRV_u/IMem_0/ImmSel[2]
    SLICE_X28Y171        LUT3 (Prop_lut3_I2_O)        0.124     1.606 r  miniRV_u/IMem_0/x1[21]_i_15/O
                         net (fo=25, routed)          0.832     2.438    miniRV_u/IMem_0/Control_0/p_0_in5_in
    SLICE_X28Y167        LUT3 (Prop_lut3_I1_O)        0.124     2.562 f  miniRV_u/IMem_0/x1[1]_i_11/O
                         net (fo=96, routed)          1.714     4.276    miniRV_u/IMem_0/x1[1]_i_15_0
    SLICE_X16Y176        LUT2 (Prop_lut2_I0_O)        0.152     4.428 f  miniRV_u/IMem_0/U_dram_i_628/O
                         net (fo=4, routed)           0.904     5.332    miniRV_u/IMem_0/U_dram_i_628_n_0
    SLICE_X15Y175        LUT5 (Prop_lut5_I4_O)        0.352     5.684 r  miniRV_u/IMem_0/U_dram_i_644/O
                         net (fo=5, routed)           0.842     6.527    miniRV_u/IMem_0/U_dram_i_644_n_0
    SLICE_X19Y172        LUT6 (Prop_lut6_I3_O)        0.326     6.853 f  miniRV_u/IMem_0/U_dram_i_340/O
                         net (fo=2, routed)           0.577     7.430    miniRV_u/IMem_0/U_dram_i_340_n_0
    SLICE_X20Y171        LUT6 (Prop_lut6_I1_O)        0.124     7.554 f  miniRV_u/IMem_0/U_dram_i_99/O
                         net (fo=1, routed)           0.866     8.420    miniRV_u/IMem_0/U_dram_i_99_n_0
    SLICE_X17Y168        LUT6 (Prop_lut6_I1_O)        0.124     8.544 r  miniRV_u/IMem_0/U_dram_i_13/O
                         net (fo=8194, routed)        6.135    14.679    miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_23_23/A1
    SLICE_X84Y136        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.485    15.163 r  miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_23_23/RAMS64E_A/O
                         net (fo=1, routed)           0.000    15.163    miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_23_23/OA
    SLICE_X84Y136        MUXF7 (Prop_muxf7_I1_O)      0.214    15.377 r  miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_23_23/F7.A/O
                         net (fo=1, routed)           0.000    15.377    miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_23_23/O1
    SLICE_X84Y136        MUXF8 (Prop_muxf8_I1_O)      0.088    15.465 r  miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_23_23/F8/O
                         net (fo=1, routed)           2.841    18.307    miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_23_23_n_0
    SLICE_X75Y190        LUT6 (Prop_lut6_I3_O)        0.319    18.626 r  miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0_i_25/O
                         net (fo=1, routed)           0.000    18.626    miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0_i_25_n_0
    SLICE_X75Y190        MUXF7 (Prop_muxf7_I0_O)      0.238    18.864 r  miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    18.864    miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0_i_11_n_0
    SLICE_X75Y190        MUXF8 (Prop_muxf8_I0_O)      0.104    18.968 r  miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0_i_4/O
                         net (fo=1, routed)           0.766    19.734    miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0_i_4_n_0
    SLICE_X63Y186        LUT6 (Prop_lut6_I5_O)        0.316    20.050 r  miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0/O
                         net (fo=1, routed)           2.190    22.240    miniRV_u/RegFile_0/x31_reg[31]_0[23]
    SLICE_X23Y179        LUT5 (Prop_lut5_I4_O)        0.124    22.364 r  miniRV_u/RegFile_0/x1[23]_i_1/O
                         net (fo=3, routed)           0.572    22.936    miniRV_u/RegFile_0/x1[23]_i_1_n_0
    SLICE_X21Y181        FDCE                                         r  miniRV_u/RegFile_0/x8_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                  IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.181    41.181    miniRV_u/UCLK/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    33.326 r  miniRV_u/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    34.951    miniRV_u/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.042 r  miniRV_u/UCLK/inst/clkout1_buf/O
                         net (fo=8320, routed)        1.675    36.718    miniRV_u/RegFile_0/CLK
    SLICE_X21Y181        FDCE                                         r  miniRV_u/RegFile_0/x8_reg[23]/C
                         clock pessimism             -0.491    36.226    
                         clock uncertainty           -0.180    36.046    
    SLICE_X21Y181        FDCE (Setup_fdce_C_D)       -0.071    35.975    miniRV_u/RegFile_0/x8_reg[23]
  -------------------------------------------------------------------
                         required time                         35.975    
                         arrival time                         -22.936    
  -------------------------------------------------------------------
                         slack                                 13.039    

Slack (MET) :             13.333ns  (required time - arrival time)
  Source:                 miniRV_u/PC_0/pc_reg[11]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            miniRV_u/RegFile_0/x8_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_cpuclk rise@40.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        26.381ns  (logic 4.424ns (16.770%)  route 21.957ns (83.230%))
  Logic Levels:           20  (LUT2=1 LUT3=4 LUT4=2 LUT5=2 LUT6=6 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.284ns = ( 36.716 - 40.000 ) 
    Source Clock Delay      (SCD):    -3.740ns
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.253     1.253    miniRV_u/UCLK/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -7.337 r  miniRV_u/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -5.632    miniRV_u/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  miniRV_u/UCLK/inst/clkout1_buf/O
                         net (fo=8320, routed)        1.796    -3.740    miniRV_u/PC_0/clk_out1
    SLICE_X24Y173        FDPE                                         r  miniRV_u/PC_0/pc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y173        FDPE (Prop_fdpe_C_Q)         0.456    -3.284 f  miniRV_u/PC_0/pc_reg[11]/Q
                         net (fo=5, routed)           0.900    -2.384    miniRV_u/IMem_0/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[9]
    SLICE_X27Y171        LUT4 (Prop_lut4_I0_O)        0.124    -2.260 r  miniRV_u/IMem_0/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0_i_1/O
                         net (fo=9, routed)           1.125    -1.135    miniRV_u/IMem_0/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0_i_1_n_0
    SLICE_X28Y171        LUT5 (Prop_lut5_I2_O)        0.152    -0.983 r  miniRV_u/IMem_0/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0/O
                         net (fo=5, routed)           0.622    -0.360    miniRV_u/IMem_0/IMem_inst[5]
    SLICE_X31Y171        LUT3 (Prop_lut3_I1_O)        0.352    -0.008 r  miniRV_u/IMem_0/U_dram_i_611/O
                         net (fo=1, routed)           0.454     0.446    miniRV_u/IMem_0/U_dram_i_611_n_0
    SLICE_X32Y171        LUT4 (Prop_lut4_I3_O)        0.326     0.772 r  miniRV_u/IMem_0/U_dram_i_234/O
                         net (fo=19, routed)          0.710     1.482    miniRV_u/IMem_0/ImmSel[2]
    SLICE_X28Y171        LUT3 (Prop_lut3_I2_O)        0.124     1.606 r  miniRV_u/IMem_0/x1[21]_i_15/O
                         net (fo=25, routed)          0.832     2.438    miniRV_u/IMem_0/Control_0/p_0_in5_in
    SLICE_X28Y167        LUT3 (Prop_lut3_I1_O)        0.124     2.562 f  miniRV_u/IMem_0/x1[1]_i_11/O
                         net (fo=96, routed)          1.714     4.276    miniRV_u/IMem_0/x1[1]_i_15_0
    SLICE_X16Y176        LUT2 (Prop_lut2_I0_O)        0.152     4.428 f  miniRV_u/IMem_0/U_dram_i_628/O
                         net (fo=4, routed)           0.904     5.332    miniRV_u/IMem_0/U_dram_i_628_n_0
    SLICE_X15Y175        LUT5 (Prop_lut5_I4_O)        0.352     5.684 r  miniRV_u/IMem_0/U_dram_i_644/O
                         net (fo=5, routed)           0.842     6.527    miniRV_u/IMem_0/U_dram_i_644_n_0
    SLICE_X19Y172        LUT6 (Prop_lut6_I3_O)        0.326     6.853 f  miniRV_u/IMem_0/U_dram_i_340/O
                         net (fo=2, routed)           0.577     7.430    miniRV_u/IMem_0/U_dram_i_340_n_0
    SLICE_X20Y171        LUT6 (Prop_lut6_I1_O)        0.124     7.554 f  miniRV_u/IMem_0/U_dram_i_99/O
                         net (fo=1, routed)           0.866     8.420    miniRV_u/IMem_0/U_dram_i_99_n_0
    SLICE_X17Y168        LUT6 (Prop_lut6_I1_O)        0.124     8.544 r  miniRV_u/IMem_0/U_dram_i_13/O
                         net (fo=8194, routed)        5.792    14.337    miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_20_20/A1
    SLICE_X74Y124        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    14.461 r  miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_20_20/RAMS64E_D/O
                         net (fo=1, routed)           0.000    14.461    miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_20_20/OD
    SLICE_X74Y124        MUXF7 (Prop_muxf7_I0_O)      0.241    14.702 r  miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_20_20/F7.B/O
                         net (fo=1, routed)           0.000    14.702    miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_20_20/O0
    SLICE_X74Y124        MUXF8 (Prop_muxf8_I0_O)      0.098    14.800 r  miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_20_20/F8/O
                         net (fo=1, routed)           2.792    17.591    miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_20_20_n_0
    SLICE_X71Y182        LUT6 (Prop_lut6_I0_O)        0.319    17.910 r  miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[20]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    17.910    miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[20]_INST_0_i_13_n_0
    SLICE_X71Y182        MUXF7 (Prop_muxf7_I0_O)      0.238    18.148 r  miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[20]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    18.148    miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[20]_INST_0_i_5_n_0
    SLICE_X71Y182        MUXF8 (Prop_muxf8_I0_O)      0.104    18.252 r  miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[20]_INST_0_i_1/O
                         net (fo=1, routed)           1.412    19.664    miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[20]_INST_0_i_1_n_0
    SLICE_X55Y181        LUT6 (Prop_lut6_I0_O)        0.316    19.980 r  miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[20]_INST_0/O
                         net (fo=1, routed)           1.225    21.206    miniRV_u/RegFile_0/x31_reg[31]_0[20]
    SLICE_X26Y178        LUT3 (Prop_lut3_I2_O)        0.124    21.330 r  miniRV_u/RegFile_0/x1[20]_i_4/O
                         net (fo=1, routed)           0.491    21.821    miniRV_u/RegFile_0/x1[20]_i_4_n_0
    SLICE_X26Y178        LUT6 (Prop_lut6_I5_O)        0.124    21.945 r  miniRV_u/RegFile_0/x1[20]_i_1/O
                         net (fo=3, routed)           0.696    22.641    miniRV_u/RegFile_0/x1[20]_i_1_n_0
    SLICE_X23Y178        FDCE                                         r  miniRV_u/RegFile_0/x8_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                  IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.181    41.181    miniRV_u/UCLK/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    33.326 r  miniRV_u/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    34.951    miniRV_u/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.042 r  miniRV_u/UCLK/inst/clkout1_buf/O
                         net (fo=8320, routed)        1.673    36.716    miniRV_u/RegFile_0/CLK
    SLICE_X23Y178        FDCE                                         r  miniRV_u/RegFile_0/x8_reg[20]/C
                         clock pessimism             -0.491    36.224    
                         clock uncertainty           -0.180    36.044    
    SLICE_X23Y178        FDCE (Setup_fdce_C_D)       -0.071    35.973    miniRV_u/RegFile_0/x8_reg[20]
  -------------------------------------------------------------------
                         required time                         35.973    
                         arrival time                         -22.641    
  -------------------------------------------------------------------
                         slack                                 13.333    

Slack (MET) :             13.403ns  (required time - arrival time)
  Source:                 miniRV_u/PC_0/pc_reg[11]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            miniRV_u/RegFile_0/x1_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_cpuclk rise@40.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        26.314ns  (logic 4.424ns (16.812%)  route 21.890ns (83.188%))
  Logic Levels:           20  (LUT2=1 LUT3=4 LUT4=2 LUT5=2 LUT6=6 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.284ns = ( 36.716 - 40.000 ) 
    Source Clock Delay      (SCD):    -3.740ns
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.253     1.253    miniRV_u/UCLK/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -7.337 r  miniRV_u/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -5.632    miniRV_u/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  miniRV_u/UCLK/inst/clkout1_buf/O
                         net (fo=8320, routed)        1.796    -3.740    miniRV_u/PC_0/clk_out1
    SLICE_X24Y173        FDPE                                         r  miniRV_u/PC_0/pc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y173        FDPE (Prop_fdpe_C_Q)         0.456    -3.284 f  miniRV_u/PC_0/pc_reg[11]/Q
                         net (fo=5, routed)           0.900    -2.384    miniRV_u/IMem_0/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[9]
    SLICE_X27Y171        LUT4 (Prop_lut4_I0_O)        0.124    -2.260 r  miniRV_u/IMem_0/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0_i_1/O
                         net (fo=9, routed)           1.125    -1.135    miniRV_u/IMem_0/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0_i_1_n_0
    SLICE_X28Y171        LUT5 (Prop_lut5_I2_O)        0.152    -0.983 r  miniRV_u/IMem_0/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0/O
                         net (fo=5, routed)           0.622    -0.360    miniRV_u/IMem_0/IMem_inst[5]
    SLICE_X31Y171        LUT3 (Prop_lut3_I1_O)        0.352    -0.008 r  miniRV_u/IMem_0/U_dram_i_611/O
                         net (fo=1, routed)           0.454     0.446    miniRV_u/IMem_0/U_dram_i_611_n_0
    SLICE_X32Y171        LUT4 (Prop_lut4_I3_O)        0.326     0.772 r  miniRV_u/IMem_0/U_dram_i_234/O
                         net (fo=19, routed)          0.710     1.482    miniRV_u/IMem_0/ImmSel[2]
    SLICE_X28Y171        LUT3 (Prop_lut3_I2_O)        0.124     1.606 r  miniRV_u/IMem_0/x1[21]_i_15/O
                         net (fo=25, routed)          0.832     2.438    miniRV_u/IMem_0/Control_0/p_0_in5_in
    SLICE_X28Y167        LUT3 (Prop_lut3_I1_O)        0.124     2.562 f  miniRV_u/IMem_0/x1[1]_i_11/O
                         net (fo=96, routed)          1.714     4.276    miniRV_u/IMem_0/x1[1]_i_15_0
    SLICE_X16Y176        LUT2 (Prop_lut2_I0_O)        0.152     4.428 f  miniRV_u/IMem_0/U_dram_i_628/O
                         net (fo=4, routed)           0.904     5.332    miniRV_u/IMem_0/U_dram_i_628_n_0
    SLICE_X15Y175        LUT5 (Prop_lut5_I4_O)        0.352     5.684 r  miniRV_u/IMem_0/U_dram_i_644/O
                         net (fo=5, routed)           0.842     6.527    miniRV_u/IMem_0/U_dram_i_644_n_0
    SLICE_X19Y172        LUT6 (Prop_lut6_I3_O)        0.326     6.853 f  miniRV_u/IMem_0/U_dram_i_340/O
                         net (fo=2, routed)           0.577     7.430    miniRV_u/IMem_0/U_dram_i_340_n_0
    SLICE_X20Y171        LUT6 (Prop_lut6_I1_O)        0.124     7.554 f  miniRV_u/IMem_0/U_dram_i_99/O
                         net (fo=1, routed)           0.866     8.420    miniRV_u/IMem_0/U_dram_i_99_n_0
    SLICE_X17Y168        LUT6 (Prop_lut6_I1_O)        0.124     8.544 r  miniRV_u/IMem_0/U_dram_i_13/O
                         net (fo=8194, routed)        5.792    14.337    miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_20_20/A1
    SLICE_X74Y124        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    14.461 r  miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_20_20/RAMS64E_D/O
                         net (fo=1, routed)           0.000    14.461    miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_20_20/OD
    SLICE_X74Y124        MUXF7 (Prop_muxf7_I0_O)      0.241    14.702 r  miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_20_20/F7.B/O
                         net (fo=1, routed)           0.000    14.702    miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_20_20/O0
    SLICE_X74Y124        MUXF8 (Prop_muxf8_I0_O)      0.098    14.800 r  miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_20_20/F8/O
                         net (fo=1, routed)           2.792    17.591    miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_20_20_n_0
    SLICE_X71Y182        LUT6 (Prop_lut6_I0_O)        0.319    17.910 r  miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[20]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    17.910    miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[20]_INST_0_i_13_n_0
    SLICE_X71Y182        MUXF7 (Prop_muxf7_I0_O)      0.238    18.148 r  miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[20]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    18.148    miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[20]_INST_0_i_5_n_0
    SLICE_X71Y182        MUXF8 (Prop_muxf8_I0_O)      0.104    18.252 r  miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[20]_INST_0_i_1/O
                         net (fo=1, routed)           1.412    19.664    miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[20]_INST_0_i_1_n_0
    SLICE_X55Y181        LUT6 (Prop_lut6_I0_O)        0.316    19.980 r  miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[20]_INST_0/O
                         net (fo=1, routed)           1.225    21.206    miniRV_u/RegFile_0/x31_reg[31]_0[20]
    SLICE_X26Y178        LUT3 (Prop_lut3_I2_O)        0.124    21.330 r  miniRV_u/RegFile_0/x1[20]_i_4/O
                         net (fo=1, routed)           0.491    21.821    miniRV_u/RegFile_0/x1[20]_i_4_n_0
    SLICE_X26Y178        LUT6 (Prop_lut6_I5_O)        0.124    21.945 r  miniRV_u/RegFile_0/x1[20]_i_1/O
                         net (fo=3, routed)           0.630    22.574    miniRV_u/RegFile_0/x1[20]_i_1_n_0
    SLICE_X20Y178        FDCE                                         r  miniRV_u/RegFile_0/x1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                  IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.181    41.181    miniRV_u/UCLK/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    33.326 r  miniRV_u/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    34.951    miniRV_u/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.042 r  miniRV_u/UCLK/inst/clkout1_buf/O
                         net (fo=8320, routed)        1.673    36.716    miniRV_u/RegFile_0/CLK
    SLICE_X20Y178        FDCE                                         r  miniRV_u/RegFile_0/x1_reg[20]/C
                         clock pessimism             -0.491    36.224    
                         clock uncertainty           -0.180    36.044    
    SLICE_X20Y178        FDCE (Setup_fdce_C_D)       -0.067    35.977    miniRV_u/RegFile_0/x1_reg[20]
  -------------------------------------------------------------------
                         required time                         35.977    
                         arrival time                         -22.574    
  -------------------------------------------------------------------
                         slack                                 13.403    

Slack (MET) :             13.409ns  (required time - arrival time)
  Source:                 miniRV_u/PC_0/pc_reg[11]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            miniRV_u/RegFile_0/x9_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_cpuclk rise@40.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        26.308ns  (logic 4.424ns (16.816%)  route 21.884ns (83.184%))
  Logic Levels:           20  (LUT2=1 LUT3=4 LUT4=2 LUT5=2 LUT6=6 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.284ns = ( 36.716 - 40.000 ) 
    Source Clock Delay      (SCD):    -3.740ns
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.253     1.253    miniRV_u/UCLK/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -7.337 r  miniRV_u/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -5.632    miniRV_u/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  miniRV_u/UCLK/inst/clkout1_buf/O
                         net (fo=8320, routed)        1.796    -3.740    miniRV_u/PC_0/clk_out1
    SLICE_X24Y173        FDPE                                         r  miniRV_u/PC_0/pc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y173        FDPE (Prop_fdpe_C_Q)         0.456    -3.284 f  miniRV_u/PC_0/pc_reg[11]/Q
                         net (fo=5, routed)           0.900    -2.384    miniRV_u/IMem_0/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[9]
    SLICE_X27Y171        LUT4 (Prop_lut4_I0_O)        0.124    -2.260 r  miniRV_u/IMem_0/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0_i_1/O
                         net (fo=9, routed)           1.125    -1.135    miniRV_u/IMem_0/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0_i_1_n_0
    SLICE_X28Y171        LUT5 (Prop_lut5_I2_O)        0.152    -0.983 r  miniRV_u/IMem_0/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0/O
                         net (fo=5, routed)           0.622    -0.360    miniRV_u/IMem_0/IMem_inst[5]
    SLICE_X31Y171        LUT3 (Prop_lut3_I1_O)        0.352    -0.008 r  miniRV_u/IMem_0/U_dram_i_611/O
                         net (fo=1, routed)           0.454     0.446    miniRV_u/IMem_0/U_dram_i_611_n_0
    SLICE_X32Y171        LUT4 (Prop_lut4_I3_O)        0.326     0.772 r  miniRV_u/IMem_0/U_dram_i_234/O
                         net (fo=19, routed)          0.710     1.482    miniRV_u/IMem_0/ImmSel[2]
    SLICE_X28Y171        LUT3 (Prop_lut3_I2_O)        0.124     1.606 r  miniRV_u/IMem_0/x1[21]_i_15/O
                         net (fo=25, routed)          0.832     2.438    miniRV_u/IMem_0/Control_0/p_0_in5_in
    SLICE_X28Y167        LUT3 (Prop_lut3_I1_O)        0.124     2.562 f  miniRV_u/IMem_0/x1[1]_i_11/O
                         net (fo=96, routed)          1.714     4.276    miniRV_u/IMem_0/x1[1]_i_15_0
    SLICE_X16Y176        LUT2 (Prop_lut2_I0_O)        0.152     4.428 f  miniRV_u/IMem_0/U_dram_i_628/O
                         net (fo=4, routed)           0.904     5.332    miniRV_u/IMem_0/U_dram_i_628_n_0
    SLICE_X15Y175        LUT5 (Prop_lut5_I4_O)        0.352     5.684 r  miniRV_u/IMem_0/U_dram_i_644/O
                         net (fo=5, routed)           0.842     6.527    miniRV_u/IMem_0/U_dram_i_644_n_0
    SLICE_X19Y172        LUT6 (Prop_lut6_I3_O)        0.326     6.853 f  miniRV_u/IMem_0/U_dram_i_340/O
                         net (fo=2, routed)           0.577     7.430    miniRV_u/IMem_0/U_dram_i_340_n_0
    SLICE_X20Y171        LUT6 (Prop_lut6_I1_O)        0.124     7.554 f  miniRV_u/IMem_0/U_dram_i_99/O
                         net (fo=1, routed)           0.866     8.420    miniRV_u/IMem_0/U_dram_i_99_n_0
    SLICE_X17Y168        LUT6 (Prop_lut6_I1_O)        0.124     8.544 r  miniRV_u/IMem_0/U_dram_i_13/O
                         net (fo=8194, routed)        5.792    14.337    miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_20_20/A1
    SLICE_X74Y124        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    14.461 r  miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_20_20/RAMS64E_D/O
                         net (fo=1, routed)           0.000    14.461    miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_20_20/OD
    SLICE_X74Y124        MUXF7 (Prop_muxf7_I0_O)      0.241    14.702 r  miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_20_20/F7.B/O
                         net (fo=1, routed)           0.000    14.702    miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_20_20/O0
    SLICE_X74Y124        MUXF8 (Prop_muxf8_I0_O)      0.098    14.800 r  miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_20_20/F8/O
                         net (fo=1, routed)           2.792    17.591    miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_20_20_n_0
    SLICE_X71Y182        LUT6 (Prop_lut6_I0_O)        0.319    17.910 r  miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[20]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    17.910    miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[20]_INST_0_i_13_n_0
    SLICE_X71Y182        MUXF7 (Prop_muxf7_I0_O)      0.238    18.148 r  miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[20]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    18.148    miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[20]_INST_0_i_5_n_0
    SLICE_X71Y182        MUXF8 (Prop_muxf8_I0_O)      0.104    18.252 r  miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[20]_INST_0_i_1/O
                         net (fo=1, routed)           1.412    19.664    miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[20]_INST_0_i_1_n_0
    SLICE_X55Y181        LUT6 (Prop_lut6_I0_O)        0.316    19.980 r  miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[20]_INST_0/O
                         net (fo=1, routed)           1.225    21.206    miniRV_u/RegFile_0/x31_reg[31]_0[20]
    SLICE_X26Y178        LUT3 (Prop_lut3_I2_O)        0.124    21.330 r  miniRV_u/RegFile_0/x1[20]_i_4/O
                         net (fo=1, routed)           0.491    21.821    miniRV_u/RegFile_0/x1[20]_i_4_n_0
    SLICE_X26Y178        LUT6 (Prop_lut6_I5_O)        0.124    21.945 r  miniRV_u/RegFile_0/x1[20]_i_1/O
                         net (fo=3, routed)           0.624    22.569    miniRV_u/RegFile_0/x1[20]_i_1_n_0
    SLICE_X21Y178        FDCE                                         r  miniRV_u/RegFile_0/x9_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                  IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.181    41.181    miniRV_u/UCLK/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    33.326 r  miniRV_u/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    34.951    miniRV_u/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.042 r  miniRV_u/UCLK/inst/clkout1_buf/O
                         net (fo=8320, routed)        1.673    36.716    miniRV_u/RegFile_0/CLK
    SLICE_X21Y178        FDCE                                         r  miniRV_u/RegFile_0/x9_reg[20]/C
                         clock pessimism             -0.491    36.224    
                         clock uncertainty           -0.180    36.044    
    SLICE_X21Y178        FDCE (Setup_fdce_C_D)       -0.067    35.977    miniRV_u/RegFile_0/x9_reg[20]
  -------------------------------------------------------------------
                         required time                         35.977    
                         arrival time                         -22.569    
  -------------------------------------------------------------------
                         slack                                 13.409    

Slack (MET) :             13.581ns  (required time - arrival time)
  Source:                 miniRV_u/PC_0/pc_reg[11]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            miniRV_u/RegFile_0/x1_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_cpuclk rise@40.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        26.140ns  (logic 4.300ns (16.450%)  route 21.840ns (83.550%))
  Logic Levels:           19  (LUT2=1 LUT3=3 LUT4=2 LUT5=3 LUT6=5 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.277ns = ( 36.723 - 40.000 ) 
    Source Clock Delay      (SCD):    -3.740ns
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.253     1.253    miniRV_u/UCLK/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -7.337 r  miniRV_u/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -5.632    miniRV_u/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  miniRV_u/UCLK/inst/clkout1_buf/O
                         net (fo=8320, routed)        1.796    -3.740    miniRV_u/PC_0/clk_out1
    SLICE_X24Y173        FDPE                                         r  miniRV_u/PC_0/pc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y173        FDPE (Prop_fdpe_C_Q)         0.456    -3.284 f  miniRV_u/PC_0/pc_reg[11]/Q
                         net (fo=5, routed)           0.900    -2.384    miniRV_u/IMem_0/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[9]
    SLICE_X27Y171        LUT4 (Prop_lut4_I0_O)        0.124    -2.260 r  miniRV_u/IMem_0/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0_i_1/O
                         net (fo=9, routed)           1.125    -1.135    miniRV_u/IMem_0/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0_i_1_n_0
    SLICE_X28Y171        LUT5 (Prop_lut5_I2_O)        0.152    -0.983 r  miniRV_u/IMem_0/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0/O
                         net (fo=5, routed)           0.622    -0.360    miniRV_u/IMem_0/IMem_inst[5]
    SLICE_X31Y171        LUT3 (Prop_lut3_I1_O)        0.352    -0.008 r  miniRV_u/IMem_0/U_dram_i_611/O
                         net (fo=1, routed)           0.454     0.446    miniRV_u/IMem_0/U_dram_i_611_n_0
    SLICE_X32Y171        LUT4 (Prop_lut4_I3_O)        0.326     0.772 r  miniRV_u/IMem_0/U_dram_i_234/O
                         net (fo=19, routed)          0.710     1.482    miniRV_u/IMem_0/ImmSel[2]
    SLICE_X28Y171        LUT3 (Prop_lut3_I2_O)        0.124     1.606 r  miniRV_u/IMem_0/x1[21]_i_15/O
                         net (fo=25, routed)          0.832     2.438    miniRV_u/IMem_0/Control_0/p_0_in5_in
    SLICE_X28Y167        LUT3 (Prop_lut3_I1_O)        0.124     2.562 f  miniRV_u/IMem_0/x1[1]_i_11/O
                         net (fo=96, routed)          1.714     4.276    miniRV_u/IMem_0/x1[1]_i_15_0
    SLICE_X16Y176        LUT2 (Prop_lut2_I0_O)        0.152     4.428 f  miniRV_u/IMem_0/U_dram_i_628/O
                         net (fo=4, routed)           0.904     5.332    miniRV_u/IMem_0/U_dram_i_628_n_0
    SLICE_X15Y175        LUT5 (Prop_lut5_I4_O)        0.352     5.684 r  miniRV_u/IMem_0/U_dram_i_644/O
                         net (fo=5, routed)           0.842     6.527    miniRV_u/IMem_0/U_dram_i_644_n_0
    SLICE_X19Y172        LUT6 (Prop_lut6_I3_O)        0.326     6.853 f  miniRV_u/IMem_0/U_dram_i_340/O
                         net (fo=2, routed)           0.577     7.430    miniRV_u/IMem_0/U_dram_i_340_n_0
    SLICE_X20Y171        LUT6 (Prop_lut6_I1_O)        0.124     7.554 f  miniRV_u/IMem_0/U_dram_i_99/O
                         net (fo=1, routed)           0.866     8.420    miniRV_u/IMem_0/U_dram_i_99_n_0
    SLICE_X17Y168        LUT6 (Prop_lut6_I1_O)        0.124     8.544 r  miniRV_u/IMem_0/U_dram_i_13/O
                         net (fo=8194, routed)        6.225    14.769    miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4864_5119_11_11/A1
    SLICE_X84Y133        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    14.893 r  miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4864_5119_11_11/RAMS64E_D/O
                         net (fo=1, routed)           0.000    14.893    miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4864_5119_11_11/OD
    SLICE_X84Y133        MUXF7 (Prop_muxf7_I0_O)      0.241    15.134 r  miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4864_5119_11_11/F7.B/O
                         net (fo=1, routed)           0.000    15.134    miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4864_5119_11_11/O0
    SLICE_X84Y133        MUXF8 (Prop_muxf8_I0_O)      0.098    15.232 r  miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4864_5119_11_11/F8/O
                         net (fo=1, routed)           1.179    16.411    miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4864_5119_11_11_n_0
    SLICE_X79Y133        LUT6 (Prop_lut6_I0_O)        0.319    16.730 r  miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0_i_21/O
                         net (fo=1, routed)           0.000    16.730    miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0_i_21_n_0
    SLICE_X79Y133        MUXF7 (Prop_muxf7_I0_O)      0.238    16.968 r  miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    16.968    miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0_i_9_n_0
    SLICE_X79Y133        MUXF8 (Prop_muxf8_I0_O)      0.104    17.072 r  miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0_i_3/O
                         net (fo=1, routed)           1.349    18.421    miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0_i_3_n_0
    SLICE_X67Y128        LUT6 (Prop_lut6_I3_O)        0.316    18.737 r  miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0/O
                         net (fo=1, routed)           2.917    21.654    miniRV_u/RegFile_0/x31_reg[31]_0[11]
    SLICE_X23Y164        LUT5 (Prop_lut5_I4_O)        0.124    21.778 r  miniRV_u/RegFile_0/x1[11]_i_1/O
                         net (fo=3, routed)           0.621    22.400    miniRV_u/RegFile_0/x1[11]_i_1_n_0
    SLICE_X21Y164        FDCE                                         r  miniRV_u/RegFile_0/x1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                  IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.181    41.181    miniRV_u/UCLK/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    33.326 r  miniRV_u/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    34.951    miniRV_u/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.042 r  miniRV_u/UCLK/inst/clkout1_buf/O
                         net (fo=8320, routed)        1.680    36.723    miniRV_u/RegFile_0/CLK
    SLICE_X21Y164        FDCE                                         r  miniRV_u/RegFile_0/x1_reg[11]/C
                         clock pessimism             -0.491    36.231    
                         clock uncertainty           -0.180    36.051    
    SLICE_X21Y164        FDCE (Setup_fdce_C_D)       -0.071    35.980    miniRV_u/RegFile_0/x1_reg[11]
  -------------------------------------------------------------------
                         required time                         35.980    
                         arrival time                         -22.400    
  -------------------------------------------------------------------
                         slack                                 13.581    

Slack (MET) :             13.727ns  (required time - arrival time)
  Source:                 miniRV_u/PC_0/pc_reg[11]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            miniRV_u/RegFile_0/x9_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_cpuclk rise@40.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        25.994ns  (logic 4.300ns (16.543%)  route 21.694ns (83.457%))
  Logic Levels:           19  (LUT2=1 LUT3=3 LUT4=2 LUT5=3 LUT6=5 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.277ns = ( 36.723 - 40.000 ) 
    Source Clock Delay      (SCD):    -3.740ns
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.253     1.253    miniRV_u/UCLK/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -7.337 r  miniRV_u/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -5.632    miniRV_u/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  miniRV_u/UCLK/inst/clkout1_buf/O
                         net (fo=8320, routed)        1.796    -3.740    miniRV_u/PC_0/clk_out1
    SLICE_X24Y173        FDPE                                         r  miniRV_u/PC_0/pc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y173        FDPE (Prop_fdpe_C_Q)         0.456    -3.284 f  miniRV_u/PC_0/pc_reg[11]/Q
                         net (fo=5, routed)           0.900    -2.384    miniRV_u/IMem_0/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[9]
    SLICE_X27Y171        LUT4 (Prop_lut4_I0_O)        0.124    -2.260 r  miniRV_u/IMem_0/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0_i_1/O
                         net (fo=9, routed)           1.125    -1.135    miniRV_u/IMem_0/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0_i_1_n_0
    SLICE_X28Y171        LUT5 (Prop_lut5_I2_O)        0.152    -0.983 r  miniRV_u/IMem_0/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0/O
                         net (fo=5, routed)           0.622    -0.360    miniRV_u/IMem_0/IMem_inst[5]
    SLICE_X31Y171        LUT3 (Prop_lut3_I1_O)        0.352    -0.008 r  miniRV_u/IMem_0/U_dram_i_611/O
                         net (fo=1, routed)           0.454     0.446    miniRV_u/IMem_0/U_dram_i_611_n_0
    SLICE_X32Y171        LUT4 (Prop_lut4_I3_O)        0.326     0.772 r  miniRV_u/IMem_0/U_dram_i_234/O
                         net (fo=19, routed)          0.710     1.482    miniRV_u/IMem_0/ImmSel[2]
    SLICE_X28Y171        LUT3 (Prop_lut3_I2_O)        0.124     1.606 r  miniRV_u/IMem_0/x1[21]_i_15/O
                         net (fo=25, routed)          0.832     2.438    miniRV_u/IMem_0/Control_0/p_0_in5_in
    SLICE_X28Y167        LUT3 (Prop_lut3_I1_O)        0.124     2.562 f  miniRV_u/IMem_0/x1[1]_i_11/O
                         net (fo=96, routed)          1.714     4.276    miniRV_u/IMem_0/x1[1]_i_15_0
    SLICE_X16Y176        LUT2 (Prop_lut2_I0_O)        0.152     4.428 f  miniRV_u/IMem_0/U_dram_i_628/O
                         net (fo=4, routed)           0.904     5.332    miniRV_u/IMem_0/U_dram_i_628_n_0
    SLICE_X15Y175        LUT5 (Prop_lut5_I4_O)        0.352     5.684 r  miniRV_u/IMem_0/U_dram_i_644/O
                         net (fo=5, routed)           0.842     6.527    miniRV_u/IMem_0/U_dram_i_644_n_0
    SLICE_X19Y172        LUT6 (Prop_lut6_I3_O)        0.326     6.853 f  miniRV_u/IMem_0/U_dram_i_340/O
                         net (fo=2, routed)           0.577     7.430    miniRV_u/IMem_0/U_dram_i_340_n_0
    SLICE_X20Y171        LUT6 (Prop_lut6_I1_O)        0.124     7.554 f  miniRV_u/IMem_0/U_dram_i_99/O
                         net (fo=1, routed)           0.866     8.420    miniRV_u/IMem_0/U_dram_i_99_n_0
    SLICE_X17Y168        LUT6 (Prop_lut6_I1_O)        0.124     8.544 r  miniRV_u/IMem_0/U_dram_i_13/O
                         net (fo=8194, routed)        6.225    14.769    miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4864_5119_11_11/A1
    SLICE_X84Y133        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    14.893 r  miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4864_5119_11_11/RAMS64E_D/O
                         net (fo=1, routed)           0.000    14.893    miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4864_5119_11_11/OD
    SLICE_X84Y133        MUXF7 (Prop_muxf7_I0_O)      0.241    15.134 r  miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4864_5119_11_11/F7.B/O
                         net (fo=1, routed)           0.000    15.134    miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4864_5119_11_11/O0
    SLICE_X84Y133        MUXF8 (Prop_muxf8_I0_O)      0.098    15.232 r  miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4864_5119_11_11/F8/O
                         net (fo=1, routed)           1.179    16.411    miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4864_5119_11_11_n_0
    SLICE_X79Y133        LUT6 (Prop_lut6_I0_O)        0.319    16.730 r  miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0_i_21/O
                         net (fo=1, routed)           0.000    16.730    miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0_i_21_n_0
    SLICE_X79Y133        MUXF7 (Prop_muxf7_I0_O)      0.238    16.968 r  miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    16.968    miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0_i_9_n_0
    SLICE_X79Y133        MUXF8 (Prop_muxf8_I0_O)      0.104    17.072 r  miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0_i_3/O
                         net (fo=1, routed)           1.349    18.421    miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0_i_3_n_0
    SLICE_X67Y128        LUT6 (Prop_lut6_I3_O)        0.316    18.737 r  miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0/O
                         net (fo=1, routed)           2.917    21.654    miniRV_u/RegFile_0/x31_reg[31]_0[11]
    SLICE_X23Y164        LUT5 (Prop_lut5_I4_O)        0.124    21.778 r  miniRV_u/RegFile_0/x1[11]_i_1/O
                         net (fo=3, routed)           0.475    22.254    miniRV_u/RegFile_0/x1[11]_i_1_n_0
    SLICE_X23Y164        FDCE                                         r  miniRV_u/RegFile_0/x9_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                  IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.181    41.181    miniRV_u/UCLK/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    33.326 r  miniRV_u/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    34.951    miniRV_u/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.042 r  miniRV_u/UCLK/inst/clkout1_buf/O
                         net (fo=8320, routed)        1.680    36.723    miniRV_u/RegFile_0/CLK
    SLICE_X23Y164        FDCE                                         r  miniRV_u/RegFile_0/x9_reg[11]/C
                         clock pessimism             -0.491    36.231    
                         clock uncertainty           -0.180    36.051    
    SLICE_X23Y164        FDCE (Setup_fdce_C_D)       -0.071    35.980    miniRV_u/RegFile_0/x9_reg[11]
  -------------------------------------------------------------------
                         required time                         35.980    
                         arrival time                         -22.254    
  -------------------------------------------------------------------
                         slack                                 13.727    

Slack (MET) :             13.752ns  (required time - arrival time)
  Source:                 miniRV_u/PC_0/pc_reg[11]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            miniRV_u/RegFile_0/x8_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_cpuclk rise@40.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        25.968ns  (logic 4.300ns (16.559%)  route 21.668ns (83.441%))
  Logic Levels:           19  (LUT2=1 LUT3=3 LUT4=2 LUT5=3 LUT6=5 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.277ns = ( 36.723 - 40.000 ) 
    Source Clock Delay      (SCD):    -3.740ns
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.253     1.253    miniRV_u/UCLK/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -7.337 r  miniRV_u/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -5.632    miniRV_u/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  miniRV_u/UCLK/inst/clkout1_buf/O
                         net (fo=8320, routed)        1.796    -3.740    miniRV_u/PC_0/clk_out1
    SLICE_X24Y173        FDPE                                         r  miniRV_u/PC_0/pc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y173        FDPE (Prop_fdpe_C_Q)         0.456    -3.284 f  miniRV_u/PC_0/pc_reg[11]/Q
                         net (fo=5, routed)           0.900    -2.384    miniRV_u/IMem_0/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[9]
    SLICE_X27Y171        LUT4 (Prop_lut4_I0_O)        0.124    -2.260 r  miniRV_u/IMem_0/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0_i_1/O
                         net (fo=9, routed)           1.125    -1.135    miniRV_u/IMem_0/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0_i_1_n_0
    SLICE_X28Y171        LUT5 (Prop_lut5_I2_O)        0.152    -0.983 r  miniRV_u/IMem_0/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0/O
                         net (fo=5, routed)           0.622    -0.360    miniRV_u/IMem_0/IMem_inst[5]
    SLICE_X31Y171        LUT3 (Prop_lut3_I1_O)        0.352    -0.008 r  miniRV_u/IMem_0/U_dram_i_611/O
                         net (fo=1, routed)           0.454     0.446    miniRV_u/IMem_0/U_dram_i_611_n_0
    SLICE_X32Y171        LUT4 (Prop_lut4_I3_O)        0.326     0.772 r  miniRV_u/IMem_0/U_dram_i_234/O
                         net (fo=19, routed)          0.710     1.482    miniRV_u/IMem_0/ImmSel[2]
    SLICE_X28Y171        LUT3 (Prop_lut3_I2_O)        0.124     1.606 r  miniRV_u/IMem_0/x1[21]_i_15/O
                         net (fo=25, routed)          0.832     2.438    miniRV_u/IMem_0/Control_0/p_0_in5_in
    SLICE_X28Y167        LUT3 (Prop_lut3_I1_O)        0.124     2.562 f  miniRV_u/IMem_0/x1[1]_i_11/O
                         net (fo=96, routed)          1.714     4.276    miniRV_u/IMem_0/x1[1]_i_15_0
    SLICE_X16Y176        LUT2 (Prop_lut2_I0_O)        0.152     4.428 f  miniRV_u/IMem_0/U_dram_i_628/O
                         net (fo=4, routed)           0.904     5.332    miniRV_u/IMem_0/U_dram_i_628_n_0
    SLICE_X15Y175        LUT5 (Prop_lut5_I4_O)        0.352     5.684 r  miniRV_u/IMem_0/U_dram_i_644/O
                         net (fo=5, routed)           0.842     6.527    miniRV_u/IMem_0/U_dram_i_644_n_0
    SLICE_X19Y172        LUT6 (Prop_lut6_I3_O)        0.326     6.853 f  miniRV_u/IMem_0/U_dram_i_340/O
                         net (fo=2, routed)           0.577     7.430    miniRV_u/IMem_0/U_dram_i_340_n_0
    SLICE_X20Y171        LUT6 (Prop_lut6_I1_O)        0.124     7.554 f  miniRV_u/IMem_0/U_dram_i_99/O
                         net (fo=1, routed)           0.866     8.420    miniRV_u/IMem_0/U_dram_i_99_n_0
    SLICE_X17Y168        LUT6 (Prop_lut6_I1_O)        0.124     8.544 r  miniRV_u/IMem_0/U_dram_i_13/O
                         net (fo=8194, routed)        6.225    14.769    miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4864_5119_11_11/A1
    SLICE_X84Y133        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    14.893 r  miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4864_5119_11_11/RAMS64E_D/O
                         net (fo=1, routed)           0.000    14.893    miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4864_5119_11_11/OD
    SLICE_X84Y133        MUXF7 (Prop_muxf7_I0_O)      0.241    15.134 r  miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4864_5119_11_11/F7.B/O
                         net (fo=1, routed)           0.000    15.134    miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4864_5119_11_11/O0
    SLICE_X84Y133        MUXF8 (Prop_muxf8_I0_O)      0.098    15.232 r  miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4864_5119_11_11/F8/O
                         net (fo=1, routed)           1.179    16.411    miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4864_5119_11_11_n_0
    SLICE_X79Y133        LUT6 (Prop_lut6_I0_O)        0.319    16.730 r  miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0_i_21/O
                         net (fo=1, routed)           0.000    16.730    miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0_i_21_n_0
    SLICE_X79Y133        MUXF7 (Prop_muxf7_I0_O)      0.238    16.968 r  miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    16.968    miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0_i_9_n_0
    SLICE_X79Y133        MUXF8 (Prop_muxf8_I0_O)      0.104    17.072 r  miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0_i_3/O
                         net (fo=1, routed)           1.349    18.421    miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0_i_3_n_0
    SLICE_X67Y128        LUT6 (Prop_lut6_I3_O)        0.316    18.737 r  miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0/O
                         net (fo=1, routed)           2.917    21.654    miniRV_u/RegFile_0/x31_reg[31]_0[11]
    SLICE_X23Y164        LUT5 (Prop_lut5_I4_O)        0.124    21.778 r  miniRV_u/RegFile_0/x1[11]_i_1/O
                         net (fo=3, routed)           0.450    22.228    miniRV_u/RegFile_0/x1[11]_i_1_n_0
    SLICE_X22Y164        FDCE                                         r  miniRV_u/RegFile_0/x8_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                  IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.181    41.181    miniRV_u/UCLK/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    33.326 r  miniRV_u/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    34.951    miniRV_u/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.042 r  miniRV_u/UCLK/inst/clkout1_buf/O
                         net (fo=8320, routed)        1.680    36.723    miniRV_u/RegFile_0/CLK
    SLICE_X22Y164        FDCE                                         r  miniRV_u/RegFile_0/x8_reg[11]/C
                         clock pessimism             -0.491    36.231    
                         clock uncertainty           -0.180    36.051    
    SLICE_X22Y164        FDCE (Setup_fdce_C_D)       -0.071    35.980    miniRV_u/RegFile_0/x8_reg[11]
  -------------------------------------------------------------------
                         required time                         35.980    
                         arrival time                         -22.228    
  -------------------------------------------------------------------
                         slack                                 13.752    

Slack (MET) :             14.293ns  (required time - arrival time)
  Source:                 miniRV_u/PC_0/pc_reg[11]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            miniRV_u/RegFile_0/x8_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_cpuclk rise@40.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        25.395ns  (logic 4.269ns (16.810%)  route 21.126ns (83.190%))
  Logic Levels:           19  (LUT2=1 LUT3=3 LUT4=2 LUT5=3 LUT6=5 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.277ns = ( 36.723 - 40.000 ) 
    Source Clock Delay      (SCD):    -3.740ns
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.253     1.253    miniRV_u/UCLK/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -7.337 r  miniRV_u/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -5.632    miniRV_u/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  miniRV_u/UCLK/inst/clkout1_buf/O
                         net (fo=8320, routed)        1.796    -3.740    miniRV_u/PC_0/clk_out1
    SLICE_X24Y173        FDPE                                         r  miniRV_u/PC_0/pc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y173        FDPE (Prop_fdpe_C_Q)         0.456    -3.284 f  miniRV_u/PC_0/pc_reg[11]/Q
                         net (fo=5, routed)           0.900    -2.384    miniRV_u/IMem_0/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[9]
    SLICE_X27Y171        LUT4 (Prop_lut4_I0_O)        0.124    -2.260 r  miniRV_u/IMem_0/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0_i_1/O
                         net (fo=9, routed)           1.125    -1.135    miniRV_u/IMem_0/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0_i_1_n_0
    SLICE_X28Y171        LUT5 (Prop_lut5_I2_O)        0.152    -0.983 r  miniRV_u/IMem_0/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0/O
                         net (fo=5, routed)           0.622    -0.360    miniRV_u/IMem_0/IMem_inst[5]
    SLICE_X31Y171        LUT3 (Prop_lut3_I1_O)        0.352    -0.008 r  miniRV_u/IMem_0/U_dram_i_611/O
                         net (fo=1, routed)           0.454     0.446    miniRV_u/IMem_0/U_dram_i_611_n_0
    SLICE_X32Y171        LUT4 (Prop_lut4_I3_O)        0.326     0.772 r  miniRV_u/IMem_0/U_dram_i_234/O
                         net (fo=19, routed)          0.710     1.482    miniRV_u/IMem_0/ImmSel[2]
    SLICE_X28Y171        LUT3 (Prop_lut3_I2_O)        0.124     1.606 r  miniRV_u/IMem_0/x1[21]_i_15/O
                         net (fo=25, routed)          0.832     2.438    miniRV_u/IMem_0/Control_0/p_0_in5_in
    SLICE_X28Y167        LUT3 (Prop_lut3_I1_O)        0.124     2.562 f  miniRV_u/IMem_0/x1[1]_i_11/O
                         net (fo=96, routed)          1.714     4.276    miniRV_u/IMem_0/x1[1]_i_15_0
    SLICE_X16Y176        LUT2 (Prop_lut2_I0_O)        0.152     4.428 f  miniRV_u/IMem_0/U_dram_i_628/O
                         net (fo=4, routed)           0.904     5.332    miniRV_u/IMem_0/U_dram_i_628_n_0
    SLICE_X15Y175        LUT5 (Prop_lut5_I4_O)        0.352     5.684 r  miniRV_u/IMem_0/U_dram_i_644/O
                         net (fo=5, routed)           0.842     6.527    miniRV_u/IMem_0/U_dram_i_644_n_0
    SLICE_X19Y172        LUT6 (Prop_lut6_I3_O)        0.326     6.853 f  miniRV_u/IMem_0/U_dram_i_340/O
                         net (fo=2, routed)           0.577     7.430    miniRV_u/IMem_0/U_dram_i_340_n_0
    SLICE_X20Y171        LUT6 (Prop_lut6_I1_O)        0.124     7.554 f  miniRV_u/IMem_0/U_dram_i_99/O
                         net (fo=1, routed)           0.866     8.420    miniRV_u/IMem_0/U_dram_i_99_n_0
    SLICE_X17Y168        LUT6 (Prop_lut6_I1_O)        0.124     8.544 r  miniRV_u/IMem_0/U_dram_i_13/O
                         net (fo=8194, routed)        6.222    14.766    miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_12_12/A1
    SLICE_X70Y123        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    14.890 r  miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_12_12/RAMS64E_D/O
                         net (fo=1, routed)           0.000    14.890    miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_12_12/OD
    SLICE_X70Y123        MUXF7 (Prop_muxf7_I0_O)      0.241    15.131 r  miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_12_12/F7.B/O
                         net (fo=1, routed)           0.000    15.131    miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_12_12/O0
    SLICE_X70Y123        MUXF8 (Prop_muxf8_I0_O)      0.098    15.229 r  miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_12_12/F8/O
                         net (fo=1, routed)           1.174    16.404    miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_12_12_n_0
    SLICE_X71Y132        LUT6 (Prop_lut6_I0_O)        0.319    16.723 r  miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[12]_INST_0_i_20/O
                         net (fo=1, routed)           0.000    16.723    miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[12]_INST_0_i_20_n_0
    SLICE_X71Y132        MUXF7 (Prop_muxf7_I1_O)      0.217    16.940 r  miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[12]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    16.940    miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[12]_INST_0_i_8_n_0
    SLICE_X71Y132        MUXF8 (Prop_muxf8_I1_O)      0.094    17.034 r  miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[12]_INST_0_i_2/O
                         net (fo=1, routed)           1.182    18.216    miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[12]_INST_0_i_2_n_0
    SLICE_X59Y127        LUT6 (Prop_lut6_I1_O)        0.316    18.532 r  miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[12]_INST_0/O
                         net (fo=1, routed)           2.483    21.015    miniRV_u/RegFile_0/x31_reg[31]_0[12]
    SLICE_X23Y163        LUT5 (Prop_lut5_I4_O)        0.124    21.139 r  miniRV_u/RegFile_0/x1[12]_i_1/O
                         net (fo=3, routed)           0.517    21.655    miniRV_u/RegFile_0/x1[12]_i_1_n_0
    SLICE_X22Y163        FDCE                                         r  miniRV_u/RegFile_0/x8_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                  IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.181    41.181    miniRV_u/UCLK/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    33.326 r  miniRV_u/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    34.951    miniRV_u/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.042 r  miniRV_u/UCLK/inst/clkout1_buf/O
                         net (fo=8320, routed)        1.680    36.723    miniRV_u/RegFile_0/CLK
    SLICE_X22Y163        FDCE                                         r  miniRV_u/RegFile_0/x8_reg[12]/C
                         clock pessimism             -0.491    36.231    
                         clock uncertainty           -0.180    36.051    
    SLICE_X22Y163        FDCE (Setup_fdce_C_D)       -0.103    35.948    miniRV_u/RegFile_0/x8_reg[12]
  -------------------------------------------------------------------
                         required time                         35.948    
                         arrival time                         -21.655    
  -------------------------------------------------------------------
                         slack                                 14.293    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 miniRV_u/PC_0/pc_reg[28]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            miniRV_u/PC_0/pc_reg[28]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.249ns (58.995%)  route 0.173ns (41.005%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.677ns
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.044ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.440     0.440    miniRV_u/UCLK/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.898 r  miniRV_u/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.388    miniRV_u/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  miniRV_u/UCLK/inst/clkout1_buf/O
                         net (fo=8320, routed)        0.641    -0.721    miniRV_u/PC_0/clk_out1
    SLICE_X24Y177        FDPE                                         r  miniRV_u/PC_0/pc_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y177        FDPE (Prop_fdpe_C_Q)         0.141    -0.580 r  miniRV_u/PC_0/pc_reg[28]/Q
                         net (fo=4, routed)           0.173    -0.407    miniRV_u/IMem_0/pc[28]
    SLICE_X24Y177        LUT3 (Prop_lut3_I2_O)        0.045    -0.362 r  miniRV_u/IMem_0/pc[25]_i_2/O
                         net (fo=1, routed)           0.000    -0.362    miniRV_u/IMem_0/pc[25]_i_2_n_0
    SLICE_X24Y177        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.299 r  miniRV_u/IMem_0/pc_reg[25]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.299    miniRV_u/PC_0/pc_reg[28]_0[3]
    SLICE_X24Y177        FDPE                                         r  miniRV_u/PC_0/pc_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.481     0.481    miniRV_u/UCLK/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -2.176 r  miniRV_u/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.621    miniRV_u/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  miniRV_u/UCLK/inst/clkout1_buf/O
                         net (fo=8320, routed)        0.914    -0.677    miniRV_u/PC_0/clk_out1
    SLICE_X24Y177        FDPE                                         r  miniRV_u/PC_0/pc_reg[28]/C
                         clock pessimism             -0.044    -0.721    
    SLICE_X24Y177        FDPE (Hold_fdpe_C_D)         0.105    -0.616    miniRV_u/PC_0/pc_reg[28]
  -------------------------------------------------------------------
                         required time                          0.616    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 miniRV_u/PC_0/pc_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            miniRV_u/PC_0/pc_reg[8]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.249ns (57.338%)  route 0.185ns (42.662%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.677ns
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.044ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.440     0.440    miniRV_u/UCLK/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.898 r  miniRV_u/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.388    miniRV_u/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  miniRV_u/UCLK/inst/clkout1_buf/O
                         net (fo=8320, routed)        0.641    -0.721    miniRV_u/PC_0/clk_out1
    SLICE_X24Y172        FDPE                                         r  miniRV_u/PC_0/pc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y172        FDPE (Prop_fdpe_C_Q)         0.141    -0.580 r  miniRV_u/PC_0/pc_reg[8]/Q
                         net (fo=5, routed)           0.185    -0.395    miniRV_u/IMem_0/pc[8]
    SLICE_X24Y172        LUT3 (Prop_lut3_I2_O)        0.045    -0.350 r  miniRV_u/IMem_0/pc[5]_i_2/O
                         net (fo=1, routed)           0.000    -0.350    miniRV_u/IMem_0/pc[5]_i_2_n_0
    SLICE_X24Y172        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.287 r  miniRV_u/IMem_0/pc_reg[5]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.287    miniRV_u/PC_0/pc_reg[8]_0[3]
    SLICE_X24Y172        FDPE                                         r  miniRV_u/PC_0/pc_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.481     0.481    miniRV_u/UCLK/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -2.176 r  miniRV_u/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.621    miniRV_u/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  miniRV_u/UCLK/inst/clkout1_buf/O
                         net (fo=8320, routed)        0.914    -0.677    miniRV_u/PC_0/clk_out1
    SLICE_X24Y172        FDPE                                         r  miniRV_u/PC_0/pc_reg[8]/C
                         clock pessimism             -0.044    -0.721    
    SLICE_X24Y172        FDPE (Hold_fdpe_C_D)         0.105    -0.616    miniRV_u/PC_0/pc_reg[8]
  -------------------------------------------------------------------
                         required time                          0.616    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 miniRV_u/PC_0/pc_reg[12]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            miniRV_u/PC_0/pc_reg[12]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.249ns (57.338%)  route 0.185ns (42.662%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.679ns
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.044ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.440     0.440    miniRV_u/UCLK/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.898 r  miniRV_u/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.388    miniRV_u/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  miniRV_u/UCLK/inst/clkout1_buf/O
                         net (fo=8320, routed)        0.639    -0.723    miniRV_u/PC_0/clk_out1
    SLICE_X24Y173        FDPE                                         r  miniRV_u/PC_0/pc_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y173        FDPE (Prop_fdpe_C_Q)         0.141    -0.582 r  miniRV_u/PC_0/pc_reg[12]/Q
                         net (fo=5, routed)           0.185    -0.397    miniRV_u/IMem_0/pc[12]
    SLICE_X24Y173        LUT3 (Prop_lut3_I2_O)        0.045    -0.352 r  miniRV_u/IMem_0/pc[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.352    miniRV_u/IMem_0/pc[9]_i_2_n_0
    SLICE_X24Y173        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.289 r  miniRV_u/IMem_0/pc_reg[9]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.289    miniRV_u/PC_0/pc_reg[12]_1[3]
    SLICE_X24Y173        FDPE                                         r  miniRV_u/PC_0/pc_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.481     0.481    miniRV_u/UCLK/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -2.176 r  miniRV_u/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.621    miniRV_u/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  miniRV_u/UCLK/inst/clkout1_buf/O
                         net (fo=8320, routed)        0.912    -0.679    miniRV_u/PC_0/clk_out1
    SLICE_X24Y173        FDPE                                         r  miniRV_u/PC_0/pc_reg[12]/C
                         clock pessimism             -0.044    -0.723    
    SLICE_X24Y173        FDPE (Hold_fdpe_C_D)         0.105    -0.618    miniRV_u/PC_0/pc_reg[12]
  -------------------------------------------------------------------
                         required time                          0.618    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 miniRV_u/PC_0/pc_reg[24]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            miniRV_u/PC_0/pc_reg[24]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.249ns (57.338%)  route 0.185ns (42.662%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.679ns
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.044ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.440     0.440    miniRV_u/UCLK/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.898 r  miniRV_u/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.388    miniRV_u/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  miniRV_u/UCLK/inst/clkout1_buf/O
                         net (fo=8320, routed)        0.639    -0.723    miniRV_u/PC_0/clk_out1
    SLICE_X24Y176        FDPE                                         r  miniRV_u/PC_0/pc_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y176        FDPE (Prop_fdpe_C_Q)         0.141    -0.582 r  miniRV_u/PC_0/pc_reg[24]/Q
                         net (fo=4, routed)           0.185    -0.397    miniRV_u/IMem_0/pc[24]
    SLICE_X24Y176        LUT3 (Prop_lut3_I2_O)        0.045    -0.352 r  miniRV_u/IMem_0/pc[21]_i_2/O
                         net (fo=1, routed)           0.000    -0.352    miniRV_u/IMem_0/pc[21]_i_2_n_0
    SLICE_X24Y176        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.289 r  miniRV_u/IMem_0/pc_reg[21]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.289    miniRV_u/PC_0/pc_reg[24]_0[3]
    SLICE_X24Y176        FDPE                                         r  miniRV_u/PC_0/pc_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.481     0.481    miniRV_u/UCLK/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -2.176 r  miniRV_u/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.621    miniRV_u/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  miniRV_u/UCLK/inst/clkout1_buf/O
                         net (fo=8320, routed)        0.912    -0.679    miniRV_u/PC_0/clk_out1
    SLICE_X24Y176        FDPE                                         r  miniRV_u/PC_0/pc_reg[24]/C
                         clock pessimism             -0.044    -0.723    
    SLICE_X24Y176        FDPE (Hold_fdpe_C_D)         0.105    -0.618    miniRV_u/PC_0/pc_reg[24]
  -------------------------------------------------------------------
                         required time                          0.618    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 miniRV_u/PC_0/pc_reg[16]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            miniRV_u/PC_0/pc_reg[16]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.249ns (57.054%)  route 0.187ns (42.946%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.680ns
    Source Clock Delay      (SCD):    -0.724ns
    Clock Pessimism Removal (CPR):    0.044ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.440     0.440    miniRV_u/UCLK/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.898 r  miniRV_u/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.388    miniRV_u/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  miniRV_u/UCLK/inst/clkout1_buf/O
                         net (fo=8320, routed)        0.638    -0.724    miniRV_u/PC_0/clk_out1
    SLICE_X24Y174        FDPE                                         r  miniRV_u/PC_0/pc_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y174        FDPE (Prop_fdpe_C_Q)         0.141    -0.583 r  miniRV_u/PC_0/pc_reg[16]/Q
                         net (fo=4, routed)           0.187    -0.396    miniRV_u/IMem_0/pc[16]
    SLICE_X24Y174        LUT3 (Prop_lut3_I2_O)        0.045    -0.351 r  miniRV_u/IMem_0/pc[13]_i_2/O
                         net (fo=1, routed)           0.000    -0.351    miniRV_u/IMem_0/pc[13]_i_2_n_0
    SLICE_X24Y174        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.288 r  miniRV_u/IMem_0/pc_reg[13]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.288    miniRV_u/PC_0/pc_reg[16]_0[3]
    SLICE_X24Y174        FDPE                                         r  miniRV_u/PC_0/pc_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.481     0.481    miniRV_u/UCLK/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -2.176 r  miniRV_u/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.621    miniRV_u/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  miniRV_u/UCLK/inst/clkout1_buf/O
                         net (fo=8320, routed)        0.911    -0.680    miniRV_u/PC_0/clk_out1
    SLICE_X24Y174        FDPE                                         r  miniRV_u/PC_0/pc_reg[16]/C
                         clock pessimism             -0.044    -0.724    
    SLICE_X24Y174        FDPE (Hold_fdpe_C_D)         0.105    -0.619    miniRV_u/PC_0/pc_reg[16]
  -------------------------------------------------------------------
                         required time                          0.619    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 miniRV_u/PC_0/pc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            miniRV_u/PC_0/pc_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.256ns (58.085%)  route 0.185ns (41.915%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.676ns
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.045ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.440     0.440    miniRV_u/UCLK/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.898 r  miniRV_u/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.388    miniRV_u/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  miniRV_u/UCLK/inst/clkout1_buf/O
                         net (fo=8320, routed)        0.641    -0.721    miniRV_u/PC_0/clk_out1
    SLICE_X24Y171        FDCE                                         r  miniRV_u/PC_0/pc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y171        FDCE (Prop_fdce_C_Q)         0.141    -0.580 r  miniRV_u/PC_0/pc_reg[1]/Q
                         net (fo=4, routed)           0.185    -0.396    miniRV_u/IMem_0/pc[1]
    SLICE_X24Y171        LUT3 (Prop_lut3_I2_O)        0.045    -0.351 r  miniRV_u/IMem_0/pc[1]_i_6/O
                         net (fo=1, routed)           0.000    -0.351    miniRV_u/IMem_0/pc[1]_i_6_n_0
    SLICE_X24Y171        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.281 r  miniRV_u/IMem_0/pc_reg[1]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.281    miniRV_u/PC_0/pc_reg[4]_0[0]
    SLICE_X24Y171        FDCE                                         r  miniRV_u/PC_0/pc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.481     0.481    miniRV_u/UCLK/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -2.176 r  miniRV_u/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.621    miniRV_u/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  miniRV_u/UCLK/inst/clkout1_buf/O
                         net (fo=8320, routed)        0.915    -0.676    miniRV_u/PC_0/clk_out1
    SLICE_X24Y171        FDCE                                         r  miniRV_u/PC_0/pc_reg[1]/C
                         clock pessimism             -0.045    -0.721    
    SLICE_X24Y171        FDCE (Hold_fdce_C_D)         0.105    -0.616    miniRV_u/PC_0/pc_reg[1]
  -------------------------------------------------------------------
                         required time                          0.616    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 miniRV_u/PC_0/pc_reg[17]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            miniRV_u/PC_0/pc_reg[17]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.256ns (56.529%)  route 0.197ns (43.471%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.680ns
    Source Clock Delay      (SCD):    -0.724ns
    Clock Pessimism Removal (CPR):    0.044ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.440     0.440    miniRV_u/UCLK/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.898 r  miniRV_u/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.388    miniRV_u/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  miniRV_u/UCLK/inst/clkout1_buf/O
                         net (fo=8320, routed)        0.638    -0.724    miniRV_u/PC_0/clk_out1
    SLICE_X24Y175        FDPE                                         r  miniRV_u/PC_0/pc_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y175        FDPE (Prop_fdpe_C_Q)         0.141    -0.583 r  miniRV_u/PC_0/pc_reg[17]/Q
                         net (fo=4, routed)           0.197    -0.386    miniRV_u/IMem_0/pc[17]
    SLICE_X24Y175        LUT3 (Prop_lut3_I2_O)        0.045    -0.341 r  miniRV_u/IMem_0/pc[17]_i_5/O
                         net (fo=1, routed)           0.000    -0.341    miniRV_u/IMem_0/pc[17]_i_5_n_0
    SLICE_X24Y175        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.271 r  miniRV_u/IMem_0/pc_reg[17]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.271    miniRV_u/PC_0/pc_reg[20]_0[0]
    SLICE_X24Y175        FDPE                                         r  miniRV_u/PC_0/pc_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.481     0.481    miniRV_u/UCLK/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -2.176 r  miniRV_u/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.621    miniRV_u/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  miniRV_u/UCLK/inst/clkout1_buf/O
                         net (fo=8320, routed)        0.911    -0.680    miniRV_u/PC_0/clk_out1
    SLICE_X24Y175        FDPE                                         r  miniRV_u/PC_0/pc_reg[17]/C
                         clock pessimism             -0.044    -0.724    
    SLICE_X24Y175        FDPE (Hold_fdpe_C_D)         0.105    -0.619    miniRV_u/PC_0/pc_reg[17]
  -------------------------------------------------------------------
                         required time                          0.619    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 miniRV_u/PC_0/pc_reg[21]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            miniRV_u/PC_0/pc_reg[21]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.256ns (56.521%)  route 0.197ns (43.479%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.679ns
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.044ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.440     0.440    miniRV_u/UCLK/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.898 r  miniRV_u/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.388    miniRV_u/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  miniRV_u/UCLK/inst/clkout1_buf/O
                         net (fo=8320, routed)        0.639    -0.723    miniRV_u/PC_0/clk_out1
    SLICE_X24Y176        FDPE                                         r  miniRV_u/PC_0/pc_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y176        FDPE (Prop_fdpe_C_Q)         0.141    -0.582 r  miniRV_u/PC_0/pc_reg[21]/Q
                         net (fo=4, routed)           0.197    -0.385    miniRV_u/IMem_0/pc[21]
    SLICE_X24Y176        LUT6 (Prop_lut6_I5_O)        0.045    -0.340 r  miniRV_u/IMem_0/pc[21]_i_5/O
                         net (fo=1, routed)           0.000    -0.340    miniRV_u/IMem_0/pc[21]_i_5_n_0
    SLICE_X24Y176        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.270 r  miniRV_u/IMem_0/pc_reg[21]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.270    miniRV_u/PC_0/pc_reg[24]_0[0]
    SLICE_X24Y176        FDPE                                         r  miniRV_u/PC_0/pc_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.481     0.481    miniRV_u/UCLK/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -2.176 r  miniRV_u/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.621    miniRV_u/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  miniRV_u/UCLK/inst/clkout1_buf/O
                         net (fo=8320, routed)        0.912    -0.679    miniRV_u/PC_0/clk_out1
    SLICE_X24Y176        FDPE                                         r  miniRV_u/PC_0/pc_reg[21]/C
                         clock pessimism             -0.044    -0.723    
    SLICE_X24Y176        FDPE (Hold_fdpe_C_D)         0.105    -0.618    miniRV_u/PC_0/pc_reg[21]
  -------------------------------------------------------------------
                         required time                          0.618    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 miniRV_u/PC_0/pc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            miniRV_u/PC_0/pc_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.186ns (42.209%)  route 0.255ns (57.791%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.678ns
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.044ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.440     0.440    miniRV_u/UCLK/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.898 r  miniRV_u/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.388    miniRV_u/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  miniRV_u/UCLK/inst/clkout1_buf/O
                         net (fo=8320, routed)        0.640    -0.722    miniRV_u/PC_0/clk_out1
    SLICE_X28Y171        FDCE                                         r  miniRV_u/PC_0/pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y171        FDCE (Prop_fdce_C_Q)         0.141    -0.581 r  miniRV_u/PC_0/pc_reg[0]/Q
                         net (fo=4, routed)           0.255    -0.327    miniRV_u/IMem_0/pc[0]
    SLICE_X28Y171        LUT3 (Prop_lut3_I2_O)        0.045    -0.282 r  miniRV_u/IMem_0/pc[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.282    miniRV_u/PC_0/pc_reg[0]_0
    SLICE_X28Y171        FDCE                                         r  miniRV_u/PC_0/pc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.481     0.481    miniRV_u/UCLK/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -2.176 r  miniRV_u/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.621    miniRV_u/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  miniRV_u/UCLK/inst/clkout1_buf/O
                         net (fo=8320, routed)        0.913    -0.678    miniRV_u/PC_0/clk_out1
    SLICE_X28Y171        FDCE                                         r  miniRV_u/PC_0/pc_reg[0]/C
                         clock pessimism             -0.044    -0.722    
    SLICE_X28Y171        FDCE (Hold_fdce_C_D)         0.092    -0.630    miniRV_u/PC_0/pc_reg[0]
  -------------------------------------------------------------------
                         required time                          0.630    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 miniRV_u/PC_0/pc_reg[29]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            miniRV_u/PC_0/pc_reg[29]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.256ns (56.251%)  route 0.199ns (43.749%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.676ns
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.045ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.440     0.440    miniRV_u/UCLK/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.898 r  miniRV_u/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.388    miniRV_u/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  miniRV_u/UCLK/inst/clkout1_buf/O
                         net (fo=8320, routed)        0.641    -0.721    miniRV_u/PC_0/clk_out1
    SLICE_X24Y178        FDPE                                         r  miniRV_u/PC_0/pc_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y178        FDPE (Prop_fdpe_C_Q)         0.141    -0.580 r  miniRV_u/PC_0/pc_reg[29]/Q
                         net (fo=4, routed)           0.199    -0.381    miniRV_u/IMem_0/pc[29]
    SLICE_X24Y178        LUT3 (Prop_lut3_I2_O)        0.045    -0.336 r  miniRV_u/IMem_0/pc[29]_i_4/O
                         net (fo=1, routed)           0.000    -0.336    miniRV_u/IMem_0/pc[29]_i_4_n_0
    SLICE_X24Y178        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.266 r  miniRV_u/IMem_0/pc_reg[29]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.266    miniRV_u/PC_0/pc_reg[31]_0[0]
    SLICE_X24Y178        FDPE                                         r  miniRV_u/PC_0/pc_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.481     0.481    miniRV_u/UCLK/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -2.176 r  miniRV_u/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.621    miniRV_u/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  miniRV_u/UCLK/inst/clkout1_buf/O
                         net (fo=8320, routed)        0.915    -0.676    miniRV_u/PC_0/clk_out1
    SLICE_X24Y178        FDPE                                         r  miniRV_u/PC_0/pc_reg[29]/C
                         clock pessimism             -0.045    -0.721    
    SLICE_X24Y178        FDPE (Hold_fdpe_C_D)         0.105    -0.616    miniRV_u/PC_0/pc_reg[29]
  -------------------------------------------------------------------
                         required time                          0.616    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.350    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_cpuclk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { miniRV_u/UCLK/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0   miniRV_u/UCLK/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  miniRV_u/UCLK/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X28Y171   miniRV_u/PC_0/pc_reg[0]/C
Min Period        n/a     FDPE/C             n/a            1.000         40.000      39.000     SLICE_X24Y173   miniRV_u/PC_0/pc_reg[10]/C
Min Period        n/a     FDPE/C             n/a            1.000         40.000      39.000     SLICE_X24Y173   miniRV_u/PC_0/pc_reg[11]/C
Min Period        n/a     FDPE/C             n/a            1.000         40.000      39.000     SLICE_X24Y173   miniRV_u/PC_0/pc_reg[12]/C
Min Period        n/a     FDPE/C             n/a            1.000         40.000      39.000     SLICE_X24Y174   miniRV_u/PC_0/pc_reg[13]/C
Min Period        n/a     FDPE/C             n/a            1.000         40.000      39.000     SLICE_X24Y174   miniRV_u/PC_0/pc_reg[14]/C
Min Period        n/a     FDPE/C             n/a            1.000         40.000      39.000     SLICE_X24Y174   miniRV_u/PC_0/pc_reg[15]/C
Min Period        n/a     FDPE/C             n/a            1.000         40.000      39.000     SLICE_X24Y174   miniRV_u/PC_0/pc_reg[16]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y1  miniRV_u/UCLK/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X46Y112   miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10496_10751_7_7/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X46Y112   miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10496_10751_7_7/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X46Y112   miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10496_10751_7_7/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X6Y125    miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10496_10751_8_8/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X6Y125    miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10496_10751_8_8/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X6Y125    miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10496_10751_8_8/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X70Y140   miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11776_12031_13_13/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X70Y140   miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11776_12031_13_13/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X70Y140   miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11776_12031_13_13/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X70Y140   miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11776_12031_13_13/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X66Y132   miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11776_12031_12_12/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X66Y132   miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11776_12031_12_12/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X70Y140   miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11776_12031_13_13/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X70Y140   miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11776_12031_13_13/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X70Y140   miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11776_12031_13_13/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X70Y140   miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11776_12031_13_13/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X42Y180   miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13568_13823_24_24/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X42Y180   miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13568_13823_24_24/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X42Y180   miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13568_13823_24_24/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X42Y180   miniRV_u/DMem_0/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13568_13823_24_24/RAMS64E_D/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cpuclk
  To Clock:  clkfbout_cpuclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cpuclk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { miniRV_u/UCLK/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1   miniRV_u/UCLK/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  miniRV_u/UCLK/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  miniRV_u/UCLK/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X0Y1  miniRV_u/UCLK/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y1  miniRV_u/UCLK/inst/plle2_adv_inst/CLKFBOUT



