
Warning-[LINX_KRNL] Unsupported Linux kernel
  Linux kernel '5.11.0-49-generic' is not supported.
  Supported versions are 2.4* or 2.6*.

Command: vcs +v2k -full64 +define+M4 +define+M3 -debug_acc+all -debug_region+cell+encrypt \
-LDFLAGS -Wl,--no-as-needed -timescale=1ns/1ps -o ./build/simtop -l ./build/log/report.log \
-P /usr/Synopsys/verdi/verdi/Verdi_O-2018.09-SP2/share/PLI/VCS/LINUXAMD64/novas.tab \
/usr/Synopsys/verdi/verdi/Verdi_O-2018.09-SP2/share/PLI/VCS/LINUXAMD64/pli.a /home/gift/workplace/CourseDigitalIC/homework/ch3/VectorDetector/src/VectorDetector_m1.v \
/home/gift/workplace/CourseDigitalIC/homework/ch3/VectorDetector/src/VectorDetector_m2.v \
/home/gift/workplace/CourseDigitalIC/homework/ch3/VectorDetector/src/VectorDetector_m3.v \
/home/gift/workplace/CourseDigitalIC/homework/ch3/VectorDetector/src/top.v /home/gift/workplace/CourseDigitalIC/homework/ch3/VectorDetector/sim/tb_VectorDector.v \

                         Chronologic VCS (TM)
       Version O-2018.09-SP2_Full64 -- Tue Oct  4 15:05:31 2022
               Copyright (c) 1991-2018 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '/home/gift/workplace/CourseDigitalIC/homework/ch3/VectorDetector/src/VectorDetector_m1.v'
Parsing design file '/home/gift/workplace/CourseDigitalIC/homework/ch3/VectorDetector/src/VectorDetector_m2.v'

Warning-[DCTTSW] Decimal constant truncated
  Constant '32' is truncated to 5 bits: 0.
  "/home/gift/workplace/CourseDigitalIC/homework/ch3/VectorDetector/src/VectorDetector_m2.v",
  54
  Source info: assign pos_out = ( |data_in ) ? pos_out_w   : 5'd32;

Parsing design file '/home/gift/workplace/CourseDigitalIC/homework/ch3/VectorDetector/src/VectorDetector_m3.v'
Parsing design file '/home/gift/workplace/CourseDigitalIC/homework/ch3/VectorDetector/src/top.v'
Parsing design file '/home/gift/workplace/CourseDigitalIC/homework/ch3/VectorDetector/sim/tb_VectorDector.v'
Top Level Modules:
       VectorDetector_m1
       VectorDetector_m2
       tb_VectorDetector
TimeScale is 1 ns / 1 ps
Starting vcs inline pass...
3 modules and 0 UDP read.
recompiling module VectorDetector_m1
recompiling module VectorDetector_m2
recompiling module tb_VectorDetector
All of 3 modules done
make[1]: Entering directory '/home/gift/workplace/CourseDigitalIC/homework/ch3/VectorDetector/csrc' \

rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x .././build/simtop ]; then chmod -x .././build/simtop; fi
g++  -o .././build/simtop -no-pie  -Wl,--no-as-needed    -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simtop.daidir/ \
-Wl,-rpath=./simtop.daidir/ -Wl,-rpath='$ORIGIN'/simtop.daidir//scsim.db.dir  -L/usr/lib/x86_64-linux-gnu \
-L/lib/x86_64-linux-gnu -Wl,--no-as-needed -Wl,--no-as-needed -rdynamic  -Wl,-rpath=/usr/Synopsys/vcs2018/vcs/O-2018.09-SP2/linux64/lib \
-L/usr/Synopsys/vcs2018/vcs/O-2018.09-SP2/linux64/lib   objs/amcQw_d.o  _229436_archive_1.so \
SIM_l.o       rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o \
-lzerosoft_rt_stubs -lvirsim -lerrorinf -lsnpsmalloc -lvfs /usr/Synopsys/verdi/verdi/Verdi_O-2018.09-SP2/share/PLI/VCS/LINUXAMD64/pli.a \
-lvcsnew -lsimprofile -luclinative /usr/Synopsys/vcs2018/vcs/O-2018.09-SP2/linux64/lib/vcs_tls.o \
-Wl,-whole-archive -lvcsucli -Wl,-no-whole-archive       _vcs_pli_stub_.o   /usr/Synopsys/vcs2018/vcs/O-2018.09-SP2/linux64/lib/vcs_save_restore_new.o \
/usr/Synopsys/verdi/verdi/Verdi_O-2018.09-SP2/share/PLI/VCS/LINUX64/pli.a -ldl -lm \
-lc -lpthread -ldl 
.././build/simtop up to date
make[1]: Leaving directory '/home/gift/workplace/CourseDigitalIC/homework/ch3/VectorDetector/csrc' \

CPU time: .217 seconds to compile + .199 seconds to elab + .156 seconds to link
