
snakeGameDemoUP.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000444c  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000124  080045ec  080045ec  000145ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004710  08004710  000200e4  2**0
                  CONTENTS
  4 .ARM          00000008  08004710  08004710  00014710  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004718  08004718  000200e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004718  08004718  00014718  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800471c  0800471c  0001471c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000e4  20000000  08004720  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00006688  200000e4  08004804  000200e4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000676c  08004804  0002676c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000200e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   000077a3  00000000  00000000  00020114  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001667  00000000  00000000  000278b7  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000728  00000000  00000000  00028f20  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000670  00000000  00000000  00029648  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00014bce  00000000  00000000  00029cb8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000060bd  00000000  00000000  0003e886  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00085378  00000000  00000000  00044943  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000c9cbb  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000201c  00000000  00000000  000c9d38  2**2
                  CONTENTS, READONLY, DEBUGGING
 21 .stab         00000024  00000000  00000000  000cbd54  2**2
                  CONTENTS, READONLY, DEBUGGING
 22 .stabstr      0000004e  00000000  00000000  000cbd78  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200000e4 	.word	0x200000e4
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080045d4 	.word	0x080045d4

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200000e8 	.word	0x200000e8
 80001dc:	080045d4 	.word	0x080045d4

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b972 	b.w	800058c <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9e08      	ldr	r6, [sp, #32]
 80002c6:	4604      	mov	r4, r0
 80002c8:	4688      	mov	r8, r1
 80002ca:	2b00      	cmp	r3, #0
 80002cc:	d14b      	bne.n	8000366 <__udivmoddi4+0xa6>
 80002ce:	428a      	cmp	r2, r1
 80002d0:	4615      	mov	r5, r2
 80002d2:	d967      	bls.n	80003a4 <__udivmoddi4+0xe4>
 80002d4:	fab2 f282 	clz	r2, r2
 80002d8:	b14a      	cbz	r2, 80002ee <__udivmoddi4+0x2e>
 80002da:	f1c2 0720 	rsb	r7, r2, #32
 80002de:	fa01 f302 	lsl.w	r3, r1, r2
 80002e2:	fa20 f707 	lsr.w	r7, r0, r7
 80002e6:	4095      	lsls	r5, r2
 80002e8:	ea47 0803 	orr.w	r8, r7, r3
 80002ec:	4094      	lsls	r4, r2
 80002ee:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80002f2:	0c23      	lsrs	r3, r4, #16
 80002f4:	fbb8 f7fe 	udiv	r7, r8, lr
 80002f8:	fa1f fc85 	uxth.w	ip, r5
 80002fc:	fb0e 8817 	mls	r8, lr, r7, r8
 8000300:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000304:	fb07 f10c 	mul.w	r1, r7, ip
 8000308:	4299      	cmp	r1, r3
 800030a:	d909      	bls.n	8000320 <__udivmoddi4+0x60>
 800030c:	18eb      	adds	r3, r5, r3
 800030e:	f107 30ff 	add.w	r0, r7, #4294967295
 8000312:	f080 811b 	bcs.w	800054c <__udivmoddi4+0x28c>
 8000316:	4299      	cmp	r1, r3
 8000318:	f240 8118 	bls.w	800054c <__udivmoddi4+0x28c>
 800031c:	3f02      	subs	r7, #2
 800031e:	442b      	add	r3, r5
 8000320:	1a5b      	subs	r3, r3, r1
 8000322:	b2a4      	uxth	r4, r4
 8000324:	fbb3 f0fe 	udiv	r0, r3, lr
 8000328:	fb0e 3310 	mls	r3, lr, r0, r3
 800032c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000330:	fb00 fc0c 	mul.w	ip, r0, ip
 8000334:	45a4      	cmp	ip, r4
 8000336:	d909      	bls.n	800034c <__udivmoddi4+0x8c>
 8000338:	192c      	adds	r4, r5, r4
 800033a:	f100 33ff 	add.w	r3, r0, #4294967295
 800033e:	f080 8107 	bcs.w	8000550 <__udivmoddi4+0x290>
 8000342:	45a4      	cmp	ip, r4
 8000344:	f240 8104 	bls.w	8000550 <__udivmoddi4+0x290>
 8000348:	3802      	subs	r0, #2
 800034a:	442c      	add	r4, r5
 800034c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000350:	eba4 040c 	sub.w	r4, r4, ip
 8000354:	2700      	movs	r7, #0
 8000356:	b11e      	cbz	r6, 8000360 <__udivmoddi4+0xa0>
 8000358:	40d4      	lsrs	r4, r2
 800035a:	2300      	movs	r3, #0
 800035c:	e9c6 4300 	strd	r4, r3, [r6]
 8000360:	4639      	mov	r1, r7
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	428b      	cmp	r3, r1
 8000368:	d909      	bls.n	800037e <__udivmoddi4+0xbe>
 800036a:	2e00      	cmp	r6, #0
 800036c:	f000 80eb 	beq.w	8000546 <__udivmoddi4+0x286>
 8000370:	2700      	movs	r7, #0
 8000372:	e9c6 0100 	strd	r0, r1, [r6]
 8000376:	4638      	mov	r0, r7
 8000378:	4639      	mov	r1, r7
 800037a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800037e:	fab3 f783 	clz	r7, r3
 8000382:	2f00      	cmp	r7, #0
 8000384:	d147      	bne.n	8000416 <__udivmoddi4+0x156>
 8000386:	428b      	cmp	r3, r1
 8000388:	d302      	bcc.n	8000390 <__udivmoddi4+0xd0>
 800038a:	4282      	cmp	r2, r0
 800038c:	f200 80fa 	bhi.w	8000584 <__udivmoddi4+0x2c4>
 8000390:	1a84      	subs	r4, r0, r2
 8000392:	eb61 0303 	sbc.w	r3, r1, r3
 8000396:	2001      	movs	r0, #1
 8000398:	4698      	mov	r8, r3
 800039a:	2e00      	cmp	r6, #0
 800039c:	d0e0      	beq.n	8000360 <__udivmoddi4+0xa0>
 800039e:	e9c6 4800 	strd	r4, r8, [r6]
 80003a2:	e7dd      	b.n	8000360 <__udivmoddi4+0xa0>
 80003a4:	b902      	cbnz	r2, 80003a8 <__udivmoddi4+0xe8>
 80003a6:	deff      	udf	#255	; 0xff
 80003a8:	fab2 f282 	clz	r2, r2
 80003ac:	2a00      	cmp	r2, #0
 80003ae:	f040 808f 	bne.w	80004d0 <__udivmoddi4+0x210>
 80003b2:	1b49      	subs	r1, r1, r5
 80003b4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80003b8:	fa1f f885 	uxth.w	r8, r5
 80003bc:	2701      	movs	r7, #1
 80003be:	fbb1 fcfe 	udiv	ip, r1, lr
 80003c2:	0c23      	lsrs	r3, r4, #16
 80003c4:	fb0e 111c 	mls	r1, lr, ip, r1
 80003c8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003cc:	fb08 f10c 	mul.w	r1, r8, ip
 80003d0:	4299      	cmp	r1, r3
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x124>
 80003d4:	18eb      	adds	r3, r5, r3
 80003d6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x122>
 80003dc:	4299      	cmp	r1, r3
 80003de:	f200 80cd 	bhi.w	800057c <__udivmoddi4+0x2bc>
 80003e2:	4684      	mov	ip, r0
 80003e4:	1a59      	subs	r1, r3, r1
 80003e6:	b2a3      	uxth	r3, r4
 80003e8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003ec:	fb0e 1410 	mls	r4, lr, r0, r1
 80003f0:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80003f4:	fb08 f800 	mul.w	r8, r8, r0
 80003f8:	45a0      	cmp	r8, r4
 80003fa:	d907      	bls.n	800040c <__udivmoddi4+0x14c>
 80003fc:	192c      	adds	r4, r5, r4
 80003fe:	f100 33ff 	add.w	r3, r0, #4294967295
 8000402:	d202      	bcs.n	800040a <__udivmoddi4+0x14a>
 8000404:	45a0      	cmp	r8, r4
 8000406:	f200 80b6 	bhi.w	8000576 <__udivmoddi4+0x2b6>
 800040a:	4618      	mov	r0, r3
 800040c:	eba4 0408 	sub.w	r4, r4, r8
 8000410:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000414:	e79f      	b.n	8000356 <__udivmoddi4+0x96>
 8000416:	f1c7 0c20 	rsb	ip, r7, #32
 800041a:	40bb      	lsls	r3, r7
 800041c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000420:	ea4e 0e03 	orr.w	lr, lr, r3
 8000424:	fa01 f407 	lsl.w	r4, r1, r7
 8000428:	fa20 f50c 	lsr.w	r5, r0, ip
 800042c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000430:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000434:	4325      	orrs	r5, r4
 8000436:	fbb3 f9f8 	udiv	r9, r3, r8
 800043a:	0c2c      	lsrs	r4, r5, #16
 800043c:	fb08 3319 	mls	r3, r8, r9, r3
 8000440:	fa1f fa8e 	uxth.w	sl, lr
 8000444:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000448:	fb09 f40a 	mul.w	r4, r9, sl
 800044c:	429c      	cmp	r4, r3
 800044e:	fa02 f207 	lsl.w	r2, r2, r7
 8000452:	fa00 f107 	lsl.w	r1, r0, r7
 8000456:	d90b      	bls.n	8000470 <__udivmoddi4+0x1b0>
 8000458:	eb1e 0303 	adds.w	r3, lr, r3
 800045c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000460:	f080 8087 	bcs.w	8000572 <__udivmoddi4+0x2b2>
 8000464:	429c      	cmp	r4, r3
 8000466:	f240 8084 	bls.w	8000572 <__udivmoddi4+0x2b2>
 800046a:	f1a9 0902 	sub.w	r9, r9, #2
 800046e:	4473      	add	r3, lr
 8000470:	1b1b      	subs	r3, r3, r4
 8000472:	b2ad      	uxth	r5, r5
 8000474:	fbb3 f0f8 	udiv	r0, r3, r8
 8000478:	fb08 3310 	mls	r3, r8, r0, r3
 800047c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000480:	fb00 fa0a 	mul.w	sl, r0, sl
 8000484:	45a2      	cmp	sl, r4
 8000486:	d908      	bls.n	800049a <__udivmoddi4+0x1da>
 8000488:	eb1e 0404 	adds.w	r4, lr, r4
 800048c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000490:	d26b      	bcs.n	800056a <__udivmoddi4+0x2aa>
 8000492:	45a2      	cmp	sl, r4
 8000494:	d969      	bls.n	800056a <__udivmoddi4+0x2aa>
 8000496:	3802      	subs	r0, #2
 8000498:	4474      	add	r4, lr
 800049a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800049e:	fba0 8902 	umull	r8, r9, r0, r2
 80004a2:	eba4 040a 	sub.w	r4, r4, sl
 80004a6:	454c      	cmp	r4, r9
 80004a8:	46c2      	mov	sl, r8
 80004aa:	464b      	mov	r3, r9
 80004ac:	d354      	bcc.n	8000558 <__udivmoddi4+0x298>
 80004ae:	d051      	beq.n	8000554 <__udivmoddi4+0x294>
 80004b0:	2e00      	cmp	r6, #0
 80004b2:	d069      	beq.n	8000588 <__udivmoddi4+0x2c8>
 80004b4:	ebb1 050a 	subs.w	r5, r1, sl
 80004b8:	eb64 0403 	sbc.w	r4, r4, r3
 80004bc:	fa04 fc0c 	lsl.w	ip, r4, ip
 80004c0:	40fd      	lsrs	r5, r7
 80004c2:	40fc      	lsrs	r4, r7
 80004c4:	ea4c 0505 	orr.w	r5, ip, r5
 80004c8:	e9c6 5400 	strd	r5, r4, [r6]
 80004cc:	2700      	movs	r7, #0
 80004ce:	e747      	b.n	8000360 <__udivmoddi4+0xa0>
 80004d0:	f1c2 0320 	rsb	r3, r2, #32
 80004d4:	fa20 f703 	lsr.w	r7, r0, r3
 80004d8:	4095      	lsls	r5, r2
 80004da:	fa01 f002 	lsl.w	r0, r1, r2
 80004de:	fa21 f303 	lsr.w	r3, r1, r3
 80004e2:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80004e6:	4338      	orrs	r0, r7
 80004e8:	0c01      	lsrs	r1, r0, #16
 80004ea:	fbb3 f7fe 	udiv	r7, r3, lr
 80004ee:	fa1f f885 	uxth.w	r8, r5
 80004f2:	fb0e 3317 	mls	r3, lr, r7, r3
 80004f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fa:	fb07 f308 	mul.w	r3, r7, r8
 80004fe:	428b      	cmp	r3, r1
 8000500:	fa04 f402 	lsl.w	r4, r4, r2
 8000504:	d907      	bls.n	8000516 <__udivmoddi4+0x256>
 8000506:	1869      	adds	r1, r5, r1
 8000508:	f107 3cff 	add.w	ip, r7, #4294967295
 800050c:	d22f      	bcs.n	800056e <__udivmoddi4+0x2ae>
 800050e:	428b      	cmp	r3, r1
 8000510:	d92d      	bls.n	800056e <__udivmoddi4+0x2ae>
 8000512:	3f02      	subs	r7, #2
 8000514:	4429      	add	r1, r5
 8000516:	1acb      	subs	r3, r1, r3
 8000518:	b281      	uxth	r1, r0
 800051a:	fbb3 f0fe 	udiv	r0, r3, lr
 800051e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000522:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000526:	fb00 f308 	mul.w	r3, r0, r8
 800052a:	428b      	cmp	r3, r1
 800052c:	d907      	bls.n	800053e <__udivmoddi4+0x27e>
 800052e:	1869      	adds	r1, r5, r1
 8000530:	f100 3cff 	add.w	ip, r0, #4294967295
 8000534:	d217      	bcs.n	8000566 <__udivmoddi4+0x2a6>
 8000536:	428b      	cmp	r3, r1
 8000538:	d915      	bls.n	8000566 <__udivmoddi4+0x2a6>
 800053a:	3802      	subs	r0, #2
 800053c:	4429      	add	r1, r5
 800053e:	1ac9      	subs	r1, r1, r3
 8000540:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000544:	e73b      	b.n	80003be <__udivmoddi4+0xfe>
 8000546:	4637      	mov	r7, r6
 8000548:	4630      	mov	r0, r6
 800054a:	e709      	b.n	8000360 <__udivmoddi4+0xa0>
 800054c:	4607      	mov	r7, r0
 800054e:	e6e7      	b.n	8000320 <__udivmoddi4+0x60>
 8000550:	4618      	mov	r0, r3
 8000552:	e6fb      	b.n	800034c <__udivmoddi4+0x8c>
 8000554:	4541      	cmp	r1, r8
 8000556:	d2ab      	bcs.n	80004b0 <__udivmoddi4+0x1f0>
 8000558:	ebb8 0a02 	subs.w	sl, r8, r2
 800055c:	eb69 020e 	sbc.w	r2, r9, lr
 8000560:	3801      	subs	r0, #1
 8000562:	4613      	mov	r3, r2
 8000564:	e7a4      	b.n	80004b0 <__udivmoddi4+0x1f0>
 8000566:	4660      	mov	r0, ip
 8000568:	e7e9      	b.n	800053e <__udivmoddi4+0x27e>
 800056a:	4618      	mov	r0, r3
 800056c:	e795      	b.n	800049a <__udivmoddi4+0x1da>
 800056e:	4667      	mov	r7, ip
 8000570:	e7d1      	b.n	8000516 <__udivmoddi4+0x256>
 8000572:	4681      	mov	r9, r0
 8000574:	e77c      	b.n	8000470 <__udivmoddi4+0x1b0>
 8000576:	3802      	subs	r0, #2
 8000578:	442c      	add	r4, r5
 800057a:	e747      	b.n	800040c <__udivmoddi4+0x14c>
 800057c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000580:	442b      	add	r3, r5
 8000582:	e72f      	b.n	80003e4 <__udivmoddi4+0x124>
 8000584:	4638      	mov	r0, r7
 8000586:	e708      	b.n	800039a <__udivmoddi4+0xda>
 8000588:	4637      	mov	r7, r6
 800058a:	e6e9      	b.n	8000360 <__udivmoddi4+0xa0>

0800058c <__aeabi_idiv0>:
 800058c:	4770      	bx	lr
 800058e:	bf00      	nop

08000590 <setCurcor>:
void printPosition();
void printSpeed();
void printDes();
void printIns();

void setCurcor(int x, int y) { // start 0,0
 8000590:	b580      	push	{r7, lr}
 8000592:	b08c      	sub	sp, #48	; 0x30
 8000594:	af04      	add	r7, sp, #16
 8000596:	6078      	str	r0, [r7, #4]
 8000598:	6039      	str	r1, [r7, #0]
	x++, y++;
 800059a:	687b      	ldr	r3, [r7, #4]
 800059c:	3301      	adds	r3, #1
 800059e:	607b      	str	r3, [r7, #4]
 80005a0:	683b      	ldr	r3, [r7, #0]
 80005a2:	3301      	adds	r3, #1
 80005a4:	603b      	str	r3, [r7, #0]
	int size = 6;
 80005a6:	2306      	movs	r3, #6
 80005a8:	61fb      	str	r3, [r7, #28]
	if (x >= 10)
 80005aa:	687b      	ldr	r3, [r7, #4]
 80005ac:	2b09      	cmp	r3, #9
 80005ae:	dd02      	ble.n	80005b6 <setCurcor+0x26>
		size++;
 80005b0:	69fb      	ldr	r3, [r7, #28]
 80005b2:	3301      	adds	r3, #1
 80005b4:	61fb      	str	r3, [r7, #28]
	if (y >= 10)
 80005b6:	683b      	ldr	r3, [r7, #0]
 80005b8:	2b09      	cmp	r3, #9
 80005ba:	dd02      	ble.n	80005c2 <setCurcor+0x32>
		size++;
 80005bc:	69fb      	ldr	r3, [r7, #28]
 80005be:	3301      	adds	r3, #1
 80005c0:	61fb      	str	r3, [r7, #28]
	char command[15];
	sprintf(command, "%s%d%c%d%c", "\033[", x, ';', y, 'H');
 80005c2:	f107 000c 	add.w	r0, r7, #12
 80005c6:	2348      	movs	r3, #72	; 0x48
 80005c8:	9302      	str	r3, [sp, #8]
 80005ca:	683b      	ldr	r3, [r7, #0]
 80005cc:	9301      	str	r3, [sp, #4]
 80005ce:	233b      	movs	r3, #59	; 0x3b
 80005d0:	9300      	str	r3, [sp, #0]
 80005d2:	687b      	ldr	r3, [r7, #4]
 80005d4:	4a08      	ldr	r2, [pc, #32]	; (80005f8 <setCurcor+0x68>)
 80005d6:	4909      	ldr	r1, [pc, #36]	; (80005fc <setCurcor+0x6c>)
 80005d8:	f003 fbba 	bl	8003d50 <siprintf>
	HAL_UART_Transmit(&huart2, command, size, HAL_MAX_DELAY);
 80005dc:	69fb      	ldr	r3, [r7, #28]
 80005de:	b29a      	uxth	r2, r3
 80005e0:	f107 010c 	add.w	r1, r7, #12
 80005e4:	f04f 33ff 	mov.w	r3, #4294967295
 80005e8:	4805      	ldr	r0, [pc, #20]	; (8000600 <setCurcor+0x70>)
 80005ea:	f002 fb66 	bl	8002cba <HAL_UART_Transmit>
}
 80005ee:	bf00      	nop
 80005f0:	3720      	adds	r7, #32
 80005f2:	46bd      	mov	sp, r7
 80005f4:	bd80      	pop	{r7, pc}
 80005f6:	bf00      	nop
 80005f8:	080045ec 	.word	0x080045ec
 80005fc:	080045f0 	.word	0x080045f0
 8000600:	20006710 	.word	0x20006710

08000604 <repositionPower>:

void repositionPower() {
 8000604:	b580      	push	{r7, lr}
 8000606:	af00      	add	r7, sp, #0
	powerY = (rand() % width) + 1;
 8000608:	f003 fb6e 	bl	8003ce8 <rand>
 800060c:	4601      	mov	r1, r0
 800060e:	4b26      	ldr	r3, [pc, #152]	; (80006a8 <repositionPower+0xa4>)
 8000610:	fb83 2301 	smull	r2, r3, r3, r1
 8000614:	115a      	asrs	r2, r3, #5
 8000616:	17cb      	asrs	r3, r1, #31
 8000618:	1ad2      	subs	r2, r2, r3
 800061a:	4613      	mov	r3, r2
 800061c:	009b      	lsls	r3, r3, #2
 800061e:	4413      	add	r3, r2
 8000620:	011b      	lsls	r3, r3, #4
 8000622:	1aca      	subs	r2, r1, r3
 8000624:	1c53      	adds	r3, r2, #1
 8000626:	4a21      	ldr	r2, [pc, #132]	; (80006ac <repositionPower+0xa8>)
 8000628:	6013      	str	r3, [r2, #0]
	powerX = (rand() % height) + 1;
 800062a:	f003 fb5d 	bl	8003ce8 <rand>
 800062e:	4601      	mov	r1, r0
 8000630:	4b1f      	ldr	r3, [pc, #124]	; (80006b0 <repositionPower+0xac>)
 8000632:	fb83 2301 	smull	r2, r3, r3, r1
 8000636:	10da      	asrs	r2, r3, #3
 8000638:	17cb      	asrs	r3, r1, #31
 800063a:	1ad2      	subs	r2, r2, r3
 800063c:	4613      	mov	r3, r2
 800063e:	009b      	lsls	r3, r3, #2
 8000640:	4413      	add	r3, r2
 8000642:	009a      	lsls	r2, r3, #2
 8000644:	4413      	add	r3, r2
 8000646:	1aca      	subs	r2, r1, r3
 8000648:	1c53      	adds	r3, r2, #1
 800064a:	4a1a      	ldr	r2, [pc, #104]	; (80006b4 <repositionPower+0xb0>)
 800064c:	6013      	str	r3, [r2, #0]
	if (field[powerX][powerY] != 0)
 800064e:	4b19      	ldr	r3, [pc, #100]	; (80006b4 <repositionPower+0xb0>)
 8000650:	681a      	ldr	r2, [r3, #0]
 8000652:	4b16      	ldr	r3, [pc, #88]	; (80006ac <repositionPower+0xa8>)
 8000654:	681b      	ldr	r3, [r3, #0]
 8000656:	4918      	ldr	r1, [pc, #96]	; (80006b8 <repositionPower+0xb4>)
 8000658:	2064      	movs	r0, #100	; 0x64
 800065a:	fb00 f202 	mul.w	r2, r0, r2
 800065e:	440a      	add	r2, r1
 8000660:	4413      	add	r3, r2
 8000662:	781b      	ldrb	r3, [r3, #0]
 8000664:	2b00      	cmp	r3, #0
 8000666:	d001      	beq.n	800066c <repositionPower+0x68>
		repositionPower();
 8000668:	f7ff ffcc 	bl	8000604 <repositionPower>
	field[powerX][powerY] = 3;
 800066c:	4b11      	ldr	r3, [pc, #68]	; (80006b4 <repositionPower+0xb0>)
 800066e:	681a      	ldr	r2, [r3, #0]
 8000670:	4b0e      	ldr	r3, [pc, #56]	; (80006ac <repositionPower+0xa8>)
 8000672:	681b      	ldr	r3, [r3, #0]
 8000674:	4910      	ldr	r1, [pc, #64]	; (80006b8 <repositionPower+0xb4>)
 8000676:	2064      	movs	r0, #100	; 0x64
 8000678:	fb00 f202 	mul.w	r2, r0, r2
 800067c:	440a      	add	r2, r1
 800067e:	4413      	add	r3, r2
 8000680:	2203      	movs	r2, #3
 8000682:	701a      	strb	r2, [r3, #0]
	setCurcor(powerX, powerY);
 8000684:	4b0b      	ldr	r3, [pc, #44]	; (80006b4 <repositionPower+0xb0>)
 8000686:	681a      	ldr	r2, [r3, #0]
 8000688:	4b08      	ldr	r3, [pc, #32]	; (80006ac <repositionPower+0xa8>)
 800068a:	681b      	ldr	r3, [r3, #0]
 800068c:	4619      	mov	r1, r3
 800068e:	4610      	mov	r0, r2
 8000690:	f7ff ff7e 	bl	8000590 <setCurcor>
	HAL_UART_Transmit(&huart2, power, sizeof(power), HAL_MAX_DELAY);
 8000694:	f04f 33ff 	mov.w	r3, #4294967295
 8000698:	2202      	movs	r2, #2
 800069a:	4908      	ldr	r1, [pc, #32]	; (80006bc <repositionPower+0xb8>)
 800069c:	4808      	ldr	r0, [pc, #32]	; (80006c0 <repositionPower+0xbc>)
 800069e:	f002 fb0c 	bl	8002cba <HAL_UART_Transmit>
}
 80006a2:	bf00      	nop
 80006a4:	bd80      	pop	{r7, pc}
 80006a6:	bf00      	nop
 80006a8:	66666667 	.word	0x66666667
 80006ac:	20006750 	.word	0x20006750
 80006b0:	51eb851f 	.word	0x51eb851f
 80006b4:	20006754 	.word	0x20006754
 80006b8:	20004000 	.word	0x20004000
 80006bc:	20000020 	.word	0x20000020
 80006c0:	20006710 	.word	0x20006710

080006c4 <setup>:

void setup() {
 80006c4:	b580      	push	{r7, lr}
 80006c6:	af00      	add	r7, sp, #0
	isGameOver = 0;
 80006c8:	4b0e      	ldr	r3, [pc, #56]	; (8000704 <setup+0x40>)
 80006ca:	2200      	movs	r2, #0
 80006cc:	601a      	str	r2, [r3, #0]
	dir = STOP;
 80006ce:	4b0e      	ldr	r3, [pc, #56]	; (8000708 <setup+0x44>)
 80006d0:	2200      	movs	r2, #0
 80006d2:	701a      	strb	r2, [r3, #0]
	headX = height / 2;
 80006d4:	4b0d      	ldr	r3, [pc, #52]	; (800070c <setup+0x48>)
 80006d6:	220c      	movs	r2, #12
 80006d8:	601a      	str	r2, [r3, #0]
	headY = width / 2;
 80006da:	4b0d      	ldr	r3, [pc, #52]	; (8000710 <setup+0x4c>)
 80006dc:	2228      	movs	r2, #40	; 0x28
 80006de:	601a      	str	r2, [r3, #0]
	field[headX][headY] = 2;
 80006e0:	4b0a      	ldr	r3, [pc, #40]	; (800070c <setup+0x48>)
 80006e2:	681a      	ldr	r2, [r3, #0]
 80006e4:	4b0a      	ldr	r3, [pc, #40]	; (8000710 <setup+0x4c>)
 80006e6:	681b      	ldr	r3, [r3, #0]
 80006e8:	490a      	ldr	r1, [pc, #40]	; (8000714 <setup+0x50>)
 80006ea:	2064      	movs	r0, #100	; 0x64
 80006ec:	fb00 f202 	mul.w	r2, r0, r2
 80006f0:	440a      	add	r2, r1
 80006f2:	4413      	add	r3, r2
 80006f4:	2202      	movs	r2, #2
 80006f6:	701a      	strb	r2, [r3, #0]
	repositionPower();
 80006f8:	f7ff ff84 	bl	8000604 <repositionPower>
	printIns();
 80006fc:	f000 fb80 	bl	8000e00 <printIns>
}
 8000700:	bf00      	nop
 8000702:	bd80      	pop	{r7, pc}
 8000704:	20006758 	.word	0x20006758
 8000708:	200020b8 	.word	0x200020b8
 800070c:	200020bc 	.word	0x200020bc
 8000710:	20000170 	.word	0x20000170
 8000714:	20004000 	.word	0x20004000

08000718 <drawEdge>:

void drawEdge() {
 8000718:	b580      	push	{r7, lr}
 800071a:	b0b0      	sub	sp, #192	; 0xc0
 800071c:	af00      	add	r7, sp, #0
	setCurcor(0, 0);
 800071e:	2100      	movs	r1, #0
 8000720:	2000      	movs	r0, #0
 8000722:	f7ff ff35 	bl	8000590 <setCurcor>
	uint8_t horizonEdge[width + 5] = "";
 8000726:	2300      	movs	r3, #0
 8000728:	65fb      	str	r3, [r7, #92]	; 0x5c
 800072a:	f107 0360 	add.w	r3, r7, #96	; 0x60
 800072e:	2251      	movs	r2, #81	; 0x51
 8000730:	2100      	movs	r1, #0
 8000732:	4618      	mov	r0, r3
 8000734:	f003 faac 	bl	8003c90 <memset>
	for (int i = 0; i <= width + 1; i++)
 8000738:	2300      	movs	r3, #0
 800073a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 800073e:	e013      	b.n	8000768 <drawEdge+0x50>
		strcat(horizonEdge, "-");
 8000740:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8000744:	4618      	mov	r0, r3
 8000746:	f7ff fd4b 	bl	80001e0 <strlen>
 800074a:	4603      	mov	r3, r0
 800074c:	461a      	mov	r2, r3
 800074e:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8000752:	4413      	add	r3, r2
 8000754:	493f      	ldr	r1, [pc, #252]	; (8000854 <drawEdge+0x13c>)
 8000756:	461a      	mov	r2, r3
 8000758:	460b      	mov	r3, r1
 800075a:	881b      	ldrh	r3, [r3, #0]
 800075c:	8013      	strh	r3, [r2, #0]
	for (int i = 0; i <= width + 1; i++)
 800075e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8000762:	3301      	adds	r3, #1
 8000764:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8000768:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800076c:	2b51      	cmp	r3, #81	; 0x51
 800076e:	dde7      	ble.n	8000740 <drawEdge+0x28>
	strcat(horizonEdge, "\n\r");
 8000770:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8000774:	4618      	mov	r0, r3
 8000776:	f7ff fd33 	bl	80001e0 <strlen>
 800077a:	4603      	mov	r3, r0
 800077c:	461a      	mov	r2, r3
 800077e:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8000782:	4413      	add	r3, r2
 8000784:	4a34      	ldr	r2, [pc, #208]	; (8000858 <drawEdge+0x140>)
 8000786:	8811      	ldrh	r1, [r2, #0]
 8000788:	7892      	ldrb	r2, [r2, #2]
 800078a:	8019      	strh	r1, [r3, #0]
 800078c:	709a      	strb	r2, [r3, #2]
	HAL_UART_Transmit(&huart2, horizonEdge, sizeof(horizonEdge), HAL_MAX_DELAY);
 800078e:	f107 015c 	add.w	r1, r7, #92	; 0x5c
 8000792:	f04f 33ff 	mov.w	r3, #4294967295
 8000796:	2255      	movs	r2, #85	; 0x55
 8000798:	4830      	ldr	r0, [pc, #192]	; (800085c <drawEdge+0x144>)
 800079a:	f002 fa8e 	bl	8002cba <HAL_UART_Transmit>
	uint8_t verticalEdge[width + 5] = "";
 800079e:	2300      	movs	r3, #0
 80007a0:	607b      	str	r3, [r7, #4]
 80007a2:	f107 0308 	add.w	r3, r7, #8
 80007a6:	2251      	movs	r2, #81	; 0x51
 80007a8:	2100      	movs	r1, #0
 80007aa:	4618      	mov	r0, r3
 80007ac:	f003 fa70 	bl	8003c90 <memset>
	strcat(verticalEdge, "|");
 80007b0:	1d3b      	adds	r3, r7, #4
 80007b2:	4618      	mov	r0, r3
 80007b4:	f7ff fd14 	bl	80001e0 <strlen>
 80007b8:	4603      	mov	r3, r0
 80007ba:	461a      	mov	r2, r3
 80007bc:	1d3b      	adds	r3, r7, #4
 80007be:	4413      	add	r3, r2
 80007c0:	4927      	ldr	r1, [pc, #156]	; (8000860 <drawEdge+0x148>)
 80007c2:	461a      	mov	r2, r3
 80007c4:	460b      	mov	r3, r1
 80007c6:	881b      	ldrh	r3, [r3, #0]
 80007c8:	8013      	strh	r3, [r2, #0]
	for (int i = 1; i <= width; i++)
 80007ca:	2301      	movs	r3, #1
 80007cc:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80007d0:	e011      	b.n	80007f6 <drawEdge+0xde>
		strcat(verticalEdge, " ");
 80007d2:	1d3b      	adds	r3, r7, #4
 80007d4:	4618      	mov	r0, r3
 80007d6:	f7ff fd03 	bl	80001e0 <strlen>
 80007da:	4603      	mov	r3, r0
 80007dc:	461a      	mov	r2, r3
 80007de:	1d3b      	adds	r3, r7, #4
 80007e0:	4413      	add	r3, r2
 80007e2:	4920      	ldr	r1, [pc, #128]	; (8000864 <drawEdge+0x14c>)
 80007e4:	461a      	mov	r2, r3
 80007e6:	460b      	mov	r3, r1
 80007e8:	881b      	ldrh	r3, [r3, #0]
 80007ea:	8013      	strh	r3, [r2, #0]
	for (int i = 1; i <= width; i++)
 80007ec:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80007f0:	3301      	adds	r3, #1
 80007f2:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80007f6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80007fa:	2b50      	cmp	r3, #80	; 0x50
 80007fc:	dde9      	ble.n	80007d2 <drawEdge+0xba>
	strcat(verticalEdge, "|\r\n");
 80007fe:	1d3b      	adds	r3, r7, #4
 8000800:	4618      	mov	r0, r3
 8000802:	f7ff fced 	bl	80001e0 <strlen>
 8000806:	4603      	mov	r3, r0
 8000808:	461a      	mov	r2, r3
 800080a:	1d3b      	adds	r3, r7, #4
 800080c:	4413      	add	r3, r2
 800080e:	4a16      	ldr	r2, [pc, #88]	; (8000868 <drawEdge+0x150>)
 8000810:	6810      	ldr	r0, [r2, #0]
 8000812:	6018      	str	r0, [r3, #0]
	for (int i = 1; i <= height; i++) {
 8000814:	2301      	movs	r3, #1
 8000816:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800081a:	e00b      	b.n	8000834 <drawEdge+0x11c>
		HAL_UART_Transmit(&huart2, verticalEdge, width + 5, HAL_MAX_DELAY);
 800081c:	1d39      	adds	r1, r7, #4
 800081e:	f04f 33ff 	mov.w	r3, #4294967295
 8000822:	2255      	movs	r2, #85	; 0x55
 8000824:	480d      	ldr	r0, [pc, #52]	; (800085c <drawEdge+0x144>)
 8000826:	f002 fa48 	bl	8002cba <HAL_UART_Transmit>
	for (int i = 1; i <= height; i++) {
 800082a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800082e:	3301      	adds	r3, #1
 8000830:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8000834:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8000838:	2b19      	cmp	r3, #25
 800083a:	ddef      	ble.n	800081c <drawEdge+0x104>
	}
	HAL_UART_Transmit(&huart2, horizonEdge, width + 5, HAL_MAX_DELAY);
 800083c:	f107 015c 	add.w	r1, r7, #92	; 0x5c
 8000840:	f04f 33ff 	mov.w	r3, #4294967295
 8000844:	2255      	movs	r2, #85	; 0x55
 8000846:	4805      	ldr	r0, [pc, #20]	; (800085c <drawEdge+0x144>)
 8000848:	f002 fa37 	bl	8002cba <HAL_UART_Transmit>
}
 800084c:	bf00      	nop
 800084e:	37c0      	adds	r7, #192	; 0xc0
 8000850:	46bd      	mov	sp, r7
 8000852:	bd80      	pop	{r7, pc}
 8000854:	080045fc 	.word	0x080045fc
 8000858:	08004600 	.word	0x08004600
 800085c:	20006710 	.word	0x20006710
 8000860:	08004604 	.word	0x08004604
 8000864:	08004608 	.word	0x08004608
 8000868:	0800460c 	.word	0x0800460c

0800086c <updateTail>:

void updateTail(int x, int y) {
 800086c:	b580      	push	{r7, lr}
 800086e:	b088      	sub	sp, #32
 8000870:	af00      	add	r7, sp, #0
 8000872:	6078      	str	r0, [r7, #4]
 8000874:	6039      	str	r1, [r7, #0]
	int tempX1 = tailX[0];
 8000876:	4b2a      	ldr	r3, [pc, #168]	; (8000920 <updateTail+0xb4>)
 8000878:	681b      	ldr	r3, [r3, #0]
 800087a:	61fb      	str	r3, [r7, #28]
	int tempY1 = tailY[0];
 800087c:	4b29      	ldr	r3, [pc, #164]	; (8000924 <updateTail+0xb8>)
 800087e:	681b      	ldr	r3, [r3, #0]
 8000880:	61bb      	str	r3, [r7, #24]
	int tempX2, tempY2;
	tailX[0] = x;
 8000882:	4a27      	ldr	r2, [pc, #156]	; (8000920 <updateTail+0xb4>)
 8000884:	687b      	ldr	r3, [r7, #4]
 8000886:	6013      	str	r3, [r2, #0]
	tailY[0] = y;
 8000888:	4a26      	ldr	r2, [pc, #152]	; (8000924 <updateTail+0xb8>)
 800088a:	683b      	ldr	r3, [r7, #0]
 800088c:	6013      	str	r3, [r2, #0]
	for (int i = 1; i <= nTail; i++) {
 800088e:	2301      	movs	r3, #1
 8000890:	60fb      	str	r3, [r7, #12]
 8000892:	e01a      	b.n	80008ca <updateTail+0x5e>
		tempX2 = tailX[i];
 8000894:	4a22      	ldr	r2, [pc, #136]	; (8000920 <updateTail+0xb4>)
 8000896:	68fb      	ldr	r3, [r7, #12]
 8000898:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800089c:	617b      	str	r3, [r7, #20]
		tempY2 = tailY[i];
 800089e:	4a21      	ldr	r2, [pc, #132]	; (8000924 <updateTail+0xb8>)
 80008a0:	68fb      	ldr	r3, [r7, #12]
 80008a2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80008a6:	613b      	str	r3, [r7, #16]
		tailX[i] = tempX1;
 80008a8:	491d      	ldr	r1, [pc, #116]	; (8000920 <updateTail+0xb4>)
 80008aa:	68fb      	ldr	r3, [r7, #12]
 80008ac:	69fa      	ldr	r2, [r7, #28]
 80008ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		tailY[i] = tempY1;
 80008b2:	491c      	ldr	r1, [pc, #112]	; (8000924 <updateTail+0xb8>)
 80008b4:	68fb      	ldr	r3, [r7, #12]
 80008b6:	69ba      	ldr	r2, [r7, #24]
 80008b8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		tempX1 = tempX2;
 80008bc:	697b      	ldr	r3, [r7, #20]
 80008be:	61fb      	str	r3, [r7, #28]
		tempY1 = tempY2;
 80008c0:	693b      	ldr	r3, [r7, #16]
 80008c2:	61bb      	str	r3, [r7, #24]
	for (int i = 1; i <= nTail; i++) {
 80008c4:	68fb      	ldr	r3, [r7, #12]
 80008c6:	3301      	adds	r3, #1
 80008c8:	60fb      	str	r3, [r7, #12]
 80008ca:	4b17      	ldr	r3, [pc, #92]	; (8000928 <updateTail+0xbc>)
 80008cc:	681b      	ldr	r3, [r3, #0]
 80008ce:	68fa      	ldr	r2, [r7, #12]
 80008d0:	429a      	cmp	r2, r3
 80008d2:	dddf      	ble.n	8000894 <updateTail+0x28>
	}
	field[tailX[0]][tailY[0]] = 1;
 80008d4:	4b12      	ldr	r3, [pc, #72]	; (8000920 <updateTail+0xb4>)
 80008d6:	681a      	ldr	r2, [r3, #0]
 80008d8:	4b12      	ldr	r3, [pc, #72]	; (8000924 <updateTail+0xb8>)
 80008da:	681b      	ldr	r3, [r3, #0]
 80008dc:	4913      	ldr	r1, [pc, #76]	; (800092c <updateTail+0xc0>)
 80008de:	2064      	movs	r0, #100	; 0x64
 80008e0:	fb00 f202 	mul.w	r2, r0, r2
 80008e4:	440a      	add	r2, r1
 80008e6:	4413      	add	r3, r2
 80008e8:	2201      	movs	r2, #1
 80008ea:	701a      	strb	r2, [r3, #0]
	field[tempX2][tempY2] = 0;
 80008ec:	4a0f      	ldr	r2, [pc, #60]	; (800092c <updateTail+0xc0>)
 80008ee:	697b      	ldr	r3, [r7, #20]
 80008f0:	2164      	movs	r1, #100	; 0x64
 80008f2:	fb01 f303 	mul.w	r3, r1, r3
 80008f6:	441a      	add	r2, r3
 80008f8:	693b      	ldr	r3, [r7, #16]
 80008fa:	4413      	add	r3, r2
 80008fc:	2200      	movs	r2, #0
 80008fe:	701a      	strb	r2, [r3, #0]
	setCurcor(tempX2, tempY2);
 8000900:	6939      	ldr	r1, [r7, #16]
 8000902:	6978      	ldr	r0, [r7, #20]
 8000904:	f7ff fe44 	bl	8000590 <setCurcor>
	HAL_UART_Transmit(&huart2, space, sizeof(space), HAL_MAX_DELAY);
 8000908:	f04f 33ff 	mov.w	r3, #4294967295
 800090c:	2202      	movs	r2, #2
 800090e:	4908      	ldr	r1, [pc, #32]	; (8000930 <updateTail+0xc4>)
 8000910:	4808      	ldr	r0, [pc, #32]	; (8000934 <updateTail+0xc8>)
 8000912:	f002 f9d2 	bl	8002cba <HAL_UART_Transmit>

}
 8000916:	bf00      	nop
 8000918:	3720      	adds	r7, #32
 800091a:	46bd      	mov	sp, r7
 800091c:	bd80      	pop	{r7, pc}
 800091e:	bf00      	nop
 8000920:	200020c0 	.word	0x200020c0
 8000924:	20000178 	.word	0x20000178
 8000928:	20000004 	.word	0x20000004
 800092c:	20004000 	.word	0x20004000
 8000930:	20000008 	.word	0x20000008
 8000934:	20006710 	.word	0x20006710

08000938 <drawSnake>:

void drawSnake() {
 8000938:	b580      	push	{r7, lr}
 800093a:	b082      	sub	sp, #8
 800093c:	af00      	add	r7, sp, #0
	for (int x = 1; x <= height; x++) {
 800093e:	2301      	movs	r3, #1
 8000940:	607b      	str	r3, [r7, #4]
 8000942:	e065      	b.n	8000a10 <drawSnake+0xd8>
		for (int y = 1; y <= width; y++) {
 8000944:	2301      	movs	r3, #1
 8000946:	603b      	str	r3, [r7, #0]
 8000948:	e05c      	b.n	8000a04 <drawSnake+0xcc>
			if (field[x][y] == 1) {
 800094a:	4a35      	ldr	r2, [pc, #212]	; (8000a20 <drawSnake+0xe8>)
 800094c:	687b      	ldr	r3, [r7, #4]
 800094e:	2164      	movs	r1, #100	; 0x64
 8000950:	fb01 f303 	mul.w	r3, r1, r3
 8000954:	441a      	add	r2, r3
 8000956:	683b      	ldr	r3, [r7, #0]
 8000958:	4413      	add	r3, r2
 800095a:	781b      	ldrb	r3, [r3, #0]
 800095c:	2b01      	cmp	r3, #1
 800095e:	d10b      	bne.n	8000978 <drawSnake+0x40>
				setCurcor(x, y);
 8000960:	6839      	ldr	r1, [r7, #0]
 8000962:	6878      	ldr	r0, [r7, #4]
 8000964:	f7ff fe14 	bl	8000590 <setCurcor>
				HAL_UART_Transmit(&huart2, tail, sizeof(tail), HAL_MAX_DELAY);
 8000968:	f04f 33ff 	mov.w	r3, #4294967295
 800096c:	2202      	movs	r2, #2
 800096e:	492d      	ldr	r1, [pc, #180]	; (8000a24 <drawSnake+0xec>)
 8000970:	482d      	ldr	r0, [pc, #180]	; (8000a28 <drawSnake+0xf0>)
 8000972:	f002 f9a2 	bl	8002cba <HAL_UART_Transmit>
 8000976:	e042      	b.n	80009fe <drawSnake+0xc6>
			} else if (field[x][y] == 2) {
 8000978:	4a29      	ldr	r2, [pc, #164]	; (8000a20 <drawSnake+0xe8>)
 800097a:	687b      	ldr	r3, [r7, #4]
 800097c:	2164      	movs	r1, #100	; 0x64
 800097e:	fb01 f303 	mul.w	r3, r1, r3
 8000982:	441a      	add	r2, r3
 8000984:	683b      	ldr	r3, [r7, #0]
 8000986:	4413      	add	r3, r2
 8000988:	781b      	ldrb	r3, [r3, #0]
 800098a:	2b02      	cmp	r3, #2
 800098c:	d134      	bne.n	80009f8 <drawSnake+0xc0>
				setCurcor(x, y);
 800098e:	6839      	ldr	r1, [r7, #0]
 8000990:	6878      	ldr	r0, [r7, #4]
 8000992:	f7ff fdfd 	bl	8000590 <setCurcor>
				switch (dir) {
 8000996:	4b25      	ldr	r3, [pc, #148]	; (8000a2c <drawSnake+0xf4>)
 8000998:	781b      	ldrb	r3, [r3, #0]
 800099a:	3b01      	subs	r3, #1
 800099c:	2b03      	cmp	r3, #3
 800099e:	d82d      	bhi.n	80009fc <drawSnake+0xc4>
 80009a0:	a201      	add	r2, pc, #4	; (adr r2, 80009a8 <drawSnake+0x70>)
 80009a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80009a6:	bf00      	nop
 80009a8:	080009b9 	.word	0x080009b9
 80009ac:	080009d9 	.word	0x080009d9
 80009b0:	080009c9 	.word	0x080009c9
 80009b4:	080009e9 	.word	0x080009e9
				case LEFT:
					HAL_UART_Transmit(&huart2, headleft, sizeof(headleft),
 80009b8:	f04f 33ff 	mov.w	r3, #4294967295
 80009bc:	2202      	movs	r2, #2
 80009be:	491c      	ldr	r1, [pc, #112]	; (8000a30 <drawSnake+0xf8>)
 80009c0:	4819      	ldr	r0, [pc, #100]	; (8000a28 <drawSnake+0xf0>)
 80009c2:	f002 f97a 	bl	8002cba <HAL_UART_Transmit>
					HAL_MAX_DELAY);
					break;
 80009c6:	e01a      	b.n	80009fe <drawSnake+0xc6>
				case UP:
					HAL_UART_Transmit(&huart2, headup, sizeof(headup),
 80009c8:	f04f 33ff 	mov.w	r3, #4294967295
 80009cc:	2202      	movs	r2, #2
 80009ce:	4919      	ldr	r1, [pc, #100]	; (8000a34 <drawSnake+0xfc>)
 80009d0:	4815      	ldr	r0, [pc, #84]	; (8000a28 <drawSnake+0xf0>)
 80009d2:	f002 f972 	bl	8002cba <HAL_UART_Transmit>
					HAL_MAX_DELAY);
					break;
 80009d6:	e012      	b.n	80009fe <drawSnake+0xc6>
				case RIGHT:
					HAL_UART_Transmit(&huart2, headright, sizeof(headright),
 80009d8:	f04f 33ff 	mov.w	r3, #4294967295
 80009dc:	2202      	movs	r2, #2
 80009de:	4916      	ldr	r1, [pc, #88]	; (8000a38 <drawSnake+0x100>)
 80009e0:	4811      	ldr	r0, [pc, #68]	; (8000a28 <drawSnake+0xf0>)
 80009e2:	f002 f96a 	bl	8002cba <HAL_UART_Transmit>
					HAL_MAX_DELAY);
					break;
 80009e6:	e00a      	b.n	80009fe <drawSnake+0xc6>
				case DOWN:
					HAL_UART_Transmit(&huart2, headdown, sizeof(headdown),
 80009e8:	f04f 33ff 	mov.w	r3, #4294967295
 80009ec:	2202      	movs	r2, #2
 80009ee:	4913      	ldr	r1, [pc, #76]	; (8000a3c <drawSnake+0x104>)
 80009f0:	480d      	ldr	r0, [pc, #52]	; (8000a28 <drawSnake+0xf0>)
 80009f2:	f002 f962 	bl	8002cba <HAL_UART_Transmit>
					HAL_MAX_DELAY);
					break;
 80009f6:	e002      	b.n	80009fe <drawSnake+0xc6>
				default:
					break;
				}
			}
 80009f8:	bf00      	nop
 80009fa:	e000      	b.n	80009fe <drawSnake+0xc6>
					break;
 80009fc:	bf00      	nop
		for (int y = 1; y <= width; y++) {
 80009fe:	683b      	ldr	r3, [r7, #0]
 8000a00:	3301      	adds	r3, #1
 8000a02:	603b      	str	r3, [r7, #0]
 8000a04:	683b      	ldr	r3, [r7, #0]
 8000a06:	2b50      	cmp	r3, #80	; 0x50
 8000a08:	dd9f      	ble.n	800094a <drawSnake+0x12>
	for (int x = 1; x <= height; x++) {
 8000a0a:	687b      	ldr	r3, [r7, #4]
 8000a0c:	3301      	adds	r3, #1
 8000a0e:	607b      	str	r3, [r7, #4]
 8000a10:	687b      	ldr	r3, [r7, #4]
 8000a12:	2b19      	cmp	r3, #25
 8000a14:	dd96      	ble.n	8000944 <drawSnake+0xc>
		}
	}
}
 8000a16:	bf00      	nop
 8000a18:	3708      	adds	r7, #8
 8000a1a:	46bd      	mov	sp, r7
 8000a1c:	bd80      	pop	{r7, pc}
 8000a1e:	bf00      	nop
 8000a20:	20004000 	.word	0x20004000
 8000a24:	2000000c 	.word	0x2000000c
 8000a28:	20006710 	.word	0x20006710
 8000a2c:	200020b8 	.word	0x200020b8
 8000a30:	20000010 	.word	0x20000010
 8000a34:	20000014 	.word	0x20000014
 8000a38:	20000018 	.word	0x20000018
 8000a3c:	2000001c 	.word	0x2000001c

08000a40 <checkPosition>:

void checkPosition() {
 8000a40:	b480      	push	{r7}
 8000a42:	af00      	add	r7, sp, #0
	if (headY >= width + 1)
 8000a44:	4b11      	ldr	r3, [pc, #68]	; (8000a8c <checkPosition+0x4c>)
 8000a46:	681b      	ldr	r3, [r3, #0]
 8000a48:	2b50      	cmp	r3, #80	; 0x50
 8000a4a:	dd03      	ble.n	8000a54 <checkPosition+0x14>
		headY = 1;
 8000a4c:	4b0f      	ldr	r3, [pc, #60]	; (8000a8c <checkPosition+0x4c>)
 8000a4e:	2201      	movs	r2, #1
 8000a50:	601a      	str	r2, [r3, #0]
 8000a52:	e006      	b.n	8000a62 <checkPosition+0x22>
	else if (headY <= 0)
 8000a54:	4b0d      	ldr	r3, [pc, #52]	; (8000a8c <checkPosition+0x4c>)
 8000a56:	681b      	ldr	r3, [r3, #0]
 8000a58:	2b00      	cmp	r3, #0
 8000a5a:	dc02      	bgt.n	8000a62 <checkPosition+0x22>
		headY = width;
 8000a5c:	4b0b      	ldr	r3, [pc, #44]	; (8000a8c <checkPosition+0x4c>)
 8000a5e:	2250      	movs	r2, #80	; 0x50
 8000a60:	601a      	str	r2, [r3, #0]
	if (headX >= height + 1)
 8000a62:	4b0b      	ldr	r3, [pc, #44]	; (8000a90 <checkPosition+0x50>)
 8000a64:	681b      	ldr	r3, [r3, #0]
 8000a66:	2b19      	cmp	r3, #25
 8000a68:	dd03      	ble.n	8000a72 <checkPosition+0x32>
		headX = 1;
 8000a6a:	4b09      	ldr	r3, [pc, #36]	; (8000a90 <checkPosition+0x50>)
 8000a6c:	2201      	movs	r2, #1
 8000a6e:	601a      	str	r2, [r3, #0]
	else if (headX <= 0)
		headX = height;
}
 8000a70:	e006      	b.n	8000a80 <checkPosition+0x40>
	else if (headX <= 0)
 8000a72:	4b07      	ldr	r3, [pc, #28]	; (8000a90 <checkPosition+0x50>)
 8000a74:	681b      	ldr	r3, [r3, #0]
 8000a76:	2b00      	cmp	r3, #0
 8000a78:	dc02      	bgt.n	8000a80 <checkPosition+0x40>
		headX = height;
 8000a7a:	4b05      	ldr	r3, [pc, #20]	; (8000a90 <checkPosition+0x50>)
 8000a7c:	2219      	movs	r2, #25
 8000a7e:	601a      	str	r2, [r3, #0]
}
 8000a80:	bf00      	nop
 8000a82:	46bd      	mov	sp, r7
 8000a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a88:	4770      	bx	lr
 8000a8a:	bf00      	nop
 8000a8c:	20000170 	.word	0x20000170
 8000a90:	200020bc 	.word	0x200020bc

08000a94 <checkEatPower>:

void checkEatPower() {
 8000a94:	b580      	push	{r7, lr}
 8000a96:	af00      	add	r7, sp, #0
	if (field[headX][headY] == 3) {
 8000a98:	4b11      	ldr	r3, [pc, #68]	; (8000ae0 <checkEatPower+0x4c>)
 8000a9a:	681a      	ldr	r2, [r3, #0]
 8000a9c:	4b11      	ldr	r3, [pc, #68]	; (8000ae4 <checkEatPower+0x50>)
 8000a9e:	681b      	ldr	r3, [r3, #0]
 8000aa0:	4911      	ldr	r1, [pc, #68]	; (8000ae8 <checkEatPower+0x54>)
 8000aa2:	2064      	movs	r0, #100	; 0x64
 8000aa4:	fb00 f202 	mul.w	r2, r0, r2
 8000aa8:	440a      	add	r2, r1
 8000aaa:	4413      	add	r3, r2
 8000aac:	781b      	ldrb	r3, [r3, #0]
 8000aae:	2b03      	cmp	r3, #3
 8000ab0:	d114      	bne.n	8000adc <checkEatPower+0x48>
		nTail++;
 8000ab2:	4b0e      	ldr	r3, [pc, #56]	; (8000aec <checkEatPower+0x58>)
 8000ab4:	681b      	ldr	r3, [r3, #0]
 8000ab6:	3301      	adds	r3, #1
 8000ab8:	4a0c      	ldr	r2, [pc, #48]	; (8000aec <checkEatPower+0x58>)
 8000aba:	6013      	str	r3, [r2, #0]
		score++;
 8000abc:	4b0c      	ldr	r3, [pc, #48]	; (8000af0 <checkEatPower+0x5c>)
 8000abe:	681b      	ldr	r3, [r3, #0]
 8000ac0:	3301      	adds	r3, #1
 8000ac2:	4a0b      	ldr	r2, [pc, #44]	; (8000af0 <checkEatPower+0x5c>)
 8000ac4:	6013      	str	r3, [r2, #0]
		printScore();
 8000ac6:	f000 f89d 	bl	8000c04 <printScore>
		repositionPower();
 8000aca:	f7ff fd9b 	bl	8000604 <repositionPower>
		gameSpeed += 1;
 8000ace:	4b09      	ldr	r3, [pc, #36]	; (8000af4 <checkEatPower+0x60>)
 8000ad0:	681b      	ldr	r3, [r3, #0]
 8000ad2:	3301      	adds	r3, #1
 8000ad4:	4a07      	ldr	r2, [pc, #28]	; (8000af4 <checkEatPower+0x60>)
 8000ad6:	6013      	str	r3, [r2, #0]
		printSpeed();
 8000ad8:	f000 f95c 	bl	8000d94 <printSpeed>
	}
}
 8000adc:	bf00      	nop
 8000ade:	bd80      	pop	{r7, pc}
 8000ae0:	200020bc 	.word	0x200020bc
 8000ae4:	20000170 	.word	0x20000170
 8000ae8:	20004000 	.word	0x20004000
 8000aec:	20000004 	.word	0x20000004
 8000af0:	20000174 	.word	0x20000174
 8000af4:	20000000 	.word	0x20000000

08000af8 <checkEatTail>:

void checkEatTail() {
 8000af8:	b480      	push	{r7}
 8000afa:	af00      	add	r7, sp, #0
	if (dir != STOP && field[headX][headY] == 1)
 8000afc:	4b0c      	ldr	r3, [pc, #48]	; (8000b30 <checkEatTail+0x38>)
 8000afe:	781b      	ldrb	r3, [r3, #0]
 8000b00:	2b00      	cmp	r3, #0
 8000b02:	d00f      	beq.n	8000b24 <checkEatTail+0x2c>
 8000b04:	4b0b      	ldr	r3, [pc, #44]	; (8000b34 <checkEatTail+0x3c>)
 8000b06:	681a      	ldr	r2, [r3, #0]
 8000b08:	4b0b      	ldr	r3, [pc, #44]	; (8000b38 <checkEatTail+0x40>)
 8000b0a:	681b      	ldr	r3, [r3, #0]
 8000b0c:	490b      	ldr	r1, [pc, #44]	; (8000b3c <checkEatTail+0x44>)
 8000b0e:	2064      	movs	r0, #100	; 0x64
 8000b10:	fb00 f202 	mul.w	r2, r0, r2
 8000b14:	440a      	add	r2, r1
 8000b16:	4413      	add	r3, r2
 8000b18:	781b      	ldrb	r3, [r3, #0]
 8000b1a:	2b01      	cmp	r3, #1
 8000b1c:	d102      	bne.n	8000b24 <checkEatTail+0x2c>
		isGameOver = 1;
 8000b1e:	4b08      	ldr	r3, [pc, #32]	; (8000b40 <checkEatTail+0x48>)
 8000b20:	2201      	movs	r2, #1
 8000b22:	601a      	str	r2, [r3, #0]
}
 8000b24:	bf00      	nop
 8000b26:	46bd      	mov	sp, r7
 8000b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b2c:	4770      	bx	lr
 8000b2e:	bf00      	nop
 8000b30:	200020b8 	.word	0x200020b8
 8000b34:	200020bc 	.word	0x200020bc
 8000b38:	20000170 	.word	0x20000170
 8000b3c:	20004000 	.word	0x20004000
 8000b40:	20006758 	.word	0x20006758

08000b44 <move>:

void move() {
 8000b44:	b580      	push	{r7, lr}
 8000b46:	af00      	add	r7, sp, #0
	headX2 = headX;
 8000b48:	4b28      	ldr	r3, [pc, #160]	; (8000bec <move+0xa8>)
 8000b4a:	681b      	ldr	r3, [r3, #0]
 8000b4c:	4a28      	ldr	r2, [pc, #160]	; (8000bf0 <move+0xac>)
 8000b4e:	6013      	str	r3, [r2, #0]
	headY2 = headY;
 8000b50:	4b28      	ldr	r3, [pc, #160]	; (8000bf4 <move+0xb0>)
 8000b52:	681b      	ldr	r3, [r3, #0]
 8000b54:	4a28      	ldr	r2, [pc, #160]	; (8000bf8 <move+0xb4>)
 8000b56:	6013      	str	r3, [r2, #0]
	switch (dir) {
 8000b58:	4b28      	ldr	r3, [pc, #160]	; (8000bfc <move+0xb8>)
 8000b5a:	781b      	ldrb	r3, [r3, #0]
 8000b5c:	3b01      	subs	r3, #1
 8000b5e:	2b03      	cmp	r3, #3
 8000b60:	d822      	bhi.n	8000ba8 <move+0x64>
 8000b62:	a201      	add	r2, pc, #4	; (adr r2, 8000b68 <move+0x24>)
 8000b64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000b68:	08000b79 	.word	0x08000b79
 8000b6c:	08000b91 	.word	0x08000b91
 8000b70:	08000b85 	.word	0x08000b85
 8000b74:	08000b9d 	.word	0x08000b9d
	case LEFT:
		headY--;
 8000b78:	4b1e      	ldr	r3, [pc, #120]	; (8000bf4 <move+0xb0>)
 8000b7a:	681b      	ldr	r3, [r3, #0]
 8000b7c:	3b01      	subs	r3, #1
 8000b7e:	4a1d      	ldr	r2, [pc, #116]	; (8000bf4 <move+0xb0>)
 8000b80:	6013      	str	r3, [r2, #0]
		break;
 8000b82:	e012      	b.n	8000baa <move+0x66>
	case UP:
		headX--;
 8000b84:	4b19      	ldr	r3, [pc, #100]	; (8000bec <move+0xa8>)
 8000b86:	681b      	ldr	r3, [r3, #0]
 8000b88:	3b01      	subs	r3, #1
 8000b8a:	4a18      	ldr	r2, [pc, #96]	; (8000bec <move+0xa8>)
 8000b8c:	6013      	str	r3, [r2, #0]
		break;
 8000b8e:	e00c      	b.n	8000baa <move+0x66>
	case RIGHT:
		headY++;
 8000b90:	4b18      	ldr	r3, [pc, #96]	; (8000bf4 <move+0xb0>)
 8000b92:	681b      	ldr	r3, [r3, #0]
 8000b94:	3301      	adds	r3, #1
 8000b96:	4a17      	ldr	r2, [pc, #92]	; (8000bf4 <move+0xb0>)
 8000b98:	6013      	str	r3, [r2, #0]
		break;
 8000b9a:	e006      	b.n	8000baa <move+0x66>
	case DOWN:
		headX++;
 8000b9c:	4b13      	ldr	r3, [pc, #76]	; (8000bec <move+0xa8>)
 8000b9e:	681b      	ldr	r3, [r3, #0]
 8000ba0:	3301      	adds	r3, #1
 8000ba2:	4a12      	ldr	r2, [pc, #72]	; (8000bec <move+0xa8>)
 8000ba4:	6013      	str	r3, [r2, #0]
		break;
 8000ba6:	e000      	b.n	8000baa <move+0x66>
	default:
		break;
 8000ba8:	bf00      	nop
	}
	checkPosition();
 8000baa:	f7ff ff49 	bl	8000a40 <checkPosition>
	printPosition();
 8000bae:	f000 f8a1 	bl	8000cf4 <printPosition>
	checkEatPower();
 8000bb2:	f7ff ff6f 	bl	8000a94 <checkEatPower>
	checkEatTail();
 8000bb6:	f7ff ff9f 	bl	8000af8 <checkEatTail>
	field[headX][headY] = 2;
 8000bba:	4b0c      	ldr	r3, [pc, #48]	; (8000bec <move+0xa8>)
 8000bbc:	681a      	ldr	r2, [r3, #0]
 8000bbe:	4b0d      	ldr	r3, [pc, #52]	; (8000bf4 <move+0xb0>)
 8000bc0:	681b      	ldr	r3, [r3, #0]
 8000bc2:	490f      	ldr	r1, [pc, #60]	; (8000c00 <move+0xbc>)
 8000bc4:	2064      	movs	r0, #100	; 0x64
 8000bc6:	fb00 f202 	mul.w	r2, r0, r2
 8000bca:	440a      	add	r2, r1
 8000bcc:	4413      	add	r3, r2
 8000bce:	2202      	movs	r2, #2
 8000bd0:	701a      	strb	r2, [r3, #0]
	updateTail(headX2, headY2);
 8000bd2:	4b07      	ldr	r3, [pc, #28]	; (8000bf0 <move+0xac>)
 8000bd4:	681a      	ldr	r2, [r3, #0]
 8000bd6:	4b08      	ldr	r3, [pc, #32]	; (8000bf8 <move+0xb4>)
 8000bd8:	681b      	ldr	r3, [r3, #0]
 8000bda:	4619      	mov	r1, r3
 8000bdc:	4610      	mov	r0, r2
 8000bde:	f7ff fe45 	bl	800086c <updateTail>
	drawSnake();
 8000be2:	f7ff fea9 	bl	8000938 <drawSnake>

}
 8000be6:	bf00      	nop
 8000be8:	bd80      	pop	{r7, pc}
 8000bea:	bf00      	nop
 8000bec:	200020bc 	.word	0x200020bc
 8000bf0:	20006760 	.word	0x20006760
 8000bf4:	20000170 	.word	0x20000170
 8000bf8:	2000675c 	.word	0x2000675c
 8000bfc:	200020b8 	.word	0x200020b8
 8000c00:	20004000 	.word	0x20004000

08000c04 <printScore>:

void printScore() {
 8000c04:	b580      	push	{r7, lr}
 8000c06:	b084      	sub	sp, #16
 8000c08:	af00      	add	r7, sp, #0
	setCurcor(27, 0);
 8000c0a:	2100      	movs	r1, #0
 8000c0c:	201b      	movs	r0, #27
 8000c0e:	f7ff fcbf 	bl	8000590 <setCurcor>
	uint8_t temp[16] = "";
 8000c12:	2300      	movs	r3, #0
 8000c14:	603b      	str	r3, [r7, #0]
 8000c16:	1d3b      	adds	r3, r7, #4
 8000c18:	2200      	movs	r2, #0
 8000c1a:	601a      	str	r2, [r3, #0]
 8000c1c:	605a      	str	r2, [r3, #4]
 8000c1e:	609a      	str	r2, [r3, #8]
	sprintf(temp, " SCORE = %3d\r\n", score);
 8000c20:	4b08      	ldr	r3, [pc, #32]	; (8000c44 <printScore+0x40>)
 8000c22:	681a      	ldr	r2, [r3, #0]
 8000c24:	463b      	mov	r3, r7
 8000c26:	4908      	ldr	r1, [pc, #32]	; (8000c48 <printScore+0x44>)
 8000c28:	4618      	mov	r0, r3
 8000c2a:	f003 f891 	bl	8003d50 <siprintf>
	HAL_UART_Transmit(&huart2, temp, sizeof(temp), HAL_MAX_DELAY);
 8000c2e:	4639      	mov	r1, r7
 8000c30:	f04f 33ff 	mov.w	r3, #4294967295
 8000c34:	2210      	movs	r2, #16
 8000c36:	4805      	ldr	r0, [pc, #20]	; (8000c4c <printScore+0x48>)
 8000c38:	f002 f83f 	bl	8002cba <HAL_UART_Transmit>
}
 8000c3c:	bf00      	nop
 8000c3e:	3710      	adds	r7, #16
 8000c40:	46bd      	mov	sp, r7
 8000c42:	bd80      	pop	{r7, pc}
 8000c44:	20000174 	.word	0x20000174
 8000c48:	08004610 	.word	0x08004610
 8000c4c:	20006710 	.word	0x20006710

08000c50 <printDir>:

void printDir() {
 8000c50:	b580      	push	{r7, lr}
 8000c52:	af00      	add	r7, sp, #0
	switch (dir) {
 8000c54:	4b21      	ldr	r3, [pc, #132]	; (8000cdc <printDir+0x8c>)
 8000c56:	781b      	ldrb	r3, [r3, #0]
 8000c58:	3b01      	subs	r3, #1
 8000c5a:	2b03      	cmp	r3, #3
 8000c5c:	d83a      	bhi.n	8000cd4 <printDir+0x84>
 8000c5e:	a201      	add	r2, pc, #4	; (adr r2, 8000c64 <printDir+0x14>)
 8000c60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000c64:	08000c75 	.word	0x08000c75
 8000c68:	08000ca5 	.word	0x08000ca5
 8000c6c:	08000c8d 	.word	0x08000c8d
 8000c70:	08000cbd 	.word	0x08000cbd
	case LEFT:
		setCurcor(28, 0);
 8000c74:	2100      	movs	r1, #0
 8000c76:	201c      	movs	r0, #28
 8000c78:	f7ff fc8a 	bl	8000590 <setCurcor>
		HAL_UART_Transmit(&huart2, left, sizeof(left), HAL_MAX_DELAY);
 8000c7c:	f04f 33ff 	mov.w	r3, #4294967295
 8000c80:	2214      	movs	r2, #20
 8000c82:	4917      	ldr	r1, [pc, #92]	; (8000ce0 <printDir+0x90>)
 8000c84:	4817      	ldr	r0, [pc, #92]	; (8000ce4 <printDir+0x94>)
 8000c86:	f002 f818 	bl	8002cba <HAL_UART_Transmit>
		break;
 8000c8a:	e024      	b.n	8000cd6 <printDir+0x86>
	case UP:
		setCurcor(28, 0);
 8000c8c:	2100      	movs	r1, #0
 8000c8e:	201c      	movs	r0, #28
 8000c90:	f7ff fc7e 	bl	8000590 <setCurcor>
		HAL_UART_Transmit(&huart2, up, sizeof(up), HAL_MAX_DELAY);
 8000c94:	f04f 33ff 	mov.w	r3, #4294967295
 8000c98:	2214      	movs	r2, #20
 8000c9a:	4913      	ldr	r1, [pc, #76]	; (8000ce8 <printDir+0x98>)
 8000c9c:	4811      	ldr	r0, [pc, #68]	; (8000ce4 <printDir+0x94>)
 8000c9e:	f002 f80c 	bl	8002cba <HAL_UART_Transmit>
		break;
 8000ca2:	e018      	b.n	8000cd6 <printDir+0x86>
	case RIGHT:
		setCurcor(28, 0);
 8000ca4:	2100      	movs	r1, #0
 8000ca6:	201c      	movs	r0, #28
 8000ca8:	f7ff fc72 	bl	8000590 <setCurcor>
		HAL_UART_Transmit(&huart2, right, sizeof(right), HAL_MAX_DELAY);
 8000cac:	f04f 33ff 	mov.w	r3, #4294967295
 8000cb0:	2214      	movs	r2, #20
 8000cb2:	490e      	ldr	r1, [pc, #56]	; (8000cec <printDir+0x9c>)
 8000cb4:	480b      	ldr	r0, [pc, #44]	; (8000ce4 <printDir+0x94>)
 8000cb6:	f002 f800 	bl	8002cba <HAL_UART_Transmit>
		break;
 8000cba:	e00c      	b.n	8000cd6 <printDir+0x86>
	case DOWN:
		setCurcor(28, 0);
 8000cbc:	2100      	movs	r1, #0
 8000cbe:	201c      	movs	r0, #28
 8000cc0:	f7ff fc66 	bl	8000590 <setCurcor>
		HAL_UART_Transmit(&huart2, down, sizeof(down), HAL_MAX_DELAY);
 8000cc4:	f04f 33ff 	mov.w	r3, #4294967295
 8000cc8:	2214      	movs	r2, #20
 8000cca:	4909      	ldr	r1, [pc, #36]	; (8000cf0 <printDir+0xa0>)
 8000ccc:	4805      	ldr	r0, [pc, #20]	; (8000ce4 <printDir+0x94>)
 8000cce:	f001 fff4 	bl	8002cba <HAL_UART_Transmit>
		break;
 8000cd2:	e000      	b.n	8000cd6 <printDir+0x86>
	default:
		break;
 8000cd4:	bf00      	nop
	}
}
 8000cd6:	bf00      	nop
 8000cd8:	bd80      	pop	{r7, pc}
 8000cda:	bf00      	nop
 8000cdc:	200020b8 	.word	0x200020b8
 8000ce0:	20000024 	.word	0x20000024
 8000ce4:	20006710 	.word	0x20006710
 8000ce8:	20000038 	.word	0x20000038
 8000cec:	2000004c 	.word	0x2000004c
 8000cf0:	20000060 	.word	0x20000060

08000cf4 <printPosition>:

void printPosition() {
 8000cf4:	b580      	push	{r7, lr}
 8000cf6:	b08a      	sub	sp, #40	; 0x28
 8000cf8:	af00      	add	r7, sp, #0
	uint8_t positionHead[19] = "";
 8000cfa:	2300      	movs	r3, #0
 8000cfc:	617b      	str	r3, [r7, #20]
 8000cfe:	f107 0318 	add.w	r3, r7, #24
 8000d02:	2200      	movs	r2, #0
 8000d04:	601a      	str	r2, [r3, #0]
 8000d06:	605a      	str	r2, [r3, #4]
 8000d08:	609a      	str	r2, [r3, #8]
 8000d0a:	f8c3 200b 	str.w	r2, [r3, #11]
	sprintf(positionHead, " Y = %2d  X = %2d\r\n", headY, headX);
 8000d0e:	4b1a      	ldr	r3, [pc, #104]	; (8000d78 <printPosition+0x84>)
 8000d10:	681a      	ldr	r2, [r3, #0]
 8000d12:	4b1a      	ldr	r3, [pc, #104]	; (8000d7c <printPosition+0x88>)
 8000d14:	681b      	ldr	r3, [r3, #0]
 8000d16:	f107 0014 	add.w	r0, r7, #20
 8000d1a:	4919      	ldr	r1, [pc, #100]	; (8000d80 <printPosition+0x8c>)
 8000d1c:	f003 f818 	bl	8003d50 <siprintf>
	setCurcor(29, 0);
 8000d20:	2100      	movs	r1, #0
 8000d22:	201d      	movs	r0, #29
 8000d24:	f7ff fc34 	bl	8000590 <setCurcor>
	HAL_UART_Transmit(&huart2, positionHead, sizeof(positionHead),
 8000d28:	f107 0114 	add.w	r1, r7, #20
 8000d2c:	f04f 33ff 	mov.w	r3, #4294967295
 8000d30:	2213      	movs	r2, #19
 8000d32:	4814      	ldr	r0, [pc, #80]	; (8000d84 <printPosition+0x90>)
 8000d34:	f001 ffc1 	bl	8002cba <HAL_UART_Transmit>
	HAL_MAX_DELAY);
	uint8_t positionPower[19] = "";
 8000d38:	2300      	movs	r3, #0
 8000d3a:	603b      	str	r3, [r7, #0]
 8000d3c:	1d3b      	adds	r3, r7, #4
 8000d3e:	2200      	movs	r2, #0
 8000d40:	601a      	str	r2, [r3, #0]
 8000d42:	605a      	str	r2, [r3, #4]
 8000d44:	609a      	str	r2, [r3, #8]
 8000d46:	f8c3 200b 	str.w	r2, [r3, #11]
	sprintf(positionPower, "pY = %2d pX = %2d\r\n", powerY, powerX);
 8000d4a:	4b0f      	ldr	r3, [pc, #60]	; (8000d88 <printPosition+0x94>)
 8000d4c:	681a      	ldr	r2, [r3, #0]
 8000d4e:	4b0f      	ldr	r3, [pc, #60]	; (8000d8c <printPosition+0x98>)
 8000d50:	681b      	ldr	r3, [r3, #0]
 8000d52:	4638      	mov	r0, r7
 8000d54:	490e      	ldr	r1, [pc, #56]	; (8000d90 <printPosition+0x9c>)
 8000d56:	f002 fffb 	bl	8003d50 <siprintf>
	setCurcor(30, 0);
 8000d5a:	2100      	movs	r1, #0
 8000d5c:	201e      	movs	r0, #30
 8000d5e:	f7ff fc17 	bl	8000590 <setCurcor>
	HAL_UART_Transmit(&huart2, positionPower, sizeof(positionPower),
 8000d62:	4639      	mov	r1, r7
 8000d64:	f04f 33ff 	mov.w	r3, #4294967295
 8000d68:	2213      	movs	r2, #19
 8000d6a:	4806      	ldr	r0, [pc, #24]	; (8000d84 <printPosition+0x90>)
 8000d6c:	f001 ffa5 	bl	8002cba <HAL_UART_Transmit>
	HAL_MAX_DELAY);
}
 8000d70:	bf00      	nop
 8000d72:	3728      	adds	r7, #40	; 0x28
 8000d74:	46bd      	mov	sp, r7
 8000d76:	bd80      	pop	{r7, pc}
 8000d78:	20000170 	.word	0x20000170
 8000d7c:	200020bc 	.word	0x200020bc
 8000d80:	08004620 	.word	0x08004620
 8000d84:	20006710 	.word	0x20006710
 8000d88:	20006750 	.word	0x20006750
 8000d8c:	20006754 	.word	0x20006754
 8000d90:	08004634 	.word	0x08004634

08000d94 <printSpeed>:

void printSpeed() {
 8000d94:	b580      	push	{r7, lr}
 8000d96:	b086      	sub	sp, #24
 8000d98:	af00      	add	r7, sp, #0
	uint8_t speed[19] = "";
 8000d9a:	2300      	movs	r3, #0
 8000d9c:	607b      	str	r3, [r7, #4]
 8000d9e:	f107 0308 	add.w	r3, r7, #8
 8000da2:	2200      	movs	r2, #0
 8000da4:	601a      	str	r2, [r3, #0]
 8000da6:	605a      	str	r2, [r3, #4]
 8000da8:	609a      	str	r2, [r3, #8]
 8000daa:	f8c3 200b 	str.w	r2, [r3, #11]
	sprintf(speed, " SPEED = %3d\r\n", gameSpeed);
 8000dae:	4b0b      	ldr	r3, [pc, #44]	; (8000ddc <printSpeed+0x48>)
 8000db0:	681a      	ldr	r2, [r3, #0]
 8000db2:	1d3b      	adds	r3, r7, #4
 8000db4:	490a      	ldr	r1, [pc, #40]	; (8000de0 <printSpeed+0x4c>)
 8000db6:	4618      	mov	r0, r3
 8000db8:	f002 ffca 	bl	8003d50 <siprintf>
	setCurcor(31, 0);
 8000dbc:	2100      	movs	r1, #0
 8000dbe:	201f      	movs	r0, #31
 8000dc0:	f7ff fbe6 	bl	8000590 <setCurcor>
	HAL_UART_Transmit(&huart2, speed, sizeof(speed),
 8000dc4:	1d39      	adds	r1, r7, #4
 8000dc6:	f04f 33ff 	mov.w	r3, #4294967295
 8000dca:	2213      	movs	r2, #19
 8000dcc:	4805      	ldr	r0, [pc, #20]	; (8000de4 <printSpeed+0x50>)
 8000dce:	f001 ff74 	bl	8002cba <HAL_UART_Transmit>
	HAL_MAX_DELAY);
}
 8000dd2:	bf00      	nop
 8000dd4:	3718      	adds	r7, #24
 8000dd6:	46bd      	mov	sp, r7
 8000dd8:	bd80      	pop	{r7, pc}
 8000dda:	bf00      	nop
 8000ddc:	20000000 	.word	0x20000000
 8000de0:	08004648 	.word	0x08004648
 8000de4:	20006710 	.word	0x20006710

08000de8 <printDes>:

void printDes() {
 8000de8:	b580      	push	{r7, lr}
 8000dea:	af00      	add	r7, sp, #0
	printScore();
 8000dec:	f7ff ff0a 	bl	8000c04 <printScore>
	printDir();
 8000df0:	f7ff ff2e 	bl	8000c50 <printDir>
	printPosition();
 8000df4:	f7ff ff7e 	bl	8000cf4 <printPosition>
	printSpeed();
 8000df8:	f7ff ffcc 	bl	8000d94 <printSpeed>
}
 8000dfc:	bf00      	nop
 8000dfe:	bd80      	pop	{r7, pc}

08000e00 <printIns>:

void printIns() {
 8000e00:	b5b0      	push	{r4, r5, r7, lr}
 8000e02:	b096      	sub	sp, #88	; 0x58
 8000e04:	af00      	add	r7, sp, #0
	uint8_t l[] = "a = LEFT";
 8000e06:	4a34      	ldr	r2, [pc, #208]	; (8000ed8 <printIns+0xd8>)
 8000e08:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8000e0c:	ca07      	ldmia	r2, {r0, r1, r2}
 8000e0e:	c303      	stmia	r3!, {r0, r1}
 8000e10:	701a      	strb	r2, [r3, #0]
	setCurcor(27, 60);
 8000e12:	213c      	movs	r1, #60	; 0x3c
 8000e14:	201b      	movs	r0, #27
 8000e16:	f7ff fbbb 	bl	8000590 <setCurcor>
	HAL_UART_Transmit(&huart2, l, sizeof(l),
 8000e1a:	f107 014c 	add.w	r1, r7, #76	; 0x4c
 8000e1e:	f04f 33ff 	mov.w	r3, #4294967295
 8000e22:	2209      	movs	r2, #9
 8000e24:	482d      	ldr	r0, [pc, #180]	; (8000edc <printIns+0xdc>)
 8000e26:	f001 ff48 	bl	8002cba <HAL_UART_Transmit>
	HAL_MAX_DELAY);
	uint8_t u[] = "w = UP";
 8000e2a:	4a2d      	ldr	r2, [pc, #180]	; (8000ee0 <printIns+0xe0>)
 8000e2c:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8000e30:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000e34:	6018      	str	r0, [r3, #0]
 8000e36:	3304      	adds	r3, #4
 8000e38:	8019      	strh	r1, [r3, #0]
 8000e3a:	3302      	adds	r3, #2
 8000e3c:	0c0a      	lsrs	r2, r1, #16
 8000e3e:	701a      	strb	r2, [r3, #0]
	setCurcor(28, 60);
 8000e40:	213c      	movs	r1, #60	; 0x3c
 8000e42:	201c      	movs	r0, #28
 8000e44:	f7ff fba4 	bl	8000590 <setCurcor>
	HAL_UART_Transmit(&huart2, u, sizeof(u),
 8000e48:	f107 0144 	add.w	r1, r7, #68	; 0x44
 8000e4c:	f04f 33ff 	mov.w	r3, #4294967295
 8000e50:	2207      	movs	r2, #7
 8000e52:	4822      	ldr	r0, [pc, #136]	; (8000edc <printIns+0xdc>)
 8000e54:	f001 ff31 	bl	8002cba <HAL_UART_Transmit>
	HAL_MAX_DELAY);
	uint8_t r[] = "d = RIGHT";
 8000e58:	4a22      	ldr	r2, [pc, #136]	; (8000ee4 <printIns+0xe4>)
 8000e5a:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000e5e:	ca07      	ldmia	r2, {r0, r1, r2}
 8000e60:	c303      	stmia	r3!, {r0, r1}
 8000e62:	801a      	strh	r2, [r3, #0]
	setCurcor(29, 60);
 8000e64:	213c      	movs	r1, #60	; 0x3c
 8000e66:	201d      	movs	r0, #29
 8000e68:	f7ff fb92 	bl	8000590 <setCurcor>
	HAL_UART_Transmit(&huart2, r, sizeof(r),
 8000e6c:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8000e70:	f04f 33ff 	mov.w	r3, #4294967295
 8000e74:	220a      	movs	r2, #10
 8000e76:	4819      	ldr	r0, [pc, #100]	; (8000edc <printIns+0xdc>)
 8000e78:	f001 ff1f 	bl	8002cba <HAL_UART_Transmit>
	HAL_MAX_DELAY);
	uint8_t d[] = "s = DOWN";
 8000e7c:	4a1a      	ldr	r2, [pc, #104]	; (8000ee8 <printIns+0xe8>)
 8000e7e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000e82:	ca07      	ldmia	r2, {r0, r1, r2}
 8000e84:	c303      	stmia	r3!, {r0, r1}
 8000e86:	701a      	strb	r2, [r3, #0]
	setCurcor(30, 60);
 8000e88:	213c      	movs	r1, #60	; 0x3c
 8000e8a:	201e      	movs	r0, #30
 8000e8c:	f7ff fb80 	bl	8000590 <setCurcor>
	HAL_UART_Transmit(&huart2, d, sizeof(d),
 8000e90:	f107 012c 	add.w	r1, r7, #44	; 0x2c
 8000e94:	f04f 33ff 	mov.w	r3, #4294967295
 8000e98:	2209      	movs	r2, #9
 8000e9a:	4810      	ldr	r0, [pc, #64]	; (8000edc <printIns+0xdc>)
 8000e9c:	f001 ff0d 	bl	8002cba <HAL_UART_Transmit>
	HAL_MAX_DELAY);
	uint8_t key[] = "Please choose any direction to start";
 8000ea0:	4b12      	ldr	r3, [pc, #72]	; (8000eec <printIns+0xec>)
 8000ea2:	1d3c      	adds	r4, r7, #4
 8000ea4:	461d      	mov	r5, r3
 8000ea6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000ea8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000eaa:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000eac:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000eae:	e895 0003 	ldmia.w	r5, {r0, r1}
 8000eb2:	6020      	str	r0, [r4, #0]
 8000eb4:	3404      	adds	r4, #4
 8000eb6:	7021      	strb	r1, [r4, #0]
	setCurcor(31, 40);
 8000eb8:	2128      	movs	r1, #40	; 0x28
 8000eba:	201f      	movs	r0, #31
 8000ebc:	f7ff fb68 	bl	8000590 <setCurcor>
	HAL_UART_Transmit(&huart2, key, sizeof(key),
 8000ec0:	1d39      	adds	r1, r7, #4
 8000ec2:	f04f 33ff 	mov.w	r3, #4294967295
 8000ec6:	2225      	movs	r2, #37	; 0x25
 8000ec8:	4804      	ldr	r0, [pc, #16]	; (8000edc <printIns+0xdc>)
 8000eca:	f001 fef6 	bl	8002cba <HAL_UART_Transmit>
	HAL_MAX_DELAY);
}
 8000ece:	bf00      	nop
 8000ed0:	3758      	adds	r7, #88	; 0x58
 8000ed2:	46bd      	mov	sp, r7
 8000ed4:	bdb0      	pop	{r4, r5, r7, pc}
 8000ed6:	bf00      	nop
 8000ed8:	08004658 	.word	0x08004658
 8000edc:	20006710 	.word	0x20006710
 8000ee0:	08004664 	.word	0x08004664
 8000ee4:	0800466c 	.word	0x0800466c
 8000ee8:	08004678 	.word	0x08004678
 8000eec:	08004684 	.word	0x08004684

08000ef0 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	b082      	sub	sp, #8
 8000ef4:	af00      	add	r7, sp, #0
 8000ef6:	6078      	str	r0, [r7, #4]
	/* Prevent unused argument(s) compilation warning */
	UNUSED(huart);
	/* NOTE : This function should not be modified, when the callback is needed,
	 the HAL_UART_RxCpltCallback can be implemented in the user file
	 */
	switch (*inputText) {
 8000ef8:	4b35      	ldr	r3, [pc, #212]	; (8000fd0 <HAL_UART_RxCpltCallback+0xe0>)
 8000efa:	781b      	ldrb	r3, [r3, #0]
 8000efc:	3b61      	subs	r3, #97	; 0x61
 8000efe:	2b16      	cmp	r3, #22
 8000f00:	d858      	bhi.n	8000fb4 <HAL_UART_RxCpltCallback+0xc4>
 8000f02:	a201      	add	r2, pc, #4	; (adr r2, 8000f08 <HAL_UART_RxCpltCallback+0x18>)
 8000f04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f08:	08000f65 	.word	0x08000f65
 8000f0c:	08000fb5 	.word	0x08000fb5
 8000f10:	08000fb5 	.word	0x08000fb5
 8000f14:	08000f8d 	.word	0x08000f8d
 8000f18:	08000fb5 	.word	0x08000fb5
 8000f1c:	08000fb5 	.word	0x08000fb5
 8000f20:	08000fb5 	.word	0x08000fb5
 8000f24:	08000fb5 	.word	0x08000fb5
 8000f28:	08000fb5 	.word	0x08000fb5
 8000f2c:	08000fb5 	.word	0x08000fb5
 8000f30:	08000fb5 	.word	0x08000fb5
 8000f34:	08000fb5 	.word	0x08000fb5
 8000f38:	08000fb5 	.word	0x08000fb5
 8000f3c:	08000fb5 	.word	0x08000fb5
 8000f40:	08000fb5 	.word	0x08000fb5
 8000f44:	08000fb5 	.word	0x08000fb5
 8000f48:	08000fb5 	.word	0x08000fb5
 8000f4c:	08000fb5 	.word	0x08000fb5
 8000f50:	08000fa1 	.word	0x08000fa1
 8000f54:	08000fb5 	.word	0x08000fb5
 8000f58:	08000fb5 	.word	0x08000fb5
 8000f5c:	08000fb5 	.word	0x08000fb5
 8000f60:	08000f79 	.word	0x08000f79
	case 'a':
		if (dir == RIGHT)
 8000f64:	4b1b      	ldr	r3, [pc, #108]	; (8000fd4 <HAL_UART_RxCpltCallback+0xe4>)
 8000f66:	781b      	ldrb	r3, [r3, #0]
 8000f68:	2b02      	cmp	r3, #2
 8000f6a:	d025      	beq.n	8000fb8 <HAL_UART_RxCpltCallback+0xc8>
			break;
		dir = LEFT;
 8000f6c:	4b19      	ldr	r3, [pc, #100]	; (8000fd4 <HAL_UART_RxCpltCallback+0xe4>)
 8000f6e:	2201      	movs	r2, #1
 8000f70:	701a      	strb	r2, [r3, #0]
		printDir();
 8000f72:	f7ff fe6d 	bl	8000c50 <printDir>
		break;
 8000f76:	e026      	b.n	8000fc6 <HAL_UART_RxCpltCallback+0xd6>
	case 'w':
		if (dir == DOWN)
 8000f78:	4b16      	ldr	r3, [pc, #88]	; (8000fd4 <HAL_UART_RxCpltCallback+0xe4>)
 8000f7a:	781b      	ldrb	r3, [r3, #0]
 8000f7c:	2b04      	cmp	r3, #4
 8000f7e:	d01d      	beq.n	8000fbc <HAL_UART_RxCpltCallback+0xcc>
			break;
		dir = UP;
 8000f80:	4b14      	ldr	r3, [pc, #80]	; (8000fd4 <HAL_UART_RxCpltCallback+0xe4>)
 8000f82:	2203      	movs	r2, #3
 8000f84:	701a      	strb	r2, [r3, #0]
		printDir();
 8000f86:	f7ff fe63 	bl	8000c50 <printDir>
		break;
 8000f8a:	e01c      	b.n	8000fc6 <HAL_UART_RxCpltCallback+0xd6>
	case 'd':
		if (dir == LEFT)
 8000f8c:	4b11      	ldr	r3, [pc, #68]	; (8000fd4 <HAL_UART_RxCpltCallback+0xe4>)
 8000f8e:	781b      	ldrb	r3, [r3, #0]
 8000f90:	2b01      	cmp	r3, #1
 8000f92:	d015      	beq.n	8000fc0 <HAL_UART_RxCpltCallback+0xd0>
			break;
		dir = RIGHT;
 8000f94:	4b0f      	ldr	r3, [pc, #60]	; (8000fd4 <HAL_UART_RxCpltCallback+0xe4>)
 8000f96:	2202      	movs	r2, #2
 8000f98:	701a      	strb	r2, [r3, #0]
		printDir();
 8000f9a:	f7ff fe59 	bl	8000c50 <printDir>
		break;
 8000f9e:	e012      	b.n	8000fc6 <HAL_UART_RxCpltCallback+0xd6>
	case 's':
		if (dir == UP)
 8000fa0:	4b0c      	ldr	r3, [pc, #48]	; (8000fd4 <HAL_UART_RxCpltCallback+0xe4>)
 8000fa2:	781b      	ldrb	r3, [r3, #0]
 8000fa4:	2b03      	cmp	r3, #3
 8000fa6:	d00d      	beq.n	8000fc4 <HAL_UART_RxCpltCallback+0xd4>
			break;
		dir = DOWN;
 8000fa8:	4b0a      	ldr	r3, [pc, #40]	; (8000fd4 <HAL_UART_RxCpltCallback+0xe4>)
 8000faa:	2204      	movs	r2, #4
 8000fac:	701a      	strb	r2, [r3, #0]
		printDir();
 8000fae:	f7ff fe4f 	bl	8000c50 <printDir>
		break;
 8000fb2:	e008      	b.n	8000fc6 <HAL_UART_RxCpltCallback+0xd6>
	default:
		break;
 8000fb4:	bf00      	nop
 8000fb6:	e006      	b.n	8000fc6 <HAL_UART_RxCpltCallback+0xd6>
			break;
 8000fb8:	bf00      	nop
 8000fba:	e004      	b.n	8000fc6 <HAL_UART_RxCpltCallback+0xd6>
			break;
 8000fbc:	bf00      	nop
 8000fbe:	e002      	b.n	8000fc6 <HAL_UART_RxCpltCallback+0xd6>
			break;
 8000fc0:	bf00      	nop
 8000fc2:	e000      	b.n	8000fc6 <HAL_UART_RxCpltCallback+0xd6>
			break;
 8000fc4:	bf00      	nop
	}
}
 8000fc6:	bf00      	nop
 8000fc8:	3708      	adds	r7, #8
 8000fca:	46bd      	mov	sp, r7
 8000fcc:	bd80      	pop	{r7, pc}
 8000fce:	bf00      	nop
 8000fd0:	2000016c 	.word	0x2000016c
 8000fd4:	200020b8 	.word	0x200020b8

08000fd8 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8000fd8:	b590      	push	{r4, r7, lr}
 8000fda:	b085      	sub	sp, #20
 8000fdc:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000fde:	f000 faeb 	bl	80015b8 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000fe2:	f000 f865 	bl	80010b0 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000fe6:	f000 f917 	bl	8001218 <MX_GPIO_Init>
	MX_DMA_Init();
 8000fea:	f000 f8f5 	bl	80011d8 <MX_DMA_Init>
	MX_USART2_UART_Init();
 8000fee:	f000 f8c9 	bl	8001184 <MX_USART2_UART_Init>
	/* USER CODE BEGIN 2 */
	HAL_UART_Receive_DMA(&huart2, inputText, sizeof(inputText));
 8000ff2:	2201      	movs	r2, #1
 8000ff4:	4928      	ldr	r1, [pc, #160]	; (8001098 <main+0xc0>)
 8000ff6:	4829      	ldr	r0, [pc, #164]	; (800109c <main+0xc4>)
 8000ff8:	f001 fef8 	bl	8002dec <HAL_UART_Receive_DMA>
	srand((unsigned) (time(NULL)));
 8000ffc:	2000      	movs	r0, #0
 8000ffe:	f002 fec7 	bl	8003d90 <time>
 8001002:	4603      	mov	r3, r0
 8001004:	4618      	mov	r0, r3
 8001006:	f002 fe4b 	bl	8003ca0 <srand>
	drawEdge();
 800100a:	f7ff fb85 	bl	8000718 <drawEdge>
	setup();
 800100e:	f7ff fb59 	bl	80006c4 <setup>
	printDes();
 8001012:	f7ff fee9 	bl	8000de8 <printDes>
	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */

	while (!isGameOver) {
 8001016:	e023      	b.n	8001060 <main+0x88>
		/* USER CODE END WHILE */
		move();
 8001018:	f7ff fd94 	bl	8000b44 <move>
		if (dir == LEFT || dir == RIGHT)
 800101c:	4b20      	ldr	r3, [pc, #128]	; (80010a0 <main+0xc8>)
 800101e:	781b      	ldrb	r3, [r3, #0]
 8001020:	2b01      	cmp	r3, #1
 8001022:	d003      	beq.n	800102c <main+0x54>
 8001024:	4b1e      	ldr	r3, [pc, #120]	; (80010a0 <main+0xc8>)
 8001026:	781b      	ldrb	r3, [r3, #0]
 8001028:	2b02      	cmp	r3, #2
 800102a:	d108      	bne.n	800103e <main+0x66>
			HAL_Delay(300 / gameSpeed);
 800102c:	4b1d      	ldr	r3, [pc, #116]	; (80010a4 <main+0xcc>)
 800102e:	681b      	ldr	r3, [r3, #0]
 8001030:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8001034:	fb92 f3f3 	sdiv	r3, r2, r3
 8001038:	4618      	mov	r0, r3
 800103a:	f000 fb2f 	bl	800169c <HAL_Delay>
		if (dir == UP || dir == DOWN)
 800103e:	4b18      	ldr	r3, [pc, #96]	; (80010a0 <main+0xc8>)
 8001040:	781b      	ldrb	r3, [r3, #0]
 8001042:	2b03      	cmp	r3, #3
 8001044:	d003      	beq.n	800104e <main+0x76>
 8001046:	4b16      	ldr	r3, [pc, #88]	; (80010a0 <main+0xc8>)
 8001048:	781b      	ldrb	r3, [r3, #0]
 800104a:	2b04      	cmp	r3, #4
 800104c:	d108      	bne.n	8001060 <main+0x88>
			HAL_Delay(800 / gameSpeed);
 800104e:	4b15      	ldr	r3, [pc, #84]	; (80010a4 <main+0xcc>)
 8001050:	681b      	ldr	r3, [r3, #0]
 8001052:	f44f 7248 	mov.w	r2, #800	; 0x320
 8001056:	fb92 f3f3 	sdiv	r3, r2, r3
 800105a:	4618      	mov	r0, r3
 800105c:	f000 fb1e 	bl	800169c <HAL_Delay>
	while (!isGameOver) {
 8001060:	4b11      	ldr	r3, [pc, #68]	; (80010a8 <main+0xd0>)
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	2b00      	cmp	r3, #0
 8001066:	d0d7      	beq.n	8001018 <main+0x40>
		/* USER CODE BEGIN 3 */
	}
	printDes();
 8001068:	f7ff febe 	bl	8000de8 <printDes>
	uint8_t gameOverText[] = "Game Over !!!\r\n";
 800106c:	4b0f      	ldr	r3, [pc, #60]	; (80010ac <main+0xd4>)
 800106e:	463c      	mov	r4, r7
 8001070:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001072:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	setCurcor(height / 4, width / 2 - 10);
 8001076:	211e      	movs	r1, #30
 8001078:	2006      	movs	r0, #6
 800107a:	f7ff fa89 	bl	8000590 <setCurcor>
	HAL_UART_Transmit(&huart2, gameOverText, sizeof(gameOverText),
 800107e:	4639      	mov	r1, r7
 8001080:	f04f 33ff 	mov.w	r3, #4294967295
 8001084:	2210      	movs	r2, #16
 8001086:	4805      	ldr	r0, [pc, #20]	; (800109c <main+0xc4>)
 8001088:	f001 fe17 	bl	8002cba <HAL_UART_Transmit>
 800108c:	2300      	movs	r3, #0
	HAL_MAX_DELAY);
	/* USER CODE END 3 */
}
 800108e:	4618      	mov	r0, r3
 8001090:	3714      	adds	r7, #20
 8001092:	46bd      	mov	sp, r7
 8001094:	bd90      	pop	{r4, r7, pc}
 8001096:	bf00      	nop
 8001098:	2000016c 	.word	0x2000016c
 800109c:	20006710 	.word	0x20006710
 80010a0:	200020b8 	.word	0x200020b8
 80010a4:	20000000 	.word	0x20000000
 80010a8:	20006758 	.word	0x20006758
 80010ac:	080046ac 	.word	0x080046ac

080010b0 <SystemClock_Config>:

/** -----------------------------------------------------------------------------------
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 80010b0:	b580      	push	{r7, lr}
 80010b2:	b094      	sub	sp, #80	; 0x50
 80010b4:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 80010b6:	f107 0320 	add.w	r3, r7, #32
 80010ba:	2230      	movs	r2, #48	; 0x30
 80010bc:	2100      	movs	r1, #0
 80010be:	4618      	mov	r0, r3
 80010c0:	f002 fde6 	bl	8003c90 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 80010c4:	f107 030c 	add.w	r3, r7, #12
 80010c8:	2200      	movs	r2, #0
 80010ca:	601a      	str	r2, [r3, #0]
 80010cc:	605a      	str	r2, [r3, #4]
 80010ce:	609a      	str	r2, [r3, #8]
 80010d0:	60da      	str	r2, [r3, #12]
 80010d2:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 80010d4:	2300      	movs	r3, #0
 80010d6:	60bb      	str	r3, [r7, #8]
 80010d8:	4b28      	ldr	r3, [pc, #160]	; (800117c <SystemClock_Config+0xcc>)
 80010da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010dc:	4a27      	ldr	r2, [pc, #156]	; (800117c <SystemClock_Config+0xcc>)
 80010de:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80010e2:	6413      	str	r3, [r2, #64]	; 0x40
 80010e4:	4b25      	ldr	r3, [pc, #148]	; (800117c <SystemClock_Config+0xcc>)
 80010e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010e8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80010ec:	60bb      	str	r3, [r7, #8]
 80010ee:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80010f0:	2300      	movs	r3, #0
 80010f2:	607b      	str	r3, [r7, #4]
 80010f4:	4b22      	ldr	r3, [pc, #136]	; (8001180 <SystemClock_Config+0xd0>)
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	4a21      	ldr	r2, [pc, #132]	; (8001180 <SystemClock_Config+0xd0>)
 80010fa:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80010fe:	6013      	str	r3, [r2, #0]
 8001100:	4b1f      	ldr	r3, [pc, #124]	; (8001180 <SystemClock_Config+0xd0>)
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001108:	607b      	str	r3, [r7, #4]
 800110a:	687b      	ldr	r3, [r7, #4]
	/** Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800110c:	2302      	movs	r3, #2
 800110e:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001110:	2301      	movs	r3, #1
 8001112:	62fb      	str	r3, [r7, #44]	; 0x2c
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001114:	2310      	movs	r3, #16
 8001116:	633b      	str	r3, [r7, #48]	; 0x30
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001118:	2302      	movs	r3, #2
 800111a:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800111c:	2300      	movs	r3, #0
 800111e:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLM = 16;
 8001120:	2310      	movs	r3, #16
 8001122:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLN = 336;
 8001124:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8001128:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800112a:	2304      	movs	r3, #4
 800112c:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLQ = 4;
 800112e:	2304      	movs	r3, #4
 8001130:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8001132:	f107 0320 	add.w	r3, r7, #32
 8001136:	4618      	mov	r0, r3
 8001138:	f001 f910 	bl	800235c <HAL_RCC_OscConfig>
 800113c:	4603      	mov	r3, r0
 800113e:	2b00      	cmp	r3, #0
 8001140:	d001      	beq.n	8001146 <SystemClock_Config+0x96>
		Error_Handler();
 8001142:	f000 f8d9 	bl	80012f8 <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8001146:	230f      	movs	r3, #15
 8001148:	60fb      	str	r3, [r7, #12]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800114a:	2302      	movs	r3, #2
 800114c:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800114e:	2300      	movs	r3, #0
 8001150:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001152:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001156:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001158:	2300      	movs	r3, #0
 800115a:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 800115c:	f107 030c 	add.w	r3, r7, #12
 8001160:	2102      	movs	r1, #2
 8001162:	4618      	mov	r0, r3
 8001164:	f001 fb6a 	bl	800283c <HAL_RCC_ClockConfig>
 8001168:	4603      	mov	r3, r0
 800116a:	2b00      	cmp	r3, #0
 800116c:	d001      	beq.n	8001172 <SystemClock_Config+0xc2>
		Error_Handler();
 800116e:	f000 f8c3 	bl	80012f8 <Error_Handler>
	}
}
 8001172:	bf00      	nop
 8001174:	3750      	adds	r7, #80	; 0x50
 8001176:	46bd      	mov	sp, r7
 8001178:	bd80      	pop	{r7, pc}
 800117a:	bf00      	nop
 800117c:	40023800 	.word	0x40023800
 8001180:	40007000 	.word	0x40007000

08001184 <MX_USART2_UART_Init>:
/**
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void) {
 8001184:	b580      	push	{r7, lr}
 8001186:	af00      	add	r7, sp, #0
	/* USER CODE END USART2_Init 0 */

	/* USER CODE BEGIN USART2_Init 1 */

	/* USER CODE END USART2_Init 1 */
	huart2.Instance = USART2;
 8001188:	4b11      	ldr	r3, [pc, #68]	; (80011d0 <MX_USART2_UART_Init+0x4c>)
 800118a:	4a12      	ldr	r2, [pc, #72]	; (80011d4 <MX_USART2_UART_Init+0x50>)
 800118c:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 800118e:	4b10      	ldr	r3, [pc, #64]	; (80011d0 <MX_USART2_UART_Init+0x4c>)
 8001190:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001194:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001196:	4b0e      	ldr	r3, [pc, #56]	; (80011d0 <MX_USART2_UART_Init+0x4c>)
 8001198:	2200      	movs	r2, #0
 800119a:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 800119c:	4b0c      	ldr	r3, [pc, #48]	; (80011d0 <MX_USART2_UART_Init+0x4c>)
 800119e:	2200      	movs	r2, #0
 80011a0:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 80011a2:	4b0b      	ldr	r3, [pc, #44]	; (80011d0 <MX_USART2_UART_Init+0x4c>)
 80011a4:	2200      	movs	r2, #0
 80011a6:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 80011a8:	4b09      	ldr	r3, [pc, #36]	; (80011d0 <MX_USART2_UART_Init+0x4c>)
 80011aa:	220c      	movs	r2, #12
 80011ac:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80011ae:	4b08      	ldr	r3, [pc, #32]	; (80011d0 <MX_USART2_UART_Init+0x4c>)
 80011b0:	2200      	movs	r2, #0
 80011b2:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80011b4:	4b06      	ldr	r3, [pc, #24]	; (80011d0 <MX_USART2_UART_Init+0x4c>)
 80011b6:	2200      	movs	r2, #0
 80011b8:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart2) != HAL_OK) {
 80011ba:	4805      	ldr	r0, [pc, #20]	; (80011d0 <MX_USART2_UART_Init+0x4c>)
 80011bc:	f001 fd30 	bl	8002c20 <HAL_UART_Init>
 80011c0:	4603      	mov	r3, r0
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	d001      	beq.n	80011ca <MX_USART2_UART_Init+0x46>
		Error_Handler();
 80011c6:	f000 f897 	bl	80012f8 <Error_Handler>
	}
	/* USER CODE BEGIN USART2_Init 2 */

	/* USER CODE END USART2_Init 2 */

}
 80011ca:	bf00      	nop
 80011cc:	bd80      	pop	{r7, pc}
 80011ce:	bf00      	nop
 80011d0:	20006710 	.word	0x20006710
 80011d4:	40004400 	.word	0x40004400

080011d8 <MX_DMA_Init>:

/** 
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void) {
 80011d8:	b580      	push	{r7, lr}
 80011da:	b082      	sub	sp, #8
 80011dc:	af00      	add	r7, sp, #0

	/* DMA controller clock enable */
	__HAL_RCC_DMA1_CLK_ENABLE();
 80011de:	2300      	movs	r3, #0
 80011e0:	607b      	str	r3, [r7, #4]
 80011e2:	4b0c      	ldr	r3, [pc, #48]	; (8001214 <MX_DMA_Init+0x3c>)
 80011e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011e6:	4a0b      	ldr	r2, [pc, #44]	; (8001214 <MX_DMA_Init+0x3c>)
 80011e8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80011ec:	6313      	str	r3, [r2, #48]	; 0x30
 80011ee:	4b09      	ldr	r3, [pc, #36]	; (8001214 <MX_DMA_Init+0x3c>)
 80011f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011f2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80011f6:	607b      	str	r3, [r7, #4]
 80011f8:	687b      	ldr	r3, [r7, #4]

	/* DMA interrupt init */
	/* DMA1_Stream5_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 80011fa:	2200      	movs	r2, #0
 80011fc:	2100      	movs	r1, #0
 80011fe:	2010      	movs	r0, #16
 8001200:	f000 fb49 	bl	8001896 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8001204:	2010      	movs	r0, #16
 8001206:	f000 fb62 	bl	80018ce <HAL_NVIC_EnableIRQ>

}
 800120a:	bf00      	nop
 800120c:	3708      	adds	r7, #8
 800120e:	46bd      	mov	sp, r7
 8001210:	bd80      	pop	{r7, pc}
 8001212:	bf00      	nop
 8001214:	40023800 	.word	0x40023800

08001218 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8001218:	b580      	push	{r7, lr}
 800121a:	b08a      	sub	sp, #40	; 0x28
 800121c:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 800121e:	f107 0314 	add.w	r3, r7, #20
 8001222:	2200      	movs	r2, #0
 8001224:	601a      	str	r2, [r3, #0]
 8001226:	605a      	str	r2, [r3, #4]
 8001228:	609a      	str	r2, [r3, #8]
 800122a:	60da      	str	r2, [r3, #12]
 800122c:	611a      	str	r2, [r3, #16]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 800122e:	2300      	movs	r3, #0
 8001230:	613b      	str	r3, [r7, #16]
 8001232:	4b2d      	ldr	r3, [pc, #180]	; (80012e8 <MX_GPIO_Init+0xd0>)
 8001234:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001236:	4a2c      	ldr	r2, [pc, #176]	; (80012e8 <MX_GPIO_Init+0xd0>)
 8001238:	f043 0304 	orr.w	r3, r3, #4
 800123c:	6313      	str	r3, [r2, #48]	; 0x30
 800123e:	4b2a      	ldr	r3, [pc, #168]	; (80012e8 <MX_GPIO_Init+0xd0>)
 8001240:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001242:	f003 0304 	and.w	r3, r3, #4
 8001246:	613b      	str	r3, [r7, #16]
 8001248:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 800124a:	2300      	movs	r3, #0
 800124c:	60fb      	str	r3, [r7, #12]
 800124e:	4b26      	ldr	r3, [pc, #152]	; (80012e8 <MX_GPIO_Init+0xd0>)
 8001250:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001252:	4a25      	ldr	r2, [pc, #148]	; (80012e8 <MX_GPIO_Init+0xd0>)
 8001254:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001258:	6313      	str	r3, [r2, #48]	; 0x30
 800125a:	4b23      	ldr	r3, [pc, #140]	; (80012e8 <MX_GPIO_Init+0xd0>)
 800125c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800125e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001262:	60fb      	str	r3, [r7, #12]
 8001264:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8001266:	2300      	movs	r3, #0
 8001268:	60bb      	str	r3, [r7, #8]
 800126a:	4b1f      	ldr	r3, [pc, #124]	; (80012e8 <MX_GPIO_Init+0xd0>)
 800126c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800126e:	4a1e      	ldr	r2, [pc, #120]	; (80012e8 <MX_GPIO_Init+0xd0>)
 8001270:	f043 0301 	orr.w	r3, r3, #1
 8001274:	6313      	str	r3, [r2, #48]	; 0x30
 8001276:	4b1c      	ldr	r3, [pc, #112]	; (80012e8 <MX_GPIO_Init+0xd0>)
 8001278:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800127a:	f003 0301 	and.w	r3, r3, #1
 800127e:	60bb      	str	r3, [r7, #8]
 8001280:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001282:	2300      	movs	r3, #0
 8001284:	607b      	str	r3, [r7, #4]
 8001286:	4b18      	ldr	r3, [pc, #96]	; (80012e8 <MX_GPIO_Init+0xd0>)
 8001288:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800128a:	4a17      	ldr	r2, [pc, #92]	; (80012e8 <MX_GPIO_Init+0xd0>)
 800128c:	f043 0302 	orr.w	r3, r3, #2
 8001290:	6313      	str	r3, [r2, #48]	; 0x30
 8001292:	4b15      	ldr	r3, [pc, #84]	; (80012e8 <MX_GPIO_Init+0xd0>)
 8001294:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001296:	f003 0302 	and.w	r3, r3, #2
 800129a:	607b      	str	r3, [r7, #4]
 800129c:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800129e:	2200      	movs	r2, #0
 80012a0:	2120      	movs	r1, #32
 80012a2:	4812      	ldr	r0, [pc, #72]	; (80012ec <MX_GPIO_Init+0xd4>)
 80012a4:	f001 f840 	bl	8002328 <HAL_GPIO_WritePin>

	/*Configure GPIO pin : B1_Pin */
	GPIO_InitStruct.Pin = B1_Pin;
 80012a8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80012ac:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80012ae:	4b10      	ldr	r3, [pc, #64]	; (80012f0 <MX_GPIO_Init+0xd8>)
 80012b0:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012b2:	2300      	movs	r3, #0
 80012b4:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80012b6:	f107 0314 	add.w	r3, r7, #20
 80012ba:	4619      	mov	r1, r3
 80012bc:	480d      	ldr	r0, [pc, #52]	; (80012f4 <MX_GPIO_Init+0xdc>)
 80012be:	f000 feb1 	bl	8002024 <HAL_GPIO_Init>

	/*Configure GPIO pin : LD2_Pin */
	GPIO_InitStruct.Pin = LD2_Pin;
 80012c2:	2320      	movs	r3, #32
 80012c4:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012c6:	2301      	movs	r3, #1
 80012c8:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012ca:	2300      	movs	r3, #0
 80012cc:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012ce:	2300      	movs	r3, #0
 80012d0:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80012d2:	f107 0314 	add.w	r3, r7, #20
 80012d6:	4619      	mov	r1, r3
 80012d8:	4804      	ldr	r0, [pc, #16]	; (80012ec <MX_GPIO_Init+0xd4>)
 80012da:	f000 fea3 	bl	8002024 <HAL_GPIO_Init>

}
 80012de:	bf00      	nop
 80012e0:	3728      	adds	r7, #40	; 0x28
 80012e2:	46bd      	mov	sp, r7
 80012e4:	bd80      	pop	{r7, pc}
 80012e6:	bf00      	nop
 80012e8:	40023800 	.word	0x40023800
 80012ec:	40020000 	.word	0x40020000
 80012f0:	10210000 	.word	0x10210000
 80012f4:	40020800 	.word	0x40020800

080012f8 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 80012f8:	b480      	push	{r7}
 80012fa:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

	/* USER CODE END Error_Handler_Debug */
}
 80012fc:	bf00      	nop
 80012fe:	46bd      	mov	sp, r7
 8001300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001304:	4770      	bx	lr
	...

08001308 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001308:	b580      	push	{r7, lr}
 800130a:	b082      	sub	sp, #8
 800130c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800130e:	2300      	movs	r3, #0
 8001310:	607b      	str	r3, [r7, #4]
 8001312:	4b10      	ldr	r3, [pc, #64]	; (8001354 <HAL_MspInit+0x4c>)
 8001314:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001316:	4a0f      	ldr	r2, [pc, #60]	; (8001354 <HAL_MspInit+0x4c>)
 8001318:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800131c:	6453      	str	r3, [r2, #68]	; 0x44
 800131e:	4b0d      	ldr	r3, [pc, #52]	; (8001354 <HAL_MspInit+0x4c>)
 8001320:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001322:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001326:	607b      	str	r3, [r7, #4]
 8001328:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800132a:	2300      	movs	r3, #0
 800132c:	603b      	str	r3, [r7, #0]
 800132e:	4b09      	ldr	r3, [pc, #36]	; (8001354 <HAL_MspInit+0x4c>)
 8001330:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001332:	4a08      	ldr	r2, [pc, #32]	; (8001354 <HAL_MspInit+0x4c>)
 8001334:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001338:	6413      	str	r3, [r2, #64]	; 0x40
 800133a:	4b06      	ldr	r3, [pc, #24]	; (8001354 <HAL_MspInit+0x4c>)
 800133c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800133e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001342:	603b      	str	r3, [r7, #0]
 8001344:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001346:	2007      	movs	r0, #7
 8001348:	f000 fa9a 	bl	8001880 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800134c:	bf00      	nop
 800134e:	3708      	adds	r7, #8
 8001350:	46bd      	mov	sp, r7
 8001352:	bd80      	pop	{r7, pc}
 8001354:	40023800 	.word	0x40023800

08001358 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001358:	b580      	push	{r7, lr}
 800135a:	b08a      	sub	sp, #40	; 0x28
 800135c:	af00      	add	r7, sp, #0
 800135e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001360:	f107 0314 	add.w	r3, r7, #20
 8001364:	2200      	movs	r2, #0
 8001366:	601a      	str	r2, [r3, #0]
 8001368:	605a      	str	r2, [r3, #4]
 800136a:	609a      	str	r2, [r3, #8]
 800136c:	60da      	str	r2, [r3, #12]
 800136e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	4a34      	ldr	r2, [pc, #208]	; (8001448 <HAL_UART_MspInit+0xf0>)
 8001376:	4293      	cmp	r3, r2
 8001378:	d162      	bne.n	8001440 <HAL_UART_MspInit+0xe8>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800137a:	2300      	movs	r3, #0
 800137c:	613b      	str	r3, [r7, #16]
 800137e:	4b33      	ldr	r3, [pc, #204]	; (800144c <HAL_UART_MspInit+0xf4>)
 8001380:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001382:	4a32      	ldr	r2, [pc, #200]	; (800144c <HAL_UART_MspInit+0xf4>)
 8001384:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001388:	6413      	str	r3, [r2, #64]	; 0x40
 800138a:	4b30      	ldr	r3, [pc, #192]	; (800144c <HAL_UART_MspInit+0xf4>)
 800138c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800138e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001392:	613b      	str	r3, [r7, #16]
 8001394:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001396:	2300      	movs	r3, #0
 8001398:	60fb      	str	r3, [r7, #12]
 800139a:	4b2c      	ldr	r3, [pc, #176]	; (800144c <HAL_UART_MspInit+0xf4>)
 800139c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800139e:	4a2b      	ldr	r2, [pc, #172]	; (800144c <HAL_UART_MspInit+0xf4>)
 80013a0:	f043 0301 	orr.w	r3, r3, #1
 80013a4:	6313      	str	r3, [r2, #48]	; 0x30
 80013a6:	4b29      	ldr	r3, [pc, #164]	; (800144c <HAL_UART_MspInit+0xf4>)
 80013a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013aa:	f003 0301 	and.w	r3, r3, #1
 80013ae:	60fb      	str	r3, [r7, #12]
 80013b0:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80013b2:	230c      	movs	r3, #12
 80013b4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013b6:	2302      	movs	r3, #2
 80013b8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013ba:	2300      	movs	r3, #0
 80013bc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013be:	2303      	movs	r3, #3
 80013c0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80013c2:	2307      	movs	r3, #7
 80013c4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013c6:	f107 0314 	add.w	r3, r7, #20
 80013ca:	4619      	mov	r1, r3
 80013cc:	4820      	ldr	r0, [pc, #128]	; (8001450 <HAL_UART_MspInit+0xf8>)
 80013ce:	f000 fe29 	bl	8002024 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream5;
 80013d2:	4b20      	ldr	r3, [pc, #128]	; (8001454 <HAL_UART_MspInit+0xfc>)
 80013d4:	4a20      	ldr	r2, [pc, #128]	; (8001458 <HAL_UART_MspInit+0x100>)
 80013d6:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 80013d8:	4b1e      	ldr	r3, [pc, #120]	; (8001454 <HAL_UART_MspInit+0xfc>)
 80013da:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80013de:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80013e0:	4b1c      	ldr	r3, [pc, #112]	; (8001454 <HAL_UART_MspInit+0xfc>)
 80013e2:	2200      	movs	r2, #0
 80013e4:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80013e6:	4b1b      	ldr	r3, [pc, #108]	; (8001454 <HAL_UART_MspInit+0xfc>)
 80013e8:	2200      	movs	r2, #0
 80013ea:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80013ec:	4b19      	ldr	r3, [pc, #100]	; (8001454 <HAL_UART_MspInit+0xfc>)
 80013ee:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80013f2:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80013f4:	4b17      	ldr	r3, [pc, #92]	; (8001454 <HAL_UART_MspInit+0xfc>)
 80013f6:	2200      	movs	r2, #0
 80013f8:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80013fa:	4b16      	ldr	r3, [pc, #88]	; (8001454 <HAL_UART_MspInit+0xfc>)
 80013fc:	2200      	movs	r2, #0
 80013fe:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 8001400:	4b14      	ldr	r3, [pc, #80]	; (8001454 <HAL_UART_MspInit+0xfc>)
 8001402:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001406:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001408:	4b12      	ldr	r3, [pc, #72]	; (8001454 <HAL_UART_MspInit+0xfc>)
 800140a:	2200      	movs	r2, #0
 800140c:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800140e:	4b11      	ldr	r3, [pc, #68]	; (8001454 <HAL_UART_MspInit+0xfc>)
 8001410:	2200      	movs	r2, #0
 8001412:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8001414:	480f      	ldr	r0, [pc, #60]	; (8001454 <HAL_UART_MspInit+0xfc>)
 8001416:	f000 fa75 	bl	8001904 <HAL_DMA_Init>
 800141a:	4603      	mov	r3, r0
 800141c:	2b00      	cmp	r3, #0
 800141e:	d001      	beq.n	8001424 <HAL_UART_MspInit+0xcc>
    {
      Error_Handler();
 8001420:	f7ff ff6a 	bl	80012f8 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	4a0b      	ldr	r2, [pc, #44]	; (8001454 <HAL_UART_MspInit+0xfc>)
 8001428:	635a      	str	r2, [r3, #52]	; 0x34
 800142a:	4a0a      	ldr	r2, [pc, #40]	; (8001454 <HAL_UART_MspInit+0xfc>)
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001430:	2200      	movs	r2, #0
 8001432:	2100      	movs	r1, #0
 8001434:	2026      	movs	r0, #38	; 0x26
 8001436:	f000 fa2e 	bl	8001896 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800143a:	2026      	movs	r0, #38	; 0x26
 800143c:	f000 fa47 	bl	80018ce <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001440:	bf00      	nop
 8001442:	3728      	adds	r7, #40	; 0x28
 8001444:	46bd      	mov	sp, r7
 8001446:	bd80      	pop	{r7, pc}
 8001448:	40004400 	.word	0x40004400
 800144c:	40023800 	.word	0x40023800
 8001450:	40020000 	.word	0x40020000
 8001454:	2000010c 	.word	0x2000010c
 8001458:	40026088 	.word	0x40026088

0800145c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800145c:	b480      	push	{r7}
 800145e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001460:	bf00      	nop
 8001462:	46bd      	mov	sp, r7
 8001464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001468:	4770      	bx	lr

0800146a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800146a:	b480      	push	{r7}
 800146c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800146e:	e7fe      	b.n	800146e <HardFault_Handler+0x4>

08001470 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001470:	b480      	push	{r7}
 8001472:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001474:	e7fe      	b.n	8001474 <MemManage_Handler+0x4>

08001476 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001476:	b480      	push	{r7}
 8001478:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800147a:	e7fe      	b.n	800147a <BusFault_Handler+0x4>

0800147c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800147c:	b480      	push	{r7}
 800147e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001480:	e7fe      	b.n	8001480 <UsageFault_Handler+0x4>

08001482 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001482:	b480      	push	{r7}
 8001484:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001486:	bf00      	nop
 8001488:	46bd      	mov	sp, r7
 800148a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800148e:	4770      	bx	lr

08001490 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001490:	b480      	push	{r7}
 8001492:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001494:	bf00      	nop
 8001496:	46bd      	mov	sp, r7
 8001498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800149c:	4770      	bx	lr

0800149e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800149e:	b480      	push	{r7}
 80014a0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80014a2:	bf00      	nop
 80014a4:	46bd      	mov	sp, r7
 80014a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014aa:	4770      	bx	lr

080014ac <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80014ac:	b580      	push	{r7, lr}
 80014ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80014b0:	f000 f8d4 	bl	800165c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80014b4:	bf00      	nop
 80014b6:	bd80      	pop	{r7, pc}

080014b8 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 80014b8:	b580      	push	{r7, lr}
 80014ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 80014bc:	4802      	ldr	r0, [pc, #8]	; (80014c8 <DMA1_Stream5_IRQHandler+0x10>)
 80014be:	f000 fb49 	bl	8001b54 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 80014c2:	bf00      	nop
 80014c4:	bd80      	pop	{r7, pc}
 80014c6:	bf00      	nop
 80014c8:	2000010c 	.word	0x2000010c

080014cc <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80014cc:	b580      	push	{r7, lr}
 80014ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80014d0:	4802      	ldr	r0, [pc, #8]	; (80014dc <USART2_IRQHandler+0x10>)
 80014d2:	f001 fd0b 	bl	8002eec <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80014d6:	bf00      	nop
 80014d8:	bd80      	pop	{r7, pc}
 80014da:	bf00      	nop
 80014dc:	20006710 	.word	0x20006710

080014e0 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 80014e0:	b580      	push	{r7, lr}
 80014e2:	b084      	sub	sp, #16
 80014e4:	af00      	add	r7, sp, #0
 80014e6:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80014e8:	4b11      	ldr	r3, [pc, #68]	; (8001530 <_sbrk+0x50>)
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	d102      	bne.n	80014f6 <_sbrk+0x16>
		heap_end = &end;
 80014f0:	4b0f      	ldr	r3, [pc, #60]	; (8001530 <_sbrk+0x50>)
 80014f2:	4a10      	ldr	r2, [pc, #64]	; (8001534 <_sbrk+0x54>)
 80014f4:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 80014f6:	4b0e      	ldr	r3, [pc, #56]	; (8001530 <_sbrk+0x50>)
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 80014fc:	4b0c      	ldr	r3, [pc, #48]	; (8001530 <_sbrk+0x50>)
 80014fe:	681a      	ldr	r2, [r3, #0]
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	4413      	add	r3, r2
 8001504:	466a      	mov	r2, sp
 8001506:	4293      	cmp	r3, r2
 8001508:	d907      	bls.n	800151a <_sbrk+0x3a>
	{
		errno = ENOMEM;
 800150a:	f002 fb97 	bl	8003c3c <__errno>
 800150e:	4602      	mov	r2, r0
 8001510:	230c      	movs	r3, #12
 8001512:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8001514:	f04f 33ff 	mov.w	r3, #4294967295
 8001518:	e006      	b.n	8001528 <_sbrk+0x48>
	}

	heap_end += incr;
 800151a:	4b05      	ldr	r3, [pc, #20]	; (8001530 <_sbrk+0x50>)
 800151c:	681a      	ldr	r2, [r3, #0]
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	4413      	add	r3, r2
 8001522:	4a03      	ldr	r2, [pc, #12]	; (8001530 <_sbrk+0x50>)
 8001524:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8001526:	68fb      	ldr	r3, [r7, #12]
}
 8001528:	4618      	mov	r0, r3
 800152a:	3710      	adds	r7, #16
 800152c:	46bd      	mov	sp, r7
 800152e:	bd80      	pop	{r7, pc}
 8001530:	20000100 	.word	0x20000100
 8001534:	20006770 	.word	0x20006770

08001538 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001538:	b480      	push	{r7}
 800153a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800153c:	4b08      	ldr	r3, [pc, #32]	; (8001560 <SystemInit+0x28>)
 800153e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001542:	4a07      	ldr	r2, [pc, #28]	; (8001560 <SystemInit+0x28>)
 8001544:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001548:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800154c:	4b04      	ldr	r3, [pc, #16]	; (8001560 <SystemInit+0x28>)
 800154e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001552:	609a      	str	r2, [r3, #8]
#endif
}
 8001554:	bf00      	nop
 8001556:	46bd      	mov	sp, r7
 8001558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800155c:	4770      	bx	lr
 800155e:	bf00      	nop
 8001560:	e000ed00 	.word	0xe000ed00

08001564 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001564:	f8df d034 	ldr.w	sp, [pc, #52]	; 800159c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001568:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800156a:	e003      	b.n	8001574 <LoopCopyDataInit>

0800156c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800156c:	4b0c      	ldr	r3, [pc, #48]	; (80015a0 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800156e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001570:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8001572:	3104      	adds	r1, #4

08001574 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001574:	480b      	ldr	r0, [pc, #44]	; (80015a4 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8001576:	4b0c      	ldr	r3, [pc, #48]	; (80015a8 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001578:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800157a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800157c:	d3f6      	bcc.n	800156c <CopyDataInit>
  ldr  r2, =_sbss
 800157e:	4a0b      	ldr	r2, [pc, #44]	; (80015ac <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001580:	e002      	b.n	8001588 <LoopFillZerobss>

08001582 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8001582:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001584:	f842 3b04 	str.w	r3, [r2], #4

08001588 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001588:	4b09      	ldr	r3, [pc, #36]	; (80015b0 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800158a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800158c:	d3f9      	bcc.n	8001582 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800158e:	f7ff ffd3 	bl	8001538 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001592:	f002 fb59 	bl	8003c48 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001596:	f7ff fd1f 	bl	8000fd8 <main>
  bx  lr    
 800159a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 800159c:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 80015a0:	08004720 	.word	0x08004720
  ldr  r0, =_sdata
 80015a4:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80015a8:	200000e4 	.word	0x200000e4
  ldr  r2, =_sbss
 80015ac:	200000e4 	.word	0x200000e4
  ldr  r3, = _ebss
 80015b0:	2000676c 	.word	0x2000676c

080015b4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80015b4:	e7fe      	b.n	80015b4 <ADC_IRQHandler>
	...

080015b8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80015b8:	b580      	push	{r7, lr}
 80015ba:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80015bc:	4b0e      	ldr	r3, [pc, #56]	; (80015f8 <HAL_Init+0x40>)
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	4a0d      	ldr	r2, [pc, #52]	; (80015f8 <HAL_Init+0x40>)
 80015c2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80015c6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80015c8:	4b0b      	ldr	r3, [pc, #44]	; (80015f8 <HAL_Init+0x40>)
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	4a0a      	ldr	r2, [pc, #40]	; (80015f8 <HAL_Init+0x40>)
 80015ce:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80015d2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80015d4:	4b08      	ldr	r3, [pc, #32]	; (80015f8 <HAL_Init+0x40>)
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	4a07      	ldr	r2, [pc, #28]	; (80015f8 <HAL_Init+0x40>)
 80015da:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80015de:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80015e0:	2003      	movs	r0, #3
 80015e2:	f000 f94d 	bl	8001880 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80015e6:	2000      	movs	r0, #0
 80015e8:	f000 f808 	bl	80015fc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80015ec:	f7ff fe8c 	bl	8001308 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80015f0:	2300      	movs	r3, #0
}
 80015f2:	4618      	mov	r0, r3
 80015f4:	bd80      	pop	{r7, pc}
 80015f6:	bf00      	nop
 80015f8:	40023c00 	.word	0x40023c00

080015fc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80015fc:	b580      	push	{r7, lr}
 80015fe:	b082      	sub	sp, #8
 8001600:	af00      	add	r7, sp, #0
 8001602:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001604:	4b12      	ldr	r3, [pc, #72]	; (8001650 <HAL_InitTick+0x54>)
 8001606:	681a      	ldr	r2, [r3, #0]
 8001608:	4b12      	ldr	r3, [pc, #72]	; (8001654 <HAL_InitTick+0x58>)
 800160a:	781b      	ldrb	r3, [r3, #0]
 800160c:	4619      	mov	r1, r3
 800160e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001612:	fbb3 f3f1 	udiv	r3, r3, r1
 8001616:	fbb2 f3f3 	udiv	r3, r2, r3
 800161a:	4618      	mov	r0, r3
 800161c:	f000 f965 	bl	80018ea <HAL_SYSTICK_Config>
 8001620:	4603      	mov	r3, r0
 8001622:	2b00      	cmp	r3, #0
 8001624:	d001      	beq.n	800162a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001626:	2301      	movs	r3, #1
 8001628:	e00e      	b.n	8001648 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	2b0f      	cmp	r3, #15
 800162e:	d80a      	bhi.n	8001646 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001630:	2200      	movs	r2, #0
 8001632:	6879      	ldr	r1, [r7, #4]
 8001634:	f04f 30ff 	mov.w	r0, #4294967295
 8001638:	f000 f92d 	bl	8001896 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800163c:	4a06      	ldr	r2, [pc, #24]	; (8001658 <HAL_InitTick+0x5c>)
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001642:	2300      	movs	r3, #0
 8001644:	e000      	b.n	8001648 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001646:	2301      	movs	r3, #1
}
 8001648:	4618      	mov	r0, r3
 800164a:	3708      	adds	r7, #8
 800164c:	46bd      	mov	sp, r7
 800164e:	bd80      	pop	{r7, pc}
 8001650:	20000074 	.word	0x20000074
 8001654:	2000007c 	.word	0x2000007c
 8001658:	20000078 	.word	0x20000078

0800165c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800165c:	b480      	push	{r7}
 800165e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001660:	4b06      	ldr	r3, [pc, #24]	; (800167c <HAL_IncTick+0x20>)
 8001662:	781b      	ldrb	r3, [r3, #0]
 8001664:	461a      	mov	r2, r3
 8001666:	4b06      	ldr	r3, [pc, #24]	; (8001680 <HAL_IncTick+0x24>)
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	4413      	add	r3, r2
 800166c:	4a04      	ldr	r2, [pc, #16]	; (8001680 <HAL_IncTick+0x24>)
 800166e:	6013      	str	r3, [r2, #0]
}
 8001670:	bf00      	nop
 8001672:	46bd      	mov	sp, r7
 8001674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001678:	4770      	bx	lr
 800167a:	bf00      	nop
 800167c:	2000007c 	.word	0x2000007c
 8001680:	20006764 	.word	0x20006764

08001684 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001684:	b480      	push	{r7}
 8001686:	af00      	add	r7, sp, #0
  return uwTick;
 8001688:	4b03      	ldr	r3, [pc, #12]	; (8001698 <HAL_GetTick+0x14>)
 800168a:	681b      	ldr	r3, [r3, #0]
}
 800168c:	4618      	mov	r0, r3
 800168e:	46bd      	mov	sp, r7
 8001690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001694:	4770      	bx	lr
 8001696:	bf00      	nop
 8001698:	20006764 	.word	0x20006764

0800169c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800169c:	b580      	push	{r7, lr}
 800169e:	b084      	sub	sp, #16
 80016a0:	af00      	add	r7, sp, #0
 80016a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80016a4:	f7ff ffee 	bl	8001684 <HAL_GetTick>
 80016a8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80016ae:	68fb      	ldr	r3, [r7, #12]
 80016b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80016b4:	d005      	beq.n	80016c2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80016b6:	4b09      	ldr	r3, [pc, #36]	; (80016dc <HAL_Delay+0x40>)
 80016b8:	781b      	ldrb	r3, [r3, #0]
 80016ba:	461a      	mov	r2, r3
 80016bc:	68fb      	ldr	r3, [r7, #12]
 80016be:	4413      	add	r3, r2
 80016c0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80016c2:	bf00      	nop
 80016c4:	f7ff ffde 	bl	8001684 <HAL_GetTick>
 80016c8:	4602      	mov	r2, r0
 80016ca:	68bb      	ldr	r3, [r7, #8]
 80016cc:	1ad3      	subs	r3, r2, r3
 80016ce:	68fa      	ldr	r2, [r7, #12]
 80016d0:	429a      	cmp	r2, r3
 80016d2:	d8f7      	bhi.n	80016c4 <HAL_Delay+0x28>
  {
  }
}
 80016d4:	bf00      	nop
 80016d6:	3710      	adds	r7, #16
 80016d8:	46bd      	mov	sp, r7
 80016da:	bd80      	pop	{r7, pc}
 80016dc:	2000007c 	.word	0x2000007c

080016e0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80016e0:	b480      	push	{r7}
 80016e2:	b085      	sub	sp, #20
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	f003 0307 	and.w	r3, r3, #7
 80016ee:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80016f0:	4b0c      	ldr	r3, [pc, #48]	; (8001724 <__NVIC_SetPriorityGrouping+0x44>)
 80016f2:	68db      	ldr	r3, [r3, #12]
 80016f4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80016f6:	68ba      	ldr	r2, [r7, #8]
 80016f8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80016fc:	4013      	ands	r3, r2
 80016fe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001700:	68fb      	ldr	r3, [r7, #12]
 8001702:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001704:	68bb      	ldr	r3, [r7, #8]
 8001706:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001708:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800170c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001710:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001712:	4a04      	ldr	r2, [pc, #16]	; (8001724 <__NVIC_SetPriorityGrouping+0x44>)
 8001714:	68bb      	ldr	r3, [r7, #8]
 8001716:	60d3      	str	r3, [r2, #12]
}
 8001718:	bf00      	nop
 800171a:	3714      	adds	r7, #20
 800171c:	46bd      	mov	sp, r7
 800171e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001722:	4770      	bx	lr
 8001724:	e000ed00 	.word	0xe000ed00

08001728 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001728:	b480      	push	{r7}
 800172a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800172c:	4b04      	ldr	r3, [pc, #16]	; (8001740 <__NVIC_GetPriorityGrouping+0x18>)
 800172e:	68db      	ldr	r3, [r3, #12]
 8001730:	0a1b      	lsrs	r3, r3, #8
 8001732:	f003 0307 	and.w	r3, r3, #7
}
 8001736:	4618      	mov	r0, r3
 8001738:	46bd      	mov	sp, r7
 800173a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800173e:	4770      	bx	lr
 8001740:	e000ed00 	.word	0xe000ed00

08001744 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001744:	b480      	push	{r7}
 8001746:	b083      	sub	sp, #12
 8001748:	af00      	add	r7, sp, #0
 800174a:	4603      	mov	r3, r0
 800174c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800174e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001752:	2b00      	cmp	r3, #0
 8001754:	db0b      	blt.n	800176e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001756:	79fb      	ldrb	r3, [r7, #7]
 8001758:	f003 021f 	and.w	r2, r3, #31
 800175c:	4907      	ldr	r1, [pc, #28]	; (800177c <__NVIC_EnableIRQ+0x38>)
 800175e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001762:	095b      	lsrs	r3, r3, #5
 8001764:	2001      	movs	r0, #1
 8001766:	fa00 f202 	lsl.w	r2, r0, r2
 800176a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800176e:	bf00      	nop
 8001770:	370c      	adds	r7, #12
 8001772:	46bd      	mov	sp, r7
 8001774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001778:	4770      	bx	lr
 800177a:	bf00      	nop
 800177c:	e000e100 	.word	0xe000e100

08001780 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001780:	b480      	push	{r7}
 8001782:	b083      	sub	sp, #12
 8001784:	af00      	add	r7, sp, #0
 8001786:	4603      	mov	r3, r0
 8001788:	6039      	str	r1, [r7, #0]
 800178a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800178c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001790:	2b00      	cmp	r3, #0
 8001792:	db0a      	blt.n	80017aa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001794:	683b      	ldr	r3, [r7, #0]
 8001796:	b2da      	uxtb	r2, r3
 8001798:	490c      	ldr	r1, [pc, #48]	; (80017cc <__NVIC_SetPriority+0x4c>)
 800179a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800179e:	0112      	lsls	r2, r2, #4
 80017a0:	b2d2      	uxtb	r2, r2
 80017a2:	440b      	add	r3, r1
 80017a4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80017a8:	e00a      	b.n	80017c0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017aa:	683b      	ldr	r3, [r7, #0]
 80017ac:	b2da      	uxtb	r2, r3
 80017ae:	4908      	ldr	r1, [pc, #32]	; (80017d0 <__NVIC_SetPriority+0x50>)
 80017b0:	79fb      	ldrb	r3, [r7, #7]
 80017b2:	f003 030f 	and.w	r3, r3, #15
 80017b6:	3b04      	subs	r3, #4
 80017b8:	0112      	lsls	r2, r2, #4
 80017ba:	b2d2      	uxtb	r2, r2
 80017bc:	440b      	add	r3, r1
 80017be:	761a      	strb	r2, [r3, #24]
}
 80017c0:	bf00      	nop
 80017c2:	370c      	adds	r7, #12
 80017c4:	46bd      	mov	sp, r7
 80017c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ca:	4770      	bx	lr
 80017cc:	e000e100 	.word	0xe000e100
 80017d0:	e000ed00 	.word	0xe000ed00

080017d4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80017d4:	b480      	push	{r7}
 80017d6:	b089      	sub	sp, #36	; 0x24
 80017d8:	af00      	add	r7, sp, #0
 80017da:	60f8      	str	r0, [r7, #12]
 80017dc:	60b9      	str	r1, [r7, #8]
 80017de:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80017e0:	68fb      	ldr	r3, [r7, #12]
 80017e2:	f003 0307 	and.w	r3, r3, #7
 80017e6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80017e8:	69fb      	ldr	r3, [r7, #28]
 80017ea:	f1c3 0307 	rsb	r3, r3, #7
 80017ee:	2b04      	cmp	r3, #4
 80017f0:	bf28      	it	cs
 80017f2:	2304      	movcs	r3, #4
 80017f4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80017f6:	69fb      	ldr	r3, [r7, #28]
 80017f8:	3304      	adds	r3, #4
 80017fa:	2b06      	cmp	r3, #6
 80017fc:	d902      	bls.n	8001804 <NVIC_EncodePriority+0x30>
 80017fe:	69fb      	ldr	r3, [r7, #28]
 8001800:	3b03      	subs	r3, #3
 8001802:	e000      	b.n	8001806 <NVIC_EncodePriority+0x32>
 8001804:	2300      	movs	r3, #0
 8001806:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001808:	f04f 32ff 	mov.w	r2, #4294967295
 800180c:	69bb      	ldr	r3, [r7, #24]
 800180e:	fa02 f303 	lsl.w	r3, r2, r3
 8001812:	43da      	mvns	r2, r3
 8001814:	68bb      	ldr	r3, [r7, #8]
 8001816:	401a      	ands	r2, r3
 8001818:	697b      	ldr	r3, [r7, #20]
 800181a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800181c:	f04f 31ff 	mov.w	r1, #4294967295
 8001820:	697b      	ldr	r3, [r7, #20]
 8001822:	fa01 f303 	lsl.w	r3, r1, r3
 8001826:	43d9      	mvns	r1, r3
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800182c:	4313      	orrs	r3, r2
         );
}
 800182e:	4618      	mov	r0, r3
 8001830:	3724      	adds	r7, #36	; 0x24
 8001832:	46bd      	mov	sp, r7
 8001834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001838:	4770      	bx	lr
	...

0800183c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800183c:	b580      	push	{r7, lr}
 800183e:	b082      	sub	sp, #8
 8001840:	af00      	add	r7, sp, #0
 8001842:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	3b01      	subs	r3, #1
 8001848:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800184c:	d301      	bcc.n	8001852 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800184e:	2301      	movs	r3, #1
 8001850:	e00f      	b.n	8001872 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001852:	4a0a      	ldr	r2, [pc, #40]	; (800187c <SysTick_Config+0x40>)
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	3b01      	subs	r3, #1
 8001858:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800185a:	210f      	movs	r1, #15
 800185c:	f04f 30ff 	mov.w	r0, #4294967295
 8001860:	f7ff ff8e 	bl	8001780 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001864:	4b05      	ldr	r3, [pc, #20]	; (800187c <SysTick_Config+0x40>)
 8001866:	2200      	movs	r2, #0
 8001868:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800186a:	4b04      	ldr	r3, [pc, #16]	; (800187c <SysTick_Config+0x40>)
 800186c:	2207      	movs	r2, #7
 800186e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001870:	2300      	movs	r3, #0
}
 8001872:	4618      	mov	r0, r3
 8001874:	3708      	adds	r7, #8
 8001876:	46bd      	mov	sp, r7
 8001878:	bd80      	pop	{r7, pc}
 800187a:	bf00      	nop
 800187c:	e000e010 	.word	0xe000e010

08001880 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001880:	b580      	push	{r7, lr}
 8001882:	b082      	sub	sp, #8
 8001884:	af00      	add	r7, sp, #0
 8001886:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001888:	6878      	ldr	r0, [r7, #4]
 800188a:	f7ff ff29 	bl	80016e0 <__NVIC_SetPriorityGrouping>
}
 800188e:	bf00      	nop
 8001890:	3708      	adds	r7, #8
 8001892:	46bd      	mov	sp, r7
 8001894:	bd80      	pop	{r7, pc}

08001896 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001896:	b580      	push	{r7, lr}
 8001898:	b086      	sub	sp, #24
 800189a:	af00      	add	r7, sp, #0
 800189c:	4603      	mov	r3, r0
 800189e:	60b9      	str	r1, [r7, #8]
 80018a0:	607a      	str	r2, [r7, #4]
 80018a2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80018a4:	2300      	movs	r3, #0
 80018a6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80018a8:	f7ff ff3e 	bl	8001728 <__NVIC_GetPriorityGrouping>
 80018ac:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80018ae:	687a      	ldr	r2, [r7, #4]
 80018b0:	68b9      	ldr	r1, [r7, #8]
 80018b2:	6978      	ldr	r0, [r7, #20]
 80018b4:	f7ff ff8e 	bl	80017d4 <NVIC_EncodePriority>
 80018b8:	4602      	mov	r2, r0
 80018ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80018be:	4611      	mov	r1, r2
 80018c0:	4618      	mov	r0, r3
 80018c2:	f7ff ff5d 	bl	8001780 <__NVIC_SetPriority>
}
 80018c6:	bf00      	nop
 80018c8:	3718      	adds	r7, #24
 80018ca:	46bd      	mov	sp, r7
 80018cc:	bd80      	pop	{r7, pc}

080018ce <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80018ce:	b580      	push	{r7, lr}
 80018d0:	b082      	sub	sp, #8
 80018d2:	af00      	add	r7, sp, #0
 80018d4:	4603      	mov	r3, r0
 80018d6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80018d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018dc:	4618      	mov	r0, r3
 80018de:	f7ff ff31 	bl	8001744 <__NVIC_EnableIRQ>
}
 80018e2:	bf00      	nop
 80018e4:	3708      	adds	r7, #8
 80018e6:	46bd      	mov	sp, r7
 80018e8:	bd80      	pop	{r7, pc}

080018ea <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80018ea:	b580      	push	{r7, lr}
 80018ec:	b082      	sub	sp, #8
 80018ee:	af00      	add	r7, sp, #0
 80018f0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80018f2:	6878      	ldr	r0, [r7, #4]
 80018f4:	f7ff ffa2 	bl	800183c <SysTick_Config>
 80018f8:	4603      	mov	r3, r0
}
 80018fa:	4618      	mov	r0, r3
 80018fc:	3708      	adds	r7, #8
 80018fe:	46bd      	mov	sp, r7
 8001900:	bd80      	pop	{r7, pc}
	...

08001904 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001904:	b580      	push	{r7, lr}
 8001906:	b086      	sub	sp, #24
 8001908:	af00      	add	r7, sp, #0
 800190a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800190c:	2300      	movs	r3, #0
 800190e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001910:	f7ff feb8 	bl	8001684 <HAL_GetTick>
 8001914:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	2b00      	cmp	r3, #0
 800191a:	d101      	bne.n	8001920 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800191c:	2301      	movs	r3, #1
 800191e:	e099      	b.n	8001a54 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	2200      	movs	r2, #0
 8001924:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	2202      	movs	r2, #2
 800192c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	681a      	ldr	r2, [r3, #0]
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	f022 0201 	bic.w	r2, r2, #1
 800193e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001940:	e00f      	b.n	8001962 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001942:	f7ff fe9f 	bl	8001684 <HAL_GetTick>
 8001946:	4602      	mov	r2, r0
 8001948:	693b      	ldr	r3, [r7, #16]
 800194a:	1ad3      	subs	r3, r2, r3
 800194c:	2b05      	cmp	r3, #5
 800194e:	d908      	bls.n	8001962 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	2220      	movs	r2, #32
 8001954:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	2203      	movs	r2, #3
 800195a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800195e:	2303      	movs	r3, #3
 8001960:	e078      	b.n	8001a54 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	f003 0301 	and.w	r3, r3, #1
 800196c:	2b00      	cmp	r3, #0
 800196e:	d1e8      	bne.n	8001942 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001978:	697a      	ldr	r2, [r7, #20]
 800197a:	4b38      	ldr	r3, [pc, #224]	; (8001a5c <HAL_DMA_Init+0x158>)
 800197c:	4013      	ands	r3, r2
 800197e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	685a      	ldr	r2, [r3, #4]
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	689b      	ldr	r3, [r3, #8]
 8001988:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800198e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	691b      	ldr	r3, [r3, #16]
 8001994:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800199a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	699b      	ldr	r3, [r3, #24]
 80019a0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80019a6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	6a1b      	ldr	r3, [r3, #32]
 80019ac:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80019ae:	697a      	ldr	r2, [r7, #20]
 80019b0:	4313      	orrs	r3, r2
 80019b2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019b8:	2b04      	cmp	r3, #4
 80019ba:	d107      	bne.n	80019cc <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019c4:	4313      	orrs	r3, r2
 80019c6:	697a      	ldr	r2, [r7, #20]
 80019c8:	4313      	orrs	r3, r2
 80019ca:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	697a      	ldr	r2, [r7, #20]
 80019d2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	695b      	ldr	r3, [r3, #20]
 80019da:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80019dc:	697b      	ldr	r3, [r7, #20]
 80019de:	f023 0307 	bic.w	r3, r3, #7
 80019e2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019e8:	697a      	ldr	r2, [r7, #20]
 80019ea:	4313      	orrs	r3, r2
 80019ec:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019f2:	2b04      	cmp	r3, #4
 80019f4:	d117      	bne.n	8001a26 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80019fa:	697a      	ldr	r2, [r7, #20]
 80019fc:	4313      	orrs	r3, r2
 80019fe:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d00e      	beq.n	8001a26 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001a08:	6878      	ldr	r0, [r7, #4]
 8001a0a:	f000 fa91 	bl	8001f30 <DMA_CheckFifoParam>
 8001a0e:	4603      	mov	r3, r0
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d008      	beq.n	8001a26 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	2240      	movs	r2, #64	; 0x40
 8001a18:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	2201      	movs	r2, #1
 8001a1e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8001a22:	2301      	movs	r3, #1
 8001a24:	e016      	b.n	8001a54 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	697a      	ldr	r2, [r7, #20]
 8001a2c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001a2e:	6878      	ldr	r0, [r7, #4]
 8001a30:	f000 fa48 	bl	8001ec4 <DMA_CalcBaseAndBitshift>
 8001a34:	4603      	mov	r3, r0
 8001a36:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001a3c:	223f      	movs	r2, #63	; 0x3f
 8001a3e:	409a      	lsls	r2, r3
 8001a40:	68fb      	ldr	r3, [r7, #12]
 8001a42:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	2200      	movs	r2, #0
 8001a48:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	2201      	movs	r2, #1
 8001a4e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8001a52:	2300      	movs	r3, #0
}
 8001a54:	4618      	mov	r0, r3
 8001a56:	3718      	adds	r7, #24
 8001a58:	46bd      	mov	sp, r7
 8001a5a:	bd80      	pop	{r7, pc}
 8001a5c:	f010803f 	.word	0xf010803f

08001a60 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001a60:	b580      	push	{r7, lr}
 8001a62:	b086      	sub	sp, #24
 8001a64:	af00      	add	r7, sp, #0
 8001a66:	60f8      	str	r0, [r7, #12]
 8001a68:	60b9      	str	r1, [r7, #8]
 8001a6a:	607a      	str	r2, [r7, #4]
 8001a6c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001a6e:	2300      	movs	r3, #0
 8001a70:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001a72:	68fb      	ldr	r3, [r7, #12]
 8001a74:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a76:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8001a78:	68fb      	ldr	r3, [r7, #12]
 8001a7a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8001a7e:	2b01      	cmp	r3, #1
 8001a80:	d101      	bne.n	8001a86 <HAL_DMA_Start_IT+0x26>
 8001a82:	2302      	movs	r3, #2
 8001a84:	e040      	b.n	8001b08 <HAL_DMA_Start_IT+0xa8>
 8001a86:	68fb      	ldr	r3, [r7, #12]
 8001a88:	2201      	movs	r2, #1
 8001a8a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001a8e:	68fb      	ldr	r3, [r7, #12]
 8001a90:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001a94:	b2db      	uxtb	r3, r3
 8001a96:	2b01      	cmp	r3, #1
 8001a98:	d12f      	bne.n	8001afa <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001a9a:	68fb      	ldr	r3, [r7, #12]
 8001a9c:	2202      	movs	r2, #2
 8001a9e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001aa2:	68fb      	ldr	r3, [r7, #12]
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001aa8:	683b      	ldr	r3, [r7, #0]
 8001aaa:	687a      	ldr	r2, [r7, #4]
 8001aac:	68b9      	ldr	r1, [r7, #8]
 8001aae:	68f8      	ldr	r0, [r7, #12]
 8001ab0:	f000 f9da 	bl	8001e68 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001ab4:	68fb      	ldr	r3, [r7, #12]
 8001ab6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001ab8:	223f      	movs	r2, #63	; 0x3f
 8001aba:	409a      	lsls	r2, r3
 8001abc:	693b      	ldr	r3, [r7, #16]
 8001abe:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001ac0:	68fb      	ldr	r3, [r7, #12]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	681a      	ldr	r2, [r3, #0]
 8001ac6:	68fb      	ldr	r3, [r7, #12]
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	f042 0216 	orr.w	r2, r2, #22
 8001ace:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8001ad0:	68fb      	ldr	r3, [r7, #12]
 8001ad2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d007      	beq.n	8001ae8 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8001ad8:	68fb      	ldr	r3, [r7, #12]
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	681a      	ldr	r2, [r3, #0]
 8001ade:	68fb      	ldr	r3, [r7, #12]
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	f042 0208 	orr.w	r2, r2, #8
 8001ae6:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001ae8:	68fb      	ldr	r3, [r7, #12]
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	681a      	ldr	r2, [r3, #0]
 8001aee:	68fb      	ldr	r3, [r7, #12]
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	f042 0201 	orr.w	r2, r2, #1
 8001af6:	601a      	str	r2, [r3, #0]
 8001af8:	e005      	b.n	8001b06 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8001afa:	68fb      	ldr	r3, [r7, #12]
 8001afc:	2200      	movs	r2, #0
 8001afe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8001b02:	2302      	movs	r3, #2
 8001b04:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8001b06:	7dfb      	ldrb	r3, [r7, #23]
}
 8001b08:	4618      	mov	r0, r3
 8001b0a:	3718      	adds	r7, #24
 8001b0c:	46bd      	mov	sp, r7
 8001b0e:	bd80      	pop	{r7, pc}

08001b10 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001b10:	b480      	push	{r7}
 8001b12:	b083      	sub	sp, #12
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001b1e:	b2db      	uxtb	r3, r3
 8001b20:	2b02      	cmp	r3, #2
 8001b22:	d004      	beq.n	8001b2e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	2280      	movs	r2, #128	; 0x80
 8001b28:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8001b2a:	2301      	movs	r3, #1
 8001b2c:	e00c      	b.n	8001b48 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	2205      	movs	r2, #5
 8001b32:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	681a      	ldr	r2, [r3, #0]
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	f022 0201 	bic.w	r2, r2, #1
 8001b44:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001b46:	2300      	movs	r3, #0
}
 8001b48:	4618      	mov	r0, r3
 8001b4a:	370c      	adds	r7, #12
 8001b4c:	46bd      	mov	sp, r7
 8001b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b52:	4770      	bx	lr

08001b54 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001b54:	b580      	push	{r7, lr}
 8001b56:	b086      	sub	sp, #24
 8001b58:	af00      	add	r7, sp, #0
 8001b5a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8001b5c:	2300      	movs	r3, #0
 8001b5e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001b60:	4b92      	ldr	r3, [pc, #584]	; (8001dac <HAL_DMA_IRQHandler+0x258>)
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	4a92      	ldr	r2, [pc, #584]	; (8001db0 <HAL_DMA_IRQHandler+0x25c>)
 8001b66:	fba2 2303 	umull	r2, r3, r2, r3
 8001b6a:	0a9b      	lsrs	r3, r3, #10
 8001b6c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b72:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8001b74:	693b      	ldr	r3, [r7, #16]
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001b7e:	2208      	movs	r2, #8
 8001b80:	409a      	lsls	r2, r3
 8001b82:	68fb      	ldr	r3, [r7, #12]
 8001b84:	4013      	ands	r3, r2
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d01a      	beq.n	8001bc0 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	f003 0304 	and.w	r3, r3, #4
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	d013      	beq.n	8001bc0 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	681a      	ldr	r2, [r3, #0]
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	f022 0204 	bic.w	r2, r2, #4
 8001ba6:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001bac:	2208      	movs	r2, #8
 8001bae:	409a      	lsls	r2, r3
 8001bb0:	693b      	ldr	r3, [r7, #16]
 8001bb2:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001bb8:	f043 0201 	orr.w	r2, r3, #1
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001bc4:	2201      	movs	r2, #1
 8001bc6:	409a      	lsls	r2, r3
 8001bc8:	68fb      	ldr	r3, [r7, #12]
 8001bca:	4013      	ands	r3, r2
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d012      	beq.n	8001bf6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	695b      	ldr	r3, [r3, #20]
 8001bd6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d00b      	beq.n	8001bf6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001be2:	2201      	movs	r2, #1
 8001be4:	409a      	lsls	r2, r3
 8001be6:	693b      	ldr	r3, [r7, #16]
 8001be8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001bee:	f043 0202 	orr.w	r2, r3, #2
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001bfa:	2204      	movs	r2, #4
 8001bfc:	409a      	lsls	r2, r3
 8001bfe:	68fb      	ldr	r3, [r7, #12]
 8001c00:	4013      	ands	r3, r2
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d012      	beq.n	8001c2c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	f003 0302 	and.w	r3, r3, #2
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	d00b      	beq.n	8001c2c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001c18:	2204      	movs	r2, #4
 8001c1a:	409a      	lsls	r2, r3
 8001c1c:	693b      	ldr	r3, [r7, #16]
 8001c1e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001c24:	f043 0204 	orr.w	r2, r3, #4
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001c30:	2210      	movs	r2, #16
 8001c32:	409a      	lsls	r2, r3
 8001c34:	68fb      	ldr	r3, [r7, #12]
 8001c36:	4013      	ands	r3, r2
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d043      	beq.n	8001cc4 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	f003 0308 	and.w	r3, r3, #8
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d03c      	beq.n	8001cc4 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001c4e:	2210      	movs	r2, #16
 8001c50:	409a      	lsls	r2, r3
 8001c52:	693b      	ldr	r3, [r7, #16]
 8001c54:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d018      	beq.n	8001c96 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	d108      	bne.n	8001c84 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d024      	beq.n	8001cc4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c7e:	6878      	ldr	r0, [r7, #4]
 8001c80:	4798      	blx	r3
 8001c82:	e01f      	b.n	8001cc4 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d01b      	beq.n	8001cc4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001c90:	6878      	ldr	r0, [r7, #4]
 8001c92:	4798      	blx	r3
 8001c94:	e016      	b.n	8001cc4 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ca0:	2b00      	cmp	r3, #0
 8001ca2:	d107      	bne.n	8001cb4 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	681a      	ldr	r2, [r3, #0]
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	f022 0208 	bic.w	r2, r2, #8
 8001cb2:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d003      	beq.n	8001cc4 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cc0:	6878      	ldr	r0, [r7, #4]
 8001cc2:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001cc8:	2220      	movs	r2, #32
 8001cca:	409a      	lsls	r2, r3
 8001ccc:	68fb      	ldr	r3, [r7, #12]
 8001cce:	4013      	ands	r3, r2
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	f000 808e 	beq.w	8001df2 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	f003 0310 	and.w	r3, r3, #16
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	f000 8086 	beq.w	8001df2 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001cea:	2220      	movs	r2, #32
 8001cec:	409a      	lsls	r2, r3
 8001cee:	693b      	ldr	r3, [r7, #16]
 8001cf0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001cf8:	b2db      	uxtb	r3, r3
 8001cfa:	2b05      	cmp	r3, #5
 8001cfc:	d136      	bne.n	8001d6c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	681a      	ldr	r2, [r3, #0]
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	f022 0216 	bic.w	r2, r2, #22
 8001d0c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	695a      	ldr	r2, [r3, #20]
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001d1c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d103      	bne.n	8001d2e <HAL_DMA_IRQHandler+0x1da>
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d007      	beq.n	8001d3e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	681a      	ldr	r2, [r3, #0]
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	f022 0208 	bic.w	r2, r2, #8
 8001d3c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001d42:	223f      	movs	r2, #63	; 0x3f
 8001d44:	409a      	lsls	r2, r3
 8001d46:	693b      	ldr	r3, [r7, #16]
 8001d48:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	2200      	movs	r2, #0
 8001d4e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	2201      	movs	r2, #1
 8001d56:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d07d      	beq.n	8001e5e <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001d66:	6878      	ldr	r0, [r7, #4]
 8001d68:	4798      	blx	r3
        }
        return;
 8001d6a:	e078      	b.n	8001e5e <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d01c      	beq.n	8001db4 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d108      	bne.n	8001d9a <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d030      	beq.n	8001df2 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d94:	6878      	ldr	r0, [r7, #4]
 8001d96:	4798      	blx	r3
 8001d98:	e02b      	b.n	8001df2 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d027      	beq.n	8001df2 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001da6:	6878      	ldr	r0, [r7, #4]
 8001da8:	4798      	blx	r3
 8001daa:	e022      	b.n	8001df2 <HAL_DMA_IRQHandler+0x29e>
 8001dac:	20000074 	.word	0x20000074
 8001db0:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d10f      	bne.n	8001de2 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	681a      	ldr	r2, [r3, #0]
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	f022 0210 	bic.w	r2, r2, #16
 8001dd0:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	2200      	movs	r2, #0
 8001dd6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	2201      	movs	r2, #1
 8001dde:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d003      	beq.n	8001df2 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001dee:	6878      	ldr	r0, [r7, #4]
 8001df0:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d032      	beq.n	8001e60 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001dfe:	f003 0301 	and.w	r3, r3, #1
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d022      	beq.n	8001e4c <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	2205      	movs	r2, #5
 8001e0a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	681a      	ldr	r2, [r3, #0]
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	f022 0201 	bic.w	r2, r2, #1
 8001e1c:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8001e1e:	68bb      	ldr	r3, [r7, #8]
 8001e20:	3301      	adds	r3, #1
 8001e22:	60bb      	str	r3, [r7, #8]
 8001e24:	697a      	ldr	r2, [r7, #20]
 8001e26:	429a      	cmp	r2, r3
 8001e28:	d307      	bcc.n	8001e3a <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	f003 0301 	and.w	r3, r3, #1
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d1f2      	bne.n	8001e1e <HAL_DMA_IRQHandler+0x2ca>
 8001e38:	e000      	b.n	8001e3c <HAL_DMA_IRQHandler+0x2e8>
          break;
 8001e3a:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	2200      	movs	r2, #0
 8001e40:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	2201      	movs	r2, #1
 8001e48:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d005      	beq.n	8001e60 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e58:	6878      	ldr	r0, [r7, #4]
 8001e5a:	4798      	blx	r3
 8001e5c:	e000      	b.n	8001e60 <HAL_DMA_IRQHandler+0x30c>
        return;
 8001e5e:	bf00      	nop
    }
  }
}
 8001e60:	3718      	adds	r7, #24
 8001e62:	46bd      	mov	sp, r7
 8001e64:	bd80      	pop	{r7, pc}
 8001e66:	bf00      	nop

08001e68 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001e68:	b480      	push	{r7}
 8001e6a:	b085      	sub	sp, #20
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	60f8      	str	r0, [r7, #12]
 8001e70:	60b9      	str	r1, [r7, #8]
 8001e72:	607a      	str	r2, [r7, #4]
 8001e74:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8001e76:	68fb      	ldr	r3, [r7, #12]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	681a      	ldr	r2, [r3, #0]
 8001e7c:	68fb      	ldr	r3, [r7, #12]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001e84:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8001e86:	68fb      	ldr	r3, [r7, #12]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	683a      	ldr	r2, [r7, #0]
 8001e8c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001e8e:	68fb      	ldr	r3, [r7, #12]
 8001e90:	689b      	ldr	r3, [r3, #8]
 8001e92:	2b40      	cmp	r3, #64	; 0x40
 8001e94:	d108      	bne.n	8001ea8 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8001e96:	68fb      	ldr	r3, [r7, #12]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	687a      	ldr	r2, [r7, #4]
 8001e9c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8001e9e:	68fb      	ldr	r3, [r7, #12]
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	68ba      	ldr	r2, [r7, #8]
 8001ea4:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8001ea6:	e007      	b.n	8001eb8 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8001ea8:	68fb      	ldr	r3, [r7, #12]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	68ba      	ldr	r2, [r7, #8]
 8001eae:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8001eb0:	68fb      	ldr	r3, [r7, #12]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	687a      	ldr	r2, [r7, #4]
 8001eb6:	60da      	str	r2, [r3, #12]
}
 8001eb8:	bf00      	nop
 8001eba:	3714      	adds	r7, #20
 8001ebc:	46bd      	mov	sp, r7
 8001ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec2:	4770      	bx	lr

08001ec4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001ec4:	b480      	push	{r7}
 8001ec6:	b085      	sub	sp, #20
 8001ec8:	af00      	add	r7, sp, #0
 8001eca:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	b2db      	uxtb	r3, r3
 8001ed2:	3b10      	subs	r3, #16
 8001ed4:	4a14      	ldr	r2, [pc, #80]	; (8001f28 <DMA_CalcBaseAndBitshift+0x64>)
 8001ed6:	fba2 2303 	umull	r2, r3, r2, r3
 8001eda:	091b      	lsrs	r3, r3, #4
 8001edc:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8001ede:	4a13      	ldr	r2, [pc, #76]	; (8001f2c <DMA_CalcBaseAndBitshift+0x68>)
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	4413      	add	r3, r2
 8001ee4:	781b      	ldrb	r3, [r3, #0]
 8001ee6:	461a      	mov	r2, r3
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8001eec:	68fb      	ldr	r3, [r7, #12]
 8001eee:	2b03      	cmp	r3, #3
 8001ef0:	d909      	bls.n	8001f06 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8001efa:	f023 0303 	bic.w	r3, r3, #3
 8001efe:	1d1a      	adds	r2, r3, #4
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	659a      	str	r2, [r3, #88]	; 0x58
 8001f04:	e007      	b.n	8001f16 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8001f0e:	f023 0303 	bic.w	r3, r3, #3
 8001f12:	687a      	ldr	r2, [r7, #4]
 8001f14:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8001f1a:	4618      	mov	r0, r3
 8001f1c:	3714      	adds	r7, #20
 8001f1e:	46bd      	mov	sp, r7
 8001f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f24:	4770      	bx	lr
 8001f26:	bf00      	nop
 8001f28:	aaaaaaab 	.word	0xaaaaaaab
 8001f2c:	080046d4 	.word	0x080046d4

08001f30 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8001f30:	b480      	push	{r7}
 8001f32:	b085      	sub	sp, #20
 8001f34:	af00      	add	r7, sp, #0
 8001f36:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001f38:	2300      	movs	r3, #0
 8001f3a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f40:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	699b      	ldr	r3, [r3, #24]
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d11f      	bne.n	8001f8a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8001f4a:	68bb      	ldr	r3, [r7, #8]
 8001f4c:	2b03      	cmp	r3, #3
 8001f4e:	d855      	bhi.n	8001ffc <DMA_CheckFifoParam+0xcc>
 8001f50:	a201      	add	r2, pc, #4	; (adr r2, 8001f58 <DMA_CheckFifoParam+0x28>)
 8001f52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f56:	bf00      	nop
 8001f58:	08001f69 	.word	0x08001f69
 8001f5c:	08001f7b 	.word	0x08001f7b
 8001f60:	08001f69 	.word	0x08001f69
 8001f64:	08001ffd 	.word	0x08001ffd
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f6c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d045      	beq.n	8002000 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8001f74:	2301      	movs	r3, #1
 8001f76:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001f78:	e042      	b.n	8002000 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f7e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8001f82:	d13f      	bne.n	8002004 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8001f84:	2301      	movs	r3, #1
 8001f86:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001f88:	e03c      	b.n	8002004 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	699b      	ldr	r3, [r3, #24]
 8001f8e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001f92:	d121      	bne.n	8001fd8 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8001f94:	68bb      	ldr	r3, [r7, #8]
 8001f96:	2b03      	cmp	r3, #3
 8001f98:	d836      	bhi.n	8002008 <DMA_CheckFifoParam+0xd8>
 8001f9a:	a201      	add	r2, pc, #4	; (adr r2, 8001fa0 <DMA_CheckFifoParam+0x70>)
 8001f9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001fa0:	08001fb1 	.word	0x08001fb1
 8001fa4:	08001fb7 	.word	0x08001fb7
 8001fa8:	08001fb1 	.word	0x08001fb1
 8001fac:	08001fc9 	.word	0x08001fc9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8001fb0:	2301      	movs	r3, #1
 8001fb2:	73fb      	strb	r3, [r7, #15]
      break;
 8001fb4:	e02f      	b.n	8002016 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001fba:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d024      	beq.n	800200c <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8001fc2:	2301      	movs	r3, #1
 8001fc4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001fc6:	e021      	b.n	800200c <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001fcc:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8001fd0:	d11e      	bne.n	8002010 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8001fd2:	2301      	movs	r3, #1
 8001fd4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8001fd6:	e01b      	b.n	8002010 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8001fd8:	68bb      	ldr	r3, [r7, #8]
 8001fda:	2b02      	cmp	r3, #2
 8001fdc:	d902      	bls.n	8001fe4 <DMA_CheckFifoParam+0xb4>
 8001fde:	2b03      	cmp	r3, #3
 8001fe0:	d003      	beq.n	8001fea <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8001fe2:	e018      	b.n	8002016 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8001fe4:	2301      	movs	r3, #1
 8001fe6:	73fb      	strb	r3, [r7, #15]
      break;
 8001fe8:	e015      	b.n	8002016 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001fee:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d00e      	beq.n	8002014 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8001ff6:	2301      	movs	r3, #1
 8001ff8:	73fb      	strb	r3, [r7, #15]
      break;
 8001ffa:	e00b      	b.n	8002014 <DMA_CheckFifoParam+0xe4>
      break;
 8001ffc:	bf00      	nop
 8001ffe:	e00a      	b.n	8002016 <DMA_CheckFifoParam+0xe6>
      break;
 8002000:	bf00      	nop
 8002002:	e008      	b.n	8002016 <DMA_CheckFifoParam+0xe6>
      break;
 8002004:	bf00      	nop
 8002006:	e006      	b.n	8002016 <DMA_CheckFifoParam+0xe6>
      break;
 8002008:	bf00      	nop
 800200a:	e004      	b.n	8002016 <DMA_CheckFifoParam+0xe6>
      break;
 800200c:	bf00      	nop
 800200e:	e002      	b.n	8002016 <DMA_CheckFifoParam+0xe6>
      break;   
 8002010:	bf00      	nop
 8002012:	e000      	b.n	8002016 <DMA_CheckFifoParam+0xe6>
      break;
 8002014:	bf00      	nop
    }
  } 
  
  return status; 
 8002016:	7bfb      	ldrb	r3, [r7, #15]
}
 8002018:	4618      	mov	r0, r3
 800201a:	3714      	adds	r7, #20
 800201c:	46bd      	mov	sp, r7
 800201e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002022:	4770      	bx	lr

08002024 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002024:	b480      	push	{r7}
 8002026:	b089      	sub	sp, #36	; 0x24
 8002028:	af00      	add	r7, sp, #0
 800202a:	6078      	str	r0, [r7, #4]
 800202c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800202e:	2300      	movs	r3, #0
 8002030:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002032:	2300      	movs	r3, #0
 8002034:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002036:	2300      	movs	r3, #0
 8002038:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800203a:	2300      	movs	r3, #0
 800203c:	61fb      	str	r3, [r7, #28]
 800203e:	e159      	b.n	80022f4 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002040:	2201      	movs	r2, #1
 8002042:	69fb      	ldr	r3, [r7, #28]
 8002044:	fa02 f303 	lsl.w	r3, r2, r3
 8002048:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800204a:	683b      	ldr	r3, [r7, #0]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	697a      	ldr	r2, [r7, #20]
 8002050:	4013      	ands	r3, r2
 8002052:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002054:	693a      	ldr	r2, [r7, #16]
 8002056:	697b      	ldr	r3, [r7, #20]
 8002058:	429a      	cmp	r2, r3
 800205a:	f040 8148 	bne.w	80022ee <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800205e:	683b      	ldr	r3, [r7, #0]
 8002060:	685b      	ldr	r3, [r3, #4]
 8002062:	2b01      	cmp	r3, #1
 8002064:	d00b      	beq.n	800207e <HAL_GPIO_Init+0x5a>
 8002066:	683b      	ldr	r3, [r7, #0]
 8002068:	685b      	ldr	r3, [r3, #4]
 800206a:	2b02      	cmp	r3, #2
 800206c:	d007      	beq.n	800207e <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800206e:	683b      	ldr	r3, [r7, #0]
 8002070:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002072:	2b11      	cmp	r3, #17
 8002074:	d003      	beq.n	800207e <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002076:	683b      	ldr	r3, [r7, #0]
 8002078:	685b      	ldr	r3, [r3, #4]
 800207a:	2b12      	cmp	r3, #18
 800207c:	d130      	bne.n	80020e0 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	689b      	ldr	r3, [r3, #8]
 8002082:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002084:	69fb      	ldr	r3, [r7, #28]
 8002086:	005b      	lsls	r3, r3, #1
 8002088:	2203      	movs	r2, #3
 800208a:	fa02 f303 	lsl.w	r3, r2, r3
 800208e:	43db      	mvns	r3, r3
 8002090:	69ba      	ldr	r2, [r7, #24]
 8002092:	4013      	ands	r3, r2
 8002094:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002096:	683b      	ldr	r3, [r7, #0]
 8002098:	68da      	ldr	r2, [r3, #12]
 800209a:	69fb      	ldr	r3, [r7, #28]
 800209c:	005b      	lsls	r3, r3, #1
 800209e:	fa02 f303 	lsl.w	r3, r2, r3
 80020a2:	69ba      	ldr	r2, [r7, #24]
 80020a4:	4313      	orrs	r3, r2
 80020a6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	69ba      	ldr	r2, [r7, #24]
 80020ac:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	685b      	ldr	r3, [r3, #4]
 80020b2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80020b4:	2201      	movs	r2, #1
 80020b6:	69fb      	ldr	r3, [r7, #28]
 80020b8:	fa02 f303 	lsl.w	r3, r2, r3
 80020bc:	43db      	mvns	r3, r3
 80020be:	69ba      	ldr	r2, [r7, #24]
 80020c0:	4013      	ands	r3, r2
 80020c2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80020c4:	683b      	ldr	r3, [r7, #0]
 80020c6:	685b      	ldr	r3, [r3, #4]
 80020c8:	091b      	lsrs	r3, r3, #4
 80020ca:	f003 0201 	and.w	r2, r3, #1
 80020ce:	69fb      	ldr	r3, [r7, #28]
 80020d0:	fa02 f303 	lsl.w	r3, r2, r3
 80020d4:	69ba      	ldr	r2, [r7, #24]
 80020d6:	4313      	orrs	r3, r2
 80020d8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	69ba      	ldr	r2, [r7, #24]
 80020de:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	68db      	ldr	r3, [r3, #12]
 80020e4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80020e6:	69fb      	ldr	r3, [r7, #28]
 80020e8:	005b      	lsls	r3, r3, #1
 80020ea:	2203      	movs	r2, #3
 80020ec:	fa02 f303 	lsl.w	r3, r2, r3
 80020f0:	43db      	mvns	r3, r3
 80020f2:	69ba      	ldr	r2, [r7, #24]
 80020f4:	4013      	ands	r3, r2
 80020f6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80020f8:	683b      	ldr	r3, [r7, #0]
 80020fa:	689a      	ldr	r2, [r3, #8]
 80020fc:	69fb      	ldr	r3, [r7, #28]
 80020fe:	005b      	lsls	r3, r3, #1
 8002100:	fa02 f303 	lsl.w	r3, r2, r3
 8002104:	69ba      	ldr	r2, [r7, #24]
 8002106:	4313      	orrs	r3, r2
 8002108:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	69ba      	ldr	r2, [r7, #24]
 800210e:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002110:	683b      	ldr	r3, [r7, #0]
 8002112:	685b      	ldr	r3, [r3, #4]
 8002114:	2b02      	cmp	r3, #2
 8002116:	d003      	beq.n	8002120 <HAL_GPIO_Init+0xfc>
 8002118:	683b      	ldr	r3, [r7, #0]
 800211a:	685b      	ldr	r3, [r3, #4]
 800211c:	2b12      	cmp	r3, #18
 800211e:	d123      	bne.n	8002168 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002120:	69fb      	ldr	r3, [r7, #28]
 8002122:	08da      	lsrs	r2, r3, #3
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	3208      	adds	r2, #8
 8002128:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800212c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800212e:	69fb      	ldr	r3, [r7, #28]
 8002130:	f003 0307 	and.w	r3, r3, #7
 8002134:	009b      	lsls	r3, r3, #2
 8002136:	220f      	movs	r2, #15
 8002138:	fa02 f303 	lsl.w	r3, r2, r3
 800213c:	43db      	mvns	r3, r3
 800213e:	69ba      	ldr	r2, [r7, #24]
 8002140:	4013      	ands	r3, r2
 8002142:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002144:	683b      	ldr	r3, [r7, #0]
 8002146:	691a      	ldr	r2, [r3, #16]
 8002148:	69fb      	ldr	r3, [r7, #28]
 800214a:	f003 0307 	and.w	r3, r3, #7
 800214e:	009b      	lsls	r3, r3, #2
 8002150:	fa02 f303 	lsl.w	r3, r2, r3
 8002154:	69ba      	ldr	r2, [r7, #24]
 8002156:	4313      	orrs	r3, r2
 8002158:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800215a:	69fb      	ldr	r3, [r7, #28]
 800215c:	08da      	lsrs	r2, r3, #3
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	3208      	adds	r2, #8
 8002162:	69b9      	ldr	r1, [r7, #24]
 8002164:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800216e:	69fb      	ldr	r3, [r7, #28]
 8002170:	005b      	lsls	r3, r3, #1
 8002172:	2203      	movs	r2, #3
 8002174:	fa02 f303 	lsl.w	r3, r2, r3
 8002178:	43db      	mvns	r3, r3
 800217a:	69ba      	ldr	r2, [r7, #24]
 800217c:	4013      	ands	r3, r2
 800217e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002180:	683b      	ldr	r3, [r7, #0]
 8002182:	685b      	ldr	r3, [r3, #4]
 8002184:	f003 0203 	and.w	r2, r3, #3
 8002188:	69fb      	ldr	r3, [r7, #28]
 800218a:	005b      	lsls	r3, r3, #1
 800218c:	fa02 f303 	lsl.w	r3, r2, r3
 8002190:	69ba      	ldr	r2, [r7, #24]
 8002192:	4313      	orrs	r3, r2
 8002194:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	69ba      	ldr	r2, [r7, #24]
 800219a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800219c:	683b      	ldr	r3, [r7, #0]
 800219e:	685b      	ldr	r3, [r3, #4]
 80021a0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	f000 80a2 	beq.w	80022ee <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80021aa:	2300      	movs	r3, #0
 80021ac:	60fb      	str	r3, [r7, #12]
 80021ae:	4b56      	ldr	r3, [pc, #344]	; (8002308 <HAL_GPIO_Init+0x2e4>)
 80021b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021b2:	4a55      	ldr	r2, [pc, #340]	; (8002308 <HAL_GPIO_Init+0x2e4>)
 80021b4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80021b8:	6453      	str	r3, [r2, #68]	; 0x44
 80021ba:	4b53      	ldr	r3, [pc, #332]	; (8002308 <HAL_GPIO_Init+0x2e4>)
 80021bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021be:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80021c2:	60fb      	str	r3, [r7, #12]
 80021c4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80021c6:	4a51      	ldr	r2, [pc, #324]	; (800230c <HAL_GPIO_Init+0x2e8>)
 80021c8:	69fb      	ldr	r3, [r7, #28]
 80021ca:	089b      	lsrs	r3, r3, #2
 80021cc:	3302      	adds	r3, #2
 80021ce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80021d2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80021d4:	69fb      	ldr	r3, [r7, #28]
 80021d6:	f003 0303 	and.w	r3, r3, #3
 80021da:	009b      	lsls	r3, r3, #2
 80021dc:	220f      	movs	r2, #15
 80021de:	fa02 f303 	lsl.w	r3, r2, r3
 80021e2:	43db      	mvns	r3, r3
 80021e4:	69ba      	ldr	r2, [r7, #24]
 80021e6:	4013      	ands	r3, r2
 80021e8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	4a48      	ldr	r2, [pc, #288]	; (8002310 <HAL_GPIO_Init+0x2ec>)
 80021ee:	4293      	cmp	r3, r2
 80021f0:	d019      	beq.n	8002226 <HAL_GPIO_Init+0x202>
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	4a47      	ldr	r2, [pc, #284]	; (8002314 <HAL_GPIO_Init+0x2f0>)
 80021f6:	4293      	cmp	r3, r2
 80021f8:	d013      	beq.n	8002222 <HAL_GPIO_Init+0x1fe>
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	4a46      	ldr	r2, [pc, #280]	; (8002318 <HAL_GPIO_Init+0x2f4>)
 80021fe:	4293      	cmp	r3, r2
 8002200:	d00d      	beq.n	800221e <HAL_GPIO_Init+0x1fa>
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	4a45      	ldr	r2, [pc, #276]	; (800231c <HAL_GPIO_Init+0x2f8>)
 8002206:	4293      	cmp	r3, r2
 8002208:	d007      	beq.n	800221a <HAL_GPIO_Init+0x1f6>
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	4a44      	ldr	r2, [pc, #272]	; (8002320 <HAL_GPIO_Init+0x2fc>)
 800220e:	4293      	cmp	r3, r2
 8002210:	d101      	bne.n	8002216 <HAL_GPIO_Init+0x1f2>
 8002212:	2304      	movs	r3, #4
 8002214:	e008      	b.n	8002228 <HAL_GPIO_Init+0x204>
 8002216:	2307      	movs	r3, #7
 8002218:	e006      	b.n	8002228 <HAL_GPIO_Init+0x204>
 800221a:	2303      	movs	r3, #3
 800221c:	e004      	b.n	8002228 <HAL_GPIO_Init+0x204>
 800221e:	2302      	movs	r3, #2
 8002220:	e002      	b.n	8002228 <HAL_GPIO_Init+0x204>
 8002222:	2301      	movs	r3, #1
 8002224:	e000      	b.n	8002228 <HAL_GPIO_Init+0x204>
 8002226:	2300      	movs	r3, #0
 8002228:	69fa      	ldr	r2, [r7, #28]
 800222a:	f002 0203 	and.w	r2, r2, #3
 800222e:	0092      	lsls	r2, r2, #2
 8002230:	4093      	lsls	r3, r2
 8002232:	69ba      	ldr	r2, [r7, #24]
 8002234:	4313      	orrs	r3, r2
 8002236:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002238:	4934      	ldr	r1, [pc, #208]	; (800230c <HAL_GPIO_Init+0x2e8>)
 800223a:	69fb      	ldr	r3, [r7, #28]
 800223c:	089b      	lsrs	r3, r3, #2
 800223e:	3302      	adds	r3, #2
 8002240:	69ba      	ldr	r2, [r7, #24]
 8002242:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002246:	4b37      	ldr	r3, [pc, #220]	; (8002324 <HAL_GPIO_Init+0x300>)
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800224c:	693b      	ldr	r3, [r7, #16]
 800224e:	43db      	mvns	r3, r3
 8002250:	69ba      	ldr	r2, [r7, #24]
 8002252:	4013      	ands	r3, r2
 8002254:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002256:	683b      	ldr	r3, [r7, #0]
 8002258:	685b      	ldr	r3, [r3, #4]
 800225a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800225e:	2b00      	cmp	r3, #0
 8002260:	d003      	beq.n	800226a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002262:	69ba      	ldr	r2, [r7, #24]
 8002264:	693b      	ldr	r3, [r7, #16]
 8002266:	4313      	orrs	r3, r2
 8002268:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800226a:	4a2e      	ldr	r2, [pc, #184]	; (8002324 <HAL_GPIO_Init+0x300>)
 800226c:	69bb      	ldr	r3, [r7, #24]
 800226e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002270:	4b2c      	ldr	r3, [pc, #176]	; (8002324 <HAL_GPIO_Init+0x300>)
 8002272:	685b      	ldr	r3, [r3, #4]
 8002274:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002276:	693b      	ldr	r3, [r7, #16]
 8002278:	43db      	mvns	r3, r3
 800227a:	69ba      	ldr	r2, [r7, #24]
 800227c:	4013      	ands	r3, r2
 800227e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002280:	683b      	ldr	r3, [r7, #0]
 8002282:	685b      	ldr	r3, [r3, #4]
 8002284:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002288:	2b00      	cmp	r3, #0
 800228a:	d003      	beq.n	8002294 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 800228c:	69ba      	ldr	r2, [r7, #24]
 800228e:	693b      	ldr	r3, [r7, #16]
 8002290:	4313      	orrs	r3, r2
 8002292:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002294:	4a23      	ldr	r2, [pc, #140]	; (8002324 <HAL_GPIO_Init+0x300>)
 8002296:	69bb      	ldr	r3, [r7, #24]
 8002298:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800229a:	4b22      	ldr	r3, [pc, #136]	; (8002324 <HAL_GPIO_Init+0x300>)
 800229c:	689b      	ldr	r3, [r3, #8]
 800229e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80022a0:	693b      	ldr	r3, [r7, #16]
 80022a2:	43db      	mvns	r3, r3
 80022a4:	69ba      	ldr	r2, [r7, #24]
 80022a6:	4013      	ands	r3, r2
 80022a8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80022aa:	683b      	ldr	r3, [r7, #0]
 80022ac:	685b      	ldr	r3, [r3, #4]
 80022ae:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d003      	beq.n	80022be <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80022b6:	69ba      	ldr	r2, [r7, #24]
 80022b8:	693b      	ldr	r3, [r7, #16]
 80022ba:	4313      	orrs	r3, r2
 80022bc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80022be:	4a19      	ldr	r2, [pc, #100]	; (8002324 <HAL_GPIO_Init+0x300>)
 80022c0:	69bb      	ldr	r3, [r7, #24]
 80022c2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80022c4:	4b17      	ldr	r3, [pc, #92]	; (8002324 <HAL_GPIO_Init+0x300>)
 80022c6:	68db      	ldr	r3, [r3, #12]
 80022c8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80022ca:	693b      	ldr	r3, [r7, #16]
 80022cc:	43db      	mvns	r3, r3
 80022ce:	69ba      	ldr	r2, [r7, #24]
 80022d0:	4013      	ands	r3, r2
 80022d2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80022d4:	683b      	ldr	r3, [r7, #0]
 80022d6:	685b      	ldr	r3, [r3, #4]
 80022d8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d003      	beq.n	80022e8 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80022e0:	69ba      	ldr	r2, [r7, #24]
 80022e2:	693b      	ldr	r3, [r7, #16]
 80022e4:	4313      	orrs	r3, r2
 80022e6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80022e8:	4a0e      	ldr	r2, [pc, #56]	; (8002324 <HAL_GPIO_Init+0x300>)
 80022ea:	69bb      	ldr	r3, [r7, #24]
 80022ec:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80022ee:	69fb      	ldr	r3, [r7, #28]
 80022f0:	3301      	adds	r3, #1
 80022f2:	61fb      	str	r3, [r7, #28]
 80022f4:	69fb      	ldr	r3, [r7, #28]
 80022f6:	2b0f      	cmp	r3, #15
 80022f8:	f67f aea2 	bls.w	8002040 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80022fc:	bf00      	nop
 80022fe:	3724      	adds	r7, #36	; 0x24
 8002300:	46bd      	mov	sp, r7
 8002302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002306:	4770      	bx	lr
 8002308:	40023800 	.word	0x40023800
 800230c:	40013800 	.word	0x40013800
 8002310:	40020000 	.word	0x40020000
 8002314:	40020400 	.word	0x40020400
 8002318:	40020800 	.word	0x40020800
 800231c:	40020c00 	.word	0x40020c00
 8002320:	40021000 	.word	0x40021000
 8002324:	40013c00 	.word	0x40013c00

08002328 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002328:	b480      	push	{r7}
 800232a:	b083      	sub	sp, #12
 800232c:	af00      	add	r7, sp, #0
 800232e:	6078      	str	r0, [r7, #4]
 8002330:	460b      	mov	r3, r1
 8002332:	807b      	strh	r3, [r7, #2]
 8002334:	4613      	mov	r3, r2
 8002336:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002338:	787b      	ldrb	r3, [r7, #1]
 800233a:	2b00      	cmp	r3, #0
 800233c:	d003      	beq.n	8002346 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800233e:	887a      	ldrh	r2, [r7, #2]
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002344:	e003      	b.n	800234e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002346:	887b      	ldrh	r3, [r7, #2]
 8002348:	041a      	lsls	r2, r3, #16
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	619a      	str	r2, [r3, #24]
}
 800234e:	bf00      	nop
 8002350:	370c      	adds	r7, #12
 8002352:	46bd      	mov	sp, r7
 8002354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002358:	4770      	bx	lr
	...

0800235c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800235c:	b580      	push	{r7, lr}
 800235e:	b086      	sub	sp, #24
 8002360:	af00      	add	r7, sp, #0
 8002362:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	2b00      	cmp	r3, #0
 8002368:	d101      	bne.n	800236e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800236a:	2301      	movs	r3, #1
 800236c:	e25b      	b.n	8002826 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	f003 0301 	and.w	r3, r3, #1
 8002376:	2b00      	cmp	r3, #0
 8002378:	d075      	beq.n	8002466 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800237a:	4ba3      	ldr	r3, [pc, #652]	; (8002608 <HAL_RCC_OscConfig+0x2ac>)
 800237c:	689b      	ldr	r3, [r3, #8]
 800237e:	f003 030c 	and.w	r3, r3, #12
 8002382:	2b04      	cmp	r3, #4
 8002384:	d00c      	beq.n	80023a0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002386:	4ba0      	ldr	r3, [pc, #640]	; (8002608 <HAL_RCC_OscConfig+0x2ac>)
 8002388:	689b      	ldr	r3, [r3, #8]
 800238a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800238e:	2b08      	cmp	r3, #8
 8002390:	d112      	bne.n	80023b8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002392:	4b9d      	ldr	r3, [pc, #628]	; (8002608 <HAL_RCC_OscConfig+0x2ac>)
 8002394:	685b      	ldr	r3, [r3, #4]
 8002396:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800239a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800239e:	d10b      	bne.n	80023b8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80023a0:	4b99      	ldr	r3, [pc, #612]	; (8002608 <HAL_RCC_OscConfig+0x2ac>)
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d05b      	beq.n	8002464 <HAL_RCC_OscConfig+0x108>
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	685b      	ldr	r3, [r3, #4]
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d157      	bne.n	8002464 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80023b4:	2301      	movs	r3, #1
 80023b6:	e236      	b.n	8002826 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	685b      	ldr	r3, [r3, #4]
 80023bc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80023c0:	d106      	bne.n	80023d0 <HAL_RCC_OscConfig+0x74>
 80023c2:	4b91      	ldr	r3, [pc, #580]	; (8002608 <HAL_RCC_OscConfig+0x2ac>)
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	4a90      	ldr	r2, [pc, #576]	; (8002608 <HAL_RCC_OscConfig+0x2ac>)
 80023c8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80023cc:	6013      	str	r3, [r2, #0]
 80023ce:	e01d      	b.n	800240c <HAL_RCC_OscConfig+0xb0>
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	685b      	ldr	r3, [r3, #4]
 80023d4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80023d8:	d10c      	bne.n	80023f4 <HAL_RCC_OscConfig+0x98>
 80023da:	4b8b      	ldr	r3, [pc, #556]	; (8002608 <HAL_RCC_OscConfig+0x2ac>)
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	4a8a      	ldr	r2, [pc, #552]	; (8002608 <HAL_RCC_OscConfig+0x2ac>)
 80023e0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80023e4:	6013      	str	r3, [r2, #0]
 80023e6:	4b88      	ldr	r3, [pc, #544]	; (8002608 <HAL_RCC_OscConfig+0x2ac>)
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	4a87      	ldr	r2, [pc, #540]	; (8002608 <HAL_RCC_OscConfig+0x2ac>)
 80023ec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80023f0:	6013      	str	r3, [r2, #0]
 80023f2:	e00b      	b.n	800240c <HAL_RCC_OscConfig+0xb0>
 80023f4:	4b84      	ldr	r3, [pc, #528]	; (8002608 <HAL_RCC_OscConfig+0x2ac>)
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	4a83      	ldr	r2, [pc, #524]	; (8002608 <HAL_RCC_OscConfig+0x2ac>)
 80023fa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80023fe:	6013      	str	r3, [r2, #0]
 8002400:	4b81      	ldr	r3, [pc, #516]	; (8002608 <HAL_RCC_OscConfig+0x2ac>)
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	4a80      	ldr	r2, [pc, #512]	; (8002608 <HAL_RCC_OscConfig+0x2ac>)
 8002406:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800240a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	685b      	ldr	r3, [r3, #4]
 8002410:	2b00      	cmp	r3, #0
 8002412:	d013      	beq.n	800243c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002414:	f7ff f936 	bl	8001684 <HAL_GetTick>
 8002418:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800241a:	e008      	b.n	800242e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800241c:	f7ff f932 	bl	8001684 <HAL_GetTick>
 8002420:	4602      	mov	r2, r0
 8002422:	693b      	ldr	r3, [r7, #16]
 8002424:	1ad3      	subs	r3, r2, r3
 8002426:	2b64      	cmp	r3, #100	; 0x64
 8002428:	d901      	bls.n	800242e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800242a:	2303      	movs	r3, #3
 800242c:	e1fb      	b.n	8002826 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800242e:	4b76      	ldr	r3, [pc, #472]	; (8002608 <HAL_RCC_OscConfig+0x2ac>)
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002436:	2b00      	cmp	r3, #0
 8002438:	d0f0      	beq.n	800241c <HAL_RCC_OscConfig+0xc0>
 800243a:	e014      	b.n	8002466 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800243c:	f7ff f922 	bl	8001684 <HAL_GetTick>
 8002440:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002442:	e008      	b.n	8002456 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002444:	f7ff f91e 	bl	8001684 <HAL_GetTick>
 8002448:	4602      	mov	r2, r0
 800244a:	693b      	ldr	r3, [r7, #16]
 800244c:	1ad3      	subs	r3, r2, r3
 800244e:	2b64      	cmp	r3, #100	; 0x64
 8002450:	d901      	bls.n	8002456 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002452:	2303      	movs	r3, #3
 8002454:	e1e7      	b.n	8002826 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002456:	4b6c      	ldr	r3, [pc, #432]	; (8002608 <HAL_RCC_OscConfig+0x2ac>)
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800245e:	2b00      	cmp	r3, #0
 8002460:	d1f0      	bne.n	8002444 <HAL_RCC_OscConfig+0xe8>
 8002462:	e000      	b.n	8002466 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002464:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	f003 0302 	and.w	r3, r3, #2
 800246e:	2b00      	cmp	r3, #0
 8002470:	d063      	beq.n	800253a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002472:	4b65      	ldr	r3, [pc, #404]	; (8002608 <HAL_RCC_OscConfig+0x2ac>)
 8002474:	689b      	ldr	r3, [r3, #8]
 8002476:	f003 030c 	and.w	r3, r3, #12
 800247a:	2b00      	cmp	r3, #0
 800247c:	d00b      	beq.n	8002496 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800247e:	4b62      	ldr	r3, [pc, #392]	; (8002608 <HAL_RCC_OscConfig+0x2ac>)
 8002480:	689b      	ldr	r3, [r3, #8]
 8002482:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002486:	2b08      	cmp	r3, #8
 8002488:	d11c      	bne.n	80024c4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800248a:	4b5f      	ldr	r3, [pc, #380]	; (8002608 <HAL_RCC_OscConfig+0x2ac>)
 800248c:	685b      	ldr	r3, [r3, #4]
 800248e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002492:	2b00      	cmp	r3, #0
 8002494:	d116      	bne.n	80024c4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002496:	4b5c      	ldr	r3, [pc, #368]	; (8002608 <HAL_RCC_OscConfig+0x2ac>)
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	f003 0302 	and.w	r3, r3, #2
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d005      	beq.n	80024ae <HAL_RCC_OscConfig+0x152>
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	68db      	ldr	r3, [r3, #12]
 80024a6:	2b01      	cmp	r3, #1
 80024a8:	d001      	beq.n	80024ae <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80024aa:	2301      	movs	r3, #1
 80024ac:	e1bb      	b.n	8002826 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80024ae:	4b56      	ldr	r3, [pc, #344]	; (8002608 <HAL_RCC_OscConfig+0x2ac>)
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	691b      	ldr	r3, [r3, #16]
 80024ba:	00db      	lsls	r3, r3, #3
 80024bc:	4952      	ldr	r1, [pc, #328]	; (8002608 <HAL_RCC_OscConfig+0x2ac>)
 80024be:	4313      	orrs	r3, r2
 80024c0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80024c2:	e03a      	b.n	800253a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	68db      	ldr	r3, [r3, #12]
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d020      	beq.n	800250e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80024cc:	4b4f      	ldr	r3, [pc, #316]	; (800260c <HAL_RCC_OscConfig+0x2b0>)
 80024ce:	2201      	movs	r2, #1
 80024d0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024d2:	f7ff f8d7 	bl	8001684 <HAL_GetTick>
 80024d6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80024d8:	e008      	b.n	80024ec <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80024da:	f7ff f8d3 	bl	8001684 <HAL_GetTick>
 80024de:	4602      	mov	r2, r0
 80024e0:	693b      	ldr	r3, [r7, #16]
 80024e2:	1ad3      	subs	r3, r2, r3
 80024e4:	2b02      	cmp	r3, #2
 80024e6:	d901      	bls.n	80024ec <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80024e8:	2303      	movs	r3, #3
 80024ea:	e19c      	b.n	8002826 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80024ec:	4b46      	ldr	r3, [pc, #280]	; (8002608 <HAL_RCC_OscConfig+0x2ac>)
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	f003 0302 	and.w	r3, r3, #2
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d0f0      	beq.n	80024da <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80024f8:	4b43      	ldr	r3, [pc, #268]	; (8002608 <HAL_RCC_OscConfig+0x2ac>)
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	691b      	ldr	r3, [r3, #16]
 8002504:	00db      	lsls	r3, r3, #3
 8002506:	4940      	ldr	r1, [pc, #256]	; (8002608 <HAL_RCC_OscConfig+0x2ac>)
 8002508:	4313      	orrs	r3, r2
 800250a:	600b      	str	r3, [r1, #0]
 800250c:	e015      	b.n	800253a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800250e:	4b3f      	ldr	r3, [pc, #252]	; (800260c <HAL_RCC_OscConfig+0x2b0>)
 8002510:	2200      	movs	r2, #0
 8002512:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002514:	f7ff f8b6 	bl	8001684 <HAL_GetTick>
 8002518:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800251a:	e008      	b.n	800252e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800251c:	f7ff f8b2 	bl	8001684 <HAL_GetTick>
 8002520:	4602      	mov	r2, r0
 8002522:	693b      	ldr	r3, [r7, #16]
 8002524:	1ad3      	subs	r3, r2, r3
 8002526:	2b02      	cmp	r3, #2
 8002528:	d901      	bls.n	800252e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800252a:	2303      	movs	r3, #3
 800252c:	e17b      	b.n	8002826 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800252e:	4b36      	ldr	r3, [pc, #216]	; (8002608 <HAL_RCC_OscConfig+0x2ac>)
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	f003 0302 	and.w	r3, r3, #2
 8002536:	2b00      	cmp	r3, #0
 8002538:	d1f0      	bne.n	800251c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	f003 0308 	and.w	r3, r3, #8
 8002542:	2b00      	cmp	r3, #0
 8002544:	d030      	beq.n	80025a8 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	695b      	ldr	r3, [r3, #20]
 800254a:	2b00      	cmp	r3, #0
 800254c:	d016      	beq.n	800257c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800254e:	4b30      	ldr	r3, [pc, #192]	; (8002610 <HAL_RCC_OscConfig+0x2b4>)
 8002550:	2201      	movs	r2, #1
 8002552:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002554:	f7ff f896 	bl	8001684 <HAL_GetTick>
 8002558:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800255a:	e008      	b.n	800256e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800255c:	f7ff f892 	bl	8001684 <HAL_GetTick>
 8002560:	4602      	mov	r2, r0
 8002562:	693b      	ldr	r3, [r7, #16]
 8002564:	1ad3      	subs	r3, r2, r3
 8002566:	2b02      	cmp	r3, #2
 8002568:	d901      	bls.n	800256e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800256a:	2303      	movs	r3, #3
 800256c:	e15b      	b.n	8002826 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800256e:	4b26      	ldr	r3, [pc, #152]	; (8002608 <HAL_RCC_OscConfig+0x2ac>)
 8002570:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002572:	f003 0302 	and.w	r3, r3, #2
 8002576:	2b00      	cmp	r3, #0
 8002578:	d0f0      	beq.n	800255c <HAL_RCC_OscConfig+0x200>
 800257a:	e015      	b.n	80025a8 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800257c:	4b24      	ldr	r3, [pc, #144]	; (8002610 <HAL_RCC_OscConfig+0x2b4>)
 800257e:	2200      	movs	r2, #0
 8002580:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002582:	f7ff f87f 	bl	8001684 <HAL_GetTick>
 8002586:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002588:	e008      	b.n	800259c <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800258a:	f7ff f87b 	bl	8001684 <HAL_GetTick>
 800258e:	4602      	mov	r2, r0
 8002590:	693b      	ldr	r3, [r7, #16]
 8002592:	1ad3      	subs	r3, r2, r3
 8002594:	2b02      	cmp	r3, #2
 8002596:	d901      	bls.n	800259c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8002598:	2303      	movs	r3, #3
 800259a:	e144      	b.n	8002826 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800259c:	4b1a      	ldr	r3, [pc, #104]	; (8002608 <HAL_RCC_OscConfig+0x2ac>)
 800259e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80025a0:	f003 0302 	and.w	r3, r3, #2
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d1f0      	bne.n	800258a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	f003 0304 	and.w	r3, r3, #4
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	f000 80a0 	beq.w	80026f6 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80025b6:	2300      	movs	r3, #0
 80025b8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80025ba:	4b13      	ldr	r3, [pc, #76]	; (8002608 <HAL_RCC_OscConfig+0x2ac>)
 80025bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d10f      	bne.n	80025e6 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80025c6:	2300      	movs	r3, #0
 80025c8:	60bb      	str	r3, [r7, #8]
 80025ca:	4b0f      	ldr	r3, [pc, #60]	; (8002608 <HAL_RCC_OscConfig+0x2ac>)
 80025cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025ce:	4a0e      	ldr	r2, [pc, #56]	; (8002608 <HAL_RCC_OscConfig+0x2ac>)
 80025d0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80025d4:	6413      	str	r3, [r2, #64]	; 0x40
 80025d6:	4b0c      	ldr	r3, [pc, #48]	; (8002608 <HAL_RCC_OscConfig+0x2ac>)
 80025d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80025de:	60bb      	str	r3, [r7, #8]
 80025e0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80025e2:	2301      	movs	r3, #1
 80025e4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80025e6:	4b0b      	ldr	r3, [pc, #44]	; (8002614 <HAL_RCC_OscConfig+0x2b8>)
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d121      	bne.n	8002636 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80025f2:	4b08      	ldr	r3, [pc, #32]	; (8002614 <HAL_RCC_OscConfig+0x2b8>)
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	4a07      	ldr	r2, [pc, #28]	; (8002614 <HAL_RCC_OscConfig+0x2b8>)
 80025f8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80025fc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80025fe:	f7ff f841 	bl	8001684 <HAL_GetTick>
 8002602:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002604:	e011      	b.n	800262a <HAL_RCC_OscConfig+0x2ce>
 8002606:	bf00      	nop
 8002608:	40023800 	.word	0x40023800
 800260c:	42470000 	.word	0x42470000
 8002610:	42470e80 	.word	0x42470e80
 8002614:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002618:	f7ff f834 	bl	8001684 <HAL_GetTick>
 800261c:	4602      	mov	r2, r0
 800261e:	693b      	ldr	r3, [r7, #16]
 8002620:	1ad3      	subs	r3, r2, r3
 8002622:	2b02      	cmp	r3, #2
 8002624:	d901      	bls.n	800262a <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8002626:	2303      	movs	r3, #3
 8002628:	e0fd      	b.n	8002826 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800262a:	4b81      	ldr	r3, [pc, #516]	; (8002830 <HAL_RCC_OscConfig+0x4d4>)
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002632:	2b00      	cmp	r3, #0
 8002634:	d0f0      	beq.n	8002618 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	689b      	ldr	r3, [r3, #8]
 800263a:	2b01      	cmp	r3, #1
 800263c:	d106      	bne.n	800264c <HAL_RCC_OscConfig+0x2f0>
 800263e:	4b7d      	ldr	r3, [pc, #500]	; (8002834 <HAL_RCC_OscConfig+0x4d8>)
 8002640:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002642:	4a7c      	ldr	r2, [pc, #496]	; (8002834 <HAL_RCC_OscConfig+0x4d8>)
 8002644:	f043 0301 	orr.w	r3, r3, #1
 8002648:	6713      	str	r3, [r2, #112]	; 0x70
 800264a:	e01c      	b.n	8002686 <HAL_RCC_OscConfig+0x32a>
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	689b      	ldr	r3, [r3, #8]
 8002650:	2b05      	cmp	r3, #5
 8002652:	d10c      	bne.n	800266e <HAL_RCC_OscConfig+0x312>
 8002654:	4b77      	ldr	r3, [pc, #476]	; (8002834 <HAL_RCC_OscConfig+0x4d8>)
 8002656:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002658:	4a76      	ldr	r2, [pc, #472]	; (8002834 <HAL_RCC_OscConfig+0x4d8>)
 800265a:	f043 0304 	orr.w	r3, r3, #4
 800265e:	6713      	str	r3, [r2, #112]	; 0x70
 8002660:	4b74      	ldr	r3, [pc, #464]	; (8002834 <HAL_RCC_OscConfig+0x4d8>)
 8002662:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002664:	4a73      	ldr	r2, [pc, #460]	; (8002834 <HAL_RCC_OscConfig+0x4d8>)
 8002666:	f043 0301 	orr.w	r3, r3, #1
 800266a:	6713      	str	r3, [r2, #112]	; 0x70
 800266c:	e00b      	b.n	8002686 <HAL_RCC_OscConfig+0x32a>
 800266e:	4b71      	ldr	r3, [pc, #452]	; (8002834 <HAL_RCC_OscConfig+0x4d8>)
 8002670:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002672:	4a70      	ldr	r2, [pc, #448]	; (8002834 <HAL_RCC_OscConfig+0x4d8>)
 8002674:	f023 0301 	bic.w	r3, r3, #1
 8002678:	6713      	str	r3, [r2, #112]	; 0x70
 800267a:	4b6e      	ldr	r3, [pc, #440]	; (8002834 <HAL_RCC_OscConfig+0x4d8>)
 800267c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800267e:	4a6d      	ldr	r2, [pc, #436]	; (8002834 <HAL_RCC_OscConfig+0x4d8>)
 8002680:	f023 0304 	bic.w	r3, r3, #4
 8002684:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	689b      	ldr	r3, [r3, #8]
 800268a:	2b00      	cmp	r3, #0
 800268c:	d015      	beq.n	80026ba <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800268e:	f7fe fff9 	bl	8001684 <HAL_GetTick>
 8002692:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002694:	e00a      	b.n	80026ac <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002696:	f7fe fff5 	bl	8001684 <HAL_GetTick>
 800269a:	4602      	mov	r2, r0
 800269c:	693b      	ldr	r3, [r7, #16]
 800269e:	1ad3      	subs	r3, r2, r3
 80026a0:	f241 3288 	movw	r2, #5000	; 0x1388
 80026a4:	4293      	cmp	r3, r2
 80026a6:	d901      	bls.n	80026ac <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80026a8:	2303      	movs	r3, #3
 80026aa:	e0bc      	b.n	8002826 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80026ac:	4b61      	ldr	r3, [pc, #388]	; (8002834 <HAL_RCC_OscConfig+0x4d8>)
 80026ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80026b0:	f003 0302 	and.w	r3, r3, #2
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d0ee      	beq.n	8002696 <HAL_RCC_OscConfig+0x33a>
 80026b8:	e014      	b.n	80026e4 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80026ba:	f7fe ffe3 	bl	8001684 <HAL_GetTick>
 80026be:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80026c0:	e00a      	b.n	80026d8 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80026c2:	f7fe ffdf 	bl	8001684 <HAL_GetTick>
 80026c6:	4602      	mov	r2, r0
 80026c8:	693b      	ldr	r3, [r7, #16]
 80026ca:	1ad3      	subs	r3, r2, r3
 80026cc:	f241 3288 	movw	r2, #5000	; 0x1388
 80026d0:	4293      	cmp	r3, r2
 80026d2:	d901      	bls.n	80026d8 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80026d4:	2303      	movs	r3, #3
 80026d6:	e0a6      	b.n	8002826 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80026d8:	4b56      	ldr	r3, [pc, #344]	; (8002834 <HAL_RCC_OscConfig+0x4d8>)
 80026da:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80026dc:	f003 0302 	and.w	r3, r3, #2
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d1ee      	bne.n	80026c2 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80026e4:	7dfb      	ldrb	r3, [r7, #23]
 80026e6:	2b01      	cmp	r3, #1
 80026e8:	d105      	bne.n	80026f6 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80026ea:	4b52      	ldr	r3, [pc, #328]	; (8002834 <HAL_RCC_OscConfig+0x4d8>)
 80026ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026ee:	4a51      	ldr	r2, [pc, #324]	; (8002834 <HAL_RCC_OscConfig+0x4d8>)
 80026f0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80026f4:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	699b      	ldr	r3, [r3, #24]
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	f000 8092 	beq.w	8002824 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002700:	4b4c      	ldr	r3, [pc, #304]	; (8002834 <HAL_RCC_OscConfig+0x4d8>)
 8002702:	689b      	ldr	r3, [r3, #8]
 8002704:	f003 030c 	and.w	r3, r3, #12
 8002708:	2b08      	cmp	r3, #8
 800270a:	d05c      	beq.n	80027c6 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	699b      	ldr	r3, [r3, #24]
 8002710:	2b02      	cmp	r3, #2
 8002712:	d141      	bne.n	8002798 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002714:	4b48      	ldr	r3, [pc, #288]	; (8002838 <HAL_RCC_OscConfig+0x4dc>)
 8002716:	2200      	movs	r2, #0
 8002718:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800271a:	f7fe ffb3 	bl	8001684 <HAL_GetTick>
 800271e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002720:	e008      	b.n	8002734 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002722:	f7fe ffaf 	bl	8001684 <HAL_GetTick>
 8002726:	4602      	mov	r2, r0
 8002728:	693b      	ldr	r3, [r7, #16]
 800272a:	1ad3      	subs	r3, r2, r3
 800272c:	2b02      	cmp	r3, #2
 800272e:	d901      	bls.n	8002734 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8002730:	2303      	movs	r3, #3
 8002732:	e078      	b.n	8002826 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002734:	4b3f      	ldr	r3, [pc, #252]	; (8002834 <HAL_RCC_OscConfig+0x4d8>)
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800273c:	2b00      	cmp	r3, #0
 800273e:	d1f0      	bne.n	8002722 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	69da      	ldr	r2, [r3, #28]
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	6a1b      	ldr	r3, [r3, #32]
 8002748:	431a      	orrs	r2, r3
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800274e:	019b      	lsls	r3, r3, #6
 8002750:	431a      	orrs	r2, r3
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002756:	085b      	lsrs	r3, r3, #1
 8002758:	3b01      	subs	r3, #1
 800275a:	041b      	lsls	r3, r3, #16
 800275c:	431a      	orrs	r2, r3
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002762:	061b      	lsls	r3, r3, #24
 8002764:	4933      	ldr	r1, [pc, #204]	; (8002834 <HAL_RCC_OscConfig+0x4d8>)
 8002766:	4313      	orrs	r3, r2
 8002768:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800276a:	4b33      	ldr	r3, [pc, #204]	; (8002838 <HAL_RCC_OscConfig+0x4dc>)
 800276c:	2201      	movs	r2, #1
 800276e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002770:	f7fe ff88 	bl	8001684 <HAL_GetTick>
 8002774:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002776:	e008      	b.n	800278a <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002778:	f7fe ff84 	bl	8001684 <HAL_GetTick>
 800277c:	4602      	mov	r2, r0
 800277e:	693b      	ldr	r3, [r7, #16]
 8002780:	1ad3      	subs	r3, r2, r3
 8002782:	2b02      	cmp	r3, #2
 8002784:	d901      	bls.n	800278a <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8002786:	2303      	movs	r3, #3
 8002788:	e04d      	b.n	8002826 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800278a:	4b2a      	ldr	r3, [pc, #168]	; (8002834 <HAL_RCC_OscConfig+0x4d8>)
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002792:	2b00      	cmp	r3, #0
 8002794:	d0f0      	beq.n	8002778 <HAL_RCC_OscConfig+0x41c>
 8002796:	e045      	b.n	8002824 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002798:	4b27      	ldr	r3, [pc, #156]	; (8002838 <HAL_RCC_OscConfig+0x4dc>)
 800279a:	2200      	movs	r2, #0
 800279c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800279e:	f7fe ff71 	bl	8001684 <HAL_GetTick>
 80027a2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80027a4:	e008      	b.n	80027b8 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80027a6:	f7fe ff6d 	bl	8001684 <HAL_GetTick>
 80027aa:	4602      	mov	r2, r0
 80027ac:	693b      	ldr	r3, [r7, #16]
 80027ae:	1ad3      	subs	r3, r2, r3
 80027b0:	2b02      	cmp	r3, #2
 80027b2:	d901      	bls.n	80027b8 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 80027b4:	2303      	movs	r3, #3
 80027b6:	e036      	b.n	8002826 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80027b8:	4b1e      	ldr	r3, [pc, #120]	; (8002834 <HAL_RCC_OscConfig+0x4d8>)
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d1f0      	bne.n	80027a6 <HAL_RCC_OscConfig+0x44a>
 80027c4:	e02e      	b.n	8002824 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	699b      	ldr	r3, [r3, #24]
 80027ca:	2b01      	cmp	r3, #1
 80027cc:	d101      	bne.n	80027d2 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 80027ce:	2301      	movs	r3, #1
 80027d0:	e029      	b.n	8002826 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80027d2:	4b18      	ldr	r3, [pc, #96]	; (8002834 <HAL_RCC_OscConfig+0x4d8>)
 80027d4:	685b      	ldr	r3, [r3, #4]
 80027d6:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	69db      	ldr	r3, [r3, #28]
 80027e2:	429a      	cmp	r2, r3
 80027e4:	d11c      	bne.n	8002820 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80027f0:	429a      	cmp	r2, r3
 80027f2:	d115      	bne.n	8002820 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80027f4:	68fa      	ldr	r2, [r7, #12]
 80027f6:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80027fa:	4013      	ands	r3, r2
 80027fc:	687a      	ldr	r2, [r7, #4]
 80027fe:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002800:	4293      	cmp	r3, r2
 8002802:	d10d      	bne.n	8002820 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800280e:	429a      	cmp	r2, r3
 8002810:	d106      	bne.n	8002820 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800281c:	429a      	cmp	r2, r3
 800281e:	d001      	beq.n	8002824 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8002820:	2301      	movs	r3, #1
 8002822:	e000      	b.n	8002826 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8002824:	2300      	movs	r3, #0
}
 8002826:	4618      	mov	r0, r3
 8002828:	3718      	adds	r7, #24
 800282a:	46bd      	mov	sp, r7
 800282c:	bd80      	pop	{r7, pc}
 800282e:	bf00      	nop
 8002830:	40007000 	.word	0x40007000
 8002834:	40023800 	.word	0x40023800
 8002838:	42470060 	.word	0x42470060

0800283c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800283c:	b580      	push	{r7, lr}
 800283e:	b084      	sub	sp, #16
 8002840:	af00      	add	r7, sp, #0
 8002842:	6078      	str	r0, [r7, #4]
 8002844:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	2b00      	cmp	r3, #0
 800284a:	d101      	bne.n	8002850 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800284c:	2301      	movs	r3, #1
 800284e:	e0cc      	b.n	80029ea <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002850:	4b68      	ldr	r3, [pc, #416]	; (80029f4 <HAL_RCC_ClockConfig+0x1b8>)
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	f003 030f 	and.w	r3, r3, #15
 8002858:	683a      	ldr	r2, [r7, #0]
 800285a:	429a      	cmp	r2, r3
 800285c:	d90c      	bls.n	8002878 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800285e:	4b65      	ldr	r3, [pc, #404]	; (80029f4 <HAL_RCC_ClockConfig+0x1b8>)
 8002860:	683a      	ldr	r2, [r7, #0]
 8002862:	b2d2      	uxtb	r2, r2
 8002864:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002866:	4b63      	ldr	r3, [pc, #396]	; (80029f4 <HAL_RCC_ClockConfig+0x1b8>)
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	f003 030f 	and.w	r3, r3, #15
 800286e:	683a      	ldr	r2, [r7, #0]
 8002870:	429a      	cmp	r2, r3
 8002872:	d001      	beq.n	8002878 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002874:	2301      	movs	r3, #1
 8002876:	e0b8      	b.n	80029ea <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	f003 0302 	and.w	r3, r3, #2
 8002880:	2b00      	cmp	r3, #0
 8002882:	d020      	beq.n	80028c6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	f003 0304 	and.w	r3, r3, #4
 800288c:	2b00      	cmp	r3, #0
 800288e:	d005      	beq.n	800289c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002890:	4b59      	ldr	r3, [pc, #356]	; (80029f8 <HAL_RCC_ClockConfig+0x1bc>)
 8002892:	689b      	ldr	r3, [r3, #8]
 8002894:	4a58      	ldr	r2, [pc, #352]	; (80029f8 <HAL_RCC_ClockConfig+0x1bc>)
 8002896:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800289a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	f003 0308 	and.w	r3, r3, #8
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d005      	beq.n	80028b4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80028a8:	4b53      	ldr	r3, [pc, #332]	; (80029f8 <HAL_RCC_ClockConfig+0x1bc>)
 80028aa:	689b      	ldr	r3, [r3, #8]
 80028ac:	4a52      	ldr	r2, [pc, #328]	; (80029f8 <HAL_RCC_ClockConfig+0x1bc>)
 80028ae:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80028b2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80028b4:	4b50      	ldr	r3, [pc, #320]	; (80029f8 <HAL_RCC_ClockConfig+0x1bc>)
 80028b6:	689b      	ldr	r3, [r3, #8]
 80028b8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	689b      	ldr	r3, [r3, #8]
 80028c0:	494d      	ldr	r1, [pc, #308]	; (80029f8 <HAL_RCC_ClockConfig+0x1bc>)
 80028c2:	4313      	orrs	r3, r2
 80028c4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	f003 0301 	and.w	r3, r3, #1
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d044      	beq.n	800295c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	685b      	ldr	r3, [r3, #4]
 80028d6:	2b01      	cmp	r3, #1
 80028d8:	d107      	bne.n	80028ea <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80028da:	4b47      	ldr	r3, [pc, #284]	; (80029f8 <HAL_RCC_ClockConfig+0x1bc>)
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d119      	bne.n	800291a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80028e6:	2301      	movs	r3, #1
 80028e8:	e07f      	b.n	80029ea <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	685b      	ldr	r3, [r3, #4]
 80028ee:	2b02      	cmp	r3, #2
 80028f0:	d003      	beq.n	80028fa <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80028f6:	2b03      	cmp	r3, #3
 80028f8:	d107      	bne.n	800290a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80028fa:	4b3f      	ldr	r3, [pc, #252]	; (80029f8 <HAL_RCC_ClockConfig+0x1bc>)
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002902:	2b00      	cmp	r3, #0
 8002904:	d109      	bne.n	800291a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002906:	2301      	movs	r3, #1
 8002908:	e06f      	b.n	80029ea <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800290a:	4b3b      	ldr	r3, [pc, #236]	; (80029f8 <HAL_RCC_ClockConfig+0x1bc>)
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	f003 0302 	and.w	r3, r3, #2
 8002912:	2b00      	cmp	r3, #0
 8002914:	d101      	bne.n	800291a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002916:	2301      	movs	r3, #1
 8002918:	e067      	b.n	80029ea <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800291a:	4b37      	ldr	r3, [pc, #220]	; (80029f8 <HAL_RCC_ClockConfig+0x1bc>)
 800291c:	689b      	ldr	r3, [r3, #8]
 800291e:	f023 0203 	bic.w	r2, r3, #3
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	685b      	ldr	r3, [r3, #4]
 8002926:	4934      	ldr	r1, [pc, #208]	; (80029f8 <HAL_RCC_ClockConfig+0x1bc>)
 8002928:	4313      	orrs	r3, r2
 800292a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800292c:	f7fe feaa 	bl	8001684 <HAL_GetTick>
 8002930:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002932:	e00a      	b.n	800294a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002934:	f7fe fea6 	bl	8001684 <HAL_GetTick>
 8002938:	4602      	mov	r2, r0
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	1ad3      	subs	r3, r2, r3
 800293e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002942:	4293      	cmp	r3, r2
 8002944:	d901      	bls.n	800294a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002946:	2303      	movs	r3, #3
 8002948:	e04f      	b.n	80029ea <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800294a:	4b2b      	ldr	r3, [pc, #172]	; (80029f8 <HAL_RCC_ClockConfig+0x1bc>)
 800294c:	689b      	ldr	r3, [r3, #8]
 800294e:	f003 020c 	and.w	r2, r3, #12
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	685b      	ldr	r3, [r3, #4]
 8002956:	009b      	lsls	r3, r3, #2
 8002958:	429a      	cmp	r2, r3
 800295a:	d1eb      	bne.n	8002934 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800295c:	4b25      	ldr	r3, [pc, #148]	; (80029f4 <HAL_RCC_ClockConfig+0x1b8>)
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	f003 030f 	and.w	r3, r3, #15
 8002964:	683a      	ldr	r2, [r7, #0]
 8002966:	429a      	cmp	r2, r3
 8002968:	d20c      	bcs.n	8002984 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800296a:	4b22      	ldr	r3, [pc, #136]	; (80029f4 <HAL_RCC_ClockConfig+0x1b8>)
 800296c:	683a      	ldr	r2, [r7, #0]
 800296e:	b2d2      	uxtb	r2, r2
 8002970:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002972:	4b20      	ldr	r3, [pc, #128]	; (80029f4 <HAL_RCC_ClockConfig+0x1b8>)
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	f003 030f 	and.w	r3, r3, #15
 800297a:	683a      	ldr	r2, [r7, #0]
 800297c:	429a      	cmp	r2, r3
 800297e:	d001      	beq.n	8002984 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002980:	2301      	movs	r3, #1
 8002982:	e032      	b.n	80029ea <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	f003 0304 	and.w	r3, r3, #4
 800298c:	2b00      	cmp	r3, #0
 800298e:	d008      	beq.n	80029a2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002990:	4b19      	ldr	r3, [pc, #100]	; (80029f8 <HAL_RCC_ClockConfig+0x1bc>)
 8002992:	689b      	ldr	r3, [r3, #8]
 8002994:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	68db      	ldr	r3, [r3, #12]
 800299c:	4916      	ldr	r1, [pc, #88]	; (80029f8 <HAL_RCC_ClockConfig+0x1bc>)
 800299e:	4313      	orrs	r3, r2
 80029a0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	f003 0308 	and.w	r3, r3, #8
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d009      	beq.n	80029c2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80029ae:	4b12      	ldr	r3, [pc, #72]	; (80029f8 <HAL_RCC_ClockConfig+0x1bc>)
 80029b0:	689b      	ldr	r3, [r3, #8]
 80029b2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	691b      	ldr	r3, [r3, #16]
 80029ba:	00db      	lsls	r3, r3, #3
 80029bc:	490e      	ldr	r1, [pc, #56]	; (80029f8 <HAL_RCC_ClockConfig+0x1bc>)
 80029be:	4313      	orrs	r3, r2
 80029c0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80029c2:	f000 f821 	bl	8002a08 <HAL_RCC_GetSysClockFreq>
 80029c6:	4601      	mov	r1, r0
 80029c8:	4b0b      	ldr	r3, [pc, #44]	; (80029f8 <HAL_RCC_ClockConfig+0x1bc>)
 80029ca:	689b      	ldr	r3, [r3, #8]
 80029cc:	091b      	lsrs	r3, r3, #4
 80029ce:	f003 030f 	and.w	r3, r3, #15
 80029d2:	4a0a      	ldr	r2, [pc, #40]	; (80029fc <HAL_RCC_ClockConfig+0x1c0>)
 80029d4:	5cd3      	ldrb	r3, [r2, r3]
 80029d6:	fa21 f303 	lsr.w	r3, r1, r3
 80029da:	4a09      	ldr	r2, [pc, #36]	; (8002a00 <HAL_RCC_ClockConfig+0x1c4>)
 80029dc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80029de:	4b09      	ldr	r3, [pc, #36]	; (8002a04 <HAL_RCC_ClockConfig+0x1c8>)
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	4618      	mov	r0, r3
 80029e4:	f7fe fe0a 	bl	80015fc <HAL_InitTick>

  return HAL_OK;
 80029e8:	2300      	movs	r3, #0
}
 80029ea:	4618      	mov	r0, r3
 80029ec:	3710      	adds	r7, #16
 80029ee:	46bd      	mov	sp, r7
 80029f0:	bd80      	pop	{r7, pc}
 80029f2:	bf00      	nop
 80029f4:	40023c00 	.word	0x40023c00
 80029f8:	40023800 	.word	0x40023800
 80029fc:	080046bc 	.word	0x080046bc
 8002a00:	20000074 	.word	0x20000074
 8002a04:	20000078 	.word	0x20000078

08002a08 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002a08:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002a0a:	b085      	sub	sp, #20
 8002a0c:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002a0e:	2300      	movs	r3, #0
 8002a10:	607b      	str	r3, [r7, #4]
 8002a12:	2300      	movs	r3, #0
 8002a14:	60fb      	str	r3, [r7, #12]
 8002a16:	2300      	movs	r3, #0
 8002a18:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8002a1a:	2300      	movs	r3, #0
 8002a1c:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002a1e:	4b63      	ldr	r3, [pc, #396]	; (8002bac <HAL_RCC_GetSysClockFreq+0x1a4>)
 8002a20:	689b      	ldr	r3, [r3, #8]
 8002a22:	f003 030c 	and.w	r3, r3, #12
 8002a26:	2b04      	cmp	r3, #4
 8002a28:	d007      	beq.n	8002a3a <HAL_RCC_GetSysClockFreq+0x32>
 8002a2a:	2b08      	cmp	r3, #8
 8002a2c:	d008      	beq.n	8002a40 <HAL_RCC_GetSysClockFreq+0x38>
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	f040 80b4 	bne.w	8002b9c <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002a34:	4b5e      	ldr	r3, [pc, #376]	; (8002bb0 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8002a36:	60bb      	str	r3, [r7, #8]
       break;
 8002a38:	e0b3      	b.n	8002ba2 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002a3a:	4b5e      	ldr	r3, [pc, #376]	; (8002bb4 <HAL_RCC_GetSysClockFreq+0x1ac>)
 8002a3c:	60bb      	str	r3, [r7, #8]
      break;
 8002a3e:	e0b0      	b.n	8002ba2 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002a40:	4b5a      	ldr	r3, [pc, #360]	; (8002bac <HAL_RCC_GetSysClockFreq+0x1a4>)
 8002a42:	685b      	ldr	r3, [r3, #4]
 8002a44:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002a48:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002a4a:	4b58      	ldr	r3, [pc, #352]	; (8002bac <HAL_RCC_GetSysClockFreq+0x1a4>)
 8002a4c:	685b      	ldr	r3, [r3, #4]
 8002a4e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d04a      	beq.n	8002aec <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002a56:	4b55      	ldr	r3, [pc, #340]	; (8002bac <HAL_RCC_GetSysClockFreq+0x1a4>)
 8002a58:	685b      	ldr	r3, [r3, #4]
 8002a5a:	099b      	lsrs	r3, r3, #6
 8002a5c:	f04f 0400 	mov.w	r4, #0
 8002a60:	f240 11ff 	movw	r1, #511	; 0x1ff
 8002a64:	f04f 0200 	mov.w	r2, #0
 8002a68:	ea03 0501 	and.w	r5, r3, r1
 8002a6c:	ea04 0602 	and.w	r6, r4, r2
 8002a70:	4629      	mov	r1, r5
 8002a72:	4632      	mov	r2, r6
 8002a74:	f04f 0300 	mov.w	r3, #0
 8002a78:	f04f 0400 	mov.w	r4, #0
 8002a7c:	0154      	lsls	r4, r2, #5
 8002a7e:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8002a82:	014b      	lsls	r3, r1, #5
 8002a84:	4619      	mov	r1, r3
 8002a86:	4622      	mov	r2, r4
 8002a88:	1b49      	subs	r1, r1, r5
 8002a8a:	eb62 0206 	sbc.w	r2, r2, r6
 8002a8e:	f04f 0300 	mov.w	r3, #0
 8002a92:	f04f 0400 	mov.w	r4, #0
 8002a96:	0194      	lsls	r4, r2, #6
 8002a98:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8002a9c:	018b      	lsls	r3, r1, #6
 8002a9e:	1a5b      	subs	r3, r3, r1
 8002aa0:	eb64 0402 	sbc.w	r4, r4, r2
 8002aa4:	f04f 0100 	mov.w	r1, #0
 8002aa8:	f04f 0200 	mov.w	r2, #0
 8002aac:	00e2      	lsls	r2, r4, #3
 8002aae:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8002ab2:	00d9      	lsls	r1, r3, #3
 8002ab4:	460b      	mov	r3, r1
 8002ab6:	4614      	mov	r4, r2
 8002ab8:	195b      	adds	r3, r3, r5
 8002aba:	eb44 0406 	adc.w	r4, r4, r6
 8002abe:	f04f 0100 	mov.w	r1, #0
 8002ac2:	f04f 0200 	mov.w	r2, #0
 8002ac6:	0262      	lsls	r2, r4, #9
 8002ac8:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8002acc:	0259      	lsls	r1, r3, #9
 8002ace:	460b      	mov	r3, r1
 8002ad0:	4614      	mov	r4, r2
 8002ad2:	4618      	mov	r0, r3
 8002ad4:	4621      	mov	r1, r4
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	f04f 0400 	mov.w	r4, #0
 8002adc:	461a      	mov	r2, r3
 8002ade:	4623      	mov	r3, r4
 8002ae0:	f7fd fbd6 	bl	8000290 <__aeabi_uldivmod>
 8002ae4:	4603      	mov	r3, r0
 8002ae6:	460c      	mov	r4, r1
 8002ae8:	60fb      	str	r3, [r7, #12]
 8002aea:	e049      	b.n	8002b80 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002aec:	4b2f      	ldr	r3, [pc, #188]	; (8002bac <HAL_RCC_GetSysClockFreq+0x1a4>)
 8002aee:	685b      	ldr	r3, [r3, #4]
 8002af0:	099b      	lsrs	r3, r3, #6
 8002af2:	f04f 0400 	mov.w	r4, #0
 8002af6:	f240 11ff 	movw	r1, #511	; 0x1ff
 8002afa:	f04f 0200 	mov.w	r2, #0
 8002afe:	ea03 0501 	and.w	r5, r3, r1
 8002b02:	ea04 0602 	and.w	r6, r4, r2
 8002b06:	4629      	mov	r1, r5
 8002b08:	4632      	mov	r2, r6
 8002b0a:	f04f 0300 	mov.w	r3, #0
 8002b0e:	f04f 0400 	mov.w	r4, #0
 8002b12:	0154      	lsls	r4, r2, #5
 8002b14:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8002b18:	014b      	lsls	r3, r1, #5
 8002b1a:	4619      	mov	r1, r3
 8002b1c:	4622      	mov	r2, r4
 8002b1e:	1b49      	subs	r1, r1, r5
 8002b20:	eb62 0206 	sbc.w	r2, r2, r6
 8002b24:	f04f 0300 	mov.w	r3, #0
 8002b28:	f04f 0400 	mov.w	r4, #0
 8002b2c:	0194      	lsls	r4, r2, #6
 8002b2e:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8002b32:	018b      	lsls	r3, r1, #6
 8002b34:	1a5b      	subs	r3, r3, r1
 8002b36:	eb64 0402 	sbc.w	r4, r4, r2
 8002b3a:	f04f 0100 	mov.w	r1, #0
 8002b3e:	f04f 0200 	mov.w	r2, #0
 8002b42:	00e2      	lsls	r2, r4, #3
 8002b44:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8002b48:	00d9      	lsls	r1, r3, #3
 8002b4a:	460b      	mov	r3, r1
 8002b4c:	4614      	mov	r4, r2
 8002b4e:	195b      	adds	r3, r3, r5
 8002b50:	eb44 0406 	adc.w	r4, r4, r6
 8002b54:	f04f 0100 	mov.w	r1, #0
 8002b58:	f04f 0200 	mov.w	r2, #0
 8002b5c:	02a2      	lsls	r2, r4, #10
 8002b5e:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8002b62:	0299      	lsls	r1, r3, #10
 8002b64:	460b      	mov	r3, r1
 8002b66:	4614      	mov	r4, r2
 8002b68:	4618      	mov	r0, r3
 8002b6a:	4621      	mov	r1, r4
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	f04f 0400 	mov.w	r4, #0
 8002b72:	461a      	mov	r2, r3
 8002b74:	4623      	mov	r3, r4
 8002b76:	f7fd fb8b 	bl	8000290 <__aeabi_uldivmod>
 8002b7a:	4603      	mov	r3, r0
 8002b7c:	460c      	mov	r4, r1
 8002b7e:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002b80:	4b0a      	ldr	r3, [pc, #40]	; (8002bac <HAL_RCC_GetSysClockFreq+0x1a4>)
 8002b82:	685b      	ldr	r3, [r3, #4]
 8002b84:	0c1b      	lsrs	r3, r3, #16
 8002b86:	f003 0303 	and.w	r3, r3, #3
 8002b8a:	3301      	adds	r3, #1
 8002b8c:	005b      	lsls	r3, r3, #1
 8002b8e:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8002b90:	68fa      	ldr	r2, [r7, #12]
 8002b92:	683b      	ldr	r3, [r7, #0]
 8002b94:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b98:	60bb      	str	r3, [r7, #8]
      break;
 8002b9a:	e002      	b.n	8002ba2 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002b9c:	4b04      	ldr	r3, [pc, #16]	; (8002bb0 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8002b9e:	60bb      	str	r3, [r7, #8]
      break;
 8002ba0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002ba2:	68bb      	ldr	r3, [r7, #8]
}
 8002ba4:	4618      	mov	r0, r3
 8002ba6:	3714      	adds	r7, #20
 8002ba8:	46bd      	mov	sp, r7
 8002baa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002bac:	40023800 	.word	0x40023800
 8002bb0:	00f42400 	.word	0x00f42400
 8002bb4:	007a1200 	.word	0x007a1200

08002bb8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002bb8:	b480      	push	{r7}
 8002bba:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002bbc:	4b03      	ldr	r3, [pc, #12]	; (8002bcc <HAL_RCC_GetHCLKFreq+0x14>)
 8002bbe:	681b      	ldr	r3, [r3, #0]
}
 8002bc0:	4618      	mov	r0, r3
 8002bc2:	46bd      	mov	sp, r7
 8002bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bc8:	4770      	bx	lr
 8002bca:	bf00      	nop
 8002bcc:	20000074 	.word	0x20000074

08002bd0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002bd0:	b580      	push	{r7, lr}
 8002bd2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002bd4:	f7ff fff0 	bl	8002bb8 <HAL_RCC_GetHCLKFreq>
 8002bd8:	4601      	mov	r1, r0
 8002bda:	4b05      	ldr	r3, [pc, #20]	; (8002bf0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002bdc:	689b      	ldr	r3, [r3, #8]
 8002bde:	0a9b      	lsrs	r3, r3, #10
 8002be0:	f003 0307 	and.w	r3, r3, #7
 8002be4:	4a03      	ldr	r2, [pc, #12]	; (8002bf4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002be6:	5cd3      	ldrb	r3, [r2, r3]
 8002be8:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002bec:	4618      	mov	r0, r3
 8002bee:	bd80      	pop	{r7, pc}
 8002bf0:	40023800 	.word	0x40023800
 8002bf4:	080046cc 	.word	0x080046cc

08002bf8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002bf8:	b580      	push	{r7, lr}
 8002bfa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002bfc:	f7ff ffdc 	bl	8002bb8 <HAL_RCC_GetHCLKFreq>
 8002c00:	4601      	mov	r1, r0
 8002c02:	4b05      	ldr	r3, [pc, #20]	; (8002c18 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002c04:	689b      	ldr	r3, [r3, #8]
 8002c06:	0b5b      	lsrs	r3, r3, #13
 8002c08:	f003 0307 	and.w	r3, r3, #7
 8002c0c:	4a03      	ldr	r2, [pc, #12]	; (8002c1c <HAL_RCC_GetPCLK2Freq+0x24>)
 8002c0e:	5cd3      	ldrb	r3, [r2, r3]
 8002c10:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002c14:	4618      	mov	r0, r3
 8002c16:	bd80      	pop	{r7, pc}
 8002c18:	40023800 	.word	0x40023800
 8002c1c:	080046cc 	.word	0x080046cc

08002c20 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002c20:	b580      	push	{r7, lr}
 8002c22:	b082      	sub	sp, #8
 8002c24:	af00      	add	r7, sp, #0
 8002c26:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d101      	bne.n	8002c32 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002c2e:	2301      	movs	r3, #1
 8002c30:	e03f      	b.n	8002cb2 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002c38:	b2db      	uxtb	r3, r3
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d106      	bne.n	8002c4c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	2200      	movs	r2, #0
 8002c42:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002c46:	6878      	ldr	r0, [r7, #4]
 8002c48:	f7fe fb86 	bl	8001358 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	2224      	movs	r2, #36	; 0x24
 8002c50:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	68da      	ldr	r2, [r3, #12]
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002c62:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002c64:	6878      	ldr	r0, [r7, #4]
 8002c66:	f000 fc6d 	bl	8003544 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	691a      	ldr	r2, [r3, #16]
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002c78:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	695a      	ldr	r2, [r3, #20]
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002c88:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	68da      	ldr	r2, [r3, #12]
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002c98:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	2200      	movs	r2, #0
 8002c9e:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	2220      	movs	r2, #32
 8002ca4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	2220      	movs	r2, #32
 8002cac:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8002cb0:	2300      	movs	r3, #0
}
 8002cb2:	4618      	mov	r0, r3
 8002cb4:	3708      	adds	r7, #8
 8002cb6:	46bd      	mov	sp, r7
 8002cb8:	bd80      	pop	{r7, pc}

08002cba <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002cba:	b580      	push	{r7, lr}
 8002cbc:	b088      	sub	sp, #32
 8002cbe:	af02      	add	r7, sp, #8
 8002cc0:	60f8      	str	r0, [r7, #12]
 8002cc2:	60b9      	str	r1, [r7, #8]
 8002cc4:	603b      	str	r3, [r7, #0]
 8002cc6:	4613      	mov	r3, r2
 8002cc8:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8002cca:	2300      	movs	r3, #0
 8002ccc:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002cd4:	b2db      	uxtb	r3, r3
 8002cd6:	2b20      	cmp	r3, #32
 8002cd8:	f040 8083 	bne.w	8002de2 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8002cdc:	68bb      	ldr	r3, [r7, #8]
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d002      	beq.n	8002ce8 <HAL_UART_Transmit+0x2e>
 8002ce2:	88fb      	ldrh	r3, [r7, #6]
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d101      	bne.n	8002cec <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8002ce8:	2301      	movs	r3, #1
 8002cea:	e07b      	b.n	8002de4 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002cf2:	2b01      	cmp	r3, #1
 8002cf4:	d101      	bne.n	8002cfa <HAL_UART_Transmit+0x40>
 8002cf6:	2302      	movs	r3, #2
 8002cf8:	e074      	b.n	8002de4 <HAL_UART_Transmit+0x12a>
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	2201      	movs	r2, #1
 8002cfe:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	2200      	movs	r2, #0
 8002d06:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	2221      	movs	r2, #33	; 0x21
 8002d0c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8002d10:	f7fe fcb8 	bl	8001684 <HAL_GetTick>
 8002d14:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	88fa      	ldrh	r2, [r7, #6]
 8002d1a:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	88fa      	ldrh	r2, [r7, #6]
 8002d20:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	2200      	movs	r2, #0
 8002d26:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 8002d2a:	e042      	b.n	8002db2 <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002d30:	b29b      	uxth	r3, r3
 8002d32:	3b01      	subs	r3, #1
 8002d34:	b29a      	uxth	r2, r3
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	689b      	ldr	r3, [r3, #8]
 8002d3e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002d42:	d122      	bne.n	8002d8a <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002d44:	683b      	ldr	r3, [r7, #0]
 8002d46:	9300      	str	r3, [sp, #0]
 8002d48:	697b      	ldr	r3, [r7, #20]
 8002d4a:	2200      	movs	r2, #0
 8002d4c:	2180      	movs	r1, #128	; 0x80
 8002d4e:	68f8      	ldr	r0, [r7, #12]
 8002d50:	f000 fa76 	bl	8003240 <UART_WaitOnFlagUntilTimeout>
 8002d54:	4603      	mov	r3, r0
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d001      	beq.n	8002d5e <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 8002d5a:	2303      	movs	r3, #3
 8002d5c:	e042      	b.n	8002de4 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 8002d5e:	68bb      	ldr	r3, [r7, #8]
 8002d60:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8002d62:	693b      	ldr	r3, [r7, #16]
 8002d64:	881b      	ldrh	r3, [r3, #0]
 8002d66:	461a      	mov	r2, r3
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002d70:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	691b      	ldr	r3, [r3, #16]
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d103      	bne.n	8002d82 <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 8002d7a:	68bb      	ldr	r3, [r7, #8]
 8002d7c:	3302      	adds	r3, #2
 8002d7e:	60bb      	str	r3, [r7, #8]
 8002d80:	e017      	b.n	8002db2 <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 8002d82:	68bb      	ldr	r3, [r7, #8]
 8002d84:	3301      	adds	r3, #1
 8002d86:	60bb      	str	r3, [r7, #8]
 8002d88:	e013      	b.n	8002db2 <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002d8a:	683b      	ldr	r3, [r7, #0]
 8002d8c:	9300      	str	r3, [sp, #0]
 8002d8e:	697b      	ldr	r3, [r7, #20]
 8002d90:	2200      	movs	r2, #0
 8002d92:	2180      	movs	r1, #128	; 0x80
 8002d94:	68f8      	ldr	r0, [r7, #12]
 8002d96:	f000 fa53 	bl	8003240 <UART_WaitOnFlagUntilTimeout>
 8002d9a:	4603      	mov	r3, r0
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d001      	beq.n	8002da4 <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 8002da0:	2303      	movs	r3, #3
 8002da2:	e01f      	b.n	8002de4 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8002da4:	68bb      	ldr	r3, [r7, #8]
 8002da6:	1c5a      	adds	r2, r3, #1
 8002da8:	60ba      	str	r2, [r7, #8]
 8002daa:	781a      	ldrb	r2, [r3, #0]
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002db6:	b29b      	uxth	r3, r3
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d1b7      	bne.n	8002d2c <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002dbc:	683b      	ldr	r3, [r7, #0]
 8002dbe:	9300      	str	r3, [sp, #0]
 8002dc0:	697b      	ldr	r3, [r7, #20]
 8002dc2:	2200      	movs	r2, #0
 8002dc4:	2140      	movs	r1, #64	; 0x40
 8002dc6:	68f8      	ldr	r0, [r7, #12]
 8002dc8:	f000 fa3a 	bl	8003240 <UART_WaitOnFlagUntilTimeout>
 8002dcc:	4603      	mov	r3, r0
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d001      	beq.n	8002dd6 <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 8002dd2:	2303      	movs	r3, #3
 8002dd4:	e006      	b.n	8002de4 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	2220      	movs	r2, #32
 8002dda:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 8002dde:	2300      	movs	r3, #0
 8002de0:	e000      	b.n	8002de4 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8002de2:	2302      	movs	r3, #2
  }
}
 8002de4:	4618      	mov	r0, r3
 8002de6:	3718      	adds	r7, #24
 8002de8:	46bd      	mov	sp, r7
 8002dea:	bd80      	pop	{r7, pc}

08002dec <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002dec:	b580      	push	{r7, lr}
 8002dee:	b086      	sub	sp, #24
 8002df0:	af00      	add	r7, sp, #0
 8002df2:	60f8      	str	r0, [r7, #12]
 8002df4:	60b9      	str	r1, [r7, #8]
 8002df6:	4613      	mov	r3, r2
 8002df8:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8002e00:	b2db      	uxtb	r3, r3
 8002e02:	2b20      	cmp	r3, #32
 8002e04:	d166      	bne.n	8002ed4 <HAL_UART_Receive_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 8002e06:	68bb      	ldr	r3, [r7, #8]
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d002      	beq.n	8002e12 <HAL_UART_Receive_DMA+0x26>
 8002e0c:	88fb      	ldrh	r3, [r7, #6]
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d101      	bne.n	8002e16 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8002e12:	2301      	movs	r3, #1
 8002e14:	e05f      	b.n	8002ed6 <HAL_UART_Receive_DMA+0xea>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002e1c:	2b01      	cmp	r3, #1
 8002e1e:	d101      	bne.n	8002e24 <HAL_UART_Receive_DMA+0x38>
 8002e20:	2302      	movs	r3, #2
 8002e22:	e058      	b.n	8002ed6 <HAL_UART_Receive_DMA+0xea>
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	2201      	movs	r2, #1
 8002e28:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8002e2c:	68ba      	ldr	r2, [r7, #8]
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	88fa      	ldrh	r2, [r7, #6]
 8002e36:	859a      	strh	r2, [r3, #44]	; 0x2c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	2200      	movs	r2, #0
 8002e3c:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	2222      	movs	r2, #34	; 0x22
 8002e42:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002e4a:	4a25      	ldr	r2, [pc, #148]	; (8002ee0 <HAL_UART_Receive_DMA+0xf4>)
 8002e4c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002e52:	4a24      	ldr	r2, [pc, #144]	; (8002ee4 <HAL_UART_Receive_DMA+0xf8>)
 8002e54:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002e5a:	4a23      	ldr	r2, [pc, #140]	; (8002ee8 <HAL_UART_Receive_DMA+0xfc>)
 8002e5c:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002e62:	2200      	movs	r2, #0
 8002e64:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA stream */
    tmp = (uint32_t *)&pData;
 8002e66:	f107 0308 	add.w	r3, r7, #8
 8002e6a:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	3304      	adds	r3, #4
 8002e76:	4619      	mov	r1, r3
 8002e78:	697b      	ldr	r3, [r7, #20]
 8002e7a:	681a      	ldr	r2, [r3, #0]
 8002e7c:	88fb      	ldrh	r3, [r7, #6]
 8002e7e:	f7fe fdef 	bl	8001a60 <HAL_DMA_Start_IT>

    /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
    __HAL_UART_CLEAR_OREFLAG(huart);
 8002e82:	2300      	movs	r3, #0
 8002e84:	613b      	str	r3, [r7, #16]
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	613b      	str	r3, [r7, #16]
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	685b      	ldr	r3, [r3, #4]
 8002e94:	613b      	str	r3, [r7, #16]
 8002e96:	693b      	ldr	r3, [r7, #16]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	2200      	movs	r2, #0
 8002e9c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	68da      	ldr	r2, [r3, #12]
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002eae:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	695a      	ldr	r2, [r3, #20]
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	f042 0201 	orr.w	r2, r2, #1
 8002ebe:	615a      	str	r2, [r3, #20]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	695a      	ldr	r2, [r3, #20]
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002ece:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 8002ed0:	2300      	movs	r3, #0
 8002ed2:	e000      	b.n	8002ed6 <HAL_UART_Receive_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 8002ed4:	2302      	movs	r3, #2
  }
}
 8002ed6:	4618      	mov	r0, r3
 8002ed8:	3718      	adds	r7, #24
 8002eda:	46bd      	mov	sp, r7
 8002edc:	bd80      	pop	{r7, pc}
 8002ede:	bf00      	nop
 8002ee0:	08003129 	.word	0x08003129
 8002ee4:	08003191 	.word	0x08003191
 8002ee8:	080031ad 	.word	0x080031ad

08002eec <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002eec:	b580      	push	{r7, lr}
 8002eee:	b088      	sub	sp, #32
 8002ef0:	af00      	add	r7, sp, #0
 8002ef2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	68db      	ldr	r3, [r3, #12]
 8002f02:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	695b      	ldr	r3, [r3, #20]
 8002f0a:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8002f0c:	2300      	movs	r3, #0
 8002f0e:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8002f10:	2300      	movs	r3, #0
 8002f12:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8002f14:	69fb      	ldr	r3, [r7, #28]
 8002f16:	f003 030f 	and.w	r3, r3, #15
 8002f1a:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8002f1c:	693b      	ldr	r3, [r7, #16]
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d10d      	bne.n	8002f3e <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002f22:	69fb      	ldr	r3, [r7, #28]
 8002f24:	f003 0320 	and.w	r3, r3, #32
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d008      	beq.n	8002f3e <HAL_UART_IRQHandler+0x52>
 8002f2c:	69bb      	ldr	r3, [r7, #24]
 8002f2e:	f003 0320 	and.w	r3, r3, #32
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d003      	beq.n	8002f3e <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8002f36:	6878      	ldr	r0, [r7, #4]
 8002f38:	f000 fa82 	bl	8003440 <UART_Receive_IT>
      return;
 8002f3c:	e0d1      	b.n	80030e2 <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002f3e:	693b      	ldr	r3, [r7, #16]
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	f000 80b0 	beq.w	80030a6 <HAL_UART_IRQHandler+0x1ba>
 8002f46:	697b      	ldr	r3, [r7, #20]
 8002f48:	f003 0301 	and.w	r3, r3, #1
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d105      	bne.n	8002f5c <HAL_UART_IRQHandler+0x70>
 8002f50:	69bb      	ldr	r3, [r7, #24]
 8002f52:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	f000 80a5 	beq.w	80030a6 <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002f5c:	69fb      	ldr	r3, [r7, #28]
 8002f5e:	f003 0301 	and.w	r3, r3, #1
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d00a      	beq.n	8002f7c <HAL_UART_IRQHandler+0x90>
 8002f66:	69bb      	ldr	r3, [r7, #24]
 8002f68:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d005      	beq.n	8002f7c <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002f74:	f043 0201 	orr.w	r2, r3, #1
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002f7c:	69fb      	ldr	r3, [r7, #28]
 8002f7e:	f003 0304 	and.w	r3, r3, #4
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d00a      	beq.n	8002f9c <HAL_UART_IRQHandler+0xb0>
 8002f86:	697b      	ldr	r3, [r7, #20]
 8002f88:	f003 0301 	and.w	r3, r3, #1
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	d005      	beq.n	8002f9c <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002f94:	f043 0202 	orr.w	r2, r3, #2
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002f9c:	69fb      	ldr	r3, [r7, #28]
 8002f9e:	f003 0302 	and.w	r3, r3, #2
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d00a      	beq.n	8002fbc <HAL_UART_IRQHandler+0xd0>
 8002fa6:	697b      	ldr	r3, [r7, #20]
 8002fa8:	f003 0301 	and.w	r3, r3, #1
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d005      	beq.n	8002fbc <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002fb4:	f043 0204 	orr.w	r2, r3, #4
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8002fbc:	69fb      	ldr	r3, [r7, #28]
 8002fbe:	f003 0308 	and.w	r3, r3, #8
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d00f      	beq.n	8002fe6 <HAL_UART_IRQHandler+0xfa>
 8002fc6:	69bb      	ldr	r3, [r7, #24]
 8002fc8:	f003 0320 	and.w	r3, r3, #32
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d104      	bne.n	8002fda <HAL_UART_IRQHandler+0xee>
 8002fd0:	697b      	ldr	r3, [r7, #20]
 8002fd2:	f003 0301 	and.w	r3, r3, #1
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d005      	beq.n	8002fe6 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002fde:	f043 0208 	orr.w	r2, r3, #8
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d078      	beq.n	80030e0 <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002fee:	69fb      	ldr	r3, [r7, #28]
 8002ff0:	f003 0320 	and.w	r3, r3, #32
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d007      	beq.n	8003008 <HAL_UART_IRQHandler+0x11c>
 8002ff8:	69bb      	ldr	r3, [r7, #24]
 8002ffa:	f003 0320 	and.w	r3, r3, #32
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d002      	beq.n	8003008 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 8003002:	6878      	ldr	r0, [r7, #4]
 8003004:	f000 fa1c 	bl	8003440 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	695b      	ldr	r3, [r3, #20]
 800300e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003012:	2b40      	cmp	r3, #64	; 0x40
 8003014:	bf0c      	ite	eq
 8003016:	2301      	moveq	r3, #1
 8003018:	2300      	movne	r3, #0
 800301a:	b2db      	uxtb	r3, r3
 800301c:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003022:	f003 0308 	and.w	r3, r3, #8
 8003026:	2b00      	cmp	r3, #0
 8003028:	d102      	bne.n	8003030 <HAL_UART_IRQHandler+0x144>
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	2b00      	cmp	r3, #0
 800302e:	d031      	beq.n	8003094 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003030:	6878      	ldr	r0, [r7, #4]
 8003032:	f000 f965 	bl	8003300 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	695b      	ldr	r3, [r3, #20]
 800303c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003040:	2b40      	cmp	r3, #64	; 0x40
 8003042:	d123      	bne.n	800308c <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	695a      	ldr	r2, [r3, #20]
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003052:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003058:	2b00      	cmp	r3, #0
 800305a:	d013      	beq.n	8003084 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003060:	4a21      	ldr	r2, [pc, #132]	; (80030e8 <HAL_UART_IRQHandler+0x1fc>)
 8003062:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003068:	4618      	mov	r0, r3
 800306a:	f7fe fd51 	bl	8001b10 <HAL_DMA_Abort_IT>
 800306e:	4603      	mov	r3, r0
 8003070:	2b00      	cmp	r3, #0
 8003072:	d016      	beq.n	80030a2 <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003078:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800307a:	687a      	ldr	r2, [r7, #4]
 800307c:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800307e:	4610      	mov	r0, r2
 8003080:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003082:	e00e      	b.n	80030a2 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003084:	6878      	ldr	r0, [r7, #4]
 8003086:	f000 f845 	bl	8003114 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800308a:	e00a      	b.n	80030a2 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800308c:	6878      	ldr	r0, [r7, #4]
 800308e:	f000 f841 	bl	8003114 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003092:	e006      	b.n	80030a2 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003094:	6878      	ldr	r0, [r7, #4]
 8003096:	f000 f83d 	bl	8003114 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	2200      	movs	r2, #0
 800309e:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 80030a0:	e01e      	b.n	80030e0 <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80030a2:	bf00      	nop
    return;
 80030a4:	e01c      	b.n	80030e0 <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80030a6:	69fb      	ldr	r3, [r7, #28]
 80030a8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d008      	beq.n	80030c2 <HAL_UART_IRQHandler+0x1d6>
 80030b0:	69bb      	ldr	r3, [r7, #24]
 80030b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d003      	beq.n	80030c2 <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 80030ba:	6878      	ldr	r0, [r7, #4]
 80030bc:	f000 f952 	bl	8003364 <UART_Transmit_IT>
    return;
 80030c0:	e00f      	b.n	80030e2 <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80030c2:	69fb      	ldr	r3, [r7, #28]
 80030c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d00a      	beq.n	80030e2 <HAL_UART_IRQHandler+0x1f6>
 80030cc:	69bb      	ldr	r3, [r7, #24]
 80030ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d005      	beq.n	80030e2 <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 80030d6:	6878      	ldr	r0, [r7, #4]
 80030d8:	f000 f99a 	bl	8003410 <UART_EndTransmit_IT>
    return;
 80030dc:	bf00      	nop
 80030de:	e000      	b.n	80030e2 <HAL_UART_IRQHandler+0x1f6>
    return;
 80030e0:	bf00      	nop
  }
}
 80030e2:	3720      	adds	r7, #32
 80030e4:	46bd      	mov	sp, r7
 80030e6:	bd80      	pop	{r7, pc}
 80030e8:	0800333d 	.word	0x0800333d

080030ec <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80030ec:	b480      	push	{r7}
 80030ee:	b083      	sub	sp, #12
 80030f0:	af00      	add	r7, sp, #0
 80030f2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80030f4:	bf00      	nop
 80030f6:	370c      	adds	r7, #12
 80030f8:	46bd      	mov	sp, r7
 80030fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030fe:	4770      	bx	lr

08003100 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8003100:	b480      	push	{r7}
 8003102:	b083      	sub	sp, #12
 8003104:	af00      	add	r7, sp, #0
 8003106:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8003108:	bf00      	nop
 800310a:	370c      	adds	r7, #12
 800310c:	46bd      	mov	sp, r7
 800310e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003112:	4770      	bx	lr

08003114 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003114:	b480      	push	{r7}
 8003116:	b083      	sub	sp, #12
 8003118:	af00      	add	r7, sp, #0
 800311a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800311c:	bf00      	nop
 800311e:	370c      	adds	r7, #12
 8003120:	46bd      	mov	sp, r7
 8003122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003126:	4770      	bx	lr

08003128 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8003128:	b580      	push	{r7, lr}
 800312a:	b084      	sub	sp, #16
 800312c:	af00      	add	r7, sp, #0
 800312e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003134:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003140:	2b00      	cmp	r3, #0
 8003142:	d11e      	bne.n	8003182 <UART_DMAReceiveCplt+0x5a>
  {
    huart->RxXferCount = 0U;
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	2200      	movs	r2, #0
 8003148:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	68da      	ldr	r2, [r3, #12]
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003158:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	695a      	ldr	r2, [r3, #20]
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	f022 0201 	bic.w	r2, r2, #1
 8003168:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	695a      	ldr	r2, [r3, #20]
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003178:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	2220      	movs	r2, #32
 800317e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 8003182:	68f8      	ldr	r0, [r7, #12]
 8003184:	f7fd feb4 	bl	8000ef0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003188:	bf00      	nop
 800318a:	3710      	adds	r7, #16
 800318c:	46bd      	mov	sp, r7
 800318e:	bd80      	pop	{r7, pc}

08003190 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8003190:	b580      	push	{r7, lr}
 8003192:	b084      	sub	sp, #16
 8003194:	af00      	add	r7, sp, #0
 8003196:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800319c:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 800319e:	68f8      	ldr	r0, [r7, #12]
 80031a0:	f7ff ffae 	bl	8003100 <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80031a4:	bf00      	nop
 80031a6:	3710      	adds	r7, #16
 80031a8:	46bd      	mov	sp, r7
 80031aa:	bd80      	pop	{r7, pc}

080031ac <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80031ac:	b580      	push	{r7, lr}
 80031ae:	b084      	sub	sp, #16
 80031b0:	af00      	add	r7, sp, #0
 80031b2:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80031b4:	2300      	movs	r3, #0
 80031b6:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80031bc:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80031be:	68bb      	ldr	r3, [r7, #8]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	695b      	ldr	r3, [r3, #20]
 80031c4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80031c8:	2b80      	cmp	r3, #128	; 0x80
 80031ca:	bf0c      	ite	eq
 80031cc:	2301      	moveq	r3, #1
 80031ce:	2300      	movne	r3, #0
 80031d0:	b2db      	uxtb	r3, r3
 80031d2:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80031d4:	68bb      	ldr	r3, [r7, #8]
 80031d6:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80031da:	b2db      	uxtb	r3, r3
 80031dc:	2b21      	cmp	r3, #33	; 0x21
 80031de:	d108      	bne.n	80031f2 <UART_DMAError+0x46>
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d005      	beq.n	80031f2 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 80031e6:	68bb      	ldr	r3, [r7, #8]
 80031e8:	2200      	movs	r2, #0
 80031ea:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 80031ec:	68b8      	ldr	r0, [r7, #8]
 80031ee:	f000 f871 	bl	80032d4 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80031f2:	68bb      	ldr	r3, [r7, #8]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	695b      	ldr	r3, [r3, #20]
 80031f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80031fc:	2b40      	cmp	r3, #64	; 0x40
 80031fe:	bf0c      	ite	eq
 8003200:	2301      	moveq	r3, #1
 8003202:	2300      	movne	r3, #0
 8003204:	b2db      	uxtb	r3, r3
 8003206:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8003208:	68bb      	ldr	r3, [r7, #8]
 800320a:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800320e:	b2db      	uxtb	r3, r3
 8003210:	2b22      	cmp	r3, #34	; 0x22
 8003212:	d108      	bne.n	8003226 <UART_DMAError+0x7a>
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	2b00      	cmp	r3, #0
 8003218:	d005      	beq.n	8003226 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800321a:	68bb      	ldr	r3, [r7, #8]
 800321c:	2200      	movs	r2, #0
 800321e:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8003220:	68b8      	ldr	r0, [r7, #8]
 8003222:	f000 f86d 	bl	8003300 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8003226:	68bb      	ldr	r3, [r7, #8]
 8003228:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800322a:	f043 0210 	orr.w	r2, r3, #16
 800322e:	68bb      	ldr	r3, [r7, #8]
 8003230:	63da      	str	r2, [r3, #60]	; 0x3c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003232:	68b8      	ldr	r0, [r7, #8]
 8003234:	f7ff ff6e 	bl	8003114 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003238:	bf00      	nop
 800323a:	3710      	adds	r7, #16
 800323c:	46bd      	mov	sp, r7
 800323e:	bd80      	pop	{r7, pc}

08003240 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8003240:	b580      	push	{r7, lr}
 8003242:	b084      	sub	sp, #16
 8003244:	af00      	add	r7, sp, #0
 8003246:	60f8      	str	r0, [r7, #12]
 8003248:	60b9      	str	r1, [r7, #8]
 800324a:	603b      	str	r3, [r7, #0]
 800324c:	4613      	mov	r3, r2
 800324e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003250:	e02c      	b.n	80032ac <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003252:	69bb      	ldr	r3, [r7, #24]
 8003254:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003258:	d028      	beq.n	80032ac <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800325a:	69bb      	ldr	r3, [r7, #24]
 800325c:	2b00      	cmp	r3, #0
 800325e:	d007      	beq.n	8003270 <UART_WaitOnFlagUntilTimeout+0x30>
 8003260:	f7fe fa10 	bl	8001684 <HAL_GetTick>
 8003264:	4602      	mov	r2, r0
 8003266:	683b      	ldr	r3, [r7, #0]
 8003268:	1ad3      	subs	r3, r2, r3
 800326a:	69ba      	ldr	r2, [r7, #24]
 800326c:	429a      	cmp	r2, r3
 800326e:	d21d      	bcs.n	80032ac <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	68da      	ldr	r2, [r3, #12]
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800327e:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	695a      	ldr	r2, [r3, #20]
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	f022 0201 	bic.w	r2, r2, #1
 800328e:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	2220      	movs	r2, #32
 8003294:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	2220      	movs	r2, #32
 800329c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	2200      	movs	r2, #0
 80032a4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 80032a8:	2303      	movs	r3, #3
 80032aa:	e00f      	b.n	80032cc <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	681a      	ldr	r2, [r3, #0]
 80032b2:	68bb      	ldr	r3, [r7, #8]
 80032b4:	4013      	ands	r3, r2
 80032b6:	68ba      	ldr	r2, [r7, #8]
 80032b8:	429a      	cmp	r2, r3
 80032ba:	bf0c      	ite	eq
 80032bc:	2301      	moveq	r3, #1
 80032be:	2300      	movne	r3, #0
 80032c0:	b2db      	uxtb	r3, r3
 80032c2:	461a      	mov	r2, r3
 80032c4:	79fb      	ldrb	r3, [r7, #7]
 80032c6:	429a      	cmp	r2, r3
 80032c8:	d0c3      	beq.n	8003252 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80032ca:	2300      	movs	r3, #0
}
 80032cc:	4618      	mov	r0, r3
 80032ce:	3710      	adds	r7, #16
 80032d0:	46bd      	mov	sp, r7
 80032d2:	bd80      	pop	{r7, pc}

080032d4 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80032d4:	b480      	push	{r7}
 80032d6:	b083      	sub	sp, #12
 80032d8:	af00      	add	r7, sp, #0
 80032da:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	68da      	ldr	r2, [r3, #12]
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 80032ea:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	2220      	movs	r2, #32
 80032f0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
}
 80032f4:	bf00      	nop
 80032f6:	370c      	adds	r7, #12
 80032f8:	46bd      	mov	sp, r7
 80032fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032fe:	4770      	bx	lr

08003300 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003300:	b480      	push	{r7}
 8003302:	b083      	sub	sp, #12
 8003304:	af00      	add	r7, sp, #0
 8003306:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	68da      	ldr	r2, [r3, #12]
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8003316:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	695a      	ldr	r2, [r3, #20]
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	f022 0201 	bic.w	r2, r2, #1
 8003326:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	2220      	movs	r2, #32
 800332c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8003330:	bf00      	nop
 8003332:	370c      	adds	r7, #12
 8003334:	46bd      	mov	sp, r7
 8003336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800333a:	4770      	bx	lr

0800333c <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800333c:	b580      	push	{r7, lr}
 800333e:	b084      	sub	sp, #16
 8003340:	af00      	add	r7, sp, #0
 8003342:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003348:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	2200      	movs	r2, #0
 800334e:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	2200      	movs	r2, #0
 8003354:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003356:	68f8      	ldr	r0, [r7, #12]
 8003358:	f7ff fedc 	bl	8003114 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800335c:	bf00      	nop
 800335e:	3710      	adds	r7, #16
 8003360:	46bd      	mov	sp, r7
 8003362:	bd80      	pop	{r7, pc}

08003364 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8003364:	b480      	push	{r7}
 8003366:	b085      	sub	sp, #20
 8003368:	af00      	add	r7, sp, #0
 800336a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003372:	b2db      	uxtb	r3, r3
 8003374:	2b21      	cmp	r3, #33	; 0x21
 8003376:	d144      	bne.n	8003402 <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	689b      	ldr	r3, [r3, #8]
 800337c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003380:	d11a      	bne.n	80033b8 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	6a1b      	ldr	r3, [r3, #32]
 8003386:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	881b      	ldrh	r3, [r3, #0]
 800338c:	461a      	mov	r2, r3
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003396:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	691b      	ldr	r3, [r3, #16]
 800339c:	2b00      	cmp	r3, #0
 800339e:	d105      	bne.n	80033ac <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	6a1b      	ldr	r3, [r3, #32]
 80033a4:	1c9a      	adds	r2, r3, #2
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	621a      	str	r2, [r3, #32]
 80033aa:	e00e      	b.n	80033ca <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	6a1b      	ldr	r3, [r3, #32]
 80033b0:	1c5a      	adds	r2, r3, #1
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	621a      	str	r2, [r3, #32]
 80033b6:	e008      	b.n	80033ca <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	6a1b      	ldr	r3, [r3, #32]
 80033bc:	1c59      	adds	r1, r3, #1
 80033be:	687a      	ldr	r2, [r7, #4]
 80033c0:	6211      	str	r1, [r2, #32]
 80033c2:	781a      	ldrb	r2, [r3, #0]
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80033ce:	b29b      	uxth	r3, r3
 80033d0:	3b01      	subs	r3, #1
 80033d2:	b29b      	uxth	r3, r3
 80033d4:	687a      	ldr	r2, [r7, #4]
 80033d6:	4619      	mov	r1, r3
 80033d8:	84d1      	strh	r1, [r2, #38]	; 0x26
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d10f      	bne.n	80033fe <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	68da      	ldr	r2, [r3, #12]
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80033ec:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	68da      	ldr	r2, [r3, #12]
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80033fc:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80033fe:	2300      	movs	r3, #0
 8003400:	e000      	b.n	8003404 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8003402:	2302      	movs	r3, #2
  }
}
 8003404:	4618      	mov	r0, r3
 8003406:	3714      	adds	r7, #20
 8003408:	46bd      	mov	sp, r7
 800340a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800340e:	4770      	bx	lr

08003410 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003410:	b580      	push	{r7, lr}
 8003412:	b082      	sub	sp, #8
 8003414:	af00      	add	r7, sp, #0
 8003416:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	68da      	ldr	r2, [r3, #12]
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003426:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	2220      	movs	r2, #32
 800342c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003430:	6878      	ldr	r0, [r7, #4]
 8003432:	f7ff fe5b 	bl	80030ec <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8003436:	2300      	movs	r3, #0
}
 8003438:	4618      	mov	r0, r3
 800343a:	3708      	adds	r7, #8
 800343c:	46bd      	mov	sp, r7
 800343e:	bd80      	pop	{r7, pc}

08003440 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8003440:	b580      	push	{r7, lr}
 8003442:	b084      	sub	sp, #16
 8003444:	af00      	add	r7, sp, #0
 8003446:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800344e:	b2db      	uxtb	r3, r3
 8003450:	2b22      	cmp	r3, #34	; 0x22
 8003452:	d171      	bne.n	8003538 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	689b      	ldr	r3, [r3, #8]
 8003458:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800345c:	d123      	bne.n	80034a6 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003462:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	691b      	ldr	r3, [r3, #16]
 8003468:	2b00      	cmp	r3, #0
 800346a:	d10e      	bne.n	800348a <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	685b      	ldr	r3, [r3, #4]
 8003472:	b29b      	uxth	r3, r3
 8003474:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003478:	b29a      	uxth	r2, r3
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003482:	1c9a      	adds	r2, r3, #2
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	629a      	str	r2, [r3, #40]	; 0x28
 8003488:	e029      	b.n	80034de <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	685b      	ldr	r3, [r3, #4]
 8003490:	b29b      	uxth	r3, r3
 8003492:	b2db      	uxtb	r3, r3
 8003494:	b29a      	uxth	r2, r3
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800349e:	1c5a      	adds	r2, r3, #1
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	629a      	str	r2, [r3, #40]	; 0x28
 80034a4:	e01b      	b.n	80034de <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	691b      	ldr	r3, [r3, #16]
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d10a      	bne.n	80034c4 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	6858      	ldr	r0, [r3, #4]
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034b8:	1c59      	adds	r1, r3, #1
 80034ba:	687a      	ldr	r2, [r7, #4]
 80034bc:	6291      	str	r1, [r2, #40]	; 0x28
 80034be:	b2c2      	uxtb	r2, r0
 80034c0:	701a      	strb	r2, [r3, #0]
 80034c2:	e00c      	b.n	80034de <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	685b      	ldr	r3, [r3, #4]
 80034ca:	b2da      	uxtb	r2, r3
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034d0:	1c58      	adds	r0, r3, #1
 80034d2:	6879      	ldr	r1, [r7, #4]
 80034d4:	6288      	str	r0, [r1, #40]	; 0x28
 80034d6:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80034da:	b2d2      	uxtb	r2, r2
 80034dc:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80034e2:	b29b      	uxth	r3, r3
 80034e4:	3b01      	subs	r3, #1
 80034e6:	b29b      	uxth	r3, r3
 80034e8:	687a      	ldr	r2, [r7, #4]
 80034ea:	4619      	mov	r1, r3
 80034ec:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d120      	bne.n	8003534 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	68da      	ldr	r2, [r3, #12]
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	f022 0220 	bic.w	r2, r2, #32
 8003500:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	68da      	ldr	r2, [r3, #12]
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003510:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	695a      	ldr	r2, [r3, #20]
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	f022 0201 	bic.w	r2, r2, #1
 8003520:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	2220      	movs	r2, #32
 8003526:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 800352a:	6878      	ldr	r0, [r7, #4]
 800352c:	f7fd fce0 	bl	8000ef0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8003530:	2300      	movs	r3, #0
 8003532:	e002      	b.n	800353a <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8003534:	2300      	movs	r3, #0
 8003536:	e000      	b.n	800353a <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8003538:	2302      	movs	r3, #2
  }
}
 800353a:	4618      	mov	r0, r3
 800353c:	3710      	adds	r7, #16
 800353e:	46bd      	mov	sp, r7
 8003540:	bd80      	pop	{r7, pc}
	...

08003544 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003544:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003548:	b085      	sub	sp, #20
 800354a:	af00      	add	r7, sp, #0
 800354c:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	691b      	ldr	r3, [r3, #16]
 8003554:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	68da      	ldr	r2, [r3, #12]
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	430a      	orrs	r2, r1
 8003562:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	689a      	ldr	r2, [r3, #8]
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	691b      	ldr	r3, [r3, #16]
 800356c:	431a      	orrs	r2, r3
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	695b      	ldr	r3, [r3, #20]
 8003572:	431a      	orrs	r2, r3
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	69db      	ldr	r3, [r3, #28]
 8003578:	4313      	orrs	r3, r2
 800357a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	68db      	ldr	r3, [r3, #12]
 8003582:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8003586:	f023 030c 	bic.w	r3, r3, #12
 800358a:	687a      	ldr	r2, [r7, #4]
 800358c:	6812      	ldr	r2, [r2, #0]
 800358e:	68f9      	ldr	r1, [r7, #12]
 8003590:	430b      	orrs	r3, r1
 8003592:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	695b      	ldr	r3, [r3, #20]
 800359a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	699a      	ldr	r2, [r3, #24]
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	430a      	orrs	r2, r1
 80035a8:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	69db      	ldr	r3, [r3, #28]
 80035ae:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80035b2:	f040 818b 	bne.w	80038cc <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	4ac1      	ldr	r2, [pc, #772]	; (80038c0 <UART_SetConfig+0x37c>)
 80035bc:	4293      	cmp	r3, r2
 80035be:	d005      	beq.n	80035cc <UART_SetConfig+0x88>
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	4abf      	ldr	r2, [pc, #764]	; (80038c4 <UART_SetConfig+0x380>)
 80035c6:	4293      	cmp	r3, r2
 80035c8:	f040 80bd 	bne.w	8003746 <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80035cc:	f7ff fb14 	bl	8002bf8 <HAL_RCC_GetPCLK2Freq>
 80035d0:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80035d2:	68bb      	ldr	r3, [r7, #8]
 80035d4:	461d      	mov	r5, r3
 80035d6:	f04f 0600 	mov.w	r6, #0
 80035da:	46a8      	mov	r8, r5
 80035dc:	46b1      	mov	r9, r6
 80035de:	eb18 0308 	adds.w	r3, r8, r8
 80035e2:	eb49 0409 	adc.w	r4, r9, r9
 80035e6:	4698      	mov	r8, r3
 80035e8:	46a1      	mov	r9, r4
 80035ea:	eb18 0805 	adds.w	r8, r8, r5
 80035ee:	eb49 0906 	adc.w	r9, r9, r6
 80035f2:	f04f 0100 	mov.w	r1, #0
 80035f6:	f04f 0200 	mov.w	r2, #0
 80035fa:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80035fe:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8003602:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8003606:	4688      	mov	r8, r1
 8003608:	4691      	mov	r9, r2
 800360a:	eb18 0005 	adds.w	r0, r8, r5
 800360e:	eb49 0106 	adc.w	r1, r9, r6
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	685b      	ldr	r3, [r3, #4]
 8003616:	461d      	mov	r5, r3
 8003618:	f04f 0600 	mov.w	r6, #0
 800361c:	196b      	adds	r3, r5, r5
 800361e:	eb46 0406 	adc.w	r4, r6, r6
 8003622:	461a      	mov	r2, r3
 8003624:	4623      	mov	r3, r4
 8003626:	f7fc fe33 	bl	8000290 <__aeabi_uldivmod>
 800362a:	4603      	mov	r3, r0
 800362c:	460c      	mov	r4, r1
 800362e:	461a      	mov	r2, r3
 8003630:	4ba5      	ldr	r3, [pc, #660]	; (80038c8 <UART_SetConfig+0x384>)
 8003632:	fba3 2302 	umull	r2, r3, r3, r2
 8003636:	095b      	lsrs	r3, r3, #5
 8003638:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800363c:	68bb      	ldr	r3, [r7, #8]
 800363e:	461d      	mov	r5, r3
 8003640:	f04f 0600 	mov.w	r6, #0
 8003644:	46a9      	mov	r9, r5
 8003646:	46b2      	mov	sl, r6
 8003648:	eb19 0309 	adds.w	r3, r9, r9
 800364c:	eb4a 040a 	adc.w	r4, sl, sl
 8003650:	4699      	mov	r9, r3
 8003652:	46a2      	mov	sl, r4
 8003654:	eb19 0905 	adds.w	r9, r9, r5
 8003658:	eb4a 0a06 	adc.w	sl, sl, r6
 800365c:	f04f 0100 	mov.w	r1, #0
 8003660:	f04f 0200 	mov.w	r2, #0
 8003664:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003668:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800366c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8003670:	4689      	mov	r9, r1
 8003672:	4692      	mov	sl, r2
 8003674:	eb19 0005 	adds.w	r0, r9, r5
 8003678:	eb4a 0106 	adc.w	r1, sl, r6
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	685b      	ldr	r3, [r3, #4]
 8003680:	461d      	mov	r5, r3
 8003682:	f04f 0600 	mov.w	r6, #0
 8003686:	196b      	adds	r3, r5, r5
 8003688:	eb46 0406 	adc.w	r4, r6, r6
 800368c:	461a      	mov	r2, r3
 800368e:	4623      	mov	r3, r4
 8003690:	f7fc fdfe 	bl	8000290 <__aeabi_uldivmod>
 8003694:	4603      	mov	r3, r0
 8003696:	460c      	mov	r4, r1
 8003698:	461a      	mov	r2, r3
 800369a:	4b8b      	ldr	r3, [pc, #556]	; (80038c8 <UART_SetConfig+0x384>)
 800369c:	fba3 1302 	umull	r1, r3, r3, r2
 80036a0:	095b      	lsrs	r3, r3, #5
 80036a2:	2164      	movs	r1, #100	; 0x64
 80036a4:	fb01 f303 	mul.w	r3, r1, r3
 80036a8:	1ad3      	subs	r3, r2, r3
 80036aa:	00db      	lsls	r3, r3, #3
 80036ac:	3332      	adds	r3, #50	; 0x32
 80036ae:	4a86      	ldr	r2, [pc, #536]	; (80038c8 <UART_SetConfig+0x384>)
 80036b0:	fba2 2303 	umull	r2, r3, r2, r3
 80036b4:	095b      	lsrs	r3, r3, #5
 80036b6:	005b      	lsls	r3, r3, #1
 80036b8:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80036bc:	4498      	add	r8, r3
 80036be:	68bb      	ldr	r3, [r7, #8]
 80036c0:	461d      	mov	r5, r3
 80036c2:	f04f 0600 	mov.w	r6, #0
 80036c6:	46a9      	mov	r9, r5
 80036c8:	46b2      	mov	sl, r6
 80036ca:	eb19 0309 	adds.w	r3, r9, r9
 80036ce:	eb4a 040a 	adc.w	r4, sl, sl
 80036d2:	4699      	mov	r9, r3
 80036d4:	46a2      	mov	sl, r4
 80036d6:	eb19 0905 	adds.w	r9, r9, r5
 80036da:	eb4a 0a06 	adc.w	sl, sl, r6
 80036de:	f04f 0100 	mov.w	r1, #0
 80036e2:	f04f 0200 	mov.w	r2, #0
 80036e6:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80036ea:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80036ee:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80036f2:	4689      	mov	r9, r1
 80036f4:	4692      	mov	sl, r2
 80036f6:	eb19 0005 	adds.w	r0, r9, r5
 80036fa:	eb4a 0106 	adc.w	r1, sl, r6
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	685b      	ldr	r3, [r3, #4]
 8003702:	461d      	mov	r5, r3
 8003704:	f04f 0600 	mov.w	r6, #0
 8003708:	196b      	adds	r3, r5, r5
 800370a:	eb46 0406 	adc.w	r4, r6, r6
 800370e:	461a      	mov	r2, r3
 8003710:	4623      	mov	r3, r4
 8003712:	f7fc fdbd 	bl	8000290 <__aeabi_uldivmod>
 8003716:	4603      	mov	r3, r0
 8003718:	460c      	mov	r4, r1
 800371a:	461a      	mov	r2, r3
 800371c:	4b6a      	ldr	r3, [pc, #424]	; (80038c8 <UART_SetConfig+0x384>)
 800371e:	fba3 1302 	umull	r1, r3, r3, r2
 8003722:	095b      	lsrs	r3, r3, #5
 8003724:	2164      	movs	r1, #100	; 0x64
 8003726:	fb01 f303 	mul.w	r3, r1, r3
 800372a:	1ad3      	subs	r3, r2, r3
 800372c:	00db      	lsls	r3, r3, #3
 800372e:	3332      	adds	r3, #50	; 0x32
 8003730:	4a65      	ldr	r2, [pc, #404]	; (80038c8 <UART_SetConfig+0x384>)
 8003732:	fba2 2303 	umull	r2, r3, r2, r3
 8003736:	095b      	lsrs	r3, r3, #5
 8003738:	f003 0207 	and.w	r2, r3, #7
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	4442      	add	r2, r8
 8003742:	609a      	str	r2, [r3, #8]
 8003744:	e26f      	b.n	8003c26 <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003746:	f7ff fa43 	bl	8002bd0 <HAL_RCC_GetPCLK1Freq>
 800374a:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800374c:	68bb      	ldr	r3, [r7, #8]
 800374e:	461d      	mov	r5, r3
 8003750:	f04f 0600 	mov.w	r6, #0
 8003754:	46a8      	mov	r8, r5
 8003756:	46b1      	mov	r9, r6
 8003758:	eb18 0308 	adds.w	r3, r8, r8
 800375c:	eb49 0409 	adc.w	r4, r9, r9
 8003760:	4698      	mov	r8, r3
 8003762:	46a1      	mov	r9, r4
 8003764:	eb18 0805 	adds.w	r8, r8, r5
 8003768:	eb49 0906 	adc.w	r9, r9, r6
 800376c:	f04f 0100 	mov.w	r1, #0
 8003770:	f04f 0200 	mov.w	r2, #0
 8003774:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8003778:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800377c:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8003780:	4688      	mov	r8, r1
 8003782:	4691      	mov	r9, r2
 8003784:	eb18 0005 	adds.w	r0, r8, r5
 8003788:	eb49 0106 	adc.w	r1, r9, r6
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	685b      	ldr	r3, [r3, #4]
 8003790:	461d      	mov	r5, r3
 8003792:	f04f 0600 	mov.w	r6, #0
 8003796:	196b      	adds	r3, r5, r5
 8003798:	eb46 0406 	adc.w	r4, r6, r6
 800379c:	461a      	mov	r2, r3
 800379e:	4623      	mov	r3, r4
 80037a0:	f7fc fd76 	bl	8000290 <__aeabi_uldivmod>
 80037a4:	4603      	mov	r3, r0
 80037a6:	460c      	mov	r4, r1
 80037a8:	461a      	mov	r2, r3
 80037aa:	4b47      	ldr	r3, [pc, #284]	; (80038c8 <UART_SetConfig+0x384>)
 80037ac:	fba3 2302 	umull	r2, r3, r3, r2
 80037b0:	095b      	lsrs	r3, r3, #5
 80037b2:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80037b6:	68bb      	ldr	r3, [r7, #8]
 80037b8:	461d      	mov	r5, r3
 80037ba:	f04f 0600 	mov.w	r6, #0
 80037be:	46a9      	mov	r9, r5
 80037c0:	46b2      	mov	sl, r6
 80037c2:	eb19 0309 	adds.w	r3, r9, r9
 80037c6:	eb4a 040a 	adc.w	r4, sl, sl
 80037ca:	4699      	mov	r9, r3
 80037cc:	46a2      	mov	sl, r4
 80037ce:	eb19 0905 	adds.w	r9, r9, r5
 80037d2:	eb4a 0a06 	adc.w	sl, sl, r6
 80037d6:	f04f 0100 	mov.w	r1, #0
 80037da:	f04f 0200 	mov.w	r2, #0
 80037de:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80037e2:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80037e6:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80037ea:	4689      	mov	r9, r1
 80037ec:	4692      	mov	sl, r2
 80037ee:	eb19 0005 	adds.w	r0, r9, r5
 80037f2:	eb4a 0106 	adc.w	r1, sl, r6
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	685b      	ldr	r3, [r3, #4]
 80037fa:	461d      	mov	r5, r3
 80037fc:	f04f 0600 	mov.w	r6, #0
 8003800:	196b      	adds	r3, r5, r5
 8003802:	eb46 0406 	adc.w	r4, r6, r6
 8003806:	461a      	mov	r2, r3
 8003808:	4623      	mov	r3, r4
 800380a:	f7fc fd41 	bl	8000290 <__aeabi_uldivmod>
 800380e:	4603      	mov	r3, r0
 8003810:	460c      	mov	r4, r1
 8003812:	461a      	mov	r2, r3
 8003814:	4b2c      	ldr	r3, [pc, #176]	; (80038c8 <UART_SetConfig+0x384>)
 8003816:	fba3 1302 	umull	r1, r3, r3, r2
 800381a:	095b      	lsrs	r3, r3, #5
 800381c:	2164      	movs	r1, #100	; 0x64
 800381e:	fb01 f303 	mul.w	r3, r1, r3
 8003822:	1ad3      	subs	r3, r2, r3
 8003824:	00db      	lsls	r3, r3, #3
 8003826:	3332      	adds	r3, #50	; 0x32
 8003828:	4a27      	ldr	r2, [pc, #156]	; (80038c8 <UART_SetConfig+0x384>)
 800382a:	fba2 2303 	umull	r2, r3, r2, r3
 800382e:	095b      	lsrs	r3, r3, #5
 8003830:	005b      	lsls	r3, r3, #1
 8003832:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8003836:	4498      	add	r8, r3
 8003838:	68bb      	ldr	r3, [r7, #8]
 800383a:	461d      	mov	r5, r3
 800383c:	f04f 0600 	mov.w	r6, #0
 8003840:	46a9      	mov	r9, r5
 8003842:	46b2      	mov	sl, r6
 8003844:	eb19 0309 	adds.w	r3, r9, r9
 8003848:	eb4a 040a 	adc.w	r4, sl, sl
 800384c:	4699      	mov	r9, r3
 800384e:	46a2      	mov	sl, r4
 8003850:	eb19 0905 	adds.w	r9, r9, r5
 8003854:	eb4a 0a06 	adc.w	sl, sl, r6
 8003858:	f04f 0100 	mov.w	r1, #0
 800385c:	f04f 0200 	mov.w	r2, #0
 8003860:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003864:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8003868:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800386c:	4689      	mov	r9, r1
 800386e:	4692      	mov	sl, r2
 8003870:	eb19 0005 	adds.w	r0, r9, r5
 8003874:	eb4a 0106 	adc.w	r1, sl, r6
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	685b      	ldr	r3, [r3, #4]
 800387c:	461d      	mov	r5, r3
 800387e:	f04f 0600 	mov.w	r6, #0
 8003882:	196b      	adds	r3, r5, r5
 8003884:	eb46 0406 	adc.w	r4, r6, r6
 8003888:	461a      	mov	r2, r3
 800388a:	4623      	mov	r3, r4
 800388c:	f7fc fd00 	bl	8000290 <__aeabi_uldivmod>
 8003890:	4603      	mov	r3, r0
 8003892:	460c      	mov	r4, r1
 8003894:	461a      	mov	r2, r3
 8003896:	4b0c      	ldr	r3, [pc, #48]	; (80038c8 <UART_SetConfig+0x384>)
 8003898:	fba3 1302 	umull	r1, r3, r3, r2
 800389c:	095b      	lsrs	r3, r3, #5
 800389e:	2164      	movs	r1, #100	; 0x64
 80038a0:	fb01 f303 	mul.w	r3, r1, r3
 80038a4:	1ad3      	subs	r3, r2, r3
 80038a6:	00db      	lsls	r3, r3, #3
 80038a8:	3332      	adds	r3, #50	; 0x32
 80038aa:	4a07      	ldr	r2, [pc, #28]	; (80038c8 <UART_SetConfig+0x384>)
 80038ac:	fba2 2303 	umull	r2, r3, r2, r3
 80038b0:	095b      	lsrs	r3, r3, #5
 80038b2:	f003 0207 	and.w	r2, r3, #7
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	4442      	add	r2, r8
 80038bc:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 80038be:	e1b2      	b.n	8003c26 <UART_SetConfig+0x6e2>
 80038c0:	40011000 	.word	0x40011000
 80038c4:	40011400 	.word	0x40011400
 80038c8:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	4ad7      	ldr	r2, [pc, #860]	; (8003c30 <UART_SetConfig+0x6ec>)
 80038d2:	4293      	cmp	r3, r2
 80038d4:	d005      	beq.n	80038e2 <UART_SetConfig+0x39e>
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	4ad6      	ldr	r2, [pc, #856]	; (8003c34 <UART_SetConfig+0x6f0>)
 80038dc:	4293      	cmp	r3, r2
 80038de:	f040 80d1 	bne.w	8003a84 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 80038e2:	f7ff f989 	bl	8002bf8 <HAL_RCC_GetPCLK2Freq>
 80038e6:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80038e8:	68bb      	ldr	r3, [r7, #8]
 80038ea:	469a      	mov	sl, r3
 80038ec:	f04f 0b00 	mov.w	fp, #0
 80038f0:	46d0      	mov	r8, sl
 80038f2:	46d9      	mov	r9, fp
 80038f4:	eb18 0308 	adds.w	r3, r8, r8
 80038f8:	eb49 0409 	adc.w	r4, r9, r9
 80038fc:	4698      	mov	r8, r3
 80038fe:	46a1      	mov	r9, r4
 8003900:	eb18 080a 	adds.w	r8, r8, sl
 8003904:	eb49 090b 	adc.w	r9, r9, fp
 8003908:	f04f 0100 	mov.w	r1, #0
 800390c:	f04f 0200 	mov.w	r2, #0
 8003910:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8003914:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8003918:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800391c:	4688      	mov	r8, r1
 800391e:	4691      	mov	r9, r2
 8003920:	eb1a 0508 	adds.w	r5, sl, r8
 8003924:	eb4b 0609 	adc.w	r6, fp, r9
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	685b      	ldr	r3, [r3, #4]
 800392c:	4619      	mov	r1, r3
 800392e:	f04f 0200 	mov.w	r2, #0
 8003932:	f04f 0300 	mov.w	r3, #0
 8003936:	f04f 0400 	mov.w	r4, #0
 800393a:	0094      	lsls	r4, r2, #2
 800393c:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8003940:	008b      	lsls	r3, r1, #2
 8003942:	461a      	mov	r2, r3
 8003944:	4623      	mov	r3, r4
 8003946:	4628      	mov	r0, r5
 8003948:	4631      	mov	r1, r6
 800394a:	f7fc fca1 	bl	8000290 <__aeabi_uldivmod>
 800394e:	4603      	mov	r3, r0
 8003950:	460c      	mov	r4, r1
 8003952:	461a      	mov	r2, r3
 8003954:	4bb8      	ldr	r3, [pc, #736]	; (8003c38 <UART_SetConfig+0x6f4>)
 8003956:	fba3 2302 	umull	r2, r3, r3, r2
 800395a:	095b      	lsrs	r3, r3, #5
 800395c:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8003960:	68bb      	ldr	r3, [r7, #8]
 8003962:	469b      	mov	fp, r3
 8003964:	f04f 0c00 	mov.w	ip, #0
 8003968:	46d9      	mov	r9, fp
 800396a:	46e2      	mov	sl, ip
 800396c:	eb19 0309 	adds.w	r3, r9, r9
 8003970:	eb4a 040a 	adc.w	r4, sl, sl
 8003974:	4699      	mov	r9, r3
 8003976:	46a2      	mov	sl, r4
 8003978:	eb19 090b 	adds.w	r9, r9, fp
 800397c:	eb4a 0a0c 	adc.w	sl, sl, ip
 8003980:	f04f 0100 	mov.w	r1, #0
 8003984:	f04f 0200 	mov.w	r2, #0
 8003988:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800398c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8003990:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8003994:	4689      	mov	r9, r1
 8003996:	4692      	mov	sl, r2
 8003998:	eb1b 0509 	adds.w	r5, fp, r9
 800399c:	eb4c 060a 	adc.w	r6, ip, sl
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	685b      	ldr	r3, [r3, #4]
 80039a4:	4619      	mov	r1, r3
 80039a6:	f04f 0200 	mov.w	r2, #0
 80039aa:	f04f 0300 	mov.w	r3, #0
 80039ae:	f04f 0400 	mov.w	r4, #0
 80039b2:	0094      	lsls	r4, r2, #2
 80039b4:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80039b8:	008b      	lsls	r3, r1, #2
 80039ba:	461a      	mov	r2, r3
 80039bc:	4623      	mov	r3, r4
 80039be:	4628      	mov	r0, r5
 80039c0:	4631      	mov	r1, r6
 80039c2:	f7fc fc65 	bl	8000290 <__aeabi_uldivmod>
 80039c6:	4603      	mov	r3, r0
 80039c8:	460c      	mov	r4, r1
 80039ca:	461a      	mov	r2, r3
 80039cc:	4b9a      	ldr	r3, [pc, #616]	; (8003c38 <UART_SetConfig+0x6f4>)
 80039ce:	fba3 1302 	umull	r1, r3, r3, r2
 80039d2:	095b      	lsrs	r3, r3, #5
 80039d4:	2164      	movs	r1, #100	; 0x64
 80039d6:	fb01 f303 	mul.w	r3, r1, r3
 80039da:	1ad3      	subs	r3, r2, r3
 80039dc:	011b      	lsls	r3, r3, #4
 80039de:	3332      	adds	r3, #50	; 0x32
 80039e0:	4a95      	ldr	r2, [pc, #596]	; (8003c38 <UART_SetConfig+0x6f4>)
 80039e2:	fba2 2303 	umull	r2, r3, r2, r3
 80039e6:	095b      	lsrs	r3, r3, #5
 80039e8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80039ec:	4498      	add	r8, r3
 80039ee:	68bb      	ldr	r3, [r7, #8]
 80039f0:	469b      	mov	fp, r3
 80039f2:	f04f 0c00 	mov.w	ip, #0
 80039f6:	46d9      	mov	r9, fp
 80039f8:	46e2      	mov	sl, ip
 80039fa:	eb19 0309 	adds.w	r3, r9, r9
 80039fe:	eb4a 040a 	adc.w	r4, sl, sl
 8003a02:	4699      	mov	r9, r3
 8003a04:	46a2      	mov	sl, r4
 8003a06:	eb19 090b 	adds.w	r9, r9, fp
 8003a0a:	eb4a 0a0c 	adc.w	sl, sl, ip
 8003a0e:	f04f 0100 	mov.w	r1, #0
 8003a12:	f04f 0200 	mov.w	r2, #0
 8003a16:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003a1a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8003a1e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8003a22:	4689      	mov	r9, r1
 8003a24:	4692      	mov	sl, r2
 8003a26:	eb1b 0509 	adds.w	r5, fp, r9
 8003a2a:	eb4c 060a 	adc.w	r6, ip, sl
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	685b      	ldr	r3, [r3, #4]
 8003a32:	4619      	mov	r1, r3
 8003a34:	f04f 0200 	mov.w	r2, #0
 8003a38:	f04f 0300 	mov.w	r3, #0
 8003a3c:	f04f 0400 	mov.w	r4, #0
 8003a40:	0094      	lsls	r4, r2, #2
 8003a42:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8003a46:	008b      	lsls	r3, r1, #2
 8003a48:	461a      	mov	r2, r3
 8003a4a:	4623      	mov	r3, r4
 8003a4c:	4628      	mov	r0, r5
 8003a4e:	4631      	mov	r1, r6
 8003a50:	f7fc fc1e 	bl	8000290 <__aeabi_uldivmod>
 8003a54:	4603      	mov	r3, r0
 8003a56:	460c      	mov	r4, r1
 8003a58:	461a      	mov	r2, r3
 8003a5a:	4b77      	ldr	r3, [pc, #476]	; (8003c38 <UART_SetConfig+0x6f4>)
 8003a5c:	fba3 1302 	umull	r1, r3, r3, r2
 8003a60:	095b      	lsrs	r3, r3, #5
 8003a62:	2164      	movs	r1, #100	; 0x64
 8003a64:	fb01 f303 	mul.w	r3, r1, r3
 8003a68:	1ad3      	subs	r3, r2, r3
 8003a6a:	011b      	lsls	r3, r3, #4
 8003a6c:	3332      	adds	r3, #50	; 0x32
 8003a6e:	4a72      	ldr	r2, [pc, #456]	; (8003c38 <UART_SetConfig+0x6f4>)
 8003a70:	fba2 2303 	umull	r2, r3, r2, r3
 8003a74:	095b      	lsrs	r3, r3, #5
 8003a76:	f003 020f 	and.w	r2, r3, #15
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	4442      	add	r2, r8
 8003a80:	609a      	str	r2, [r3, #8]
 8003a82:	e0d0      	b.n	8003c26 <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 8003a84:	f7ff f8a4 	bl	8002bd0 <HAL_RCC_GetPCLK1Freq>
 8003a88:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003a8a:	68bb      	ldr	r3, [r7, #8]
 8003a8c:	469a      	mov	sl, r3
 8003a8e:	f04f 0b00 	mov.w	fp, #0
 8003a92:	46d0      	mov	r8, sl
 8003a94:	46d9      	mov	r9, fp
 8003a96:	eb18 0308 	adds.w	r3, r8, r8
 8003a9a:	eb49 0409 	adc.w	r4, r9, r9
 8003a9e:	4698      	mov	r8, r3
 8003aa0:	46a1      	mov	r9, r4
 8003aa2:	eb18 080a 	adds.w	r8, r8, sl
 8003aa6:	eb49 090b 	adc.w	r9, r9, fp
 8003aaa:	f04f 0100 	mov.w	r1, #0
 8003aae:	f04f 0200 	mov.w	r2, #0
 8003ab2:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8003ab6:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8003aba:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8003abe:	4688      	mov	r8, r1
 8003ac0:	4691      	mov	r9, r2
 8003ac2:	eb1a 0508 	adds.w	r5, sl, r8
 8003ac6:	eb4b 0609 	adc.w	r6, fp, r9
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	685b      	ldr	r3, [r3, #4]
 8003ace:	4619      	mov	r1, r3
 8003ad0:	f04f 0200 	mov.w	r2, #0
 8003ad4:	f04f 0300 	mov.w	r3, #0
 8003ad8:	f04f 0400 	mov.w	r4, #0
 8003adc:	0094      	lsls	r4, r2, #2
 8003ade:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8003ae2:	008b      	lsls	r3, r1, #2
 8003ae4:	461a      	mov	r2, r3
 8003ae6:	4623      	mov	r3, r4
 8003ae8:	4628      	mov	r0, r5
 8003aea:	4631      	mov	r1, r6
 8003aec:	f7fc fbd0 	bl	8000290 <__aeabi_uldivmod>
 8003af0:	4603      	mov	r3, r0
 8003af2:	460c      	mov	r4, r1
 8003af4:	461a      	mov	r2, r3
 8003af6:	4b50      	ldr	r3, [pc, #320]	; (8003c38 <UART_SetConfig+0x6f4>)
 8003af8:	fba3 2302 	umull	r2, r3, r3, r2
 8003afc:	095b      	lsrs	r3, r3, #5
 8003afe:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8003b02:	68bb      	ldr	r3, [r7, #8]
 8003b04:	469b      	mov	fp, r3
 8003b06:	f04f 0c00 	mov.w	ip, #0
 8003b0a:	46d9      	mov	r9, fp
 8003b0c:	46e2      	mov	sl, ip
 8003b0e:	eb19 0309 	adds.w	r3, r9, r9
 8003b12:	eb4a 040a 	adc.w	r4, sl, sl
 8003b16:	4699      	mov	r9, r3
 8003b18:	46a2      	mov	sl, r4
 8003b1a:	eb19 090b 	adds.w	r9, r9, fp
 8003b1e:	eb4a 0a0c 	adc.w	sl, sl, ip
 8003b22:	f04f 0100 	mov.w	r1, #0
 8003b26:	f04f 0200 	mov.w	r2, #0
 8003b2a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003b2e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8003b32:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8003b36:	4689      	mov	r9, r1
 8003b38:	4692      	mov	sl, r2
 8003b3a:	eb1b 0509 	adds.w	r5, fp, r9
 8003b3e:	eb4c 060a 	adc.w	r6, ip, sl
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	685b      	ldr	r3, [r3, #4]
 8003b46:	4619      	mov	r1, r3
 8003b48:	f04f 0200 	mov.w	r2, #0
 8003b4c:	f04f 0300 	mov.w	r3, #0
 8003b50:	f04f 0400 	mov.w	r4, #0
 8003b54:	0094      	lsls	r4, r2, #2
 8003b56:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8003b5a:	008b      	lsls	r3, r1, #2
 8003b5c:	461a      	mov	r2, r3
 8003b5e:	4623      	mov	r3, r4
 8003b60:	4628      	mov	r0, r5
 8003b62:	4631      	mov	r1, r6
 8003b64:	f7fc fb94 	bl	8000290 <__aeabi_uldivmod>
 8003b68:	4603      	mov	r3, r0
 8003b6a:	460c      	mov	r4, r1
 8003b6c:	461a      	mov	r2, r3
 8003b6e:	4b32      	ldr	r3, [pc, #200]	; (8003c38 <UART_SetConfig+0x6f4>)
 8003b70:	fba3 1302 	umull	r1, r3, r3, r2
 8003b74:	095b      	lsrs	r3, r3, #5
 8003b76:	2164      	movs	r1, #100	; 0x64
 8003b78:	fb01 f303 	mul.w	r3, r1, r3
 8003b7c:	1ad3      	subs	r3, r2, r3
 8003b7e:	011b      	lsls	r3, r3, #4
 8003b80:	3332      	adds	r3, #50	; 0x32
 8003b82:	4a2d      	ldr	r2, [pc, #180]	; (8003c38 <UART_SetConfig+0x6f4>)
 8003b84:	fba2 2303 	umull	r2, r3, r2, r3
 8003b88:	095b      	lsrs	r3, r3, #5
 8003b8a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003b8e:	4498      	add	r8, r3
 8003b90:	68bb      	ldr	r3, [r7, #8]
 8003b92:	469b      	mov	fp, r3
 8003b94:	f04f 0c00 	mov.w	ip, #0
 8003b98:	46d9      	mov	r9, fp
 8003b9a:	46e2      	mov	sl, ip
 8003b9c:	eb19 0309 	adds.w	r3, r9, r9
 8003ba0:	eb4a 040a 	adc.w	r4, sl, sl
 8003ba4:	4699      	mov	r9, r3
 8003ba6:	46a2      	mov	sl, r4
 8003ba8:	eb19 090b 	adds.w	r9, r9, fp
 8003bac:	eb4a 0a0c 	adc.w	sl, sl, ip
 8003bb0:	f04f 0100 	mov.w	r1, #0
 8003bb4:	f04f 0200 	mov.w	r2, #0
 8003bb8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003bbc:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8003bc0:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8003bc4:	4689      	mov	r9, r1
 8003bc6:	4692      	mov	sl, r2
 8003bc8:	eb1b 0509 	adds.w	r5, fp, r9
 8003bcc:	eb4c 060a 	adc.w	r6, ip, sl
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	685b      	ldr	r3, [r3, #4]
 8003bd4:	4619      	mov	r1, r3
 8003bd6:	f04f 0200 	mov.w	r2, #0
 8003bda:	f04f 0300 	mov.w	r3, #0
 8003bde:	f04f 0400 	mov.w	r4, #0
 8003be2:	0094      	lsls	r4, r2, #2
 8003be4:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8003be8:	008b      	lsls	r3, r1, #2
 8003bea:	461a      	mov	r2, r3
 8003bec:	4623      	mov	r3, r4
 8003bee:	4628      	mov	r0, r5
 8003bf0:	4631      	mov	r1, r6
 8003bf2:	f7fc fb4d 	bl	8000290 <__aeabi_uldivmod>
 8003bf6:	4603      	mov	r3, r0
 8003bf8:	460c      	mov	r4, r1
 8003bfa:	461a      	mov	r2, r3
 8003bfc:	4b0e      	ldr	r3, [pc, #56]	; (8003c38 <UART_SetConfig+0x6f4>)
 8003bfe:	fba3 1302 	umull	r1, r3, r3, r2
 8003c02:	095b      	lsrs	r3, r3, #5
 8003c04:	2164      	movs	r1, #100	; 0x64
 8003c06:	fb01 f303 	mul.w	r3, r1, r3
 8003c0a:	1ad3      	subs	r3, r2, r3
 8003c0c:	011b      	lsls	r3, r3, #4
 8003c0e:	3332      	adds	r3, #50	; 0x32
 8003c10:	4a09      	ldr	r2, [pc, #36]	; (8003c38 <UART_SetConfig+0x6f4>)
 8003c12:	fba2 2303 	umull	r2, r3, r2, r3
 8003c16:	095b      	lsrs	r3, r3, #5
 8003c18:	f003 020f 	and.w	r2, r3, #15
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	4442      	add	r2, r8
 8003c22:	609a      	str	r2, [r3, #8]
}
 8003c24:	e7ff      	b.n	8003c26 <UART_SetConfig+0x6e2>
 8003c26:	bf00      	nop
 8003c28:	3714      	adds	r7, #20
 8003c2a:	46bd      	mov	sp, r7
 8003c2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003c30:	40011000 	.word	0x40011000
 8003c34:	40011400 	.word	0x40011400
 8003c38:	51eb851f 	.word	0x51eb851f

08003c3c <__errno>:
 8003c3c:	4b01      	ldr	r3, [pc, #4]	; (8003c44 <__errno+0x8>)
 8003c3e:	6818      	ldr	r0, [r3, #0]
 8003c40:	4770      	bx	lr
 8003c42:	bf00      	nop
 8003c44:	20000080 	.word	0x20000080

08003c48 <__libc_init_array>:
 8003c48:	b570      	push	{r4, r5, r6, lr}
 8003c4a:	4e0d      	ldr	r6, [pc, #52]	; (8003c80 <__libc_init_array+0x38>)
 8003c4c:	4c0d      	ldr	r4, [pc, #52]	; (8003c84 <__libc_init_array+0x3c>)
 8003c4e:	1ba4      	subs	r4, r4, r6
 8003c50:	10a4      	asrs	r4, r4, #2
 8003c52:	2500      	movs	r5, #0
 8003c54:	42a5      	cmp	r5, r4
 8003c56:	d109      	bne.n	8003c6c <__libc_init_array+0x24>
 8003c58:	4e0b      	ldr	r6, [pc, #44]	; (8003c88 <__libc_init_array+0x40>)
 8003c5a:	4c0c      	ldr	r4, [pc, #48]	; (8003c8c <__libc_init_array+0x44>)
 8003c5c:	f000 fcba 	bl	80045d4 <_init>
 8003c60:	1ba4      	subs	r4, r4, r6
 8003c62:	10a4      	asrs	r4, r4, #2
 8003c64:	2500      	movs	r5, #0
 8003c66:	42a5      	cmp	r5, r4
 8003c68:	d105      	bne.n	8003c76 <__libc_init_array+0x2e>
 8003c6a:	bd70      	pop	{r4, r5, r6, pc}
 8003c6c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003c70:	4798      	blx	r3
 8003c72:	3501      	adds	r5, #1
 8003c74:	e7ee      	b.n	8003c54 <__libc_init_array+0xc>
 8003c76:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003c7a:	4798      	blx	r3
 8003c7c:	3501      	adds	r5, #1
 8003c7e:	e7f2      	b.n	8003c66 <__libc_init_array+0x1e>
 8003c80:	08004718 	.word	0x08004718
 8003c84:	08004718 	.word	0x08004718
 8003c88:	08004718 	.word	0x08004718
 8003c8c:	0800471c 	.word	0x0800471c

08003c90 <memset>:
 8003c90:	4402      	add	r2, r0
 8003c92:	4603      	mov	r3, r0
 8003c94:	4293      	cmp	r3, r2
 8003c96:	d100      	bne.n	8003c9a <memset+0xa>
 8003c98:	4770      	bx	lr
 8003c9a:	f803 1b01 	strb.w	r1, [r3], #1
 8003c9e:	e7f9      	b.n	8003c94 <memset+0x4>

08003ca0 <srand>:
 8003ca0:	b538      	push	{r3, r4, r5, lr}
 8003ca2:	4b0d      	ldr	r3, [pc, #52]	; (8003cd8 <srand+0x38>)
 8003ca4:	681c      	ldr	r4, [r3, #0]
 8003ca6:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003ca8:	4605      	mov	r5, r0
 8003caa:	b97b      	cbnz	r3, 8003ccc <srand+0x2c>
 8003cac:	2018      	movs	r0, #24
 8003cae:	f000 f89b 	bl	8003de8 <malloc>
 8003cb2:	4a0a      	ldr	r2, [pc, #40]	; (8003cdc <srand+0x3c>)
 8003cb4:	4b0a      	ldr	r3, [pc, #40]	; (8003ce0 <srand+0x40>)
 8003cb6:	63a0      	str	r0, [r4, #56]	; 0x38
 8003cb8:	e9c0 2300 	strd	r2, r3, [r0]
 8003cbc:	4b09      	ldr	r3, [pc, #36]	; (8003ce4 <srand+0x44>)
 8003cbe:	6083      	str	r3, [r0, #8]
 8003cc0:	230b      	movs	r3, #11
 8003cc2:	8183      	strh	r3, [r0, #12]
 8003cc4:	2201      	movs	r2, #1
 8003cc6:	2300      	movs	r3, #0
 8003cc8:	e9c0 2304 	strd	r2, r3, [r0, #16]
 8003ccc:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003cce:	2200      	movs	r2, #0
 8003cd0:	611d      	str	r5, [r3, #16]
 8003cd2:	615a      	str	r2, [r3, #20]
 8003cd4:	bd38      	pop	{r3, r4, r5, pc}
 8003cd6:	bf00      	nop
 8003cd8:	20000080 	.word	0x20000080
 8003cdc:	abcd330e 	.word	0xabcd330e
 8003ce0:	e66d1234 	.word	0xe66d1234
 8003ce4:	0005deec 	.word	0x0005deec

08003ce8 <rand>:
 8003ce8:	b538      	push	{r3, r4, r5, lr}
 8003cea:	4b13      	ldr	r3, [pc, #76]	; (8003d38 <rand+0x50>)
 8003cec:	681c      	ldr	r4, [r3, #0]
 8003cee:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003cf0:	b97b      	cbnz	r3, 8003d12 <rand+0x2a>
 8003cf2:	2018      	movs	r0, #24
 8003cf4:	f000 f878 	bl	8003de8 <malloc>
 8003cf8:	4a10      	ldr	r2, [pc, #64]	; (8003d3c <rand+0x54>)
 8003cfa:	4b11      	ldr	r3, [pc, #68]	; (8003d40 <rand+0x58>)
 8003cfc:	63a0      	str	r0, [r4, #56]	; 0x38
 8003cfe:	e9c0 2300 	strd	r2, r3, [r0]
 8003d02:	4b10      	ldr	r3, [pc, #64]	; (8003d44 <rand+0x5c>)
 8003d04:	6083      	str	r3, [r0, #8]
 8003d06:	230b      	movs	r3, #11
 8003d08:	8183      	strh	r3, [r0, #12]
 8003d0a:	2201      	movs	r2, #1
 8003d0c:	2300      	movs	r3, #0
 8003d0e:	e9c0 2304 	strd	r2, r3, [r0, #16]
 8003d12:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8003d14:	480c      	ldr	r0, [pc, #48]	; (8003d48 <rand+0x60>)
 8003d16:	690a      	ldr	r2, [r1, #16]
 8003d18:	694b      	ldr	r3, [r1, #20]
 8003d1a:	4c0c      	ldr	r4, [pc, #48]	; (8003d4c <rand+0x64>)
 8003d1c:	4350      	muls	r0, r2
 8003d1e:	fb04 0003 	mla	r0, r4, r3, r0
 8003d22:	fba2 2304 	umull	r2, r3, r2, r4
 8003d26:	4403      	add	r3, r0
 8003d28:	1c54      	adds	r4, r2, #1
 8003d2a:	f143 0500 	adc.w	r5, r3, #0
 8003d2e:	e9c1 4504 	strd	r4, r5, [r1, #16]
 8003d32:	f025 4000 	bic.w	r0, r5, #2147483648	; 0x80000000
 8003d36:	bd38      	pop	{r3, r4, r5, pc}
 8003d38:	20000080 	.word	0x20000080
 8003d3c:	abcd330e 	.word	0xabcd330e
 8003d40:	e66d1234 	.word	0xe66d1234
 8003d44:	0005deec 	.word	0x0005deec
 8003d48:	5851f42d 	.word	0x5851f42d
 8003d4c:	4c957f2d 	.word	0x4c957f2d

08003d50 <siprintf>:
 8003d50:	b40e      	push	{r1, r2, r3}
 8003d52:	b500      	push	{lr}
 8003d54:	b09c      	sub	sp, #112	; 0x70
 8003d56:	ab1d      	add	r3, sp, #116	; 0x74
 8003d58:	9002      	str	r0, [sp, #8]
 8003d5a:	9006      	str	r0, [sp, #24]
 8003d5c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8003d60:	4809      	ldr	r0, [pc, #36]	; (8003d88 <siprintf+0x38>)
 8003d62:	9107      	str	r1, [sp, #28]
 8003d64:	9104      	str	r1, [sp, #16]
 8003d66:	4909      	ldr	r1, [pc, #36]	; (8003d8c <siprintf+0x3c>)
 8003d68:	f853 2b04 	ldr.w	r2, [r3], #4
 8003d6c:	9105      	str	r1, [sp, #20]
 8003d6e:	6800      	ldr	r0, [r0, #0]
 8003d70:	9301      	str	r3, [sp, #4]
 8003d72:	a902      	add	r1, sp, #8
 8003d74:	f000 f942 	bl	8003ffc <_svfiprintf_r>
 8003d78:	9b02      	ldr	r3, [sp, #8]
 8003d7a:	2200      	movs	r2, #0
 8003d7c:	701a      	strb	r2, [r3, #0]
 8003d7e:	b01c      	add	sp, #112	; 0x70
 8003d80:	f85d eb04 	ldr.w	lr, [sp], #4
 8003d84:	b003      	add	sp, #12
 8003d86:	4770      	bx	lr
 8003d88:	20000080 	.word	0x20000080
 8003d8c:	ffff0208 	.word	0xffff0208

08003d90 <time>:
 8003d90:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8003d92:	4b0b      	ldr	r3, [pc, #44]	; (8003dc0 <time+0x30>)
 8003d94:	4604      	mov	r4, r0
 8003d96:	2200      	movs	r2, #0
 8003d98:	4669      	mov	r1, sp
 8003d9a:	6818      	ldr	r0, [r3, #0]
 8003d9c:	f000 f812 	bl	8003dc4 <_gettimeofday_r>
 8003da0:	2800      	cmp	r0, #0
 8003da2:	da05      	bge.n	8003db0 <time+0x20>
 8003da4:	f04f 32ff 	mov.w	r2, #4294967295
 8003da8:	f04f 33ff 	mov.w	r3, #4294967295
 8003dac:	e9cd 2300 	strd	r2, r3, [sp]
 8003db0:	e9dd 0100 	ldrd	r0, r1, [sp]
 8003db4:	b10c      	cbz	r4, 8003dba <time+0x2a>
 8003db6:	e9c4 0100 	strd	r0, r1, [r4]
 8003dba:	b004      	add	sp, #16
 8003dbc:	bd10      	pop	{r4, pc}
 8003dbe:	bf00      	nop
 8003dc0:	20000080 	.word	0x20000080

08003dc4 <_gettimeofday_r>:
 8003dc4:	b538      	push	{r3, r4, r5, lr}
 8003dc6:	4c07      	ldr	r4, [pc, #28]	; (8003de4 <_gettimeofday_r+0x20>)
 8003dc8:	2300      	movs	r3, #0
 8003dca:	4605      	mov	r5, r0
 8003dcc:	4608      	mov	r0, r1
 8003dce:	4611      	mov	r1, r2
 8003dd0:	6023      	str	r3, [r4, #0]
 8003dd2:	f000 fbf7 	bl	80045c4 <_gettimeofday>
 8003dd6:	1c43      	adds	r3, r0, #1
 8003dd8:	d102      	bne.n	8003de0 <_gettimeofday_r+0x1c>
 8003dda:	6823      	ldr	r3, [r4, #0]
 8003ddc:	b103      	cbz	r3, 8003de0 <_gettimeofday_r+0x1c>
 8003dde:	602b      	str	r3, [r5, #0]
 8003de0:	bd38      	pop	{r3, r4, r5, pc}
 8003de2:	bf00      	nop
 8003de4:	20006768 	.word	0x20006768

08003de8 <malloc>:
 8003de8:	4b02      	ldr	r3, [pc, #8]	; (8003df4 <malloc+0xc>)
 8003dea:	4601      	mov	r1, r0
 8003dec:	6818      	ldr	r0, [r3, #0]
 8003dee:	f000 b851 	b.w	8003e94 <_malloc_r>
 8003df2:	bf00      	nop
 8003df4:	20000080 	.word	0x20000080

08003df8 <_free_r>:
 8003df8:	b538      	push	{r3, r4, r5, lr}
 8003dfa:	4605      	mov	r5, r0
 8003dfc:	2900      	cmp	r1, #0
 8003dfe:	d045      	beq.n	8003e8c <_free_r+0x94>
 8003e00:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003e04:	1f0c      	subs	r4, r1, #4
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	bfb8      	it	lt
 8003e0a:	18e4      	addlt	r4, r4, r3
 8003e0c:	f000 fbaa 	bl	8004564 <__malloc_lock>
 8003e10:	4a1f      	ldr	r2, [pc, #124]	; (8003e90 <_free_r+0x98>)
 8003e12:	6813      	ldr	r3, [r2, #0]
 8003e14:	4610      	mov	r0, r2
 8003e16:	b933      	cbnz	r3, 8003e26 <_free_r+0x2e>
 8003e18:	6063      	str	r3, [r4, #4]
 8003e1a:	6014      	str	r4, [r2, #0]
 8003e1c:	4628      	mov	r0, r5
 8003e1e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003e22:	f000 bba0 	b.w	8004566 <__malloc_unlock>
 8003e26:	42a3      	cmp	r3, r4
 8003e28:	d90c      	bls.n	8003e44 <_free_r+0x4c>
 8003e2a:	6821      	ldr	r1, [r4, #0]
 8003e2c:	1862      	adds	r2, r4, r1
 8003e2e:	4293      	cmp	r3, r2
 8003e30:	bf04      	itt	eq
 8003e32:	681a      	ldreq	r2, [r3, #0]
 8003e34:	685b      	ldreq	r3, [r3, #4]
 8003e36:	6063      	str	r3, [r4, #4]
 8003e38:	bf04      	itt	eq
 8003e3a:	1852      	addeq	r2, r2, r1
 8003e3c:	6022      	streq	r2, [r4, #0]
 8003e3e:	6004      	str	r4, [r0, #0]
 8003e40:	e7ec      	b.n	8003e1c <_free_r+0x24>
 8003e42:	4613      	mov	r3, r2
 8003e44:	685a      	ldr	r2, [r3, #4]
 8003e46:	b10a      	cbz	r2, 8003e4c <_free_r+0x54>
 8003e48:	42a2      	cmp	r2, r4
 8003e4a:	d9fa      	bls.n	8003e42 <_free_r+0x4a>
 8003e4c:	6819      	ldr	r1, [r3, #0]
 8003e4e:	1858      	adds	r0, r3, r1
 8003e50:	42a0      	cmp	r0, r4
 8003e52:	d10b      	bne.n	8003e6c <_free_r+0x74>
 8003e54:	6820      	ldr	r0, [r4, #0]
 8003e56:	4401      	add	r1, r0
 8003e58:	1858      	adds	r0, r3, r1
 8003e5a:	4282      	cmp	r2, r0
 8003e5c:	6019      	str	r1, [r3, #0]
 8003e5e:	d1dd      	bne.n	8003e1c <_free_r+0x24>
 8003e60:	6810      	ldr	r0, [r2, #0]
 8003e62:	6852      	ldr	r2, [r2, #4]
 8003e64:	605a      	str	r2, [r3, #4]
 8003e66:	4401      	add	r1, r0
 8003e68:	6019      	str	r1, [r3, #0]
 8003e6a:	e7d7      	b.n	8003e1c <_free_r+0x24>
 8003e6c:	d902      	bls.n	8003e74 <_free_r+0x7c>
 8003e6e:	230c      	movs	r3, #12
 8003e70:	602b      	str	r3, [r5, #0]
 8003e72:	e7d3      	b.n	8003e1c <_free_r+0x24>
 8003e74:	6820      	ldr	r0, [r4, #0]
 8003e76:	1821      	adds	r1, r4, r0
 8003e78:	428a      	cmp	r2, r1
 8003e7a:	bf04      	itt	eq
 8003e7c:	6811      	ldreq	r1, [r2, #0]
 8003e7e:	6852      	ldreq	r2, [r2, #4]
 8003e80:	6062      	str	r2, [r4, #4]
 8003e82:	bf04      	itt	eq
 8003e84:	1809      	addeq	r1, r1, r0
 8003e86:	6021      	streq	r1, [r4, #0]
 8003e88:	605c      	str	r4, [r3, #4]
 8003e8a:	e7c7      	b.n	8003e1c <_free_r+0x24>
 8003e8c:	bd38      	pop	{r3, r4, r5, pc}
 8003e8e:	bf00      	nop
 8003e90:	20000104 	.word	0x20000104

08003e94 <_malloc_r>:
 8003e94:	b570      	push	{r4, r5, r6, lr}
 8003e96:	1ccd      	adds	r5, r1, #3
 8003e98:	f025 0503 	bic.w	r5, r5, #3
 8003e9c:	3508      	adds	r5, #8
 8003e9e:	2d0c      	cmp	r5, #12
 8003ea0:	bf38      	it	cc
 8003ea2:	250c      	movcc	r5, #12
 8003ea4:	2d00      	cmp	r5, #0
 8003ea6:	4606      	mov	r6, r0
 8003ea8:	db01      	blt.n	8003eae <_malloc_r+0x1a>
 8003eaa:	42a9      	cmp	r1, r5
 8003eac:	d903      	bls.n	8003eb6 <_malloc_r+0x22>
 8003eae:	230c      	movs	r3, #12
 8003eb0:	6033      	str	r3, [r6, #0]
 8003eb2:	2000      	movs	r0, #0
 8003eb4:	bd70      	pop	{r4, r5, r6, pc}
 8003eb6:	f000 fb55 	bl	8004564 <__malloc_lock>
 8003eba:	4a21      	ldr	r2, [pc, #132]	; (8003f40 <_malloc_r+0xac>)
 8003ebc:	6814      	ldr	r4, [r2, #0]
 8003ebe:	4621      	mov	r1, r4
 8003ec0:	b991      	cbnz	r1, 8003ee8 <_malloc_r+0x54>
 8003ec2:	4c20      	ldr	r4, [pc, #128]	; (8003f44 <_malloc_r+0xb0>)
 8003ec4:	6823      	ldr	r3, [r4, #0]
 8003ec6:	b91b      	cbnz	r3, 8003ed0 <_malloc_r+0x3c>
 8003ec8:	4630      	mov	r0, r6
 8003eca:	f000 fb17 	bl	80044fc <_sbrk_r>
 8003ece:	6020      	str	r0, [r4, #0]
 8003ed0:	4629      	mov	r1, r5
 8003ed2:	4630      	mov	r0, r6
 8003ed4:	f000 fb12 	bl	80044fc <_sbrk_r>
 8003ed8:	1c43      	adds	r3, r0, #1
 8003eda:	d124      	bne.n	8003f26 <_malloc_r+0x92>
 8003edc:	230c      	movs	r3, #12
 8003ede:	6033      	str	r3, [r6, #0]
 8003ee0:	4630      	mov	r0, r6
 8003ee2:	f000 fb40 	bl	8004566 <__malloc_unlock>
 8003ee6:	e7e4      	b.n	8003eb2 <_malloc_r+0x1e>
 8003ee8:	680b      	ldr	r3, [r1, #0]
 8003eea:	1b5b      	subs	r3, r3, r5
 8003eec:	d418      	bmi.n	8003f20 <_malloc_r+0x8c>
 8003eee:	2b0b      	cmp	r3, #11
 8003ef0:	d90f      	bls.n	8003f12 <_malloc_r+0x7e>
 8003ef2:	600b      	str	r3, [r1, #0]
 8003ef4:	50cd      	str	r5, [r1, r3]
 8003ef6:	18cc      	adds	r4, r1, r3
 8003ef8:	4630      	mov	r0, r6
 8003efa:	f000 fb34 	bl	8004566 <__malloc_unlock>
 8003efe:	f104 000b 	add.w	r0, r4, #11
 8003f02:	1d23      	adds	r3, r4, #4
 8003f04:	f020 0007 	bic.w	r0, r0, #7
 8003f08:	1ac3      	subs	r3, r0, r3
 8003f0a:	d0d3      	beq.n	8003eb4 <_malloc_r+0x20>
 8003f0c:	425a      	negs	r2, r3
 8003f0e:	50e2      	str	r2, [r4, r3]
 8003f10:	e7d0      	b.n	8003eb4 <_malloc_r+0x20>
 8003f12:	428c      	cmp	r4, r1
 8003f14:	684b      	ldr	r3, [r1, #4]
 8003f16:	bf16      	itet	ne
 8003f18:	6063      	strne	r3, [r4, #4]
 8003f1a:	6013      	streq	r3, [r2, #0]
 8003f1c:	460c      	movne	r4, r1
 8003f1e:	e7eb      	b.n	8003ef8 <_malloc_r+0x64>
 8003f20:	460c      	mov	r4, r1
 8003f22:	6849      	ldr	r1, [r1, #4]
 8003f24:	e7cc      	b.n	8003ec0 <_malloc_r+0x2c>
 8003f26:	1cc4      	adds	r4, r0, #3
 8003f28:	f024 0403 	bic.w	r4, r4, #3
 8003f2c:	42a0      	cmp	r0, r4
 8003f2e:	d005      	beq.n	8003f3c <_malloc_r+0xa8>
 8003f30:	1a21      	subs	r1, r4, r0
 8003f32:	4630      	mov	r0, r6
 8003f34:	f000 fae2 	bl	80044fc <_sbrk_r>
 8003f38:	3001      	adds	r0, #1
 8003f3a:	d0cf      	beq.n	8003edc <_malloc_r+0x48>
 8003f3c:	6025      	str	r5, [r4, #0]
 8003f3e:	e7db      	b.n	8003ef8 <_malloc_r+0x64>
 8003f40:	20000104 	.word	0x20000104
 8003f44:	20000108 	.word	0x20000108

08003f48 <__ssputs_r>:
 8003f48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003f4c:	688e      	ldr	r6, [r1, #8]
 8003f4e:	429e      	cmp	r6, r3
 8003f50:	4682      	mov	sl, r0
 8003f52:	460c      	mov	r4, r1
 8003f54:	4690      	mov	r8, r2
 8003f56:	4699      	mov	r9, r3
 8003f58:	d837      	bhi.n	8003fca <__ssputs_r+0x82>
 8003f5a:	898a      	ldrh	r2, [r1, #12]
 8003f5c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8003f60:	d031      	beq.n	8003fc6 <__ssputs_r+0x7e>
 8003f62:	6825      	ldr	r5, [r4, #0]
 8003f64:	6909      	ldr	r1, [r1, #16]
 8003f66:	1a6f      	subs	r7, r5, r1
 8003f68:	6965      	ldr	r5, [r4, #20]
 8003f6a:	2302      	movs	r3, #2
 8003f6c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003f70:	fb95 f5f3 	sdiv	r5, r5, r3
 8003f74:	f109 0301 	add.w	r3, r9, #1
 8003f78:	443b      	add	r3, r7
 8003f7a:	429d      	cmp	r5, r3
 8003f7c:	bf38      	it	cc
 8003f7e:	461d      	movcc	r5, r3
 8003f80:	0553      	lsls	r3, r2, #21
 8003f82:	d530      	bpl.n	8003fe6 <__ssputs_r+0x9e>
 8003f84:	4629      	mov	r1, r5
 8003f86:	f7ff ff85 	bl	8003e94 <_malloc_r>
 8003f8a:	4606      	mov	r6, r0
 8003f8c:	b950      	cbnz	r0, 8003fa4 <__ssputs_r+0x5c>
 8003f8e:	230c      	movs	r3, #12
 8003f90:	f8ca 3000 	str.w	r3, [sl]
 8003f94:	89a3      	ldrh	r3, [r4, #12]
 8003f96:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003f9a:	81a3      	strh	r3, [r4, #12]
 8003f9c:	f04f 30ff 	mov.w	r0, #4294967295
 8003fa0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003fa4:	463a      	mov	r2, r7
 8003fa6:	6921      	ldr	r1, [r4, #16]
 8003fa8:	f000 fab8 	bl	800451c <memcpy>
 8003fac:	89a3      	ldrh	r3, [r4, #12]
 8003fae:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8003fb2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003fb6:	81a3      	strh	r3, [r4, #12]
 8003fb8:	6126      	str	r6, [r4, #16]
 8003fba:	6165      	str	r5, [r4, #20]
 8003fbc:	443e      	add	r6, r7
 8003fbe:	1bed      	subs	r5, r5, r7
 8003fc0:	6026      	str	r6, [r4, #0]
 8003fc2:	60a5      	str	r5, [r4, #8]
 8003fc4:	464e      	mov	r6, r9
 8003fc6:	454e      	cmp	r6, r9
 8003fc8:	d900      	bls.n	8003fcc <__ssputs_r+0x84>
 8003fca:	464e      	mov	r6, r9
 8003fcc:	4632      	mov	r2, r6
 8003fce:	4641      	mov	r1, r8
 8003fd0:	6820      	ldr	r0, [r4, #0]
 8003fd2:	f000 faae 	bl	8004532 <memmove>
 8003fd6:	68a3      	ldr	r3, [r4, #8]
 8003fd8:	1b9b      	subs	r3, r3, r6
 8003fda:	60a3      	str	r3, [r4, #8]
 8003fdc:	6823      	ldr	r3, [r4, #0]
 8003fde:	441e      	add	r6, r3
 8003fe0:	6026      	str	r6, [r4, #0]
 8003fe2:	2000      	movs	r0, #0
 8003fe4:	e7dc      	b.n	8003fa0 <__ssputs_r+0x58>
 8003fe6:	462a      	mov	r2, r5
 8003fe8:	f000 fabe 	bl	8004568 <_realloc_r>
 8003fec:	4606      	mov	r6, r0
 8003fee:	2800      	cmp	r0, #0
 8003ff0:	d1e2      	bne.n	8003fb8 <__ssputs_r+0x70>
 8003ff2:	6921      	ldr	r1, [r4, #16]
 8003ff4:	4650      	mov	r0, sl
 8003ff6:	f7ff feff 	bl	8003df8 <_free_r>
 8003ffa:	e7c8      	b.n	8003f8e <__ssputs_r+0x46>

08003ffc <_svfiprintf_r>:
 8003ffc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004000:	461d      	mov	r5, r3
 8004002:	898b      	ldrh	r3, [r1, #12]
 8004004:	061f      	lsls	r7, r3, #24
 8004006:	b09d      	sub	sp, #116	; 0x74
 8004008:	4680      	mov	r8, r0
 800400a:	460c      	mov	r4, r1
 800400c:	4616      	mov	r6, r2
 800400e:	d50f      	bpl.n	8004030 <_svfiprintf_r+0x34>
 8004010:	690b      	ldr	r3, [r1, #16]
 8004012:	b96b      	cbnz	r3, 8004030 <_svfiprintf_r+0x34>
 8004014:	2140      	movs	r1, #64	; 0x40
 8004016:	f7ff ff3d 	bl	8003e94 <_malloc_r>
 800401a:	6020      	str	r0, [r4, #0]
 800401c:	6120      	str	r0, [r4, #16]
 800401e:	b928      	cbnz	r0, 800402c <_svfiprintf_r+0x30>
 8004020:	230c      	movs	r3, #12
 8004022:	f8c8 3000 	str.w	r3, [r8]
 8004026:	f04f 30ff 	mov.w	r0, #4294967295
 800402a:	e0c8      	b.n	80041be <_svfiprintf_r+0x1c2>
 800402c:	2340      	movs	r3, #64	; 0x40
 800402e:	6163      	str	r3, [r4, #20]
 8004030:	2300      	movs	r3, #0
 8004032:	9309      	str	r3, [sp, #36]	; 0x24
 8004034:	2320      	movs	r3, #32
 8004036:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800403a:	2330      	movs	r3, #48	; 0x30
 800403c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004040:	9503      	str	r5, [sp, #12]
 8004042:	f04f 0b01 	mov.w	fp, #1
 8004046:	4637      	mov	r7, r6
 8004048:	463d      	mov	r5, r7
 800404a:	f815 3b01 	ldrb.w	r3, [r5], #1
 800404e:	b10b      	cbz	r3, 8004054 <_svfiprintf_r+0x58>
 8004050:	2b25      	cmp	r3, #37	; 0x25
 8004052:	d13e      	bne.n	80040d2 <_svfiprintf_r+0xd6>
 8004054:	ebb7 0a06 	subs.w	sl, r7, r6
 8004058:	d00b      	beq.n	8004072 <_svfiprintf_r+0x76>
 800405a:	4653      	mov	r3, sl
 800405c:	4632      	mov	r2, r6
 800405e:	4621      	mov	r1, r4
 8004060:	4640      	mov	r0, r8
 8004062:	f7ff ff71 	bl	8003f48 <__ssputs_r>
 8004066:	3001      	adds	r0, #1
 8004068:	f000 80a4 	beq.w	80041b4 <_svfiprintf_r+0x1b8>
 800406c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800406e:	4453      	add	r3, sl
 8004070:	9309      	str	r3, [sp, #36]	; 0x24
 8004072:	783b      	ldrb	r3, [r7, #0]
 8004074:	2b00      	cmp	r3, #0
 8004076:	f000 809d 	beq.w	80041b4 <_svfiprintf_r+0x1b8>
 800407a:	2300      	movs	r3, #0
 800407c:	f04f 32ff 	mov.w	r2, #4294967295
 8004080:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004084:	9304      	str	r3, [sp, #16]
 8004086:	9307      	str	r3, [sp, #28]
 8004088:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800408c:	931a      	str	r3, [sp, #104]	; 0x68
 800408e:	462f      	mov	r7, r5
 8004090:	2205      	movs	r2, #5
 8004092:	f817 1b01 	ldrb.w	r1, [r7], #1
 8004096:	4850      	ldr	r0, [pc, #320]	; (80041d8 <_svfiprintf_r+0x1dc>)
 8004098:	f7fc f8aa 	bl	80001f0 <memchr>
 800409c:	9b04      	ldr	r3, [sp, #16]
 800409e:	b9d0      	cbnz	r0, 80040d6 <_svfiprintf_r+0xda>
 80040a0:	06d9      	lsls	r1, r3, #27
 80040a2:	bf44      	itt	mi
 80040a4:	2220      	movmi	r2, #32
 80040a6:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80040aa:	071a      	lsls	r2, r3, #28
 80040ac:	bf44      	itt	mi
 80040ae:	222b      	movmi	r2, #43	; 0x2b
 80040b0:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80040b4:	782a      	ldrb	r2, [r5, #0]
 80040b6:	2a2a      	cmp	r2, #42	; 0x2a
 80040b8:	d015      	beq.n	80040e6 <_svfiprintf_r+0xea>
 80040ba:	9a07      	ldr	r2, [sp, #28]
 80040bc:	462f      	mov	r7, r5
 80040be:	2000      	movs	r0, #0
 80040c0:	250a      	movs	r5, #10
 80040c2:	4639      	mov	r1, r7
 80040c4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80040c8:	3b30      	subs	r3, #48	; 0x30
 80040ca:	2b09      	cmp	r3, #9
 80040cc:	d94d      	bls.n	800416a <_svfiprintf_r+0x16e>
 80040ce:	b1b8      	cbz	r0, 8004100 <_svfiprintf_r+0x104>
 80040d0:	e00f      	b.n	80040f2 <_svfiprintf_r+0xf6>
 80040d2:	462f      	mov	r7, r5
 80040d4:	e7b8      	b.n	8004048 <_svfiprintf_r+0x4c>
 80040d6:	4a40      	ldr	r2, [pc, #256]	; (80041d8 <_svfiprintf_r+0x1dc>)
 80040d8:	1a80      	subs	r0, r0, r2
 80040da:	fa0b f000 	lsl.w	r0, fp, r0
 80040de:	4318      	orrs	r0, r3
 80040e0:	9004      	str	r0, [sp, #16]
 80040e2:	463d      	mov	r5, r7
 80040e4:	e7d3      	b.n	800408e <_svfiprintf_r+0x92>
 80040e6:	9a03      	ldr	r2, [sp, #12]
 80040e8:	1d11      	adds	r1, r2, #4
 80040ea:	6812      	ldr	r2, [r2, #0]
 80040ec:	9103      	str	r1, [sp, #12]
 80040ee:	2a00      	cmp	r2, #0
 80040f0:	db01      	blt.n	80040f6 <_svfiprintf_r+0xfa>
 80040f2:	9207      	str	r2, [sp, #28]
 80040f4:	e004      	b.n	8004100 <_svfiprintf_r+0x104>
 80040f6:	4252      	negs	r2, r2
 80040f8:	f043 0302 	orr.w	r3, r3, #2
 80040fc:	9207      	str	r2, [sp, #28]
 80040fe:	9304      	str	r3, [sp, #16]
 8004100:	783b      	ldrb	r3, [r7, #0]
 8004102:	2b2e      	cmp	r3, #46	; 0x2e
 8004104:	d10c      	bne.n	8004120 <_svfiprintf_r+0x124>
 8004106:	787b      	ldrb	r3, [r7, #1]
 8004108:	2b2a      	cmp	r3, #42	; 0x2a
 800410a:	d133      	bne.n	8004174 <_svfiprintf_r+0x178>
 800410c:	9b03      	ldr	r3, [sp, #12]
 800410e:	1d1a      	adds	r2, r3, #4
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	9203      	str	r2, [sp, #12]
 8004114:	2b00      	cmp	r3, #0
 8004116:	bfb8      	it	lt
 8004118:	f04f 33ff 	movlt.w	r3, #4294967295
 800411c:	3702      	adds	r7, #2
 800411e:	9305      	str	r3, [sp, #20]
 8004120:	4d2e      	ldr	r5, [pc, #184]	; (80041dc <_svfiprintf_r+0x1e0>)
 8004122:	7839      	ldrb	r1, [r7, #0]
 8004124:	2203      	movs	r2, #3
 8004126:	4628      	mov	r0, r5
 8004128:	f7fc f862 	bl	80001f0 <memchr>
 800412c:	b138      	cbz	r0, 800413e <_svfiprintf_r+0x142>
 800412e:	2340      	movs	r3, #64	; 0x40
 8004130:	1b40      	subs	r0, r0, r5
 8004132:	fa03 f000 	lsl.w	r0, r3, r0
 8004136:	9b04      	ldr	r3, [sp, #16]
 8004138:	4303      	orrs	r3, r0
 800413a:	3701      	adds	r7, #1
 800413c:	9304      	str	r3, [sp, #16]
 800413e:	7839      	ldrb	r1, [r7, #0]
 8004140:	4827      	ldr	r0, [pc, #156]	; (80041e0 <_svfiprintf_r+0x1e4>)
 8004142:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004146:	2206      	movs	r2, #6
 8004148:	1c7e      	adds	r6, r7, #1
 800414a:	f7fc f851 	bl	80001f0 <memchr>
 800414e:	2800      	cmp	r0, #0
 8004150:	d038      	beq.n	80041c4 <_svfiprintf_r+0x1c8>
 8004152:	4b24      	ldr	r3, [pc, #144]	; (80041e4 <_svfiprintf_r+0x1e8>)
 8004154:	bb13      	cbnz	r3, 800419c <_svfiprintf_r+0x1a0>
 8004156:	9b03      	ldr	r3, [sp, #12]
 8004158:	3307      	adds	r3, #7
 800415a:	f023 0307 	bic.w	r3, r3, #7
 800415e:	3308      	adds	r3, #8
 8004160:	9303      	str	r3, [sp, #12]
 8004162:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004164:	444b      	add	r3, r9
 8004166:	9309      	str	r3, [sp, #36]	; 0x24
 8004168:	e76d      	b.n	8004046 <_svfiprintf_r+0x4a>
 800416a:	fb05 3202 	mla	r2, r5, r2, r3
 800416e:	2001      	movs	r0, #1
 8004170:	460f      	mov	r7, r1
 8004172:	e7a6      	b.n	80040c2 <_svfiprintf_r+0xc6>
 8004174:	2300      	movs	r3, #0
 8004176:	3701      	adds	r7, #1
 8004178:	9305      	str	r3, [sp, #20]
 800417a:	4619      	mov	r1, r3
 800417c:	250a      	movs	r5, #10
 800417e:	4638      	mov	r0, r7
 8004180:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004184:	3a30      	subs	r2, #48	; 0x30
 8004186:	2a09      	cmp	r2, #9
 8004188:	d903      	bls.n	8004192 <_svfiprintf_r+0x196>
 800418a:	2b00      	cmp	r3, #0
 800418c:	d0c8      	beq.n	8004120 <_svfiprintf_r+0x124>
 800418e:	9105      	str	r1, [sp, #20]
 8004190:	e7c6      	b.n	8004120 <_svfiprintf_r+0x124>
 8004192:	fb05 2101 	mla	r1, r5, r1, r2
 8004196:	2301      	movs	r3, #1
 8004198:	4607      	mov	r7, r0
 800419a:	e7f0      	b.n	800417e <_svfiprintf_r+0x182>
 800419c:	ab03      	add	r3, sp, #12
 800419e:	9300      	str	r3, [sp, #0]
 80041a0:	4622      	mov	r2, r4
 80041a2:	4b11      	ldr	r3, [pc, #68]	; (80041e8 <_svfiprintf_r+0x1ec>)
 80041a4:	a904      	add	r1, sp, #16
 80041a6:	4640      	mov	r0, r8
 80041a8:	f3af 8000 	nop.w
 80041ac:	f1b0 3fff 	cmp.w	r0, #4294967295
 80041b0:	4681      	mov	r9, r0
 80041b2:	d1d6      	bne.n	8004162 <_svfiprintf_r+0x166>
 80041b4:	89a3      	ldrh	r3, [r4, #12]
 80041b6:	065b      	lsls	r3, r3, #25
 80041b8:	f53f af35 	bmi.w	8004026 <_svfiprintf_r+0x2a>
 80041bc:	9809      	ldr	r0, [sp, #36]	; 0x24
 80041be:	b01d      	add	sp, #116	; 0x74
 80041c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80041c4:	ab03      	add	r3, sp, #12
 80041c6:	9300      	str	r3, [sp, #0]
 80041c8:	4622      	mov	r2, r4
 80041ca:	4b07      	ldr	r3, [pc, #28]	; (80041e8 <_svfiprintf_r+0x1ec>)
 80041cc:	a904      	add	r1, sp, #16
 80041ce:	4640      	mov	r0, r8
 80041d0:	f000 f882 	bl	80042d8 <_printf_i>
 80041d4:	e7ea      	b.n	80041ac <_svfiprintf_r+0x1b0>
 80041d6:	bf00      	nop
 80041d8:	080046dc 	.word	0x080046dc
 80041dc:	080046e2 	.word	0x080046e2
 80041e0:	080046e6 	.word	0x080046e6
 80041e4:	00000000 	.word	0x00000000
 80041e8:	08003f49 	.word	0x08003f49

080041ec <_printf_common>:
 80041ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80041f0:	4691      	mov	r9, r2
 80041f2:	461f      	mov	r7, r3
 80041f4:	688a      	ldr	r2, [r1, #8]
 80041f6:	690b      	ldr	r3, [r1, #16]
 80041f8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80041fc:	4293      	cmp	r3, r2
 80041fe:	bfb8      	it	lt
 8004200:	4613      	movlt	r3, r2
 8004202:	f8c9 3000 	str.w	r3, [r9]
 8004206:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800420a:	4606      	mov	r6, r0
 800420c:	460c      	mov	r4, r1
 800420e:	b112      	cbz	r2, 8004216 <_printf_common+0x2a>
 8004210:	3301      	adds	r3, #1
 8004212:	f8c9 3000 	str.w	r3, [r9]
 8004216:	6823      	ldr	r3, [r4, #0]
 8004218:	0699      	lsls	r1, r3, #26
 800421a:	bf42      	ittt	mi
 800421c:	f8d9 3000 	ldrmi.w	r3, [r9]
 8004220:	3302      	addmi	r3, #2
 8004222:	f8c9 3000 	strmi.w	r3, [r9]
 8004226:	6825      	ldr	r5, [r4, #0]
 8004228:	f015 0506 	ands.w	r5, r5, #6
 800422c:	d107      	bne.n	800423e <_printf_common+0x52>
 800422e:	f104 0a19 	add.w	sl, r4, #25
 8004232:	68e3      	ldr	r3, [r4, #12]
 8004234:	f8d9 2000 	ldr.w	r2, [r9]
 8004238:	1a9b      	subs	r3, r3, r2
 800423a:	42ab      	cmp	r3, r5
 800423c:	dc28      	bgt.n	8004290 <_printf_common+0xa4>
 800423e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8004242:	6822      	ldr	r2, [r4, #0]
 8004244:	3300      	adds	r3, #0
 8004246:	bf18      	it	ne
 8004248:	2301      	movne	r3, #1
 800424a:	0692      	lsls	r2, r2, #26
 800424c:	d42d      	bmi.n	80042aa <_printf_common+0xbe>
 800424e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004252:	4639      	mov	r1, r7
 8004254:	4630      	mov	r0, r6
 8004256:	47c0      	blx	r8
 8004258:	3001      	adds	r0, #1
 800425a:	d020      	beq.n	800429e <_printf_common+0xb2>
 800425c:	6823      	ldr	r3, [r4, #0]
 800425e:	68e5      	ldr	r5, [r4, #12]
 8004260:	f8d9 2000 	ldr.w	r2, [r9]
 8004264:	f003 0306 	and.w	r3, r3, #6
 8004268:	2b04      	cmp	r3, #4
 800426a:	bf08      	it	eq
 800426c:	1aad      	subeq	r5, r5, r2
 800426e:	68a3      	ldr	r3, [r4, #8]
 8004270:	6922      	ldr	r2, [r4, #16]
 8004272:	bf0c      	ite	eq
 8004274:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004278:	2500      	movne	r5, #0
 800427a:	4293      	cmp	r3, r2
 800427c:	bfc4      	itt	gt
 800427e:	1a9b      	subgt	r3, r3, r2
 8004280:	18ed      	addgt	r5, r5, r3
 8004282:	f04f 0900 	mov.w	r9, #0
 8004286:	341a      	adds	r4, #26
 8004288:	454d      	cmp	r5, r9
 800428a:	d11a      	bne.n	80042c2 <_printf_common+0xd6>
 800428c:	2000      	movs	r0, #0
 800428e:	e008      	b.n	80042a2 <_printf_common+0xb6>
 8004290:	2301      	movs	r3, #1
 8004292:	4652      	mov	r2, sl
 8004294:	4639      	mov	r1, r7
 8004296:	4630      	mov	r0, r6
 8004298:	47c0      	blx	r8
 800429a:	3001      	adds	r0, #1
 800429c:	d103      	bne.n	80042a6 <_printf_common+0xba>
 800429e:	f04f 30ff 	mov.w	r0, #4294967295
 80042a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80042a6:	3501      	adds	r5, #1
 80042a8:	e7c3      	b.n	8004232 <_printf_common+0x46>
 80042aa:	18e1      	adds	r1, r4, r3
 80042ac:	1c5a      	adds	r2, r3, #1
 80042ae:	2030      	movs	r0, #48	; 0x30
 80042b0:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80042b4:	4422      	add	r2, r4
 80042b6:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80042ba:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80042be:	3302      	adds	r3, #2
 80042c0:	e7c5      	b.n	800424e <_printf_common+0x62>
 80042c2:	2301      	movs	r3, #1
 80042c4:	4622      	mov	r2, r4
 80042c6:	4639      	mov	r1, r7
 80042c8:	4630      	mov	r0, r6
 80042ca:	47c0      	blx	r8
 80042cc:	3001      	adds	r0, #1
 80042ce:	d0e6      	beq.n	800429e <_printf_common+0xb2>
 80042d0:	f109 0901 	add.w	r9, r9, #1
 80042d4:	e7d8      	b.n	8004288 <_printf_common+0x9c>
	...

080042d8 <_printf_i>:
 80042d8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80042dc:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 80042e0:	460c      	mov	r4, r1
 80042e2:	7e09      	ldrb	r1, [r1, #24]
 80042e4:	b085      	sub	sp, #20
 80042e6:	296e      	cmp	r1, #110	; 0x6e
 80042e8:	4617      	mov	r7, r2
 80042ea:	4606      	mov	r6, r0
 80042ec:	4698      	mov	r8, r3
 80042ee:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80042f0:	f000 80b3 	beq.w	800445a <_printf_i+0x182>
 80042f4:	d822      	bhi.n	800433c <_printf_i+0x64>
 80042f6:	2963      	cmp	r1, #99	; 0x63
 80042f8:	d036      	beq.n	8004368 <_printf_i+0x90>
 80042fa:	d80a      	bhi.n	8004312 <_printf_i+0x3a>
 80042fc:	2900      	cmp	r1, #0
 80042fe:	f000 80b9 	beq.w	8004474 <_printf_i+0x19c>
 8004302:	2958      	cmp	r1, #88	; 0x58
 8004304:	f000 8083 	beq.w	800440e <_printf_i+0x136>
 8004308:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800430c:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8004310:	e032      	b.n	8004378 <_printf_i+0xa0>
 8004312:	2964      	cmp	r1, #100	; 0x64
 8004314:	d001      	beq.n	800431a <_printf_i+0x42>
 8004316:	2969      	cmp	r1, #105	; 0x69
 8004318:	d1f6      	bne.n	8004308 <_printf_i+0x30>
 800431a:	6820      	ldr	r0, [r4, #0]
 800431c:	6813      	ldr	r3, [r2, #0]
 800431e:	0605      	lsls	r5, r0, #24
 8004320:	f103 0104 	add.w	r1, r3, #4
 8004324:	d52a      	bpl.n	800437c <_printf_i+0xa4>
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	6011      	str	r1, [r2, #0]
 800432a:	2b00      	cmp	r3, #0
 800432c:	da03      	bge.n	8004336 <_printf_i+0x5e>
 800432e:	222d      	movs	r2, #45	; 0x2d
 8004330:	425b      	negs	r3, r3
 8004332:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8004336:	486f      	ldr	r0, [pc, #444]	; (80044f4 <_printf_i+0x21c>)
 8004338:	220a      	movs	r2, #10
 800433a:	e039      	b.n	80043b0 <_printf_i+0xd8>
 800433c:	2973      	cmp	r1, #115	; 0x73
 800433e:	f000 809d 	beq.w	800447c <_printf_i+0x1a4>
 8004342:	d808      	bhi.n	8004356 <_printf_i+0x7e>
 8004344:	296f      	cmp	r1, #111	; 0x6f
 8004346:	d020      	beq.n	800438a <_printf_i+0xb2>
 8004348:	2970      	cmp	r1, #112	; 0x70
 800434a:	d1dd      	bne.n	8004308 <_printf_i+0x30>
 800434c:	6823      	ldr	r3, [r4, #0]
 800434e:	f043 0320 	orr.w	r3, r3, #32
 8004352:	6023      	str	r3, [r4, #0]
 8004354:	e003      	b.n	800435e <_printf_i+0x86>
 8004356:	2975      	cmp	r1, #117	; 0x75
 8004358:	d017      	beq.n	800438a <_printf_i+0xb2>
 800435a:	2978      	cmp	r1, #120	; 0x78
 800435c:	d1d4      	bne.n	8004308 <_printf_i+0x30>
 800435e:	2378      	movs	r3, #120	; 0x78
 8004360:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004364:	4864      	ldr	r0, [pc, #400]	; (80044f8 <_printf_i+0x220>)
 8004366:	e055      	b.n	8004414 <_printf_i+0x13c>
 8004368:	6813      	ldr	r3, [r2, #0]
 800436a:	1d19      	adds	r1, r3, #4
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	6011      	str	r1, [r2, #0]
 8004370:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004374:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004378:	2301      	movs	r3, #1
 800437a:	e08c      	b.n	8004496 <_printf_i+0x1be>
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	6011      	str	r1, [r2, #0]
 8004380:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004384:	bf18      	it	ne
 8004386:	b21b      	sxthne	r3, r3
 8004388:	e7cf      	b.n	800432a <_printf_i+0x52>
 800438a:	6813      	ldr	r3, [r2, #0]
 800438c:	6825      	ldr	r5, [r4, #0]
 800438e:	1d18      	adds	r0, r3, #4
 8004390:	6010      	str	r0, [r2, #0]
 8004392:	0628      	lsls	r0, r5, #24
 8004394:	d501      	bpl.n	800439a <_printf_i+0xc2>
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	e002      	b.n	80043a0 <_printf_i+0xc8>
 800439a:	0668      	lsls	r0, r5, #25
 800439c:	d5fb      	bpl.n	8004396 <_printf_i+0xbe>
 800439e:	881b      	ldrh	r3, [r3, #0]
 80043a0:	4854      	ldr	r0, [pc, #336]	; (80044f4 <_printf_i+0x21c>)
 80043a2:	296f      	cmp	r1, #111	; 0x6f
 80043a4:	bf14      	ite	ne
 80043a6:	220a      	movne	r2, #10
 80043a8:	2208      	moveq	r2, #8
 80043aa:	2100      	movs	r1, #0
 80043ac:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80043b0:	6865      	ldr	r5, [r4, #4]
 80043b2:	60a5      	str	r5, [r4, #8]
 80043b4:	2d00      	cmp	r5, #0
 80043b6:	f2c0 8095 	blt.w	80044e4 <_printf_i+0x20c>
 80043ba:	6821      	ldr	r1, [r4, #0]
 80043bc:	f021 0104 	bic.w	r1, r1, #4
 80043c0:	6021      	str	r1, [r4, #0]
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d13d      	bne.n	8004442 <_printf_i+0x16a>
 80043c6:	2d00      	cmp	r5, #0
 80043c8:	f040 808e 	bne.w	80044e8 <_printf_i+0x210>
 80043cc:	4665      	mov	r5, ip
 80043ce:	2a08      	cmp	r2, #8
 80043d0:	d10b      	bne.n	80043ea <_printf_i+0x112>
 80043d2:	6823      	ldr	r3, [r4, #0]
 80043d4:	07db      	lsls	r3, r3, #31
 80043d6:	d508      	bpl.n	80043ea <_printf_i+0x112>
 80043d8:	6923      	ldr	r3, [r4, #16]
 80043da:	6862      	ldr	r2, [r4, #4]
 80043dc:	429a      	cmp	r2, r3
 80043de:	bfde      	ittt	le
 80043e0:	2330      	movle	r3, #48	; 0x30
 80043e2:	f805 3c01 	strble.w	r3, [r5, #-1]
 80043e6:	f105 35ff 	addle.w	r5, r5, #4294967295
 80043ea:	ebac 0305 	sub.w	r3, ip, r5
 80043ee:	6123      	str	r3, [r4, #16]
 80043f0:	f8cd 8000 	str.w	r8, [sp]
 80043f4:	463b      	mov	r3, r7
 80043f6:	aa03      	add	r2, sp, #12
 80043f8:	4621      	mov	r1, r4
 80043fa:	4630      	mov	r0, r6
 80043fc:	f7ff fef6 	bl	80041ec <_printf_common>
 8004400:	3001      	adds	r0, #1
 8004402:	d14d      	bne.n	80044a0 <_printf_i+0x1c8>
 8004404:	f04f 30ff 	mov.w	r0, #4294967295
 8004408:	b005      	add	sp, #20
 800440a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800440e:	4839      	ldr	r0, [pc, #228]	; (80044f4 <_printf_i+0x21c>)
 8004410:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8004414:	6813      	ldr	r3, [r2, #0]
 8004416:	6821      	ldr	r1, [r4, #0]
 8004418:	1d1d      	adds	r5, r3, #4
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	6015      	str	r5, [r2, #0]
 800441e:	060a      	lsls	r2, r1, #24
 8004420:	d50b      	bpl.n	800443a <_printf_i+0x162>
 8004422:	07ca      	lsls	r2, r1, #31
 8004424:	bf44      	itt	mi
 8004426:	f041 0120 	orrmi.w	r1, r1, #32
 800442a:	6021      	strmi	r1, [r4, #0]
 800442c:	b91b      	cbnz	r3, 8004436 <_printf_i+0x15e>
 800442e:	6822      	ldr	r2, [r4, #0]
 8004430:	f022 0220 	bic.w	r2, r2, #32
 8004434:	6022      	str	r2, [r4, #0]
 8004436:	2210      	movs	r2, #16
 8004438:	e7b7      	b.n	80043aa <_printf_i+0xd2>
 800443a:	064d      	lsls	r5, r1, #25
 800443c:	bf48      	it	mi
 800443e:	b29b      	uxthmi	r3, r3
 8004440:	e7ef      	b.n	8004422 <_printf_i+0x14a>
 8004442:	4665      	mov	r5, ip
 8004444:	fbb3 f1f2 	udiv	r1, r3, r2
 8004448:	fb02 3311 	mls	r3, r2, r1, r3
 800444c:	5cc3      	ldrb	r3, [r0, r3]
 800444e:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8004452:	460b      	mov	r3, r1
 8004454:	2900      	cmp	r1, #0
 8004456:	d1f5      	bne.n	8004444 <_printf_i+0x16c>
 8004458:	e7b9      	b.n	80043ce <_printf_i+0xf6>
 800445a:	6813      	ldr	r3, [r2, #0]
 800445c:	6825      	ldr	r5, [r4, #0]
 800445e:	6961      	ldr	r1, [r4, #20]
 8004460:	1d18      	adds	r0, r3, #4
 8004462:	6010      	str	r0, [r2, #0]
 8004464:	0628      	lsls	r0, r5, #24
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	d501      	bpl.n	800446e <_printf_i+0x196>
 800446a:	6019      	str	r1, [r3, #0]
 800446c:	e002      	b.n	8004474 <_printf_i+0x19c>
 800446e:	066a      	lsls	r2, r5, #25
 8004470:	d5fb      	bpl.n	800446a <_printf_i+0x192>
 8004472:	8019      	strh	r1, [r3, #0]
 8004474:	2300      	movs	r3, #0
 8004476:	6123      	str	r3, [r4, #16]
 8004478:	4665      	mov	r5, ip
 800447a:	e7b9      	b.n	80043f0 <_printf_i+0x118>
 800447c:	6813      	ldr	r3, [r2, #0]
 800447e:	1d19      	adds	r1, r3, #4
 8004480:	6011      	str	r1, [r2, #0]
 8004482:	681d      	ldr	r5, [r3, #0]
 8004484:	6862      	ldr	r2, [r4, #4]
 8004486:	2100      	movs	r1, #0
 8004488:	4628      	mov	r0, r5
 800448a:	f7fb feb1 	bl	80001f0 <memchr>
 800448e:	b108      	cbz	r0, 8004494 <_printf_i+0x1bc>
 8004490:	1b40      	subs	r0, r0, r5
 8004492:	6060      	str	r0, [r4, #4]
 8004494:	6863      	ldr	r3, [r4, #4]
 8004496:	6123      	str	r3, [r4, #16]
 8004498:	2300      	movs	r3, #0
 800449a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800449e:	e7a7      	b.n	80043f0 <_printf_i+0x118>
 80044a0:	6923      	ldr	r3, [r4, #16]
 80044a2:	462a      	mov	r2, r5
 80044a4:	4639      	mov	r1, r7
 80044a6:	4630      	mov	r0, r6
 80044a8:	47c0      	blx	r8
 80044aa:	3001      	adds	r0, #1
 80044ac:	d0aa      	beq.n	8004404 <_printf_i+0x12c>
 80044ae:	6823      	ldr	r3, [r4, #0]
 80044b0:	079b      	lsls	r3, r3, #30
 80044b2:	d413      	bmi.n	80044dc <_printf_i+0x204>
 80044b4:	68e0      	ldr	r0, [r4, #12]
 80044b6:	9b03      	ldr	r3, [sp, #12]
 80044b8:	4298      	cmp	r0, r3
 80044ba:	bfb8      	it	lt
 80044bc:	4618      	movlt	r0, r3
 80044be:	e7a3      	b.n	8004408 <_printf_i+0x130>
 80044c0:	2301      	movs	r3, #1
 80044c2:	464a      	mov	r2, r9
 80044c4:	4639      	mov	r1, r7
 80044c6:	4630      	mov	r0, r6
 80044c8:	47c0      	blx	r8
 80044ca:	3001      	adds	r0, #1
 80044cc:	d09a      	beq.n	8004404 <_printf_i+0x12c>
 80044ce:	3501      	adds	r5, #1
 80044d0:	68e3      	ldr	r3, [r4, #12]
 80044d2:	9a03      	ldr	r2, [sp, #12]
 80044d4:	1a9b      	subs	r3, r3, r2
 80044d6:	42ab      	cmp	r3, r5
 80044d8:	dcf2      	bgt.n	80044c0 <_printf_i+0x1e8>
 80044da:	e7eb      	b.n	80044b4 <_printf_i+0x1dc>
 80044dc:	2500      	movs	r5, #0
 80044de:	f104 0919 	add.w	r9, r4, #25
 80044e2:	e7f5      	b.n	80044d0 <_printf_i+0x1f8>
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d1ac      	bne.n	8004442 <_printf_i+0x16a>
 80044e8:	7803      	ldrb	r3, [r0, #0]
 80044ea:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80044ee:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80044f2:	e76c      	b.n	80043ce <_printf_i+0xf6>
 80044f4:	080046ed 	.word	0x080046ed
 80044f8:	080046fe 	.word	0x080046fe

080044fc <_sbrk_r>:
 80044fc:	b538      	push	{r3, r4, r5, lr}
 80044fe:	4c06      	ldr	r4, [pc, #24]	; (8004518 <_sbrk_r+0x1c>)
 8004500:	2300      	movs	r3, #0
 8004502:	4605      	mov	r5, r0
 8004504:	4608      	mov	r0, r1
 8004506:	6023      	str	r3, [r4, #0]
 8004508:	f7fc ffea 	bl	80014e0 <_sbrk>
 800450c:	1c43      	adds	r3, r0, #1
 800450e:	d102      	bne.n	8004516 <_sbrk_r+0x1a>
 8004510:	6823      	ldr	r3, [r4, #0]
 8004512:	b103      	cbz	r3, 8004516 <_sbrk_r+0x1a>
 8004514:	602b      	str	r3, [r5, #0]
 8004516:	bd38      	pop	{r3, r4, r5, pc}
 8004518:	20006768 	.word	0x20006768

0800451c <memcpy>:
 800451c:	b510      	push	{r4, lr}
 800451e:	1e43      	subs	r3, r0, #1
 8004520:	440a      	add	r2, r1
 8004522:	4291      	cmp	r1, r2
 8004524:	d100      	bne.n	8004528 <memcpy+0xc>
 8004526:	bd10      	pop	{r4, pc}
 8004528:	f811 4b01 	ldrb.w	r4, [r1], #1
 800452c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004530:	e7f7      	b.n	8004522 <memcpy+0x6>

08004532 <memmove>:
 8004532:	4288      	cmp	r0, r1
 8004534:	b510      	push	{r4, lr}
 8004536:	eb01 0302 	add.w	r3, r1, r2
 800453a:	d807      	bhi.n	800454c <memmove+0x1a>
 800453c:	1e42      	subs	r2, r0, #1
 800453e:	4299      	cmp	r1, r3
 8004540:	d00a      	beq.n	8004558 <memmove+0x26>
 8004542:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004546:	f802 4f01 	strb.w	r4, [r2, #1]!
 800454a:	e7f8      	b.n	800453e <memmove+0xc>
 800454c:	4283      	cmp	r3, r0
 800454e:	d9f5      	bls.n	800453c <memmove+0xa>
 8004550:	1881      	adds	r1, r0, r2
 8004552:	1ad2      	subs	r2, r2, r3
 8004554:	42d3      	cmn	r3, r2
 8004556:	d100      	bne.n	800455a <memmove+0x28>
 8004558:	bd10      	pop	{r4, pc}
 800455a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800455e:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8004562:	e7f7      	b.n	8004554 <memmove+0x22>

08004564 <__malloc_lock>:
 8004564:	4770      	bx	lr

08004566 <__malloc_unlock>:
 8004566:	4770      	bx	lr

08004568 <_realloc_r>:
 8004568:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800456a:	4607      	mov	r7, r0
 800456c:	4614      	mov	r4, r2
 800456e:	460e      	mov	r6, r1
 8004570:	b921      	cbnz	r1, 800457c <_realloc_r+0x14>
 8004572:	4611      	mov	r1, r2
 8004574:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8004578:	f7ff bc8c 	b.w	8003e94 <_malloc_r>
 800457c:	b922      	cbnz	r2, 8004588 <_realloc_r+0x20>
 800457e:	f7ff fc3b 	bl	8003df8 <_free_r>
 8004582:	4625      	mov	r5, r4
 8004584:	4628      	mov	r0, r5
 8004586:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004588:	f000 f814 	bl	80045b4 <_malloc_usable_size_r>
 800458c:	42a0      	cmp	r0, r4
 800458e:	d20f      	bcs.n	80045b0 <_realloc_r+0x48>
 8004590:	4621      	mov	r1, r4
 8004592:	4638      	mov	r0, r7
 8004594:	f7ff fc7e 	bl	8003e94 <_malloc_r>
 8004598:	4605      	mov	r5, r0
 800459a:	2800      	cmp	r0, #0
 800459c:	d0f2      	beq.n	8004584 <_realloc_r+0x1c>
 800459e:	4631      	mov	r1, r6
 80045a0:	4622      	mov	r2, r4
 80045a2:	f7ff ffbb 	bl	800451c <memcpy>
 80045a6:	4631      	mov	r1, r6
 80045a8:	4638      	mov	r0, r7
 80045aa:	f7ff fc25 	bl	8003df8 <_free_r>
 80045ae:	e7e9      	b.n	8004584 <_realloc_r+0x1c>
 80045b0:	4635      	mov	r5, r6
 80045b2:	e7e7      	b.n	8004584 <_realloc_r+0x1c>

080045b4 <_malloc_usable_size_r>:
 80045b4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80045b8:	1f18      	subs	r0, r3, #4
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	bfbc      	itt	lt
 80045be:	580b      	ldrlt	r3, [r1, r0]
 80045c0:	18c0      	addlt	r0, r0, r3
 80045c2:	4770      	bx	lr

080045c4 <_gettimeofday>:
 80045c4:	4b02      	ldr	r3, [pc, #8]	; (80045d0 <_gettimeofday+0xc>)
 80045c6:	2258      	movs	r2, #88	; 0x58
 80045c8:	601a      	str	r2, [r3, #0]
 80045ca:	f04f 30ff 	mov.w	r0, #4294967295
 80045ce:	4770      	bx	lr
 80045d0:	20006768 	.word	0x20006768

080045d4 <_init>:
 80045d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80045d6:	bf00      	nop
 80045d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80045da:	bc08      	pop	{r3}
 80045dc:	469e      	mov	lr, r3
 80045de:	4770      	bx	lr

080045e0 <_fini>:
 80045e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80045e2:	bf00      	nop
 80045e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80045e6:	bc08      	pop	{r3}
 80045e8:	469e      	mov	lr, r3
 80045ea:	4770      	bx	lr
