
SPI_test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006b9c  080001ac  080001ac  000011ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000013c  08006d48  08006d48  00007d48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006e84  08006e84  00008018  2**0
                  CONTENTS
  4 .ARM          00000008  08006e84  08006e84  00007e84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006e8c  08006e8c  00008018  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006e8c  08006e8c  00007e8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006e90  08006e90  00007e90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000018  20000000  08006e94  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00008018  2**0
                  CONTENTS
 10 .bss          00000880  20000018  20000018  00008018  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000898  20000898  00008018  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00008018  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001776b  00000000  00000000  00008048  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000311f  00000000  00000000  0001f7b3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001370  00000000  00000000  000228d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000f1f  00000000  00000000  00023c48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002771f  00000000  00000000  00024b67  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000185e2  00000000  00000000  0004c286  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e6e67  00000000  00000000  00064868  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0014b6cf  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000540c  00000000  00000000  0014b714  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000005b  00000000  00000000  00150b20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001ac <__do_global_dtors_aux>:
 80001ac:	b510      	push	{r4, lr}
 80001ae:	4c05      	ldr	r4, [pc, #20]	@ (80001c4 <__do_global_dtors_aux+0x18>)
 80001b0:	7823      	ldrb	r3, [r4, #0]
 80001b2:	b933      	cbnz	r3, 80001c2 <__do_global_dtors_aux+0x16>
 80001b4:	4b04      	ldr	r3, [pc, #16]	@ (80001c8 <__do_global_dtors_aux+0x1c>)
 80001b6:	b113      	cbz	r3, 80001be <__do_global_dtors_aux+0x12>
 80001b8:	4804      	ldr	r0, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x20>)
 80001ba:	f3af 8000 	nop.w
 80001be:	2301      	movs	r3, #1
 80001c0:	7023      	strb	r3, [r4, #0]
 80001c2:	bd10      	pop	{r4, pc}
 80001c4:	20000018 	.word	0x20000018
 80001c8:	00000000 	.word	0x00000000
 80001cc:	08006d30 	.word	0x08006d30

080001d0 <frame_dummy>:
 80001d0:	b508      	push	{r3, lr}
 80001d2:	4b03      	ldr	r3, [pc, #12]	@ (80001e0 <frame_dummy+0x10>)
 80001d4:	b11b      	cbz	r3, 80001de <frame_dummy+0xe>
 80001d6:	4903      	ldr	r1, [pc, #12]	@ (80001e4 <frame_dummy+0x14>)
 80001d8:	4803      	ldr	r0, [pc, #12]	@ (80001e8 <frame_dummy+0x18>)
 80001da:	f3af 8000 	nop.w
 80001de:	bd08      	pop	{r3, pc}
 80001e0:	00000000 	.word	0x00000000
 80001e4:	2000001c 	.word	0x2000001c
 80001e8:	08006d30 	.word	0x08006d30

080001ec <strlen>:
 80001ec:	4603      	mov	r3, r0
 80001ee:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f2:	2a00      	cmp	r2, #0
 80001f4:	d1fb      	bne.n	80001ee <strlen+0x2>
 80001f6:	1a18      	subs	r0, r3, r0
 80001f8:	3801      	subs	r0, #1
 80001fa:	4770      	bx	lr

080001fc <__aeabi_drsub>:
 80001fc:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000200:	e002      	b.n	8000208 <__adddf3>
 8000202:	bf00      	nop

08000204 <__aeabi_dsub>:
 8000204:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000208 <__adddf3>:
 8000208:	b530      	push	{r4, r5, lr}
 800020a:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800020e:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000212:	ea94 0f05 	teq	r4, r5
 8000216:	bf08      	it	eq
 8000218:	ea90 0f02 	teqeq	r0, r2
 800021c:	bf1f      	itttt	ne
 800021e:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000222:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000226:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800022a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800022e:	f000 80e2 	beq.w	80003f6 <__adddf3+0x1ee>
 8000232:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000236:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800023a:	bfb8      	it	lt
 800023c:	426d      	neglt	r5, r5
 800023e:	dd0c      	ble.n	800025a <__adddf3+0x52>
 8000240:	442c      	add	r4, r5
 8000242:	ea80 0202 	eor.w	r2, r0, r2
 8000246:	ea81 0303 	eor.w	r3, r1, r3
 800024a:	ea82 0000 	eor.w	r0, r2, r0
 800024e:	ea83 0101 	eor.w	r1, r3, r1
 8000252:	ea80 0202 	eor.w	r2, r0, r2
 8000256:	ea81 0303 	eor.w	r3, r1, r3
 800025a:	2d36      	cmp	r5, #54	@ 0x36
 800025c:	bf88      	it	hi
 800025e:	bd30      	pophi	{r4, r5, pc}
 8000260:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000264:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000268:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 800026c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000270:	d002      	beq.n	8000278 <__adddf3+0x70>
 8000272:	4240      	negs	r0, r0
 8000274:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000278:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 800027c:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000280:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000284:	d002      	beq.n	800028c <__adddf3+0x84>
 8000286:	4252      	negs	r2, r2
 8000288:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800028c:	ea94 0f05 	teq	r4, r5
 8000290:	f000 80a7 	beq.w	80003e2 <__adddf3+0x1da>
 8000294:	f1a4 0401 	sub.w	r4, r4, #1
 8000298:	f1d5 0e20 	rsbs	lr, r5, #32
 800029c:	db0d      	blt.n	80002ba <__adddf3+0xb2>
 800029e:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002a2:	fa22 f205 	lsr.w	r2, r2, r5
 80002a6:	1880      	adds	r0, r0, r2
 80002a8:	f141 0100 	adc.w	r1, r1, #0
 80002ac:	fa03 f20e 	lsl.w	r2, r3, lr
 80002b0:	1880      	adds	r0, r0, r2
 80002b2:	fa43 f305 	asr.w	r3, r3, r5
 80002b6:	4159      	adcs	r1, r3
 80002b8:	e00e      	b.n	80002d8 <__adddf3+0xd0>
 80002ba:	f1a5 0520 	sub.w	r5, r5, #32
 80002be:	f10e 0e20 	add.w	lr, lr, #32
 80002c2:	2a01      	cmp	r2, #1
 80002c4:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002c8:	bf28      	it	cs
 80002ca:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002ce:	fa43 f305 	asr.w	r3, r3, r5
 80002d2:	18c0      	adds	r0, r0, r3
 80002d4:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002dc:	d507      	bpl.n	80002ee <__adddf3+0xe6>
 80002de:	f04f 0e00 	mov.w	lr, #0
 80002e2:	f1dc 0c00 	rsbs	ip, ip, #0
 80002e6:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002ea:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ee:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002f2:	d31b      	bcc.n	800032c <__adddf3+0x124>
 80002f4:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80002f8:	d30c      	bcc.n	8000314 <__adddf3+0x10c>
 80002fa:	0849      	lsrs	r1, r1, #1
 80002fc:	ea5f 0030 	movs.w	r0, r0, rrx
 8000300:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000304:	f104 0401 	add.w	r4, r4, #1
 8000308:	ea4f 5244 	mov.w	r2, r4, lsl #21
 800030c:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000310:	f080 809a 	bcs.w	8000448 <__adddf3+0x240>
 8000314:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000318:	bf08      	it	eq
 800031a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800031e:	f150 0000 	adcs.w	r0, r0, #0
 8000322:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000326:	ea41 0105 	orr.w	r1, r1, r5
 800032a:	bd30      	pop	{r4, r5, pc}
 800032c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000330:	4140      	adcs	r0, r0
 8000332:	eb41 0101 	adc.w	r1, r1, r1
 8000336:	3c01      	subs	r4, #1
 8000338:	bf28      	it	cs
 800033a:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800033e:	d2e9      	bcs.n	8000314 <__adddf3+0x10c>
 8000340:	f091 0f00 	teq	r1, #0
 8000344:	bf04      	itt	eq
 8000346:	4601      	moveq	r1, r0
 8000348:	2000      	moveq	r0, #0
 800034a:	fab1 f381 	clz	r3, r1
 800034e:	bf08      	it	eq
 8000350:	3320      	addeq	r3, #32
 8000352:	f1a3 030b 	sub.w	r3, r3, #11
 8000356:	f1b3 0220 	subs.w	r2, r3, #32
 800035a:	da0c      	bge.n	8000376 <__adddf3+0x16e>
 800035c:	320c      	adds	r2, #12
 800035e:	dd08      	ble.n	8000372 <__adddf3+0x16a>
 8000360:	f102 0c14 	add.w	ip, r2, #20
 8000364:	f1c2 020c 	rsb	r2, r2, #12
 8000368:	fa01 f00c 	lsl.w	r0, r1, ip
 800036c:	fa21 f102 	lsr.w	r1, r1, r2
 8000370:	e00c      	b.n	800038c <__adddf3+0x184>
 8000372:	f102 0214 	add.w	r2, r2, #20
 8000376:	bfd8      	it	le
 8000378:	f1c2 0c20 	rsble	ip, r2, #32
 800037c:	fa01 f102 	lsl.w	r1, r1, r2
 8000380:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000384:	bfdc      	itt	le
 8000386:	ea41 010c 	orrle.w	r1, r1, ip
 800038a:	4090      	lslle	r0, r2
 800038c:	1ae4      	subs	r4, r4, r3
 800038e:	bfa2      	ittt	ge
 8000390:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000394:	4329      	orrge	r1, r5
 8000396:	bd30      	popge	{r4, r5, pc}
 8000398:	ea6f 0404 	mvn.w	r4, r4
 800039c:	3c1f      	subs	r4, #31
 800039e:	da1c      	bge.n	80003da <__adddf3+0x1d2>
 80003a0:	340c      	adds	r4, #12
 80003a2:	dc0e      	bgt.n	80003c2 <__adddf3+0x1ba>
 80003a4:	f104 0414 	add.w	r4, r4, #20
 80003a8:	f1c4 0220 	rsb	r2, r4, #32
 80003ac:	fa20 f004 	lsr.w	r0, r0, r4
 80003b0:	fa01 f302 	lsl.w	r3, r1, r2
 80003b4:	ea40 0003 	orr.w	r0, r0, r3
 80003b8:	fa21 f304 	lsr.w	r3, r1, r4
 80003bc:	ea45 0103 	orr.w	r1, r5, r3
 80003c0:	bd30      	pop	{r4, r5, pc}
 80003c2:	f1c4 040c 	rsb	r4, r4, #12
 80003c6:	f1c4 0220 	rsb	r2, r4, #32
 80003ca:	fa20 f002 	lsr.w	r0, r0, r2
 80003ce:	fa01 f304 	lsl.w	r3, r1, r4
 80003d2:	ea40 0003 	orr.w	r0, r0, r3
 80003d6:	4629      	mov	r1, r5
 80003d8:	bd30      	pop	{r4, r5, pc}
 80003da:	fa21 f004 	lsr.w	r0, r1, r4
 80003de:	4629      	mov	r1, r5
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	f094 0f00 	teq	r4, #0
 80003e6:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003ea:	bf06      	itte	eq
 80003ec:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003f0:	3401      	addeq	r4, #1
 80003f2:	3d01      	subne	r5, #1
 80003f4:	e74e      	b.n	8000294 <__adddf3+0x8c>
 80003f6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003fa:	bf18      	it	ne
 80003fc:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000400:	d029      	beq.n	8000456 <__adddf3+0x24e>
 8000402:	ea94 0f05 	teq	r4, r5
 8000406:	bf08      	it	eq
 8000408:	ea90 0f02 	teqeq	r0, r2
 800040c:	d005      	beq.n	800041a <__adddf3+0x212>
 800040e:	ea54 0c00 	orrs.w	ip, r4, r0
 8000412:	bf04      	itt	eq
 8000414:	4619      	moveq	r1, r3
 8000416:	4610      	moveq	r0, r2
 8000418:	bd30      	pop	{r4, r5, pc}
 800041a:	ea91 0f03 	teq	r1, r3
 800041e:	bf1e      	ittt	ne
 8000420:	2100      	movne	r1, #0
 8000422:	2000      	movne	r0, #0
 8000424:	bd30      	popne	{r4, r5, pc}
 8000426:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800042a:	d105      	bne.n	8000438 <__adddf3+0x230>
 800042c:	0040      	lsls	r0, r0, #1
 800042e:	4149      	adcs	r1, r1
 8000430:	bf28      	it	cs
 8000432:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000436:	bd30      	pop	{r4, r5, pc}
 8000438:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 800043c:	bf3c      	itt	cc
 800043e:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000442:	bd30      	popcc	{r4, r5, pc}
 8000444:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000448:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 800044c:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000450:	f04f 0000 	mov.w	r0, #0
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800045a:	bf1a      	itte	ne
 800045c:	4619      	movne	r1, r3
 800045e:	4610      	movne	r0, r2
 8000460:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000464:	bf1c      	itt	ne
 8000466:	460b      	movne	r3, r1
 8000468:	4602      	movne	r2, r0
 800046a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800046e:	bf06      	itte	eq
 8000470:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000474:	ea91 0f03 	teqeq	r1, r3
 8000478:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	bf00      	nop

08000480 <__aeabi_ui2d>:
 8000480:	f090 0f00 	teq	r0, #0
 8000484:	bf04      	itt	eq
 8000486:	2100      	moveq	r1, #0
 8000488:	4770      	bxeq	lr
 800048a:	b530      	push	{r4, r5, lr}
 800048c:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000490:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000494:	f04f 0500 	mov.w	r5, #0
 8000498:	f04f 0100 	mov.w	r1, #0
 800049c:	e750      	b.n	8000340 <__adddf3+0x138>
 800049e:	bf00      	nop

080004a0 <__aeabi_i2d>:
 80004a0:	f090 0f00 	teq	r0, #0
 80004a4:	bf04      	itt	eq
 80004a6:	2100      	moveq	r1, #0
 80004a8:	4770      	bxeq	lr
 80004aa:	b530      	push	{r4, r5, lr}
 80004ac:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004b0:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004b4:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004b8:	bf48      	it	mi
 80004ba:	4240      	negmi	r0, r0
 80004bc:	f04f 0100 	mov.w	r1, #0
 80004c0:	e73e      	b.n	8000340 <__adddf3+0x138>
 80004c2:	bf00      	nop

080004c4 <__aeabi_f2d>:
 80004c4:	0042      	lsls	r2, r0, #1
 80004c6:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004ca:	ea4f 0131 	mov.w	r1, r1, rrx
 80004ce:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004d2:	bf1f      	itttt	ne
 80004d4:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004d8:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004dc:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004e0:	4770      	bxne	lr
 80004e2:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004e6:	bf08      	it	eq
 80004e8:	4770      	bxeq	lr
 80004ea:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004ee:	bf04      	itt	eq
 80004f0:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80004f4:	4770      	bxeq	lr
 80004f6:	b530      	push	{r4, r5, lr}
 80004f8:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80004fc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000500:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000504:	e71c      	b.n	8000340 <__adddf3+0x138>
 8000506:	bf00      	nop

08000508 <__aeabi_ul2d>:
 8000508:	ea50 0201 	orrs.w	r2, r0, r1
 800050c:	bf08      	it	eq
 800050e:	4770      	bxeq	lr
 8000510:	b530      	push	{r4, r5, lr}
 8000512:	f04f 0500 	mov.w	r5, #0
 8000516:	e00a      	b.n	800052e <__aeabi_l2d+0x16>

08000518 <__aeabi_l2d>:
 8000518:	ea50 0201 	orrs.w	r2, r0, r1
 800051c:	bf08      	it	eq
 800051e:	4770      	bxeq	lr
 8000520:	b530      	push	{r4, r5, lr}
 8000522:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000526:	d502      	bpl.n	800052e <__aeabi_l2d+0x16>
 8000528:	4240      	negs	r0, r0
 800052a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800052e:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000532:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000536:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800053a:	f43f aed8 	beq.w	80002ee <__adddf3+0xe6>
 800053e:	f04f 0203 	mov.w	r2, #3
 8000542:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000546:	bf18      	it	ne
 8000548:	3203      	addne	r2, #3
 800054a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800054e:	bf18      	it	ne
 8000550:	3203      	addne	r2, #3
 8000552:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000556:	f1c2 0320 	rsb	r3, r2, #32
 800055a:	fa00 fc03 	lsl.w	ip, r0, r3
 800055e:	fa20 f002 	lsr.w	r0, r0, r2
 8000562:	fa01 fe03 	lsl.w	lr, r1, r3
 8000566:	ea40 000e 	orr.w	r0, r0, lr
 800056a:	fa21 f102 	lsr.w	r1, r1, r2
 800056e:	4414      	add	r4, r2
 8000570:	e6bd      	b.n	80002ee <__adddf3+0xe6>
 8000572:	bf00      	nop

08000574 <__aeabi_dmul>:
 8000574:	b570      	push	{r4, r5, r6, lr}
 8000576:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800057a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800057e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000582:	bf1d      	ittte	ne
 8000584:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000588:	ea94 0f0c 	teqne	r4, ip
 800058c:	ea95 0f0c 	teqne	r5, ip
 8000590:	f000 f8de 	bleq	8000750 <__aeabi_dmul+0x1dc>
 8000594:	442c      	add	r4, r5
 8000596:	ea81 0603 	eor.w	r6, r1, r3
 800059a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800059e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005a2:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005a6:	bf18      	it	ne
 80005a8:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005b4:	d038      	beq.n	8000628 <__aeabi_dmul+0xb4>
 80005b6:	fba0 ce02 	umull	ip, lr, r0, r2
 80005ba:	f04f 0500 	mov.w	r5, #0
 80005be:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005c2:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005c6:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005ca:	f04f 0600 	mov.w	r6, #0
 80005ce:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005d2:	f09c 0f00 	teq	ip, #0
 80005d6:	bf18      	it	ne
 80005d8:	f04e 0e01 	orrne.w	lr, lr, #1
 80005dc:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005e0:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80005e4:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80005e8:	d204      	bcs.n	80005f4 <__aeabi_dmul+0x80>
 80005ea:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ee:	416d      	adcs	r5, r5
 80005f0:	eb46 0606 	adc.w	r6, r6, r6
 80005f4:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005f8:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005fc:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000600:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000604:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000608:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800060c:	bf88      	it	hi
 800060e:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000612:	d81e      	bhi.n	8000652 <__aeabi_dmul+0xde>
 8000614:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000618:	bf08      	it	eq
 800061a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800061e:	f150 0000 	adcs.w	r0, r0, #0
 8000622:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000626:	bd70      	pop	{r4, r5, r6, pc}
 8000628:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 800062c:	ea46 0101 	orr.w	r1, r6, r1
 8000630:	ea40 0002 	orr.w	r0, r0, r2
 8000634:	ea81 0103 	eor.w	r1, r1, r3
 8000638:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 800063c:	bfc2      	ittt	gt
 800063e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000642:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000646:	bd70      	popgt	{r4, r5, r6, pc}
 8000648:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800064c:	f04f 0e00 	mov.w	lr, #0
 8000650:	3c01      	subs	r4, #1
 8000652:	f300 80ab 	bgt.w	80007ac <__aeabi_dmul+0x238>
 8000656:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800065a:	bfde      	ittt	le
 800065c:	2000      	movle	r0, #0
 800065e:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000662:	bd70      	pople	{r4, r5, r6, pc}
 8000664:	f1c4 0400 	rsb	r4, r4, #0
 8000668:	3c20      	subs	r4, #32
 800066a:	da35      	bge.n	80006d8 <__aeabi_dmul+0x164>
 800066c:	340c      	adds	r4, #12
 800066e:	dc1b      	bgt.n	80006a8 <__aeabi_dmul+0x134>
 8000670:	f104 0414 	add.w	r4, r4, #20
 8000674:	f1c4 0520 	rsb	r5, r4, #32
 8000678:	fa00 f305 	lsl.w	r3, r0, r5
 800067c:	fa20 f004 	lsr.w	r0, r0, r4
 8000680:	fa01 f205 	lsl.w	r2, r1, r5
 8000684:	ea40 0002 	orr.w	r0, r0, r2
 8000688:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 800068c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000690:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000694:	fa21 f604 	lsr.w	r6, r1, r4
 8000698:	eb42 0106 	adc.w	r1, r2, r6
 800069c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006a0:	bf08      	it	eq
 80006a2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a6:	bd70      	pop	{r4, r5, r6, pc}
 80006a8:	f1c4 040c 	rsb	r4, r4, #12
 80006ac:	f1c4 0520 	rsb	r5, r4, #32
 80006b0:	fa00 f304 	lsl.w	r3, r0, r4
 80006b4:	fa20 f005 	lsr.w	r0, r0, r5
 80006b8:	fa01 f204 	lsl.w	r2, r1, r4
 80006bc:	ea40 0002 	orr.w	r0, r0, r2
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006c4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006c8:	f141 0100 	adc.w	r1, r1, #0
 80006cc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d0:	bf08      	it	eq
 80006d2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006d6:	bd70      	pop	{r4, r5, r6, pc}
 80006d8:	f1c4 0520 	rsb	r5, r4, #32
 80006dc:	fa00 f205 	lsl.w	r2, r0, r5
 80006e0:	ea4e 0e02 	orr.w	lr, lr, r2
 80006e4:	fa20 f304 	lsr.w	r3, r0, r4
 80006e8:	fa01 f205 	lsl.w	r2, r1, r5
 80006ec:	ea43 0302 	orr.w	r3, r3, r2
 80006f0:	fa21 f004 	lsr.w	r0, r1, r4
 80006f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006f8:	fa21 f204 	lsr.w	r2, r1, r4
 80006fc:	ea20 0002 	bic.w	r0, r0, r2
 8000700:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000704:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000708:	bf08      	it	eq
 800070a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800070e:	bd70      	pop	{r4, r5, r6, pc}
 8000710:	f094 0f00 	teq	r4, #0
 8000714:	d10f      	bne.n	8000736 <__aeabi_dmul+0x1c2>
 8000716:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800071a:	0040      	lsls	r0, r0, #1
 800071c:	eb41 0101 	adc.w	r1, r1, r1
 8000720:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000724:	bf08      	it	eq
 8000726:	3c01      	subeq	r4, #1
 8000728:	d0f7      	beq.n	800071a <__aeabi_dmul+0x1a6>
 800072a:	ea41 0106 	orr.w	r1, r1, r6
 800072e:	f095 0f00 	teq	r5, #0
 8000732:	bf18      	it	ne
 8000734:	4770      	bxne	lr
 8000736:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800073a:	0052      	lsls	r2, r2, #1
 800073c:	eb43 0303 	adc.w	r3, r3, r3
 8000740:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000744:	bf08      	it	eq
 8000746:	3d01      	subeq	r5, #1
 8000748:	d0f7      	beq.n	800073a <__aeabi_dmul+0x1c6>
 800074a:	ea43 0306 	orr.w	r3, r3, r6
 800074e:	4770      	bx	lr
 8000750:	ea94 0f0c 	teq	r4, ip
 8000754:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000758:	bf18      	it	ne
 800075a:	ea95 0f0c 	teqne	r5, ip
 800075e:	d00c      	beq.n	800077a <__aeabi_dmul+0x206>
 8000760:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000764:	bf18      	it	ne
 8000766:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800076a:	d1d1      	bne.n	8000710 <__aeabi_dmul+0x19c>
 800076c:	ea81 0103 	eor.w	r1, r1, r3
 8000770:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000774:	f04f 0000 	mov.w	r0, #0
 8000778:	bd70      	pop	{r4, r5, r6, pc}
 800077a:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800077e:	bf06      	itte	eq
 8000780:	4610      	moveq	r0, r2
 8000782:	4619      	moveq	r1, r3
 8000784:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000788:	d019      	beq.n	80007be <__aeabi_dmul+0x24a>
 800078a:	ea94 0f0c 	teq	r4, ip
 800078e:	d102      	bne.n	8000796 <__aeabi_dmul+0x222>
 8000790:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000794:	d113      	bne.n	80007be <__aeabi_dmul+0x24a>
 8000796:	ea95 0f0c 	teq	r5, ip
 800079a:	d105      	bne.n	80007a8 <__aeabi_dmul+0x234>
 800079c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007a0:	bf1c      	itt	ne
 80007a2:	4610      	movne	r0, r2
 80007a4:	4619      	movne	r1, r3
 80007a6:	d10a      	bne.n	80007be <__aeabi_dmul+0x24a>
 80007a8:	ea81 0103 	eor.w	r1, r1, r3
 80007ac:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007b0:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007b4:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007b8:	f04f 0000 	mov.w	r0, #0
 80007bc:	bd70      	pop	{r4, r5, r6, pc}
 80007be:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007c2:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007c6:	bd70      	pop	{r4, r5, r6, pc}

080007c8 <__aeabi_ddiv>:
 80007c8:	b570      	push	{r4, r5, r6, lr}
 80007ca:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007ce:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007d6:	bf1d      	ittte	ne
 80007d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007dc:	ea94 0f0c 	teqne	r4, ip
 80007e0:	ea95 0f0c 	teqne	r5, ip
 80007e4:	f000 f8a7 	bleq	8000936 <__aeabi_ddiv+0x16e>
 80007e8:	eba4 0405 	sub.w	r4, r4, r5
 80007ec:	ea81 0e03 	eor.w	lr, r1, r3
 80007f0:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007f4:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007f8:	f000 8088 	beq.w	800090c <__aeabi_ddiv+0x144>
 80007fc:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000800:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000804:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000808:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 800080c:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000810:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000814:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000818:	ea4f 2600 	mov.w	r6, r0, lsl #8
 800081c:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000820:	429d      	cmp	r5, r3
 8000822:	bf08      	it	eq
 8000824:	4296      	cmpeq	r6, r2
 8000826:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800082a:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800082e:	d202      	bcs.n	8000836 <__aeabi_ddiv+0x6e>
 8000830:	085b      	lsrs	r3, r3, #1
 8000832:	ea4f 0232 	mov.w	r2, r2, rrx
 8000836:	1ab6      	subs	r6, r6, r2
 8000838:	eb65 0503 	sbc.w	r5, r5, r3
 800083c:	085b      	lsrs	r3, r3, #1
 800083e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000842:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000846:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800084a:	ebb6 0e02 	subs.w	lr, r6, r2
 800084e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000852:	bf22      	ittt	cs
 8000854:	1ab6      	subcs	r6, r6, r2
 8000856:	4675      	movcs	r5, lr
 8000858:	ea40 000c 	orrcs.w	r0, r0, ip
 800085c:	085b      	lsrs	r3, r3, #1
 800085e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000862:	ebb6 0e02 	subs.w	lr, r6, r2
 8000866:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086a:	bf22      	ittt	cs
 800086c:	1ab6      	subcs	r6, r6, r2
 800086e:	4675      	movcs	r5, lr
 8000870:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000874:	085b      	lsrs	r3, r3, #1
 8000876:	ea4f 0232 	mov.w	r2, r2, rrx
 800087a:	ebb6 0e02 	subs.w	lr, r6, r2
 800087e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000882:	bf22      	ittt	cs
 8000884:	1ab6      	subcs	r6, r6, r2
 8000886:	4675      	movcs	r5, lr
 8000888:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 800088c:	085b      	lsrs	r3, r3, #1
 800088e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000892:	ebb6 0e02 	subs.w	lr, r6, r2
 8000896:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089a:	bf22      	ittt	cs
 800089c:	1ab6      	subcs	r6, r6, r2
 800089e:	4675      	movcs	r5, lr
 80008a0:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008a4:	ea55 0e06 	orrs.w	lr, r5, r6
 80008a8:	d018      	beq.n	80008dc <__aeabi_ddiv+0x114>
 80008aa:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ae:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008b2:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008b6:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008ba:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008be:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008c2:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008c6:	d1c0      	bne.n	800084a <__aeabi_ddiv+0x82>
 80008c8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008cc:	d10b      	bne.n	80008e6 <__aeabi_ddiv+0x11e>
 80008ce:	ea41 0100 	orr.w	r1, r1, r0
 80008d2:	f04f 0000 	mov.w	r0, #0
 80008d6:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008da:	e7b6      	b.n	800084a <__aeabi_ddiv+0x82>
 80008dc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008e0:	bf04      	itt	eq
 80008e2:	4301      	orreq	r1, r0
 80008e4:	2000      	moveq	r0, #0
 80008e6:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80008ea:	bf88      	it	hi
 80008ec:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80008f0:	f63f aeaf 	bhi.w	8000652 <__aeabi_dmul+0xde>
 80008f4:	ebb5 0c03 	subs.w	ip, r5, r3
 80008f8:	bf04      	itt	eq
 80008fa:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008fe:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000902:	f150 0000 	adcs.w	r0, r0, #0
 8000906:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800090a:	bd70      	pop	{r4, r5, r6, pc}
 800090c:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000910:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000914:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000918:	bfc2      	ittt	gt
 800091a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800091e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000922:	bd70      	popgt	{r4, r5, r6, pc}
 8000924:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000928:	f04f 0e00 	mov.w	lr, #0
 800092c:	3c01      	subs	r4, #1
 800092e:	e690      	b.n	8000652 <__aeabi_dmul+0xde>
 8000930:	ea45 0e06 	orr.w	lr, r5, r6
 8000934:	e68d      	b.n	8000652 <__aeabi_dmul+0xde>
 8000936:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800093a:	ea94 0f0c 	teq	r4, ip
 800093e:	bf08      	it	eq
 8000940:	ea95 0f0c 	teqeq	r5, ip
 8000944:	f43f af3b 	beq.w	80007be <__aeabi_dmul+0x24a>
 8000948:	ea94 0f0c 	teq	r4, ip
 800094c:	d10a      	bne.n	8000964 <__aeabi_ddiv+0x19c>
 800094e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000952:	f47f af34 	bne.w	80007be <__aeabi_dmul+0x24a>
 8000956:	ea95 0f0c 	teq	r5, ip
 800095a:	f47f af25 	bne.w	80007a8 <__aeabi_dmul+0x234>
 800095e:	4610      	mov	r0, r2
 8000960:	4619      	mov	r1, r3
 8000962:	e72c      	b.n	80007be <__aeabi_dmul+0x24a>
 8000964:	ea95 0f0c 	teq	r5, ip
 8000968:	d106      	bne.n	8000978 <__aeabi_ddiv+0x1b0>
 800096a:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800096e:	f43f aefd 	beq.w	800076c <__aeabi_dmul+0x1f8>
 8000972:	4610      	mov	r0, r2
 8000974:	4619      	mov	r1, r3
 8000976:	e722      	b.n	80007be <__aeabi_dmul+0x24a>
 8000978:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800097c:	bf18      	it	ne
 800097e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000982:	f47f aec5 	bne.w	8000710 <__aeabi_dmul+0x19c>
 8000986:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800098a:	f47f af0d 	bne.w	80007a8 <__aeabi_dmul+0x234>
 800098e:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000992:	f47f aeeb 	bne.w	800076c <__aeabi_dmul+0x1f8>
 8000996:	e712      	b.n	80007be <__aeabi_dmul+0x24a>

08000998 <__aeabi_d2f>:
 8000998:	ea4f 0241 	mov.w	r2, r1, lsl #1
 800099c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 80009a0:	bf24      	itt	cs
 80009a2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 80009a6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 80009aa:	d90d      	bls.n	80009c8 <__aeabi_d2f+0x30>
 80009ac:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80009b0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 80009b4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 80009b8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 80009bc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 80009c0:	bf08      	it	eq
 80009c2:	f020 0001 	biceq.w	r0, r0, #1
 80009c6:	4770      	bx	lr
 80009c8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 80009cc:	d121      	bne.n	8000a12 <__aeabi_d2f+0x7a>
 80009ce:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 80009d2:	bfbc      	itt	lt
 80009d4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 80009d8:	4770      	bxlt	lr
 80009da:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009de:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80009e2:	f1c2 0218 	rsb	r2, r2, #24
 80009e6:	f1c2 0c20 	rsb	ip, r2, #32
 80009ea:	fa10 f30c 	lsls.w	r3, r0, ip
 80009ee:	fa20 f002 	lsr.w	r0, r0, r2
 80009f2:	bf18      	it	ne
 80009f4:	f040 0001 	orrne.w	r0, r0, #1
 80009f8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80009fc:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a00:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a04:	ea40 000c 	orr.w	r0, r0, ip
 8000a08:	fa23 f302 	lsr.w	r3, r3, r2
 8000a0c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a10:	e7cc      	b.n	80009ac <__aeabi_d2f+0x14>
 8000a12:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000a16:	d107      	bne.n	8000a28 <__aeabi_d2f+0x90>
 8000a18:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000a1c:	bf1e      	ittt	ne
 8000a1e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000a22:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000a26:	4770      	bxne	lr
 8000a28:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000a2c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000a30:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000a34:	4770      	bx	lr
 8000a36:	bf00      	nop

08000a38 <__aeabi_uldivmod>:
 8000a38:	b953      	cbnz	r3, 8000a50 <__aeabi_uldivmod+0x18>
 8000a3a:	b94a      	cbnz	r2, 8000a50 <__aeabi_uldivmod+0x18>
 8000a3c:	2900      	cmp	r1, #0
 8000a3e:	bf08      	it	eq
 8000a40:	2800      	cmpeq	r0, #0
 8000a42:	bf1c      	itt	ne
 8000a44:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000a48:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000a4c:	f000 b96a 	b.w	8000d24 <__aeabi_idiv0>
 8000a50:	f1ad 0c08 	sub.w	ip, sp, #8
 8000a54:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000a58:	f000 f806 	bl	8000a68 <__udivmoddi4>
 8000a5c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000a60:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000a64:	b004      	add	sp, #16
 8000a66:	4770      	bx	lr

08000a68 <__udivmoddi4>:
 8000a68:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000a6c:	9d08      	ldr	r5, [sp, #32]
 8000a6e:	460c      	mov	r4, r1
 8000a70:	2b00      	cmp	r3, #0
 8000a72:	d14e      	bne.n	8000b12 <__udivmoddi4+0xaa>
 8000a74:	4694      	mov	ip, r2
 8000a76:	458c      	cmp	ip, r1
 8000a78:	4686      	mov	lr, r0
 8000a7a:	fab2 f282 	clz	r2, r2
 8000a7e:	d962      	bls.n	8000b46 <__udivmoddi4+0xde>
 8000a80:	b14a      	cbz	r2, 8000a96 <__udivmoddi4+0x2e>
 8000a82:	f1c2 0320 	rsb	r3, r2, #32
 8000a86:	4091      	lsls	r1, r2
 8000a88:	fa20 f303 	lsr.w	r3, r0, r3
 8000a8c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000a90:	4319      	orrs	r1, r3
 8000a92:	fa00 fe02 	lsl.w	lr, r0, r2
 8000a96:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000a9a:	fa1f f68c 	uxth.w	r6, ip
 8000a9e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000aa2:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000aa6:	fb07 1114 	mls	r1, r7, r4, r1
 8000aaa:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000aae:	fb04 f106 	mul.w	r1, r4, r6
 8000ab2:	4299      	cmp	r1, r3
 8000ab4:	d90a      	bls.n	8000acc <__udivmoddi4+0x64>
 8000ab6:	eb1c 0303 	adds.w	r3, ip, r3
 8000aba:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000abe:	f080 8112 	bcs.w	8000ce6 <__udivmoddi4+0x27e>
 8000ac2:	4299      	cmp	r1, r3
 8000ac4:	f240 810f 	bls.w	8000ce6 <__udivmoddi4+0x27e>
 8000ac8:	3c02      	subs	r4, #2
 8000aca:	4463      	add	r3, ip
 8000acc:	1a59      	subs	r1, r3, r1
 8000ace:	fa1f f38e 	uxth.w	r3, lr
 8000ad2:	fbb1 f0f7 	udiv	r0, r1, r7
 8000ad6:	fb07 1110 	mls	r1, r7, r0, r1
 8000ada:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ade:	fb00 f606 	mul.w	r6, r0, r6
 8000ae2:	429e      	cmp	r6, r3
 8000ae4:	d90a      	bls.n	8000afc <__udivmoddi4+0x94>
 8000ae6:	eb1c 0303 	adds.w	r3, ip, r3
 8000aea:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000aee:	f080 80fc 	bcs.w	8000cea <__udivmoddi4+0x282>
 8000af2:	429e      	cmp	r6, r3
 8000af4:	f240 80f9 	bls.w	8000cea <__udivmoddi4+0x282>
 8000af8:	4463      	add	r3, ip
 8000afa:	3802      	subs	r0, #2
 8000afc:	1b9b      	subs	r3, r3, r6
 8000afe:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000b02:	2100      	movs	r1, #0
 8000b04:	b11d      	cbz	r5, 8000b0e <__udivmoddi4+0xa6>
 8000b06:	40d3      	lsrs	r3, r2
 8000b08:	2200      	movs	r2, #0
 8000b0a:	e9c5 3200 	strd	r3, r2, [r5]
 8000b0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b12:	428b      	cmp	r3, r1
 8000b14:	d905      	bls.n	8000b22 <__udivmoddi4+0xba>
 8000b16:	b10d      	cbz	r5, 8000b1c <__udivmoddi4+0xb4>
 8000b18:	e9c5 0100 	strd	r0, r1, [r5]
 8000b1c:	2100      	movs	r1, #0
 8000b1e:	4608      	mov	r0, r1
 8000b20:	e7f5      	b.n	8000b0e <__udivmoddi4+0xa6>
 8000b22:	fab3 f183 	clz	r1, r3
 8000b26:	2900      	cmp	r1, #0
 8000b28:	d146      	bne.n	8000bb8 <__udivmoddi4+0x150>
 8000b2a:	42a3      	cmp	r3, r4
 8000b2c:	d302      	bcc.n	8000b34 <__udivmoddi4+0xcc>
 8000b2e:	4290      	cmp	r0, r2
 8000b30:	f0c0 80f0 	bcc.w	8000d14 <__udivmoddi4+0x2ac>
 8000b34:	1a86      	subs	r6, r0, r2
 8000b36:	eb64 0303 	sbc.w	r3, r4, r3
 8000b3a:	2001      	movs	r0, #1
 8000b3c:	2d00      	cmp	r5, #0
 8000b3e:	d0e6      	beq.n	8000b0e <__udivmoddi4+0xa6>
 8000b40:	e9c5 6300 	strd	r6, r3, [r5]
 8000b44:	e7e3      	b.n	8000b0e <__udivmoddi4+0xa6>
 8000b46:	2a00      	cmp	r2, #0
 8000b48:	f040 8090 	bne.w	8000c6c <__udivmoddi4+0x204>
 8000b4c:	eba1 040c 	sub.w	r4, r1, ip
 8000b50:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000b54:	fa1f f78c 	uxth.w	r7, ip
 8000b58:	2101      	movs	r1, #1
 8000b5a:	fbb4 f6f8 	udiv	r6, r4, r8
 8000b5e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000b62:	fb08 4416 	mls	r4, r8, r6, r4
 8000b66:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000b6a:	fb07 f006 	mul.w	r0, r7, r6
 8000b6e:	4298      	cmp	r0, r3
 8000b70:	d908      	bls.n	8000b84 <__udivmoddi4+0x11c>
 8000b72:	eb1c 0303 	adds.w	r3, ip, r3
 8000b76:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 8000b7a:	d202      	bcs.n	8000b82 <__udivmoddi4+0x11a>
 8000b7c:	4298      	cmp	r0, r3
 8000b7e:	f200 80cd 	bhi.w	8000d1c <__udivmoddi4+0x2b4>
 8000b82:	4626      	mov	r6, r4
 8000b84:	1a1c      	subs	r4, r3, r0
 8000b86:	fa1f f38e 	uxth.w	r3, lr
 8000b8a:	fbb4 f0f8 	udiv	r0, r4, r8
 8000b8e:	fb08 4410 	mls	r4, r8, r0, r4
 8000b92:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000b96:	fb00 f707 	mul.w	r7, r0, r7
 8000b9a:	429f      	cmp	r7, r3
 8000b9c:	d908      	bls.n	8000bb0 <__udivmoddi4+0x148>
 8000b9e:	eb1c 0303 	adds.w	r3, ip, r3
 8000ba2:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 8000ba6:	d202      	bcs.n	8000bae <__udivmoddi4+0x146>
 8000ba8:	429f      	cmp	r7, r3
 8000baa:	f200 80b0 	bhi.w	8000d0e <__udivmoddi4+0x2a6>
 8000bae:	4620      	mov	r0, r4
 8000bb0:	1bdb      	subs	r3, r3, r7
 8000bb2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000bb6:	e7a5      	b.n	8000b04 <__udivmoddi4+0x9c>
 8000bb8:	f1c1 0620 	rsb	r6, r1, #32
 8000bbc:	408b      	lsls	r3, r1
 8000bbe:	fa22 f706 	lsr.w	r7, r2, r6
 8000bc2:	431f      	orrs	r7, r3
 8000bc4:	fa20 fc06 	lsr.w	ip, r0, r6
 8000bc8:	fa04 f301 	lsl.w	r3, r4, r1
 8000bcc:	ea43 030c 	orr.w	r3, r3, ip
 8000bd0:	40f4      	lsrs	r4, r6
 8000bd2:	fa00 f801 	lsl.w	r8, r0, r1
 8000bd6:	0c38      	lsrs	r0, r7, #16
 8000bd8:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000bdc:	fbb4 fef0 	udiv	lr, r4, r0
 8000be0:	fa1f fc87 	uxth.w	ip, r7
 8000be4:	fb00 441e 	mls	r4, r0, lr, r4
 8000be8:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000bec:	fb0e f90c 	mul.w	r9, lr, ip
 8000bf0:	45a1      	cmp	r9, r4
 8000bf2:	fa02 f201 	lsl.w	r2, r2, r1
 8000bf6:	d90a      	bls.n	8000c0e <__udivmoddi4+0x1a6>
 8000bf8:	193c      	adds	r4, r7, r4
 8000bfa:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000bfe:	f080 8084 	bcs.w	8000d0a <__udivmoddi4+0x2a2>
 8000c02:	45a1      	cmp	r9, r4
 8000c04:	f240 8081 	bls.w	8000d0a <__udivmoddi4+0x2a2>
 8000c08:	f1ae 0e02 	sub.w	lr, lr, #2
 8000c0c:	443c      	add	r4, r7
 8000c0e:	eba4 0409 	sub.w	r4, r4, r9
 8000c12:	fa1f f983 	uxth.w	r9, r3
 8000c16:	fbb4 f3f0 	udiv	r3, r4, r0
 8000c1a:	fb00 4413 	mls	r4, r0, r3, r4
 8000c1e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000c22:	fb03 fc0c 	mul.w	ip, r3, ip
 8000c26:	45a4      	cmp	ip, r4
 8000c28:	d907      	bls.n	8000c3a <__udivmoddi4+0x1d2>
 8000c2a:	193c      	adds	r4, r7, r4
 8000c2c:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000c30:	d267      	bcs.n	8000d02 <__udivmoddi4+0x29a>
 8000c32:	45a4      	cmp	ip, r4
 8000c34:	d965      	bls.n	8000d02 <__udivmoddi4+0x29a>
 8000c36:	3b02      	subs	r3, #2
 8000c38:	443c      	add	r4, r7
 8000c3a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000c3e:	fba0 9302 	umull	r9, r3, r0, r2
 8000c42:	eba4 040c 	sub.w	r4, r4, ip
 8000c46:	429c      	cmp	r4, r3
 8000c48:	46ce      	mov	lr, r9
 8000c4a:	469c      	mov	ip, r3
 8000c4c:	d351      	bcc.n	8000cf2 <__udivmoddi4+0x28a>
 8000c4e:	d04e      	beq.n	8000cee <__udivmoddi4+0x286>
 8000c50:	b155      	cbz	r5, 8000c68 <__udivmoddi4+0x200>
 8000c52:	ebb8 030e 	subs.w	r3, r8, lr
 8000c56:	eb64 040c 	sbc.w	r4, r4, ip
 8000c5a:	fa04 f606 	lsl.w	r6, r4, r6
 8000c5e:	40cb      	lsrs	r3, r1
 8000c60:	431e      	orrs	r6, r3
 8000c62:	40cc      	lsrs	r4, r1
 8000c64:	e9c5 6400 	strd	r6, r4, [r5]
 8000c68:	2100      	movs	r1, #0
 8000c6a:	e750      	b.n	8000b0e <__udivmoddi4+0xa6>
 8000c6c:	f1c2 0320 	rsb	r3, r2, #32
 8000c70:	fa20 f103 	lsr.w	r1, r0, r3
 8000c74:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c78:	fa24 f303 	lsr.w	r3, r4, r3
 8000c7c:	4094      	lsls	r4, r2
 8000c7e:	430c      	orrs	r4, r1
 8000c80:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c84:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c88:	fa1f f78c 	uxth.w	r7, ip
 8000c8c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c90:	fb08 3110 	mls	r1, r8, r0, r3
 8000c94:	0c23      	lsrs	r3, r4, #16
 8000c96:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c9a:	fb00 f107 	mul.w	r1, r0, r7
 8000c9e:	4299      	cmp	r1, r3
 8000ca0:	d908      	bls.n	8000cb4 <__udivmoddi4+0x24c>
 8000ca2:	eb1c 0303 	adds.w	r3, ip, r3
 8000ca6:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 8000caa:	d22c      	bcs.n	8000d06 <__udivmoddi4+0x29e>
 8000cac:	4299      	cmp	r1, r3
 8000cae:	d92a      	bls.n	8000d06 <__udivmoddi4+0x29e>
 8000cb0:	3802      	subs	r0, #2
 8000cb2:	4463      	add	r3, ip
 8000cb4:	1a5b      	subs	r3, r3, r1
 8000cb6:	b2a4      	uxth	r4, r4
 8000cb8:	fbb3 f1f8 	udiv	r1, r3, r8
 8000cbc:	fb08 3311 	mls	r3, r8, r1, r3
 8000cc0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000cc4:	fb01 f307 	mul.w	r3, r1, r7
 8000cc8:	42a3      	cmp	r3, r4
 8000cca:	d908      	bls.n	8000cde <__udivmoddi4+0x276>
 8000ccc:	eb1c 0404 	adds.w	r4, ip, r4
 8000cd0:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 8000cd4:	d213      	bcs.n	8000cfe <__udivmoddi4+0x296>
 8000cd6:	42a3      	cmp	r3, r4
 8000cd8:	d911      	bls.n	8000cfe <__udivmoddi4+0x296>
 8000cda:	3902      	subs	r1, #2
 8000cdc:	4464      	add	r4, ip
 8000cde:	1ae4      	subs	r4, r4, r3
 8000ce0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000ce4:	e739      	b.n	8000b5a <__udivmoddi4+0xf2>
 8000ce6:	4604      	mov	r4, r0
 8000ce8:	e6f0      	b.n	8000acc <__udivmoddi4+0x64>
 8000cea:	4608      	mov	r0, r1
 8000cec:	e706      	b.n	8000afc <__udivmoddi4+0x94>
 8000cee:	45c8      	cmp	r8, r9
 8000cf0:	d2ae      	bcs.n	8000c50 <__udivmoddi4+0x1e8>
 8000cf2:	ebb9 0e02 	subs.w	lr, r9, r2
 8000cf6:	eb63 0c07 	sbc.w	ip, r3, r7
 8000cfa:	3801      	subs	r0, #1
 8000cfc:	e7a8      	b.n	8000c50 <__udivmoddi4+0x1e8>
 8000cfe:	4631      	mov	r1, r6
 8000d00:	e7ed      	b.n	8000cde <__udivmoddi4+0x276>
 8000d02:	4603      	mov	r3, r0
 8000d04:	e799      	b.n	8000c3a <__udivmoddi4+0x1d2>
 8000d06:	4630      	mov	r0, r6
 8000d08:	e7d4      	b.n	8000cb4 <__udivmoddi4+0x24c>
 8000d0a:	46d6      	mov	lr, sl
 8000d0c:	e77f      	b.n	8000c0e <__udivmoddi4+0x1a6>
 8000d0e:	4463      	add	r3, ip
 8000d10:	3802      	subs	r0, #2
 8000d12:	e74d      	b.n	8000bb0 <__udivmoddi4+0x148>
 8000d14:	4606      	mov	r6, r0
 8000d16:	4623      	mov	r3, r4
 8000d18:	4608      	mov	r0, r1
 8000d1a:	e70f      	b.n	8000b3c <__udivmoddi4+0xd4>
 8000d1c:	3e02      	subs	r6, #2
 8000d1e:	4463      	add	r3, ip
 8000d20:	e730      	b.n	8000b84 <__udivmoddi4+0x11c>
 8000d22:	bf00      	nop

08000d24 <__aeabi_idiv0>:
 8000d24:	4770      	bx	lr
 8000d26:	bf00      	nop

08000d28 <main>:

#define BME280
#define LCD

int main(void)
{
 8000d28:	b580      	push	{r7, lr}
 8000d2a:	b088      	sub	sp, #32
 8000d2c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000d2e:	f001 fc75 	bl	800261c <HAL_Init>

  /* USER CODE BEGIN Init */
  RTC_TimeTypeDef sTime = {0};
 8000d32:	f107 0308 	add.w	r3, r7, #8
 8000d36:	2200      	movs	r2, #0
 8000d38:	601a      	str	r2, [r3, #0]
 8000d3a:	605a      	str	r2, [r3, #4]
 8000d3c:	609a      	str	r2, [r3, #8]
 8000d3e:	60da      	str	r2, [r3, #12]
 8000d40:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8000d42:	2300      	movs	r3, #0
 8000d44:	607b      	str	r3, [r7, #4]

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000d46:	f000 f871 	bl	8000e2c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_ETH_Init();
 8000d4a:	f000 f8db 	bl	8000f04 <MX_ETH_Init>
  MX_USB_OTG_FS_PCD_Init();
 8000d4e:	f000 f9f5 	bl	800113c <MX_USB_OTG_FS_PCD_Init>
  MX_I2C1_Init();
 8000d52:	f000 f925 	bl	8000fa0 <MX_I2C1_Init>
  MX_RTC_Init();
 8000d56:	f000 f997 	bl	8001088 <MX_RTC_Init>

  uartInit();
 8000d5a:	f001 fb99 	bl	8002490 <uartInit>

  // Init GPIO & SPI
  MX_GPIO_Init();
 8000d5e:	f000 fd31 	bl	80017c4 <MX_GPIO_Init>
  MX_SPI1_Init();
 8000d62:	f000 fcf9 	bl	8001758 <MX_SPI1_Init>

  /* USER CODE BEGIN 2 */

  /* Initialize BSP Led for LED1, LED2, LED3 */
  BSP_LED_Init(LED1);
 8000d66:	2000      	movs	r0, #0
 8000d68:	f001 fbee 	bl	8002548 <BSP_LED_Init>
  BSP_LED_Init(LED2);
 8000d6c:	2001      	movs	r0, #1
 8000d6e:	f001 fbeb 	bl	8002548 <BSP_LED_Init>
  BSP_LED_Init(LED3);
 8000d72:	2002      	movs	r0, #2
 8000d74:	f001 fbe8 	bl	8002548 <BSP_LED_Init>

#ifdef BME280
  BME280_init();
 8000d78:	f000 ff06 	bl	8001b88 <BME280_init>
  #endif

  // first SPI try before main loop
  TEST_SPI();
 8000d7c:	f001 fa18 	bl	80021b0 <TEST_SPI>

#ifdef LCD
  Init_Lcd();
 8000d80:	f001 fa64 	bl	800224c <Init_Lcd>
#endif

  for (int i = 0; i <= 3; i++)
 8000d84:	2300      	movs	r3, #0
 8000d86:	61fb      	str	r3, [r7, #28]
 8000d88:	e008      	b.n	8000d9c <main+0x74>
  {
      BSP_LED_Toggle(LED1); // init LCD OK
 8000d8a:	2000      	movs	r0, #0
 8000d8c:	f001 fc2c 	bl	80025e8 <BSP_LED_Toggle>
      HAL_Delay(100);
 8000d90:	2064      	movs	r0, #100	@ 0x64
 8000d92:	f001 fcb5 	bl	8002700 <HAL_Delay>
  for (int i = 0; i <= 3; i++)
 8000d96:	69fb      	ldr	r3, [r7, #28]
 8000d98:	3301      	adds	r3, #1
 8000d9a:	61fb      	str	r3, [r7, #28]
 8000d9c:	69fb      	ldr	r3, [r7, #28]
 8000d9e:	2b03      	cmp	r3, #3
 8000da0:	ddf3      	ble.n	8000d8a <main+0x62>
  while (1)
  {
	  /* USER CODE END WHILE */

	  /* USER CODE BEGIN 3 */
	  TEST_SPI();
 8000da2:	f001 fa05 	bl	80021b0 <TEST_SPI>

#ifdef LCD
	  HAL_RTC_GetTime(&hrtc,&sTime,RTC_FORMAT_BCD);
 8000da6:	f107 0308 	add.w	r3, r7, #8
 8000daa:	2201      	movs	r2, #1
 8000dac:	4619      	mov	r1, r3
 8000dae:	481d      	ldr	r0, [pc, #116]	@ (8000e24 <main+0xfc>)
 8000db0:	f004 f855 	bl	8004e5e <HAL_RTC_GetTime>
	  HAL_RTC_GetDate(&hrtc,&sDate,RTC_FORMAT_BCD);
 8000db4:	1d3b      	adds	r3, r7, #4
 8000db6:	2201      	movs	r2, #1
 8000db8:	4619      	mov	r1, r3
 8000dba:	481a      	ldr	r0, [pc, #104]	@ (8000e24 <main+0xfc>)
 8000dbc:	f004 f931 	bl	8005022 <HAL_RTC_GetDate>

	  PosCaracHLcd(0);
 8000dc0:	2000      	movs	r0, #0
 8000dc2:	f001 fb2a 	bl	800241a <PosCaracHLcd>
	  SacaTextoLcd((uint8_t *)"TIME:");
 8000dc6:	4818      	ldr	r0, [pc, #96]	@ (8000e28 <main+0x100>)
 8000dc8:	f001 fb12 	bl	80023f0 <SacaTextoLcd>
	  DatoBCD(sTime.Hours);
 8000dcc:	7a3b      	ldrb	r3, [r7, #8]
 8000dce:	4618      	mov	r0, r3
 8000dd0:	f001 fab7 	bl	8002342 <DatoBCD>
	  DatoLcd(':');
 8000dd4:	203a      	movs	r0, #58	@ 0x3a
 8000dd6:	f001 fa96 	bl	8002306 <DatoLcd>
	  DatoBCD(sTime.Minutes);
 8000dda:	7a7b      	ldrb	r3, [r7, #9]
 8000ddc:	4618      	mov	r0, r3
 8000dde:	f001 fab0 	bl	8002342 <DatoBCD>
	  DatoLcd(':');
 8000de2:	203a      	movs	r0, #58	@ 0x3a
 8000de4:	f001 fa8f 	bl	8002306 <DatoLcd>
	  DatoBCD(sTime.Seconds);
 8000de8:	7abb      	ldrb	r3, [r7, #10]
 8000dea:	4618      	mov	r0, r3
 8000dec:	f001 faa9 	bl	8002342 <DatoBCD>

	  PosCaracLLcd(0);
 8000df0:	2000      	movs	r0, #0
 8000df2:	f001 fb22 	bl	800243a <PosCaracLLcd>
	  DatoBCD(sDate.Date);
 8000df6:	79bb      	ldrb	r3, [r7, #6]
 8000df8:	4618      	mov	r0, r3
 8000dfa:	f001 faa2 	bl	8002342 <DatoBCD>
	  DatoLcd('/');
 8000dfe:	202f      	movs	r0, #47	@ 0x2f
 8000e00:	f001 fa81 	bl	8002306 <DatoLcd>
	  DatoBCD(sDate.Month);
 8000e04:	797b      	ldrb	r3, [r7, #5]
 8000e06:	4618      	mov	r0, r3
 8000e08:	f001 fa9b 	bl	8002342 <DatoBCD>
	  DatoLcd('/');
 8000e0c:	202f      	movs	r0, #47	@ 0x2f
 8000e0e:	f001 fa7a 	bl	8002306 <DatoLcd>
	  DatoBCD(sDate.Year);
 8000e12:	79fb      	ldrb	r3, [r7, #7]
 8000e14:	4618      	mov	r0, r3
 8000e16:	f001 fa94 	bl	8002342 <DatoBCD>

	  BSP_LED_Toggle(LED1); // looping signal
 8000e1a:	2000      	movs	r0, #0
 8000e1c:	f001 fbe4 	bl	80025e8 <BSP_LED_Toggle>
	  TEST_SPI();
 8000e20:	bf00      	nop
 8000e22:	e7be      	b.n	8000da2 <main+0x7a>
 8000e24:	200002b0 	.word	0x200002b0
 8000e28:	08006d48 	.word	0x08006d48

08000e2c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000e2c:	b580      	push	{r7, lr}
 8000e2e:	b094      	sub	sp, #80	@ 0x50
 8000e30:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e32:	f107 0320 	add.w	r3, r7, #32
 8000e36:	2230      	movs	r2, #48	@ 0x30
 8000e38:	2100      	movs	r1, #0
 8000e3a:	4618      	mov	r0, r3
 8000e3c:	f005 ff3c 	bl	8006cb8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e40:	f107 030c 	add.w	r3, r7, #12
 8000e44:	2200      	movs	r2, #0
 8000e46:	601a      	str	r2, [r3, #0]
 8000e48:	605a      	str	r2, [r3, #4]
 8000e4a:	609a      	str	r2, [r3, #8]
 8000e4c:	60da      	str	r2, [r3, #12]
 8000e4e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e50:	2300      	movs	r3, #0
 8000e52:	60bb      	str	r3, [r7, #8]
 8000e54:	4b29      	ldr	r3, [pc, #164]	@ (8000efc <SystemClock_Config+0xd0>)
 8000e56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e58:	4a28      	ldr	r2, [pc, #160]	@ (8000efc <SystemClock_Config+0xd0>)
 8000e5a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000e5e:	6413      	str	r3, [r2, #64]	@ 0x40
 8000e60:	4b26      	ldr	r3, [pc, #152]	@ (8000efc <SystemClock_Config+0xd0>)
 8000e62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e64:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000e68:	60bb      	str	r3, [r7, #8]
 8000e6a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000e6c:	2300      	movs	r3, #0
 8000e6e:	607b      	str	r3, [r7, #4]
 8000e70:	4b23      	ldr	r3, [pc, #140]	@ (8000f00 <SystemClock_Config+0xd4>)
 8000e72:	681b      	ldr	r3, [r3, #0]
 8000e74:	4a22      	ldr	r2, [pc, #136]	@ (8000f00 <SystemClock_Config+0xd4>)
 8000e76:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000e7a:	6013      	str	r3, [r2, #0]
 8000e7c:	4b20      	ldr	r3, [pc, #128]	@ (8000f00 <SystemClock_Config+0xd4>)
 8000e7e:	681b      	ldr	r3, [r3, #0]
 8000e80:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000e84:	607b      	str	r3, [r7, #4]
 8000e86:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8000e88:	2309      	movs	r3, #9
 8000e8a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000e8c:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8000e90:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000e92:	2301      	movs	r3, #1
 8000e94:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000e96:	2302      	movs	r3, #2
 8000e98:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000e9a:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000e9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000ea0:	2304      	movs	r3, #4
 8000ea2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8000ea4:	23a8      	movs	r3, #168	@ 0xa8
 8000ea6:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000ea8:	2302      	movs	r3, #2
 8000eaa:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000eac:	2307      	movs	r3, #7
 8000eae:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000eb0:	f107 0320 	add.w	r3, r7, #32
 8000eb4:	4618      	mov	r0, r3
 8000eb6:	f003 f85d 	bl	8003f74 <HAL_RCC_OscConfig>
 8000eba:	4603      	mov	r3, r0
 8000ebc:	2b00      	cmp	r3, #0
 8000ebe:	d001      	beq.n	8000ec4 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000ec0:	f000 f96a 	bl	8001198 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ec4:	230f      	movs	r3, #15
 8000ec6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000ec8:	2302      	movs	r3, #2
 8000eca:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000ecc:	2300      	movs	r3, #0
 8000ece:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000ed0:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000ed4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000ed6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000eda:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000edc:	f107 030c 	add.w	r3, r7, #12
 8000ee0:	2105      	movs	r1, #5
 8000ee2:	4618      	mov	r0, r3
 8000ee4:	f003 fabe 	bl	8004464 <HAL_RCC_ClockConfig>
 8000ee8:	4603      	mov	r3, r0
 8000eea:	2b00      	cmp	r3, #0
 8000eec:	d001      	beq.n	8000ef2 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8000eee:	f000 f953 	bl	8001198 <Error_Handler>
  }
}
 8000ef2:	bf00      	nop
 8000ef4:	3750      	adds	r7, #80	@ 0x50
 8000ef6:	46bd      	mov	sp, r7
 8000ef8:	bd80      	pop	{r7, pc}
 8000efa:	bf00      	nop
 8000efc:	40023800 	.word	0x40023800
 8000f00:	40007000 	.word	0x40007000

08000f04 <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 8000f04:	b580      	push	{r7, lr}
 8000f06:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 8000f08:	4b1f      	ldr	r3, [pc, #124]	@ (8000f88 <MX_ETH_Init+0x84>)
 8000f0a:	4a20      	ldr	r2, [pc, #128]	@ (8000f8c <MX_ETH_Init+0x88>)
 8000f0c:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 8000f0e:	4b20      	ldr	r3, [pc, #128]	@ (8000f90 <MX_ETH_Init+0x8c>)
 8000f10:	2200      	movs	r2, #0
 8000f12:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 8000f14:	4b1e      	ldr	r3, [pc, #120]	@ (8000f90 <MX_ETH_Init+0x8c>)
 8000f16:	2280      	movs	r2, #128	@ 0x80
 8000f18:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 8000f1a:	4b1d      	ldr	r3, [pc, #116]	@ (8000f90 <MX_ETH_Init+0x8c>)
 8000f1c:	22e1      	movs	r2, #225	@ 0xe1
 8000f1e:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 8000f20:	4b1b      	ldr	r3, [pc, #108]	@ (8000f90 <MX_ETH_Init+0x8c>)
 8000f22:	2200      	movs	r2, #0
 8000f24:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 8000f26:	4b1a      	ldr	r3, [pc, #104]	@ (8000f90 <MX_ETH_Init+0x8c>)
 8000f28:	2200      	movs	r2, #0
 8000f2a:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 8000f2c:	4b18      	ldr	r3, [pc, #96]	@ (8000f90 <MX_ETH_Init+0x8c>)
 8000f2e:	2200      	movs	r2, #0
 8000f30:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 8000f32:	4b15      	ldr	r3, [pc, #84]	@ (8000f88 <MX_ETH_Init+0x84>)
 8000f34:	4a16      	ldr	r2, [pc, #88]	@ (8000f90 <MX_ETH_Init+0x8c>)
 8000f36:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 8000f38:	4b13      	ldr	r3, [pc, #76]	@ (8000f88 <MX_ETH_Init+0x84>)
 8000f3a:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8000f3e:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 8000f40:	4b11      	ldr	r3, [pc, #68]	@ (8000f88 <MX_ETH_Init+0x84>)
 8000f42:	4a14      	ldr	r2, [pc, #80]	@ (8000f94 <MX_ETH_Init+0x90>)
 8000f44:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 8000f46:	4b10      	ldr	r3, [pc, #64]	@ (8000f88 <MX_ETH_Init+0x84>)
 8000f48:	4a13      	ldr	r2, [pc, #76]	@ (8000f98 <MX_ETH_Init+0x94>)
 8000f4a:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 8000f4c:	4b0e      	ldr	r3, [pc, #56]	@ (8000f88 <MX_ETH_Init+0x84>)
 8000f4e:	f240 52f4 	movw	r2, #1524	@ 0x5f4
 8000f52:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 8000f54:	480c      	ldr	r0, [pc, #48]	@ (8000f88 <MX_ETH_Init+0x84>)
 8000f56:	f001 fcdd 	bl	8002914 <HAL_ETH_Init>
 8000f5a:	4603      	mov	r3, r0
 8000f5c:	2b00      	cmp	r3, #0
 8000f5e:	d001      	beq.n	8000f64 <MX_ETH_Init+0x60>
  {
    Error_Handler();
 8000f60:	f000 f91a 	bl	8001198 <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 8000f64:	2238      	movs	r2, #56	@ 0x38
 8000f66:	2100      	movs	r1, #0
 8000f68:	480c      	ldr	r0, [pc, #48]	@ (8000f9c <MX_ETH_Init+0x98>)
 8000f6a:	f005 fea5 	bl	8006cb8 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 8000f6e:	4b0b      	ldr	r3, [pc, #44]	@ (8000f9c <MX_ETH_Init+0x98>)
 8000f70:	2221      	movs	r2, #33	@ 0x21
 8000f72:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 8000f74:	4b09      	ldr	r3, [pc, #36]	@ (8000f9c <MX_ETH_Init+0x98>)
 8000f76:	f44f 0240 	mov.w	r2, #12582912	@ 0xc00000
 8000f7a:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 8000f7c:	4b07      	ldr	r3, [pc, #28]	@ (8000f9c <MX_ETH_Init+0x98>)
 8000f7e:	2200      	movs	r2, #0
 8000f80:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 8000f82:	bf00      	nop
 8000f84:	bd80      	pop	{r7, pc}
 8000f86:	bf00      	nop
 8000f88:	200001ac 	.word	0x200001ac
 8000f8c:	40028000 	.word	0x40028000
 8000f90:	200007b4 	.word	0x200007b4
 8000f94:	2000010c 	.word	0x2000010c
 8000f98:	2000006c 	.word	0x2000006c
 8000f9c:	20000034 	.word	0x20000034

08000fa0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000fa0:	b580      	push	{r7, lr}
 8000fa2:	b088      	sub	sp, #32
 8000fa4:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000fa6:	4b33      	ldr	r3, [pc, #204]	@ (8001074 <MX_I2C1_Init+0xd4>)
 8000fa8:	4a33      	ldr	r2, [pc, #204]	@ (8001078 <MX_I2C1_Init+0xd8>)
 8000faa:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000fac:	4b31      	ldr	r3, [pc, #196]	@ (8001074 <MX_I2C1_Init+0xd4>)
 8000fae:	4a33      	ldr	r2, [pc, #204]	@ (800107c <MX_I2C1_Init+0xdc>)
 8000fb0:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000fb2:	4b30      	ldr	r3, [pc, #192]	@ (8001074 <MX_I2C1_Init+0xd4>)
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000fb8:	4b2e      	ldr	r3, [pc, #184]	@ (8001074 <MX_I2C1_Init+0xd4>)
 8000fba:	2200      	movs	r2, #0
 8000fbc:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000fbe:	4b2d      	ldr	r3, [pc, #180]	@ (8001074 <MX_I2C1_Init+0xd4>)
 8000fc0:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000fc4:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000fc6:	4b2b      	ldr	r3, [pc, #172]	@ (8001074 <MX_I2C1_Init+0xd4>)
 8000fc8:	2200      	movs	r2, #0
 8000fca:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000fcc:	4b29      	ldr	r3, [pc, #164]	@ (8001074 <MX_I2C1_Init+0xd4>)
 8000fce:	2200      	movs	r2, #0
 8000fd0:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000fd2:	4b28      	ldr	r3, [pc, #160]	@ (8001074 <MX_I2C1_Init+0xd4>)
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000fd8:	4b26      	ldr	r3, [pc, #152]	@ (8001074 <MX_I2C1_Init+0xd4>)
 8000fda:	2200      	movs	r2, #0
 8000fdc:	621a      	str	r2, [r3, #32]

  // I2C init code
  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fde:	2300      	movs	r3, #0
 8000fe0:	60bb      	str	r3, [r7, #8]
 8000fe2:	4b27      	ldr	r3, [pc, #156]	@ (8001080 <MX_I2C1_Init+0xe0>)
 8000fe4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fe6:	4a26      	ldr	r2, [pc, #152]	@ (8001080 <MX_I2C1_Init+0xe0>)
 8000fe8:	f043 0302 	orr.w	r3, r3, #2
 8000fec:	6313      	str	r3, [r2, #48]	@ 0x30
 8000fee:	4b24      	ldr	r3, [pc, #144]	@ (8001080 <MX_I2C1_Init+0xe0>)
 8000ff0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ff2:	f003 0302 	and.w	r3, r3, #2
 8000ff6:	60bb      	str	r3, [r7, #8]
 8000ff8:	68bb      	ldr	r3, [r7, #8]

  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000ffa:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000ffe:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001000:	2312      	movs	r3, #18
 8001002:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001004:	2300      	movs	r3, #0
 8001006:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001008:	2300      	movs	r3, #0
 800100a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800100c:	2304      	movs	r3, #4
 800100e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001010:	f107 030c 	add.w	r3, r7, #12
 8001014:	4619      	mov	r1, r3
 8001016:	481b      	ldr	r0, [pc, #108]	@ (8001084 <MX_I2C1_Init+0xe4>)
 8001018:	f001 ffa4 	bl	8002f64 <HAL_GPIO_Init>

	 /* Peripheral clock enable */
  __HAL_RCC_I2C1_CLK_ENABLE();
 800101c:	2300      	movs	r3, #0
 800101e:	607b      	str	r3, [r7, #4]
 8001020:	4b17      	ldr	r3, [pc, #92]	@ (8001080 <MX_I2C1_Init+0xe0>)
 8001022:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001024:	4a16      	ldr	r2, [pc, #88]	@ (8001080 <MX_I2C1_Init+0xe0>)
 8001026:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800102a:	6413      	str	r3, [r2, #64]	@ 0x40
 800102c:	4b14      	ldr	r3, [pc, #80]	@ (8001080 <MX_I2C1_Init+0xe0>)
 800102e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001030:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001034:	607b      	str	r3, [r7, #4]
 8001036:	687b      	ldr	r3, [r7, #4]

  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001038:	480e      	ldr	r0, [pc, #56]	@ (8001074 <MX_I2C1_Init+0xd4>)
 800103a:	f002 f973 	bl	8003324 <HAL_I2C_Init>
 800103e:	4603      	mov	r3, r0
 8001040:	2b00      	cmp	r3, #0
 8001042:	d001      	beq.n	8001048 <MX_I2C1_Init+0xa8>
  {
    Error_Handler();
 8001044:	f000 f8a8 	bl	8001198 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001048:	2100      	movs	r1, #0
 800104a:	480a      	ldr	r0, [pc, #40]	@ (8001074 <MX_I2C1_Init+0xd4>)
 800104c:	f002 fe07 	bl	8003c5e <HAL_I2CEx_ConfigAnalogFilter>
 8001050:	4603      	mov	r3, r0
 8001052:	2b00      	cmp	r3, #0
 8001054:	d001      	beq.n	800105a <MX_I2C1_Init+0xba>
  {
    Error_Handler();
 8001056:	f000 f89f 	bl	8001198 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800105a:	2100      	movs	r1, #0
 800105c:	4805      	ldr	r0, [pc, #20]	@ (8001074 <MX_I2C1_Init+0xd4>)
 800105e:	f002 fe3a 	bl	8003cd6 <HAL_I2CEx_ConfigDigitalFilter>
 8001062:	4603      	mov	r3, r0
 8001064:	2b00      	cmp	r3, #0
 8001066:	d001      	beq.n	800106c <MX_I2C1_Init+0xcc>
  {
    Error_Handler();
 8001068:	f000 f896 	bl	8001198 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800106c:	bf00      	nop
 800106e:	3720      	adds	r7, #32
 8001070:	46bd      	mov	sp, r7
 8001072:	bd80      	pop	{r7, pc}
 8001074:	2000025c 	.word	0x2000025c
 8001078:	40005400 	.word	0x40005400
 800107c:	000186a0 	.word	0x000186a0
 8001080:	40023800 	.word	0x40023800
 8001084:	40020400 	.word	0x40020400

08001088 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8001088:	b580      	push	{r7, lr}
 800108a:	b086      	sub	sp, #24
 800108c:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 0 */

  /* USER CODE BEGIN RTC_Init 1 */

  RTC_TimeTypeDef sTime = {0}; // key user variables for RTC date
 800108e:	1d3b      	adds	r3, r7, #4
 8001090:	2200      	movs	r2, #0
 8001092:	601a      	str	r2, [r3, #0]
 8001094:	605a      	str	r2, [r3, #4]
 8001096:	609a      	str	r2, [r3, #8]
 8001098:	60da      	str	r2, [r3, #12]
 800109a:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 800109c:	2300      	movs	r3, #0
 800109e:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80010a0:	4b24      	ldr	r3, [pc, #144]	@ (8001134 <MX_RTC_Init+0xac>)
 80010a2:	4a25      	ldr	r2, [pc, #148]	@ (8001138 <MX_RTC_Init+0xb0>)
 80010a4:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80010a6:	4b23      	ldr	r3, [pc, #140]	@ (8001134 <MX_RTC_Init+0xac>)
 80010a8:	2200      	movs	r2, #0
 80010aa:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 80010ac:	4b21      	ldr	r3, [pc, #132]	@ (8001134 <MX_RTC_Init+0xac>)
 80010ae:	227f      	movs	r2, #127	@ 0x7f
 80010b0:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 80010b2:	4b20      	ldr	r3, [pc, #128]	@ (8001134 <MX_RTC_Init+0xac>)
 80010b4:	22ff      	movs	r2, #255	@ 0xff
 80010b6:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80010b8:	4b1e      	ldr	r3, [pc, #120]	@ (8001134 <MX_RTC_Init+0xac>)
 80010ba:	2200      	movs	r2, #0
 80010bc:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80010be:	4b1d      	ldr	r3, [pc, #116]	@ (8001134 <MX_RTC_Init+0xac>)
 80010c0:	2200      	movs	r2, #0
 80010c2:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80010c4:	4b1b      	ldr	r3, [pc, #108]	@ (8001134 <MX_RTC_Init+0xac>)
 80010c6:	2200      	movs	r2, #0
 80010c8:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80010ca:	481a      	ldr	r0, [pc, #104]	@ (8001134 <MX_RTC_Init+0xac>)
 80010cc:	f003 fdaa 	bl	8004c24 <HAL_RTC_Init>
 80010d0:	4603      	mov	r3, r0
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d001      	beq.n	80010da <MX_RTC_Init+0x52>
  {
    Error_Handler();
 80010d6:	f000 f85f 	bl	8001198 <Error_Handler>
  // Important RTC init code.
  /*
   * * Initialize RTC and set the Time and Date
  */

  sTime.Hours = 0x01;
 80010da:	2301      	movs	r3, #1
 80010dc:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x20;
 80010de:	2320      	movs	r3, #32
 80010e0:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x00;
 80010e2:	2300      	movs	r3, #0
 80010e4:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80010e6:	2300      	movs	r3, #0
 80010e8:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80010ea:	2300      	movs	r3, #0
 80010ec:	617b      	str	r3, [r7, #20]

  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 80010ee:	1d3b      	adds	r3, r7, #4
 80010f0:	2201      	movs	r2, #1
 80010f2:	4619      	mov	r1, r3
 80010f4:	480f      	ldr	r0, [pc, #60]	@ (8001134 <MX_RTC_Init+0xac>)
 80010f6:	f003 fe18 	bl	8004d2a <HAL_RTC_SetTime>
 80010fa:	4603      	mov	r3, r0
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	d001      	beq.n	8001104 <MX_RTC_Init+0x7c>
  {
    Error_Handler();
 8001100:	f000 f84a 	bl	8001198 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8001104:	2301      	movs	r3, #1
 8001106:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_AUGUST;
 8001108:	2308      	movs	r3, #8
 800110a:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x05;
 800110c:	2305      	movs	r3, #5
 800110e:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x24;
 8001110:	2324      	movs	r3, #36	@ 0x24
 8001112:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8001114:	463b      	mov	r3, r7
 8001116:	2201      	movs	r2, #1
 8001118:	4619      	mov	r1, r3
 800111a:	4806      	ldr	r0, [pc, #24]	@ (8001134 <MX_RTC_Init+0xac>)
 800111c:	f003 fefd 	bl	8004f1a <HAL_RTC_SetDate>
 8001120:	4603      	mov	r3, r0
 8001122:	2b00      	cmp	r3, #0
 8001124:	d001      	beq.n	800112a <MX_RTC_Init+0xa2>
  {
    Error_Handler();
 8001126:	f000 f837 	bl	8001198 <Error_Handler>
  }

  /* USER CODE END RTC_Init 2 */
}
 800112a:	bf00      	nop
 800112c:	3718      	adds	r7, #24
 800112e:	46bd      	mov	sp, r7
 8001130:	bd80      	pop	{r7, pc}
 8001132:	bf00      	nop
 8001134:	200002b0 	.word	0x200002b0
 8001138:	40002800 	.word	0x40002800

0800113c <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 800113c:	b580      	push	{r7, lr}
 800113e:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8001140:	4b14      	ldr	r3, [pc, #80]	@ (8001194 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001142:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8001146:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8001148:	4b12      	ldr	r3, [pc, #72]	@ (8001194 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800114a:	2204      	movs	r2, #4
 800114c:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800114e:	4b11      	ldr	r3, [pc, #68]	@ (8001194 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001150:	2202      	movs	r2, #2
 8001152:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8001154:	4b0f      	ldr	r3, [pc, #60]	@ (8001194 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001156:	2200      	movs	r2, #0
 8001158:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800115a:	4b0e      	ldr	r3, [pc, #56]	@ (8001194 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800115c:	2202      	movs	r2, #2
 800115e:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8001160:	4b0c      	ldr	r3, [pc, #48]	@ (8001194 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001162:	2201      	movs	r2, #1
 8001164:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8001166:	4b0b      	ldr	r3, [pc, #44]	@ (8001194 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001168:	2200      	movs	r2, #0
 800116a:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800116c:	4b09      	ldr	r3, [pc, #36]	@ (8001194 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800116e:	2200      	movs	r2, #0
 8001170:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8001172:	4b08      	ldr	r3, [pc, #32]	@ (8001194 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001174:	2201      	movs	r2, #1
 8001176:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8001178:	4b06      	ldr	r3, [pc, #24]	@ (8001194 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800117a:	2200      	movs	r2, #0
 800117c:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800117e:	4805      	ldr	r0, [pc, #20]	@ (8001194 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001180:	f002 fde8 	bl	8003d54 <HAL_PCD_Init>
 8001184:	4603      	mov	r3, r0
 8001186:	2b00      	cmp	r3, #0
 8001188:	d001      	beq.n	800118e <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 800118a:	f000 f805 	bl	8001198 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 800118e:	bf00      	nop
 8001190:	bd80      	pop	{r7, pc}
 8001192:	bf00      	nop
 8001194:	200002d0 	.word	0x200002d0

08001198 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001198:	b480      	push	{r7}
 800119a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800119c:	b672      	cpsid	i
}
 800119e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80011a0:	bf00      	nop
 80011a2:	e7fd      	b.n	80011a0 <Error_Handler+0x8>

080011a4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80011a4:	b480      	push	{r7}
 80011a6:	b083      	sub	sp, #12
 80011a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80011aa:	2300      	movs	r3, #0
 80011ac:	607b      	str	r3, [r7, #4]
 80011ae:	4b10      	ldr	r3, [pc, #64]	@ (80011f0 <HAL_MspInit+0x4c>)
 80011b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80011b2:	4a0f      	ldr	r2, [pc, #60]	@ (80011f0 <HAL_MspInit+0x4c>)
 80011b4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80011b8:	6453      	str	r3, [r2, #68]	@ 0x44
 80011ba:	4b0d      	ldr	r3, [pc, #52]	@ (80011f0 <HAL_MspInit+0x4c>)
 80011bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80011be:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80011c2:	607b      	str	r3, [r7, #4]
 80011c4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80011c6:	2300      	movs	r3, #0
 80011c8:	603b      	str	r3, [r7, #0]
 80011ca:	4b09      	ldr	r3, [pc, #36]	@ (80011f0 <HAL_MspInit+0x4c>)
 80011cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011ce:	4a08      	ldr	r2, [pc, #32]	@ (80011f0 <HAL_MspInit+0x4c>)
 80011d0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80011d4:	6413      	str	r3, [r2, #64]	@ 0x40
 80011d6:	4b06      	ldr	r3, [pc, #24]	@ (80011f0 <HAL_MspInit+0x4c>)
 80011d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011da:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80011de:	603b      	str	r3, [r7, #0]
 80011e0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80011e2:	bf00      	nop
 80011e4:	370c      	adds	r7, #12
 80011e6:	46bd      	mov	sp, r7
 80011e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ec:	4770      	bx	lr
 80011ee:	bf00      	nop
 80011f0:	40023800 	.word	0x40023800

080011f4 <HAL_ETH_MspInit>:
* This function configures the hardware resources used in this example
* @param heth: ETH handle pointer
* @retval None
*/
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 80011f4:	b580      	push	{r7, lr}
 80011f6:	b08e      	sub	sp, #56	@ 0x38
 80011f8:	af00      	add	r7, sp, #0
 80011fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011fc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001200:	2200      	movs	r2, #0
 8001202:	601a      	str	r2, [r3, #0]
 8001204:	605a      	str	r2, [r3, #4]
 8001206:	609a      	str	r2, [r3, #8]
 8001208:	60da      	str	r2, [r3, #12]
 800120a:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	681b      	ldr	r3, [r3, #0]
 8001210:	4a55      	ldr	r2, [pc, #340]	@ (8001368 <HAL_ETH_MspInit+0x174>)
 8001212:	4293      	cmp	r3, r2
 8001214:	f040 80a4 	bne.w	8001360 <HAL_ETH_MspInit+0x16c>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 8001218:	2300      	movs	r3, #0
 800121a:	623b      	str	r3, [r7, #32]
 800121c:	4b53      	ldr	r3, [pc, #332]	@ (800136c <HAL_ETH_MspInit+0x178>)
 800121e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001220:	4a52      	ldr	r2, [pc, #328]	@ (800136c <HAL_ETH_MspInit+0x178>)
 8001222:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001226:	6313      	str	r3, [r2, #48]	@ 0x30
 8001228:	4b50      	ldr	r3, [pc, #320]	@ (800136c <HAL_ETH_MspInit+0x178>)
 800122a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800122c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001230:	623b      	str	r3, [r7, #32]
 8001232:	6a3b      	ldr	r3, [r7, #32]
 8001234:	2300      	movs	r3, #0
 8001236:	61fb      	str	r3, [r7, #28]
 8001238:	4b4c      	ldr	r3, [pc, #304]	@ (800136c <HAL_ETH_MspInit+0x178>)
 800123a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800123c:	4a4b      	ldr	r2, [pc, #300]	@ (800136c <HAL_ETH_MspInit+0x178>)
 800123e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8001242:	6313      	str	r3, [r2, #48]	@ 0x30
 8001244:	4b49      	ldr	r3, [pc, #292]	@ (800136c <HAL_ETH_MspInit+0x178>)
 8001246:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001248:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800124c:	61fb      	str	r3, [r7, #28]
 800124e:	69fb      	ldr	r3, [r7, #28]
 8001250:	2300      	movs	r3, #0
 8001252:	61bb      	str	r3, [r7, #24]
 8001254:	4b45      	ldr	r3, [pc, #276]	@ (800136c <HAL_ETH_MspInit+0x178>)
 8001256:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001258:	4a44      	ldr	r2, [pc, #272]	@ (800136c <HAL_ETH_MspInit+0x178>)
 800125a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800125e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001260:	4b42      	ldr	r3, [pc, #264]	@ (800136c <HAL_ETH_MspInit+0x178>)
 8001262:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001264:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001268:	61bb      	str	r3, [r7, #24]
 800126a:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800126c:	2300      	movs	r3, #0
 800126e:	617b      	str	r3, [r7, #20]
 8001270:	4b3e      	ldr	r3, [pc, #248]	@ (800136c <HAL_ETH_MspInit+0x178>)
 8001272:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001274:	4a3d      	ldr	r2, [pc, #244]	@ (800136c <HAL_ETH_MspInit+0x178>)
 8001276:	f043 0304 	orr.w	r3, r3, #4
 800127a:	6313      	str	r3, [r2, #48]	@ 0x30
 800127c:	4b3b      	ldr	r3, [pc, #236]	@ (800136c <HAL_ETH_MspInit+0x178>)
 800127e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001280:	f003 0304 	and.w	r3, r3, #4
 8001284:	617b      	str	r3, [r7, #20]
 8001286:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001288:	2300      	movs	r3, #0
 800128a:	613b      	str	r3, [r7, #16]
 800128c:	4b37      	ldr	r3, [pc, #220]	@ (800136c <HAL_ETH_MspInit+0x178>)
 800128e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001290:	4a36      	ldr	r2, [pc, #216]	@ (800136c <HAL_ETH_MspInit+0x178>)
 8001292:	f043 0301 	orr.w	r3, r3, #1
 8001296:	6313      	str	r3, [r2, #48]	@ 0x30
 8001298:	4b34      	ldr	r3, [pc, #208]	@ (800136c <HAL_ETH_MspInit+0x178>)
 800129a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800129c:	f003 0301 	and.w	r3, r3, #1
 80012a0:	613b      	str	r3, [r7, #16]
 80012a2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80012a4:	2300      	movs	r3, #0
 80012a6:	60fb      	str	r3, [r7, #12]
 80012a8:	4b30      	ldr	r3, [pc, #192]	@ (800136c <HAL_ETH_MspInit+0x178>)
 80012aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012ac:	4a2f      	ldr	r2, [pc, #188]	@ (800136c <HAL_ETH_MspInit+0x178>)
 80012ae:	f043 0302 	orr.w	r3, r3, #2
 80012b2:	6313      	str	r3, [r2, #48]	@ 0x30
 80012b4:	4b2d      	ldr	r3, [pc, #180]	@ (800136c <HAL_ETH_MspInit+0x178>)
 80012b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012b8:	f003 0302 	and.w	r3, r3, #2
 80012bc:	60fb      	str	r3, [r7, #12]
 80012be:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 80012c0:	2300      	movs	r3, #0
 80012c2:	60bb      	str	r3, [r7, #8]
 80012c4:	4b29      	ldr	r3, [pc, #164]	@ (800136c <HAL_ETH_MspInit+0x178>)
 80012c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012c8:	4a28      	ldr	r2, [pc, #160]	@ (800136c <HAL_ETH_MspInit+0x178>)
 80012ca:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80012ce:	6313      	str	r3, [r2, #48]	@ 0x30
 80012d0:	4b26      	ldr	r3, [pc, #152]	@ (800136c <HAL_ETH_MspInit+0x178>)
 80012d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80012d8:	60bb      	str	r3, [r7, #8]
 80012da:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 80012dc:	2332      	movs	r3, #50	@ 0x32
 80012de:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012e0:	2302      	movs	r3, #2
 80012e2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012e4:	2300      	movs	r3, #0
 80012e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012e8:	2303      	movs	r3, #3
 80012ea:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80012ec:	230b      	movs	r3, #11
 80012ee:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80012f0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80012f4:	4619      	mov	r1, r3
 80012f6:	481e      	ldr	r0, [pc, #120]	@ (8001370 <HAL_ETH_MspInit+0x17c>)
 80012f8:	f001 fe34 	bl	8002f64 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 80012fc:	2386      	movs	r3, #134	@ 0x86
 80012fe:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001300:	2302      	movs	r3, #2
 8001302:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001304:	2300      	movs	r3, #0
 8001306:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001308:	2303      	movs	r3, #3
 800130a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800130c:	230b      	movs	r3, #11
 800130e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001310:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001314:	4619      	mov	r1, r3
 8001316:	4817      	ldr	r0, [pc, #92]	@ (8001374 <HAL_ETH_MspInit+0x180>)
 8001318:	f001 fe24 	bl	8002f64 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 800131c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001320:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001322:	2302      	movs	r3, #2
 8001324:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001326:	2300      	movs	r3, #0
 8001328:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800132a:	2303      	movs	r3, #3
 800132c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800132e:	230b      	movs	r3, #11
 8001330:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8001332:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001336:	4619      	mov	r1, r3
 8001338:	480f      	ldr	r0, [pc, #60]	@ (8001378 <HAL_ETH_MspInit+0x184>)
 800133a:	f001 fe13 	bl	8002f64 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 800133e:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 8001342:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001344:	2302      	movs	r3, #2
 8001346:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001348:	2300      	movs	r3, #0
 800134a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800134c:	2303      	movs	r3, #3
 800134e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001350:	230b      	movs	r3, #11
 8001352:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001354:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001358:	4619      	mov	r1, r3
 800135a:	4808      	ldr	r0, [pc, #32]	@ (800137c <HAL_ETH_MspInit+0x188>)
 800135c:	f001 fe02 	bl	8002f64 <HAL_GPIO_Init>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }

}
 8001360:	bf00      	nop
 8001362:	3738      	adds	r7, #56	@ 0x38
 8001364:	46bd      	mov	sp, r7
 8001366:	bd80      	pop	{r7, pc}
 8001368:	40028000 	.word	0x40028000
 800136c:	40023800 	.word	0x40023800
 8001370:	40020800 	.word	0x40020800
 8001374:	40020000 	.word	0x40020000
 8001378:	40020400 	.word	0x40020400
 800137c:	40021800 	.word	0x40021800

08001380 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001380:	b580      	push	{r7, lr}
 8001382:	b08a      	sub	sp, #40	@ 0x28
 8001384:	af00      	add	r7, sp, #0
 8001386:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001388:	f107 0314 	add.w	r3, r7, #20
 800138c:	2200      	movs	r2, #0
 800138e:	601a      	str	r2, [r3, #0]
 8001390:	605a      	str	r2, [r3, #4]
 8001392:	609a      	str	r2, [r3, #8]
 8001394:	60da      	str	r2, [r3, #12]
 8001396:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	4a19      	ldr	r2, [pc, #100]	@ (8001404 <HAL_I2C_MspInit+0x84>)
 800139e:	4293      	cmp	r3, r2
 80013a0:	d12c      	bne.n	80013fc <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80013a2:	2300      	movs	r3, #0
 80013a4:	613b      	str	r3, [r7, #16]
 80013a6:	4b18      	ldr	r3, [pc, #96]	@ (8001408 <HAL_I2C_MspInit+0x88>)
 80013a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013aa:	4a17      	ldr	r2, [pc, #92]	@ (8001408 <HAL_I2C_MspInit+0x88>)
 80013ac:	f043 0302 	orr.w	r3, r3, #2
 80013b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80013b2:	4b15      	ldr	r3, [pc, #84]	@ (8001408 <HAL_I2C_MspInit+0x88>)
 80013b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013b6:	f003 0302 	and.w	r3, r3, #2
 80013ba:	613b      	str	r3, [r7, #16]
 80013bc:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_9;
 80013be:	f44f 7310 	mov.w	r3, #576	@ 0x240
 80013c2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80013c4:	2312      	movs	r3, #18
 80013c6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013c8:	2300      	movs	r3, #0
 80013ca:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013cc:	2303      	movs	r3, #3
 80013ce:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80013d0:	2304      	movs	r3, #4
 80013d2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013d4:	f107 0314 	add.w	r3, r7, #20
 80013d8:	4619      	mov	r1, r3
 80013da:	480c      	ldr	r0, [pc, #48]	@ (800140c <HAL_I2C_MspInit+0x8c>)
 80013dc:	f001 fdc2 	bl	8002f64 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80013e0:	2300      	movs	r3, #0
 80013e2:	60fb      	str	r3, [r7, #12]
 80013e4:	4b08      	ldr	r3, [pc, #32]	@ (8001408 <HAL_I2C_MspInit+0x88>)
 80013e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013e8:	4a07      	ldr	r2, [pc, #28]	@ (8001408 <HAL_I2C_MspInit+0x88>)
 80013ea:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80013ee:	6413      	str	r3, [r2, #64]	@ 0x40
 80013f0:	4b05      	ldr	r3, [pc, #20]	@ (8001408 <HAL_I2C_MspInit+0x88>)
 80013f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013f4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80013f8:	60fb      	str	r3, [r7, #12]
 80013fa:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80013fc:	bf00      	nop
 80013fe:	3728      	adds	r7, #40	@ 0x28
 8001400:	46bd      	mov	sp, r7
 8001402:	bd80      	pop	{r7, pc}
 8001404:	40005400 	.word	0x40005400
 8001408:	40023800 	.word	0x40023800
 800140c:	40020400 	.word	0x40020400

08001410 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8001410:	b580      	push	{r7, lr}
 8001412:	b08e      	sub	sp, #56	@ 0x38
 8001414:	af00      	add	r7, sp, #0
 8001416:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001418:	f107 0308 	add.w	r3, r7, #8
 800141c:	2230      	movs	r2, #48	@ 0x30
 800141e:	2100      	movs	r1, #0
 8001420:	4618      	mov	r0, r3
 8001422:	f005 fc49 	bl	8006cb8 <memset>
  if(hrtc->Instance==RTC)
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	4a0c      	ldr	r2, [pc, #48]	@ (800145c <HAL_RTC_MspInit+0x4c>)
 800142c:	4293      	cmp	r3, r2
 800142e:	d111      	bne.n	8001454 <HAL_RTC_MspInit+0x44>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001430:	2320      	movs	r3, #32
 8001432:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8001434:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001438:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800143a:	f107 0308 	add.w	r3, r7, #8
 800143e:	4618      	mov	r0, r3
 8001440:	f003 fa30 	bl	80048a4 <HAL_RCCEx_PeriphCLKConfig>
 8001444:	4603      	mov	r3, r0
 8001446:	2b00      	cmp	r3, #0
 8001448:	d001      	beq.n	800144e <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 800144a:	f7ff fea5 	bl	8001198 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 800144e:	4b04      	ldr	r3, [pc, #16]	@ (8001460 <HAL_RTC_MspInit+0x50>)
 8001450:	2201      	movs	r2, #1
 8001452:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8001454:	bf00      	nop
 8001456:	3738      	adds	r7, #56	@ 0x38
 8001458:	46bd      	mov	sp, r7
 800145a:	bd80      	pop	{r7, pc}
 800145c:	40002800 	.word	0x40002800
 8001460:	42470e3c 	.word	0x42470e3c

08001464 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001464:	b580      	push	{r7, lr}
 8001466:	b08a      	sub	sp, #40	@ 0x28
 8001468:	af00      	add	r7, sp, #0
 800146a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800146c:	f107 0314 	add.w	r3, r7, #20
 8001470:	2200      	movs	r2, #0
 8001472:	601a      	str	r2, [r3, #0]
 8001474:	605a      	str	r2, [r3, #4]
 8001476:	609a      	str	r2, [r3, #8]
 8001478:	60da      	str	r2, [r3, #12]
 800147a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	4a28      	ldr	r2, [pc, #160]	@ (8001524 <HAL_SPI_MspInit+0xc0>)
 8001482:	4293      	cmp	r3, r2
 8001484:	d149      	bne.n	800151a <HAL_SPI_MspInit+0xb6>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001486:	2300      	movs	r3, #0
 8001488:	613b      	str	r3, [r7, #16]
 800148a:	4b27      	ldr	r3, [pc, #156]	@ (8001528 <HAL_SPI_MspInit+0xc4>)
 800148c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800148e:	4a26      	ldr	r2, [pc, #152]	@ (8001528 <HAL_SPI_MspInit+0xc4>)
 8001490:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001494:	6453      	str	r3, [r2, #68]	@ 0x44
 8001496:	4b24      	ldr	r3, [pc, #144]	@ (8001528 <HAL_SPI_MspInit+0xc4>)
 8001498:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800149a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800149e:	613b      	str	r3, [r7, #16]
 80014a0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80014a2:	2300      	movs	r3, #0
 80014a4:	60fb      	str	r3, [r7, #12]
 80014a6:	4b20      	ldr	r3, [pc, #128]	@ (8001528 <HAL_SPI_MspInit+0xc4>)
 80014a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014aa:	4a1f      	ldr	r2, [pc, #124]	@ (8001528 <HAL_SPI_MspInit+0xc4>)
 80014ac:	f043 0301 	orr.w	r3, r3, #1
 80014b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80014b2:	4b1d      	ldr	r3, [pc, #116]	@ (8001528 <HAL_SPI_MspInit+0xc4>)
 80014b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014b6:	f003 0301 	and.w	r3, r3, #1
 80014ba:	60fb      	str	r3, [r7, #12]
 80014bc:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80014be:	2300      	movs	r3, #0
 80014c0:	60bb      	str	r3, [r7, #8]
 80014c2:	4b19      	ldr	r3, [pc, #100]	@ (8001528 <HAL_SPI_MspInit+0xc4>)
 80014c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014c6:	4a18      	ldr	r2, [pc, #96]	@ (8001528 <HAL_SPI_MspInit+0xc4>)
 80014c8:	f043 0302 	orr.w	r3, r3, #2
 80014cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80014ce:	4b16      	ldr	r3, [pc, #88]	@ (8001528 <HAL_SPI_MspInit+0xc4>)
 80014d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014d2:	f003 0302 	and.w	r3, r3, #2
 80014d6:	60bb      	str	r3, [r7, #8]
 80014d8:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 80014da:	2360      	movs	r3, #96	@ 0x60
 80014dc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014de:	2302      	movs	r3, #2
 80014e0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014e2:	2300      	movs	r3, #0
 80014e4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014e6:	2303      	movs	r3, #3
 80014e8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80014ea:	2305      	movs	r3, #5
 80014ec:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014ee:	f107 0314 	add.w	r3, r7, #20
 80014f2:	4619      	mov	r1, r3
 80014f4:	480d      	ldr	r0, [pc, #52]	@ (800152c <HAL_SPI_MspInit+0xc8>)
 80014f6:	f001 fd35 	bl	8002f64 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_5;
 80014fa:	2320      	movs	r3, #32
 80014fc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014fe:	2302      	movs	r3, #2
 8001500:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001502:	2300      	movs	r3, #0
 8001504:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001506:	2303      	movs	r3, #3
 8001508:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800150a:	2305      	movs	r3, #5
 800150c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800150e:	f107 0314 	add.w	r3, r7, #20
 8001512:	4619      	mov	r1, r3
 8001514:	4806      	ldr	r0, [pc, #24]	@ (8001530 <HAL_SPI_MspInit+0xcc>)
 8001516:	f001 fd25 	bl	8002f64 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 800151a:	bf00      	nop
 800151c:	3728      	adds	r7, #40	@ 0x28
 800151e:	46bd      	mov	sp, r7
 8001520:	bd80      	pop	{r7, pc}
 8001522:	bf00      	nop
 8001524:	40013000 	.word	0x40013000
 8001528:	40023800 	.word	0x40023800
 800152c:	40020000 	.word	0x40020000
 8001530:	40020400 	.word	0x40020400

08001534 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001534:	b580      	push	{r7, lr}
 8001536:	b08a      	sub	sp, #40	@ 0x28
 8001538:	af00      	add	r7, sp, #0
 800153a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800153c:	f107 0314 	add.w	r3, r7, #20
 8001540:	2200      	movs	r2, #0
 8001542:	601a      	str	r2, [r3, #0]
 8001544:	605a      	str	r2, [r3, #4]
 8001546:	609a      	str	r2, [r3, #8]
 8001548:	60da      	str	r2, [r3, #12]
 800154a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	4a19      	ldr	r2, [pc, #100]	@ (80015b8 <HAL_UART_MspInit+0x84>)
 8001552:	4293      	cmp	r3, r2
 8001554:	d12c      	bne.n	80015b0 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001556:	2300      	movs	r3, #0
 8001558:	613b      	str	r3, [r7, #16]
 800155a:	4b18      	ldr	r3, [pc, #96]	@ (80015bc <HAL_UART_MspInit+0x88>)
 800155c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800155e:	4a17      	ldr	r2, [pc, #92]	@ (80015bc <HAL_UART_MspInit+0x88>)
 8001560:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001564:	6413      	str	r3, [r2, #64]	@ 0x40
 8001566:	4b15      	ldr	r3, [pc, #84]	@ (80015bc <HAL_UART_MspInit+0x88>)
 8001568:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800156a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800156e:	613b      	str	r3, [r7, #16]
 8001570:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001572:	2300      	movs	r3, #0
 8001574:	60fb      	str	r3, [r7, #12]
 8001576:	4b11      	ldr	r3, [pc, #68]	@ (80015bc <HAL_UART_MspInit+0x88>)
 8001578:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800157a:	4a10      	ldr	r2, [pc, #64]	@ (80015bc <HAL_UART_MspInit+0x88>)
 800157c:	f043 0308 	orr.w	r3, r3, #8
 8001580:	6313      	str	r3, [r2, #48]	@ 0x30
 8001582:	4b0e      	ldr	r3, [pc, #56]	@ (80015bc <HAL_UART_MspInit+0x88>)
 8001584:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001586:	f003 0308 	and.w	r3, r3, #8
 800158a:	60fb      	str	r3, [r7, #12]
 800158c:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 800158e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001592:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001594:	2302      	movs	r3, #2
 8001596:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001598:	2300      	movs	r3, #0
 800159a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800159c:	2303      	movs	r3, #3
 800159e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80015a0:	2307      	movs	r3, #7
 80015a2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80015a4:	f107 0314 	add.w	r3, r7, #20
 80015a8:	4619      	mov	r1, r3
 80015aa:	4805      	ldr	r0, [pc, #20]	@ (80015c0 <HAL_UART_MspInit+0x8c>)
 80015ac:	f001 fcda 	bl	8002f64 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80015b0:	bf00      	nop
 80015b2:	3728      	adds	r7, #40	@ 0x28
 80015b4:	46bd      	mov	sp, r7
 80015b6:	bd80      	pop	{r7, pc}
 80015b8:	40004800 	.word	0x40004800
 80015bc:	40023800 	.word	0x40023800
 80015c0:	40020c00 	.word	0x40020c00

080015c4 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 80015c4:	b580      	push	{r7, lr}
 80015c6:	b08a      	sub	sp, #40	@ 0x28
 80015c8:	af00      	add	r7, sp, #0
 80015ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015cc:	f107 0314 	add.w	r3, r7, #20
 80015d0:	2200      	movs	r2, #0
 80015d2:	601a      	str	r2, [r3, #0]
 80015d4:	605a      	str	r2, [r3, #4]
 80015d6:	609a      	str	r2, [r3, #8]
 80015d8:	60da      	str	r2, [r3, #12]
 80015da:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB_OTG_FS)
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80015e4:	d13f      	bne.n	8001666 <HAL_PCD_MspInit+0xa2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015e6:	2300      	movs	r3, #0
 80015e8:	613b      	str	r3, [r7, #16]
 80015ea:	4b21      	ldr	r3, [pc, #132]	@ (8001670 <HAL_PCD_MspInit+0xac>)
 80015ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015ee:	4a20      	ldr	r2, [pc, #128]	@ (8001670 <HAL_PCD_MspInit+0xac>)
 80015f0:	f043 0301 	orr.w	r3, r3, #1
 80015f4:	6313      	str	r3, [r2, #48]	@ 0x30
 80015f6:	4b1e      	ldr	r3, [pc, #120]	@ (8001670 <HAL_PCD_MspInit+0xac>)
 80015f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015fa:	f003 0301 	and.w	r3, r3, #1
 80015fe:	613b      	str	r3, [r7, #16]
 8001600:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8001602:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 8001606:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001608:	2302      	movs	r3, #2
 800160a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800160c:	2300      	movs	r3, #0
 800160e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001610:	2303      	movs	r3, #3
 8001612:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001614:	230a      	movs	r3, #10
 8001616:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001618:	f107 0314 	add.w	r3, r7, #20
 800161c:	4619      	mov	r1, r3
 800161e:	4815      	ldr	r0, [pc, #84]	@ (8001674 <HAL_PCD_MspInit+0xb0>)
 8001620:	f001 fca0 	bl	8002f64 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8001624:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001628:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800162a:	2300      	movs	r3, #0
 800162c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800162e:	2300      	movs	r3, #0
 8001630:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8001632:	f107 0314 	add.w	r3, r7, #20
 8001636:	4619      	mov	r1, r3
 8001638:	480e      	ldr	r0, [pc, #56]	@ (8001674 <HAL_PCD_MspInit+0xb0>)
 800163a:	f001 fc93 	bl	8002f64 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800163e:	4b0c      	ldr	r3, [pc, #48]	@ (8001670 <HAL_PCD_MspInit+0xac>)
 8001640:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001642:	4a0b      	ldr	r2, [pc, #44]	@ (8001670 <HAL_PCD_MspInit+0xac>)
 8001644:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001648:	6353      	str	r3, [r2, #52]	@ 0x34
 800164a:	2300      	movs	r3, #0
 800164c:	60fb      	str	r3, [r7, #12]
 800164e:	4b08      	ldr	r3, [pc, #32]	@ (8001670 <HAL_PCD_MspInit+0xac>)
 8001650:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001652:	4a07      	ldr	r2, [pc, #28]	@ (8001670 <HAL_PCD_MspInit+0xac>)
 8001654:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001658:	6453      	str	r3, [r2, #68]	@ 0x44
 800165a:	4b05      	ldr	r3, [pc, #20]	@ (8001670 <HAL_PCD_MspInit+0xac>)
 800165c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800165e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001662:	60fb      	str	r3, [r7, #12]
 8001664:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 8001666:	bf00      	nop
 8001668:	3728      	adds	r7, #40	@ 0x28
 800166a:	46bd      	mov	sp, r7
 800166c:	bd80      	pop	{r7, pc}
 800166e:	bf00      	nop
 8001670:	40023800 	.word	0x40023800
 8001674:	40020000 	.word	0x40020000

08001678 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001678:	b480      	push	{r7}
 800167a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800167c:	bf00      	nop
 800167e:	e7fd      	b.n	800167c <NMI_Handler+0x4>

08001680 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001680:	b480      	push	{r7}
 8001682:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001684:	bf00      	nop
 8001686:	e7fd      	b.n	8001684 <HardFault_Handler+0x4>

08001688 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001688:	b480      	push	{r7}
 800168a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800168c:	bf00      	nop
 800168e:	e7fd      	b.n	800168c <MemManage_Handler+0x4>

08001690 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001690:	b480      	push	{r7}
 8001692:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001694:	bf00      	nop
 8001696:	e7fd      	b.n	8001694 <BusFault_Handler+0x4>

08001698 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001698:	b480      	push	{r7}
 800169a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800169c:	bf00      	nop
 800169e:	e7fd      	b.n	800169c <UsageFault_Handler+0x4>

080016a0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80016a0:	b480      	push	{r7}
 80016a2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80016a4:	bf00      	nop
 80016a6:	46bd      	mov	sp, r7
 80016a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ac:	4770      	bx	lr

080016ae <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80016ae:	b480      	push	{r7}
 80016b0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80016b2:	bf00      	nop
 80016b4:	46bd      	mov	sp, r7
 80016b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ba:	4770      	bx	lr

080016bc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80016bc:	b480      	push	{r7}
 80016be:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80016c0:	bf00      	nop
 80016c2:	46bd      	mov	sp, r7
 80016c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c8:	4770      	bx	lr

080016ca <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80016ca:	b580      	push	{r7, lr}
 80016cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80016ce:	f000 fff7 	bl	80026c0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80016d2:	bf00      	nop
 80016d4:	bd80      	pop	{r7, pc}
	...

080016d8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80016d8:	b480      	push	{r7}
 80016da:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80016dc:	4b06      	ldr	r3, [pc, #24]	@ (80016f8 <SystemInit+0x20>)
 80016de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80016e2:	4a05      	ldr	r2, [pc, #20]	@ (80016f8 <SystemInit+0x20>)
 80016e4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80016e8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80016ec:	bf00      	nop
 80016ee:	46bd      	mov	sp, r7
 80016f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f4:	4770      	bx	lr
 80016f6:	bf00      	nop
 80016f8:	e000ed00 	.word	0xe000ed00

080016fc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 80016fc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001734 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001700:	f7ff ffea 	bl	80016d8 <SystemInit>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001704:	480c      	ldr	r0, [pc, #48]	@ (8001738 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001706:	490d      	ldr	r1, [pc, #52]	@ (800173c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001708:	4a0d      	ldr	r2, [pc, #52]	@ (8001740 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800170a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800170c:	e002      	b.n	8001714 <LoopCopyDataInit>

0800170e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800170e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001710:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001712:	3304      	adds	r3, #4

08001714 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001714:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001716:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001718:	d3f9      	bcc.n	800170e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800171a:	4a0a      	ldr	r2, [pc, #40]	@ (8001744 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800171c:	4c0a      	ldr	r4, [pc, #40]	@ (8001748 <LoopFillZerobss+0x22>)
  movs r3, #0
 800171e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001720:	e001      	b.n	8001726 <LoopFillZerobss>

08001722 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001722:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001724:	3204      	adds	r2, #4

08001726 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001726:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001728:	d3fb      	bcc.n	8001722 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800172a:	f005 fadd 	bl	8006ce8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800172e:	f7ff fafb 	bl	8000d28 <main>
  bx  lr    
 8001732:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8001734:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8001738:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800173c:	20000018 	.word	0x20000018
  ldr r2, =_sidata
 8001740:	08006e94 	.word	0x08006e94
  ldr r2, =_sbss
 8001744:	20000018 	.word	0x20000018
  ldr r4, =_ebss
 8001748:	20000898 	.word	0x20000898

0800174c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800174c:	e7fe      	b.n	800174c <ADC_IRQHandler>

0800174e <BME280_Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void BME280_Error_Handler(void)
{
 800174e:	b480      	push	{r7}
 8001750:	af00      	add	r7, sp, #0
    /* USER CODE BEGIN Error_Handler_Debug */
    while (1)
 8001752:	bf00      	nop
 8001754:	e7fd      	b.n	8001752 <BME280_Error_Handler+0x4>
	...

08001758 <MX_SPI1_Init>:
 * @brief SPI1 Initialization Function
 * @param None
 * @retval None
 */
void MX_SPI1_Init(void)
{
 8001758:	b580      	push	{r7, lr}
 800175a:	af00      	add	r7, sp, #0

    /* USER CODE BEGIN SPI1_Init 1 */

    /* USER CODE END SPI1_Init 1 */
    /* SPI1 parameter configuration*/
    hspi1.Instance = SPI1;
 800175c:	4b17      	ldr	r3, [pc, #92]	@ (80017bc <MX_SPI1_Init+0x64>)
 800175e:	4a18      	ldr	r2, [pc, #96]	@ (80017c0 <MX_SPI1_Init+0x68>)
 8001760:	601a      	str	r2, [r3, #0]
    hspi1.Init.Mode = SPI_MODE_MASTER;
 8001762:	4b16      	ldr	r3, [pc, #88]	@ (80017bc <MX_SPI1_Init+0x64>)
 8001764:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001768:	605a      	str	r2, [r3, #4]
    hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800176a:	4b14      	ldr	r3, [pc, #80]	@ (80017bc <MX_SPI1_Init+0x64>)
 800176c:	2200      	movs	r2, #0
 800176e:	609a      	str	r2, [r3, #8]
    hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001770:	4b12      	ldr	r3, [pc, #72]	@ (80017bc <MX_SPI1_Init+0x64>)
 8001772:	2200      	movs	r2, #0
 8001774:	60da      	str	r2, [r3, #12]
    hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001776:	4b11      	ldr	r3, [pc, #68]	@ (80017bc <MX_SPI1_Init+0x64>)
 8001778:	2200      	movs	r2, #0
 800177a:	611a      	str	r2, [r3, #16]
    hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800177c:	4b0f      	ldr	r3, [pc, #60]	@ (80017bc <MX_SPI1_Init+0x64>)
 800177e:	2200      	movs	r2, #0
 8001780:	615a      	str	r2, [r3, #20]
    hspi1.Init.NSS = SPI_NSS_SOFT;
 8001782:	4b0e      	ldr	r3, [pc, #56]	@ (80017bc <MX_SPI1_Init+0x64>)
 8001784:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001788:	619a      	str	r2, [r3, #24]
    hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 800178a:	4b0c      	ldr	r3, [pc, #48]	@ (80017bc <MX_SPI1_Init+0x64>)
 800178c:	2238      	movs	r2, #56	@ 0x38
 800178e:	61da      	str	r2, [r3, #28]
    hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001790:	4b0a      	ldr	r3, [pc, #40]	@ (80017bc <MX_SPI1_Init+0x64>)
 8001792:	2200      	movs	r2, #0
 8001794:	621a      	str	r2, [r3, #32]
    hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001796:	4b09      	ldr	r3, [pc, #36]	@ (80017bc <MX_SPI1_Init+0x64>)
 8001798:	2200      	movs	r2, #0
 800179a:	625a      	str	r2, [r3, #36]	@ 0x24
    hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800179c:	4b07      	ldr	r3, [pc, #28]	@ (80017bc <MX_SPI1_Init+0x64>)
 800179e:	2200      	movs	r2, #0
 80017a0:	629a      	str	r2, [r3, #40]	@ 0x28
    hspi1.Init.CRCPolynomial = 10;
 80017a2:	4b06      	ldr	r3, [pc, #24]	@ (80017bc <MX_SPI1_Init+0x64>)
 80017a4:	220a      	movs	r2, #10
 80017a6:	62da      	str	r2, [r3, #44]	@ 0x2c
    if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80017a8:	4804      	ldr	r0, [pc, #16]	@ (80017bc <MX_SPI1_Init+0x64>)
 80017aa:	f003 fd47 	bl	800523c <HAL_SPI_Init>
 80017ae:	4603      	mov	r3, r0
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d001      	beq.n	80017b8 <MX_SPI1_Init+0x60>
    {
        BME280_Error_Handler();
 80017b4:	f7ff ffcb 	bl	800174e <BME280_Error_Handler>
    }
    /* USER CODE BEGIN SPI1_Init 2 */

    /* USER CODE END SPI1_Init 2 */
}
 80017b8:	bf00      	nop
 80017ba:	bd80      	pop	{r7, pc}
 80017bc:	200007bc 	.word	0x200007bc
 80017c0:	40013000 	.word	0x40013000

080017c4 <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
void MX_GPIO_Init(void)
{
 80017c4:	b580      	push	{r7, lr}
 80017c6:	b08c      	sub	sp, #48	@ 0x30
 80017c8:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017ca:	f107 031c 	add.w	r3, r7, #28
 80017ce:	2200      	movs	r2, #0
 80017d0:	601a      	str	r2, [r3, #0]
 80017d2:	605a      	str	r2, [r3, #4]
 80017d4:	609a      	str	r2, [r3, #8]
 80017d6:	60da      	str	r2, [r3, #12]
 80017d8:	611a      	str	r2, [r3, #16]
    /* USER CODE BEGIN MX_GPIO_Init_1 */
    /* USER CODE END MX_GPIO_Init_1 */

    /* GPIO Ports Clock Enable */
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80017da:	2300      	movs	r3, #0
 80017dc:	61bb      	str	r3, [r7, #24]
 80017de:	4b4c      	ldr	r3, [pc, #304]	@ (8001910 <MX_GPIO_Init+0x14c>)
 80017e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017e2:	4a4b      	ldr	r2, [pc, #300]	@ (8001910 <MX_GPIO_Init+0x14c>)
 80017e4:	f043 0304 	orr.w	r3, r3, #4
 80017e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80017ea:	4b49      	ldr	r3, [pc, #292]	@ (8001910 <MX_GPIO_Init+0x14c>)
 80017ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017ee:	f003 0304 	and.w	r3, r3, #4
 80017f2:	61bb      	str	r3, [r7, #24]
 80017f4:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOH_CLK_ENABLE();
 80017f6:	2300      	movs	r3, #0
 80017f8:	617b      	str	r3, [r7, #20]
 80017fa:	4b45      	ldr	r3, [pc, #276]	@ (8001910 <MX_GPIO_Init+0x14c>)
 80017fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017fe:	4a44      	ldr	r2, [pc, #272]	@ (8001910 <MX_GPIO_Init+0x14c>)
 8001800:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001804:	6313      	str	r3, [r2, #48]	@ 0x30
 8001806:	4b42      	ldr	r3, [pc, #264]	@ (8001910 <MX_GPIO_Init+0x14c>)
 8001808:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800180a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800180e:	617b      	str	r3, [r7, #20]
 8001810:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001812:	2300      	movs	r3, #0
 8001814:	613b      	str	r3, [r7, #16]
 8001816:	4b3e      	ldr	r3, [pc, #248]	@ (8001910 <MX_GPIO_Init+0x14c>)
 8001818:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800181a:	4a3d      	ldr	r2, [pc, #244]	@ (8001910 <MX_GPIO_Init+0x14c>)
 800181c:	f043 0301 	orr.w	r3, r3, #1
 8001820:	6313      	str	r3, [r2, #48]	@ 0x30
 8001822:	4b3b      	ldr	r3, [pc, #236]	@ (8001910 <MX_GPIO_Init+0x14c>)
 8001824:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001826:	f003 0301 	and.w	r3, r3, #1
 800182a:	613b      	str	r3, [r7, #16]
 800182c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800182e:	2300      	movs	r3, #0
 8001830:	60fb      	str	r3, [r7, #12]
 8001832:	4b37      	ldr	r3, [pc, #220]	@ (8001910 <MX_GPIO_Init+0x14c>)
 8001834:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001836:	4a36      	ldr	r2, [pc, #216]	@ (8001910 <MX_GPIO_Init+0x14c>)
 8001838:	f043 0302 	orr.w	r3, r3, #2
 800183c:	6313      	str	r3, [r2, #48]	@ 0x30
 800183e:	4b34      	ldr	r3, [pc, #208]	@ (8001910 <MX_GPIO_Init+0x14c>)
 8001840:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001842:	f003 0302 	and.w	r3, r3, #2
 8001846:	60fb      	str	r3, [r7, #12]
 8001848:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800184a:	2300      	movs	r3, #0
 800184c:	60bb      	str	r3, [r7, #8]
 800184e:	4b30      	ldr	r3, [pc, #192]	@ (8001910 <MX_GPIO_Init+0x14c>)
 8001850:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001852:	4a2f      	ldr	r2, [pc, #188]	@ (8001910 <MX_GPIO_Init+0x14c>)
 8001854:	f043 0308 	orr.w	r3, r3, #8
 8001858:	6313      	str	r3, [r2, #48]	@ 0x30
 800185a:	4b2d      	ldr	r3, [pc, #180]	@ (8001910 <MX_GPIO_Init+0x14c>)
 800185c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800185e:	f003 0308 	and.w	r3, r3, #8
 8001862:	60bb      	str	r3, [r7, #8]
 8001864:	68bb      	ldr	r3, [r7, #8]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001866:	2300      	movs	r3, #0
 8001868:	607b      	str	r3, [r7, #4]
 800186a:	4b29      	ldr	r3, [pc, #164]	@ (8001910 <MX_GPIO_Init+0x14c>)
 800186c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800186e:	4a28      	ldr	r2, [pc, #160]	@ (8001910 <MX_GPIO_Init+0x14c>)
 8001870:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001874:	6313      	str	r3, [r2, #48]	@ 0x30
 8001876:	4b26      	ldr	r3, [pc, #152]	@ (8001910 <MX_GPIO_Init+0x14c>)
 8001878:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800187a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800187e:	607b      	str	r3, [r7, #4]
 8001880:	687b      	ldr	r3, [r7, #4]

    /*Configure GPIO pin Output Level */
    HAL_GPIO_WritePin(GPIOB, LD1_Pin | LD3_Pin | CS_Pin | LD2_Pin, GPIO_PIN_RESET);
 8001882:	2200      	movs	r2, #0
 8001884:	f244 0189 	movw	r1, #16521	@ 0x4089
 8001888:	4822      	ldr	r0, [pc, #136]	@ (8001914 <MX_GPIO_Init+0x150>)
 800188a:	f001 fd17 	bl	80032bc <HAL_GPIO_WritePin>

    /*Configure GPIO pin Output Level */
    HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 800188e:	2200      	movs	r2, #0
 8001890:	2140      	movs	r1, #64	@ 0x40
 8001892:	4821      	ldr	r0, [pc, #132]	@ (8001918 <MX_GPIO_Init+0x154>)
 8001894:	f001 fd12 	bl	80032bc <HAL_GPIO_WritePin>

    /*Configure GPIO pin : USER_Btn_Pin */
    GPIO_InitStruct.Pin = USER_Btn_Pin;
 8001898:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800189c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800189e:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80018a2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018a4:	2300      	movs	r3, #0
 80018a6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 80018a8:	f107 031c 	add.w	r3, r7, #28
 80018ac:	4619      	mov	r1, r3
 80018ae:	481b      	ldr	r0, [pc, #108]	@ (800191c <MX_GPIO_Init+0x158>)
 80018b0:	f001 fb58 	bl	8002f64 <HAL_GPIO_Init>

    /*Configure GPIO pins : LD1_Pin LD3_Pin CS_Pin LD2_Pin */
    GPIO_InitStruct.Pin = LD1_Pin | LD3_Pin | CS_Pin | LD2_Pin;
 80018b4:	f244 0389 	movw	r3, #16521	@ 0x4089
 80018b8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018ba:	2301      	movs	r3, #1
 80018bc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018be:	2300      	movs	r3, #0
 80018c0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018c2:	2300      	movs	r3, #0
 80018c4:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018c6:	f107 031c 	add.w	r3, r7, #28
 80018ca:	4619      	mov	r1, r3
 80018cc:	4811      	ldr	r0, [pc, #68]	@ (8001914 <MX_GPIO_Init+0x150>)
 80018ce:	f001 fb49 	bl	8002f64 <HAL_GPIO_Init>

    /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
    GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 80018d2:	2340      	movs	r3, #64	@ 0x40
 80018d4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018d6:	2301      	movs	r3, #1
 80018d8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018da:	2300      	movs	r3, #0
 80018dc:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018de:	2300      	movs	r3, #0
 80018e0:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80018e2:	f107 031c 	add.w	r3, r7, #28
 80018e6:	4619      	mov	r1, r3
 80018e8:	480b      	ldr	r0, [pc, #44]	@ (8001918 <MX_GPIO_Init+0x154>)
 80018ea:	f001 fb3b 	bl	8002f64 <HAL_GPIO_Init>

    /*Configure GPIO pin : USB_OverCurrent_Pin */
    GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 80018ee:	2380      	movs	r3, #128	@ 0x80
 80018f0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80018f2:	2300      	movs	r3, #0
 80018f4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018f6:	2300      	movs	r3, #0
 80018f8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80018fa:	f107 031c 	add.w	r3, r7, #28
 80018fe:	4619      	mov	r1, r3
 8001900:	4805      	ldr	r0, [pc, #20]	@ (8001918 <MX_GPIO_Init+0x154>)
 8001902:	f001 fb2f 	bl	8002f64 <HAL_GPIO_Init>

    /* USER CODE BEGIN MX_GPIO_Init_2 */
    /* USER CODE END MX_GPIO_Init_2 */
}
 8001906:	bf00      	nop
 8001908:	3730      	adds	r7, #48	@ 0x30
 800190a:	46bd      	mov	sp, r7
 800190c:	bd80      	pop	{r7, pc}
 800190e:	bf00      	nop
 8001910:	40023800 	.word	0x40023800
 8001914:	40020400 	.word	0x40020400
 8001918:	40021800 	.word	0x40021800
 800191c:	40020800 	.word	0x40020800

08001920 <SPI_Write>:

static void SPI_Write(uint8_t reg, uint8_t *data, uint16_t size)
{                                    // 6.3.2 SPI write
 8001920:	b580      	push	{r7, lr}
 8001922:	b084      	sub	sp, #16
 8001924:	af00      	add	r7, sp, #0
 8001926:	4603      	mov	r3, r0
 8001928:	6039      	str	r1, [r7, #0]
 800192a:	71fb      	strb	r3, [r7, #7]
 800192c:	4613      	mov	r3, r2
 800192e:	80bb      	strh	r3, [r7, #4]
    uint8_t regAddress = reg & 0x7F; // Write command -> applies mask 0x7F = 0b01111111 -> Most Significant Bit (bit number 7) = 0
 8001930:	79fb      	ldrb	r3, [r7, #7]
 8001932:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001936:	b2db      	uxtb	r3, r3
 8001938:	73fb      	strb	r3, [r7, #15]
    HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, 0);
 800193a:	2200      	movs	r2, #0
 800193c:	2108      	movs	r1, #8
 800193e:	480d      	ldr	r0, [pc, #52]	@ (8001974 <SPI_Write+0x54>)
 8001940:	f001 fcbc 	bl	80032bc <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi1, &regAddress, sizeof(regAddress), HAL_MAX_DELAY);
 8001944:	f107 010f 	add.w	r1, r7, #15
 8001948:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800194c:	2201      	movs	r2, #1
 800194e:	480a      	ldr	r0, [pc, #40]	@ (8001978 <SPI_Write+0x58>)
 8001950:	f003 fcfd 	bl	800534e <HAL_SPI_Transmit>
    HAL_SPI_Transmit(&hspi1, data, size, HAL_MAX_DELAY);
 8001954:	88ba      	ldrh	r2, [r7, #4]
 8001956:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800195a:	6839      	ldr	r1, [r7, #0]
 800195c:	4806      	ldr	r0, [pc, #24]	@ (8001978 <SPI_Write+0x58>)
 800195e:	f003 fcf6 	bl	800534e <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, 1);
 8001962:	2201      	movs	r2, #1
 8001964:	2108      	movs	r1, #8
 8001966:	4803      	ldr	r0, [pc, #12]	@ (8001974 <SPI_Write+0x54>)
 8001968:	f001 fca8 	bl	80032bc <HAL_GPIO_WritePin>
}
 800196c:	bf00      	nop
 800196e:	3710      	adds	r7, #16
 8001970:	46bd      	mov	sp, r7
 8001972:	bd80      	pop	{r7, pc}
 8001974:	40020400 	.word	0x40020400
 8001978:	200007bc 	.word	0x200007bc

0800197c <SPI_Read>:

static void SPI_Read(uint8_t reg, uint8_t *data, uint16_t size)
{                                    // 6.3.1 SPI read
 800197c:	b580      	push	{r7, lr}
 800197e:	b084      	sub	sp, #16
 8001980:	af00      	add	r7, sp, #0
 8001982:	4603      	mov	r3, r0
 8001984:	6039      	str	r1, [r7, #0]
 8001986:	71fb      	strb	r3, [r7, #7]
 8001988:	4613      	mov	r3, r2
 800198a:	80bb      	strh	r3, [r7, #4]
    uint8_t regAddress = reg | 0x80; // Read command -> applies mask 0x80 = 0b10000000 -> Most Significant Bit (bit number 7) = 1
 800198c:	79fb      	ldrb	r3, [r7, #7]
 800198e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001992:	b2db      	uxtb	r3, r3
 8001994:	73fb      	strb	r3, [r7, #15]
    HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, 0);
 8001996:	2200      	movs	r2, #0
 8001998:	2108      	movs	r1, #8
 800199a:	480d      	ldr	r0, [pc, #52]	@ (80019d0 <SPI_Read+0x54>)
 800199c:	f001 fc8e 	bl	80032bc <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi1, &regAddress, sizeof(regAddress), TIMEOUT);
 80019a0:	f107 010f 	add.w	r1, r7, #15
 80019a4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80019a8:	2201      	movs	r2, #1
 80019aa:	480a      	ldr	r0, [pc, #40]	@ (80019d4 <SPI_Read+0x58>)
 80019ac:	f003 fccf 	bl	800534e <HAL_SPI_Transmit>
    HAL_SPI_Receive(&hspi1, data, size, TIMEOUT);
 80019b0:	88ba      	ldrh	r2, [r7, #4]
 80019b2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80019b6:	6839      	ldr	r1, [r7, #0]
 80019b8:	4806      	ldr	r0, [pc, #24]	@ (80019d4 <SPI_Read+0x58>)
 80019ba:	f003 fe0b 	bl	80055d4 <HAL_SPI_Receive>
    HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, 1);
 80019be:	2201      	movs	r2, #1
 80019c0:	2108      	movs	r1, #8
 80019c2:	4803      	ldr	r0, [pc, #12]	@ (80019d0 <SPI_Read+0x54>)
 80019c4:	f001 fc7a 	bl	80032bc <HAL_GPIO_WritePin>
}
 80019c8:	bf00      	nop
 80019ca:	3710      	adds	r7, #16
 80019cc:	46bd      	mov	sp, r7
 80019ce:	bd80      	pop	{r7, pc}
 80019d0:	40020400 	.word	0x40020400
 80019d4:	200007bc 	.word	0x200007bc

080019d8 <trimmingParametersRead>:

static float temp, hum;

// 4.2.2 Trimming parameter readout
static void trimmingParametersRead(void)
{
 80019d8:	b580      	push	{r7, lr}
 80019da:	b08a      	sub	sp, #40	@ 0x28
 80019dc:	af00      	add	r7, sp, #0
    uint8_t calibData1[26]; // Table 18: Memory map -> calib00..calib25 | 0x88 to 0xA1
    uint8_t calibData2[7];

    SPI_Read(CALIBMEMADD1, calibData1, CALIBDATASIZE1); // 8-bit temperature calibration value
 80019de:	f107 030c 	add.w	r3, r7, #12
 80019e2:	2219      	movs	r2, #25
 80019e4:	4619      	mov	r1, r3
 80019e6:	2088      	movs	r0, #136	@ 0x88
 80019e8:	f7ff ffc8 	bl	800197c <SPI_Read>
    SPI_Read(CALIBMEMADD2, calibData2, CALIBDATASIZE2); // 8-bit humidity calibration value
 80019ec:	1d3b      	adds	r3, r7, #4
 80019ee:	2207      	movs	r2, #7
 80019f0:	4619      	mov	r1, r3
 80019f2:	20e1      	movs	r0, #225	@ 0xe1
 80019f4:	f7ff ffc2 	bl	800197c <SPI_Read>

    // Combine the bytes read from the calibration memory into 16-bit integers.
    dig_T1 = (calibData1[1] << 8) | calibData1[0];
 80019f8:	7b7b      	ldrb	r3, [r7, #13]
 80019fa:	021b      	lsls	r3, r3, #8
 80019fc:	b21a      	sxth	r2, r3
 80019fe:	7b3b      	ldrb	r3, [r7, #12]
 8001a00:	b21b      	sxth	r3, r3
 8001a02:	4313      	orrs	r3, r2
 8001a04:	b21b      	sxth	r3, r3
 8001a06:	b29a      	uxth	r2, r3
 8001a08:	4b4d      	ldr	r3, [pc, #308]	@ (8001b40 <trimmingParametersRead+0x168>)
 8001a0a:	801a      	strh	r2, [r3, #0]
    dig_T2 = (calibData1[3] << 8) | calibData1[2];
 8001a0c:	7bfb      	ldrb	r3, [r7, #15]
 8001a0e:	021b      	lsls	r3, r3, #8
 8001a10:	b21a      	sxth	r2, r3
 8001a12:	7bbb      	ldrb	r3, [r7, #14]
 8001a14:	b21b      	sxth	r3, r3
 8001a16:	4313      	orrs	r3, r2
 8001a18:	b21a      	sxth	r2, r3
 8001a1a:	4b4a      	ldr	r3, [pc, #296]	@ (8001b44 <trimmingParametersRead+0x16c>)
 8001a1c:	801a      	strh	r2, [r3, #0]
    dig_T3 = (calibData1[5] << 8) | calibData1[4];
 8001a1e:	7c7b      	ldrb	r3, [r7, #17]
 8001a20:	021b      	lsls	r3, r3, #8
 8001a22:	b21a      	sxth	r2, r3
 8001a24:	7c3b      	ldrb	r3, [r7, #16]
 8001a26:	b21b      	sxth	r3, r3
 8001a28:	4313      	orrs	r3, r2
 8001a2a:	b21a      	sxth	r2, r3
 8001a2c:	4b46      	ldr	r3, [pc, #280]	@ (8001b48 <trimmingParametersRead+0x170>)
 8001a2e:	801a      	strh	r2, [r3, #0]

    dig_P1 = (calibData1[7] << 8) | calibData1[6];
 8001a30:	7cfb      	ldrb	r3, [r7, #19]
 8001a32:	021b      	lsls	r3, r3, #8
 8001a34:	b21a      	sxth	r2, r3
 8001a36:	7cbb      	ldrb	r3, [r7, #18]
 8001a38:	b21b      	sxth	r3, r3
 8001a3a:	4313      	orrs	r3, r2
 8001a3c:	b21b      	sxth	r3, r3
 8001a3e:	b29a      	uxth	r2, r3
 8001a40:	4b42      	ldr	r3, [pc, #264]	@ (8001b4c <trimmingParametersRead+0x174>)
 8001a42:	801a      	strh	r2, [r3, #0]
    dig_P2 = (calibData1[9] << 8) | calibData1[8];
 8001a44:	7d7b      	ldrb	r3, [r7, #21]
 8001a46:	021b      	lsls	r3, r3, #8
 8001a48:	b21a      	sxth	r2, r3
 8001a4a:	7d3b      	ldrb	r3, [r7, #20]
 8001a4c:	b21b      	sxth	r3, r3
 8001a4e:	4313      	orrs	r3, r2
 8001a50:	b21a      	sxth	r2, r3
 8001a52:	4b3f      	ldr	r3, [pc, #252]	@ (8001b50 <trimmingParametersRead+0x178>)
 8001a54:	801a      	strh	r2, [r3, #0]
    dig_P3 = (calibData1[11] << 8) | calibData1[10];
 8001a56:	7dfb      	ldrb	r3, [r7, #23]
 8001a58:	021b      	lsls	r3, r3, #8
 8001a5a:	b21a      	sxth	r2, r3
 8001a5c:	7dbb      	ldrb	r3, [r7, #22]
 8001a5e:	b21b      	sxth	r3, r3
 8001a60:	4313      	orrs	r3, r2
 8001a62:	b21a      	sxth	r2, r3
 8001a64:	4b3b      	ldr	r3, [pc, #236]	@ (8001b54 <trimmingParametersRead+0x17c>)
 8001a66:	801a      	strh	r2, [r3, #0]
    dig_P4 = (calibData1[13] << 8) | calibData1[12];
 8001a68:	7e7b      	ldrb	r3, [r7, #25]
 8001a6a:	021b      	lsls	r3, r3, #8
 8001a6c:	b21a      	sxth	r2, r3
 8001a6e:	7e3b      	ldrb	r3, [r7, #24]
 8001a70:	b21b      	sxth	r3, r3
 8001a72:	4313      	orrs	r3, r2
 8001a74:	b21a      	sxth	r2, r3
 8001a76:	4b38      	ldr	r3, [pc, #224]	@ (8001b58 <trimmingParametersRead+0x180>)
 8001a78:	801a      	strh	r2, [r3, #0]
    dig_P5 = (calibData1[15] << 8) | calibData1[14];
 8001a7a:	7efb      	ldrb	r3, [r7, #27]
 8001a7c:	021b      	lsls	r3, r3, #8
 8001a7e:	b21a      	sxth	r2, r3
 8001a80:	7ebb      	ldrb	r3, [r7, #26]
 8001a82:	b21b      	sxth	r3, r3
 8001a84:	4313      	orrs	r3, r2
 8001a86:	b21a      	sxth	r2, r3
 8001a88:	4b34      	ldr	r3, [pc, #208]	@ (8001b5c <trimmingParametersRead+0x184>)
 8001a8a:	801a      	strh	r2, [r3, #0]
    dig_P6 = (calibData1[17] << 8) | calibData1[16];
 8001a8c:	7f7b      	ldrb	r3, [r7, #29]
 8001a8e:	021b      	lsls	r3, r3, #8
 8001a90:	b21a      	sxth	r2, r3
 8001a92:	7f3b      	ldrb	r3, [r7, #28]
 8001a94:	b21b      	sxth	r3, r3
 8001a96:	4313      	orrs	r3, r2
 8001a98:	b21a      	sxth	r2, r3
 8001a9a:	4b31      	ldr	r3, [pc, #196]	@ (8001b60 <trimmingParametersRead+0x188>)
 8001a9c:	801a      	strh	r2, [r3, #0]
    dig_P7 = (calibData1[19] << 8) | calibData1[18];
 8001a9e:	7ffb      	ldrb	r3, [r7, #31]
 8001aa0:	021b      	lsls	r3, r3, #8
 8001aa2:	b21a      	sxth	r2, r3
 8001aa4:	7fbb      	ldrb	r3, [r7, #30]
 8001aa6:	b21b      	sxth	r3, r3
 8001aa8:	4313      	orrs	r3, r2
 8001aaa:	b21a      	sxth	r2, r3
 8001aac:	4b2d      	ldr	r3, [pc, #180]	@ (8001b64 <trimmingParametersRead+0x18c>)
 8001aae:	801a      	strh	r2, [r3, #0]
    dig_P8 = (calibData1[21] << 8) | calibData1[20];
 8001ab0:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8001ab4:	021b      	lsls	r3, r3, #8
 8001ab6:	b21a      	sxth	r2, r3
 8001ab8:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001abc:	b21b      	sxth	r3, r3
 8001abe:	4313      	orrs	r3, r2
 8001ac0:	b21a      	sxth	r2, r3
 8001ac2:	4b29      	ldr	r3, [pc, #164]	@ (8001b68 <trimmingParametersRead+0x190>)
 8001ac4:	801a      	strh	r2, [r3, #0]
    dig_P9 = (calibData1[23] << 8) | calibData1[22];
 8001ac6:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001aca:	021b      	lsls	r3, r3, #8
 8001acc:	b21a      	sxth	r2, r3
 8001ace:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8001ad2:	b21b      	sxth	r3, r3
 8001ad4:	4313      	orrs	r3, r2
 8001ad6:	b21a      	sxth	r2, r3
 8001ad8:	4b24      	ldr	r3, [pc, #144]	@ (8001b6c <trimmingParametersRead+0x194>)
 8001ada:	801a      	strh	r2, [r3, #0]

    dig_H1 = calibData1[24];
 8001adc:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001ae0:	461a      	mov	r2, r3
 8001ae2:	4b23      	ldr	r3, [pc, #140]	@ (8001b70 <trimmingParametersRead+0x198>)
 8001ae4:	801a      	strh	r2, [r3, #0]
    dig_H2 = (calibData2[1] << 8) | calibData2[0];
 8001ae6:	797b      	ldrb	r3, [r7, #5]
 8001ae8:	021b      	lsls	r3, r3, #8
 8001aea:	b21a      	sxth	r2, r3
 8001aec:	793b      	ldrb	r3, [r7, #4]
 8001aee:	b21b      	sxth	r3, r3
 8001af0:	4313      	orrs	r3, r2
 8001af2:	b21a      	sxth	r2, r3
 8001af4:	4b1f      	ldr	r3, [pc, #124]	@ (8001b74 <trimmingParametersRead+0x19c>)
 8001af6:	801a      	strh	r2, [r3, #0]
    dig_H3 = calibData2[2];
 8001af8:	79bb      	ldrb	r3, [r7, #6]
 8001afa:	461a      	mov	r2, r3
 8001afc:	4b1e      	ldr	r3, [pc, #120]	@ (8001b78 <trimmingParametersRead+0x1a0>)
 8001afe:	801a      	strh	r2, [r3, #0]
    dig_H4 = (calibData2[3] << 4) | (calibData2[4] & 0x0F);
 8001b00:	79fb      	ldrb	r3, [r7, #7]
 8001b02:	011b      	lsls	r3, r3, #4
 8001b04:	b21a      	sxth	r2, r3
 8001b06:	7a3b      	ldrb	r3, [r7, #8]
 8001b08:	b21b      	sxth	r3, r3
 8001b0a:	f003 030f 	and.w	r3, r3, #15
 8001b0e:	b21b      	sxth	r3, r3
 8001b10:	4313      	orrs	r3, r2
 8001b12:	b21a      	sxth	r2, r3
 8001b14:	4b19      	ldr	r3, [pc, #100]	@ (8001b7c <trimmingParametersRead+0x1a4>)
 8001b16:	801a      	strh	r2, [r3, #0]
    dig_H5 = (calibData2[4] << 4) | (calibData2[5] >> 4);
 8001b18:	7a3b      	ldrb	r3, [r7, #8]
 8001b1a:	011b      	lsls	r3, r3, #4
 8001b1c:	b21a      	sxth	r2, r3
 8001b1e:	7a7b      	ldrb	r3, [r7, #9]
 8001b20:	091b      	lsrs	r3, r3, #4
 8001b22:	b2db      	uxtb	r3, r3
 8001b24:	b21b      	sxth	r3, r3
 8001b26:	4313      	orrs	r3, r2
 8001b28:	b21a      	sxth	r2, r3
 8001b2a:	4b15      	ldr	r3, [pc, #84]	@ (8001b80 <trimmingParametersRead+0x1a8>)
 8001b2c:	801a      	strh	r2, [r3, #0]
    dig_H6 = calibData2[6];
 8001b2e:	7abb      	ldrb	r3, [r7, #10]
 8001b30:	b21a      	sxth	r2, r3
 8001b32:	4b14      	ldr	r3, [pc, #80]	@ (8001b84 <trimmingParametersRead+0x1ac>)
 8001b34:	801a      	strh	r2, [r3, #0]
}
 8001b36:	bf00      	nop
 8001b38:	3728      	adds	r7, #40	@ 0x28
 8001b3a:	46bd      	mov	sp, r7
 8001b3c:	bd80      	pop	{r7, pc}
 8001b3e:	bf00      	nop
 8001b40:	20000814 	.word	0x20000814
 8001b44:	2000081c 	.word	0x2000081c
 8001b48:	2000081e 	.word	0x2000081e
 8001b4c:	20000816 	.word	0x20000816
 8001b50:	20000820 	.word	0x20000820
 8001b54:	20000822 	.word	0x20000822
 8001b58:	20000824 	.word	0x20000824
 8001b5c:	20000826 	.word	0x20000826
 8001b60:	20000828 	.word	0x20000828
 8001b64:	2000082a 	.word	0x2000082a
 8001b68:	2000082c 	.word	0x2000082c
 8001b6c:	2000082e 	.word	0x2000082e
 8001b70:	20000818 	.word	0x20000818
 8001b74:	20000830 	.word	0x20000830
 8001b78:	2000081a 	.word	0x2000081a
 8001b7c:	20000832 	.word	0x20000832
 8001b80:	20000834 	.word	0x20000834
 8001b84:	20000836 	.word	0x20000836

08001b88 <BME280_init>:

// Function to initialize the BME280 sensor
void BME280_init(void)
{
 8001b88:	b580      	push	{r7, lr}
 8001b8a:	b082      	sub	sp, #8
 8001b8c:	af00      	add	r7, sp, #0
    // Read trimming parameters from the sensor
    trimmingParametersRead();
 8001b8e:	f7ff ff23 	bl	80019d8 <trimmingParametersRead>
    /*
    5.4.2 The "reset" register contains the soft reset word reset[7:0].
    If the value 0xB6 is written to the register, the device is reset using the complete power-on-reset procedure.
    The readout value is 0x00.
    */
    uint8_t resetSeq = 0xB6;
 8001b92:	23b6      	movs	r3, #182	@ 0xb6
 8001b94:	71fb      	strb	r3, [r7, #7]
    uint8_t ctrlHum = 0x01;
 8001b96:	2301      	movs	r3, #1
 8001b98:	71bb      	strb	r3, [r7, #6]
    uint8_t ctrlMeas = 0xA3; // 0b10100011 in hexadecimal
 8001b9a:	23a3      	movs	r3, #163	@ 0xa3
 8001b9c:	717b      	strb	r3, [r7, #5]
    uint8_t config = 0x10;   // 0b00010000 in hexadecimal
 8001b9e:	2310      	movs	r3, #16
 8001ba0:	713b      	strb	r3, [r7, #4]

    // Write reset sequence to the reset register
    SPI_Write(RESET_REG, &resetSeq, CMDWRITESIZE);
 8001ba2:	1dfb      	adds	r3, r7, #7
 8001ba4:	2201      	movs	r2, #1
 8001ba6:	4619      	mov	r1, r3
 8001ba8:	20e0      	movs	r0, #224	@ 0xe0
 8001baa:	f7ff feb9 	bl	8001920 <SPI_Write>
    HAL_Delay(BME_HAL_DELAY);
 8001bae:	2064      	movs	r0, #100	@ 0x64
 8001bb0:	f000 fda6 	bl	8002700 <HAL_Delay>

    // Write control settings to the control registers
    SPI_Write(CTRL_HUM, &ctrlHum, CMDWRITESIZE);
 8001bb4:	1dbb      	adds	r3, r7, #6
 8001bb6:	2201      	movs	r2, #1
 8001bb8:	4619      	mov	r1, r3
 8001bba:	20f2      	movs	r0, #242	@ 0xf2
 8001bbc:	f7ff feb0 	bl	8001920 <SPI_Write>
    HAL_Delay(BME_HAL_DELAY);
 8001bc0:	2064      	movs	r0, #100	@ 0x64
 8001bc2:	f000 fd9d 	bl	8002700 <HAL_Delay>

    SPI_Write(CTRL_MEAS, &ctrlMeas, CMDWRITESIZE);
 8001bc6:	1d7b      	adds	r3, r7, #5
 8001bc8:	2201      	movs	r2, #1
 8001bca:	4619      	mov	r1, r3
 8001bcc:	20f4      	movs	r0, #244	@ 0xf4
 8001bce:	f7ff fea7 	bl	8001920 <SPI_Write>
    HAL_Delay(BME_HAL_DELAY);
 8001bd2:	2064      	movs	r0, #100	@ 0x64
 8001bd4:	f000 fd94 	bl	8002700 <HAL_Delay>

    SPI_Write(CONFIG_REG, &config, CMDWRITESIZE);
 8001bd8:	1d3b      	adds	r3, r7, #4
 8001bda:	2201      	movs	r2, #1
 8001bdc:	4619      	mov	r1, r3
 8001bde:	20f5      	movs	r0, #245	@ 0xf5
 8001be0:	f7ff fe9e 	bl	8001920 <SPI_Write>
    HAL_Delay(BME_HAL_DELAY);
 8001be4:	2064      	movs	r0, #100	@ 0x64
 8001be6:	f000 fd8b 	bl	8002700 <HAL_Delay>
}
 8001bea:	bf00      	nop
 8001bec:	3708      	adds	r7, #8
 8001bee:	46bd      	mov	sp, r7
 8001bf0:	bd80      	pop	{r7, pc}
	...

08001bf4 <BME280_compensate_T_int32>:
// Returns temperature in DegC, resolution is 0.01 DegC. Output value of 5123 equals 51.23 DegC.
static BME280_S32_t t_fine; // t_fine carries fine temperature as global value

// Temperature compensation formula taken from datasheet (please check page 25/60 for reference).
static BME280_S32_t BME280_compensate_T_int32(BME280_S32_t adc_T)
{
 8001bf4:	b480      	push	{r7}
 8001bf6:	b087      	sub	sp, #28
 8001bf8:	af00      	add	r7, sp, #0
 8001bfa:	6078      	str	r0, [r7, #4]
    BME280_S32_t var1, var2, T;
    var1 = ((((adc_T >> 3) - ((BME280_S32_t)dig_T1 << 1))) * ((BME280_S32_t)dig_T2)) >> 11;
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	10da      	asrs	r2, r3, #3
 8001c00:	4b19      	ldr	r3, [pc, #100]	@ (8001c68 <BME280_compensate_T_int32+0x74>)
 8001c02:	881b      	ldrh	r3, [r3, #0]
 8001c04:	005b      	lsls	r3, r3, #1
 8001c06:	1ad3      	subs	r3, r2, r3
 8001c08:	4a18      	ldr	r2, [pc, #96]	@ (8001c6c <BME280_compensate_T_int32+0x78>)
 8001c0a:	f9b2 2000 	ldrsh.w	r2, [r2]
 8001c0e:	fb02 f303 	mul.w	r3, r2, r3
 8001c12:	12db      	asrs	r3, r3, #11
 8001c14:	617b      	str	r3, [r7, #20]
    var2 = (((((adc_T >> 4) - ((BME280_S32_t)dig_T1)) * ((adc_T >> 4) - ((BME280_S32_t)dig_T1))) >> 12) * ((BME280_S32_t)dig_T3)) >> 14;
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	111b      	asrs	r3, r3, #4
 8001c1a:	4a13      	ldr	r2, [pc, #76]	@ (8001c68 <BME280_compensate_T_int32+0x74>)
 8001c1c:	8812      	ldrh	r2, [r2, #0]
 8001c1e:	1a9b      	subs	r3, r3, r2
 8001c20:	687a      	ldr	r2, [r7, #4]
 8001c22:	1112      	asrs	r2, r2, #4
 8001c24:	4910      	ldr	r1, [pc, #64]	@ (8001c68 <BME280_compensate_T_int32+0x74>)
 8001c26:	8809      	ldrh	r1, [r1, #0]
 8001c28:	1a52      	subs	r2, r2, r1
 8001c2a:	fb02 f303 	mul.w	r3, r2, r3
 8001c2e:	131b      	asrs	r3, r3, #12
 8001c30:	4a0f      	ldr	r2, [pc, #60]	@ (8001c70 <BME280_compensate_T_int32+0x7c>)
 8001c32:	f9b2 2000 	ldrsh.w	r2, [r2]
 8001c36:	fb02 f303 	mul.w	r3, r2, r3
 8001c3a:	139b      	asrs	r3, r3, #14
 8001c3c:	613b      	str	r3, [r7, #16]
    t_fine = var1 + var2;
 8001c3e:	697a      	ldr	r2, [r7, #20]
 8001c40:	693b      	ldr	r3, [r7, #16]
 8001c42:	4413      	add	r3, r2
 8001c44:	4a0b      	ldr	r2, [pc, #44]	@ (8001c74 <BME280_compensate_T_int32+0x80>)
 8001c46:	6013      	str	r3, [r2, #0]
    T = (t_fine * 5 + 128) >> 8;
 8001c48:	4b0a      	ldr	r3, [pc, #40]	@ (8001c74 <BME280_compensate_T_int32+0x80>)
 8001c4a:	681a      	ldr	r2, [r3, #0]
 8001c4c:	4613      	mov	r3, r2
 8001c4e:	009b      	lsls	r3, r3, #2
 8001c50:	4413      	add	r3, r2
 8001c52:	3380      	adds	r3, #128	@ 0x80
 8001c54:	121b      	asrs	r3, r3, #8
 8001c56:	60fb      	str	r3, [r7, #12]
    return T;
 8001c58:	68fb      	ldr	r3, [r7, #12]
}
 8001c5a:	4618      	mov	r0, r3
 8001c5c:	371c      	adds	r7, #28
 8001c5e:	46bd      	mov	sp, r7
 8001c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c64:	4770      	bx	lr
 8001c66:	bf00      	nop
 8001c68:	20000814 	.word	0x20000814
 8001c6c:	2000081c 	.word	0x2000081c
 8001c70:	2000081e 	.word	0x2000081e
 8001c74:	20000848 	.word	0x20000848

08001c78 <bme280_compensate_H_int32>:

// Humidity compensation formula taken from datasheet (please check page 25/60 for reference).
// Returns humidity in %RH as unsigned 32 bit integer in Q22.10 format (22 integer and 10 fractional bits).
// Output value of 47445 represents 47445/1024 = 46.333 %RH.
static BME280_U32_t bme280_compensate_H_int32(BME280_S32_t adc_H)
{
 8001c78:	b480      	push	{r7}
 8001c7a:	b085      	sub	sp, #20
 8001c7c:	af00      	add	r7, sp, #0
 8001c7e:	6078      	str	r0, [r7, #4]
    BME280_S32_t v_x1_u32r;
    v_x1_u32r = (t_fine - ((BME280_S32_t)76800));
 8001c80:	4b2c      	ldr	r3, [pc, #176]	@ (8001d34 <bme280_compensate_H_int32+0xbc>)
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	f5a3 3396 	sub.w	r3, r3, #76800	@ 0x12c00
 8001c88:	60fb      	str	r3, [r7, #12]
    v_x1_u32r = (((((adc_H << 14) - (((BME280_S32_t)dig_H4) << 20) - (((BME280_S32_t)dig_H5) * v_x1_u32r)) + ((BME280_S32_t)16384)) >> 15) * (((((((v_x1_u32r * ((BME280_S32_t)dig_H6)) >> 10) * (((v_x1_u32r * ((BME280_S32_t)dig_H3)) >> 11) + ((BME280_S32_t)32768))) >> 10) + ((BME280_S32_t)2097152)) * ((BME280_S32_t)dig_H2) + 8192) >> 14));
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	039a      	lsls	r2, r3, #14
 8001c8e:	4b2a      	ldr	r3, [pc, #168]	@ (8001d38 <bme280_compensate_H_int32+0xc0>)
 8001c90:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001c94:	051b      	lsls	r3, r3, #20
 8001c96:	1ad2      	subs	r2, r2, r3
 8001c98:	4b28      	ldr	r3, [pc, #160]	@ (8001d3c <bme280_compensate_H_int32+0xc4>)
 8001c9a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001c9e:	4619      	mov	r1, r3
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	fb01 f303 	mul.w	r3, r1, r3
 8001ca6:	1ad3      	subs	r3, r2, r3
 8001ca8:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8001cac:	13db      	asrs	r3, r3, #15
 8001cae:	4a24      	ldr	r2, [pc, #144]	@ (8001d40 <bme280_compensate_H_int32+0xc8>)
 8001cb0:	f9b2 2000 	ldrsh.w	r2, [r2]
 8001cb4:	4611      	mov	r1, r2
 8001cb6:	68fa      	ldr	r2, [r7, #12]
 8001cb8:	fb01 f202 	mul.w	r2, r1, r2
 8001cbc:	1292      	asrs	r2, r2, #10
 8001cbe:	4921      	ldr	r1, [pc, #132]	@ (8001d44 <bme280_compensate_H_int32+0xcc>)
 8001cc0:	8809      	ldrh	r1, [r1, #0]
 8001cc2:	4608      	mov	r0, r1
 8001cc4:	68f9      	ldr	r1, [r7, #12]
 8001cc6:	fb00 f101 	mul.w	r1, r0, r1
 8001cca:	12c9      	asrs	r1, r1, #11
 8001ccc:	f501 4100 	add.w	r1, r1, #32768	@ 0x8000
 8001cd0:	fb01 f202 	mul.w	r2, r1, r2
 8001cd4:	1292      	asrs	r2, r2, #10
 8001cd6:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
 8001cda:	491b      	ldr	r1, [pc, #108]	@ (8001d48 <bme280_compensate_H_int32+0xd0>)
 8001cdc:	f9b1 1000 	ldrsh.w	r1, [r1]
 8001ce0:	fb01 f202 	mul.w	r2, r1, r2
 8001ce4:	f502 5200 	add.w	r2, r2, #8192	@ 0x2000
 8001ce8:	1392      	asrs	r2, r2, #14
 8001cea:	fb02 f303 	mul.w	r3, r2, r3
 8001cee:	60fb      	str	r3, [r7, #12]
    v_x1_u32r = (v_x1_u32r - (((((v_x1_u32r >> 15) * (v_x1_u32r >> 15)) >> 7) * ((BME280_S32_t)dig_H1)) >> 4));
 8001cf0:	68fb      	ldr	r3, [r7, #12]
 8001cf2:	13db      	asrs	r3, r3, #15
 8001cf4:	68fa      	ldr	r2, [r7, #12]
 8001cf6:	13d2      	asrs	r2, r2, #15
 8001cf8:	fb02 f303 	mul.w	r3, r2, r3
 8001cfc:	11db      	asrs	r3, r3, #7
 8001cfe:	4a13      	ldr	r2, [pc, #76]	@ (8001d4c <bme280_compensate_H_int32+0xd4>)
 8001d00:	8812      	ldrh	r2, [r2, #0]
 8001d02:	fb02 f303 	mul.w	r3, r2, r3
 8001d06:	111b      	asrs	r3, r3, #4
 8001d08:	68fa      	ldr	r2, [r7, #12]
 8001d0a:	1ad3      	subs	r3, r2, r3
 8001d0c:	60fb      	str	r3, [r7, #12]
    v_x1_u32r = (v_x1_u32r < 0 ? 0 : v_x1_u32r);
 8001d0e:	68fb      	ldr	r3, [r7, #12]
 8001d10:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8001d14:	60fb      	str	r3, [r7, #12]
    v_x1_u32r = (v_x1_u32r > 419430400 ? 419430400 : v_x1_u32r);
 8001d16:	68fb      	ldr	r3, [r7, #12]
 8001d18:	f1b3 5fc8 	cmp.w	r3, #419430400	@ 0x19000000
 8001d1c:	bfa8      	it	ge
 8001d1e:	f04f 53c8 	movge.w	r3, #419430400	@ 0x19000000
 8001d22:	60fb      	str	r3, [r7, #12]
    return (BME280_U32_t)(v_x1_u32r >> 12);
 8001d24:	68fb      	ldr	r3, [r7, #12]
 8001d26:	131b      	asrs	r3, r3, #12
}
 8001d28:	4618      	mov	r0, r3
 8001d2a:	3714      	adds	r7, #20
 8001d2c:	46bd      	mov	sp, r7
 8001d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d32:	4770      	bx	lr
 8001d34:	20000848 	.word	0x20000848
 8001d38:	20000832 	.word	0x20000832
 8001d3c:	20000834 	.word	0x20000834
 8001d40:	20000836 	.word	0x20000836
 8001d44:	2000081a 	.word	0x2000081a
 8001d48:	20000830 	.word	0x20000830
 8001d4c:	20000818 	.word	0x20000818

08001d50 <BME280_read>:
{
    return hum;
}

static uint8_t BME280_read(void)
{
 8001d50:	b580      	push	{r7, lr}
 8001d52:	b086      	sub	sp, #24
 8001d54:	af00      	add	r7, sp, #0
    uint8_t sensorData[8];
    uint8_t chipID;

    SPI_Read(CHIPIDREG, &chipID, MEMADDRESSSIZE);
 8001d56:	1dfb      	adds	r3, r7, #7
 8001d58:	2201      	movs	r2, #1
 8001d5a:	4619      	mov	r1, r3
 8001d5c:	20d0      	movs	r0, #208	@ 0xd0
 8001d5e:	f7ff fe0d 	bl	800197c <SPI_Read>

    if (chipID == 0x60)
 8001d62:	79fb      	ldrb	r3, [r7, #7]
 8001d64:	2b60      	cmp	r3, #96	@ 0x60
 8001d66:	d128      	bne.n	8001dba <BME280_read+0x6a>
    {
        for (int i = 0; i <= 2; i++)
 8001d68:	2300      	movs	r3, #0
 8001d6a:	617b      	str	r3, [r7, #20]
 8001d6c:	e008      	b.n	8001d80 <BME280_read+0x30>
        {
            BSP_LED_Toggle(LED2); // sensor ID OK
 8001d6e:	2001      	movs	r0, #1
 8001d70:	f000 fc3a 	bl	80025e8 <BSP_LED_Toggle>
            HAL_Delay(100);
 8001d74:	2064      	movs	r0, #100	@ 0x64
 8001d76:	f000 fcc3 	bl	8002700 <HAL_Delay>
        for (int i = 0; i <= 2; i++)
 8001d7a:	697b      	ldr	r3, [r7, #20]
 8001d7c:	3301      	adds	r3, #1
 8001d7e:	617b      	str	r3, [r7, #20]
 8001d80:	697b      	ldr	r3, [r7, #20]
 8001d82:	2b02      	cmp	r3, #2
 8001d84:	ddf3      	ble.n	8001d6e <BME280_read+0x1e>
        }

        SPI_Read(RAWDATAREG1, sensorData, RAWDATASIZE);
 8001d86:	f107 0308 	add.w	r3, r7, #8
 8001d8a:	2208      	movs	r2, #8
 8001d8c:	4619      	mov	r1, r3
 8001d8e:	20f7      	movs	r0, #247	@ 0xf7
 8001d90:	f7ff fdf4 	bl	800197c <SPI_Read>

        /* Data readout is done by starting a burst read from 0xF7 to 0xFC (temperature and pressure) or from 0xF7 to 0xFE
         * (temperature, pressure and humidity). The data are read out in an unsigned 20-bit format both for pressure and
         * for temperature and in an unsigned 16-bit format for humidity. */

        tADC = (sensorData[3] << 12) | (sensorData[4] << 4) | (sensorData[5] >> 4);
 8001d94:	7afb      	ldrb	r3, [r7, #11]
 8001d96:	031a      	lsls	r2, r3, #12
 8001d98:	7b3b      	ldrb	r3, [r7, #12]
 8001d9a:	011b      	lsls	r3, r3, #4
 8001d9c:	4313      	orrs	r3, r2
 8001d9e:	7b7a      	ldrb	r2, [r7, #13]
 8001da0:	0912      	lsrs	r2, r2, #4
 8001da2:	b2d2      	uxtb	r2, r2
 8001da4:	4313      	orrs	r3, r2
 8001da6:	4a0f      	ldr	r2, [pc, #60]	@ (8001de4 <BME280_read+0x94>)
 8001da8:	6013      	str	r3, [r2, #0]
        hADC = (sensorData[6] << 8) | sensorData[7];
 8001daa:	7bbb      	ldrb	r3, [r7, #14]
 8001dac:	021b      	lsls	r3, r3, #8
 8001dae:	7bfa      	ldrb	r2, [r7, #15]
 8001db0:	4313      	orrs	r3, r2
 8001db2:	4a0d      	ldr	r2, [pc, #52]	@ (8001de8 <BME280_read+0x98>)
 8001db4:	6013      	str	r3, [r2, #0]

        return 0;
 8001db6:	2300      	movs	r3, #0
 8001db8:	e00f      	b.n	8001dda <BME280_read+0x8a>
    }
    else
    {
        for (int i = 0; i <= 2; i++)
 8001dba:	2300      	movs	r3, #0
 8001dbc:	613b      	str	r3, [r7, #16]
 8001dbe:	e008      	b.n	8001dd2 <BME280_read+0x82>
        {
            BSP_LED_Toggle(LED3); // sensor ID ERROR
 8001dc0:	2002      	movs	r0, #2
 8001dc2:	f000 fc11 	bl	80025e8 <BSP_LED_Toggle>
            HAL_Delay(100);
 8001dc6:	2064      	movs	r0, #100	@ 0x64
 8001dc8:	f000 fc9a 	bl	8002700 <HAL_Delay>
        for (int i = 0; i <= 2; i++)
 8001dcc:	693b      	ldr	r3, [r7, #16]
 8001dce:	3301      	adds	r3, #1
 8001dd0:	613b      	str	r3, [r7, #16]
 8001dd2:	693b      	ldr	r3, [r7, #16]
 8001dd4:	2b02      	cmp	r3, #2
 8001dd6:	ddf3      	ble.n	8001dc0 <BME280_read+0x70>
        }

        return 1;
 8001dd8:	2301      	movs	r3, #1
    }
}
 8001dda:	4618      	mov	r0, r3
 8001ddc:	3718      	adds	r7, #24
 8001dde:	46bd      	mov	sp, r7
 8001de0:	bd80      	pop	{r7, pc}
 8001de2:	bf00      	nop
 8001de4:	20000838 	.word	0x20000838
 8001de8:	2000083c 	.word	0x2000083c

08001dec <BME280_calculate>:

void BME280_calculate(void)
{
 8001dec:	b5b0      	push	{r4, r5, r7, lr}
 8001dee:	ed2d 8b02 	vpush	{d8}
 8001df2:	b0a4      	sub	sp, #144	@ 0x90
 8001df4:	af00      	add	r7, sp, #0
    if (BME280_read() == 0)
 8001df6:	f7ff ffab 	bl	8001d50 <BME280_read>
 8001dfa:	4603      	mov	r3, r0
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	f040 819a 	bne.w	8002136 <BME280_calculate+0x34a>
    {
        temp = BME280_compensate_T_int32(tADC) / 100.0;
 8001e02:	4bdb      	ldr	r3, [pc, #876]	@ (8002170 <BME280_calculate+0x384>)
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	4618      	mov	r0, r3
 8001e08:	f7ff fef4 	bl	8001bf4 <BME280_compensate_T_int32>
 8001e0c:	4603      	mov	r3, r0
 8001e0e:	4618      	mov	r0, r3
 8001e10:	f7fe fb46 	bl	80004a0 <__aeabi_i2d>
 8001e14:	f04f 0200 	mov.w	r2, #0
 8001e18:	4bd6      	ldr	r3, [pc, #856]	@ (8002174 <BME280_calculate+0x388>)
 8001e1a:	f7fe fcd5 	bl	80007c8 <__aeabi_ddiv>
 8001e1e:	4602      	mov	r2, r0
 8001e20:	460b      	mov	r3, r1
 8001e22:	4610      	mov	r0, r2
 8001e24:	4619      	mov	r1, r3
 8001e26:	f7fe fdb7 	bl	8000998 <__aeabi_d2f>
 8001e2a:	4603      	mov	r3, r0
 8001e2c:	4ad2      	ldr	r2, [pc, #840]	@ (8002178 <BME280_calculate+0x38c>)
 8001e2e:	6013      	str	r3, [r2, #0]
        hum = bme280_compensate_H_int32(hADC) / 1024.0;
 8001e30:	4bd2      	ldr	r3, [pc, #840]	@ (800217c <BME280_calculate+0x390>)
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	4618      	mov	r0, r3
 8001e36:	f7ff ff1f 	bl	8001c78 <bme280_compensate_H_int32>
 8001e3a:	4603      	mov	r3, r0
 8001e3c:	4618      	mov	r0, r3
 8001e3e:	f7fe fb1f 	bl	8000480 <__aeabi_ui2d>
 8001e42:	f04f 0200 	mov.w	r2, #0
 8001e46:	4bce      	ldr	r3, [pc, #824]	@ (8002180 <BME280_calculate+0x394>)
 8001e48:	f7fe fcbe 	bl	80007c8 <__aeabi_ddiv>
 8001e4c:	4602      	mov	r2, r0
 8001e4e:	460b      	mov	r3, r1
 8001e50:	4610      	mov	r0, r2
 8001e52:	4619      	mov	r1, r3
 8001e54:	f7fe fda0 	bl	8000998 <__aeabi_d2f>
 8001e58:	4603      	mov	r3, r0
 8001e5a:	4aca      	ldr	r2, [pc, #808]	@ (8002184 <BME280_calculate+0x398>)
 8001e5c:	6013      	str	r3, [r2, #0]

        uint8_t message[50];

        // Notify that the device is ready
        strcpy((char *)message, "Device ready, going to transfer data via UART.\r\n");
 8001e5e:	1d3b      	adds	r3, r7, #4
 8001e60:	4ac9      	ldr	r2, [pc, #804]	@ (8002188 <BME280_calculate+0x39c>)
 8001e62:	461c      	mov	r4, r3
 8001e64:	4615      	mov	r5, r2
 8001e66:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001e68:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001e6a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001e6c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001e6e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001e70:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001e72:	682b      	ldr	r3, [r5, #0]
 8001e74:	7023      	strb	r3, [r4, #0]
        uartSendString(message);
 8001e76:	1d3b      	adds	r3, r7, #4
 8001e78:	4618      	mov	r0, r3
 8001e7a:	f000 fb39 	bl	80024f0 <uartSendString>

        // Send temperature data
        strcpy((char *)message, "Temperature: ");
 8001e7e:	1d3b      	adds	r3, r7, #4
 8001e80:	4ac2      	ldr	r2, [pc, #776]	@ (800218c <BME280_calculate+0x3a0>)
 8001e82:	461c      	mov	r4, r3
 8001e84:	4613      	mov	r3, r2
 8001e86:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001e88:	c407      	stmia	r4!, {r0, r1, r2}
 8001e8a:	8023      	strh	r3, [r4, #0]
        char tempStr[20];
        int intPart = (int)temp;
 8001e8c:	4bba      	ldr	r3, [pc, #744]	@ (8002178 <BME280_calculate+0x38c>)
 8001e8e:	edd3 7a00 	vldr	s15, [r3]
 8001e92:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001e96:	ee17 3a90 	vmov	r3, s15
 8001e9a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
        int fracPart = (int)((temp - intPart) * 100);
 8001e9e:	4bb6      	ldr	r3, [pc, #728]	@ (8002178 <BME280_calculate+0x38c>)
 8001ea0:	ed93 7a00 	vldr	s14, [r3]
 8001ea4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001ea8:	ee07 3a90 	vmov	s15, r3
 8001eac:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001eb0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001eb4:	ed9f 7ab6 	vldr	s14, [pc, #728]	@ 8002190 <BME280_calculate+0x3a4>
 8001eb8:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001ebc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001ec0:	ee17 3a90 	vmov	r3, s15
 8001ec4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
        itoa(intPart, tempStr, 10);
 8001ec8:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8001ecc:	220a      	movs	r2, #10
 8001ece:	4619      	mov	r1, r3
 8001ed0:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 8001ed4:	f004 feab 	bl	8006c2e <itoa>
        strcat((char *)message, tempStr);
 8001ed8:	f107 0274 	add.w	r2, r7, #116	@ 0x74
 8001edc:	1d3b      	adds	r3, r7, #4
 8001ede:	4611      	mov	r1, r2
 8001ee0:	4618      	mov	r0, r3
 8001ee2:	f004 fef1 	bl	8006cc8 <strcat>
        strcat((char *)message, ".");
 8001ee6:	1d3b      	adds	r3, r7, #4
 8001ee8:	4618      	mov	r0, r3
 8001eea:	f7fe f97f 	bl	80001ec <strlen>
 8001eee:	4603      	mov	r3, r0
 8001ef0:	461a      	mov	r2, r3
 8001ef2:	1d3b      	adds	r3, r7, #4
 8001ef4:	4413      	add	r3, r2
 8001ef6:	49a7      	ldr	r1, [pc, #668]	@ (8002194 <BME280_calculate+0x3a8>)
 8001ef8:	461a      	mov	r2, r3
 8001efa:	460b      	mov	r3, r1
 8001efc:	881b      	ldrh	r3, [r3, #0]
 8001efe:	8013      	strh	r3, [r2, #0]
        itoa(fracPart, tempStr, 10);
 8001f00:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8001f04:	220a      	movs	r2, #10
 8001f06:	4619      	mov	r1, r3
 8001f08:	f8d7 0088 	ldr.w	r0, [r7, #136]	@ 0x88
 8001f0c:	f004 fe8f 	bl	8006c2e <itoa>
        strcat((char *)message, tempStr);
 8001f10:	f107 0274 	add.w	r2, r7, #116	@ 0x74
 8001f14:	1d3b      	adds	r3, r7, #4
 8001f16:	4611      	mov	r1, r2
 8001f18:	4618      	mov	r0, r3
 8001f1a:	f004 fed5 	bl	8006cc8 <strcat>
        strcat((char *)message, " C\r\n");
 8001f1e:	1d3b      	adds	r3, r7, #4
 8001f20:	4618      	mov	r0, r3
 8001f22:	f7fe f963 	bl	80001ec <strlen>
 8001f26:	4603      	mov	r3, r0
 8001f28:	461a      	mov	r2, r3
 8001f2a:	1d3b      	adds	r3, r7, #4
 8001f2c:	4413      	add	r3, r2
 8001f2e:	4a9a      	ldr	r2, [pc, #616]	@ (8002198 <BME280_calculate+0x3ac>)
 8001f30:	6810      	ldr	r0, [r2, #0]
 8001f32:	6018      	str	r0, [r3, #0]
 8001f34:	7912      	ldrb	r2, [r2, #4]
 8001f36:	711a      	strb	r2, [r3, #4]
        uartSendString(message);
 8001f38:	1d3b      	adds	r3, r7, #4
 8001f3a:	4618      	mov	r0, r3
 8001f3c:	f000 fad8 	bl	80024f0 <uartSendString>

        // Send humidity data
        strcpy((char *)message, "Humidity: ");
 8001f40:	1d3b      	adds	r3, r7, #4
 8001f42:	4a96      	ldr	r2, [pc, #600]	@ (800219c <BME280_calculate+0x3b0>)
 8001f44:	ca07      	ldmia	r2, {r0, r1, r2}
 8001f46:	c303      	stmia	r3!, {r0, r1}
 8001f48:	801a      	strh	r2, [r3, #0]
 8001f4a:	3302      	adds	r3, #2
 8001f4c:	0c12      	lsrs	r2, r2, #16
 8001f4e:	701a      	strb	r2, [r3, #0]
        char humStr[20];
        intPart = (int)hum;
 8001f50:	4b8c      	ldr	r3, [pc, #560]	@ (8002184 <BME280_calculate+0x398>)
 8001f52:	edd3 7a00 	vldr	s15, [r3]
 8001f56:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001f5a:	ee17 3a90 	vmov	r3, s15
 8001f5e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
        fracPart = (int)((hum - intPart) * 100);
 8001f62:	4b88      	ldr	r3, [pc, #544]	@ (8002184 <BME280_calculate+0x398>)
 8001f64:	ed93 7a00 	vldr	s14, [r3]
 8001f68:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001f6c:	ee07 3a90 	vmov	s15, r3
 8001f70:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001f74:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001f78:	ed9f 7a85 	vldr	s14, [pc, #532]	@ 8002190 <BME280_calculate+0x3a4>
 8001f7c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001f80:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001f84:	ee17 3a90 	vmov	r3, s15
 8001f88:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
        itoa(intPart, humStr, 10);
 8001f8c:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8001f90:	220a      	movs	r2, #10
 8001f92:	4619      	mov	r1, r3
 8001f94:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 8001f98:	f004 fe49 	bl	8006c2e <itoa>
        strcat((char *)message, humStr);
 8001f9c:	f107 0260 	add.w	r2, r7, #96	@ 0x60
 8001fa0:	1d3b      	adds	r3, r7, #4
 8001fa2:	4611      	mov	r1, r2
 8001fa4:	4618      	mov	r0, r3
 8001fa6:	f004 fe8f 	bl	8006cc8 <strcat>
        strcat((char *)message, ".");
 8001faa:	1d3b      	adds	r3, r7, #4
 8001fac:	4618      	mov	r0, r3
 8001fae:	f7fe f91d 	bl	80001ec <strlen>
 8001fb2:	4603      	mov	r3, r0
 8001fb4:	461a      	mov	r2, r3
 8001fb6:	1d3b      	adds	r3, r7, #4
 8001fb8:	4413      	add	r3, r2
 8001fba:	4976      	ldr	r1, [pc, #472]	@ (8002194 <BME280_calculate+0x3a8>)
 8001fbc:	461a      	mov	r2, r3
 8001fbe:	460b      	mov	r3, r1
 8001fc0:	881b      	ldrh	r3, [r3, #0]
 8001fc2:	8013      	strh	r3, [r2, #0]
        itoa(fracPart, humStr, 10);
 8001fc4:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8001fc8:	220a      	movs	r2, #10
 8001fca:	4619      	mov	r1, r3
 8001fcc:	f8d7 0088 	ldr.w	r0, [r7, #136]	@ 0x88
 8001fd0:	f004 fe2d 	bl	8006c2e <itoa>
        strcat((char *)message, humStr);
 8001fd4:	f107 0260 	add.w	r2, r7, #96	@ 0x60
 8001fd8:	1d3b      	adds	r3, r7, #4
 8001fda:	4611      	mov	r1, r2
 8001fdc:	4618      	mov	r0, r3
 8001fde:	f004 fe73 	bl	8006cc8 <strcat>
        strcat((char *)message, " %\r\n");
 8001fe2:	1d3b      	adds	r3, r7, #4
 8001fe4:	4618      	mov	r0, r3
 8001fe6:	f7fe f901 	bl	80001ec <strlen>
 8001fea:	4603      	mov	r3, r0
 8001fec:	461a      	mov	r2, r3
 8001fee:	1d3b      	adds	r3, r7, #4
 8001ff0:	4413      	add	r3, r2
 8001ff2:	4a6b      	ldr	r2, [pc, #428]	@ (80021a0 <BME280_calculate+0x3b4>)
 8001ff4:	6810      	ldr	r0, [r2, #0]
 8001ff6:	6018      	str	r0, [r3, #0]
 8001ff8:	7912      	ldrb	r2, [r2, #4]
 8001ffa:	711a      	strb	r2, [r3, #4]
        uartSendString(message);
 8001ffc:	1d3b      	adds	r3, r7, #4
 8001ffe:	4618      	mov	r0, r3
 8002000:	f000 fa76 	bl	80024f0 <uartSendString>

        // Prepare temperature string for LCD
        char lcdTempStr[20];
        itoa((int)temp, lcdTempStr, 10);
 8002004:	4b5c      	ldr	r3, [pc, #368]	@ (8002178 <BME280_calculate+0x38c>)
 8002006:	edd3 7a00 	vldr	s15, [r3]
 800200a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800200e:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8002012:	220a      	movs	r2, #10
 8002014:	4619      	mov	r1, r3
 8002016:	ee17 0a90 	vmov	r0, s15
 800201a:	f004 fe08 	bl	8006c2e <itoa>
        strcat(lcdTempStr, ".");
 800201e:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8002022:	4618      	mov	r0, r3
 8002024:	f7fe f8e2 	bl	80001ec <strlen>
 8002028:	4603      	mov	r3, r0
 800202a:	461a      	mov	r2, r3
 800202c:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8002030:	4413      	add	r3, r2
 8002032:	4958      	ldr	r1, [pc, #352]	@ (8002194 <BME280_calculate+0x3a8>)
 8002034:	461a      	mov	r2, r3
 8002036:	460b      	mov	r3, r1
 8002038:	881b      	ldrh	r3, [r3, #0]
 800203a:	8013      	strh	r3, [r2, #0]
        itoa((int)((temp - (int)temp) * 100), lcdTempStr + strlen(lcdTempStr), 10);
 800203c:	4b4e      	ldr	r3, [pc, #312]	@ (8002178 <BME280_calculate+0x38c>)
 800203e:	ed93 7a00 	vldr	s14, [r3]
 8002042:	4b4d      	ldr	r3, [pc, #308]	@ (8002178 <BME280_calculate+0x38c>)
 8002044:	edd3 7a00 	vldr	s15, [r3]
 8002048:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800204c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002050:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002054:	ed9f 7a4e 	vldr	s14, [pc, #312]	@ 8002190 <BME280_calculate+0x3a4>
 8002058:	ee67 7a87 	vmul.f32	s15, s15, s14
 800205c:	eebd 8ae7 	vcvt.s32.f32	s16, s15
 8002060:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8002064:	4618      	mov	r0, r3
 8002066:	f7fe f8c1 	bl	80001ec <strlen>
 800206a:	4602      	mov	r2, r0
 800206c:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8002070:	4413      	add	r3, r2
 8002072:	220a      	movs	r2, #10
 8002074:	4619      	mov	r1, r3
 8002076:	ee18 0a10 	vmov	r0, s16
 800207a:	f004 fdd8 	bl	8006c2e <itoa>

        // Prepare humidity string for LCD
        char lcdHumStr[20];
        itoa((int)hum, lcdHumStr, 10);
 800207e:	4b41      	ldr	r3, [pc, #260]	@ (8002184 <BME280_calculate+0x398>)
 8002080:	edd3 7a00 	vldr	s15, [r3]
 8002084:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002088:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800208c:	220a      	movs	r2, #10
 800208e:	4619      	mov	r1, r3
 8002090:	ee17 0a90 	vmov	r0, s15
 8002094:	f004 fdcb 	bl	8006c2e <itoa>
        strcat(lcdHumStr, ".");
 8002098:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800209c:	4618      	mov	r0, r3
 800209e:	f7fe f8a5 	bl	80001ec <strlen>
 80020a2:	4603      	mov	r3, r0
 80020a4:	461a      	mov	r2, r3
 80020a6:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80020aa:	4413      	add	r3, r2
 80020ac:	4939      	ldr	r1, [pc, #228]	@ (8002194 <BME280_calculate+0x3a8>)
 80020ae:	461a      	mov	r2, r3
 80020b0:	460b      	mov	r3, r1
 80020b2:	881b      	ldrh	r3, [r3, #0]
 80020b4:	8013      	strh	r3, [r2, #0]
        itoa((int)((hum - (int)hum) * 100), lcdHumStr + strlen(lcdHumStr), 10);
 80020b6:	4b33      	ldr	r3, [pc, #204]	@ (8002184 <BME280_calculate+0x398>)
 80020b8:	ed93 7a00 	vldr	s14, [r3]
 80020bc:	4b31      	ldr	r3, [pc, #196]	@ (8002184 <BME280_calculate+0x398>)
 80020be:	edd3 7a00 	vldr	s15, [r3]
 80020c2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80020c6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80020ca:	ee77 7a67 	vsub.f32	s15, s14, s15
 80020ce:	ed9f 7a30 	vldr	s14, [pc, #192]	@ 8002190 <BME280_calculate+0x3a4>
 80020d2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80020d6:	eebd 8ae7 	vcvt.s32.f32	s16, s15
 80020da:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80020de:	4618      	mov	r0, r3
 80020e0:	f7fe f884 	bl	80001ec <strlen>
 80020e4:	4602      	mov	r2, r0
 80020e6:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80020ea:	4413      	add	r3, r2
 80020ec:	220a      	movs	r2, #10
 80020ee:	4619      	mov	r1, r3
 80020f0:	ee18 0a10 	vmov	r0, s16
 80020f4:	f004 fd9b 	bl	8006c2e <itoa>

        // Display temperature on the LCD
        PosCaracLLcd(9); // Assuming position 0 on the upper line
 80020f8:	2009      	movs	r0, #9
 80020fa:	f000 f99e 	bl	800243a <PosCaracLLcd>
        SacaTextoLcd((uint8_t *)"T:");
 80020fe:	4829      	ldr	r0, [pc, #164]	@ (80021a4 <BME280_calculate+0x3b8>)
 8002100:	f000 f976 	bl	80023f0 <SacaTextoLcd>
        SacaTextoLcd((uint8_t *)lcdTempStr);
 8002104:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8002108:	4618      	mov	r0, r3
 800210a:	f000 f971 	bl	80023f0 <SacaTextoLcd>

        HAL_Delay(500);
 800210e:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8002112:	f000 faf5 	bl	8002700 <HAL_Delay>

        // Display humidity on the LCD
        PosCaracLLcd(9); // Assuming position 0 on the lower line
 8002116:	2009      	movs	r0, #9
 8002118:	f000 f98f 	bl	800243a <PosCaracLLcd>
        SacaTextoLcd((uint8_t *)"H:");
 800211c:	4822      	ldr	r0, [pc, #136]	@ (80021a8 <BME280_calculate+0x3bc>)
 800211e:	f000 f967 	bl	80023f0 <SacaTextoLcd>
        SacaTextoLcd((uint8_t *)lcdHumStr);
 8002122:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8002126:	4618      	mov	r0, r3
 8002128:	f000 f962 	bl	80023f0 <SacaTextoLcd>

        HAL_Delay(500);
 800212c:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8002130:	f000 fae6 	bl	8002700 <HAL_Delay>
        temp = 0;
        hum = 0;
        uint8_t errorMessage[] = "Device not ready. Check device connection\r\n";
        uartSendString(errorMessage);
    }
}
 8002134:	e016      	b.n	8002164 <BME280_calculate+0x378>
        temp = 0;
 8002136:	4b10      	ldr	r3, [pc, #64]	@ (8002178 <BME280_calculate+0x38c>)
 8002138:	f04f 0200 	mov.w	r2, #0
 800213c:	601a      	str	r2, [r3, #0]
        hum = 0;
 800213e:	4b11      	ldr	r3, [pc, #68]	@ (8002184 <BME280_calculate+0x398>)
 8002140:	f04f 0200 	mov.w	r2, #0
 8002144:	601a      	str	r2, [r3, #0]
        uint8_t errorMessage[] = "Device not ready. Check device connection\r\n";
 8002146:	4b19      	ldr	r3, [pc, #100]	@ (80021ac <BME280_calculate+0x3c0>)
 8002148:	1d3c      	adds	r4, r7, #4
 800214a:	461d      	mov	r5, r3
 800214c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800214e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002150:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002152:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002154:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002158:	e884 0007 	stmia.w	r4, {r0, r1, r2}
        uartSendString(errorMessage);
 800215c:	1d3b      	adds	r3, r7, #4
 800215e:	4618      	mov	r0, r3
 8002160:	f000 f9c6 	bl	80024f0 <uartSendString>
}
 8002164:	bf00      	nop
 8002166:	3790      	adds	r7, #144	@ 0x90
 8002168:	46bd      	mov	sp, r7
 800216a:	ecbd 8b02 	vpop	{d8}
 800216e:	bdb0      	pop	{r4, r5, r7, pc}
 8002170:	20000838 	.word	0x20000838
 8002174:	40590000 	.word	0x40590000
 8002178:	20000840 	.word	0x20000840
 800217c:	2000083c 	.word	0x2000083c
 8002180:	40900000 	.word	0x40900000
 8002184:	20000844 	.word	0x20000844
 8002188:	08006d50 	.word	0x08006d50
 800218c:	08006d84 	.word	0x08006d84
 8002190:	42c80000 	.word	0x42c80000
 8002194:	08006d94 	.word	0x08006d94
 8002198:	08006d98 	.word	0x08006d98
 800219c:	08006da0 	.word	0x08006da0
 80021a0:	08006dac 	.word	0x08006dac
 80021a4:	08006db4 	.word	0x08006db4
 80021a8:	08006db8 	.word	0x08006db8
 80021ac:	08006dbc 	.word	0x08006dbc

080021b0 <TEST_SPI>:

#define TEST_DATA
#define TEST_BME280

void TEST_SPI()
{
 80021b0:	b580      	push	{r7, lr}
 80021b2:	b082      	sub	sp, #8
 80021b4:	af00      	add	r7, sp, #0
    for (int i = 0; i <= 4; i++)
 80021b6:	2300      	movs	r3, #0
 80021b8:	607b      	str	r3, [r7, #4]
 80021ba:	e008      	b.n	80021ce <TEST_SPI+0x1e>
    {
        BSP_LED_Toggle(LED2);
 80021bc:	2001      	movs	r0, #1
 80021be:	f000 fa13 	bl	80025e8 <BSP_LED_Toggle>
        HAL_Delay(100);
 80021c2:	2064      	movs	r0, #100	@ 0x64
 80021c4:	f000 fa9c 	bl	8002700 <HAL_Delay>
    for (int i = 0; i <= 4; i++)
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	3301      	adds	r3, #1
 80021cc:	607b      	str	r3, [r7, #4]
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	2b04      	cmp	r3, #4
 80021d2:	ddf3      	ble.n	80021bc <TEST_SPI+0xc>
    }

#ifdef TEST_DATA
    // Test 2 data transactions (MOSI -> SDA/SDI on bme280 board) to see them in the logic analyzer display.
    uint8_t dato = 0xAA;
 80021d4:	23aa      	movs	r3, #170	@ 0xaa
 80021d6:	70fb      	strb	r3, [r7, #3]
    HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, 0);
 80021d8:	2200      	movs	r2, #0
 80021da:	2108      	movs	r1, #8
 80021dc:	4819      	ldr	r0, [pc, #100]	@ (8002244 <TEST_SPI+0x94>)
 80021de:	f001 f86d 	bl	80032bc <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi1, &dato, sizeof(dato), HAL_MAX_DELAY);
 80021e2:	1cf9      	adds	r1, r7, #3
 80021e4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80021e8:	2201      	movs	r2, #1
 80021ea:	4817      	ldr	r0, [pc, #92]	@ (8002248 <TEST_SPI+0x98>)
 80021ec:	f003 f8af 	bl	800534e <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, 1);
 80021f0:	2201      	movs	r2, #1
 80021f2:	2108      	movs	r1, #8
 80021f4:	4813      	ldr	r0, [pc, #76]	@ (8002244 <TEST_SPI+0x94>)
 80021f6:	f001 f861 	bl	80032bc <HAL_GPIO_WritePin>

    HAL_Delay(1);
 80021fa:	2001      	movs	r0, #1
 80021fc:	f000 fa80 	bl	8002700 <HAL_Delay>

    uint8_t regAddress = 0xAB;
 8002200:	23ab      	movs	r3, #171	@ 0xab
 8002202:	70bb      	strb	r3, [r7, #2]
    HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, 0);
 8002204:	2200      	movs	r2, #0
 8002206:	2108      	movs	r1, #8
 8002208:	480e      	ldr	r0, [pc, #56]	@ (8002244 <TEST_SPI+0x94>)
 800220a:	f001 f857 	bl	80032bc <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi1, &regAddress, sizeof(regAddress), HAL_MAX_DELAY);
 800220e:	1cb9      	adds	r1, r7, #2
 8002210:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002214:	2201      	movs	r2, #1
 8002216:	480c      	ldr	r0, [pc, #48]	@ (8002248 <TEST_SPI+0x98>)
 8002218:	f003 f899 	bl	800534e <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, 1);
 800221c:	2201      	movs	r2, #1
 800221e:	2108      	movs	r1, #8
 8002220:	4808      	ldr	r0, [pc, #32]	@ (8002244 <TEST_SPI+0x94>)
 8002222:	f001 f84b 	bl	80032bc <HAL_GPIO_WritePin>

    HAL_Delay(1);
 8002226:	2001      	movs	r0, #1
 8002228:	f000 fa6a 	bl	8002700 <HAL_Delay>

#endif

#ifdef TEST_BME280
    // Test 1 data transactions to check chip ID and see it in the logic analyzer display.
    BME280_read();
 800222c:	f7ff fd90 	bl	8001d50 <BME280_read>
    HAL_Delay(100);
 8002230:	2064      	movs	r0, #100	@ 0x64
 8002232:	f000 fa65 	bl	8002700 <HAL_Delay>
    BME280_calculate();
 8002236:	f7ff fdd9 	bl	8001dec <BME280_calculate>

#endif
}
 800223a:	bf00      	nop
 800223c:	3708      	adds	r7, #8
 800223e:	46bd      	mov	sp, r7
 8002240:	bd80      	pop	{r7, pc}
 8002242:	bf00      	nop
 8002244:	40020400 	.word	0x40020400
 8002248:	200007bc 	.word	0x200007bc

0800224c <Init_Lcd>:

static const uint8_t LCD_INIT_CMD[]={
		_4BIT_MODE,DISPLAY_CONTROL,RETURN_HOME,ENTRY_MODE+AUTOINCREMENT,DISPLAY_CONTROL+DISPLAY_ON,CLR_LCD
};

_Bool Init_Lcd(void){
 800224c:	b580      	push	{r7, lr}
 800224e:	b082      	sub	sp, #8
 8002250:	af00      	add	r7, sp, #0
   SleepLcdBlocking(millisecond*20);
 8002252:	2014      	movs	r0, #20
 8002254:	f000 f83e 	bl	80022d4 <SleepLcdBlocking>
   Envia4bitsLcd(COMANDO_INI1,CONTROL);
 8002258:	2100      	movs	r1, #0
 800225a:	2030      	movs	r0, #48	@ 0x30
 800225c:	f000 f8a4 	bl	80023a8 <Envia4bitsLcd>
   SleepLcdBlocking(millisecond*10);
 8002260:	200a      	movs	r0, #10
 8002262:	f000 f837 	bl	80022d4 <SleepLcdBlocking>
   Envia4bitsLcd(COMANDO_INI1,CONTROL);
 8002266:	2100      	movs	r1, #0
 8002268:	2030      	movs	r0, #48	@ 0x30
 800226a:	f000 f89d 	bl	80023a8 <Envia4bitsLcd>
   SleepLcdBlocking(millisecond*1);
 800226e:	2001      	movs	r0, #1
 8002270:	f000 f830 	bl	80022d4 <SleepLcdBlocking>
   Envia4bitsLcd(COMANDO_INI1,CONTROL);
 8002274:	2100      	movs	r1, #0
 8002276:	2030      	movs	r0, #48	@ 0x30
 8002278:	f000 f896 	bl	80023a8 <Envia4bitsLcd>
   Envia4bitsLcd(COMANDO_INI2,CONTROL);
 800227c:	2100      	movs	r1, #0
 800227e:	2020      	movs	r0, #32
 8002280:	f000 f892 	bl	80023a8 <Envia4bitsLcd>
   for(uint8_t i=0;i<sizeof(LCD_INIT_CMD);i++)ControlLcd(LCD_INIT_CMD[i]);
 8002284:	2300      	movs	r3, #0
 8002286:	71fb      	strb	r3, [r7, #7]
 8002288:	e008      	b.n	800229c <Init_Lcd+0x50>
 800228a:	79fb      	ldrb	r3, [r7, #7]
 800228c:	4a10      	ldr	r2, [pc, #64]	@ (80022d0 <Init_Lcd+0x84>)
 800228e:	5cd3      	ldrb	r3, [r2, r3]
 8002290:	4618      	mov	r0, r3
 8002292:	f000 f82a 	bl	80022ea <ControlLcd>
 8002296:	79fb      	ldrb	r3, [r7, #7]
 8002298:	3301      	adds	r3, #1
 800229a:	71fb      	strb	r3, [r7, #7]
 800229c:	79fb      	ldrb	r3, [r7, #7]
 800229e:	2b05      	cmp	r3, #5
 80022a0:	d9f3      	bls.n	800228a <Init_Lcd+0x3e>
   SleepLcdBlocking(millisecond*2);
 80022a2:	2002      	movs	r0, #2
 80022a4:	f000 f816 	bl	80022d4 <SleepLcdBlocking>
   for (int i = 0; i <= 4; i++)
 80022a8:	2300      	movs	r3, #0
 80022aa:	603b      	str	r3, [r7, #0]
 80022ac:	e008      	b.n	80022c0 <Init_Lcd+0x74>
    {
 	   BSP_LED_Toggle(LED1); // init LCD OK
 80022ae:	2000      	movs	r0, #0
 80022b0:	f000 f99a 	bl	80025e8 <BSP_LED_Toggle>
 	   SleepLcdBlocking(millisecond*25);
 80022b4:	2019      	movs	r0, #25
 80022b6:	f000 f80d 	bl	80022d4 <SleepLcdBlocking>
   for (int i = 0; i <= 4; i++)
 80022ba:	683b      	ldr	r3, [r7, #0]
 80022bc:	3301      	adds	r3, #1
 80022be:	603b      	str	r3, [r7, #0]
 80022c0:	683b      	ldr	r3, [r7, #0]
 80022c2:	2b04      	cmp	r3, #4
 80022c4:	ddf3      	ble.n	80022ae <Init_Lcd+0x62>
    }
   return 0;
 80022c6:	2300      	movs	r3, #0
}
 80022c8:	4618      	mov	r0, r3
 80022ca:	3708      	adds	r7, #8
 80022cc:	46bd      	mov	sp, r7
 80022ce:	bd80      	pop	{r7, pc}
 80022d0:	08006e50 	.word	0x08006e50

080022d4 <SleepLcdBlocking>:

static void SleepLcdBlocking(uint32_t demora){
 80022d4:	b580      	push	{r7, lr}
 80022d6:	b082      	sub	sp, #8
 80022d8:	af00      	add	r7, sp, #0
 80022da:	6078      	str	r0, [r7, #4]
	  HAL_Delay(demora);
 80022dc:	6878      	ldr	r0, [r7, #4]
 80022de:	f000 fa0f 	bl	8002700 <HAL_Delay>
}
 80022e2:	bf00      	nop
 80022e4:	3708      	adds	r7, #8
 80022e6:	46bd      	mov	sp, r7
 80022e8:	bd80      	pop	{r7, pc}

080022ea <ControlLcd>:

static void ControlLcd(uint8_t valor){
 80022ea:	b580      	push	{r7, lr}
 80022ec:	b082      	sub	sp, #8
 80022ee:	af00      	add	r7, sp, #0
 80022f0:	4603      	mov	r3, r0
 80022f2:	71fb      	strb	r3, [r7, #7]
	Envia8bitsLcd(valor,CONTROL);
 80022f4:	79fb      	ldrb	r3, [r7, #7]
 80022f6:	2100      	movs	r1, #0
 80022f8:	4618      	mov	r0, r3
 80022fa:	f000 f838 	bl	800236e <Envia8bitsLcd>
}
 80022fe:	bf00      	nop
 8002300:	3708      	adds	r7, #8
 8002302:	46bd      	mov	sp, r7
 8002304:	bd80      	pop	{r7, pc}

08002306 <DatoLcd>:

void DatoLcd (uint8_t dato){
 8002306:	b580      	push	{r7, lr}
 8002308:	b082      	sub	sp, #8
 800230a:	af00      	add	r7, sp, #0
 800230c:	4603      	mov	r3, r0
 800230e:	71fb      	strb	r3, [r7, #7]
	Envia8bitsLcd(dato,DATOS);
 8002310:	79fb      	ldrb	r3, [r7, #7]
 8002312:	2101      	movs	r1, #1
 8002314:	4618      	mov	r0, r3
 8002316:	f000 f82a 	bl	800236e <Envia8bitsLcd>
}
 800231a:	bf00      	nop
 800231c:	3708      	adds	r7, #8
 800231e:	46bd      	mov	sp, r7
 8002320:	bd80      	pop	{r7, pc}

08002322 <DatoAsciiLcd>:

void DatoAsciiLcd (uint8_t dato){
 8002322:	b580      	push	{r7, lr}
 8002324:	b082      	sub	sp, #8
 8002326:	af00      	add	r7, sp, #0
 8002328:	4603      	mov	r3, r0
 800232a:	71fb      	strb	r3, [r7, #7]
	Envia8bitsLcd(dato+ '0',DATOS);
 800232c:	79fb      	ldrb	r3, [r7, #7]
 800232e:	3330      	adds	r3, #48	@ 0x30
 8002330:	b2db      	uxtb	r3, r3
 8002332:	2101      	movs	r1, #1
 8002334:	4618      	mov	r0, r3
 8002336:	f000 f81a 	bl	800236e <Envia8bitsLcd>
}
 800233a:	bf00      	nop
 800233c:	3708      	adds	r7, #8
 800233e:	46bd      	mov	sp, r7
 8002340:	bd80      	pop	{r7, pc}

08002342 <DatoBCD>:

void DatoBCD (uint8_t dato){
 8002342:	b580      	push	{r7, lr}
 8002344:	b082      	sub	sp, #8
 8002346:	af00      	add	r7, sp, #0
 8002348:	4603      	mov	r3, r0
 800234a:	71fb      	strb	r3, [r7, #7]
	  DatoAsciiLcd((((dato)&0xf0)>>4));
 800234c:	79fb      	ldrb	r3, [r7, #7]
 800234e:	091b      	lsrs	r3, r3, #4
 8002350:	b2db      	uxtb	r3, r3
 8002352:	4618      	mov	r0, r3
 8002354:	f7ff ffe5 	bl	8002322 <DatoAsciiLcd>
	  DatoAsciiLcd(((dato)&0x0f));
 8002358:	79fb      	ldrb	r3, [r7, #7]
 800235a:	f003 030f 	and.w	r3, r3, #15
 800235e:	b2db      	uxtb	r3, r3
 8002360:	4618      	mov	r0, r3
 8002362:	f7ff ffde 	bl	8002322 <DatoAsciiLcd>
}
 8002366:	bf00      	nop
 8002368:	3708      	adds	r7, #8
 800236a:	46bd      	mov	sp, r7
 800236c:	bd80      	pop	{r7, pc}

0800236e <Envia8bitsLcd>:

void Envia8bitsLcd (uint8_t valor,_Bool tipo){
 800236e:	b580      	push	{r7, lr}
 8002370:	b082      	sub	sp, #8
 8002372:	af00      	add	r7, sp, #0
 8002374:	4603      	mov	r3, r0
 8002376:	460a      	mov	r2, r1
 8002378:	71fb      	strb	r3, [r7, #7]
 800237a:	4613      	mov	r3, r2
 800237c:	71bb      	strb	r3, [r7, #6]
	Envia4bitsLcd(valor&HIGH_NIBBLE,tipo);
 800237e:	79fb      	ldrb	r3, [r7, #7]
 8002380:	f023 030f 	bic.w	r3, r3, #15
 8002384:	b2db      	uxtb	r3, r3
 8002386:	79ba      	ldrb	r2, [r7, #6]
 8002388:	4611      	mov	r1, r2
 800238a:	4618      	mov	r0, r3
 800238c:	f000 f80c 	bl	80023a8 <Envia4bitsLcd>
	Envia4bitsLcd(valor<<LOW_NIBBLE,tipo);
 8002390:	79fb      	ldrb	r3, [r7, #7]
 8002392:	011b      	lsls	r3, r3, #4
 8002394:	b2db      	uxtb	r3, r3
 8002396:	79ba      	ldrb	r2, [r7, #6]
 8002398:	4611      	mov	r1, r2
 800239a:	4618      	mov	r0, r3
 800239c:	f000 f804 	bl	80023a8 <Envia4bitsLcd>
}
 80023a0:	bf00      	nop
 80023a2:	3708      	adds	r7, #8
 80023a4:	46bd      	mov	sp, r7
 80023a6:	bd80      	pop	{r7, pc}

080023a8 <Envia4bitsLcd>:

static void Envia4bitsLcd (uint8_t valor,_Bool tipo){
 80023a8:	b580      	push	{r7, lr}
 80023aa:	b082      	sub	sp, #8
 80023ac:	af00      	add	r7, sp, #0
 80023ae:	4603      	mov	r3, r0
 80023b0:	460a      	mov	r2, r1
 80023b2:	71fb      	strb	r3, [r7, #7]
 80023b4:	4613      	mov	r3, r2
 80023b6:	71bb      	strb	r3, [r7, #6]
	LCD_HAL_I2C_Write(valor+tipo+EN+BL);
 80023b8:	79ba      	ldrb	r2, [r7, #6]
 80023ba:	79fb      	ldrb	r3, [r7, #7]
 80023bc:	4413      	add	r3, r2
 80023be:	b2db      	uxtb	r3, r3
 80023c0:	330c      	adds	r3, #12
 80023c2:	b2db      	uxtb	r3, r3
 80023c4:	4618      	mov	r0, r3
 80023c6:	f000 f849 	bl	800245c <LCD_HAL_I2C_Write>
	SleepLcdBlocking(millisecond);
 80023ca:	2001      	movs	r0, #1
 80023cc:	f7ff ff82 	bl	80022d4 <SleepLcdBlocking>
	LCD_HAL_I2C_Write(valor+tipo+BL);
 80023d0:	79ba      	ldrb	r2, [r7, #6]
 80023d2:	79fb      	ldrb	r3, [r7, #7]
 80023d4:	4413      	add	r3, r2
 80023d6:	b2db      	uxtb	r3, r3
 80023d8:	3308      	adds	r3, #8
 80023da:	b2db      	uxtb	r3, r3
 80023dc:	4618      	mov	r0, r3
 80023de:	f000 f83d 	bl	800245c <LCD_HAL_I2C_Write>
	SleepLcdBlocking(millisecond);
 80023e2:	2001      	movs	r0, #1
 80023e4:	f7ff ff76 	bl	80022d4 <SleepLcdBlocking>
}
 80023e8:	bf00      	nop
 80023ea:	3708      	adds	r7, #8
 80023ec:	46bd      	mov	sp, r7
 80023ee:	bd80      	pop	{r7, pc}

080023f0 <SacaTextoLcd>:

void SacaTextoLcd (uint8_t *texto){
 80023f0:	b580      	push	{r7, lr}
 80023f2:	b082      	sub	sp, #8
 80023f4:	af00      	add	r7, sp, #0
 80023f6:	6078      	str	r0, [r7, #4]
	while(*texto)DatoLcd(*texto++);
 80023f8:	e006      	b.n	8002408 <SacaTextoLcd+0x18>
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	1c5a      	adds	r2, r3, #1
 80023fe:	607a      	str	r2, [r7, #4]
 8002400:	781b      	ldrb	r3, [r3, #0]
 8002402:	4618      	mov	r0, r3
 8002404:	f7ff ff7f 	bl	8002306 <DatoLcd>
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	781b      	ldrb	r3, [r3, #0]
 800240c:	2b00      	cmp	r3, #0
 800240e:	d1f4      	bne.n	80023fa <SacaTextoLcd+0xa>
}
 8002410:	bf00      	nop
 8002412:	bf00      	nop
 8002414:	3708      	adds	r7, #8
 8002416:	46bd      	mov	sp, r7
 8002418:	bd80      	pop	{r7, pc}

0800241a <PosCaracHLcd>:
void ClrLcd(void){
   ControlLcd(CLR_LCD);
   SleepLcdBlocking(millisecond*2);
}

void PosCaracHLcd(uint8_t posH){
 800241a:	b580      	push	{r7, lr}
 800241c:	b082      	sub	sp, #8
 800241e:	af00      	add	r7, sp, #0
 8002420:	4603      	mov	r3, r0
 8002422:	71fb      	strb	r3, [r7, #7]
	ControlLcd(posH | LINEA1);
 8002424:	79fb      	ldrb	r3, [r7, #7]
 8002426:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800242a:	b2db      	uxtb	r3, r3
 800242c:	4618      	mov	r0, r3
 800242e:	f7ff ff5c 	bl	80022ea <ControlLcd>
}
 8002432:	bf00      	nop
 8002434:	3708      	adds	r7, #8
 8002436:	46bd      	mov	sp, r7
 8002438:	bd80      	pop	{r7, pc}

0800243a <PosCaracLLcd>:

void PosCaracLLcd(uint8_t posL){
 800243a:	b580      	push	{r7, lr}
 800243c:	b082      	sub	sp, #8
 800243e:	af00      	add	r7, sp, #0
 8002440:	4603      	mov	r3, r0
 8002442:	71fb      	strb	r3, [r7, #7]
	ControlLcd(posL | LINEA2);
 8002444:	79fb      	ldrb	r3, [r7, #7]
 8002446:	f063 033f 	orn	r3, r3, #63	@ 0x3f
 800244a:	b2db      	uxtb	r3, r3
 800244c:	4618      	mov	r0, r3
 800244e:	f7ff ff4c 	bl	80022ea <ControlLcd>
}
 8002452:	bf00      	nop
 8002454:	3708      	adds	r7, #8
 8002456:	46bd      	mov	sp, r7
 8002458:	bd80      	pop	{r7, pc}
	...

0800245c <LCD_HAL_I2C_Write>:
#include"API_lcd_port.h"

extern I2C_HandleTypeDef hi2c1;

void LCD_HAL_I2C_Write(uint8_t valor){
 800245c:	b580      	push	{r7, lr}
 800245e:	b084      	sub	sp, #16
 8002460:	af02      	add	r7, sp, #8
 8002462:	4603      	mov	r3, r0
 8002464:	71fb      	strb	r3, [r7, #7]
	if(HAL_I2C_Master_Transmit (&hi2c1,LCD_DIR<<1,&valor, sizeof(valor),HAL_MAX_DELAY)!=HAL_OK)Error_Handler();
 8002466:	1dfa      	adds	r2, r7, #7
 8002468:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800246c:	9300      	str	r3, [sp, #0]
 800246e:	2301      	movs	r3, #1
 8002470:	214e      	movs	r1, #78	@ 0x4e
 8002472:	4806      	ldr	r0, [pc, #24]	@ (800248c <LCD_HAL_I2C_Write+0x30>)
 8002474:	f001 f89a 	bl	80035ac <HAL_I2C_Master_Transmit>
 8002478:	4603      	mov	r3, r0
 800247a:	2b00      	cmp	r3, #0
 800247c:	d001      	beq.n	8002482 <LCD_HAL_I2C_Write+0x26>
 800247e:	f7fe fe8b 	bl	8001198 <Error_Handler>

}
 8002482:	bf00      	nop
 8002484:	3708      	adds	r7, #8
 8002486:	46bd      	mov	sp, r7
 8002488:	bd80      	pop	{r7, pc}
 800248a:	bf00      	nop
 800248c:	2000025c 	.word	0x2000025c

08002490 <uartInit>:
  * @param  None
  * @retval bool_t: returns true if initialization is successful, otherwise false
  */

bool_t uartInit(void)
{
 8002490:	b580      	push	{r7, lr}
 8002492:	af00      	add	r7, sp, #0
  UartHandle.Instance        = USARTx;
 8002494:	4b13      	ldr	r3, [pc, #76]	@ (80024e4 <uartInit+0x54>)
 8002496:	4a14      	ldr	r2, [pc, #80]	@ (80024e8 <uartInit+0x58>)
 8002498:	601a      	str	r2, [r3, #0]
  UartHandle.Init.BaudRate   = 9600;
 800249a:	4b12      	ldr	r3, [pc, #72]	@ (80024e4 <uartInit+0x54>)
 800249c:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 80024a0:	605a      	str	r2, [r3, #4]
  UartHandle.Init.WordLength = UART_WORDLENGTH_8B;
 80024a2:	4b10      	ldr	r3, [pc, #64]	@ (80024e4 <uartInit+0x54>)
 80024a4:	2200      	movs	r2, #0
 80024a6:	609a      	str	r2, [r3, #8]
  UartHandle.Init.StopBits   = UART_STOPBITS_1;
 80024a8:	4b0e      	ldr	r3, [pc, #56]	@ (80024e4 <uartInit+0x54>)
 80024aa:	2200      	movs	r2, #0
 80024ac:	60da      	str	r2, [r3, #12]
  UartHandle.Init.Parity     = UART_PARITY_ODD;
 80024ae:	4b0d      	ldr	r3, [pc, #52]	@ (80024e4 <uartInit+0x54>)
 80024b0:	f44f 62c0 	mov.w	r2, #1536	@ 0x600
 80024b4:	611a      	str	r2, [r3, #16]
  UartHandle.Init.HwFlowCtl  = UART_HWCONTROL_NONE;
 80024b6:	4b0b      	ldr	r3, [pc, #44]	@ (80024e4 <uartInit+0x54>)
 80024b8:	2200      	movs	r2, #0
 80024ba:	619a      	str	r2, [r3, #24]
  UartHandle.Init.Mode       = UART_MODE_TX_RX;
 80024bc:	4b09      	ldr	r3, [pc, #36]	@ (80024e4 <uartInit+0x54>)
 80024be:	220c      	movs	r2, #12
 80024c0:	615a      	str	r2, [r3, #20]
  UartHandle.Init.OverSampling = UART_OVERSAMPLING_16;
 80024c2:	4b08      	ldr	r3, [pc, #32]	@ (80024e4 <uartInit+0x54>)
 80024c4:	2200      	movs	r2, #0
 80024c6:	61da      	str	r2, [r3, #28]

  if (HAL_UART_Init(&UartHandle) != HAL_OK)
 80024c8:	4806      	ldr	r0, [pc, #24]	@ (80024e4 <uartInit+0x54>)
 80024ca:	f003 fc8d 	bl	8005de8 <HAL_UART_Init>
 80024ce:	4603      	mov	r3, r0
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d001      	beq.n	80024d8 <uartInit+0x48>
  {
    /* Initialization Error */
   return false;
 80024d4:	2300      	movs	r3, #0
 80024d6:	e003      	b.n	80024e0 <uartInit+0x50>
  }

  uartSendString((uint8_t*)"UART init OK -> baud rate configured = 9600 | stopbits = 1 | parity = odd.\r\n");
 80024d8:	4804      	ldr	r0, [pc, #16]	@ (80024ec <uartInit+0x5c>)
 80024da:	f000 f809 	bl	80024f0 <uartSendString>

  return true;
 80024de:	2301      	movs	r3, #1
}
 80024e0:	4618      	mov	r0, r3
 80024e2:	bd80      	pop	{r7, pc}
 80024e4:	2000084c 	.word	0x2000084c
 80024e8:	40004800 	.word	0x40004800
 80024ec:	08006de8 	.word	0x08006de8

080024f0 <uartSendString>:
  * @brief  Send a null-terminated string via UART
  * @param  uint8_t * pstring: pointer to the null-terminated string
  * @retval None
  */
void uartSendString(uint8_t * pstring)
{
 80024f0:	b580      	push	{r7, lr}
 80024f2:	b082      	sub	sp, #8
 80024f4:	af00      	add	r7, sp, #0
 80024f6:	6078      	str	r0, [r7, #4]
  if(NULL != pstring && MAXbUFFER > strlen((char*)pstring))
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d016      	beq.n	800252c <uartSendString+0x3c>
 80024fe:	6878      	ldr	r0, [r7, #4]
 8002500:	f7fd fe74 	bl	80001ec <strlen>
 8002504:	4603      	mov	r3, r0
 8002506:	2bff      	cmp	r3, #255	@ 0xff
 8002508:	d810      	bhi.n	800252c <uartSendString+0x3c>
  {
    if(HAL_OK != HAL_UART_Transmit(&UartHandle, pstring, strlen((char*)pstring), TxTIMEOUT))
 800250a:	6878      	ldr	r0, [r7, #4]
 800250c:	f7fd fe6e 	bl	80001ec <strlen>
 8002510:	4603      	mov	r3, r0
 8002512:	b29a      	uxth	r2, r3
 8002514:	f241 3388 	movw	r3, #5000	@ 0x1388
 8002518:	6879      	ldr	r1, [r7, #4]
 800251a:	4808      	ldr	r0, [pc, #32]	@ (800253c <uartSendString+0x4c>)
 800251c:	f003 fcb4 	bl	8005e88 <HAL_UART_Transmit>
 8002520:	4603      	mov	r3, r0
 8002522:	2b00      	cmp	r3, #0
 8002524:	d005      	beq.n	8002532 <uartSendString+0x42>
      Error_Handler();
 8002526:	f000 f80b 	bl	8002540 <Error_Handler>
    if(HAL_OK != HAL_UART_Transmit(&UartHandle, pstring, strlen((char*)pstring), TxTIMEOUT))
 800252a:	e002      	b.n	8002532 <uartSendString+0x42>
  }
  else
    Error_Handler();
 800252c:	f000 f808 	bl	8002540 <Error_Handler>
}
 8002530:	bf00      	nop
 8002532:	bf00      	nop
 8002534:	3708      	adds	r7, #8
 8002536:	46bd      	mov	sp, r7
 8002538:	bd80      	pop	{r7, pc}
 800253a:	bf00      	nop
 800253c:	2000084c 	.word	0x2000084c

08002540 <Error_Handler>:
  * @brief  Handles errors by entering an infinite loop
  * @param  None
  * @retval None
  */
static void Error_Handler(void)
{
 8002540:	b480      	push	{r7}
 8002542:	af00      	add	r7, sp, #0
  while (1)
 8002544:	bf00      	nop
 8002546:	e7fd      	b.n	8002544 <Error_Handler+0x4>

08002548 <BSP_LED_Init>:
  *     @arg  LED1
  *     @arg  LED2
  *     @arg  LED3
  */
void BSP_LED_Init(Led_TypeDef Led)
{
 8002548:	b580      	push	{r7, lr}
 800254a:	b08a      	sub	sp, #40	@ 0x28
 800254c:	af00      	add	r7, sp, #0
 800254e:	4603      	mov	r3, r0
 8002550:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  GPIO_InitStruct;
  
  /* Enable the GPIO_LED Clock */
  LEDx_GPIO_CLK_ENABLE(Led);
 8002552:	79fb      	ldrb	r3, [r7, #7]
 8002554:	2b00      	cmp	r3, #0
 8002556:	d10e      	bne.n	8002576 <BSP_LED_Init+0x2e>
 8002558:	2300      	movs	r3, #0
 800255a:	613b      	str	r3, [r7, #16]
 800255c:	4b1f      	ldr	r3, [pc, #124]	@ (80025dc <BSP_LED_Init+0x94>)
 800255e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002560:	4a1e      	ldr	r2, [pc, #120]	@ (80025dc <BSP_LED_Init+0x94>)
 8002562:	f043 0302 	orr.w	r3, r3, #2
 8002566:	6313      	str	r3, [r2, #48]	@ 0x30
 8002568:	4b1c      	ldr	r3, [pc, #112]	@ (80025dc <BSP_LED_Init+0x94>)
 800256a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800256c:	f003 0302 	and.w	r3, r3, #2
 8002570:	613b      	str	r3, [r7, #16]
 8002572:	693b      	ldr	r3, [r7, #16]
 8002574:	e00d      	b.n	8002592 <BSP_LED_Init+0x4a>
 8002576:	2300      	movs	r3, #0
 8002578:	60fb      	str	r3, [r7, #12]
 800257a:	4b18      	ldr	r3, [pc, #96]	@ (80025dc <BSP_LED_Init+0x94>)
 800257c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800257e:	4a17      	ldr	r2, [pc, #92]	@ (80025dc <BSP_LED_Init+0x94>)
 8002580:	f043 0302 	orr.w	r3, r3, #2
 8002584:	6313      	str	r3, [r2, #48]	@ 0x30
 8002586:	4b15      	ldr	r3, [pc, #84]	@ (80025dc <BSP_LED_Init+0x94>)
 8002588:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800258a:	f003 0302 	and.w	r3, r3, #2
 800258e:	60fb      	str	r3, [r7, #12]
 8002590:	68fb      	ldr	r3, [r7, #12]
  
  /* Configure the GPIO_LED pin */
  GPIO_InitStruct.Pin = GPIO_PIN[Led];
 8002592:	79fb      	ldrb	r3, [r7, #7]
 8002594:	4a12      	ldr	r2, [pc, #72]	@ (80025e0 <BSP_LED_Init+0x98>)
 8002596:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800259a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800259c:	2301      	movs	r3, #1
 800259e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025a0:	2300      	movs	r3, #0
 80025a2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 80025a4:	2302      	movs	r3, #2
 80025a6:	623b      	str	r3, [r7, #32]
  
  HAL_GPIO_Init(GPIO_PORT[Led], &GPIO_InitStruct);
 80025a8:	79fb      	ldrb	r3, [r7, #7]
 80025aa:	4a0e      	ldr	r2, [pc, #56]	@ (80025e4 <BSP_LED_Init+0x9c>)
 80025ac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80025b0:	f107 0214 	add.w	r2, r7, #20
 80025b4:	4611      	mov	r1, r2
 80025b6:	4618      	mov	r0, r3
 80025b8:	f000 fcd4 	bl	8002f64 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_RESET); 
 80025bc:	79fb      	ldrb	r3, [r7, #7]
 80025be:	4a09      	ldr	r2, [pc, #36]	@ (80025e4 <BSP_LED_Init+0x9c>)
 80025c0:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80025c4:	79fb      	ldrb	r3, [r7, #7]
 80025c6:	4a06      	ldr	r2, [pc, #24]	@ (80025e0 <BSP_LED_Init+0x98>)
 80025c8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80025cc:	2200      	movs	r2, #0
 80025ce:	4619      	mov	r1, r3
 80025d0:	f000 fe74 	bl	80032bc <HAL_GPIO_WritePin>
}
 80025d4:	bf00      	nop
 80025d6:	3728      	adds	r7, #40	@ 0x28
 80025d8:	46bd      	mov	sp, r7
 80025da:	bd80      	pop	{r7, pc}
 80025dc:	40023800 	.word	0x40023800
 80025e0:	08006e58 	.word	0x08006e58
 80025e4:	20000004 	.word	0x20000004

080025e8 <BSP_LED_Toggle>:
  *     @arg  LED1
  *     @arg  LED2
  *     @arg  LED3 
  */
void BSP_LED_Toggle(Led_TypeDef Led)
{
 80025e8:	b580      	push	{r7, lr}
 80025ea:	b082      	sub	sp, #8
 80025ec:	af00      	add	r7, sp, #0
 80025ee:	4603      	mov	r3, r0
 80025f0:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_TogglePin(GPIO_PORT[Led], GPIO_PIN[Led]);
 80025f2:	79fb      	ldrb	r3, [r7, #7]
 80025f4:	4a07      	ldr	r2, [pc, #28]	@ (8002614 <BSP_LED_Toggle+0x2c>)
 80025f6:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80025fa:	79fb      	ldrb	r3, [r7, #7]
 80025fc:	4906      	ldr	r1, [pc, #24]	@ (8002618 <BSP_LED_Toggle+0x30>)
 80025fe:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8002602:	4619      	mov	r1, r3
 8002604:	4610      	mov	r0, r2
 8002606:	f000 fe72 	bl	80032ee <HAL_GPIO_TogglePin>
}
 800260a:	bf00      	nop
 800260c:	3708      	adds	r7, #8
 800260e:	46bd      	mov	sp, r7
 8002610:	bd80      	pop	{r7, pc}
 8002612:	bf00      	nop
 8002614:	20000004 	.word	0x20000004
 8002618:	08006e58 	.word	0x08006e58

0800261c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800261c:	b580      	push	{r7, lr}
 800261e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002620:	4b0e      	ldr	r3, [pc, #56]	@ (800265c <HAL_Init+0x40>)
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	4a0d      	ldr	r2, [pc, #52]	@ (800265c <HAL_Init+0x40>)
 8002626:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800262a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800262c:	4b0b      	ldr	r3, [pc, #44]	@ (800265c <HAL_Init+0x40>)
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	4a0a      	ldr	r2, [pc, #40]	@ (800265c <HAL_Init+0x40>)
 8002632:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002636:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002638:	4b08      	ldr	r3, [pc, #32]	@ (800265c <HAL_Init+0x40>)
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	4a07      	ldr	r2, [pc, #28]	@ (800265c <HAL_Init+0x40>)
 800263e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002642:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002644:	2003      	movs	r0, #3
 8002646:	f000 f931 	bl	80028ac <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800264a:	2000      	movs	r0, #0
 800264c:	f000 f808 	bl	8002660 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002650:	f7fe fda8 	bl	80011a4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002654:	2300      	movs	r3, #0
}
 8002656:	4618      	mov	r0, r3
 8002658:	bd80      	pop	{r7, pc}
 800265a:	bf00      	nop
 800265c:	40023c00 	.word	0x40023c00

08002660 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002660:	b580      	push	{r7, lr}
 8002662:	b082      	sub	sp, #8
 8002664:	af00      	add	r7, sp, #0
 8002666:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002668:	4b12      	ldr	r3, [pc, #72]	@ (80026b4 <HAL_InitTick+0x54>)
 800266a:	681a      	ldr	r2, [r3, #0]
 800266c:	4b12      	ldr	r3, [pc, #72]	@ (80026b8 <HAL_InitTick+0x58>)
 800266e:	781b      	ldrb	r3, [r3, #0]
 8002670:	4619      	mov	r1, r3
 8002672:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002676:	fbb3 f3f1 	udiv	r3, r3, r1
 800267a:	fbb2 f3f3 	udiv	r3, r2, r3
 800267e:	4618      	mov	r0, r3
 8002680:	f000 f93b 	bl	80028fa <HAL_SYSTICK_Config>
 8002684:	4603      	mov	r3, r0
 8002686:	2b00      	cmp	r3, #0
 8002688:	d001      	beq.n	800268e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800268a:	2301      	movs	r3, #1
 800268c:	e00e      	b.n	80026ac <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	2b0f      	cmp	r3, #15
 8002692:	d80a      	bhi.n	80026aa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002694:	2200      	movs	r2, #0
 8002696:	6879      	ldr	r1, [r7, #4]
 8002698:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800269c:	f000 f911 	bl	80028c2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80026a0:	4a06      	ldr	r2, [pc, #24]	@ (80026bc <HAL_InitTick+0x5c>)
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80026a6:	2300      	movs	r3, #0
 80026a8:	e000      	b.n	80026ac <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80026aa:	2301      	movs	r3, #1
}
 80026ac:	4618      	mov	r0, r3
 80026ae:	3708      	adds	r7, #8
 80026b0:	46bd      	mov	sp, r7
 80026b2:	bd80      	pop	{r7, pc}
 80026b4:	20000000 	.word	0x20000000
 80026b8:	20000014 	.word	0x20000014
 80026bc:	20000010 	.word	0x20000010

080026c0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80026c0:	b480      	push	{r7}
 80026c2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80026c4:	4b06      	ldr	r3, [pc, #24]	@ (80026e0 <HAL_IncTick+0x20>)
 80026c6:	781b      	ldrb	r3, [r3, #0]
 80026c8:	461a      	mov	r2, r3
 80026ca:	4b06      	ldr	r3, [pc, #24]	@ (80026e4 <HAL_IncTick+0x24>)
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	4413      	add	r3, r2
 80026d0:	4a04      	ldr	r2, [pc, #16]	@ (80026e4 <HAL_IncTick+0x24>)
 80026d2:	6013      	str	r3, [r2, #0]
}
 80026d4:	bf00      	nop
 80026d6:	46bd      	mov	sp, r7
 80026d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026dc:	4770      	bx	lr
 80026de:	bf00      	nop
 80026e0:	20000014 	.word	0x20000014
 80026e4:	20000894 	.word	0x20000894

080026e8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80026e8:	b480      	push	{r7}
 80026ea:	af00      	add	r7, sp, #0
  return uwTick;
 80026ec:	4b03      	ldr	r3, [pc, #12]	@ (80026fc <HAL_GetTick+0x14>)
 80026ee:	681b      	ldr	r3, [r3, #0]
}
 80026f0:	4618      	mov	r0, r3
 80026f2:	46bd      	mov	sp, r7
 80026f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f8:	4770      	bx	lr
 80026fa:	bf00      	nop
 80026fc:	20000894 	.word	0x20000894

08002700 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002700:	b580      	push	{r7, lr}
 8002702:	b084      	sub	sp, #16
 8002704:	af00      	add	r7, sp, #0
 8002706:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002708:	f7ff ffee 	bl	80026e8 <HAL_GetTick>
 800270c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002718:	d005      	beq.n	8002726 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800271a:	4b0a      	ldr	r3, [pc, #40]	@ (8002744 <HAL_Delay+0x44>)
 800271c:	781b      	ldrb	r3, [r3, #0]
 800271e:	461a      	mov	r2, r3
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	4413      	add	r3, r2
 8002724:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002726:	bf00      	nop
 8002728:	f7ff ffde 	bl	80026e8 <HAL_GetTick>
 800272c:	4602      	mov	r2, r0
 800272e:	68bb      	ldr	r3, [r7, #8]
 8002730:	1ad3      	subs	r3, r2, r3
 8002732:	68fa      	ldr	r2, [r7, #12]
 8002734:	429a      	cmp	r2, r3
 8002736:	d8f7      	bhi.n	8002728 <HAL_Delay+0x28>
  {
  }
}
 8002738:	bf00      	nop
 800273a:	bf00      	nop
 800273c:	3710      	adds	r7, #16
 800273e:	46bd      	mov	sp, r7
 8002740:	bd80      	pop	{r7, pc}
 8002742:	bf00      	nop
 8002744:	20000014 	.word	0x20000014

08002748 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002748:	b480      	push	{r7}
 800274a:	b085      	sub	sp, #20
 800274c:	af00      	add	r7, sp, #0
 800274e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	f003 0307 	and.w	r3, r3, #7
 8002756:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002758:	4b0c      	ldr	r3, [pc, #48]	@ (800278c <__NVIC_SetPriorityGrouping+0x44>)
 800275a:	68db      	ldr	r3, [r3, #12]
 800275c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800275e:	68ba      	ldr	r2, [r7, #8]
 8002760:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002764:	4013      	ands	r3, r2
 8002766:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800276c:	68bb      	ldr	r3, [r7, #8]
 800276e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002770:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002774:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002778:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800277a:	4a04      	ldr	r2, [pc, #16]	@ (800278c <__NVIC_SetPriorityGrouping+0x44>)
 800277c:	68bb      	ldr	r3, [r7, #8]
 800277e:	60d3      	str	r3, [r2, #12]
}
 8002780:	bf00      	nop
 8002782:	3714      	adds	r7, #20
 8002784:	46bd      	mov	sp, r7
 8002786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800278a:	4770      	bx	lr
 800278c:	e000ed00 	.word	0xe000ed00

08002790 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002790:	b480      	push	{r7}
 8002792:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002794:	4b04      	ldr	r3, [pc, #16]	@ (80027a8 <__NVIC_GetPriorityGrouping+0x18>)
 8002796:	68db      	ldr	r3, [r3, #12]
 8002798:	0a1b      	lsrs	r3, r3, #8
 800279a:	f003 0307 	and.w	r3, r3, #7
}
 800279e:	4618      	mov	r0, r3
 80027a0:	46bd      	mov	sp, r7
 80027a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a6:	4770      	bx	lr
 80027a8:	e000ed00 	.word	0xe000ed00

080027ac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80027ac:	b480      	push	{r7}
 80027ae:	b083      	sub	sp, #12
 80027b0:	af00      	add	r7, sp, #0
 80027b2:	4603      	mov	r3, r0
 80027b4:	6039      	str	r1, [r7, #0]
 80027b6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80027b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027bc:	2b00      	cmp	r3, #0
 80027be:	db0a      	blt.n	80027d6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80027c0:	683b      	ldr	r3, [r7, #0]
 80027c2:	b2da      	uxtb	r2, r3
 80027c4:	490c      	ldr	r1, [pc, #48]	@ (80027f8 <__NVIC_SetPriority+0x4c>)
 80027c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027ca:	0112      	lsls	r2, r2, #4
 80027cc:	b2d2      	uxtb	r2, r2
 80027ce:	440b      	add	r3, r1
 80027d0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80027d4:	e00a      	b.n	80027ec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80027d6:	683b      	ldr	r3, [r7, #0]
 80027d8:	b2da      	uxtb	r2, r3
 80027da:	4908      	ldr	r1, [pc, #32]	@ (80027fc <__NVIC_SetPriority+0x50>)
 80027dc:	79fb      	ldrb	r3, [r7, #7]
 80027de:	f003 030f 	and.w	r3, r3, #15
 80027e2:	3b04      	subs	r3, #4
 80027e4:	0112      	lsls	r2, r2, #4
 80027e6:	b2d2      	uxtb	r2, r2
 80027e8:	440b      	add	r3, r1
 80027ea:	761a      	strb	r2, [r3, #24]
}
 80027ec:	bf00      	nop
 80027ee:	370c      	adds	r7, #12
 80027f0:	46bd      	mov	sp, r7
 80027f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f6:	4770      	bx	lr
 80027f8:	e000e100 	.word	0xe000e100
 80027fc:	e000ed00 	.word	0xe000ed00

08002800 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002800:	b480      	push	{r7}
 8002802:	b089      	sub	sp, #36	@ 0x24
 8002804:	af00      	add	r7, sp, #0
 8002806:	60f8      	str	r0, [r7, #12]
 8002808:	60b9      	str	r1, [r7, #8]
 800280a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	f003 0307 	and.w	r3, r3, #7
 8002812:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002814:	69fb      	ldr	r3, [r7, #28]
 8002816:	f1c3 0307 	rsb	r3, r3, #7
 800281a:	2b04      	cmp	r3, #4
 800281c:	bf28      	it	cs
 800281e:	2304      	movcs	r3, #4
 8002820:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002822:	69fb      	ldr	r3, [r7, #28]
 8002824:	3304      	adds	r3, #4
 8002826:	2b06      	cmp	r3, #6
 8002828:	d902      	bls.n	8002830 <NVIC_EncodePriority+0x30>
 800282a:	69fb      	ldr	r3, [r7, #28]
 800282c:	3b03      	subs	r3, #3
 800282e:	e000      	b.n	8002832 <NVIC_EncodePriority+0x32>
 8002830:	2300      	movs	r3, #0
 8002832:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002834:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002838:	69bb      	ldr	r3, [r7, #24]
 800283a:	fa02 f303 	lsl.w	r3, r2, r3
 800283e:	43da      	mvns	r2, r3
 8002840:	68bb      	ldr	r3, [r7, #8]
 8002842:	401a      	ands	r2, r3
 8002844:	697b      	ldr	r3, [r7, #20]
 8002846:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002848:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800284c:	697b      	ldr	r3, [r7, #20]
 800284e:	fa01 f303 	lsl.w	r3, r1, r3
 8002852:	43d9      	mvns	r1, r3
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002858:	4313      	orrs	r3, r2
         );
}
 800285a:	4618      	mov	r0, r3
 800285c:	3724      	adds	r7, #36	@ 0x24
 800285e:	46bd      	mov	sp, r7
 8002860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002864:	4770      	bx	lr
	...

08002868 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002868:	b580      	push	{r7, lr}
 800286a:	b082      	sub	sp, #8
 800286c:	af00      	add	r7, sp, #0
 800286e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	3b01      	subs	r3, #1
 8002874:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002878:	d301      	bcc.n	800287e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800287a:	2301      	movs	r3, #1
 800287c:	e00f      	b.n	800289e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800287e:	4a0a      	ldr	r2, [pc, #40]	@ (80028a8 <SysTick_Config+0x40>)
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	3b01      	subs	r3, #1
 8002884:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002886:	210f      	movs	r1, #15
 8002888:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800288c:	f7ff ff8e 	bl	80027ac <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002890:	4b05      	ldr	r3, [pc, #20]	@ (80028a8 <SysTick_Config+0x40>)
 8002892:	2200      	movs	r2, #0
 8002894:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002896:	4b04      	ldr	r3, [pc, #16]	@ (80028a8 <SysTick_Config+0x40>)
 8002898:	2207      	movs	r2, #7
 800289a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800289c:	2300      	movs	r3, #0
}
 800289e:	4618      	mov	r0, r3
 80028a0:	3708      	adds	r7, #8
 80028a2:	46bd      	mov	sp, r7
 80028a4:	bd80      	pop	{r7, pc}
 80028a6:	bf00      	nop
 80028a8:	e000e010 	.word	0xe000e010

080028ac <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80028ac:	b580      	push	{r7, lr}
 80028ae:	b082      	sub	sp, #8
 80028b0:	af00      	add	r7, sp, #0
 80028b2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80028b4:	6878      	ldr	r0, [r7, #4]
 80028b6:	f7ff ff47 	bl	8002748 <__NVIC_SetPriorityGrouping>
}
 80028ba:	bf00      	nop
 80028bc:	3708      	adds	r7, #8
 80028be:	46bd      	mov	sp, r7
 80028c0:	bd80      	pop	{r7, pc}

080028c2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80028c2:	b580      	push	{r7, lr}
 80028c4:	b086      	sub	sp, #24
 80028c6:	af00      	add	r7, sp, #0
 80028c8:	4603      	mov	r3, r0
 80028ca:	60b9      	str	r1, [r7, #8]
 80028cc:	607a      	str	r2, [r7, #4]
 80028ce:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80028d0:	2300      	movs	r3, #0
 80028d2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80028d4:	f7ff ff5c 	bl	8002790 <__NVIC_GetPriorityGrouping>
 80028d8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80028da:	687a      	ldr	r2, [r7, #4]
 80028dc:	68b9      	ldr	r1, [r7, #8]
 80028de:	6978      	ldr	r0, [r7, #20]
 80028e0:	f7ff ff8e 	bl	8002800 <NVIC_EncodePriority>
 80028e4:	4602      	mov	r2, r0
 80028e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80028ea:	4611      	mov	r1, r2
 80028ec:	4618      	mov	r0, r3
 80028ee:	f7ff ff5d 	bl	80027ac <__NVIC_SetPriority>
}
 80028f2:	bf00      	nop
 80028f4:	3718      	adds	r7, #24
 80028f6:	46bd      	mov	sp, r7
 80028f8:	bd80      	pop	{r7, pc}

080028fa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80028fa:	b580      	push	{r7, lr}
 80028fc:	b082      	sub	sp, #8
 80028fe:	af00      	add	r7, sp, #0
 8002900:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002902:	6878      	ldr	r0, [r7, #4]
 8002904:	f7ff ffb0 	bl	8002868 <SysTick_Config>
 8002908:	4603      	mov	r3, r0
}
 800290a:	4618      	mov	r0, r3
 800290c:	3708      	adds	r7, #8
 800290e:	46bd      	mov	sp, r7
 8002910:	bd80      	pop	{r7, pc}
	...

08002914 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8002914:	b580      	push	{r7, lr}
 8002916:	b084      	sub	sp, #16
 8002918:	af00      	add	r7, sp, #0
 800291a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	2b00      	cmp	r3, #0
 8002920:	d101      	bne.n	8002926 <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 8002922:	2301      	movs	r3, #1
 8002924:	e06c      	b.n	8002a00 <HAL_ETH_Init+0xec>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800292c:	2b00      	cmp	r3, #0
 800292e:	d106      	bne.n	800293e <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	2223      	movs	r2, #35	@ 0x23
 8002934:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8002938:	6878      	ldr	r0, [r7, #4]
 800293a:	f7fe fc5b 	bl	80011f4 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800293e:	2300      	movs	r3, #0
 8002940:	60bb      	str	r3, [r7, #8]
 8002942:	4b31      	ldr	r3, [pc, #196]	@ (8002a08 <HAL_ETH_Init+0xf4>)
 8002944:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002946:	4a30      	ldr	r2, [pc, #192]	@ (8002a08 <HAL_ETH_Init+0xf4>)
 8002948:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800294c:	6453      	str	r3, [r2, #68]	@ 0x44
 800294e:	4b2e      	ldr	r3, [pc, #184]	@ (8002a08 <HAL_ETH_Init+0xf4>)
 8002950:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002952:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002956:	60bb      	str	r3, [r7, #8]
 8002958:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 800295a:	4b2c      	ldr	r3, [pc, #176]	@ (8002a0c <HAL_ETH_Init+0xf8>)
 800295c:	685b      	ldr	r3, [r3, #4]
 800295e:	4a2b      	ldr	r2, [pc, #172]	@ (8002a0c <HAL_ETH_Init+0xf8>)
 8002960:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8002964:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8002966:	4b29      	ldr	r3, [pc, #164]	@ (8002a0c <HAL_ETH_Init+0xf8>)
 8002968:	685a      	ldr	r2, [r3, #4]
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	689b      	ldr	r3, [r3, #8]
 800296e:	4927      	ldr	r1, [pc, #156]	@ (8002a0c <HAL_ETH_Init+0xf8>)
 8002970:	4313      	orrs	r3, r2
 8002972:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 8002974:	4b25      	ldr	r3, [pc, #148]	@ (8002a0c <HAL_ETH_Init+0xf8>)
 8002976:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	687a      	ldr	r2, [r7, #4]
 8002984:	6812      	ldr	r2, [r2, #0]
 8002986:	f043 0301 	orr.w	r3, r3, #1
 800298a:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800298e:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002990:	f7ff feaa 	bl	80026e8 <HAL_GetTick>
 8002994:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8002996:	e011      	b.n	80029bc <HAL_ETH_Init+0xa8>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8002998:	f7ff fea6 	bl	80026e8 <HAL_GetTick>
 800299c:	4602      	mov	r2, r0
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	1ad3      	subs	r3, r2, r3
 80029a2:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80029a6:	d909      	bls.n	80029bc <HAL_ETH_Init+0xa8>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	2204      	movs	r2, #4
 80029ac:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	22e0      	movs	r2, #224	@ 0xe0
 80029b4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      /* Return Error */
      return HAL_ERROR;
 80029b8:	2301      	movs	r3, #1
 80029ba:	e021      	b.n	8002a00 <HAL_ETH_Init+0xec>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	f003 0301 	and.w	r3, r3, #1
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d1e4      	bne.n	8002998 <HAL_ETH_Init+0x84>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 80029ce:	6878      	ldr	r0, [r7, #4]
 80029d0:	f000 f958 	bl	8002c84 <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 80029d4:	6878      	ldr	r0, [r7, #4]
 80029d6:	f000 f9ff 	bl	8002dd8 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 80029da:	6878      	ldr	r0, [r7, #4]
 80029dc:	f000 fa55 	bl	8002e8a <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	685b      	ldr	r3, [r3, #4]
 80029e4:	461a      	mov	r2, r3
 80029e6:	2100      	movs	r1, #0
 80029e8:	6878      	ldr	r0, [r7, #4]
 80029ea:	f000 f9bd 	bl	8002d68 <ETH_MACAddressConfig>

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	2200      	movs	r2, #0
 80029f2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	2210      	movs	r2, #16
 80029fa:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80029fe:	2300      	movs	r3, #0
}
 8002a00:	4618      	mov	r0, r3
 8002a02:	3710      	adds	r7, #16
 8002a04:	46bd      	mov	sp, r7
 8002a06:	bd80      	pop	{r7, pc}
 8002a08:	40023800 	.word	0x40023800
 8002a0c:	40013800 	.word	0x40013800

08002a10 <ETH_SetMACConfig>:
  HAL_Delay(ETH_REG_WRITE_DELAY);
  (heth->Instance)->DMAOMR = tmpreg;
}

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 8002a10:	b580      	push	{r7, lr}
 8002a12:	b084      	sub	sp, #16
 8002a14:	af00      	add	r7, sp, #0
 8002a16:	6078      	str	r0, [r7, #4]
 8002a18:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	60fb      	str	r3, [r7, #12]
  /* Clear WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 8002a22:	68fa      	ldr	r2, [r7, #12]
 8002a24:	4b51      	ldr	r3, [pc, #324]	@ (8002b6c <ETH_SetMACConfig+0x15c>)
 8002a26:	4013      	ands	r3, r2
 8002a28:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8002a2a:	683b      	ldr	r3, [r7, #0]
 8002a2c:	7c1b      	ldrb	r3, [r3, #16]
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d102      	bne.n	8002a38 <ETH_SetMACConfig+0x28>
 8002a32:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8002a36:	e000      	b.n	8002a3a <ETH_SetMACConfig+0x2a>
 8002a38:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8002a3a:	683b      	ldr	r3, [r7, #0]
 8002a3c:	7c5b      	ldrb	r3, [r3, #17]
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d102      	bne.n	8002a48 <ETH_SetMACConfig+0x38>
 8002a42:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8002a46:	e000      	b.n	8002a4a <ETH_SetMACConfig+0x3a>
 8002a48:	2300      	movs	r3, #0
  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8002a4a:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 8002a4c:	683b      	ldr	r3, [r7, #0]
 8002a4e:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8002a50:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8002a52:	683b      	ldr	r3, [r7, #0]
 8002a54:	7fdb      	ldrb	r3, [r3, #31]
 8002a56:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 8002a58:	431a      	orrs	r2, r3
                        macconf->Speed |
 8002a5a:	683b      	ldr	r3, [r7, #0]
 8002a5c:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8002a5e:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8002a60:	683a      	ldr	r2, [r7, #0]
 8002a62:	7f92      	ldrb	r2, [r2, #30]
 8002a64:	2a00      	cmp	r2, #0
 8002a66:	d102      	bne.n	8002a6e <ETH_SetMACConfig+0x5e>
 8002a68:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002a6c:	e000      	b.n	8002a70 <ETH_SetMACConfig+0x60>
 8002a6e:	2200      	movs	r2, #0
                        macconf->Speed |
 8002a70:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8002a72:	683b      	ldr	r3, [r7, #0]
 8002a74:	7f1b      	ldrb	r3, [r3, #28]
 8002a76:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8002a78:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 8002a7a:	683b      	ldr	r3, [r7, #0]
 8002a7c:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8002a7e:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8002a80:	683b      	ldr	r3, [r7, #0]
 8002a82:	791b      	ldrb	r3, [r3, #4]
 8002a84:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 8002a86:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8002a88:	683a      	ldr	r2, [r7, #0]
 8002a8a:	f892 2020 	ldrb.w	r2, [r2, #32]
 8002a8e:	2a00      	cmp	r2, #0
 8002a90:	d102      	bne.n	8002a98 <ETH_SetMACConfig+0x88>
 8002a92:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002a96:	e000      	b.n	8002a9a <ETH_SetMACConfig+0x8a>
 8002a98:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8002a9a:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8002a9c:	683b      	ldr	r3, [r7, #0]
 8002a9e:	7bdb      	ldrb	r3, [r3, #15]
 8002aa0:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8002aa2:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 8002aa4:	683b      	ldr	r3, [r7, #0]
 8002aa6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8002aa8:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 8002aaa:	683b      	ldr	r3, [r7, #0]
 8002aac:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8002ab0:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8002ab2:	4313      	orrs	r3, r2
 8002ab4:	68fa      	ldr	r2, [r7, #12]
 8002ab6:	4313      	orrs	r3, r2
 8002ab8:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	68fa      	ldr	r2, [r7, #12]
 8002ac0:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8002aca:	2001      	movs	r0, #1
 8002acc:	f7ff fe18 	bl	8002700 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	68fa      	ldr	r2, [r7, #12]
 8002ad6:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	699b      	ldr	r3, [r3, #24]
 8002ade:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8002ae0:	68fa      	ldr	r2, [r7, #12]
 8002ae2:	f64f 7341 	movw	r3, #65345	@ 0xff41
 8002ae6:	4013      	ands	r3, r2
 8002ae8:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8002aea:	683b      	ldr	r3, [r7, #0]
 8002aec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002aee:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8002af0:	683a      	ldr	r2, [r7, #0]
 8002af2:	f892 204c 	ldrb.w	r2, [r2, #76]	@ 0x4c
 8002af6:	2a00      	cmp	r2, #0
 8002af8:	d101      	bne.n	8002afe <ETH_SetMACConfig+0xee>
 8002afa:	2280      	movs	r2, #128	@ 0x80
 8002afc:	e000      	b.n	8002b00 <ETH_SetMACConfig+0xf0>
 8002afe:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8002b00:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 8002b02:	683b      	ldr	r3, [r7, #0]
 8002b04:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8002b06:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8002b08:	683a      	ldr	r2, [r7, #0]
 8002b0a:	f892 2055 	ldrb.w	r2, [r2, #85]	@ 0x55
 8002b0e:	2a01      	cmp	r2, #1
 8002b10:	d101      	bne.n	8002b16 <ETH_SetMACConfig+0x106>
 8002b12:	2208      	movs	r2, #8
 8002b14:	e000      	b.n	8002b18 <ETH_SetMACConfig+0x108>
 8002b16:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 8002b18:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 8002b1a:	683a      	ldr	r2, [r7, #0]
 8002b1c:	f892 2056 	ldrb.w	r2, [r2, #86]	@ 0x56
 8002b20:	2a01      	cmp	r2, #1
 8002b22:	d101      	bne.n	8002b28 <ETH_SetMACConfig+0x118>
 8002b24:	2204      	movs	r2, #4
 8002b26:	e000      	b.n	8002b2a <ETH_SetMACConfig+0x11a>
 8002b28:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8002b2a:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 8002b2c:	683a      	ldr	r2, [r7, #0]
 8002b2e:	f892 2054 	ldrb.w	r2, [r2, #84]	@ 0x54
 8002b32:	2a01      	cmp	r2, #1
 8002b34:	d101      	bne.n	8002b3a <ETH_SetMACConfig+0x12a>
 8002b36:	2202      	movs	r2, #2
 8002b38:	e000      	b.n	8002b3c <ETH_SetMACConfig+0x12c>
 8002b3a:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8002b3c:	4313      	orrs	r3, r2
 8002b3e:	68fa      	ldr	r2, [r7, #12]
 8002b40:	4313      	orrs	r3, r2
 8002b42:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	68fa      	ldr	r2, [r7, #12]
 8002b4a:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	699b      	ldr	r3, [r3, #24]
 8002b52:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8002b54:	2001      	movs	r0, #1
 8002b56:	f7ff fdd3 	bl	8002700 <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	68fa      	ldr	r2, [r7, #12]
 8002b60:	619a      	str	r2, [r3, #24]
}
 8002b62:	bf00      	nop
 8002b64:	3710      	adds	r7, #16
 8002b66:	46bd      	mov	sp, r7
 8002b68:	bd80      	pop	{r7, pc}
 8002b6a:	bf00      	nop
 8002b6c:	ff20810f 	.word	0xff20810f

08002b70 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth,  ETH_DMAConfigTypeDef *dmaconf)
{
 8002b70:	b580      	push	{r7, lr}
 8002b72:	b084      	sub	sp, #16
 8002b74:	af00      	add	r7, sp, #0
 8002b76:	6078      	str	r0, [r7, #4]
 8002b78:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002b82:	699b      	ldr	r3, [r3, #24]
 8002b84:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 8002b86:	68fa      	ldr	r2, [r7, #12]
 8002b88:	4b3d      	ldr	r3, [pc, #244]	@ (8002c80 <ETH_SetDMAConfig+0x110>)
 8002b8a:	4013      	ands	r3, r2
 8002b8c:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8002b8e:	683b      	ldr	r3, [r7, #0]
 8002b90:	7b1b      	ldrb	r3, [r3, #12]
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d102      	bne.n	8002b9c <ETH_SetDMAConfig+0x2c>
 8002b96:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8002b9a:	e000      	b.n	8002b9e <ETH_SetDMAConfig+0x2e>
 8002b9c:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8002b9e:	683b      	ldr	r3, [r7, #0]
 8002ba0:	7b5b      	ldrb	r3, [r3, #13]
 8002ba2:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8002ba4:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8002ba6:	683a      	ldr	r2, [r7, #0]
 8002ba8:	7f52      	ldrb	r2, [r2, #29]
 8002baa:	2a00      	cmp	r2, #0
 8002bac:	d102      	bne.n	8002bb4 <ETH_SetDMAConfig+0x44>
 8002bae:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8002bb2:	e000      	b.n	8002bb6 <ETH_SetDMAConfig+0x46>
 8002bb4:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8002bb6:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8002bb8:	683b      	ldr	r3, [r7, #0]
 8002bba:	7b9b      	ldrb	r3, [r3, #14]
 8002bbc:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8002bbe:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 8002bc0:	683b      	ldr	r3, [r7, #0]
 8002bc2:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8002bc4:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8002bc6:	683b      	ldr	r3, [r7, #0]
 8002bc8:	7f1b      	ldrb	r3, [r3, #28]
 8002bca:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 8002bcc:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8002bce:	683b      	ldr	r3, [r7, #0]
 8002bd0:	7f9b      	ldrb	r3, [r3, #30]
 8002bd2:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8002bd4:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 8002bd6:	683b      	ldr	r3, [r7, #0]
 8002bd8:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8002bda:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 8002bdc:	683b      	ldr	r3, [r7, #0]
 8002bde:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002be2:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8002be4:	4313      	orrs	r3, r2
 8002be6:	68fa      	ldr	r2, [r7, #12]
 8002be8:	4313      	orrs	r3, r2
 8002bea:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002bf4:	461a      	mov	r2, r3
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002c02:	699b      	ldr	r3, [r3, #24]
 8002c04:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8002c06:	2001      	movs	r0, #1
 8002c08:	f7ff fd7a 	bl	8002700 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002c14:	461a      	mov	r2, r3
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8002c1a:	683b      	ldr	r3, [r7, #0]
 8002c1c:	791b      	ldrb	r3, [r3, #4]
 8002c1e:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 8002c20:	683b      	ldr	r3, [r7, #0]
 8002c22:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8002c24:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8002c26:	683b      	ldr	r3, [r7, #0]
 8002c28:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 8002c2a:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 8002c2c:	683b      	ldr	r3, [r7, #0]
 8002c2e:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8002c30:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8002c32:	683b      	ldr	r3, [r7, #0]
 8002c34:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002c38:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 8002c3a:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8002c3c:	683b      	ldr	r3, [r7, #0]
 8002c3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c40:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8002c42:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 8002c44:	683b      	ldr	r3, [r7, #0]
 8002c46:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8002c48:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8002c4a:	687a      	ldr	r2, [r7, #4]
 8002c4c:	6812      	ldr	r2, [r2, #0]
 8002c4e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002c52:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002c56:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8002c64:	2001      	movs	r0, #1
 8002c66:	f7ff fd4b 	bl	8002700 <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002c72:	461a      	mov	r2, r3
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	6013      	str	r3, [r2, #0]
}
 8002c78:	bf00      	nop
 8002c7a:	3710      	adds	r7, #16
 8002c7c:	46bd      	mov	sp, r7
 8002c7e:	bd80      	pop	{r7, pc}
 8002c80:	f8de3f23 	.word	0xf8de3f23

08002c84 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8002c84:	b580      	push	{r7, lr}
 8002c86:	b0a6      	sub	sp, #152	@ 0x98
 8002c88:	af00      	add	r7, sp, #0
 8002c8a:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 8002c8c:	2301      	movs	r3, #1
 8002c8e:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
  macDefaultConf.Jabber = ENABLE;
 8002c92:	2301      	movs	r3, #1
 8002c94:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 8002c98:	2300      	movs	r3, #0
 8002c9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8002c9c:	2300      	movs	r3, #0
 8002c9e:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 8002ca2:	2301      	movs	r3, #1
 8002ca4:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 8002ca8:	2300      	movs	r3, #0
 8002caa:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
  macDefaultConf.ChecksumOffload = ENABLE;
 8002cae:	2301      	movs	r3, #1
 8002cb0:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 8002cb4:	2300      	movs	r3, #0
 8002cb6:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 8002cba:	2300      	movs	r3, #0
 8002cbc:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8002cc0:	2300      	movs	r3, #0
 8002cc2:	65bb      	str	r3, [r7, #88]	@ 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 8002cc4:	2300      	movs	r3, #0
 8002cc6:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  macDefaultConf.PauseTime = 0x0U;
 8002cca:	2300      	movs	r3, #0
 8002ccc:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 8002cce:	2300      	movs	r3, #0
 8002cd0:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 8002cd4:	2300      	movs	r3, #0
 8002cd6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8002cda:	2300      	movs	r3, #0
 8002cdc:	f887 308a 	strb.w	r3, [r7, #138]	@ 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 8002ce0:	2300      	movs	r3, #0
 8002ce2:	f887 3088 	strb.w	r3, [r7, #136]	@ 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 8002ce6:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002cea:	64bb      	str	r3, [r7, #72]	@ 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8002cec:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002cf0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8002cf2:	2300      	movs	r3, #0
 8002cf4:	f887 3089 	strb.w	r3, [r7, #137]	@ 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8002cf8:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8002cfc:	4619      	mov	r1, r3
 8002cfe:	6878      	ldr	r0, [r7, #4]
 8002d00:	f7ff fe86 	bl	8002a10 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 8002d04:	2301      	movs	r3, #1
 8002d06:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 8002d08:	2301      	movs	r3, #1
 8002d0a:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 8002d0c:	2301      	movs	r3, #1
 8002d0e:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 8002d12:	2301      	movs	r3, #1
 8002d14:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 8002d16:	2300      	movs	r3, #0
 8002d18:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 8002d1a:	2300      	movs	r3, #0
 8002d1c:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 8002d20:	2300      	movs	r3, #0
 8002d22:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 8002d26:	2300      	movs	r3, #0
 8002d28:	62bb      	str	r3, [r7, #40]	@ 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 8002d2a:	2301      	movs	r3, #1
 8002d2c:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8002d30:	2301      	movs	r3, #1
 8002d32:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8002d34:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002d38:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8002d3a:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8002d3e:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8002d40:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002d44:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 8002d46:	2301      	movs	r3, #1
 8002d48:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 8002d4c:	2300      	movs	r3, #0
 8002d4e:	633b      	str	r3, [r7, #48]	@ 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 8002d50:	2300      	movs	r3, #0
 8002d52:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8002d54:	f107 0308 	add.w	r3, r7, #8
 8002d58:	4619      	mov	r1, r3
 8002d5a:	6878      	ldr	r0, [r7, #4]
 8002d5c:	f7ff ff08 	bl	8002b70 <ETH_SetDMAConfig>
}
 8002d60:	bf00      	nop
 8002d62:	3798      	adds	r7, #152	@ 0x98
 8002d64:	46bd      	mov	sp, r7
 8002d66:	bd80      	pop	{r7, pc}

08002d68 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8002d68:	b480      	push	{r7}
 8002d6a:	b087      	sub	sp, #28
 8002d6c:	af00      	add	r7, sp, #0
 8002d6e:	60f8      	str	r0, [r7, #12]
 8002d70:	60b9      	str	r1, [r7, #8]
 8002d72:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	3305      	adds	r3, #5
 8002d78:	781b      	ldrb	r3, [r3, #0]
 8002d7a:	021b      	lsls	r3, r3, #8
 8002d7c:	687a      	ldr	r2, [r7, #4]
 8002d7e:	3204      	adds	r2, #4
 8002d80:	7812      	ldrb	r2, [r2, #0]
 8002d82:	4313      	orrs	r3, r2
 8002d84:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 8002d86:	68ba      	ldr	r2, [r7, #8]
 8002d88:	4b11      	ldr	r3, [pc, #68]	@ (8002dd0 <ETH_MACAddressConfig+0x68>)
 8002d8a:	4413      	add	r3, r2
 8002d8c:	461a      	mov	r2, r3
 8002d8e:	697b      	ldr	r3, [r7, #20]
 8002d90:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	3303      	adds	r3, #3
 8002d96:	781b      	ldrb	r3, [r3, #0]
 8002d98:	061a      	lsls	r2, r3, #24
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	3302      	adds	r3, #2
 8002d9e:	781b      	ldrb	r3, [r3, #0]
 8002da0:	041b      	lsls	r3, r3, #16
 8002da2:	431a      	orrs	r2, r3
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	3301      	adds	r3, #1
 8002da8:	781b      	ldrb	r3, [r3, #0]
 8002daa:	021b      	lsls	r3, r3, #8
 8002dac:	4313      	orrs	r3, r2
 8002dae:	687a      	ldr	r2, [r7, #4]
 8002db0:	7812      	ldrb	r2, [r2, #0]
 8002db2:	4313      	orrs	r3, r2
 8002db4:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 8002db6:	68ba      	ldr	r2, [r7, #8]
 8002db8:	4b06      	ldr	r3, [pc, #24]	@ (8002dd4 <ETH_MACAddressConfig+0x6c>)
 8002dba:	4413      	add	r3, r2
 8002dbc:	461a      	mov	r2, r3
 8002dbe:	697b      	ldr	r3, [r7, #20]
 8002dc0:	6013      	str	r3, [r2, #0]
}
 8002dc2:	bf00      	nop
 8002dc4:	371c      	adds	r7, #28
 8002dc6:	46bd      	mov	sp, r7
 8002dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dcc:	4770      	bx	lr
 8002dce:	bf00      	nop
 8002dd0:	40028040 	.word	0x40028040
 8002dd4:	40028044 	.word	0x40028044

08002dd8 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8002dd8:	b480      	push	{r7}
 8002dda:	b085      	sub	sp, #20
 8002ddc:	af00      	add	r7, sp, #0
 8002dde:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8002de0:	2300      	movs	r3, #0
 8002de2:	60fb      	str	r3, [r7, #12]
 8002de4:	e03e      	b.n	8002e64 <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	68d9      	ldr	r1, [r3, #12]
 8002dea:	68fa      	ldr	r2, [r7, #12]
 8002dec:	4613      	mov	r3, r2
 8002dee:	009b      	lsls	r3, r3, #2
 8002df0:	4413      	add	r3, r2
 8002df2:	00db      	lsls	r3, r3, #3
 8002df4:	440b      	add	r3, r1
 8002df6:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 8002df8:	68bb      	ldr	r3, [r7, #8]
 8002dfa:	2200      	movs	r2, #0
 8002dfc:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 8002dfe:	68bb      	ldr	r3, [r7, #8]
 8002e00:	2200      	movs	r2, #0
 8002e02:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 8002e04:	68bb      	ldr	r3, [r7, #8]
 8002e06:	2200      	movs	r2, #0
 8002e08:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 8002e0a:	68bb      	ldr	r3, [r7, #8]
 8002e0c:	2200      	movs	r2, #0
 8002e0e:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8002e10:	68b9      	ldr	r1, [r7, #8]
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	68fa      	ldr	r2, [r7, #12]
 8002e16:	3206      	adds	r2, #6
 8002e18:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 8002e1c:	68bb      	ldr	r3, [r7, #8]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8002e24:	68bb      	ldr	r3, [r7, #8]
 8002e26:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	2b02      	cmp	r3, #2
 8002e2c:	d80c      	bhi.n	8002e48 <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	68d9      	ldr	r1, [r3, #12]
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	1c5a      	adds	r2, r3, #1
 8002e36:	4613      	mov	r3, r2
 8002e38:	009b      	lsls	r3, r3, #2
 8002e3a:	4413      	add	r3, r2
 8002e3c:	00db      	lsls	r3, r3, #3
 8002e3e:	440b      	add	r3, r1
 8002e40:	461a      	mov	r2, r3
 8002e42:	68bb      	ldr	r3, [r7, #8]
 8002e44:	60da      	str	r2, [r3, #12]
 8002e46:	e004      	b.n	8002e52 <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	68db      	ldr	r3, [r3, #12]
 8002e4c:	461a      	mov	r2, r3
 8002e4e:	68bb      	ldr	r3, [r7, #8]
 8002e50:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 8002e52:	68bb      	ldr	r3, [r7, #8]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	f443 0240 	orr.w	r2, r3, #12582912	@ 0xc00000
 8002e5a:	68bb      	ldr	r3, [r7, #8]
 8002e5c:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	3301      	adds	r3, #1
 8002e62:	60fb      	str	r3, [r7, #12]
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	2b03      	cmp	r3, #3
 8002e68:	d9bd      	bls.n	8002de6 <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	2200      	movs	r2, #0
 8002e6e:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	68da      	ldr	r2, [r3, #12]
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002e7c:	611a      	str	r2, [r3, #16]
}
 8002e7e:	bf00      	nop
 8002e80:	3714      	adds	r7, #20
 8002e82:	46bd      	mov	sp, r7
 8002e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e88:	4770      	bx	lr

08002e8a <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 8002e8a:	b480      	push	{r7}
 8002e8c:	b085      	sub	sp, #20
 8002e8e:	af00      	add	r7, sp, #0
 8002e90:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8002e92:	2300      	movs	r3, #0
 8002e94:	60fb      	str	r3, [r7, #12]
 8002e96:	e046      	b.n	8002f26 <ETH_DMARxDescListInit+0x9c>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	6919      	ldr	r1, [r3, #16]
 8002e9c:	68fa      	ldr	r2, [r7, #12]
 8002e9e:	4613      	mov	r3, r2
 8002ea0:	009b      	lsls	r3, r3, #2
 8002ea2:	4413      	add	r3, r2
 8002ea4:	00db      	lsls	r3, r3, #3
 8002ea6:	440b      	add	r3, r1
 8002ea8:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 8002eaa:	68bb      	ldr	r3, [r7, #8]
 8002eac:	2200      	movs	r2, #0
 8002eae:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 8002eb0:	68bb      	ldr	r3, [r7, #8]
 8002eb2:	2200      	movs	r2, #0
 8002eb4:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 8002eb6:	68bb      	ldr	r3, [r7, #8]
 8002eb8:	2200      	movs	r2, #0
 8002eba:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 8002ebc:	68bb      	ldr	r3, [r7, #8]
 8002ebe:	2200      	movs	r2, #0
 8002ec0:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 8002ec2:	68bb      	ldr	r3, [r7, #8]
 8002ec4:	2200      	movs	r2, #0
 8002ec6:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 8002ec8:	68bb      	ldr	r3, [r7, #8]
 8002eca:	2200      	movs	r2, #0
 8002ecc:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 8002ece:	68bb      	ldr	r3, [r7, #8]
 8002ed0:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8002ed4:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;
 8002ed6:	68bb      	ldr	r3, [r7, #8]
 8002ed8:	f244 52f4 	movw	r2, #17908	@ 0x45f4
 8002edc:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 8002ede:	68bb      	ldr	r3, [r7, #8]
 8002ee0:	685b      	ldr	r3, [r3, #4]
 8002ee2:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002ee6:	68bb      	ldr	r3, [r7, #8]
 8002ee8:	605a      	str	r2, [r3, #4]

    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8002eea:	68b9      	ldr	r1, [r7, #8]
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	68fa      	ldr	r2, [r7, #12]
 8002ef0:	3212      	adds	r2, #18
 8002ef2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	2b02      	cmp	r3, #2
 8002efa:	d80c      	bhi.n	8002f16 <ETH_DMARxDescListInit+0x8c>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	6919      	ldr	r1, [r3, #16]
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	1c5a      	adds	r2, r3, #1
 8002f04:	4613      	mov	r3, r2
 8002f06:	009b      	lsls	r3, r3, #2
 8002f08:	4413      	add	r3, r2
 8002f0a:	00db      	lsls	r3, r3, #3
 8002f0c:	440b      	add	r3, r1
 8002f0e:	461a      	mov	r2, r3
 8002f10:	68bb      	ldr	r3, [r7, #8]
 8002f12:	60da      	str	r2, [r3, #12]
 8002f14:	e004      	b.n	8002f20 <ETH_DMARxDescListInit+0x96>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	691b      	ldr	r3, [r3, #16]
 8002f1a:	461a      	mov	r2, r3
 8002f1c:	68bb      	ldr	r3, [r7, #8]
 8002f1e:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	3301      	adds	r3, #1
 8002f24:	60fb      	str	r3, [r7, #12]
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	2b03      	cmp	r3, #3
 8002f2a:	d9b5      	bls.n	8002e98 <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	2200      	movs	r2, #0
 8002f30:	65da      	str	r2, [r3, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	2200      	movs	r2, #0
 8002f36:	661a      	str	r2, [r3, #96]	@ 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	2200      	movs	r2, #0
 8002f3c:	669a      	str	r2, [r3, #104]	@ 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	2200      	movs	r2, #0
 8002f42:	66da      	str	r2, [r3, #108]	@ 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	2200      	movs	r2, #0
 8002f48:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	691a      	ldr	r2, [r3, #16]
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002f56:	60da      	str	r2, [r3, #12]
}
 8002f58:	bf00      	nop
 8002f5a:	3714      	adds	r7, #20
 8002f5c:	46bd      	mov	sp, r7
 8002f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f62:	4770      	bx	lr

08002f64 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002f64:	b480      	push	{r7}
 8002f66:	b089      	sub	sp, #36	@ 0x24
 8002f68:	af00      	add	r7, sp, #0
 8002f6a:	6078      	str	r0, [r7, #4]
 8002f6c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002f6e:	2300      	movs	r3, #0
 8002f70:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002f72:	2300      	movs	r3, #0
 8002f74:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002f76:	2300      	movs	r3, #0
 8002f78:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002f7a:	2300      	movs	r3, #0
 8002f7c:	61fb      	str	r3, [r7, #28]
 8002f7e:	e177      	b.n	8003270 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002f80:	2201      	movs	r2, #1
 8002f82:	69fb      	ldr	r3, [r7, #28]
 8002f84:	fa02 f303 	lsl.w	r3, r2, r3
 8002f88:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002f8a:	683b      	ldr	r3, [r7, #0]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	697a      	ldr	r2, [r7, #20]
 8002f90:	4013      	ands	r3, r2
 8002f92:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002f94:	693a      	ldr	r2, [r7, #16]
 8002f96:	697b      	ldr	r3, [r7, #20]
 8002f98:	429a      	cmp	r2, r3
 8002f9a:	f040 8166 	bne.w	800326a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002f9e:	683b      	ldr	r3, [r7, #0]
 8002fa0:	685b      	ldr	r3, [r3, #4]
 8002fa2:	f003 0303 	and.w	r3, r3, #3
 8002fa6:	2b01      	cmp	r3, #1
 8002fa8:	d005      	beq.n	8002fb6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002faa:	683b      	ldr	r3, [r7, #0]
 8002fac:	685b      	ldr	r3, [r3, #4]
 8002fae:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002fb2:	2b02      	cmp	r3, #2
 8002fb4:	d130      	bne.n	8003018 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	689b      	ldr	r3, [r3, #8]
 8002fba:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002fbc:	69fb      	ldr	r3, [r7, #28]
 8002fbe:	005b      	lsls	r3, r3, #1
 8002fc0:	2203      	movs	r2, #3
 8002fc2:	fa02 f303 	lsl.w	r3, r2, r3
 8002fc6:	43db      	mvns	r3, r3
 8002fc8:	69ba      	ldr	r2, [r7, #24]
 8002fca:	4013      	ands	r3, r2
 8002fcc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002fce:	683b      	ldr	r3, [r7, #0]
 8002fd0:	68da      	ldr	r2, [r3, #12]
 8002fd2:	69fb      	ldr	r3, [r7, #28]
 8002fd4:	005b      	lsls	r3, r3, #1
 8002fd6:	fa02 f303 	lsl.w	r3, r2, r3
 8002fda:	69ba      	ldr	r2, [r7, #24]
 8002fdc:	4313      	orrs	r3, r2
 8002fde:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	69ba      	ldr	r2, [r7, #24]
 8002fe4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	685b      	ldr	r3, [r3, #4]
 8002fea:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002fec:	2201      	movs	r2, #1
 8002fee:	69fb      	ldr	r3, [r7, #28]
 8002ff0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ff4:	43db      	mvns	r3, r3
 8002ff6:	69ba      	ldr	r2, [r7, #24]
 8002ff8:	4013      	ands	r3, r2
 8002ffa:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002ffc:	683b      	ldr	r3, [r7, #0]
 8002ffe:	685b      	ldr	r3, [r3, #4]
 8003000:	091b      	lsrs	r3, r3, #4
 8003002:	f003 0201 	and.w	r2, r3, #1
 8003006:	69fb      	ldr	r3, [r7, #28]
 8003008:	fa02 f303 	lsl.w	r3, r2, r3
 800300c:	69ba      	ldr	r2, [r7, #24]
 800300e:	4313      	orrs	r3, r2
 8003010:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	69ba      	ldr	r2, [r7, #24]
 8003016:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003018:	683b      	ldr	r3, [r7, #0]
 800301a:	685b      	ldr	r3, [r3, #4]
 800301c:	f003 0303 	and.w	r3, r3, #3
 8003020:	2b03      	cmp	r3, #3
 8003022:	d017      	beq.n	8003054 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	68db      	ldr	r3, [r3, #12]
 8003028:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800302a:	69fb      	ldr	r3, [r7, #28]
 800302c:	005b      	lsls	r3, r3, #1
 800302e:	2203      	movs	r2, #3
 8003030:	fa02 f303 	lsl.w	r3, r2, r3
 8003034:	43db      	mvns	r3, r3
 8003036:	69ba      	ldr	r2, [r7, #24]
 8003038:	4013      	ands	r3, r2
 800303a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800303c:	683b      	ldr	r3, [r7, #0]
 800303e:	689a      	ldr	r2, [r3, #8]
 8003040:	69fb      	ldr	r3, [r7, #28]
 8003042:	005b      	lsls	r3, r3, #1
 8003044:	fa02 f303 	lsl.w	r3, r2, r3
 8003048:	69ba      	ldr	r2, [r7, #24]
 800304a:	4313      	orrs	r3, r2
 800304c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	69ba      	ldr	r2, [r7, #24]
 8003052:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003054:	683b      	ldr	r3, [r7, #0]
 8003056:	685b      	ldr	r3, [r3, #4]
 8003058:	f003 0303 	and.w	r3, r3, #3
 800305c:	2b02      	cmp	r3, #2
 800305e:	d123      	bne.n	80030a8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003060:	69fb      	ldr	r3, [r7, #28]
 8003062:	08da      	lsrs	r2, r3, #3
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	3208      	adds	r2, #8
 8003068:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800306c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800306e:	69fb      	ldr	r3, [r7, #28]
 8003070:	f003 0307 	and.w	r3, r3, #7
 8003074:	009b      	lsls	r3, r3, #2
 8003076:	220f      	movs	r2, #15
 8003078:	fa02 f303 	lsl.w	r3, r2, r3
 800307c:	43db      	mvns	r3, r3
 800307e:	69ba      	ldr	r2, [r7, #24]
 8003080:	4013      	ands	r3, r2
 8003082:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003084:	683b      	ldr	r3, [r7, #0]
 8003086:	691a      	ldr	r2, [r3, #16]
 8003088:	69fb      	ldr	r3, [r7, #28]
 800308a:	f003 0307 	and.w	r3, r3, #7
 800308e:	009b      	lsls	r3, r3, #2
 8003090:	fa02 f303 	lsl.w	r3, r2, r3
 8003094:	69ba      	ldr	r2, [r7, #24]
 8003096:	4313      	orrs	r3, r2
 8003098:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800309a:	69fb      	ldr	r3, [r7, #28]
 800309c:	08da      	lsrs	r2, r3, #3
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	3208      	adds	r2, #8
 80030a2:	69b9      	ldr	r1, [r7, #24]
 80030a4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80030ae:	69fb      	ldr	r3, [r7, #28]
 80030b0:	005b      	lsls	r3, r3, #1
 80030b2:	2203      	movs	r2, #3
 80030b4:	fa02 f303 	lsl.w	r3, r2, r3
 80030b8:	43db      	mvns	r3, r3
 80030ba:	69ba      	ldr	r2, [r7, #24]
 80030bc:	4013      	ands	r3, r2
 80030be:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80030c0:	683b      	ldr	r3, [r7, #0]
 80030c2:	685b      	ldr	r3, [r3, #4]
 80030c4:	f003 0203 	and.w	r2, r3, #3
 80030c8:	69fb      	ldr	r3, [r7, #28]
 80030ca:	005b      	lsls	r3, r3, #1
 80030cc:	fa02 f303 	lsl.w	r3, r2, r3
 80030d0:	69ba      	ldr	r2, [r7, #24]
 80030d2:	4313      	orrs	r3, r2
 80030d4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	69ba      	ldr	r2, [r7, #24]
 80030da:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80030dc:	683b      	ldr	r3, [r7, #0]
 80030de:	685b      	ldr	r3, [r3, #4]
 80030e0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	f000 80c0 	beq.w	800326a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80030ea:	2300      	movs	r3, #0
 80030ec:	60fb      	str	r3, [r7, #12]
 80030ee:	4b66      	ldr	r3, [pc, #408]	@ (8003288 <HAL_GPIO_Init+0x324>)
 80030f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80030f2:	4a65      	ldr	r2, [pc, #404]	@ (8003288 <HAL_GPIO_Init+0x324>)
 80030f4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80030f8:	6453      	str	r3, [r2, #68]	@ 0x44
 80030fa:	4b63      	ldr	r3, [pc, #396]	@ (8003288 <HAL_GPIO_Init+0x324>)
 80030fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80030fe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003102:	60fb      	str	r3, [r7, #12]
 8003104:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003106:	4a61      	ldr	r2, [pc, #388]	@ (800328c <HAL_GPIO_Init+0x328>)
 8003108:	69fb      	ldr	r3, [r7, #28]
 800310a:	089b      	lsrs	r3, r3, #2
 800310c:	3302      	adds	r3, #2
 800310e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003112:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003114:	69fb      	ldr	r3, [r7, #28]
 8003116:	f003 0303 	and.w	r3, r3, #3
 800311a:	009b      	lsls	r3, r3, #2
 800311c:	220f      	movs	r2, #15
 800311e:	fa02 f303 	lsl.w	r3, r2, r3
 8003122:	43db      	mvns	r3, r3
 8003124:	69ba      	ldr	r2, [r7, #24]
 8003126:	4013      	ands	r3, r2
 8003128:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	4a58      	ldr	r2, [pc, #352]	@ (8003290 <HAL_GPIO_Init+0x32c>)
 800312e:	4293      	cmp	r3, r2
 8003130:	d037      	beq.n	80031a2 <HAL_GPIO_Init+0x23e>
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	4a57      	ldr	r2, [pc, #348]	@ (8003294 <HAL_GPIO_Init+0x330>)
 8003136:	4293      	cmp	r3, r2
 8003138:	d031      	beq.n	800319e <HAL_GPIO_Init+0x23a>
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	4a56      	ldr	r2, [pc, #344]	@ (8003298 <HAL_GPIO_Init+0x334>)
 800313e:	4293      	cmp	r3, r2
 8003140:	d02b      	beq.n	800319a <HAL_GPIO_Init+0x236>
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	4a55      	ldr	r2, [pc, #340]	@ (800329c <HAL_GPIO_Init+0x338>)
 8003146:	4293      	cmp	r3, r2
 8003148:	d025      	beq.n	8003196 <HAL_GPIO_Init+0x232>
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	4a54      	ldr	r2, [pc, #336]	@ (80032a0 <HAL_GPIO_Init+0x33c>)
 800314e:	4293      	cmp	r3, r2
 8003150:	d01f      	beq.n	8003192 <HAL_GPIO_Init+0x22e>
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	4a53      	ldr	r2, [pc, #332]	@ (80032a4 <HAL_GPIO_Init+0x340>)
 8003156:	4293      	cmp	r3, r2
 8003158:	d019      	beq.n	800318e <HAL_GPIO_Init+0x22a>
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	4a52      	ldr	r2, [pc, #328]	@ (80032a8 <HAL_GPIO_Init+0x344>)
 800315e:	4293      	cmp	r3, r2
 8003160:	d013      	beq.n	800318a <HAL_GPIO_Init+0x226>
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	4a51      	ldr	r2, [pc, #324]	@ (80032ac <HAL_GPIO_Init+0x348>)
 8003166:	4293      	cmp	r3, r2
 8003168:	d00d      	beq.n	8003186 <HAL_GPIO_Init+0x222>
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	4a50      	ldr	r2, [pc, #320]	@ (80032b0 <HAL_GPIO_Init+0x34c>)
 800316e:	4293      	cmp	r3, r2
 8003170:	d007      	beq.n	8003182 <HAL_GPIO_Init+0x21e>
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	4a4f      	ldr	r2, [pc, #316]	@ (80032b4 <HAL_GPIO_Init+0x350>)
 8003176:	4293      	cmp	r3, r2
 8003178:	d101      	bne.n	800317e <HAL_GPIO_Init+0x21a>
 800317a:	2309      	movs	r3, #9
 800317c:	e012      	b.n	80031a4 <HAL_GPIO_Init+0x240>
 800317e:	230a      	movs	r3, #10
 8003180:	e010      	b.n	80031a4 <HAL_GPIO_Init+0x240>
 8003182:	2308      	movs	r3, #8
 8003184:	e00e      	b.n	80031a4 <HAL_GPIO_Init+0x240>
 8003186:	2307      	movs	r3, #7
 8003188:	e00c      	b.n	80031a4 <HAL_GPIO_Init+0x240>
 800318a:	2306      	movs	r3, #6
 800318c:	e00a      	b.n	80031a4 <HAL_GPIO_Init+0x240>
 800318e:	2305      	movs	r3, #5
 8003190:	e008      	b.n	80031a4 <HAL_GPIO_Init+0x240>
 8003192:	2304      	movs	r3, #4
 8003194:	e006      	b.n	80031a4 <HAL_GPIO_Init+0x240>
 8003196:	2303      	movs	r3, #3
 8003198:	e004      	b.n	80031a4 <HAL_GPIO_Init+0x240>
 800319a:	2302      	movs	r3, #2
 800319c:	e002      	b.n	80031a4 <HAL_GPIO_Init+0x240>
 800319e:	2301      	movs	r3, #1
 80031a0:	e000      	b.n	80031a4 <HAL_GPIO_Init+0x240>
 80031a2:	2300      	movs	r3, #0
 80031a4:	69fa      	ldr	r2, [r7, #28]
 80031a6:	f002 0203 	and.w	r2, r2, #3
 80031aa:	0092      	lsls	r2, r2, #2
 80031ac:	4093      	lsls	r3, r2
 80031ae:	69ba      	ldr	r2, [r7, #24]
 80031b0:	4313      	orrs	r3, r2
 80031b2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80031b4:	4935      	ldr	r1, [pc, #212]	@ (800328c <HAL_GPIO_Init+0x328>)
 80031b6:	69fb      	ldr	r3, [r7, #28]
 80031b8:	089b      	lsrs	r3, r3, #2
 80031ba:	3302      	adds	r3, #2
 80031bc:	69ba      	ldr	r2, [r7, #24]
 80031be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80031c2:	4b3d      	ldr	r3, [pc, #244]	@ (80032b8 <HAL_GPIO_Init+0x354>)
 80031c4:	689b      	ldr	r3, [r3, #8]
 80031c6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80031c8:	693b      	ldr	r3, [r7, #16]
 80031ca:	43db      	mvns	r3, r3
 80031cc:	69ba      	ldr	r2, [r7, #24]
 80031ce:	4013      	ands	r3, r2
 80031d0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80031d2:	683b      	ldr	r3, [r7, #0]
 80031d4:	685b      	ldr	r3, [r3, #4]
 80031d6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d003      	beq.n	80031e6 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80031de:	69ba      	ldr	r2, [r7, #24]
 80031e0:	693b      	ldr	r3, [r7, #16]
 80031e2:	4313      	orrs	r3, r2
 80031e4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80031e6:	4a34      	ldr	r2, [pc, #208]	@ (80032b8 <HAL_GPIO_Init+0x354>)
 80031e8:	69bb      	ldr	r3, [r7, #24]
 80031ea:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80031ec:	4b32      	ldr	r3, [pc, #200]	@ (80032b8 <HAL_GPIO_Init+0x354>)
 80031ee:	68db      	ldr	r3, [r3, #12]
 80031f0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80031f2:	693b      	ldr	r3, [r7, #16]
 80031f4:	43db      	mvns	r3, r3
 80031f6:	69ba      	ldr	r2, [r7, #24]
 80031f8:	4013      	ands	r3, r2
 80031fa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80031fc:	683b      	ldr	r3, [r7, #0]
 80031fe:	685b      	ldr	r3, [r3, #4]
 8003200:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003204:	2b00      	cmp	r3, #0
 8003206:	d003      	beq.n	8003210 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8003208:	69ba      	ldr	r2, [r7, #24]
 800320a:	693b      	ldr	r3, [r7, #16]
 800320c:	4313      	orrs	r3, r2
 800320e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003210:	4a29      	ldr	r2, [pc, #164]	@ (80032b8 <HAL_GPIO_Init+0x354>)
 8003212:	69bb      	ldr	r3, [r7, #24]
 8003214:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003216:	4b28      	ldr	r3, [pc, #160]	@ (80032b8 <HAL_GPIO_Init+0x354>)
 8003218:	685b      	ldr	r3, [r3, #4]
 800321a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800321c:	693b      	ldr	r3, [r7, #16]
 800321e:	43db      	mvns	r3, r3
 8003220:	69ba      	ldr	r2, [r7, #24]
 8003222:	4013      	ands	r3, r2
 8003224:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003226:	683b      	ldr	r3, [r7, #0]
 8003228:	685b      	ldr	r3, [r3, #4]
 800322a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800322e:	2b00      	cmp	r3, #0
 8003230:	d003      	beq.n	800323a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8003232:	69ba      	ldr	r2, [r7, #24]
 8003234:	693b      	ldr	r3, [r7, #16]
 8003236:	4313      	orrs	r3, r2
 8003238:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800323a:	4a1f      	ldr	r2, [pc, #124]	@ (80032b8 <HAL_GPIO_Init+0x354>)
 800323c:	69bb      	ldr	r3, [r7, #24]
 800323e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003240:	4b1d      	ldr	r3, [pc, #116]	@ (80032b8 <HAL_GPIO_Init+0x354>)
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003246:	693b      	ldr	r3, [r7, #16]
 8003248:	43db      	mvns	r3, r3
 800324a:	69ba      	ldr	r2, [r7, #24]
 800324c:	4013      	ands	r3, r2
 800324e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003250:	683b      	ldr	r3, [r7, #0]
 8003252:	685b      	ldr	r3, [r3, #4]
 8003254:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003258:	2b00      	cmp	r3, #0
 800325a:	d003      	beq.n	8003264 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 800325c:	69ba      	ldr	r2, [r7, #24]
 800325e:	693b      	ldr	r3, [r7, #16]
 8003260:	4313      	orrs	r3, r2
 8003262:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003264:	4a14      	ldr	r2, [pc, #80]	@ (80032b8 <HAL_GPIO_Init+0x354>)
 8003266:	69bb      	ldr	r3, [r7, #24]
 8003268:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800326a:	69fb      	ldr	r3, [r7, #28]
 800326c:	3301      	adds	r3, #1
 800326e:	61fb      	str	r3, [r7, #28]
 8003270:	69fb      	ldr	r3, [r7, #28]
 8003272:	2b0f      	cmp	r3, #15
 8003274:	f67f ae84 	bls.w	8002f80 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003278:	bf00      	nop
 800327a:	bf00      	nop
 800327c:	3724      	adds	r7, #36	@ 0x24
 800327e:	46bd      	mov	sp, r7
 8003280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003284:	4770      	bx	lr
 8003286:	bf00      	nop
 8003288:	40023800 	.word	0x40023800
 800328c:	40013800 	.word	0x40013800
 8003290:	40020000 	.word	0x40020000
 8003294:	40020400 	.word	0x40020400
 8003298:	40020800 	.word	0x40020800
 800329c:	40020c00 	.word	0x40020c00
 80032a0:	40021000 	.word	0x40021000
 80032a4:	40021400 	.word	0x40021400
 80032a8:	40021800 	.word	0x40021800
 80032ac:	40021c00 	.word	0x40021c00
 80032b0:	40022000 	.word	0x40022000
 80032b4:	40022400 	.word	0x40022400
 80032b8:	40013c00 	.word	0x40013c00

080032bc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80032bc:	b480      	push	{r7}
 80032be:	b083      	sub	sp, #12
 80032c0:	af00      	add	r7, sp, #0
 80032c2:	6078      	str	r0, [r7, #4]
 80032c4:	460b      	mov	r3, r1
 80032c6:	807b      	strh	r3, [r7, #2]
 80032c8:	4613      	mov	r3, r2
 80032ca:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80032cc:	787b      	ldrb	r3, [r7, #1]
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d003      	beq.n	80032da <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80032d2:	887a      	ldrh	r2, [r7, #2]
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80032d8:	e003      	b.n	80032e2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80032da:	887b      	ldrh	r3, [r7, #2]
 80032dc:	041a      	lsls	r2, r3, #16
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	619a      	str	r2, [r3, #24]
}
 80032e2:	bf00      	nop
 80032e4:	370c      	adds	r7, #12
 80032e6:	46bd      	mov	sp, r7
 80032e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ec:	4770      	bx	lr

080032ee <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80032ee:	b480      	push	{r7}
 80032f0:	b085      	sub	sp, #20
 80032f2:	af00      	add	r7, sp, #0
 80032f4:	6078      	str	r0, [r7, #4]
 80032f6:	460b      	mov	r3, r1
 80032f8:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	695b      	ldr	r3, [r3, #20]
 80032fe:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003300:	887a      	ldrh	r2, [r7, #2]
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	4013      	ands	r3, r2
 8003306:	041a      	lsls	r2, r3, #16
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	43d9      	mvns	r1, r3
 800330c:	887b      	ldrh	r3, [r7, #2]
 800330e:	400b      	ands	r3, r1
 8003310:	431a      	orrs	r2, r3
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	619a      	str	r2, [r3, #24]
}
 8003316:	bf00      	nop
 8003318:	3714      	adds	r7, #20
 800331a:	46bd      	mov	sp, r7
 800331c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003320:	4770      	bx	lr
	...

08003324 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003324:	b580      	push	{r7, lr}
 8003326:	b084      	sub	sp, #16
 8003328:	af00      	add	r7, sp, #0
 800332a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	2b00      	cmp	r3, #0
 8003330:	d101      	bne.n	8003336 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003332:	2301      	movs	r3, #1
 8003334:	e12b      	b.n	800358e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800333c:	b2db      	uxtb	r3, r3
 800333e:	2b00      	cmp	r3, #0
 8003340:	d106      	bne.n	8003350 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	2200      	movs	r2, #0
 8003346:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800334a:	6878      	ldr	r0, [r7, #4]
 800334c:	f7fe f818 	bl	8001380 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	2224      	movs	r2, #36	@ 0x24
 8003354:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	681a      	ldr	r2, [r3, #0]
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	f022 0201 	bic.w	r2, r2, #1
 8003366:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	681a      	ldr	r2, [r3, #0]
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003376:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	681a      	ldr	r2, [r3, #0]
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003386:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003388:	f001 fa64 	bl	8004854 <HAL_RCC_GetPCLK1Freq>
 800338c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	685b      	ldr	r3, [r3, #4]
 8003392:	4a81      	ldr	r2, [pc, #516]	@ (8003598 <HAL_I2C_Init+0x274>)
 8003394:	4293      	cmp	r3, r2
 8003396:	d807      	bhi.n	80033a8 <HAL_I2C_Init+0x84>
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	4a80      	ldr	r2, [pc, #512]	@ (800359c <HAL_I2C_Init+0x278>)
 800339c:	4293      	cmp	r3, r2
 800339e:	bf94      	ite	ls
 80033a0:	2301      	movls	r3, #1
 80033a2:	2300      	movhi	r3, #0
 80033a4:	b2db      	uxtb	r3, r3
 80033a6:	e006      	b.n	80033b6 <HAL_I2C_Init+0x92>
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	4a7d      	ldr	r2, [pc, #500]	@ (80035a0 <HAL_I2C_Init+0x27c>)
 80033ac:	4293      	cmp	r3, r2
 80033ae:	bf94      	ite	ls
 80033b0:	2301      	movls	r3, #1
 80033b2:	2300      	movhi	r3, #0
 80033b4:	b2db      	uxtb	r3, r3
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d001      	beq.n	80033be <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80033ba:	2301      	movs	r3, #1
 80033bc:	e0e7      	b.n	800358e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	4a78      	ldr	r2, [pc, #480]	@ (80035a4 <HAL_I2C_Init+0x280>)
 80033c2:	fba2 2303 	umull	r2, r3, r2, r3
 80033c6:	0c9b      	lsrs	r3, r3, #18
 80033c8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	685b      	ldr	r3, [r3, #4]
 80033d0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	68ba      	ldr	r2, [r7, #8]
 80033da:	430a      	orrs	r2, r1
 80033dc:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	6a1b      	ldr	r3, [r3, #32]
 80033e4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	685b      	ldr	r3, [r3, #4]
 80033ec:	4a6a      	ldr	r2, [pc, #424]	@ (8003598 <HAL_I2C_Init+0x274>)
 80033ee:	4293      	cmp	r3, r2
 80033f0:	d802      	bhi.n	80033f8 <HAL_I2C_Init+0xd4>
 80033f2:	68bb      	ldr	r3, [r7, #8]
 80033f4:	3301      	adds	r3, #1
 80033f6:	e009      	b.n	800340c <HAL_I2C_Init+0xe8>
 80033f8:	68bb      	ldr	r3, [r7, #8]
 80033fa:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80033fe:	fb02 f303 	mul.w	r3, r2, r3
 8003402:	4a69      	ldr	r2, [pc, #420]	@ (80035a8 <HAL_I2C_Init+0x284>)
 8003404:	fba2 2303 	umull	r2, r3, r2, r3
 8003408:	099b      	lsrs	r3, r3, #6
 800340a:	3301      	adds	r3, #1
 800340c:	687a      	ldr	r2, [r7, #4]
 800340e:	6812      	ldr	r2, [r2, #0]
 8003410:	430b      	orrs	r3, r1
 8003412:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	69db      	ldr	r3, [r3, #28]
 800341a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800341e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	685b      	ldr	r3, [r3, #4]
 8003426:	495c      	ldr	r1, [pc, #368]	@ (8003598 <HAL_I2C_Init+0x274>)
 8003428:	428b      	cmp	r3, r1
 800342a:	d819      	bhi.n	8003460 <HAL_I2C_Init+0x13c>
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	1e59      	subs	r1, r3, #1
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	685b      	ldr	r3, [r3, #4]
 8003434:	005b      	lsls	r3, r3, #1
 8003436:	fbb1 f3f3 	udiv	r3, r1, r3
 800343a:	1c59      	adds	r1, r3, #1
 800343c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003440:	400b      	ands	r3, r1
 8003442:	2b00      	cmp	r3, #0
 8003444:	d00a      	beq.n	800345c <HAL_I2C_Init+0x138>
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	1e59      	subs	r1, r3, #1
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	685b      	ldr	r3, [r3, #4]
 800344e:	005b      	lsls	r3, r3, #1
 8003450:	fbb1 f3f3 	udiv	r3, r1, r3
 8003454:	3301      	adds	r3, #1
 8003456:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800345a:	e051      	b.n	8003500 <HAL_I2C_Init+0x1dc>
 800345c:	2304      	movs	r3, #4
 800345e:	e04f      	b.n	8003500 <HAL_I2C_Init+0x1dc>
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	689b      	ldr	r3, [r3, #8]
 8003464:	2b00      	cmp	r3, #0
 8003466:	d111      	bne.n	800348c <HAL_I2C_Init+0x168>
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	1e58      	subs	r0, r3, #1
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	6859      	ldr	r1, [r3, #4]
 8003470:	460b      	mov	r3, r1
 8003472:	005b      	lsls	r3, r3, #1
 8003474:	440b      	add	r3, r1
 8003476:	fbb0 f3f3 	udiv	r3, r0, r3
 800347a:	3301      	adds	r3, #1
 800347c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003480:	2b00      	cmp	r3, #0
 8003482:	bf0c      	ite	eq
 8003484:	2301      	moveq	r3, #1
 8003486:	2300      	movne	r3, #0
 8003488:	b2db      	uxtb	r3, r3
 800348a:	e012      	b.n	80034b2 <HAL_I2C_Init+0x18e>
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	1e58      	subs	r0, r3, #1
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	6859      	ldr	r1, [r3, #4]
 8003494:	460b      	mov	r3, r1
 8003496:	009b      	lsls	r3, r3, #2
 8003498:	440b      	add	r3, r1
 800349a:	0099      	lsls	r1, r3, #2
 800349c:	440b      	add	r3, r1
 800349e:	fbb0 f3f3 	udiv	r3, r0, r3
 80034a2:	3301      	adds	r3, #1
 80034a4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	bf0c      	ite	eq
 80034ac:	2301      	moveq	r3, #1
 80034ae:	2300      	movne	r3, #0
 80034b0:	b2db      	uxtb	r3, r3
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d001      	beq.n	80034ba <HAL_I2C_Init+0x196>
 80034b6:	2301      	movs	r3, #1
 80034b8:	e022      	b.n	8003500 <HAL_I2C_Init+0x1dc>
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	689b      	ldr	r3, [r3, #8]
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d10e      	bne.n	80034e0 <HAL_I2C_Init+0x1bc>
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	1e58      	subs	r0, r3, #1
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	6859      	ldr	r1, [r3, #4]
 80034ca:	460b      	mov	r3, r1
 80034cc:	005b      	lsls	r3, r3, #1
 80034ce:	440b      	add	r3, r1
 80034d0:	fbb0 f3f3 	udiv	r3, r0, r3
 80034d4:	3301      	adds	r3, #1
 80034d6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80034da:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80034de:	e00f      	b.n	8003500 <HAL_I2C_Init+0x1dc>
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	1e58      	subs	r0, r3, #1
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	6859      	ldr	r1, [r3, #4]
 80034e8:	460b      	mov	r3, r1
 80034ea:	009b      	lsls	r3, r3, #2
 80034ec:	440b      	add	r3, r1
 80034ee:	0099      	lsls	r1, r3, #2
 80034f0:	440b      	add	r3, r1
 80034f2:	fbb0 f3f3 	udiv	r3, r0, r3
 80034f6:	3301      	adds	r3, #1
 80034f8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80034fc:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003500:	6879      	ldr	r1, [r7, #4]
 8003502:	6809      	ldr	r1, [r1, #0]
 8003504:	4313      	orrs	r3, r2
 8003506:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	69da      	ldr	r2, [r3, #28]
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	6a1b      	ldr	r3, [r3, #32]
 800351a:	431a      	orrs	r2, r3
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	430a      	orrs	r2, r1
 8003522:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	689b      	ldr	r3, [r3, #8]
 800352a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800352e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003532:	687a      	ldr	r2, [r7, #4]
 8003534:	6911      	ldr	r1, [r2, #16]
 8003536:	687a      	ldr	r2, [r7, #4]
 8003538:	68d2      	ldr	r2, [r2, #12]
 800353a:	4311      	orrs	r1, r2
 800353c:	687a      	ldr	r2, [r7, #4]
 800353e:	6812      	ldr	r2, [r2, #0]
 8003540:	430b      	orrs	r3, r1
 8003542:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	68db      	ldr	r3, [r3, #12]
 800354a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	695a      	ldr	r2, [r3, #20]
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	699b      	ldr	r3, [r3, #24]
 8003556:	431a      	orrs	r2, r3
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	430a      	orrs	r2, r1
 800355e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	681a      	ldr	r2, [r3, #0]
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	f042 0201 	orr.w	r2, r2, #1
 800356e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	2200      	movs	r2, #0
 8003574:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	2220      	movs	r2, #32
 800357a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	2200      	movs	r2, #0
 8003582:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	2200      	movs	r2, #0
 8003588:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 800358c:	2300      	movs	r3, #0
}
 800358e:	4618      	mov	r0, r3
 8003590:	3710      	adds	r7, #16
 8003592:	46bd      	mov	sp, r7
 8003594:	bd80      	pop	{r7, pc}
 8003596:	bf00      	nop
 8003598:	000186a0 	.word	0x000186a0
 800359c:	001e847f 	.word	0x001e847f
 80035a0:	003d08ff 	.word	0x003d08ff
 80035a4:	431bde83 	.word	0x431bde83
 80035a8:	10624dd3 	.word	0x10624dd3

080035ac <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80035ac:	b580      	push	{r7, lr}
 80035ae:	b088      	sub	sp, #32
 80035b0:	af02      	add	r7, sp, #8
 80035b2:	60f8      	str	r0, [r7, #12]
 80035b4:	607a      	str	r2, [r7, #4]
 80035b6:	461a      	mov	r2, r3
 80035b8:	460b      	mov	r3, r1
 80035ba:	817b      	strh	r3, [r7, #10]
 80035bc:	4613      	mov	r3, r2
 80035be:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80035c0:	f7ff f892 	bl	80026e8 <HAL_GetTick>
 80035c4:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80035cc:	b2db      	uxtb	r3, r3
 80035ce:	2b20      	cmp	r3, #32
 80035d0:	f040 80e0 	bne.w	8003794 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80035d4:	697b      	ldr	r3, [r7, #20]
 80035d6:	9300      	str	r3, [sp, #0]
 80035d8:	2319      	movs	r3, #25
 80035da:	2201      	movs	r2, #1
 80035dc:	4970      	ldr	r1, [pc, #448]	@ (80037a0 <HAL_I2C_Master_Transmit+0x1f4>)
 80035de:	68f8      	ldr	r0, [r7, #12]
 80035e0:	f000 f964 	bl	80038ac <I2C_WaitOnFlagUntilTimeout>
 80035e4:	4603      	mov	r3, r0
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d001      	beq.n	80035ee <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80035ea:	2302      	movs	r3, #2
 80035ec:	e0d3      	b.n	8003796 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80035f4:	2b01      	cmp	r3, #1
 80035f6:	d101      	bne.n	80035fc <HAL_I2C_Master_Transmit+0x50>
 80035f8:	2302      	movs	r3, #2
 80035fa:	e0cc      	b.n	8003796 <HAL_I2C_Master_Transmit+0x1ea>
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	2201      	movs	r2, #1
 8003600:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	f003 0301 	and.w	r3, r3, #1
 800360e:	2b01      	cmp	r3, #1
 8003610:	d007      	beq.n	8003622 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	681a      	ldr	r2, [r3, #0]
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	f042 0201 	orr.w	r2, r2, #1
 8003620:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	681a      	ldr	r2, [r3, #0]
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003630:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	2221      	movs	r2, #33	@ 0x21
 8003636:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	2210      	movs	r2, #16
 800363e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	2200      	movs	r2, #0
 8003646:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	687a      	ldr	r2, [r7, #4]
 800364c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	893a      	ldrh	r2, [r7, #8]
 8003652:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003658:	b29a      	uxth	r2, r3
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	4a50      	ldr	r2, [pc, #320]	@ (80037a4 <HAL_I2C_Master_Transmit+0x1f8>)
 8003662:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003664:	8979      	ldrh	r1, [r7, #10]
 8003666:	697b      	ldr	r3, [r7, #20]
 8003668:	6a3a      	ldr	r2, [r7, #32]
 800366a:	68f8      	ldr	r0, [r7, #12]
 800366c:	f000 f89c 	bl	80037a8 <I2C_MasterRequestWrite>
 8003670:	4603      	mov	r3, r0
 8003672:	2b00      	cmp	r3, #0
 8003674:	d001      	beq.n	800367a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8003676:	2301      	movs	r3, #1
 8003678:	e08d      	b.n	8003796 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800367a:	2300      	movs	r3, #0
 800367c:	613b      	str	r3, [r7, #16]
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	695b      	ldr	r3, [r3, #20]
 8003684:	613b      	str	r3, [r7, #16]
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	699b      	ldr	r3, [r3, #24]
 800368c:	613b      	str	r3, [r7, #16]
 800368e:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8003690:	e066      	b.n	8003760 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003692:	697a      	ldr	r2, [r7, #20]
 8003694:	6a39      	ldr	r1, [r7, #32]
 8003696:	68f8      	ldr	r0, [r7, #12]
 8003698:	f000 fa22 	bl	8003ae0 <I2C_WaitOnTXEFlagUntilTimeout>
 800369c:	4603      	mov	r3, r0
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d00d      	beq.n	80036be <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036a6:	2b04      	cmp	r3, #4
 80036a8:	d107      	bne.n	80036ba <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	681a      	ldr	r2, [r3, #0]
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80036b8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80036ba:	2301      	movs	r3, #1
 80036bc:	e06b      	b.n	8003796 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036c2:	781a      	ldrb	r2, [r3, #0]
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036ce:	1c5a      	adds	r2, r3, #1
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80036d8:	b29b      	uxth	r3, r3
 80036da:	3b01      	subs	r3, #1
 80036dc:	b29a      	uxth	r2, r3
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80036e6:	3b01      	subs	r3, #1
 80036e8:	b29a      	uxth	r2, r3
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	695b      	ldr	r3, [r3, #20]
 80036f4:	f003 0304 	and.w	r3, r3, #4
 80036f8:	2b04      	cmp	r3, #4
 80036fa:	d11b      	bne.n	8003734 <HAL_I2C_Master_Transmit+0x188>
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003700:	2b00      	cmp	r3, #0
 8003702:	d017      	beq.n	8003734 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003708:	781a      	ldrb	r2, [r3, #0]
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003714:	1c5a      	adds	r2, r3, #1
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800371e:	b29b      	uxth	r3, r3
 8003720:	3b01      	subs	r3, #1
 8003722:	b29a      	uxth	r2, r3
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800372c:	3b01      	subs	r3, #1
 800372e:	b29a      	uxth	r2, r3
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003734:	697a      	ldr	r2, [r7, #20]
 8003736:	6a39      	ldr	r1, [r7, #32]
 8003738:	68f8      	ldr	r0, [r7, #12]
 800373a:	f000 fa19 	bl	8003b70 <I2C_WaitOnBTFFlagUntilTimeout>
 800373e:	4603      	mov	r3, r0
 8003740:	2b00      	cmp	r3, #0
 8003742:	d00d      	beq.n	8003760 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003748:	2b04      	cmp	r3, #4
 800374a:	d107      	bne.n	800375c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	681a      	ldr	r2, [r3, #0]
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800375a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800375c:	2301      	movs	r3, #1
 800375e:	e01a      	b.n	8003796 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003764:	2b00      	cmp	r3, #0
 8003766:	d194      	bne.n	8003692 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	681a      	ldr	r2, [r3, #0]
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003776:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	2220      	movs	r2, #32
 800377c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	2200      	movs	r2, #0
 8003784:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	2200      	movs	r2, #0
 800378c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003790:	2300      	movs	r3, #0
 8003792:	e000      	b.n	8003796 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8003794:	2302      	movs	r3, #2
  }
}
 8003796:	4618      	mov	r0, r3
 8003798:	3718      	adds	r7, #24
 800379a:	46bd      	mov	sp, r7
 800379c:	bd80      	pop	{r7, pc}
 800379e:	bf00      	nop
 80037a0:	00100002 	.word	0x00100002
 80037a4:	ffff0000 	.word	0xffff0000

080037a8 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80037a8:	b580      	push	{r7, lr}
 80037aa:	b088      	sub	sp, #32
 80037ac:	af02      	add	r7, sp, #8
 80037ae:	60f8      	str	r0, [r7, #12]
 80037b0:	607a      	str	r2, [r7, #4]
 80037b2:	603b      	str	r3, [r7, #0]
 80037b4:	460b      	mov	r3, r1
 80037b6:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037bc:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80037be:	697b      	ldr	r3, [r7, #20]
 80037c0:	2b08      	cmp	r3, #8
 80037c2:	d006      	beq.n	80037d2 <I2C_MasterRequestWrite+0x2a>
 80037c4:	697b      	ldr	r3, [r7, #20]
 80037c6:	2b01      	cmp	r3, #1
 80037c8:	d003      	beq.n	80037d2 <I2C_MasterRequestWrite+0x2a>
 80037ca:	697b      	ldr	r3, [r7, #20]
 80037cc:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80037d0:	d108      	bne.n	80037e4 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	681a      	ldr	r2, [r3, #0]
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80037e0:	601a      	str	r2, [r3, #0]
 80037e2:	e00b      	b.n	80037fc <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037e8:	2b12      	cmp	r3, #18
 80037ea:	d107      	bne.n	80037fc <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	681a      	ldr	r2, [r3, #0]
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80037fa:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80037fc:	683b      	ldr	r3, [r7, #0]
 80037fe:	9300      	str	r3, [sp, #0]
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	2200      	movs	r2, #0
 8003804:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003808:	68f8      	ldr	r0, [r7, #12]
 800380a:	f000 f84f 	bl	80038ac <I2C_WaitOnFlagUntilTimeout>
 800380e:	4603      	mov	r3, r0
 8003810:	2b00      	cmp	r3, #0
 8003812:	d00d      	beq.n	8003830 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800381e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003822:	d103      	bne.n	800382c <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800382a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800382c:	2303      	movs	r3, #3
 800382e:	e035      	b.n	800389c <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	691b      	ldr	r3, [r3, #16]
 8003834:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003838:	d108      	bne.n	800384c <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800383a:	897b      	ldrh	r3, [r7, #10]
 800383c:	b2db      	uxtb	r3, r3
 800383e:	461a      	mov	r2, r3
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003848:	611a      	str	r2, [r3, #16]
 800384a:	e01b      	b.n	8003884 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800384c:	897b      	ldrh	r3, [r7, #10]
 800384e:	11db      	asrs	r3, r3, #7
 8003850:	b2db      	uxtb	r3, r3
 8003852:	f003 0306 	and.w	r3, r3, #6
 8003856:	b2db      	uxtb	r3, r3
 8003858:	f063 030f 	orn	r3, r3, #15
 800385c:	b2da      	uxtb	r2, r3
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003864:	683b      	ldr	r3, [r7, #0]
 8003866:	687a      	ldr	r2, [r7, #4]
 8003868:	490e      	ldr	r1, [pc, #56]	@ (80038a4 <I2C_MasterRequestWrite+0xfc>)
 800386a:	68f8      	ldr	r0, [r7, #12]
 800386c:	f000 f898 	bl	80039a0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003870:	4603      	mov	r3, r0
 8003872:	2b00      	cmp	r3, #0
 8003874:	d001      	beq.n	800387a <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8003876:	2301      	movs	r3, #1
 8003878:	e010      	b.n	800389c <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800387a:	897b      	ldrh	r3, [r7, #10]
 800387c:	b2da      	uxtb	r2, r3
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003884:	683b      	ldr	r3, [r7, #0]
 8003886:	687a      	ldr	r2, [r7, #4]
 8003888:	4907      	ldr	r1, [pc, #28]	@ (80038a8 <I2C_MasterRequestWrite+0x100>)
 800388a:	68f8      	ldr	r0, [r7, #12]
 800388c:	f000 f888 	bl	80039a0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003890:	4603      	mov	r3, r0
 8003892:	2b00      	cmp	r3, #0
 8003894:	d001      	beq.n	800389a <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8003896:	2301      	movs	r3, #1
 8003898:	e000      	b.n	800389c <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800389a:	2300      	movs	r3, #0
}
 800389c:	4618      	mov	r0, r3
 800389e:	3718      	adds	r7, #24
 80038a0:	46bd      	mov	sp, r7
 80038a2:	bd80      	pop	{r7, pc}
 80038a4:	00010008 	.word	0x00010008
 80038a8:	00010002 	.word	0x00010002

080038ac <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80038ac:	b580      	push	{r7, lr}
 80038ae:	b084      	sub	sp, #16
 80038b0:	af00      	add	r7, sp, #0
 80038b2:	60f8      	str	r0, [r7, #12]
 80038b4:	60b9      	str	r1, [r7, #8]
 80038b6:	603b      	str	r3, [r7, #0]
 80038b8:	4613      	mov	r3, r2
 80038ba:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80038bc:	e048      	b.n	8003950 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80038be:	683b      	ldr	r3, [r7, #0]
 80038c0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80038c4:	d044      	beq.n	8003950 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80038c6:	f7fe ff0f 	bl	80026e8 <HAL_GetTick>
 80038ca:	4602      	mov	r2, r0
 80038cc:	69bb      	ldr	r3, [r7, #24]
 80038ce:	1ad3      	subs	r3, r2, r3
 80038d0:	683a      	ldr	r2, [r7, #0]
 80038d2:	429a      	cmp	r2, r3
 80038d4:	d302      	bcc.n	80038dc <I2C_WaitOnFlagUntilTimeout+0x30>
 80038d6:	683b      	ldr	r3, [r7, #0]
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d139      	bne.n	8003950 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80038dc:	68bb      	ldr	r3, [r7, #8]
 80038de:	0c1b      	lsrs	r3, r3, #16
 80038e0:	b2db      	uxtb	r3, r3
 80038e2:	2b01      	cmp	r3, #1
 80038e4:	d10d      	bne.n	8003902 <I2C_WaitOnFlagUntilTimeout+0x56>
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	695b      	ldr	r3, [r3, #20]
 80038ec:	43da      	mvns	r2, r3
 80038ee:	68bb      	ldr	r3, [r7, #8]
 80038f0:	4013      	ands	r3, r2
 80038f2:	b29b      	uxth	r3, r3
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	bf0c      	ite	eq
 80038f8:	2301      	moveq	r3, #1
 80038fa:	2300      	movne	r3, #0
 80038fc:	b2db      	uxtb	r3, r3
 80038fe:	461a      	mov	r2, r3
 8003900:	e00c      	b.n	800391c <I2C_WaitOnFlagUntilTimeout+0x70>
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	699b      	ldr	r3, [r3, #24]
 8003908:	43da      	mvns	r2, r3
 800390a:	68bb      	ldr	r3, [r7, #8]
 800390c:	4013      	ands	r3, r2
 800390e:	b29b      	uxth	r3, r3
 8003910:	2b00      	cmp	r3, #0
 8003912:	bf0c      	ite	eq
 8003914:	2301      	moveq	r3, #1
 8003916:	2300      	movne	r3, #0
 8003918:	b2db      	uxtb	r3, r3
 800391a:	461a      	mov	r2, r3
 800391c:	79fb      	ldrb	r3, [r7, #7]
 800391e:	429a      	cmp	r2, r3
 8003920:	d116      	bne.n	8003950 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	2200      	movs	r2, #0
 8003926:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	2220      	movs	r2, #32
 800392c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	2200      	movs	r2, #0
 8003934:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800393c:	f043 0220 	orr.w	r2, r3, #32
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	2200      	movs	r2, #0
 8003948:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800394c:	2301      	movs	r3, #1
 800394e:	e023      	b.n	8003998 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003950:	68bb      	ldr	r3, [r7, #8]
 8003952:	0c1b      	lsrs	r3, r3, #16
 8003954:	b2db      	uxtb	r3, r3
 8003956:	2b01      	cmp	r3, #1
 8003958:	d10d      	bne.n	8003976 <I2C_WaitOnFlagUntilTimeout+0xca>
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	695b      	ldr	r3, [r3, #20]
 8003960:	43da      	mvns	r2, r3
 8003962:	68bb      	ldr	r3, [r7, #8]
 8003964:	4013      	ands	r3, r2
 8003966:	b29b      	uxth	r3, r3
 8003968:	2b00      	cmp	r3, #0
 800396a:	bf0c      	ite	eq
 800396c:	2301      	moveq	r3, #1
 800396e:	2300      	movne	r3, #0
 8003970:	b2db      	uxtb	r3, r3
 8003972:	461a      	mov	r2, r3
 8003974:	e00c      	b.n	8003990 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	699b      	ldr	r3, [r3, #24]
 800397c:	43da      	mvns	r2, r3
 800397e:	68bb      	ldr	r3, [r7, #8]
 8003980:	4013      	ands	r3, r2
 8003982:	b29b      	uxth	r3, r3
 8003984:	2b00      	cmp	r3, #0
 8003986:	bf0c      	ite	eq
 8003988:	2301      	moveq	r3, #1
 800398a:	2300      	movne	r3, #0
 800398c:	b2db      	uxtb	r3, r3
 800398e:	461a      	mov	r2, r3
 8003990:	79fb      	ldrb	r3, [r7, #7]
 8003992:	429a      	cmp	r2, r3
 8003994:	d093      	beq.n	80038be <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003996:	2300      	movs	r3, #0
}
 8003998:	4618      	mov	r0, r3
 800399a:	3710      	adds	r7, #16
 800399c:	46bd      	mov	sp, r7
 800399e:	bd80      	pop	{r7, pc}

080039a0 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80039a0:	b580      	push	{r7, lr}
 80039a2:	b084      	sub	sp, #16
 80039a4:	af00      	add	r7, sp, #0
 80039a6:	60f8      	str	r0, [r7, #12]
 80039a8:	60b9      	str	r1, [r7, #8]
 80039aa:	607a      	str	r2, [r7, #4]
 80039ac:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80039ae:	e071      	b.n	8003a94 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	695b      	ldr	r3, [r3, #20]
 80039b6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80039ba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80039be:	d123      	bne.n	8003a08 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	681a      	ldr	r2, [r3, #0]
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80039ce:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80039d8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	2200      	movs	r2, #0
 80039de:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	2220      	movs	r2, #32
 80039e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	2200      	movs	r2, #0
 80039ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039f4:	f043 0204 	orr.w	r2, r3, #4
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	2200      	movs	r2, #0
 8003a00:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003a04:	2301      	movs	r3, #1
 8003a06:	e067      	b.n	8003ad8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003a0e:	d041      	beq.n	8003a94 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a10:	f7fe fe6a 	bl	80026e8 <HAL_GetTick>
 8003a14:	4602      	mov	r2, r0
 8003a16:	683b      	ldr	r3, [r7, #0]
 8003a18:	1ad3      	subs	r3, r2, r3
 8003a1a:	687a      	ldr	r2, [r7, #4]
 8003a1c:	429a      	cmp	r2, r3
 8003a1e:	d302      	bcc.n	8003a26 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d136      	bne.n	8003a94 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8003a26:	68bb      	ldr	r3, [r7, #8]
 8003a28:	0c1b      	lsrs	r3, r3, #16
 8003a2a:	b2db      	uxtb	r3, r3
 8003a2c:	2b01      	cmp	r3, #1
 8003a2e:	d10c      	bne.n	8003a4a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	695b      	ldr	r3, [r3, #20]
 8003a36:	43da      	mvns	r2, r3
 8003a38:	68bb      	ldr	r3, [r7, #8]
 8003a3a:	4013      	ands	r3, r2
 8003a3c:	b29b      	uxth	r3, r3
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	bf14      	ite	ne
 8003a42:	2301      	movne	r3, #1
 8003a44:	2300      	moveq	r3, #0
 8003a46:	b2db      	uxtb	r3, r3
 8003a48:	e00b      	b.n	8003a62 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	699b      	ldr	r3, [r3, #24]
 8003a50:	43da      	mvns	r2, r3
 8003a52:	68bb      	ldr	r3, [r7, #8]
 8003a54:	4013      	ands	r3, r2
 8003a56:	b29b      	uxth	r3, r3
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	bf14      	ite	ne
 8003a5c:	2301      	movne	r3, #1
 8003a5e:	2300      	moveq	r3, #0
 8003a60:	b2db      	uxtb	r3, r3
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d016      	beq.n	8003a94 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	2200      	movs	r2, #0
 8003a6a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	2220      	movs	r2, #32
 8003a70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	2200      	movs	r2, #0
 8003a78:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a80:	f043 0220 	orr.w	r2, r3, #32
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	2200      	movs	r2, #0
 8003a8c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003a90:	2301      	movs	r3, #1
 8003a92:	e021      	b.n	8003ad8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003a94:	68bb      	ldr	r3, [r7, #8]
 8003a96:	0c1b      	lsrs	r3, r3, #16
 8003a98:	b2db      	uxtb	r3, r3
 8003a9a:	2b01      	cmp	r3, #1
 8003a9c:	d10c      	bne.n	8003ab8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	695b      	ldr	r3, [r3, #20]
 8003aa4:	43da      	mvns	r2, r3
 8003aa6:	68bb      	ldr	r3, [r7, #8]
 8003aa8:	4013      	ands	r3, r2
 8003aaa:	b29b      	uxth	r3, r3
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	bf14      	ite	ne
 8003ab0:	2301      	movne	r3, #1
 8003ab2:	2300      	moveq	r3, #0
 8003ab4:	b2db      	uxtb	r3, r3
 8003ab6:	e00b      	b.n	8003ad0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	699b      	ldr	r3, [r3, #24]
 8003abe:	43da      	mvns	r2, r3
 8003ac0:	68bb      	ldr	r3, [r7, #8]
 8003ac2:	4013      	ands	r3, r2
 8003ac4:	b29b      	uxth	r3, r3
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	bf14      	ite	ne
 8003aca:	2301      	movne	r3, #1
 8003acc:	2300      	moveq	r3, #0
 8003ace:	b2db      	uxtb	r3, r3
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	f47f af6d 	bne.w	80039b0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8003ad6:	2300      	movs	r3, #0
}
 8003ad8:	4618      	mov	r0, r3
 8003ada:	3710      	adds	r7, #16
 8003adc:	46bd      	mov	sp, r7
 8003ade:	bd80      	pop	{r7, pc}

08003ae0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003ae0:	b580      	push	{r7, lr}
 8003ae2:	b084      	sub	sp, #16
 8003ae4:	af00      	add	r7, sp, #0
 8003ae6:	60f8      	str	r0, [r7, #12]
 8003ae8:	60b9      	str	r1, [r7, #8]
 8003aea:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003aec:	e034      	b.n	8003b58 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003aee:	68f8      	ldr	r0, [r7, #12]
 8003af0:	f000 f886 	bl	8003c00 <I2C_IsAcknowledgeFailed>
 8003af4:	4603      	mov	r3, r0
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d001      	beq.n	8003afe <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003afa:	2301      	movs	r3, #1
 8003afc:	e034      	b.n	8003b68 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003afe:	68bb      	ldr	r3, [r7, #8]
 8003b00:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003b04:	d028      	beq.n	8003b58 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003b06:	f7fe fdef 	bl	80026e8 <HAL_GetTick>
 8003b0a:	4602      	mov	r2, r0
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	1ad3      	subs	r3, r2, r3
 8003b10:	68ba      	ldr	r2, [r7, #8]
 8003b12:	429a      	cmp	r2, r3
 8003b14:	d302      	bcc.n	8003b1c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003b16:	68bb      	ldr	r3, [r7, #8]
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d11d      	bne.n	8003b58 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	695b      	ldr	r3, [r3, #20]
 8003b22:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003b26:	2b80      	cmp	r3, #128	@ 0x80
 8003b28:	d016      	beq.n	8003b58 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	2200      	movs	r2, #0
 8003b2e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	2220      	movs	r2, #32
 8003b34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	2200      	movs	r2, #0
 8003b3c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b44:	f043 0220 	orr.w	r2, r3, #32
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	2200      	movs	r2, #0
 8003b50:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003b54:	2301      	movs	r3, #1
 8003b56:	e007      	b.n	8003b68 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	695b      	ldr	r3, [r3, #20]
 8003b5e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003b62:	2b80      	cmp	r3, #128	@ 0x80
 8003b64:	d1c3      	bne.n	8003aee <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003b66:	2300      	movs	r3, #0
}
 8003b68:	4618      	mov	r0, r3
 8003b6a:	3710      	adds	r7, #16
 8003b6c:	46bd      	mov	sp, r7
 8003b6e:	bd80      	pop	{r7, pc}

08003b70 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003b70:	b580      	push	{r7, lr}
 8003b72:	b084      	sub	sp, #16
 8003b74:	af00      	add	r7, sp, #0
 8003b76:	60f8      	str	r0, [r7, #12]
 8003b78:	60b9      	str	r1, [r7, #8]
 8003b7a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003b7c:	e034      	b.n	8003be8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003b7e:	68f8      	ldr	r0, [r7, #12]
 8003b80:	f000 f83e 	bl	8003c00 <I2C_IsAcknowledgeFailed>
 8003b84:	4603      	mov	r3, r0
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d001      	beq.n	8003b8e <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003b8a:	2301      	movs	r3, #1
 8003b8c:	e034      	b.n	8003bf8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003b8e:	68bb      	ldr	r3, [r7, #8]
 8003b90:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003b94:	d028      	beq.n	8003be8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003b96:	f7fe fda7 	bl	80026e8 <HAL_GetTick>
 8003b9a:	4602      	mov	r2, r0
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	1ad3      	subs	r3, r2, r3
 8003ba0:	68ba      	ldr	r2, [r7, #8]
 8003ba2:	429a      	cmp	r2, r3
 8003ba4:	d302      	bcc.n	8003bac <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003ba6:	68bb      	ldr	r3, [r7, #8]
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	d11d      	bne.n	8003be8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	695b      	ldr	r3, [r3, #20]
 8003bb2:	f003 0304 	and.w	r3, r3, #4
 8003bb6:	2b04      	cmp	r3, #4
 8003bb8:	d016      	beq.n	8003be8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	2200      	movs	r2, #0
 8003bbe:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	2220      	movs	r2, #32
 8003bc4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	2200      	movs	r2, #0
 8003bcc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bd4:	f043 0220 	orr.w	r2, r3, #32
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	2200      	movs	r2, #0
 8003be0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003be4:	2301      	movs	r3, #1
 8003be6:	e007      	b.n	8003bf8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	695b      	ldr	r3, [r3, #20]
 8003bee:	f003 0304 	and.w	r3, r3, #4
 8003bf2:	2b04      	cmp	r3, #4
 8003bf4:	d1c3      	bne.n	8003b7e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003bf6:	2300      	movs	r3, #0
}
 8003bf8:	4618      	mov	r0, r3
 8003bfa:	3710      	adds	r7, #16
 8003bfc:	46bd      	mov	sp, r7
 8003bfe:	bd80      	pop	{r7, pc}

08003c00 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003c00:	b480      	push	{r7}
 8003c02:	b083      	sub	sp, #12
 8003c04:	af00      	add	r7, sp, #0
 8003c06:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	695b      	ldr	r3, [r3, #20]
 8003c0e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003c12:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003c16:	d11b      	bne.n	8003c50 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003c20:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	2200      	movs	r2, #0
 8003c26:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	2220      	movs	r2, #32
 8003c2c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	2200      	movs	r2, #0
 8003c34:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c3c:	f043 0204 	orr.w	r2, r3, #4
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	2200      	movs	r2, #0
 8003c48:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003c4c:	2301      	movs	r3, #1
 8003c4e:	e000      	b.n	8003c52 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003c50:	2300      	movs	r3, #0
}
 8003c52:	4618      	mov	r0, r3
 8003c54:	370c      	adds	r7, #12
 8003c56:	46bd      	mov	sp, r7
 8003c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c5c:	4770      	bx	lr

08003c5e <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003c5e:	b480      	push	{r7}
 8003c60:	b083      	sub	sp, #12
 8003c62:	af00      	add	r7, sp, #0
 8003c64:	6078      	str	r0, [r7, #4]
 8003c66:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003c6e:	b2db      	uxtb	r3, r3
 8003c70:	2b20      	cmp	r3, #32
 8003c72:	d129      	bne.n	8003cc8 <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	2224      	movs	r2, #36	@ 0x24
 8003c78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	681a      	ldr	r2, [r3, #0]
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	f022 0201 	bic.w	r2, r2, #1
 8003c8a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	f022 0210 	bic.w	r2, r2, #16
 8003c9a:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	683a      	ldr	r2, [r7, #0]
 8003ca8:	430a      	orrs	r2, r1
 8003caa:	625a      	str	r2, [r3, #36]	@ 0x24

    __HAL_I2C_ENABLE(hi2c);
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	681a      	ldr	r2, [r3, #0]
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	f042 0201 	orr.w	r2, r2, #1
 8003cba:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	2220      	movs	r2, #32
 8003cc0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 8003cc4:	2300      	movs	r3, #0
 8003cc6:	e000      	b.n	8003cca <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 8003cc8:	2302      	movs	r3, #2
  }
}
 8003cca:	4618      	mov	r0, r3
 8003ccc:	370c      	adds	r7, #12
 8003cce:	46bd      	mov	sp, r7
 8003cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cd4:	4770      	bx	lr

08003cd6 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003cd6:	b480      	push	{r7}
 8003cd8:	b085      	sub	sp, #20
 8003cda:	af00      	add	r7, sp, #0
 8003cdc:	6078      	str	r0, [r7, #4]
 8003cde:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 8003ce0:	2300      	movs	r3, #0
 8003ce2:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003cea:	b2db      	uxtb	r3, r3
 8003cec:	2b20      	cmp	r3, #32
 8003cee:	d12a      	bne.n	8003d46 <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	2224      	movs	r2, #36	@ 0x24
 8003cf4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	681a      	ldr	r2, [r3, #0]
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	f022 0201 	bic.w	r2, r2, #1
 8003d06:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d0e:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 8003d10:	89fb      	ldrh	r3, [r7, #14]
 8003d12:	f023 030f 	bic.w	r3, r3, #15
 8003d16:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 8003d18:	683b      	ldr	r3, [r7, #0]
 8003d1a:	b29a      	uxth	r2, r3
 8003d1c:	89fb      	ldrh	r3, [r7, #14]
 8003d1e:	4313      	orrs	r3, r2
 8003d20:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	89fa      	ldrh	r2, [r7, #14]
 8003d28:	625a      	str	r2, [r3, #36]	@ 0x24

    __HAL_I2C_ENABLE(hi2c);
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	681a      	ldr	r2, [r3, #0]
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	f042 0201 	orr.w	r2, r2, #1
 8003d38:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	2220      	movs	r2, #32
 8003d3e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 8003d42:	2300      	movs	r3, #0
 8003d44:	e000      	b.n	8003d48 <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 8003d46:	2302      	movs	r3, #2
  }
}
 8003d48:	4618      	mov	r0, r3
 8003d4a:	3714      	adds	r7, #20
 8003d4c:	46bd      	mov	sp, r7
 8003d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d52:	4770      	bx	lr

08003d54 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8003d54:	b580      	push	{r7, lr}
 8003d56:	b086      	sub	sp, #24
 8003d58:	af02      	add	r7, sp, #8
 8003d5a:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d101      	bne.n	8003d66 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8003d62:	2301      	movs	r3, #1
 8003d64:	e101      	b.n	8003f6a <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8003d72:	b2db      	uxtb	r3, r3
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d106      	bne.n	8003d86 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	2200      	movs	r2, #0
 8003d7c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8003d80:	6878      	ldr	r0, [r7, #4]
 8003d82:	f7fd fc1f 	bl	80015c4 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	2203      	movs	r2, #3
 8003d8a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8003d8e:	68bb      	ldr	r3, [r7, #8]
 8003d90:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003d94:	d102      	bne.n	8003d9c <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	2200      	movs	r2, #0
 8003d9a:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	4618      	mov	r0, r3
 8003da2:	f002 fc91 	bl	80066c8 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	6818      	ldr	r0, [r3, #0]
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	7c1a      	ldrb	r2, [r3, #16]
 8003dae:	f88d 2000 	strb.w	r2, [sp]
 8003db2:	3304      	adds	r3, #4
 8003db4:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003db6:	f002 fc23 	bl	8006600 <USB_CoreInit>
 8003dba:	4603      	mov	r3, r0
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d005      	beq.n	8003dcc <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	2202      	movs	r2, #2
 8003dc4:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003dc8:	2301      	movs	r3, #1
 8003dca:	e0ce      	b.n	8003f6a <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	2100      	movs	r1, #0
 8003dd2:	4618      	mov	r0, r3
 8003dd4:	f002 fc89 	bl	80066ea <USB_SetCurrentMode>
 8003dd8:	4603      	mov	r3, r0
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d005      	beq.n	8003dea <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	2202      	movs	r2, #2
 8003de2:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003de6:	2301      	movs	r3, #1
 8003de8:	e0bf      	b.n	8003f6a <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003dea:	2300      	movs	r3, #0
 8003dec:	73fb      	strb	r3, [r7, #15]
 8003dee:	e04a      	b.n	8003e86 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003df0:	7bfa      	ldrb	r2, [r7, #15]
 8003df2:	6879      	ldr	r1, [r7, #4]
 8003df4:	4613      	mov	r3, r2
 8003df6:	00db      	lsls	r3, r3, #3
 8003df8:	4413      	add	r3, r2
 8003dfa:	009b      	lsls	r3, r3, #2
 8003dfc:	440b      	add	r3, r1
 8003dfe:	3315      	adds	r3, #21
 8003e00:	2201      	movs	r2, #1
 8003e02:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8003e04:	7bfa      	ldrb	r2, [r7, #15]
 8003e06:	6879      	ldr	r1, [r7, #4]
 8003e08:	4613      	mov	r3, r2
 8003e0a:	00db      	lsls	r3, r3, #3
 8003e0c:	4413      	add	r3, r2
 8003e0e:	009b      	lsls	r3, r3, #2
 8003e10:	440b      	add	r3, r1
 8003e12:	3314      	adds	r3, #20
 8003e14:	7bfa      	ldrb	r2, [r7, #15]
 8003e16:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8003e18:	7bfa      	ldrb	r2, [r7, #15]
 8003e1a:	7bfb      	ldrb	r3, [r7, #15]
 8003e1c:	b298      	uxth	r0, r3
 8003e1e:	6879      	ldr	r1, [r7, #4]
 8003e20:	4613      	mov	r3, r2
 8003e22:	00db      	lsls	r3, r3, #3
 8003e24:	4413      	add	r3, r2
 8003e26:	009b      	lsls	r3, r3, #2
 8003e28:	440b      	add	r3, r1
 8003e2a:	332e      	adds	r3, #46	@ 0x2e
 8003e2c:	4602      	mov	r2, r0
 8003e2e:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003e30:	7bfa      	ldrb	r2, [r7, #15]
 8003e32:	6879      	ldr	r1, [r7, #4]
 8003e34:	4613      	mov	r3, r2
 8003e36:	00db      	lsls	r3, r3, #3
 8003e38:	4413      	add	r3, r2
 8003e3a:	009b      	lsls	r3, r3, #2
 8003e3c:	440b      	add	r3, r1
 8003e3e:	3318      	adds	r3, #24
 8003e40:	2200      	movs	r2, #0
 8003e42:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8003e44:	7bfa      	ldrb	r2, [r7, #15]
 8003e46:	6879      	ldr	r1, [r7, #4]
 8003e48:	4613      	mov	r3, r2
 8003e4a:	00db      	lsls	r3, r3, #3
 8003e4c:	4413      	add	r3, r2
 8003e4e:	009b      	lsls	r3, r3, #2
 8003e50:	440b      	add	r3, r1
 8003e52:	331c      	adds	r3, #28
 8003e54:	2200      	movs	r2, #0
 8003e56:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003e58:	7bfa      	ldrb	r2, [r7, #15]
 8003e5a:	6879      	ldr	r1, [r7, #4]
 8003e5c:	4613      	mov	r3, r2
 8003e5e:	00db      	lsls	r3, r3, #3
 8003e60:	4413      	add	r3, r2
 8003e62:	009b      	lsls	r3, r3, #2
 8003e64:	440b      	add	r3, r1
 8003e66:	3320      	adds	r3, #32
 8003e68:	2200      	movs	r2, #0
 8003e6a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003e6c:	7bfa      	ldrb	r2, [r7, #15]
 8003e6e:	6879      	ldr	r1, [r7, #4]
 8003e70:	4613      	mov	r3, r2
 8003e72:	00db      	lsls	r3, r3, #3
 8003e74:	4413      	add	r3, r2
 8003e76:	009b      	lsls	r3, r3, #2
 8003e78:	440b      	add	r3, r1
 8003e7a:	3324      	adds	r3, #36	@ 0x24
 8003e7c:	2200      	movs	r2, #0
 8003e7e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003e80:	7bfb      	ldrb	r3, [r7, #15]
 8003e82:	3301      	adds	r3, #1
 8003e84:	73fb      	strb	r3, [r7, #15]
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	791b      	ldrb	r3, [r3, #4]
 8003e8a:	7bfa      	ldrb	r2, [r7, #15]
 8003e8c:	429a      	cmp	r2, r3
 8003e8e:	d3af      	bcc.n	8003df0 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003e90:	2300      	movs	r3, #0
 8003e92:	73fb      	strb	r3, [r7, #15]
 8003e94:	e044      	b.n	8003f20 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8003e96:	7bfa      	ldrb	r2, [r7, #15]
 8003e98:	6879      	ldr	r1, [r7, #4]
 8003e9a:	4613      	mov	r3, r2
 8003e9c:	00db      	lsls	r3, r3, #3
 8003e9e:	4413      	add	r3, r2
 8003ea0:	009b      	lsls	r3, r3, #2
 8003ea2:	440b      	add	r3, r1
 8003ea4:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8003ea8:	2200      	movs	r2, #0
 8003eaa:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003eac:	7bfa      	ldrb	r2, [r7, #15]
 8003eae:	6879      	ldr	r1, [r7, #4]
 8003eb0:	4613      	mov	r3, r2
 8003eb2:	00db      	lsls	r3, r3, #3
 8003eb4:	4413      	add	r3, r2
 8003eb6:	009b      	lsls	r3, r3, #2
 8003eb8:	440b      	add	r3, r1
 8003eba:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8003ebe:	7bfa      	ldrb	r2, [r7, #15]
 8003ec0:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003ec2:	7bfa      	ldrb	r2, [r7, #15]
 8003ec4:	6879      	ldr	r1, [r7, #4]
 8003ec6:	4613      	mov	r3, r2
 8003ec8:	00db      	lsls	r3, r3, #3
 8003eca:	4413      	add	r3, r2
 8003ecc:	009b      	lsls	r3, r3, #2
 8003ece:	440b      	add	r3, r1
 8003ed0:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8003ed4:	2200      	movs	r2, #0
 8003ed6:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8003ed8:	7bfa      	ldrb	r2, [r7, #15]
 8003eda:	6879      	ldr	r1, [r7, #4]
 8003edc:	4613      	mov	r3, r2
 8003ede:	00db      	lsls	r3, r3, #3
 8003ee0:	4413      	add	r3, r2
 8003ee2:	009b      	lsls	r3, r3, #2
 8003ee4:	440b      	add	r3, r1
 8003ee6:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8003eea:	2200      	movs	r2, #0
 8003eec:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003eee:	7bfa      	ldrb	r2, [r7, #15]
 8003ef0:	6879      	ldr	r1, [r7, #4]
 8003ef2:	4613      	mov	r3, r2
 8003ef4:	00db      	lsls	r3, r3, #3
 8003ef6:	4413      	add	r3, r2
 8003ef8:	009b      	lsls	r3, r3, #2
 8003efa:	440b      	add	r3, r1
 8003efc:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8003f00:	2200      	movs	r2, #0
 8003f02:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8003f04:	7bfa      	ldrb	r2, [r7, #15]
 8003f06:	6879      	ldr	r1, [r7, #4]
 8003f08:	4613      	mov	r3, r2
 8003f0a:	00db      	lsls	r3, r3, #3
 8003f0c:	4413      	add	r3, r2
 8003f0e:	009b      	lsls	r3, r3, #2
 8003f10:	440b      	add	r3, r1
 8003f12:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8003f16:	2200      	movs	r2, #0
 8003f18:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003f1a:	7bfb      	ldrb	r3, [r7, #15]
 8003f1c:	3301      	adds	r3, #1
 8003f1e:	73fb      	strb	r3, [r7, #15]
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	791b      	ldrb	r3, [r3, #4]
 8003f24:	7bfa      	ldrb	r2, [r7, #15]
 8003f26:	429a      	cmp	r2, r3
 8003f28:	d3b5      	bcc.n	8003e96 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	6818      	ldr	r0, [r3, #0]
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	7c1a      	ldrb	r2, [r3, #16]
 8003f32:	f88d 2000 	strb.w	r2, [sp]
 8003f36:	3304      	adds	r3, #4
 8003f38:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003f3a:	f002 fc23 	bl	8006784 <USB_DevInit>
 8003f3e:	4603      	mov	r3, r0
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d005      	beq.n	8003f50 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	2202      	movs	r2, #2
 8003f48:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003f4c:	2301      	movs	r3, #1
 8003f4e:	e00c      	b.n	8003f6a <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	2200      	movs	r2, #0
 8003f54:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	2201      	movs	r2, #1
 8003f5a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	4618      	mov	r0, r3
 8003f64:	f002 fdeb 	bl	8006b3e <USB_DevDisconnect>

  return HAL_OK;
 8003f68:	2300      	movs	r3, #0
}
 8003f6a:	4618      	mov	r0, r3
 8003f6c:	3710      	adds	r7, #16
 8003f6e:	46bd      	mov	sp, r7
 8003f70:	bd80      	pop	{r7, pc}
	...

08003f74 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003f74:	b580      	push	{r7, lr}
 8003f76:	b086      	sub	sp, #24
 8003f78:	af00      	add	r7, sp, #0
 8003f7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d101      	bne.n	8003f86 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003f82:	2301      	movs	r3, #1
 8003f84:	e267      	b.n	8004456 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	f003 0301 	and.w	r3, r3, #1
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d075      	beq.n	800407e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003f92:	4b88      	ldr	r3, [pc, #544]	@ (80041b4 <HAL_RCC_OscConfig+0x240>)
 8003f94:	689b      	ldr	r3, [r3, #8]
 8003f96:	f003 030c 	and.w	r3, r3, #12
 8003f9a:	2b04      	cmp	r3, #4
 8003f9c:	d00c      	beq.n	8003fb8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003f9e:	4b85      	ldr	r3, [pc, #532]	@ (80041b4 <HAL_RCC_OscConfig+0x240>)
 8003fa0:	689b      	ldr	r3, [r3, #8]
 8003fa2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003fa6:	2b08      	cmp	r3, #8
 8003fa8:	d112      	bne.n	8003fd0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003faa:	4b82      	ldr	r3, [pc, #520]	@ (80041b4 <HAL_RCC_OscConfig+0x240>)
 8003fac:	685b      	ldr	r3, [r3, #4]
 8003fae:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003fb2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003fb6:	d10b      	bne.n	8003fd0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003fb8:	4b7e      	ldr	r3, [pc, #504]	@ (80041b4 <HAL_RCC_OscConfig+0x240>)
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d05b      	beq.n	800407c <HAL_RCC_OscConfig+0x108>
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	685b      	ldr	r3, [r3, #4]
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d157      	bne.n	800407c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003fcc:	2301      	movs	r3, #1
 8003fce:	e242      	b.n	8004456 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	685b      	ldr	r3, [r3, #4]
 8003fd4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003fd8:	d106      	bne.n	8003fe8 <HAL_RCC_OscConfig+0x74>
 8003fda:	4b76      	ldr	r3, [pc, #472]	@ (80041b4 <HAL_RCC_OscConfig+0x240>)
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	4a75      	ldr	r2, [pc, #468]	@ (80041b4 <HAL_RCC_OscConfig+0x240>)
 8003fe0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003fe4:	6013      	str	r3, [r2, #0]
 8003fe6:	e01d      	b.n	8004024 <HAL_RCC_OscConfig+0xb0>
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	685b      	ldr	r3, [r3, #4]
 8003fec:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003ff0:	d10c      	bne.n	800400c <HAL_RCC_OscConfig+0x98>
 8003ff2:	4b70      	ldr	r3, [pc, #448]	@ (80041b4 <HAL_RCC_OscConfig+0x240>)
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	4a6f      	ldr	r2, [pc, #444]	@ (80041b4 <HAL_RCC_OscConfig+0x240>)
 8003ff8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003ffc:	6013      	str	r3, [r2, #0]
 8003ffe:	4b6d      	ldr	r3, [pc, #436]	@ (80041b4 <HAL_RCC_OscConfig+0x240>)
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	4a6c      	ldr	r2, [pc, #432]	@ (80041b4 <HAL_RCC_OscConfig+0x240>)
 8004004:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004008:	6013      	str	r3, [r2, #0]
 800400a:	e00b      	b.n	8004024 <HAL_RCC_OscConfig+0xb0>
 800400c:	4b69      	ldr	r3, [pc, #420]	@ (80041b4 <HAL_RCC_OscConfig+0x240>)
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	4a68      	ldr	r2, [pc, #416]	@ (80041b4 <HAL_RCC_OscConfig+0x240>)
 8004012:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004016:	6013      	str	r3, [r2, #0]
 8004018:	4b66      	ldr	r3, [pc, #408]	@ (80041b4 <HAL_RCC_OscConfig+0x240>)
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	4a65      	ldr	r2, [pc, #404]	@ (80041b4 <HAL_RCC_OscConfig+0x240>)
 800401e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004022:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	685b      	ldr	r3, [r3, #4]
 8004028:	2b00      	cmp	r3, #0
 800402a:	d013      	beq.n	8004054 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800402c:	f7fe fb5c 	bl	80026e8 <HAL_GetTick>
 8004030:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004032:	e008      	b.n	8004046 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004034:	f7fe fb58 	bl	80026e8 <HAL_GetTick>
 8004038:	4602      	mov	r2, r0
 800403a:	693b      	ldr	r3, [r7, #16]
 800403c:	1ad3      	subs	r3, r2, r3
 800403e:	2b64      	cmp	r3, #100	@ 0x64
 8004040:	d901      	bls.n	8004046 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004042:	2303      	movs	r3, #3
 8004044:	e207      	b.n	8004456 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004046:	4b5b      	ldr	r3, [pc, #364]	@ (80041b4 <HAL_RCC_OscConfig+0x240>)
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800404e:	2b00      	cmp	r3, #0
 8004050:	d0f0      	beq.n	8004034 <HAL_RCC_OscConfig+0xc0>
 8004052:	e014      	b.n	800407e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004054:	f7fe fb48 	bl	80026e8 <HAL_GetTick>
 8004058:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800405a:	e008      	b.n	800406e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800405c:	f7fe fb44 	bl	80026e8 <HAL_GetTick>
 8004060:	4602      	mov	r2, r0
 8004062:	693b      	ldr	r3, [r7, #16]
 8004064:	1ad3      	subs	r3, r2, r3
 8004066:	2b64      	cmp	r3, #100	@ 0x64
 8004068:	d901      	bls.n	800406e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800406a:	2303      	movs	r3, #3
 800406c:	e1f3      	b.n	8004456 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800406e:	4b51      	ldr	r3, [pc, #324]	@ (80041b4 <HAL_RCC_OscConfig+0x240>)
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004076:	2b00      	cmp	r3, #0
 8004078:	d1f0      	bne.n	800405c <HAL_RCC_OscConfig+0xe8>
 800407a:	e000      	b.n	800407e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800407c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	f003 0302 	and.w	r3, r3, #2
 8004086:	2b00      	cmp	r3, #0
 8004088:	d063      	beq.n	8004152 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800408a:	4b4a      	ldr	r3, [pc, #296]	@ (80041b4 <HAL_RCC_OscConfig+0x240>)
 800408c:	689b      	ldr	r3, [r3, #8]
 800408e:	f003 030c 	and.w	r3, r3, #12
 8004092:	2b00      	cmp	r3, #0
 8004094:	d00b      	beq.n	80040ae <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004096:	4b47      	ldr	r3, [pc, #284]	@ (80041b4 <HAL_RCC_OscConfig+0x240>)
 8004098:	689b      	ldr	r3, [r3, #8]
 800409a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800409e:	2b08      	cmp	r3, #8
 80040a0:	d11c      	bne.n	80040dc <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80040a2:	4b44      	ldr	r3, [pc, #272]	@ (80041b4 <HAL_RCC_OscConfig+0x240>)
 80040a4:	685b      	ldr	r3, [r3, #4]
 80040a6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d116      	bne.n	80040dc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80040ae:	4b41      	ldr	r3, [pc, #260]	@ (80041b4 <HAL_RCC_OscConfig+0x240>)
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	f003 0302 	and.w	r3, r3, #2
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d005      	beq.n	80040c6 <HAL_RCC_OscConfig+0x152>
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	68db      	ldr	r3, [r3, #12]
 80040be:	2b01      	cmp	r3, #1
 80040c0:	d001      	beq.n	80040c6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80040c2:	2301      	movs	r3, #1
 80040c4:	e1c7      	b.n	8004456 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80040c6:	4b3b      	ldr	r3, [pc, #236]	@ (80041b4 <HAL_RCC_OscConfig+0x240>)
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	691b      	ldr	r3, [r3, #16]
 80040d2:	00db      	lsls	r3, r3, #3
 80040d4:	4937      	ldr	r1, [pc, #220]	@ (80041b4 <HAL_RCC_OscConfig+0x240>)
 80040d6:	4313      	orrs	r3, r2
 80040d8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80040da:	e03a      	b.n	8004152 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	68db      	ldr	r3, [r3, #12]
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d020      	beq.n	8004126 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80040e4:	4b34      	ldr	r3, [pc, #208]	@ (80041b8 <HAL_RCC_OscConfig+0x244>)
 80040e6:	2201      	movs	r2, #1
 80040e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040ea:	f7fe fafd 	bl	80026e8 <HAL_GetTick>
 80040ee:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80040f0:	e008      	b.n	8004104 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80040f2:	f7fe faf9 	bl	80026e8 <HAL_GetTick>
 80040f6:	4602      	mov	r2, r0
 80040f8:	693b      	ldr	r3, [r7, #16]
 80040fa:	1ad3      	subs	r3, r2, r3
 80040fc:	2b02      	cmp	r3, #2
 80040fe:	d901      	bls.n	8004104 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004100:	2303      	movs	r3, #3
 8004102:	e1a8      	b.n	8004456 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004104:	4b2b      	ldr	r3, [pc, #172]	@ (80041b4 <HAL_RCC_OscConfig+0x240>)
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	f003 0302 	and.w	r3, r3, #2
 800410c:	2b00      	cmp	r3, #0
 800410e:	d0f0      	beq.n	80040f2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004110:	4b28      	ldr	r3, [pc, #160]	@ (80041b4 <HAL_RCC_OscConfig+0x240>)
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	691b      	ldr	r3, [r3, #16]
 800411c:	00db      	lsls	r3, r3, #3
 800411e:	4925      	ldr	r1, [pc, #148]	@ (80041b4 <HAL_RCC_OscConfig+0x240>)
 8004120:	4313      	orrs	r3, r2
 8004122:	600b      	str	r3, [r1, #0]
 8004124:	e015      	b.n	8004152 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004126:	4b24      	ldr	r3, [pc, #144]	@ (80041b8 <HAL_RCC_OscConfig+0x244>)
 8004128:	2200      	movs	r2, #0
 800412a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800412c:	f7fe fadc 	bl	80026e8 <HAL_GetTick>
 8004130:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004132:	e008      	b.n	8004146 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004134:	f7fe fad8 	bl	80026e8 <HAL_GetTick>
 8004138:	4602      	mov	r2, r0
 800413a:	693b      	ldr	r3, [r7, #16]
 800413c:	1ad3      	subs	r3, r2, r3
 800413e:	2b02      	cmp	r3, #2
 8004140:	d901      	bls.n	8004146 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004142:	2303      	movs	r3, #3
 8004144:	e187      	b.n	8004456 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004146:	4b1b      	ldr	r3, [pc, #108]	@ (80041b4 <HAL_RCC_OscConfig+0x240>)
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	f003 0302 	and.w	r3, r3, #2
 800414e:	2b00      	cmp	r3, #0
 8004150:	d1f0      	bne.n	8004134 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	f003 0308 	and.w	r3, r3, #8
 800415a:	2b00      	cmp	r3, #0
 800415c:	d036      	beq.n	80041cc <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	695b      	ldr	r3, [r3, #20]
 8004162:	2b00      	cmp	r3, #0
 8004164:	d016      	beq.n	8004194 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004166:	4b15      	ldr	r3, [pc, #84]	@ (80041bc <HAL_RCC_OscConfig+0x248>)
 8004168:	2201      	movs	r2, #1
 800416a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800416c:	f7fe fabc 	bl	80026e8 <HAL_GetTick>
 8004170:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004172:	e008      	b.n	8004186 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004174:	f7fe fab8 	bl	80026e8 <HAL_GetTick>
 8004178:	4602      	mov	r2, r0
 800417a:	693b      	ldr	r3, [r7, #16]
 800417c:	1ad3      	subs	r3, r2, r3
 800417e:	2b02      	cmp	r3, #2
 8004180:	d901      	bls.n	8004186 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004182:	2303      	movs	r3, #3
 8004184:	e167      	b.n	8004456 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004186:	4b0b      	ldr	r3, [pc, #44]	@ (80041b4 <HAL_RCC_OscConfig+0x240>)
 8004188:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800418a:	f003 0302 	and.w	r3, r3, #2
 800418e:	2b00      	cmp	r3, #0
 8004190:	d0f0      	beq.n	8004174 <HAL_RCC_OscConfig+0x200>
 8004192:	e01b      	b.n	80041cc <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004194:	4b09      	ldr	r3, [pc, #36]	@ (80041bc <HAL_RCC_OscConfig+0x248>)
 8004196:	2200      	movs	r2, #0
 8004198:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800419a:	f7fe faa5 	bl	80026e8 <HAL_GetTick>
 800419e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80041a0:	e00e      	b.n	80041c0 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80041a2:	f7fe faa1 	bl	80026e8 <HAL_GetTick>
 80041a6:	4602      	mov	r2, r0
 80041a8:	693b      	ldr	r3, [r7, #16]
 80041aa:	1ad3      	subs	r3, r2, r3
 80041ac:	2b02      	cmp	r3, #2
 80041ae:	d907      	bls.n	80041c0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80041b0:	2303      	movs	r3, #3
 80041b2:	e150      	b.n	8004456 <HAL_RCC_OscConfig+0x4e2>
 80041b4:	40023800 	.word	0x40023800
 80041b8:	42470000 	.word	0x42470000
 80041bc:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80041c0:	4b88      	ldr	r3, [pc, #544]	@ (80043e4 <HAL_RCC_OscConfig+0x470>)
 80041c2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80041c4:	f003 0302 	and.w	r3, r3, #2
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d1ea      	bne.n	80041a2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	f003 0304 	and.w	r3, r3, #4
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	f000 8097 	beq.w	8004308 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80041da:	2300      	movs	r3, #0
 80041dc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80041de:	4b81      	ldr	r3, [pc, #516]	@ (80043e4 <HAL_RCC_OscConfig+0x470>)
 80041e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041e2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d10f      	bne.n	800420a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80041ea:	2300      	movs	r3, #0
 80041ec:	60bb      	str	r3, [r7, #8]
 80041ee:	4b7d      	ldr	r3, [pc, #500]	@ (80043e4 <HAL_RCC_OscConfig+0x470>)
 80041f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041f2:	4a7c      	ldr	r2, [pc, #496]	@ (80043e4 <HAL_RCC_OscConfig+0x470>)
 80041f4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80041f8:	6413      	str	r3, [r2, #64]	@ 0x40
 80041fa:	4b7a      	ldr	r3, [pc, #488]	@ (80043e4 <HAL_RCC_OscConfig+0x470>)
 80041fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041fe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004202:	60bb      	str	r3, [r7, #8]
 8004204:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004206:	2301      	movs	r3, #1
 8004208:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800420a:	4b77      	ldr	r3, [pc, #476]	@ (80043e8 <HAL_RCC_OscConfig+0x474>)
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004212:	2b00      	cmp	r3, #0
 8004214:	d118      	bne.n	8004248 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004216:	4b74      	ldr	r3, [pc, #464]	@ (80043e8 <HAL_RCC_OscConfig+0x474>)
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	4a73      	ldr	r2, [pc, #460]	@ (80043e8 <HAL_RCC_OscConfig+0x474>)
 800421c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004220:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004222:	f7fe fa61 	bl	80026e8 <HAL_GetTick>
 8004226:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004228:	e008      	b.n	800423c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800422a:	f7fe fa5d 	bl	80026e8 <HAL_GetTick>
 800422e:	4602      	mov	r2, r0
 8004230:	693b      	ldr	r3, [r7, #16]
 8004232:	1ad3      	subs	r3, r2, r3
 8004234:	2b02      	cmp	r3, #2
 8004236:	d901      	bls.n	800423c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004238:	2303      	movs	r3, #3
 800423a:	e10c      	b.n	8004456 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800423c:	4b6a      	ldr	r3, [pc, #424]	@ (80043e8 <HAL_RCC_OscConfig+0x474>)
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004244:	2b00      	cmp	r3, #0
 8004246:	d0f0      	beq.n	800422a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	689b      	ldr	r3, [r3, #8]
 800424c:	2b01      	cmp	r3, #1
 800424e:	d106      	bne.n	800425e <HAL_RCC_OscConfig+0x2ea>
 8004250:	4b64      	ldr	r3, [pc, #400]	@ (80043e4 <HAL_RCC_OscConfig+0x470>)
 8004252:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004254:	4a63      	ldr	r2, [pc, #396]	@ (80043e4 <HAL_RCC_OscConfig+0x470>)
 8004256:	f043 0301 	orr.w	r3, r3, #1
 800425a:	6713      	str	r3, [r2, #112]	@ 0x70
 800425c:	e01c      	b.n	8004298 <HAL_RCC_OscConfig+0x324>
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	689b      	ldr	r3, [r3, #8]
 8004262:	2b05      	cmp	r3, #5
 8004264:	d10c      	bne.n	8004280 <HAL_RCC_OscConfig+0x30c>
 8004266:	4b5f      	ldr	r3, [pc, #380]	@ (80043e4 <HAL_RCC_OscConfig+0x470>)
 8004268:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800426a:	4a5e      	ldr	r2, [pc, #376]	@ (80043e4 <HAL_RCC_OscConfig+0x470>)
 800426c:	f043 0304 	orr.w	r3, r3, #4
 8004270:	6713      	str	r3, [r2, #112]	@ 0x70
 8004272:	4b5c      	ldr	r3, [pc, #368]	@ (80043e4 <HAL_RCC_OscConfig+0x470>)
 8004274:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004276:	4a5b      	ldr	r2, [pc, #364]	@ (80043e4 <HAL_RCC_OscConfig+0x470>)
 8004278:	f043 0301 	orr.w	r3, r3, #1
 800427c:	6713      	str	r3, [r2, #112]	@ 0x70
 800427e:	e00b      	b.n	8004298 <HAL_RCC_OscConfig+0x324>
 8004280:	4b58      	ldr	r3, [pc, #352]	@ (80043e4 <HAL_RCC_OscConfig+0x470>)
 8004282:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004284:	4a57      	ldr	r2, [pc, #348]	@ (80043e4 <HAL_RCC_OscConfig+0x470>)
 8004286:	f023 0301 	bic.w	r3, r3, #1
 800428a:	6713      	str	r3, [r2, #112]	@ 0x70
 800428c:	4b55      	ldr	r3, [pc, #340]	@ (80043e4 <HAL_RCC_OscConfig+0x470>)
 800428e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004290:	4a54      	ldr	r2, [pc, #336]	@ (80043e4 <HAL_RCC_OscConfig+0x470>)
 8004292:	f023 0304 	bic.w	r3, r3, #4
 8004296:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	689b      	ldr	r3, [r3, #8]
 800429c:	2b00      	cmp	r3, #0
 800429e:	d015      	beq.n	80042cc <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80042a0:	f7fe fa22 	bl	80026e8 <HAL_GetTick>
 80042a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80042a6:	e00a      	b.n	80042be <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80042a8:	f7fe fa1e 	bl	80026e8 <HAL_GetTick>
 80042ac:	4602      	mov	r2, r0
 80042ae:	693b      	ldr	r3, [r7, #16]
 80042b0:	1ad3      	subs	r3, r2, r3
 80042b2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80042b6:	4293      	cmp	r3, r2
 80042b8:	d901      	bls.n	80042be <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80042ba:	2303      	movs	r3, #3
 80042bc:	e0cb      	b.n	8004456 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80042be:	4b49      	ldr	r3, [pc, #292]	@ (80043e4 <HAL_RCC_OscConfig+0x470>)
 80042c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80042c2:	f003 0302 	and.w	r3, r3, #2
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d0ee      	beq.n	80042a8 <HAL_RCC_OscConfig+0x334>
 80042ca:	e014      	b.n	80042f6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80042cc:	f7fe fa0c 	bl	80026e8 <HAL_GetTick>
 80042d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80042d2:	e00a      	b.n	80042ea <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80042d4:	f7fe fa08 	bl	80026e8 <HAL_GetTick>
 80042d8:	4602      	mov	r2, r0
 80042da:	693b      	ldr	r3, [r7, #16]
 80042dc:	1ad3      	subs	r3, r2, r3
 80042de:	f241 3288 	movw	r2, #5000	@ 0x1388
 80042e2:	4293      	cmp	r3, r2
 80042e4:	d901      	bls.n	80042ea <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80042e6:	2303      	movs	r3, #3
 80042e8:	e0b5      	b.n	8004456 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80042ea:	4b3e      	ldr	r3, [pc, #248]	@ (80043e4 <HAL_RCC_OscConfig+0x470>)
 80042ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80042ee:	f003 0302 	and.w	r3, r3, #2
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d1ee      	bne.n	80042d4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80042f6:	7dfb      	ldrb	r3, [r7, #23]
 80042f8:	2b01      	cmp	r3, #1
 80042fa:	d105      	bne.n	8004308 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80042fc:	4b39      	ldr	r3, [pc, #228]	@ (80043e4 <HAL_RCC_OscConfig+0x470>)
 80042fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004300:	4a38      	ldr	r2, [pc, #224]	@ (80043e4 <HAL_RCC_OscConfig+0x470>)
 8004302:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004306:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	699b      	ldr	r3, [r3, #24]
 800430c:	2b00      	cmp	r3, #0
 800430e:	f000 80a1 	beq.w	8004454 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004312:	4b34      	ldr	r3, [pc, #208]	@ (80043e4 <HAL_RCC_OscConfig+0x470>)
 8004314:	689b      	ldr	r3, [r3, #8]
 8004316:	f003 030c 	and.w	r3, r3, #12
 800431a:	2b08      	cmp	r3, #8
 800431c:	d05c      	beq.n	80043d8 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	699b      	ldr	r3, [r3, #24]
 8004322:	2b02      	cmp	r3, #2
 8004324:	d141      	bne.n	80043aa <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004326:	4b31      	ldr	r3, [pc, #196]	@ (80043ec <HAL_RCC_OscConfig+0x478>)
 8004328:	2200      	movs	r2, #0
 800432a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800432c:	f7fe f9dc 	bl	80026e8 <HAL_GetTick>
 8004330:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004332:	e008      	b.n	8004346 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004334:	f7fe f9d8 	bl	80026e8 <HAL_GetTick>
 8004338:	4602      	mov	r2, r0
 800433a:	693b      	ldr	r3, [r7, #16]
 800433c:	1ad3      	subs	r3, r2, r3
 800433e:	2b02      	cmp	r3, #2
 8004340:	d901      	bls.n	8004346 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004342:	2303      	movs	r3, #3
 8004344:	e087      	b.n	8004456 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004346:	4b27      	ldr	r3, [pc, #156]	@ (80043e4 <HAL_RCC_OscConfig+0x470>)
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800434e:	2b00      	cmp	r3, #0
 8004350:	d1f0      	bne.n	8004334 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	69da      	ldr	r2, [r3, #28]
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	6a1b      	ldr	r3, [r3, #32]
 800435a:	431a      	orrs	r2, r3
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004360:	019b      	lsls	r3, r3, #6
 8004362:	431a      	orrs	r2, r3
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004368:	085b      	lsrs	r3, r3, #1
 800436a:	3b01      	subs	r3, #1
 800436c:	041b      	lsls	r3, r3, #16
 800436e:	431a      	orrs	r2, r3
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004374:	061b      	lsls	r3, r3, #24
 8004376:	491b      	ldr	r1, [pc, #108]	@ (80043e4 <HAL_RCC_OscConfig+0x470>)
 8004378:	4313      	orrs	r3, r2
 800437a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800437c:	4b1b      	ldr	r3, [pc, #108]	@ (80043ec <HAL_RCC_OscConfig+0x478>)
 800437e:	2201      	movs	r2, #1
 8004380:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004382:	f7fe f9b1 	bl	80026e8 <HAL_GetTick>
 8004386:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004388:	e008      	b.n	800439c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800438a:	f7fe f9ad 	bl	80026e8 <HAL_GetTick>
 800438e:	4602      	mov	r2, r0
 8004390:	693b      	ldr	r3, [r7, #16]
 8004392:	1ad3      	subs	r3, r2, r3
 8004394:	2b02      	cmp	r3, #2
 8004396:	d901      	bls.n	800439c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004398:	2303      	movs	r3, #3
 800439a:	e05c      	b.n	8004456 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800439c:	4b11      	ldr	r3, [pc, #68]	@ (80043e4 <HAL_RCC_OscConfig+0x470>)
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d0f0      	beq.n	800438a <HAL_RCC_OscConfig+0x416>
 80043a8:	e054      	b.n	8004454 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80043aa:	4b10      	ldr	r3, [pc, #64]	@ (80043ec <HAL_RCC_OscConfig+0x478>)
 80043ac:	2200      	movs	r2, #0
 80043ae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80043b0:	f7fe f99a 	bl	80026e8 <HAL_GetTick>
 80043b4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80043b6:	e008      	b.n	80043ca <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80043b8:	f7fe f996 	bl	80026e8 <HAL_GetTick>
 80043bc:	4602      	mov	r2, r0
 80043be:	693b      	ldr	r3, [r7, #16]
 80043c0:	1ad3      	subs	r3, r2, r3
 80043c2:	2b02      	cmp	r3, #2
 80043c4:	d901      	bls.n	80043ca <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80043c6:	2303      	movs	r3, #3
 80043c8:	e045      	b.n	8004456 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80043ca:	4b06      	ldr	r3, [pc, #24]	@ (80043e4 <HAL_RCC_OscConfig+0x470>)
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d1f0      	bne.n	80043b8 <HAL_RCC_OscConfig+0x444>
 80043d6:	e03d      	b.n	8004454 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	699b      	ldr	r3, [r3, #24]
 80043dc:	2b01      	cmp	r3, #1
 80043de:	d107      	bne.n	80043f0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80043e0:	2301      	movs	r3, #1
 80043e2:	e038      	b.n	8004456 <HAL_RCC_OscConfig+0x4e2>
 80043e4:	40023800 	.word	0x40023800
 80043e8:	40007000 	.word	0x40007000
 80043ec:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80043f0:	4b1b      	ldr	r3, [pc, #108]	@ (8004460 <HAL_RCC_OscConfig+0x4ec>)
 80043f2:	685b      	ldr	r3, [r3, #4]
 80043f4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	699b      	ldr	r3, [r3, #24]
 80043fa:	2b01      	cmp	r3, #1
 80043fc:	d028      	beq.n	8004450 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004408:	429a      	cmp	r2, r3
 800440a:	d121      	bne.n	8004450 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004416:	429a      	cmp	r2, r3
 8004418:	d11a      	bne.n	8004450 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800441a:	68fa      	ldr	r2, [r7, #12]
 800441c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004420:	4013      	ands	r3, r2
 8004422:	687a      	ldr	r2, [r7, #4]
 8004424:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004426:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004428:	4293      	cmp	r3, r2
 800442a:	d111      	bne.n	8004450 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004436:	085b      	lsrs	r3, r3, #1
 8004438:	3b01      	subs	r3, #1
 800443a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800443c:	429a      	cmp	r2, r3
 800443e:	d107      	bne.n	8004450 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800444a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800444c:	429a      	cmp	r2, r3
 800444e:	d001      	beq.n	8004454 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8004450:	2301      	movs	r3, #1
 8004452:	e000      	b.n	8004456 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004454:	2300      	movs	r3, #0
}
 8004456:	4618      	mov	r0, r3
 8004458:	3718      	adds	r7, #24
 800445a:	46bd      	mov	sp, r7
 800445c:	bd80      	pop	{r7, pc}
 800445e:	bf00      	nop
 8004460:	40023800 	.word	0x40023800

08004464 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004464:	b580      	push	{r7, lr}
 8004466:	b084      	sub	sp, #16
 8004468:	af00      	add	r7, sp, #0
 800446a:	6078      	str	r0, [r7, #4]
 800446c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	2b00      	cmp	r3, #0
 8004472:	d101      	bne.n	8004478 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004474:	2301      	movs	r3, #1
 8004476:	e0cc      	b.n	8004612 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004478:	4b68      	ldr	r3, [pc, #416]	@ (800461c <HAL_RCC_ClockConfig+0x1b8>)
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	f003 030f 	and.w	r3, r3, #15
 8004480:	683a      	ldr	r2, [r7, #0]
 8004482:	429a      	cmp	r2, r3
 8004484:	d90c      	bls.n	80044a0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004486:	4b65      	ldr	r3, [pc, #404]	@ (800461c <HAL_RCC_ClockConfig+0x1b8>)
 8004488:	683a      	ldr	r2, [r7, #0]
 800448a:	b2d2      	uxtb	r2, r2
 800448c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800448e:	4b63      	ldr	r3, [pc, #396]	@ (800461c <HAL_RCC_ClockConfig+0x1b8>)
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	f003 030f 	and.w	r3, r3, #15
 8004496:	683a      	ldr	r2, [r7, #0]
 8004498:	429a      	cmp	r2, r3
 800449a:	d001      	beq.n	80044a0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800449c:	2301      	movs	r3, #1
 800449e:	e0b8      	b.n	8004612 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	f003 0302 	and.w	r3, r3, #2
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d020      	beq.n	80044ee <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	f003 0304 	and.w	r3, r3, #4
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d005      	beq.n	80044c4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80044b8:	4b59      	ldr	r3, [pc, #356]	@ (8004620 <HAL_RCC_ClockConfig+0x1bc>)
 80044ba:	689b      	ldr	r3, [r3, #8]
 80044bc:	4a58      	ldr	r2, [pc, #352]	@ (8004620 <HAL_RCC_ClockConfig+0x1bc>)
 80044be:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80044c2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	f003 0308 	and.w	r3, r3, #8
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d005      	beq.n	80044dc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80044d0:	4b53      	ldr	r3, [pc, #332]	@ (8004620 <HAL_RCC_ClockConfig+0x1bc>)
 80044d2:	689b      	ldr	r3, [r3, #8]
 80044d4:	4a52      	ldr	r2, [pc, #328]	@ (8004620 <HAL_RCC_ClockConfig+0x1bc>)
 80044d6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80044da:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80044dc:	4b50      	ldr	r3, [pc, #320]	@ (8004620 <HAL_RCC_ClockConfig+0x1bc>)
 80044de:	689b      	ldr	r3, [r3, #8]
 80044e0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	689b      	ldr	r3, [r3, #8]
 80044e8:	494d      	ldr	r1, [pc, #308]	@ (8004620 <HAL_RCC_ClockConfig+0x1bc>)
 80044ea:	4313      	orrs	r3, r2
 80044ec:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	f003 0301 	and.w	r3, r3, #1
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d044      	beq.n	8004584 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	685b      	ldr	r3, [r3, #4]
 80044fe:	2b01      	cmp	r3, #1
 8004500:	d107      	bne.n	8004512 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004502:	4b47      	ldr	r3, [pc, #284]	@ (8004620 <HAL_RCC_ClockConfig+0x1bc>)
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800450a:	2b00      	cmp	r3, #0
 800450c:	d119      	bne.n	8004542 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800450e:	2301      	movs	r3, #1
 8004510:	e07f      	b.n	8004612 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	685b      	ldr	r3, [r3, #4]
 8004516:	2b02      	cmp	r3, #2
 8004518:	d003      	beq.n	8004522 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800451e:	2b03      	cmp	r3, #3
 8004520:	d107      	bne.n	8004532 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004522:	4b3f      	ldr	r3, [pc, #252]	@ (8004620 <HAL_RCC_ClockConfig+0x1bc>)
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800452a:	2b00      	cmp	r3, #0
 800452c:	d109      	bne.n	8004542 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800452e:	2301      	movs	r3, #1
 8004530:	e06f      	b.n	8004612 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004532:	4b3b      	ldr	r3, [pc, #236]	@ (8004620 <HAL_RCC_ClockConfig+0x1bc>)
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	f003 0302 	and.w	r3, r3, #2
 800453a:	2b00      	cmp	r3, #0
 800453c:	d101      	bne.n	8004542 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800453e:	2301      	movs	r3, #1
 8004540:	e067      	b.n	8004612 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004542:	4b37      	ldr	r3, [pc, #220]	@ (8004620 <HAL_RCC_ClockConfig+0x1bc>)
 8004544:	689b      	ldr	r3, [r3, #8]
 8004546:	f023 0203 	bic.w	r2, r3, #3
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	685b      	ldr	r3, [r3, #4]
 800454e:	4934      	ldr	r1, [pc, #208]	@ (8004620 <HAL_RCC_ClockConfig+0x1bc>)
 8004550:	4313      	orrs	r3, r2
 8004552:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004554:	f7fe f8c8 	bl	80026e8 <HAL_GetTick>
 8004558:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800455a:	e00a      	b.n	8004572 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800455c:	f7fe f8c4 	bl	80026e8 <HAL_GetTick>
 8004560:	4602      	mov	r2, r0
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	1ad3      	subs	r3, r2, r3
 8004566:	f241 3288 	movw	r2, #5000	@ 0x1388
 800456a:	4293      	cmp	r3, r2
 800456c:	d901      	bls.n	8004572 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800456e:	2303      	movs	r3, #3
 8004570:	e04f      	b.n	8004612 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004572:	4b2b      	ldr	r3, [pc, #172]	@ (8004620 <HAL_RCC_ClockConfig+0x1bc>)
 8004574:	689b      	ldr	r3, [r3, #8]
 8004576:	f003 020c 	and.w	r2, r3, #12
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	685b      	ldr	r3, [r3, #4]
 800457e:	009b      	lsls	r3, r3, #2
 8004580:	429a      	cmp	r2, r3
 8004582:	d1eb      	bne.n	800455c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004584:	4b25      	ldr	r3, [pc, #148]	@ (800461c <HAL_RCC_ClockConfig+0x1b8>)
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	f003 030f 	and.w	r3, r3, #15
 800458c:	683a      	ldr	r2, [r7, #0]
 800458e:	429a      	cmp	r2, r3
 8004590:	d20c      	bcs.n	80045ac <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004592:	4b22      	ldr	r3, [pc, #136]	@ (800461c <HAL_RCC_ClockConfig+0x1b8>)
 8004594:	683a      	ldr	r2, [r7, #0]
 8004596:	b2d2      	uxtb	r2, r2
 8004598:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800459a:	4b20      	ldr	r3, [pc, #128]	@ (800461c <HAL_RCC_ClockConfig+0x1b8>)
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	f003 030f 	and.w	r3, r3, #15
 80045a2:	683a      	ldr	r2, [r7, #0]
 80045a4:	429a      	cmp	r2, r3
 80045a6:	d001      	beq.n	80045ac <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80045a8:	2301      	movs	r3, #1
 80045aa:	e032      	b.n	8004612 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	f003 0304 	and.w	r3, r3, #4
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	d008      	beq.n	80045ca <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80045b8:	4b19      	ldr	r3, [pc, #100]	@ (8004620 <HAL_RCC_ClockConfig+0x1bc>)
 80045ba:	689b      	ldr	r3, [r3, #8]
 80045bc:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	68db      	ldr	r3, [r3, #12]
 80045c4:	4916      	ldr	r1, [pc, #88]	@ (8004620 <HAL_RCC_ClockConfig+0x1bc>)
 80045c6:	4313      	orrs	r3, r2
 80045c8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	f003 0308 	and.w	r3, r3, #8
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d009      	beq.n	80045ea <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80045d6:	4b12      	ldr	r3, [pc, #72]	@ (8004620 <HAL_RCC_ClockConfig+0x1bc>)
 80045d8:	689b      	ldr	r3, [r3, #8]
 80045da:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	691b      	ldr	r3, [r3, #16]
 80045e2:	00db      	lsls	r3, r3, #3
 80045e4:	490e      	ldr	r1, [pc, #56]	@ (8004620 <HAL_RCC_ClockConfig+0x1bc>)
 80045e6:	4313      	orrs	r3, r2
 80045e8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80045ea:	f000 f821 	bl	8004630 <HAL_RCC_GetSysClockFreq>
 80045ee:	4602      	mov	r2, r0
 80045f0:	4b0b      	ldr	r3, [pc, #44]	@ (8004620 <HAL_RCC_ClockConfig+0x1bc>)
 80045f2:	689b      	ldr	r3, [r3, #8]
 80045f4:	091b      	lsrs	r3, r3, #4
 80045f6:	f003 030f 	and.w	r3, r3, #15
 80045fa:	490a      	ldr	r1, [pc, #40]	@ (8004624 <HAL_RCC_ClockConfig+0x1c0>)
 80045fc:	5ccb      	ldrb	r3, [r1, r3]
 80045fe:	fa22 f303 	lsr.w	r3, r2, r3
 8004602:	4a09      	ldr	r2, [pc, #36]	@ (8004628 <HAL_RCC_ClockConfig+0x1c4>)
 8004604:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004606:	4b09      	ldr	r3, [pc, #36]	@ (800462c <HAL_RCC_ClockConfig+0x1c8>)
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	4618      	mov	r0, r3
 800460c:	f7fe f828 	bl	8002660 <HAL_InitTick>

  return HAL_OK;
 8004610:	2300      	movs	r3, #0
}
 8004612:	4618      	mov	r0, r3
 8004614:	3710      	adds	r7, #16
 8004616:	46bd      	mov	sp, r7
 8004618:	bd80      	pop	{r7, pc}
 800461a:	bf00      	nop
 800461c:	40023c00 	.word	0x40023c00
 8004620:	40023800 	.word	0x40023800
 8004624:	08006e38 	.word	0x08006e38
 8004628:	20000000 	.word	0x20000000
 800462c:	20000010 	.word	0x20000010

08004630 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004630:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004634:	b094      	sub	sp, #80	@ 0x50
 8004636:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004638:	2300      	movs	r3, #0
 800463a:	647b      	str	r3, [r7, #68]	@ 0x44
 800463c:	2300      	movs	r3, #0
 800463e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004640:	2300      	movs	r3, #0
 8004642:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8004644:	2300      	movs	r3, #0
 8004646:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004648:	4b79      	ldr	r3, [pc, #484]	@ (8004830 <HAL_RCC_GetSysClockFreq+0x200>)
 800464a:	689b      	ldr	r3, [r3, #8]
 800464c:	f003 030c 	and.w	r3, r3, #12
 8004650:	2b08      	cmp	r3, #8
 8004652:	d00d      	beq.n	8004670 <HAL_RCC_GetSysClockFreq+0x40>
 8004654:	2b08      	cmp	r3, #8
 8004656:	f200 80e1 	bhi.w	800481c <HAL_RCC_GetSysClockFreq+0x1ec>
 800465a:	2b00      	cmp	r3, #0
 800465c:	d002      	beq.n	8004664 <HAL_RCC_GetSysClockFreq+0x34>
 800465e:	2b04      	cmp	r3, #4
 8004660:	d003      	beq.n	800466a <HAL_RCC_GetSysClockFreq+0x3a>
 8004662:	e0db      	b.n	800481c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004664:	4b73      	ldr	r3, [pc, #460]	@ (8004834 <HAL_RCC_GetSysClockFreq+0x204>)
 8004666:	64bb      	str	r3, [r7, #72]	@ 0x48
       break;
 8004668:	e0db      	b.n	8004822 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800466a:	4b73      	ldr	r3, [pc, #460]	@ (8004838 <HAL_RCC_GetSysClockFreq+0x208>)
 800466c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800466e:	e0d8      	b.n	8004822 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004670:	4b6f      	ldr	r3, [pc, #444]	@ (8004830 <HAL_RCC_GetSysClockFreq+0x200>)
 8004672:	685b      	ldr	r3, [r3, #4]
 8004674:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004678:	647b      	str	r3, [r7, #68]	@ 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800467a:	4b6d      	ldr	r3, [pc, #436]	@ (8004830 <HAL_RCC_GetSysClockFreq+0x200>)
 800467c:	685b      	ldr	r3, [r3, #4]
 800467e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004682:	2b00      	cmp	r3, #0
 8004684:	d063      	beq.n	800474e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004686:	4b6a      	ldr	r3, [pc, #424]	@ (8004830 <HAL_RCC_GetSysClockFreq+0x200>)
 8004688:	685b      	ldr	r3, [r3, #4]
 800468a:	099b      	lsrs	r3, r3, #6
 800468c:	2200      	movs	r2, #0
 800468e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004690:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8004692:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004694:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004698:	633b      	str	r3, [r7, #48]	@ 0x30
 800469a:	2300      	movs	r3, #0
 800469c:	637b      	str	r3, [r7, #52]	@ 0x34
 800469e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80046a2:	4622      	mov	r2, r4
 80046a4:	462b      	mov	r3, r5
 80046a6:	f04f 0000 	mov.w	r0, #0
 80046aa:	f04f 0100 	mov.w	r1, #0
 80046ae:	0159      	lsls	r1, r3, #5
 80046b0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80046b4:	0150      	lsls	r0, r2, #5
 80046b6:	4602      	mov	r2, r0
 80046b8:	460b      	mov	r3, r1
 80046ba:	4621      	mov	r1, r4
 80046bc:	1a51      	subs	r1, r2, r1
 80046be:	6139      	str	r1, [r7, #16]
 80046c0:	4629      	mov	r1, r5
 80046c2:	eb63 0301 	sbc.w	r3, r3, r1
 80046c6:	617b      	str	r3, [r7, #20]
 80046c8:	f04f 0200 	mov.w	r2, #0
 80046cc:	f04f 0300 	mov.w	r3, #0
 80046d0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80046d4:	4659      	mov	r1, fp
 80046d6:	018b      	lsls	r3, r1, #6
 80046d8:	4651      	mov	r1, sl
 80046da:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80046de:	4651      	mov	r1, sl
 80046e0:	018a      	lsls	r2, r1, #6
 80046e2:	4651      	mov	r1, sl
 80046e4:	ebb2 0801 	subs.w	r8, r2, r1
 80046e8:	4659      	mov	r1, fp
 80046ea:	eb63 0901 	sbc.w	r9, r3, r1
 80046ee:	f04f 0200 	mov.w	r2, #0
 80046f2:	f04f 0300 	mov.w	r3, #0
 80046f6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80046fa:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80046fe:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004702:	4690      	mov	r8, r2
 8004704:	4699      	mov	r9, r3
 8004706:	4623      	mov	r3, r4
 8004708:	eb18 0303 	adds.w	r3, r8, r3
 800470c:	60bb      	str	r3, [r7, #8]
 800470e:	462b      	mov	r3, r5
 8004710:	eb49 0303 	adc.w	r3, r9, r3
 8004714:	60fb      	str	r3, [r7, #12]
 8004716:	f04f 0200 	mov.w	r2, #0
 800471a:	f04f 0300 	mov.w	r3, #0
 800471e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004722:	4629      	mov	r1, r5
 8004724:	024b      	lsls	r3, r1, #9
 8004726:	4621      	mov	r1, r4
 8004728:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800472c:	4621      	mov	r1, r4
 800472e:	024a      	lsls	r2, r1, #9
 8004730:	4610      	mov	r0, r2
 8004732:	4619      	mov	r1, r3
 8004734:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004736:	2200      	movs	r2, #0
 8004738:	62bb      	str	r3, [r7, #40]	@ 0x28
 800473a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800473c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004740:	f7fc f97a 	bl	8000a38 <__aeabi_uldivmod>
 8004744:	4602      	mov	r2, r0
 8004746:	460b      	mov	r3, r1
 8004748:	4613      	mov	r3, r2
 800474a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800474c:	e058      	b.n	8004800 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800474e:	4b38      	ldr	r3, [pc, #224]	@ (8004830 <HAL_RCC_GetSysClockFreq+0x200>)
 8004750:	685b      	ldr	r3, [r3, #4]
 8004752:	099b      	lsrs	r3, r3, #6
 8004754:	2200      	movs	r2, #0
 8004756:	4618      	mov	r0, r3
 8004758:	4611      	mov	r1, r2
 800475a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800475e:	623b      	str	r3, [r7, #32]
 8004760:	2300      	movs	r3, #0
 8004762:	627b      	str	r3, [r7, #36]	@ 0x24
 8004764:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004768:	4642      	mov	r2, r8
 800476a:	464b      	mov	r3, r9
 800476c:	f04f 0000 	mov.w	r0, #0
 8004770:	f04f 0100 	mov.w	r1, #0
 8004774:	0159      	lsls	r1, r3, #5
 8004776:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800477a:	0150      	lsls	r0, r2, #5
 800477c:	4602      	mov	r2, r0
 800477e:	460b      	mov	r3, r1
 8004780:	4641      	mov	r1, r8
 8004782:	ebb2 0a01 	subs.w	sl, r2, r1
 8004786:	4649      	mov	r1, r9
 8004788:	eb63 0b01 	sbc.w	fp, r3, r1
 800478c:	f04f 0200 	mov.w	r2, #0
 8004790:	f04f 0300 	mov.w	r3, #0
 8004794:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004798:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800479c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80047a0:	ebb2 040a 	subs.w	r4, r2, sl
 80047a4:	eb63 050b 	sbc.w	r5, r3, fp
 80047a8:	f04f 0200 	mov.w	r2, #0
 80047ac:	f04f 0300 	mov.w	r3, #0
 80047b0:	00eb      	lsls	r3, r5, #3
 80047b2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80047b6:	00e2      	lsls	r2, r4, #3
 80047b8:	4614      	mov	r4, r2
 80047ba:	461d      	mov	r5, r3
 80047bc:	4643      	mov	r3, r8
 80047be:	18e3      	adds	r3, r4, r3
 80047c0:	603b      	str	r3, [r7, #0]
 80047c2:	464b      	mov	r3, r9
 80047c4:	eb45 0303 	adc.w	r3, r5, r3
 80047c8:	607b      	str	r3, [r7, #4]
 80047ca:	f04f 0200 	mov.w	r2, #0
 80047ce:	f04f 0300 	mov.w	r3, #0
 80047d2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80047d6:	4629      	mov	r1, r5
 80047d8:	028b      	lsls	r3, r1, #10
 80047da:	4621      	mov	r1, r4
 80047dc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80047e0:	4621      	mov	r1, r4
 80047e2:	028a      	lsls	r2, r1, #10
 80047e4:	4610      	mov	r0, r2
 80047e6:	4619      	mov	r1, r3
 80047e8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80047ea:	2200      	movs	r2, #0
 80047ec:	61bb      	str	r3, [r7, #24]
 80047ee:	61fa      	str	r2, [r7, #28]
 80047f0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80047f4:	f7fc f920 	bl	8000a38 <__aeabi_uldivmod>
 80047f8:	4602      	mov	r2, r0
 80047fa:	460b      	mov	r3, r1
 80047fc:	4613      	mov	r3, r2
 80047fe:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004800:	4b0b      	ldr	r3, [pc, #44]	@ (8004830 <HAL_RCC_GetSysClockFreq+0x200>)
 8004802:	685b      	ldr	r3, [r3, #4]
 8004804:	0c1b      	lsrs	r3, r3, #16
 8004806:	f003 0303 	and.w	r3, r3, #3
 800480a:	3301      	adds	r3, #1
 800480c:	005b      	lsls	r3, r3, #1
 800480e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco/pllp;
 8004810:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004812:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004814:	fbb2 f3f3 	udiv	r3, r2, r3
 8004818:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800481a:	e002      	b.n	8004822 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800481c:	4b05      	ldr	r3, [pc, #20]	@ (8004834 <HAL_RCC_GetSysClockFreq+0x204>)
 800481e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004820:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004822:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8004824:	4618      	mov	r0, r3
 8004826:	3750      	adds	r7, #80	@ 0x50
 8004828:	46bd      	mov	sp, r7
 800482a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800482e:	bf00      	nop
 8004830:	40023800 	.word	0x40023800
 8004834:	00f42400 	.word	0x00f42400
 8004838:	007a1200 	.word	0x007a1200

0800483c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800483c:	b480      	push	{r7}
 800483e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004840:	4b03      	ldr	r3, [pc, #12]	@ (8004850 <HAL_RCC_GetHCLKFreq+0x14>)
 8004842:	681b      	ldr	r3, [r3, #0]
}
 8004844:	4618      	mov	r0, r3
 8004846:	46bd      	mov	sp, r7
 8004848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800484c:	4770      	bx	lr
 800484e:	bf00      	nop
 8004850:	20000000 	.word	0x20000000

08004854 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004854:	b580      	push	{r7, lr}
 8004856:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004858:	f7ff fff0 	bl	800483c <HAL_RCC_GetHCLKFreq>
 800485c:	4602      	mov	r2, r0
 800485e:	4b05      	ldr	r3, [pc, #20]	@ (8004874 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004860:	689b      	ldr	r3, [r3, #8]
 8004862:	0a9b      	lsrs	r3, r3, #10
 8004864:	f003 0307 	and.w	r3, r3, #7
 8004868:	4903      	ldr	r1, [pc, #12]	@ (8004878 <HAL_RCC_GetPCLK1Freq+0x24>)
 800486a:	5ccb      	ldrb	r3, [r1, r3]
 800486c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004870:	4618      	mov	r0, r3
 8004872:	bd80      	pop	{r7, pc}
 8004874:	40023800 	.word	0x40023800
 8004878:	08006e48 	.word	0x08006e48

0800487c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800487c:	b580      	push	{r7, lr}
 800487e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004880:	f7ff ffdc 	bl	800483c <HAL_RCC_GetHCLKFreq>
 8004884:	4602      	mov	r2, r0
 8004886:	4b05      	ldr	r3, [pc, #20]	@ (800489c <HAL_RCC_GetPCLK2Freq+0x20>)
 8004888:	689b      	ldr	r3, [r3, #8]
 800488a:	0b5b      	lsrs	r3, r3, #13
 800488c:	f003 0307 	and.w	r3, r3, #7
 8004890:	4903      	ldr	r1, [pc, #12]	@ (80048a0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004892:	5ccb      	ldrb	r3, [r1, r3]
 8004894:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004898:	4618      	mov	r0, r3
 800489a:	bd80      	pop	{r7, pc}
 800489c:	40023800 	.word	0x40023800
 80048a0:	08006e48 	.word	0x08006e48

080048a4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80048a4:	b580      	push	{r7, lr}
 80048a6:	b086      	sub	sp, #24
 80048a8:	af00      	add	r7, sp, #0
 80048aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80048ac:	2300      	movs	r3, #0
 80048ae:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 80048b0:	2300      	movs	r3, #0
 80048b2:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	f003 0301 	and.w	r3, r3, #1
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d10b      	bne.n	80048d8 <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	f003 0302 	and.w	r3, r3, #2
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	d105      	bne.n	80048d8 <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	d075      	beq.n	80049c4 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80048d8:	4b91      	ldr	r3, [pc, #580]	@ (8004b20 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 80048da:	2200      	movs	r2, #0
 80048dc:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80048de:	f7fd ff03 	bl	80026e8 <HAL_GetTick>
 80048e2:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80048e4:	e008      	b.n	80048f8 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80048e6:	f7fd feff 	bl	80026e8 <HAL_GetTick>
 80048ea:	4602      	mov	r2, r0
 80048ec:	697b      	ldr	r3, [r7, #20]
 80048ee:	1ad3      	subs	r3, r2, r3
 80048f0:	2b02      	cmp	r3, #2
 80048f2:	d901      	bls.n	80048f8 <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80048f4:	2303      	movs	r3, #3
 80048f6:	e189      	b.n	8004c0c <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80048f8:	4b8a      	ldr	r3, [pc, #552]	@ (8004b24 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004900:	2b00      	cmp	r3, #0
 8004902:	d1f0      	bne.n	80048e6 <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	f003 0301 	and.w	r3, r3, #1
 800490c:	2b00      	cmp	r3, #0
 800490e:	d009      	beq.n	8004924 <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	685b      	ldr	r3, [r3, #4]
 8004914:	019a      	lsls	r2, r3, #6
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	689b      	ldr	r3, [r3, #8]
 800491a:	071b      	lsls	r3, r3, #28
 800491c:	4981      	ldr	r1, [pc, #516]	@ (8004b24 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800491e:	4313      	orrs	r3, r2
 8004920:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	f003 0302 	and.w	r3, r3, #2
 800492c:	2b00      	cmp	r3, #0
 800492e:	d01f      	beq.n	8004970 <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004930:	4b7c      	ldr	r3, [pc, #496]	@ (8004b24 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004932:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004936:	0f1b      	lsrs	r3, r3, #28
 8004938:	f003 0307 	and.w	r3, r3, #7
 800493c:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ , tmpreg1);
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	685b      	ldr	r3, [r3, #4]
 8004942:	019a      	lsls	r2, r3, #6
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	68db      	ldr	r3, [r3, #12]
 8004948:	061b      	lsls	r3, r3, #24
 800494a:	431a      	orrs	r2, r3
 800494c:	693b      	ldr	r3, [r7, #16]
 800494e:	071b      	lsls	r3, r3, #28
 8004950:	4974      	ldr	r1, [pc, #464]	@ (8004b24 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004952:	4313      	orrs	r3, r2
 8004954:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8004958:	4b72      	ldr	r3, [pc, #456]	@ (8004b24 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800495a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800495e:	f023 021f 	bic.w	r2, r3, #31
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	69db      	ldr	r3, [r3, #28]
 8004966:	3b01      	subs	r3, #1
 8004968:	496e      	ldr	r1, [pc, #440]	@ (8004b24 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800496a:	4313      	orrs	r3, r2
 800496c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004978:	2b00      	cmp	r3, #0
 800497a:	d00d      	beq.n	8004998 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	685b      	ldr	r3, [r3, #4]
 8004980:	019a      	lsls	r2, r3, #6
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	68db      	ldr	r3, [r3, #12]
 8004986:	061b      	lsls	r3, r3, #24
 8004988:	431a      	orrs	r2, r3
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	689b      	ldr	r3, [r3, #8]
 800498e:	071b      	lsls	r3, r3, #28
 8004990:	4964      	ldr	r1, [pc, #400]	@ (8004b24 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004992:	4313      	orrs	r3, r2
 8004994:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004998:	4b61      	ldr	r3, [pc, #388]	@ (8004b20 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 800499a:	2201      	movs	r2, #1
 800499c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800499e:	f7fd fea3 	bl	80026e8 <HAL_GetTick>
 80049a2:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80049a4:	e008      	b.n	80049b8 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80049a6:	f7fd fe9f 	bl	80026e8 <HAL_GetTick>
 80049aa:	4602      	mov	r2, r0
 80049ac:	697b      	ldr	r3, [r7, #20]
 80049ae:	1ad3      	subs	r3, r2, r3
 80049b0:	2b02      	cmp	r3, #2
 80049b2:	d901      	bls.n	80049b8 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80049b4:	2303      	movs	r3, #3
 80049b6:	e129      	b.n	8004c0c <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80049b8:	4b5a      	ldr	r3, [pc, #360]	@ (8004b24 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d0f0      	beq.n	80049a6 <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	f003 0304 	and.w	r3, r3, #4
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	d105      	bne.n	80049dc <HAL_RCCEx_PeriphCLKConfig+0x138>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	f003 0308 	and.w	r3, r3, #8
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d079      	beq.n	8004ad0 <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80049dc:	4b52      	ldr	r3, [pc, #328]	@ (8004b28 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 80049de:	2200      	movs	r2, #0
 80049e0:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80049e2:	f7fd fe81 	bl	80026e8 <HAL_GetTick>
 80049e6:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80049e8:	e008      	b.n	80049fc <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 80049ea:	f7fd fe7d 	bl	80026e8 <HAL_GetTick>
 80049ee:	4602      	mov	r2, r0
 80049f0:	697b      	ldr	r3, [r7, #20]
 80049f2:	1ad3      	subs	r3, r2, r3
 80049f4:	2b02      	cmp	r3, #2
 80049f6:	d901      	bls.n	80049fc <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80049f8:	2303      	movs	r3, #3
 80049fa:	e107      	b.n	8004c0c <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80049fc:	4b49      	ldr	r3, [pc, #292]	@ (8004b24 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004a04:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004a08:	d0ef      	beq.n	80049ea <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	f003 0304 	and.w	r3, r3, #4
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d020      	beq.n	8004a58 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8004a16:	4b43      	ldr	r3, [pc, #268]	@ (8004b24 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004a18:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a1c:	0f1b      	lsrs	r3, r3, #28
 8004a1e:	f003 0307 	and.w	r3, r3, #7
 8004a22:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	691b      	ldr	r3, [r3, #16]
 8004a28:	019a      	lsls	r2, r3, #6
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	695b      	ldr	r3, [r3, #20]
 8004a2e:	061b      	lsls	r3, r3, #24
 8004a30:	431a      	orrs	r2, r3
 8004a32:	693b      	ldr	r3, [r7, #16]
 8004a34:	071b      	lsls	r3, r3, #28
 8004a36:	493b      	ldr	r1, [pc, #236]	@ (8004b24 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004a38:	4313      	orrs	r3, r2
 8004a3a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8004a3e:	4b39      	ldr	r3, [pc, #228]	@ (8004b24 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004a40:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004a44:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	6a1b      	ldr	r3, [r3, #32]
 8004a4c:	3b01      	subs	r3, #1
 8004a4e:	021b      	lsls	r3, r3, #8
 8004a50:	4934      	ldr	r1, [pc, #208]	@ (8004b24 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004a52:	4313      	orrs	r3, r2
 8004a54:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	f003 0308 	and.w	r3, r3, #8
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	d01e      	beq.n	8004aa2 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8004a64:	4b2f      	ldr	r3, [pc, #188]	@ (8004b24 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004a66:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a6a:	0e1b      	lsrs	r3, r3, #24
 8004a6c:	f003 030f 	and.w	r3, r3, #15
 8004a70:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	691b      	ldr	r3, [r3, #16]
 8004a76:	019a      	lsls	r2, r3, #6
 8004a78:	693b      	ldr	r3, [r7, #16]
 8004a7a:	061b      	lsls	r3, r3, #24
 8004a7c:	431a      	orrs	r2, r3
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	699b      	ldr	r3, [r3, #24]
 8004a82:	071b      	lsls	r3, r3, #28
 8004a84:	4927      	ldr	r1, [pc, #156]	@ (8004b24 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004a86:	4313      	orrs	r3, r2
 8004a88:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8004a8c:	4b25      	ldr	r3, [pc, #148]	@ (8004b24 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004a8e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004a92:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a9a:	4922      	ldr	r1, [pc, #136]	@ (8004b24 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004a9c:	4313      	orrs	r3, r2
 8004a9e:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8004aa2:	4b21      	ldr	r3, [pc, #132]	@ (8004b28 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8004aa4:	2201      	movs	r2, #1
 8004aa6:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004aa8:	f7fd fe1e 	bl	80026e8 <HAL_GetTick>
 8004aac:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004aae:	e008      	b.n	8004ac2 <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8004ab0:	f7fd fe1a 	bl	80026e8 <HAL_GetTick>
 8004ab4:	4602      	mov	r2, r0
 8004ab6:	697b      	ldr	r3, [r7, #20]
 8004ab8:	1ad3      	subs	r3, r2, r3
 8004aba:	2b02      	cmp	r3, #2
 8004abc:	d901      	bls.n	8004ac2 <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004abe:	2303      	movs	r3, #3
 8004ac0:	e0a4      	b.n	8004c0c <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004ac2:	4b18      	ldr	r3, [pc, #96]	@ (8004b24 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004aca:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004ace:	d1ef      	bne.n	8004ab0 <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	f003 0320 	and.w	r3, r3, #32
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	f000 808b 	beq.w	8004bf4 <HAL_RCCEx_PeriphCLKConfig+0x350>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004ade:	2300      	movs	r3, #0
 8004ae0:	60fb      	str	r3, [r7, #12]
 8004ae2:	4b10      	ldr	r3, [pc, #64]	@ (8004b24 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004ae4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ae6:	4a0f      	ldr	r2, [pc, #60]	@ (8004b24 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004ae8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004aec:	6413      	str	r3, [r2, #64]	@ 0x40
 8004aee:	4b0d      	ldr	r3, [pc, #52]	@ (8004b24 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004af0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004af2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004af6:	60fb      	str	r3, [r7, #12]
 8004af8:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8004afa:	4b0c      	ldr	r3, [pc, #48]	@ (8004b2c <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	4a0b      	ldr	r2, [pc, #44]	@ (8004b2c <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8004b00:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004b04:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004b06:	f7fd fdef 	bl	80026e8 <HAL_GetTick>
 8004b0a:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8004b0c:	e010      	b.n	8004b30 <HAL_RCCEx_PeriphCLKConfig+0x28c>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8004b0e:	f7fd fdeb 	bl	80026e8 <HAL_GetTick>
 8004b12:	4602      	mov	r2, r0
 8004b14:	697b      	ldr	r3, [r7, #20]
 8004b16:	1ad3      	subs	r3, r2, r3
 8004b18:	2b02      	cmp	r3, #2
 8004b1a:	d909      	bls.n	8004b30 <HAL_RCCEx_PeriphCLKConfig+0x28c>
      {
        return HAL_TIMEOUT;
 8004b1c:	2303      	movs	r3, #3
 8004b1e:	e075      	b.n	8004c0c <HAL_RCCEx_PeriphCLKConfig+0x368>
 8004b20:	42470068 	.word	0x42470068
 8004b24:	40023800 	.word	0x40023800
 8004b28:	42470070 	.word	0x42470070
 8004b2c:	40007000 	.word	0x40007000
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8004b30:	4b38      	ldr	r3, [pc, #224]	@ (8004c14 <HAL_RCCEx_PeriphCLKConfig+0x370>)
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d0e8      	beq.n	8004b0e <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004b3c:	4b36      	ldr	r3, [pc, #216]	@ (8004c18 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004b3e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b40:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004b44:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004b46:	693b      	ldr	r3, [r7, #16]
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	d02f      	beq.n	8004bac <HAL_RCCEx_PeriphCLKConfig+0x308>
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b50:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004b54:	693a      	ldr	r2, [r7, #16]
 8004b56:	429a      	cmp	r2, r3
 8004b58:	d028      	beq.n	8004bac <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004b5a:	4b2f      	ldr	r3, [pc, #188]	@ (8004c18 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004b5c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b5e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004b62:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004b64:	4b2d      	ldr	r3, [pc, #180]	@ (8004c1c <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8004b66:	2201      	movs	r2, #1
 8004b68:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004b6a:	4b2c      	ldr	r3, [pc, #176]	@ (8004c1c <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8004b6c:	2200      	movs	r2, #0
 8004b6e:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8004b70:	4a29      	ldr	r2, [pc, #164]	@ (8004c18 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004b72:	693b      	ldr	r3, [r7, #16]
 8004b74:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004b76:	4b28      	ldr	r3, [pc, #160]	@ (8004c18 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004b78:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b7a:	f003 0301 	and.w	r3, r3, #1
 8004b7e:	2b01      	cmp	r3, #1
 8004b80:	d114      	bne.n	8004bac <HAL_RCCEx_PeriphCLKConfig+0x308>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8004b82:	f7fd fdb1 	bl	80026e8 <HAL_GetTick>
 8004b86:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004b88:	e00a      	b.n	8004ba0 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004b8a:	f7fd fdad 	bl	80026e8 <HAL_GetTick>
 8004b8e:	4602      	mov	r2, r0
 8004b90:	697b      	ldr	r3, [r7, #20]
 8004b92:	1ad3      	subs	r3, r2, r3
 8004b94:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004b98:	4293      	cmp	r3, r2
 8004b9a:	d901      	bls.n	8004ba0 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
          {
            return HAL_TIMEOUT;
 8004b9c:	2303      	movs	r3, #3
 8004b9e:	e035      	b.n	8004c0c <HAL_RCCEx_PeriphCLKConfig+0x368>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004ba0:	4b1d      	ldr	r3, [pc, #116]	@ (8004c18 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004ba2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004ba4:	f003 0302 	and.w	r3, r3, #2
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d0ee      	beq.n	8004b8a <HAL_RCCEx_PeriphCLKConfig+0x2e6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004bb0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004bb4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004bb8:	d10d      	bne.n	8004bd6 <HAL_RCCEx_PeriphCLKConfig+0x332>
 8004bba:	4b17      	ldr	r3, [pc, #92]	@ (8004c18 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004bbc:	689b      	ldr	r3, [r3, #8]
 8004bbe:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004bc6:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8004bca:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004bce:	4912      	ldr	r1, [pc, #72]	@ (8004c18 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004bd0:	4313      	orrs	r3, r2
 8004bd2:	608b      	str	r3, [r1, #8]
 8004bd4:	e005      	b.n	8004be2 <HAL_RCCEx_PeriphCLKConfig+0x33e>
 8004bd6:	4b10      	ldr	r3, [pc, #64]	@ (8004c18 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004bd8:	689b      	ldr	r3, [r3, #8]
 8004bda:	4a0f      	ldr	r2, [pc, #60]	@ (8004c18 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004bdc:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8004be0:	6093      	str	r3, [r2, #8]
 8004be2:	4b0d      	ldr	r3, [pc, #52]	@ (8004c18 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004be4:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004bea:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004bee:	490a      	ldr	r1, [pc, #40]	@ (8004c18 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004bf0:	4313      	orrs	r3, r2
 8004bf2:	670b      	str	r3, [r1, #112]	@ 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	f003 0310 	and.w	r3, r3, #16
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d004      	beq.n	8004c0a <HAL_RCCEx_PeriphCLKConfig+0x366>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	f893 202c 	ldrb.w	r2, [r3, #44]	@ 0x2c
 8004c06:	4b06      	ldr	r3, [pc, #24]	@ (8004c20 <HAL_RCCEx_PeriphCLKConfig+0x37c>)
 8004c08:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 8004c0a:	2300      	movs	r3, #0
}
 8004c0c:	4618      	mov	r0, r3
 8004c0e:	3718      	adds	r7, #24
 8004c10:	46bd      	mov	sp, r7
 8004c12:	bd80      	pop	{r7, pc}
 8004c14:	40007000 	.word	0x40007000
 8004c18:	40023800 	.word	0x40023800
 8004c1c:	42470e40 	.word	0x42470e40
 8004c20:	424711e0 	.word	0x424711e0

08004c24 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8004c24:	b580      	push	{r7, lr}
 8004c26:	b084      	sub	sp, #16
 8004c28:	af00      	add	r7, sp, #0
 8004c2a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8004c2c:	2301      	movs	r3, #1
 8004c2e:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	d101      	bne.n	8004c3a <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 8004c36:	2301      	movs	r3, #1
 8004c38:	e073      	b.n	8004d22 <HAL_RTC_Init+0xfe>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	7f5b      	ldrb	r3, [r3, #29]
 8004c3e:	b2db      	uxtb	r3, r3
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d105      	bne.n	8004c50 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	2200      	movs	r2, #0
 8004c48:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8004c4a:	6878      	ldr	r0, [r7, #4]
 8004c4c:	f7fc fbe0 	bl	8001410 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	2202      	movs	r2, #2
 8004c54:	775a      	strb	r2, [r3, #29]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	68db      	ldr	r3, [r3, #12]
 8004c5c:	f003 0310 	and.w	r3, r3, #16
 8004c60:	2b10      	cmp	r3, #16
 8004c62:	d055      	beq.n	8004d10 <HAL_RTC_Init+0xec>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	22ca      	movs	r2, #202	@ 0xca
 8004c6a:	625a      	str	r2, [r3, #36]	@ 0x24
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	2253      	movs	r2, #83	@ 0x53
 8004c72:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8004c74:	6878      	ldr	r0, [r7, #4]
 8004c76:	f000 fa49 	bl	800510c <RTC_EnterInitMode>
 8004c7a:	4603      	mov	r3, r0
 8004c7c:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 8004c7e:	7bfb      	ldrb	r3, [r7, #15]
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d12c      	bne.n	8004cde <HAL_RTC_Init+0xba>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	689b      	ldr	r3, [r3, #8]
 8004c8a:	687a      	ldr	r2, [r7, #4]
 8004c8c:	6812      	ldr	r2, [r2, #0]
 8004c8e:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8004c92:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004c96:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	6899      	ldr	r1, [r3, #8]
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	685a      	ldr	r2, [r3, #4]
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	691b      	ldr	r3, [r3, #16]
 8004ca6:	431a      	orrs	r2, r3
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	695b      	ldr	r3, [r3, #20]
 8004cac:	431a      	orrs	r2, r3
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	430a      	orrs	r2, r1
 8004cb4:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	687a      	ldr	r2, [r7, #4]
 8004cbc:	68d2      	ldr	r2, [r2, #12]
 8004cbe:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	6919      	ldr	r1, [r3, #16]
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	689b      	ldr	r3, [r3, #8]
 8004cca:	041a      	lsls	r2, r3, #16
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	430a      	orrs	r2, r1
 8004cd2:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8004cd4:	6878      	ldr	r0, [r7, #4]
 8004cd6:	f000 fa50 	bl	800517a <RTC_ExitInitMode>
 8004cda:	4603      	mov	r3, r0
 8004cdc:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8004cde:	7bfb      	ldrb	r3, [r7, #15]
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	d110      	bne.n	8004d06 <HAL_RTC_Init+0xe2>
    {
      hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8004cf2:	641a      	str	r2, [r3, #64]	@ 0x40
      hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	699a      	ldr	r2, [r3, #24]
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	430a      	orrs	r2, r1
 8004d04:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	22ff      	movs	r2, #255	@ 0xff
 8004d0c:	625a      	str	r2, [r3, #36]	@ 0x24
 8004d0e:	e001      	b.n	8004d14 <HAL_RTC_Init+0xf0>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 8004d10:	2300      	movs	r3, #0
 8004d12:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8004d14:	7bfb      	ldrb	r3, [r7, #15]
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	d102      	bne.n	8004d20 <HAL_RTC_Init+0xfc>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	2201      	movs	r2, #1
 8004d1e:	775a      	strb	r2, [r3, #29]
  }

  return status;
 8004d20:	7bfb      	ldrb	r3, [r7, #15]
}
 8004d22:	4618      	mov	r0, r3
 8004d24:	3710      	adds	r7, #16
 8004d26:	46bd      	mov	sp, r7
 8004d28:	bd80      	pop	{r7, pc}

08004d2a <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8004d2a:	b590      	push	{r4, r7, lr}
 8004d2c:	b087      	sub	sp, #28
 8004d2e:	af00      	add	r7, sp, #0
 8004d30:	60f8      	str	r0, [r7, #12]
 8004d32:	60b9      	str	r1, [r7, #8]
 8004d34:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8004d36:	2300      	movs	r3, #0
 8004d38:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	7f1b      	ldrb	r3, [r3, #28]
 8004d3e:	2b01      	cmp	r3, #1
 8004d40:	d101      	bne.n	8004d46 <HAL_RTC_SetTime+0x1c>
 8004d42:	2302      	movs	r3, #2
 8004d44:	e087      	b.n	8004e56 <HAL_RTC_SetTime+0x12c>
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	2201      	movs	r2, #1
 8004d4a:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	2202      	movs	r2, #2
 8004d50:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	d126      	bne.n	8004da6 <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	689b      	ldr	r3, [r3, #8]
 8004d5e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	d102      	bne.n	8004d6c <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8004d66:	68bb      	ldr	r3, [r7, #8]
 8004d68:	2200      	movs	r2, #0
 8004d6a:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8004d6c:	68bb      	ldr	r3, [r7, #8]
 8004d6e:	781b      	ldrb	r3, [r3, #0]
 8004d70:	4618      	mov	r0, r3
 8004d72:	f000 fa27 	bl	80051c4 <RTC_ByteToBcd2>
 8004d76:	4603      	mov	r3, r0
 8004d78:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8004d7a:	68bb      	ldr	r3, [r7, #8]
 8004d7c:	785b      	ldrb	r3, [r3, #1]
 8004d7e:	4618      	mov	r0, r3
 8004d80:	f000 fa20 	bl	80051c4 <RTC_ByteToBcd2>
 8004d84:	4603      	mov	r3, r0
 8004d86:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8004d88:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 8004d8a:	68bb      	ldr	r3, [r7, #8]
 8004d8c:	789b      	ldrb	r3, [r3, #2]
 8004d8e:	4618      	mov	r0, r3
 8004d90:	f000 fa18 	bl	80051c4 <RTC_ByteToBcd2>
 8004d94:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8004d96:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 8004d9a:	68bb      	ldr	r3, [r7, #8]
 8004d9c:	78db      	ldrb	r3, [r3, #3]
 8004d9e:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8004da0:	4313      	orrs	r3, r2
 8004da2:	617b      	str	r3, [r7, #20]
 8004da4:	e018      	b.n	8004dd8 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	689b      	ldr	r3, [r3, #8]
 8004dac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d102      	bne.n	8004dba <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8004db4:	68bb      	ldr	r3, [r7, #8]
 8004db6:	2200      	movs	r2, #0
 8004db8:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8004dba:	68bb      	ldr	r3, [r7, #8]
 8004dbc:	781b      	ldrb	r3, [r3, #0]
 8004dbe:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8004dc0:	68bb      	ldr	r3, [r7, #8]
 8004dc2:	785b      	ldrb	r3, [r3, #1]
 8004dc4:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8004dc6:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 8004dc8:	68ba      	ldr	r2, [r7, #8]
 8004dca:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8004dcc:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8004dce:	68bb      	ldr	r3, [r7, #8]
 8004dd0:	78db      	ldrb	r3, [r3, #3]
 8004dd2:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8004dd4:	4313      	orrs	r3, r2
 8004dd6:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	22ca      	movs	r2, #202	@ 0xca
 8004dde:	625a      	str	r2, [r3, #36]	@ 0x24
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	2253      	movs	r2, #83	@ 0x53
 8004de6:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8004de8:	68f8      	ldr	r0, [r7, #12]
 8004dea:	f000 f98f 	bl	800510c <RTC_EnterInitMode>
 8004dee:	4603      	mov	r3, r0
 8004df0:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8004df2:	7cfb      	ldrb	r3, [r7, #19]
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d120      	bne.n	8004e3a <HAL_RTC_SetTime+0x110>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	681a      	ldr	r2, [r3, #0]
 8004dfc:	697b      	ldr	r3, [r7, #20]
 8004dfe:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 8004e02:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8004e06:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	689a      	ldr	r2, [r3, #8]
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8004e16:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	6899      	ldr	r1, [r3, #8]
 8004e1e:	68bb      	ldr	r3, [r7, #8]
 8004e20:	68da      	ldr	r2, [r3, #12]
 8004e22:	68bb      	ldr	r3, [r7, #8]
 8004e24:	691b      	ldr	r3, [r3, #16]
 8004e26:	431a      	orrs	r2, r3
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	430a      	orrs	r2, r1
 8004e2e:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8004e30:	68f8      	ldr	r0, [r7, #12]
 8004e32:	f000 f9a2 	bl	800517a <RTC_ExitInitMode>
 8004e36:	4603      	mov	r3, r0
 8004e38:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8004e3a:	7cfb      	ldrb	r3, [r7, #19]
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	d102      	bne.n	8004e46 <HAL_RTC_SetTime+0x11c>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	2201      	movs	r2, #1
 8004e44:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	22ff      	movs	r2, #255	@ 0xff
 8004e4c:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	2200      	movs	r2, #0
 8004e52:	771a      	strb	r2, [r3, #28]

  return status;
 8004e54:	7cfb      	ldrb	r3, [r7, #19]
}
 8004e56:	4618      	mov	r0, r3
 8004e58:	371c      	adds	r7, #28
 8004e5a:	46bd      	mov	sp, r7
 8004e5c:	bd90      	pop	{r4, r7, pc}

08004e5e <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8004e5e:	b580      	push	{r7, lr}
 8004e60:	b086      	sub	sp, #24
 8004e62:	af00      	add	r7, sp, #0
 8004e64:	60f8      	str	r0, [r7, #12]
 8004e66:	60b9      	str	r1, [r7, #8]
 8004e68:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8004e6a:	2300      	movs	r3, #0
 8004e6c:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004e74:	68bb      	ldr	r3, [r7, #8]
 8004e76:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	691b      	ldr	r3, [r3, #16]
 8004e7e:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8004e82:	68bb      	ldr	r3, [r7, #8]
 8004e84:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 8004e90:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8004e94:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 8004e96:	697b      	ldr	r3, [r7, #20]
 8004e98:	0c1b      	lsrs	r3, r3, #16
 8004e9a:	b2db      	uxtb	r3, r3
 8004e9c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004ea0:	b2da      	uxtb	r2, r3
 8004ea2:	68bb      	ldr	r3, [r7, #8]
 8004ea4:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8004ea6:	697b      	ldr	r3, [r7, #20]
 8004ea8:	0a1b      	lsrs	r3, r3, #8
 8004eaa:	b2db      	uxtb	r3, r3
 8004eac:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004eb0:	b2da      	uxtb	r2, r3
 8004eb2:	68bb      	ldr	r3, [r7, #8]
 8004eb4:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 8004eb6:	697b      	ldr	r3, [r7, #20]
 8004eb8:	b2db      	uxtb	r3, r3
 8004eba:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004ebe:	b2da      	uxtb	r2, r3
 8004ec0:	68bb      	ldr	r3, [r7, #8]
 8004ec2:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 8004ec4:	697b      	ldr	r3, [r7, #20]
 8004ec6:	0d9b      	lsrs	r3, r3, #22
 8004ec8:	b2db      	uxtb	r3, r3
 8004eca:	f003 0301 	and.w	r3, r3, #1
 8004ece:	b2da      	uxtb	r2, r3
 8004ed0:	68bb      	ldr	r3, [r7, #8]
 8004ed2:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d11a      	bne.n	8004f10 <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8004eda:	68bb      	ldr	r3, [r7, #8]
 8004edc:	781b      	ldrb	r3, [r3, #0]
 8004ede:	4618      	mov	r0, r3
 8004ee0:	f000 f98e 	bl	8005200 <RTC_Bcd2ToByte>
 8004ee4:	4603      	mov	r3, r0
 8004ee6:	461a      	mov	r2, r3
 8004ee8:	68bb      	ldr	r3, [r7, #8]
 8004eea:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8004eec:	68bb      	ldr	r3, [r7, #8]
 8004eee:	785b      	ldrb	r3, [r3, #1]
 8004ef0:	4618      	mov	r0, r3
 8004ef2:	f000 f985 	bl	8005200 <RTC_Bcd2ToByte>
 8004ef6:	4603      	mov	r3, r0
 8004ef8:	461a      	mov	r2, r3
 8004efa:	68bb      	ldr	r3, [r7, #8]
 8004efc:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8004efe:	68bb      	ldr	r3, [r7, #8]
 8004f00:	789b      	ldrb	r3, [r3, #2]
 8004f02:	4618      	mov	r0, r3
 8004f04:	f000 f97c 	bl	8005200 <RTC_Bcd2ToByte>
 8004f08:	4603      	mov	r3, r0
 8004f0a:	461a      	mov	r2, r3
 8004f0c:	68bb      	ldr	r3, [r7, #8]
 8004f0e:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8004f10:	2300      	movs	r3, #0
}
 8004f12:	4618      	mov	r0, r3
 8004f14:	3718      	adds	r7, #24
 8004f16:	46bd      	mov	sp, r7
 8004f18:	bd80      	pop	{r7, pc}

08004f1a <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8004f1a:	b590      	push	{r4, r7, lr}
 8004f1c:	b087      	sub	sp, #28
 8004f1e:	af00      	add	r7, sp, #0
 8004f20:	60f8      	str	r0, [r7, #12]
 8004f22:	60b9      	str	r1, [r7, #8]
 8004f24:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8004f26:	2300      	movs	r3, #0
 8004f28:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	7f1b      	ldrb	r3, [r3, #28]
 8004f2e:	2b01      	cmp	r3, #1
 8004f30:	d101      	bne.n	8004f36 <HAL_RTC_SetDate+0x1c>
 8004f32:	2302      	movs	r3, #2
 8004f34:	e071      	b.n	800501a <HAL_RTC_SetDate+0x100>
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	2201      	movs	r2, #1
 8004f3a:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	2202      	movs	r2, #2
 8004f40:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	2b00      	cmp	r3, #0
 8004f46:	d10e      	bne.n	8004f66 <HAL_RTC_SetDate+0x4c>
 8004f48:	68bb      	ldr	r3, [r7, #8]
 8004f4a:	785b      	ldrb	r3, [r3, #1]
 8004f4c:	f003 0310 	and.w	r3, r3, #16
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	d008      	beq.n	8004f66 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8004f54:	68bb      	ldr	r3, [r7, #8]
 8004f56:	785b      	ldrb	r3, [r3, #1]
 8004f58:	f023 0310 	bic.w	r3, r3, #16
 8004f5c:	b2db      	uxtb	r3, r3
 8004f5e:	330a      	adds	r3, #10
 8004f60:	b2da      	uxtb	r2, r3
 8004f62:	68bb      	ldr	r3, [r7, #8]
 8004f64:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d11c      	bne.n	8004fa6 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8004f6c:	68bb      	ldr	r3, [r7, #8]
 8004f6e:	78db      	ldrb	r3, [r3, #3]
 8004f70:	4618      	mov	r0, r3
 8004f72:	f000 f927 	bl	80051c4 <RTC_ByteToBcd2>
 8004f76:	4603      	mov	r3, r0
 8004f78:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8004f7a:	68bb      	ldr	r3, [r7, #8]
 8004f7c:	785b      	ldrb	r3, [r3, #1]
 8004f7e:	4618      	mov	r0, r3
 8004f80:	f000 f920 	bl	80051c4 <RTC_ByteToBcd2>
 8004f84:	4603      	mov	r3, r0
 8004f86:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8004f88:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 8004f8a:	68bb      	ldr	r3, [r7, #8]
 8004f8c:	789b      	ldrb	r3, [r3, #2]
 8004f8e:	4618      	mov	r0, r3
 8004f90:	f000 f918 	bl	80051c4 <RTC_ByteToBcd2>
 8004f94:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8004f96:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 8004f9a:	68bb      	ldr	r3, [r7, #8]
 8004f9c:	781b      	ldrb	r3, [r3, #0]
 8004f9e:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8004fa0:	4313      	orrs	r3, r2
 8004fa2:	617b      	str	r3, [r7, #20]
 8004fa4:	e00e      	b.n	8004fc4 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8004fa6:	68bb      	ldr	r3, [r7, #8]
 8004fa8:	78db      	ldrb	r3, [r3, #3]
 8004faa:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8004fac:	68bb      	ldr	r3, [r7, #8]
 8004fae:	785b      	ldrb	r3, [r3, #1]
 8004fb0:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8004fb2:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 8004fb4:	68ba      	ldr	r2, [r7, #8]
 8004fb6:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8004fb8:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8004fba:	68bb      	ldr	r3, [r7, #8]
 8004fbc:	781b      	ldrb	r3, [r3, #0]
 8004fbe:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8004fc0:	4313      	orrs	r3, r2
 8004fc2:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	22ca      	movs	r2, #202	@ 0xca
 8004fca:	625a      	str	r2, [r3, #36]	@ 0x24
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	2253      	movs	r2, #83	@ 0x53
 8004fd2:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8004fd4:	68f8      	ldr	r0, [r7, #12]
 8004fd6:	f000 f899 	bl	800510c <RTC_EnterInitMode>
 8004fda:	4603      	mov	r3, r0
 8004fdc:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8004fde:	7cfb      	ldrb	r3, [r7, #19]
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d10c      	bne.n	8004ffe <HAL_RTC_SetDate+0xe4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	681a      	ldr	r2, [r3, #0]
 8004fe8:	697b      	ldr	r3, [r7, #20]
 8004fea:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8004fee:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8004ff2:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8004ff4:	68f8      	ldr	r0, [r7, #12]
 8004ff6:	f000 f8c0 	bl	800517a <RTC_ExitInitMode>
 8004ffa:	4603      	mov	r3, r0
 8004ffc:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8004ffe:	7cfb      	ldrb	r3, [r7, #19]
 8005000:	2b00      	cmp	r3, #0
 8005002:	d102      	bne.n	800500a <HAL_RTC_SetDate+0xf0>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	2201      	movs	r2, #1
 8005008:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	22ff      	movs	r2, #255	@ 0xff
 8005010:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	2200      	movs	r2, #0
 8005016:	771a      	strb	r2, [r3, #28]

  return status;
 8005018:	7cfb      	ldrb	r3, [r7, #19]
}
 800501a:	4618      	mov	r0, r3
 800501c:	371c      	adds	r7, #28
 800501e:	46bd      	mov	sp, r7
 8005020:	bd90      	pop	{r4, r7, pc}

08005022 <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8005022:	b580      	push	{r7, lr}
 8005024:	b086      	sub	sp, #24
 8005026:	af00      	add	r7, sp, #0
 8005028:	60f8      	str	r0, [r7, #12]
 800502a:	60b9      	str	r1, [r7, #8]
 800502c:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 800502e:	2300      	movs	r3, #0
 8005030:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	685b      	ldr	r3, [r3, #4]
 8005038:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800503c:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8005040:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8005042:	697b      	ldr	r3, [r7, #20]
 8005044:	0c1b      	lsrs	r3, r3, #16
 8005046:	b2da      	uxtb	r2, r3
 8005048:	68bb      	ldr	r3, [r7, #8]
 800504a:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 800504c:	697b      	ldr	r3, [r7, #20]
 800504e:	0a1b      	lsrs	r3, r3, #8
 8005050:	b2db      	uxtb	r3, r3
 8005052:	f003 031f 	and.w	r3, r3, #31
 8005056:	b2da      	uxtb	r2, r3
 8005058:	68bb      	ldr	r3, [r7, #8]
 800505a:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 800505c:	697b      	ldr	r3, [r7, #20]
 800505e:	b2db      	uxtb	r3, r3
 8005060:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005064:	b2da      	uxtb	r2, r3
 8005066:	68bb      	ldr	r3, [r7, #8]
 8005068:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 800506a:	697b      	ldr	r3, [r7, #20]
 800506c:	0b5b      	lsrs	r3, r3, #13
 800506e:	b2db      	uxtb	r3, r3
 8005070:	f003 0307 	and.w	r3, r3, #7
 8005074:	b2da      	uxtb	r2, r3
 8005076:	68bb      	ldr	r3, [r7, #8]
 8005078:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	2b00      	cmp	r3, #0
 800507e:	d11a      	bne.n	80050b6 <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8005080:	68bb      	ldr	r3, [r7, #8]
 8005082:	78db      	ldrb	r3, [r3, #3]
 8005084:	4618      	mov	r0, r3
 8005086:	f000 f8bb 	bl	8005200 <RTC_Bcd2ToByte>
 800508a:	4603      	mov	r3, r0
 800508c:	461a      	mov	r2, r3
 800508e:	68bb      	ldr	r3, [r7, #8]
 8005090:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8005092:	68bb      	ldr	r3, [r7, #8]
 8005094:	785b      	ldrb	r3, [r3, #1]
 8005096:	4618      	mov	r0, r3
 8005098:	f000 f8b2 	bl	8005200 <RTC_Bcd2ToByte>
 800509c:	4603      	mov	r3, r0
 800509e:	461a      	mov	r2, r3
 80050a0:	68bb      	ldr	r3, [r7, #8]
 80050a2:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 80050a4:	68bb      	ldr	r3, [r7, #8]
 80050a6:	789b      	ldrb	r3, [r3, #2]
 80050a8:	4618      	mov	r0, r3
 80050aa:	f000 f8a9 	bl	8005200 <RTC_Bcd2ToByte>
 80050ae:	4603      	mov	r3, r0
 80050b0:	461a      	mov	r2, r3
 80050b2:	68bb      	ldr	r3, [r7, #8]
 80050b4:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 80050b6:	2300      	movs	r3, #0
}
 80050b8:	4618      	mov	r0, r3
 80050ba:	3718      	adds	r7, #24
 80050bc:	46bd      	mov	sp, r7
 80050be:	bd80      	pop	{r7, pc}

080050c0 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80050c0:	b580      	push	{r7, lr}
 80050c2:	b084      	sub	sp, #16
 80050c4:	af00      	add	r7, sp, #0
 80050c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80050c8:	2300      	movs	r3, #0
 80050ca:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	4a0d      	ldr	r2, [pc, #52]	@ (8005108 <HAL_RTC_WaitForSynchro+0x48>)
 80050d2:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 80050d4:	f7fd fb08 	bl	80026e8 <HAL_GetTick>
 80050d8:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80050da:	e009      	b.n	80050f0 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80050dc:	f7fd fb04 	bl	80026e8 <HAL_GetTick>
 80050e0:	4602      	mov	r2, r0
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	1ad3      	subs	r3, r2, r3
 80050e6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80050ea:	d901      	bls.n	80050f0 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 80050ec:	2303      	movs	r3, #3
 80050ee:	e007      	b.n	8005100 <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	68db      	ldr	r3, [r3, #12]
 80050f6:	f003 0320 	and.w	r3, r3, #32
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d0ee      	beq.n	80050dc <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 80050fe:	2300      	movs	r3, #0
}
 8005100:	4618      	mov	r0, r3
 8005102:	3710      	adds	r7, #16
 8005104:	46bd      	mov	sp, r7
 8005106:	bd80      	pop	{r7, pc}
 8005108:	00017f5f 	.word	0x00017f5f

0800510c <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800510c:	b580      	push	{r7, lr}
 800510e:	b084      	sub	sp, #16
 8005110:	af00      	add	r7, sp, #0
 8005112:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005114:	2300      	movs	r3, #0
 8005116:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8005118:	2300      	movs	r3, #0
 800511a:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	68db      	ldr	r3, [r3, #12]
 8005122:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005126:	2b00      	cmp	r3, #0
 8005128:	d122      	bne.n	8005170 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	68da      	ldr	r2, [r3, #12]
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8005138:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800513a:	f7fd fad5 	bl	80026e8 <HAL_GetTick>
 800513e:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8005140:	e00c      	b.n	800515c <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8005142:	f7fd fad1 	bl	80026e8 <HAL_GetTick>
 8005146:	4602      	mov	r2, r0
 8005148:	68bb      	ldr	r3, [r7, #8]
 800514a:	1ad3      	subs	r3, r2, r3
 800514c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005150:	d904      	bls.n	800515c <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	2204      	movs	r2, #4
 8005156:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 8005158:	2301      	movs	r3, #1
 800515a:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	68db      	ldr	r3, [r3, #12]
 8005162:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005166:	2b00      	cmp	r3, #0
 8005168:	d102      	bne.n	8005170 <RTC_EnterInitMode+0x64>
 800516a:	7bfb      	ldrb	r3, [r7, #15]
 800516c:	2b01      	cmp	r3, #1
 800516e:	d1e8      	bne.n	8005142 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8005170:	7bfb      	ldrb	r3, [r7, #15]
}
 8005172:	4618      	mov	r0, r3
 8005174:	3710      	adds	r7, #16
 8005176:	46bd      	mov	sp, r7
 8005178:	bd80      	pop	{r7, pc}

0800517a <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800517a:	b580      	push	{r7, lr}
 800517c:	b084      	sub	sp, #16
 800517e:	af00      	add	r7, sp, #0
 8005180:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005182:	2300      	movs	r3, #0
 8005184:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	68da      	ldr	r2, [r3, #12]
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005194:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	689b      	ldr	r3, [r3, #8]
 800519c:	f003 0320 	and.w	r3, r3, #32
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d10a      	bne.n	80051ba <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80051a4:	6878      	ldr	r0, [r7, #4]
 80051a6:	f7ff ff8b 	bl	80050c0 <HAL_RTC_WaitForSynchro>
 80051aa:	4603      	mov	r3, r0
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d004      	beq.n	80051ba <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	2204      	movs	r2, #4
 80051b4:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 80051b6:	2301      	movs	r3, #1
 80051b8:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 80051ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80051bc:	4618      	mov	r0, r3
 80051be:	3710      	adds	r7, #16
 80051c0:	46bd      	mov	sp, r7
 80051c2:	bd80      	pop	{r7, pc}

080051c4 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 80051c4:	b480      	push	{r7}
 80051c6:	b085      	sub	sp, #20
 80051c8:	af00      	add	r7, sp, #0
 80051ca:	4603      	mov	r3, r0
 80051cc:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 80051ce:	2300      	movs	r3, #0
 80051d0:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 80051d2:	e005      	b.n	80051e0 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	3301      	adds	r3, #1
 80051d8:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 80051da:	79fb      	ldrb	r3, [r7, #7]
 80051dc:	3b0a      	subs	r3, #10
 80051de:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 80051e0:	79fb      	ldrb	r3, [r7, #7]
 80051e2:	2b09      	cmp	r3, #9
 80051e4:	d8f6      	bhi.n	80051d4 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	b2db      	uxtb	r3, r3
 80051ea:	011b      	lsls	r3, r3, #4
 80051ec:	b2da      	uxtb	r2, r3
 80051ee:	79fb      	ldrb	r3, [r7, #7]
 80051f0:	4313      	orrs	r3, r2
 80051f2:	b2db      	uxtb	r3, r3
}
 80051f4:	4618      	mov	r0, r3
 80051f6:	3714      	adds	r7, #20
 80051f8:	46bd      	mov	sp, r7
 80051fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051fe:	4770      	bx	lr

08005200 <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 8005200:	b480      	push	{r7}
 8005202:	b085      	sub	sp, #20
 8005204:	af00      	add	r7, sp, #0
 8005206:	4603      	mov	r3, r0
 8005208:	71fb      	strb	r3, [r7, #7]
  uint32_t tens = 0U;
 800520a:	2300      	movs	r3, #0
 800520c:	60fb      	str	r3, [r7, #12]
  tens = (((uint32_t)number & 0xF0U) >> 4U) * 10U;
 800520e:	79fb      	ldrb	r3, [r7, #7]
 8005210:	091b      	lsrs	r3, r3, #4
 8005212:	b2db      	uxtb	r3, r3
 8005214:	461a      	mov	r2, r3
 8005216:	4613      	mov	r3, r2
 8005218:	009b      	lsls	r3, r3, #2
 800521a:	4413      	add	r3, r2
 800521c:	005b      	lsls	r3, r3, #1
 800521e:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tens + ((uint32_t)number & 0x0FU));
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	b2da      	uxtb	r2, r3
 8005224:	79fb      	ldrb	r3, [r7, #7]
 8005226:	f003 030f 	and.w	r3, r3, #15
 800522a:	b2db      	uxtb	r3, r3
 800522c:	4413      	add	r3, r2
 800522e:	b2db      	uxtb	r3, r3
}
 8005230:	4618      	mov	r0, r3
 8005232:	3714      	adds	r7, #20
 8005234:	46bd      	mov	sp, r7
 8005236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800523a:	4770      	bx	lr

0800523c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800523c:	b580      	push	{r7, lr}
 800523e:	b082      	sub	sp, #8
 8005240:	af00      	add	r7, sp, #0
 8005242:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	2b00      	cmp	r3, #0
 8005248:	d101      	bne.n	800524e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800524a:	2301      	movs	r3, #1
 800524c:	e07b      	b.n	8005346 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005252:	2b00      	cmp	r3, #0
 8005254:	d108      	bne.n	8005268 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	685b      	ldr	r3, [r3, #4]
 800525a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800525e:	d009      	beq.n	8005274 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	2200      	movs	r2, #0
 8005264:	61da      	str	r2, [r3, #28]
 8005266:	e005      	b.n	8005274 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	2200      	movs	r2, #0
 800526c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	2200      	movs	r2, #0
 8005272:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	2200      	movs	r2, #0
 8005278:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005280:	b2db      	uxtb	r3, r3
 8005282:	2b00      	cmp	r3, #0
 8005284:	d106      	bne.n	8005294 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	2200      	movs	r2, #0
 800528a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800528e:	6878      	ldr	r0, [r7, #4]
 8005290:	f7fc f8e8 	bl	8001464 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	2202      	movs	r2, #2
 8005298:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	681a      	ldr	r2, [r3, #0]
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80052aa:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	685b      	ldr	r3, [r3, #4]
 80052b0:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	689b      	ldr	r3, [r3, #8]
 80052b8:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80052bc:	431a      	orrs	r2, r3
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	68db      	ldr	r3, [r3, #12]
 80052c2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80052c6:	431a      	orrs	r2, r3
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	691b      	ldr	r3, [r3, #16]
 80052cc:	f003 0302 	and.w	r3, r3, #2
 80052d0:	431a      	orrs	r2, r3
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	695b      	ldr	r3, [r3, #20]
 80052d6:	f003 0301 	and.w	r3, r3, #1
 80052da:	431a      	orrs	r2, r3
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	699b      	ldr	r3, [r3, #24]
 80052e0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80052e4:	431a      	orrs	r2, r3
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	69db      	ldr	r3, [r3, #28]
 80052ea:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80052ee:	431a      	orrs	r2, r3
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	6a1b      	ldr	r3, [r3, #32]
 80052f4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80052f8:	ea42 0103 	orr.w	r1, r2, r3
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005300:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	430a      	orrs	r2, r1
 800530a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	699b      	ldr	r3, [r3, #24]
 8005310:	0c1b      	lsrs	r3, r3, #16
 8005312:	f003 0104 	and.w	r1, r3, #4
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800531a:	f003 0210 	and.w	r2, r3, #16
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	430a      	orrs	r2, r1
 8005324:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	69da      	ldr	r2, [r3, #28]
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005334:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	2200      	movs	r2, #0
 800533a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	2201      	movs	r2, #1
 8005340:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8005344:	2300      	movs	r3, #0
}
 8005346:	4618      	mov	r0, r3
 8005348:	3708      	adds	r7, #8
 800534a:	46bd      	mov	sp, r7
 800534c:	bd80      	pop	{r7, pc}

0800534e <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800534e:	b580      	push	{r7, lr}
 8005350:	b088      	sub	sp, #32
 8005352:	af00      	add	r7, sp, #0
 8005354:	60f8      	str	r0, [r7, #12]
 8005356:	60b9      	str	r1, [r7, #8]
 8005358:	603b      	str	r3, [r7, #0]
 800535a:	4613      	mov	r3, r2
 800535c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800535e:	2300      	movs	r3, #0
 8005360:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005368:	2b01      	cmp	r3, #1
 800536a:	d101      	bne.n	8005370 <HAL_SPI_Transmit+0x22>
 800536c:	2302      	movs	r3, #2
 800536e:	e12d      	b.n	80055cc <HAL_SPI_Transmit+0x27e>
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	2201      	movs	r2, #1
 8005374:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005378:	f7fd f9b6 	bl	80026e8 <HAL_GetTick>
 800537c:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800537e:	88fb      	ldrh	r3, [r7, #6]
 8005380:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005388:	b2db      	uxtb	r3, r3
 800538a:	2b01      	cmp	r3, #1
 800538c:	d002      	beq.n	8005394 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800538e:	2302      	movs	r3, #2
 8005390:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005392:	e116      	b.n	80055c2 <HAL_SPI_Transmit+0x274>
  }

  if ((pData == NULL) || (Size == 0U))
 8005394:	68bb      	ldr	r3, [r7, #8]
 8005396:	2b00      	cmp	r3, #0
 8005398:	d002      	beq.n	80053a0 <HAL_SPI_Transmit+0x52>
 800539a:	88fb      	ldrh	r3, [r7, #6]
 800539c:	2b00      	cmp	r3, #0
 800539e:	d102      	bne.n	80053a6 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80053a0:	2301      	movs	r3, #1
 80053a2:	77fb      	strb	r3, [r7, #31]
    goto error;
 80053a4:	e10d      	b.n	80055c2 <HAL_SPI_Transmit+0x274>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	2203      	movs	r2, #3
 80053aa:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	2200      	movs	r2, #0
 80053b2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	68ba      	ldr	r2, [r7, #8]
 80053b8:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	88fa      	ldrh	r2, [r7, #6]
 80053be:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	88fa      	ldrh	r2, [r7, #6]
 80053c4:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	2200      	movs	r2, #0
 80053ca:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	2200      	movs	r2, #0
 80053d0:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	2200      	movs	r2, #0
 80053d6:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	2200      	movs	r2, #0
 80053dc:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	2200      	movs	r2, #0
 80053e2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	689b      	ldr	r3, [r3, #8]
 80053e8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80053ec:	d10f      	bne.n	800540e <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	681a      	ldr	r2, [r3, #0]
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80053fc:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	681a      	ldr	r2, [r3, #0]
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800540c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005418:	2b40      	cmp	r3, #64	@ 0x40
 800541a:	d007      	beq.n	800542c <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	681a      	ldr	r2, [r3, #0]
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800542a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	68db      	ldr	r3, [r3, #12]
 8005430:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005434:	d14f      	bne.n	80054d6 <HAL_SPI_Transmit+0x188>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	685b      	ldr	r3, [r3, #4]
 800543a:	2b00      	cmp	r3, #0
 800543c:	d002      	beq.n	8005444 <HAL_SPI_Transmit+0xf6>
 800543e:	8afb      	ldrh	r3, [r7, #22]
 8005440:	2b01      	cmp	r3, #1
 8005442:	d142      	bne.n	80054ca <HAL_SPI_Transmit+0x17c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005448:	881a      	ldrh	r2, [r3, #0]
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005454:	1c9a      	adds	r2, r3, #2
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800545e:	b29b      	uxth	r3, r3
 8005460:	3b01      	subs	r3, #1
 8005462:	b29a      	uxth	r2, r3
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005468:	e02f      	b.n	80054ca <HAL_SPI_Transmit+0x17c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	689b      	ldr	r3, [r3, #8]
 8005470:	f003 0302 	and.w	r3, r3, #2
 8005474:	2b02      	cmp	r3, #2
 8005476:	d112      	bne.n	800549e <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800547c:	881a      	ldrh	r2, [r3, #0]
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005488:	1c9a      	adds	r2, r3, #2
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005492:	b29b      	uxth	r3, r3
 8005494:	3b01      	subs	r3, #1
 8005496:	b29a      	uxth	r2, r3
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	86da      	strh	r2, [r3, #54]	@ 0x36
 800549c:	e015      	b.n	80054ca <HAL_SPI_Transmit+0x17c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800549e:	f7fd f923 	bl	80026e8 <HAL_GetTick>
 80054a2:	4602      	mov	r2, r0
 80054a4:	69bb      	ldr	r3, [r7, #24]
 80054a6:	1ad3      	subs	r3, r2, r3
 80054a8:	683a      	ldr	r2, [r7, #0]
 80054aa:	429a      	cmp	r2, r3
 80054ac:	d803      	bhi.n	80054b6 <HAL_SPI_Transmit+0x168>
 80054ae:	683b      	ldr	r3, [r7, #0]
 80054b0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80054b4:	d102      	bne.n	80054bc <HAL_SPI_Transmit+0x16e>
 80054b6:	683b      	ldr	r3, [r7, #0]
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d106      	bne.n	80054ca <HAL_SPI_Transmit+0x17c>
        {
          errorcode = HAL_TIMEOUT;
 80054bc:	2303      	movs	r3, #3
 80054be:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	2201      	movs	r2, #1
 80054c4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 80054c8:	e07b      	b.n	80055c2 <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80054ce:	b29b      	uxth	r3, r3
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	d1ca      	bne.n	800546a <HAL_SPI_Transmit+0x11c>
 80054d4:	e050      	b.n	8005578 <HAL_SPI_Transmit+0x22a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	685b      	ldr	r3, [r3, #4]
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d002      	beq.n	80054e4 <HAL_SPI_Transmit+0x196>
 80054de:	8afb      	ldrh	r3, [r7, #22]
 80054e0:	2b01      	cmp	r3, #1
 80054e2:	d144      	bne.n	800556e <HAL_SPI_Transmit+0x220>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	330c      	adds	r3, #12
 80054ee:	7812      	ldrb	r2, [r2, #0]
 80054f0:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80054f6:	1c5a      	adds	r2, r3, #1
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005500:	b29b      	uxth	r3, r3
 8005502:	3b01      	subs	r3, #1
 8005504:	b29a      	uxth	r2, r3
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 800550a:	e030      	b.n	800556e <HAL_SPI_Transmit+0x220>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	689b      	ldr	r3, [r3, #8]
 8005512:	f003 0302 	and.w	r3, r3, #2
 8005516:	2b02      	cmp	r3, #2
 8005518:	d113      	bne.n	8005542 <HAL_SPI_Transmit+0x1f4>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	330c      	adds	r3, #12
 8005524:	7812      	ldrb	r2, [r2, #0]
 8005526:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800552c:	1c5a      	adds	r2, r3, #1
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005536:	b29b      	uxth	r3, r3
 8005538:	3b01      	subs	r3, #1
 800553a:	b29a      	uxth	r2, r3
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	86da      	strh	r2, [r3, #54]	@ 0x36
 8005540:	e015      	b.n	800556e <HAL_SPI_Transmit+0x220>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005542:	f7fd f8d1 	bl	80026e8 <HAL_GetTick>
 8005546:	4602      	mov	r2, r0
 8005548:	69bb      	ldr	r3, [r7, #24]
 800554a:	1ad3      	subs	r3, r2, r3
 800554c:	683a      	ldr	r2, [r7, #0]
 800554e:	429a      	cmp	r2, r3
 8005550:	d803      	bhi.n	800555a <HAL_SPI_Transmit+0x20c>
 8005552:	683b      	ldr	r3, [r7, #0]
 8005554:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005558:	d102      	bne.n	8005560 <HAL_SPI_Transmit+0x212>
 800555a:	683b      	ldr	r3, [r7, #0]
 800555c:	2b00      	cmp	r3, #0
 800555e:	d106      	bne.n	800556e <HAL_SPI_Transmit+0x220>
        {
          errorcode = HAL_TIMEOUT;
 8005560:	2303      	movs	r3, #3
 8005562:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	2201      	movs	r2, #1
 8005568:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 800556c:	e029      	b.n	80055c2 <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005572:	b29b      	uxth	r3, r3
 8005574:	2b00      	cmp	r3, #0
 8005576:	d1c9      	bne.n	800550c <HAL_SPI_Transmit+0x1be>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005578:	69ba      	ldr	r2, [r7, #24]
 800557a:	6839      	ldr	r1, [r7, #0]
 800557c:	68f8      	ldr	r0, [r7, #12]
 800557e:	f000 fbdf 	bl	8005d40 <SPI_EndRxTxTransaction>
 8005582:	4603      	mov	r3, r0
 8005584:	2b00      	cmp	r3, #0
 8005586:	d002      	beq.n	800558e <HAL_SPI_Transmit+0x240>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	2220      	movs	r2, #32
 800558c:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	689b      	ldr	r3, [r3, #8]
 8005592:	2b00      	cmp	r3, #0
 8005594:	d10a      	bne.n	80055ac <HAL_SPI_Transmit+0x25e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005596:	2300      	movs	r3, #0
 8005598:	613b      	str	r3, [r7, #16]
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	68db      	ldr	r3, [r3, #12]
 80055a0:	613b      	str	r3, [r7, #16]
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	689b      	ldr	r3, [r3, #8]
 80055a8:	613b      	str	r3, [r7, #16]
 80055aa:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	d002      	beq.n	80055ba <HAL_SPI_Transmit+0x26c>
  {
    errorcode = HAL_ERROR;
 80055b4:	2301      	movs	r3, #1
 80055b6:	77fb      	strb	r3, [r7, #31]
 80055b8:	e003      	b.n	80055c2 <HAL_SPI_Transmit+0x274>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	2201      	movs	r2, #1
 80055be:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	2200      	movs	r2, #0
 80055c6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 80055ca:	7ffb      	ldrb	r3, [r7, #31]
}
 80055cc:	4618      	mov	r0, r3
 80055ce:	3720      	adds	r7, #32
 80055d0:	46bd      	mov	sp, r7
 80055d2:	bd80      	pop	{r7, pc}

080055d4 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80055d4:	b580      	push	{r7, lr}
 80055d6:	b088      	sub	sp, #32
 80055d8:	af02      	add	r7, sp, #8
 80055da:	60f8      	str	r0, [r7, #12]
 80055dc:	60b9      	str	r1, [r7, #8]
 80055de:	603b      	str	r3, [r7, #0]
 80055e0:	4613      	mov	r3, r2
 80055e2:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80055e4:	2300      	movs	r3, #0
 80055e6:	75fb      	strb	r3, [r7, #23]

  if (hspi->State != HAL_SPI_STATE_READY)
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80055ee:	b2db      	uxtb	r3, r3
 80055f0:	2b01      	cmp	r3, #1
 80055f2:	d002      	beq.n	80055fa <HAL_SPI_Receive+0x26>
  {
    errorcode = HAL_BUSY;
 80055f4:	2302      	movs	r3, #2
 80055f6:	75fb      	strb	r3, [r7, #23]
    goto error;
 80055f8:	e0fb      	b.n	80057f2 <HAL_SPI_Receive+0x21e>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	685b      	ldr	r3, [r3, #4]
 80055fe:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005602:	d112      	bne.n	800562a <HAL_SPI_Receive+0x56>
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	689b      	ldr	r3, [r3, #8]
 8005608:	2b00      	cmp	r3, #0
 800560a:	d10e      	bne.n	800562a <HAL_SPI_Receive+0x56>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	2204      	movs	r2, #4
 8005610:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8005614:	88fa      	ldrh	r2, [r7, #6]
 8005616:	683b      	ldr	r3, [r7, #0]
 8005618:	9300      	str	r3, [sp, #0]
 800561a:	4613      	mov	r3, r2
 800561c:	68ba      	ldr	r2, [r7, #8]
 800561e:	68b9      	ldr	r1, [r7, #8]
 8005620:	68f8      	ldr	r0, [r7, #12]
 8005622:	f000 f8ef 	bl	8005804 <HAL_SPI_TransmitReceive>
 8005626:	4603      	mov	r3, r0
 8005628:	e0e8      	b.n	80057fc <HAL_SPI_Receive+0x228>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005630:	2b01      	cmp	r3, #1
 8005632:	d101      	bne.n	8005638 <HAL_SPI_Receive+0x64>
 8005634:	2302      	movs	r3, #2
 8005636:	e0e1      	b.n	80057fc <HAL_SPI_Receive+0x228>
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	2201      	movs	r2, #1
 800563c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005640:	f7fd f852 	bl	80026e8 <HAL_GetTick>
 8005644:	6138      	str	r0, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 8005646:	68bb      	ldr	r3, [r7, #8]
 8005648:	2b00      	cmp	r3, #0
 800564a:	d002      	beq.n	8005652 <HAL_SPI_Receive+0x7e>
 800564c:	88fb      	ldrh	r3, [r7, #6]
 800564e:	2b00      	cmp	r3, #0
 8005650:	d102      	bne.n	8005658 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8005652:	2301      	movs	r3, #1
 8005654:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005656:	e0cc      	b.n	80057f2 <HAL_SPI_Receive+0x21e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	2204      	movs	r2, #4
 800565c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	2200      	movs	r2, #0
 8005664:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	68ba      	ldr	r2, [r7, #8]
 800566a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	88fa      	ldrh	r2, [r7, #6]
 8005670:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	88fa      	ldrh	r2, [r7, #6]
 8005676:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	2200      	movs	r2, #0
 800567c:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	2200      	movs	r2, #0
 8005682:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	2200      	movs	r2, #0
 8005688:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	2200      	movs	r2, #0
 800568e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	2200      	movs	r2, #0
 8005694:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	689b      	ldr	r3, [r3, #8]
 800569a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800569e:	d10f      	bne.n	80056c0 <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	681a      	ldr	r2, [r3, #0]
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80056ae:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	681a      	ldr	r2, [r3, #0]
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80056be:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80056ca:	2b40      	cmp	r3, #64	@ 0x40
 80056cc:	d007      	beq.n	80056de <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	681a      	ldr	r2, [r3, #0]
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80056dc:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	68db      	ldr	r3, [r3, #12]
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	d16a      	bne.n	80057bc <HAL_SPI_Receive+0x1e8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80056e6:	e032      	b.n	800574e <HAL_SPI_Receive+0x17a>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	689b      	ldr	r3, [r3, #8]
 80056ee:	f003 0301 	and.w	r3, r3, #1
 80056f2:	2b01      	cmp	r3, #1
 80056f4:	d115      	bne.n	8005722 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	f103 020c 	add.w	r2, r3, #12
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005702:	7812      	ldrb	r2, [r2, #0]
 8005704:	b2d2      	uxtb	r2, r2
 8005706:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800570c:	1c5a      	adds	r2, r3, #1
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005716:	b29b      	uxth	r3, r3
 8005718:	3b01      	subs	r3, #1
 800571a:	b29a      	uxth	r2, r3
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005720:	e015      	b.n	800574e <HAL_SPI_Receive+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005722:	f7fc ffe1 	bl	80026e8 <HAL_GetTick>
 8005726:	4602      	mov	r2, r0
 8005728:	693b      	ldr	r3, [r7, #16]
 800572a:	1ad3      	subs	r3, r2, r3
 800572c:	683a      	ldr	r2, [r7, #0]
 800572e:	429a      	cmp	r2, r3
 8005730:	d803      	bhi.n	800573a <HAL_SPI_Receive+0x166>
 8005732:	683b      	ldr	r3, [r7, #0]
 8005734:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005738:	d102      	bne.n	8005740 <HAL_SPI_Receive+0x16c>
 800573a:	683b      	ldr	r3, [r7, #0]
 800573c:	2b00      	cmp	r3, #0
 800573e:	d106      	bne.n	800574e <HAL_SPI_Receive+0x17a>
        {
          errorcode = HAL_TIMEOUT;
 8005740:	2303      	movs	r3, #3
 8005742:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	2201      	movs	r2, #1
 8005748:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 800574c:	e051      	b.n	80057f2 <HAL_SPI_Receive+0x21e>
    while (hspi->RxXferCount > 0U)
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005752:	b29b      	uxth	r3, r3
 8005754:	2b00      	cmp	r3, #0
 8005756:	d1c7      	bne.n	80056e8 <HAL_SPI_Receive+0x114>
 8005758:	e035      	b.n	80057c6 <HAL_SPI_Receive+0x1f2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	689b      	ldr	r3, [r3, #8]
 8005760:	f003 0301 	and.w	r3, r3, #1
 8005764:	2b01      	cmp	r3, #1
 8005766:	d113      	bne.n	8005790 <HAL_SPI_Receive+0x1bc>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	68da      	ldr	r2, [r3, #12]
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005772:	b292      	uxth	r2, r2
 8005774:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800577a:	1c9a      	adds	r2, r3, #2
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005784:	b29b      	uxth	r3, r3
 8005786:	3b01      	subs	r3, #1
 8005788:	b29a      	uxth	r2, r3
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800578e:	e015      	b.n	80057bc <HAL_SPI_Receive+0x1e8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005790:	f7fc ffaa 	bl	80026e8 <HAL_GetTick>
 8005794:	4602      	mov	r2, r0
 8005796:	693b      	ldr	r3, [r7, #16]
 8005798:	1ad3      	subs	r3, r2, r3
 800579a:	683a      	ldr	r2, [r7, #0]
 800579c:	429a      	cmp	r2, r3
 800579e:	d803      	bhi.n	80057a8 <HAL_SPI_Receive+0x1d4>
 80057a0:	683b      	ldr	r3, [r7, #0]
 80057a2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80057a6:	d102      	bne.n	80057ae <HAL_SPI_Receive+0x1da>
 80057a8:	683b      	ldr	r3, [r7, #0]
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d106      	bne.n	80057bc <HAL_SPI_Receive+0x1e8>
        {
          errorcode = HAL_TIMEOUT;
 80057ae:	2303      	movs	r3, #3
 80057b0:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	2201      	movs	r2, #1
 80057b6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 80057ba:	e01a      	b.n	80057f2 <HAL_SPI_Receive+0x21e>
    while (hspi->RxXferCount > 0U)
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80057c0:	b29b      	uxth	r3, r3
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d1c9      	bne.n	800575a <HAL_SPI_Receive+0x186>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80057c6:	693a      	ldr	r2, [r7, #16]
 80057c8:	6839      	ldr	r1, [r7, #0]
 80057ca:	68f8      	ldr	r0, [r7, #12]
 80057cc:	f000 fa52 	bl	8005c74 <SPI_EndRxTransaction>
 80057d0:	4603      	mov	r3, r0
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d002      	beq.n	80057dc <HAL_SPI_Receive+0x208>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	2220      	movs	r2, #32
 80057da:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	d002      	beq.n	80057ea <HAL_SPI_Receive+0x216>
  {
    errorcode = HAL_ERROR;
 80057e4:	2301      	movs	r3, #1
 80057e6:	75fb      	strb	r3, [r7, #23]
 80057e8:	e003      	b.n	80057f2 <HAL_SPI_Receive+0x21e>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	2201      	movs	r2, #1
 80057ee:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

error :
  __HAL_UNLOCK(hspi);
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	2200      	movs	r2, #0
 80057f6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 80057fa:	7dfb      	ldrb	r3, [r7, #23]
}
 80057fc:	4618      	mov	r0, r3
 80057fe:	3718      	adds	r7, #24
 8005800:	46bd      	mov	sp, r7
 8005802:	bd80      	pop	{r7, pc}

08005804 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8005804:	b580      	push	{r7, lr}
 8005806:	b08c      	sub	sp, #48	@ 0x30
 8005808:	af00      	add	r7, sp, #0
 800580a:	60f8      	str	r0, [r7, #12]
 800580c:	60b9      	str	r1, [r7, #8]
 800580e:	607a      	str	r2, [r7, #4]
 8005810:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005812:	2301      	movs	r3, #1
 8005814:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8005816:	2300      	movs	r3, #0
 8005818:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005822:	2b01      	cmp	r3, #1
 8005824:	d101      	bne.n	800582a <HAL_SPI_TransmitReceive+0x26>
 8005826:	2302      	movs	r3, #2
 8005828:	e198      	b.n	8005b5c <HAL_SPI_TransmitReceive+0x358>
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	2201      	movs	r2, #1
 800582e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005832:	f7fc ff59 	bl	80026e8 <HAL_GetTick>
 8005836:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800583e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  tmp_mode            = hspi->Init.Mode;
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	685b      	ldr	r3, [r3, #4]
 8005846:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8005848:	887b      	ldrh	r3, [r7, #2]
 800584a:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800584c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005850:	2b01      	cmp	r3, #1
 8005852:	d00f      	beq.n	8005874 <HAL_SPI_TransmitReceive+0x70>
 8005854:	69fb      	ldr	r3, [r7, #28]
 8005856:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800585a:	d107      	bne.n	800586c <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	689b      	ldr	r3, [r3, #8]
 8005860:	2b00      	cmp	r3, #0
 8005862:	d103      	bne.n	800586c <HAL_SPI_TransmitReceive+0x68>
 8005864:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005868:	2b04      	cmp	r3, #4
 800586a:	d003      	beq.n	8005874 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800586c:	2302      	movs	r3, #2
 800586e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    goto error;
 8005872:	e16d      	b.n	8005b50 <HAL_SPI_TransmitReceive+0x34c>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005874:	68bb      	ldr	r3, [r7, #8]
 8005876:	2b00      	cmp	r3, #0
 8005878:	d005      	beq.n	8005886 <HAL_SPI_TransmitReceive+0x82>
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	2b00      	cmp	r3, #0
 800587e:	d002      	beq.n	8005886 <HAL_SPI_TransmitReceive+0x82>
 8005880:	887b      	ldrh	r3, [r7, #2]
 8005882:	2b00      	cmp	r3, #0
 8005884:	d103      	bne.n	800588e <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8005886:	2301      	movs	r3, #1
 8005888:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    goto error;
 800588c:	e160      	b.n	8005b50 <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005894:	b2db      	uxtb	r3, r3
 8005896:	2b04      	cmp	r3, #4
 8005898:	d003      	beq.n	80058a2 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	2205      	movs	r2, #5
 800589e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	2200      	movs	r2, #0
 80058a6:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	687a      	ldr	r2, [r7, #4]
 80058ac:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	887a      	ldrh	r2, [r7, #2]
 80058b2:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	887a      	ldrh	r2, [r7, #2]
 80058b8:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	68ba      	ldr	r2, [r7, #8]
 80058be:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	887a      	ldrh	r2, [r7, #2]
 80058c4:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	887a      	ldrh	r2, [r7, #2]
 80058ca:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	2200      	movs	r2, #0
 80058d0:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	2200      	movs	r2, #0
 80058d6:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80058e2:	2b40      	cmp	r3, #64	@ 0x40
 80058e4:	d007      	beq.n	80058f6 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	681a      	ldr	r2, [r3, #0]
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80058f4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	68db      	ldr	r3, [r3, #12]
 80058fa:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80058fe:	d17c      	bne.n	80059fa <HAL_SPI_TransmitReceive+0x1f6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	685b      	ldr	r3, [r3, #4]
 8005904:	2b00      	cmp	r3, #0
 8005906:	d002      	beq.n	800590e <HAL_SPI_TransmitReceive+0x10a>
 8005908:	8b7b      	ldrh	r3, [r7, #26]
 800590a:	2b01      	cmp	r3, #1
 800590c:	d16a      	bne.n	80059e4 <HAL_SPI_TransmitReceive+0x1e0>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005912:	881a      	ldrh	r2, [r3, #0]
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800591e:	1c9a      	adds	r2, r3, #2
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005928:	b29b      	uxth	r3, r3
 800592a:	3b01      	subs	r3, #1
 800592c:	b29a      	uxth	r2, r3
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005932:	e057      	b.n	80059e4 <HAL_SPI_TransmitReceive+0x1e0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	689b      	ldr	r3, [r3, #8]
 800593a:	f003 0302 	and.w	r3, r3, #2
 800593e:	2b02      	cmp	r3, #2
 8005940:	d11b      	bne.n	800597a <HAL_SPI_TransmitReceive+0x176>
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005946:	b29b      	uxth	r3, r3
 8005948:	2b00      	cmp	r3, #0
 800594a:	d016      	beq.n	800597a <HAL_SPI_TransmitReceive+0x176>
 800594c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800594e:	2b01      	cmp	r3, #1
 8005950:	d113      	bne.n	800597a <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005956:	881a      	ldrh	r2, [r3, #0]
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005962:	1c9a      	adds	r2, r3, #2
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800596c:	b29b      	uxth	r3, r3
 800596e:	3b01      	subs	r3, #1
 8005970:	b29a      	uxth	r2, r3
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005976:	2300      	movs	r3, #0
 8005978:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	689b      	ldr	r3, [r3, #8]
 8005980:	f003 0301 	and.w	r3, r3, #1
 8005984:	2b01      	cmp	r3, #1
 8005986:	d119      	bne.n	80059bc <HAL_SPI_TransmitReceive+0x1b8>
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800598c:	b29b      	uxth	r3, r3
 800598e:	2b00      	cmp	r3, #0
 8005990:	d014      	beq.n	80059bc <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	68da      	ldr	r2, [r3, #12]
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800599c:	b292      	uxth	r2, r2
 800599e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80059a4:	1c9a      	adds	r2, r3, #2
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80059ae:	b29b      	uxth	r3, r3
 80059b0:	3b01      	subs	r3, #1
 80059b2:	b29a      	uxth	r2, r3
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80059b8:	2301      	movs	r3, #1
 80059ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80059bc:	f7fc fe94 	bl	80026e8 <HAL_GetTick>
 80059c0:	4602      	mov	r2, r0
 80059c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059c4:	1ad3      	subs	r3, r2, r3
 80059c6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80059c8:	429a      	cmp	r2, r3
 80059ca:	d80b      	bhi.n	80059e4 <HAL_SPI_TransmitReceive+0x1e0>
 80059cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80059ce:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80059d2:	d007      	beq.n	80059e4 <HAL_SPI_TransmitReceive+0x1e0>
      {
        errorcode = HAL_TIMEOUT;
 80059d4:	2303      	movs	r3, #3
 80059d6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	2201      	movs	r2, #1
 80059de:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        goto error;
 80059e2:	e0b5      	b.n	8005b50 <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80059e8:	b29b      	uxth	r3, r3
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d1a2      	bne.n	8005934 <HAL_SPI_TransmitReceive+0x130>
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80059f2:	b29b      	uxth	r3, r3
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	d19d      	bne.n	8005934 <HAL_SPI_TransmitReceive+0x130>
 80059f8:	e080      	b.n	8005afc <HAL_SPI_TransmitReceive+0x2f8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	685b      	ldr	r3, [r3, #4]
 80059fe:	2b00      	cmp	r3, #0
 8005a00:	d002      	beq.n	8005a08 <HAL_SPI_TransmitReceive+0x204>
 8005a02:	8b7b      	ldrh	r3, [r7, #26]
 8005a04:	2b01      	cmp	r3, #1
 8005a06:	d16f      	bne.n	8005ae8 <HAL_SPI_TransmitReceive+0x2e4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	330c      	adds	r3, #12
 8005a12:	7812      	ldrb	r2, [r2, #0]
 8005a14:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a1a:	1c5a      	adds	r2, r3, #1
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005a24:	b29b      	uxth	r3, r3
 8005a26:	3b01      	subs	r3, #1
 8005a28:	b29a      	uxth	r2, r3
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005a2e:	e05b      	b.n	8005ae8 <HAL_SPI_TransmitReceive+0x2e4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	689b      	ldr	r3, [r3, #8]
 8005a36:	f003 0302 	and.w	r3, r3, #2
 8005a3a:	2b02      	cmp	r3, #2
 8005a3c:	d11c      	bne.n	8005a78 <HAL_SPI_TransmitReceive+0x274>
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005a42:	b29b      	uxth	r3, r3
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	d017      	beq.n	8005a78 <HAL_SPI_TransmitReceive+0x274>
 8005a48:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a4a:	2b01      	cmp	r3, #1
 8005a4c:	d114      	bne.n	8005a78 <HAL_SPI_TransmitReceive+0x274>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	330c      	adds	r3, #12
 8005a58:	7812      	ldrb	r2, [r2, #0]
 8005a5a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a60:	1c5a      	adds	r2, r3, #1
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005a6a:	b29b      	uxth	r3, r3
 8005a6c:	3b01      	subs	r3, #1
 8005a6e:	b29a      	uxth	r2, r3
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005a74:	2300      	movs	r3, #0
 8005a76:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	689b      	ldr	r3, [r3, #8]
 8005a7e:	f003 0301 	and.w	r3, r3, #1
 8005a82:	2b01      	cmp	r3, #1
 8005a84:	d119      	bne.n	8005aba <HAL_SPI_TransmitReceive+0x2b6>
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005a8a:	b29b      	uxth	r3, r3
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	d014      	beq.n	8005aba <HAL_SPI_TransmitReceive+0x2b6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	68da      	ldr	r2, [r3, #12]
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a9a:	b2d2      	uxtb	r2, r2
 8005a9c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005aa2:	1c5a      	adds	r2, r3, #1
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005aac:	b29b      	uxth	r3, r3
 8005aae:	3b01      	subs	r3, #1
 8005ab0:	b29a      	uxth	r2, r3
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005ab6:	2301      	movs	r3, #1
 8005ab8:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005aba:	f7fc fe15 	bl	80026e8 <HAL_GetTick>
 8005abe:	4602      	mov	r2, r0
 8005ac0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ac2:	1ad3      	subs	r3, r2, r3
 8005ac4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005ac6:	429a      	cmp	r2, r3
 8005ac8:	d803      	bhi.n	8005ad2 <HAL_SPI_TransmitReceive+0x2ce>
 8005aca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005acc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005ad0:	d102      	bne.n	8005ad8 <HAL_SPI_TransmitReceive+0x2d4>
 8005ad2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ad4:	2b00      	cmp	r3, #0
 8005ad6:	d107      	bne.n	8005ae8 <HAL_SPI_TransmitReceive+0x2e4>
      {
        errorcode = HAL_TIMEOUT;
 8005ad8:	2303      	movs	r3, #3
 8005ada:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	2201      	movs	r2, #1
 8005ae2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        goto error;
 8005ae6:	e033      	b.n	8005b50 <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005aec:	b29b      	uxth	r3, r3
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d19e      	bne.n	8005a30 <HAL_SPI_TransmitReceive+0x22c>
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005af6:	b29b      	uxth	r3, r3
 8005af8:	2b00      	cmp	r3, #0
 8005afa:	d199      	bne.n	8005a30 <HAL_SPI_TransmitReceive+0x22c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005afc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005afe:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8005b00:	68f8      	ldr	r0, [r7, #12]
 8005b02:	f000 f91d 	bl	8005d40 <SPI_EndRxTxTransaction>
 8005b06:	4603      	mov	r3, r0
 8005b08:	2b00      	cmp	r3, #0
 8005b0a:	d006      	beq.n	8005b1a <HAL_SPI_TransmitReceive+0x316>
  {
    errorcode = HAL_ERROR;
 8005b0c:	2301      	movs	r3, #1
 8005b0e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	2220      	movs	r2, #32
 8005b16:	655a      	str	r2, [r3, #84]	@ 0x54
    goto error;
 8005b18:	e01a      	b.n	8005b50 <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	689b      	ldr	r3, [r3, #8]
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	d10a      	bne.n	8005b38 <HAL_SPI_TransmitReceive+0x334>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005b22:	2300      	movs	r3, #0
 8005b24:	617b      	str	r3, [r7, #20]
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	68db      	ldr	r3, [r3, #12]
 8005b2c:	617b      	str	r3, [r7, #20]
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	689b      	ldr	r3, [r3, #8]
 8005b34:	617b      	str	r3, [r7, #20]
 8005b36:	697b      	ldr	r3, [r7, #20]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005b3c:	2b00      	cmp	r3, #0
 8005b3e:	d003      	beq.n	8005b48 <HAL_SPI_TransmitReceive+0x344>
  {
    errorcode = HAL_ERROR;
 8005b40:	2301      	movs	r3, #1
 8005b42:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005b46:	e003      	b.n	8005b50 <HAL_SPI_TransmitReceive+0x34c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	2201      	movs	r2, #1
 8005b4c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }
  
error :
  __HAL_UNLOCK(hspi);
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	2200      	movs	r2, #0
 8005b54:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 8005b58:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
}
 8005b5c:	4618      	mov	r0, r3
 8005b5e:	3730      	adds	r7, #48	@ 0x30
 8005b60:	46bd      	mov	sp, r7
 8005b62:	bd80      	pop	{r7, pc}

08005b64 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005b64:	b580      	push	{r7, lr}
 8005b66:	b088      	sub	sp, #32
 8005b68:	af00      	add	r7, sp, #0
 8005b6a:	60f8      	str	r0, [r7, #12]
 8005b6c:	60b9      	str	r1, [r7, #8]
 8005b6e:	603b      	str	r3, [r7, #0]
 8005b70:	4613      	mov	r3, r2
 8005b72:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005b74:	f7fc fdb8 	bl	80026e8 <HAL_GetTick>
 8005b78:	4602      	mov	r2, r0
 8005b7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b7c:	1a9b      	subs	r3, r3, r2
 8005b7e:	683a      	ldr	r2, [r7, #0]
 8005b80:	4413      	add	r3, r2
 8005b82:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005b84:	f7fc fdb0 	bl	80026e8 <HAL_GetTick>
 8005b88:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005b8a:	4b39      	ldr	r3, [pc, #228]	@ (8005c70 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	015b      	lsls	r3, r3, #5
 8005b90:	0d1b      	lsrs	r3, r3, #20
 8005b92:	69fa      	ldr	r2, [r7, #28]
 8005b94:	fb02 f303 	mul.w	r3, r2, r3
 8005b98:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005b9a:	e054      	b.n	8005c46 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005b9c:	683b      	ldr	r3, [r7, #0]
 8005b9e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005ba2:	d050      	beq.n	8005c46 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005ba4:	f7fc fda0 	bl	80026e8 <HAL_GetTick>
 8005ba8:	4602      	mov	r2, r0
 8005baa:	69bb      	ldr	r3, [r7, #24]
 8005bac:	1ad3      	subs	r3, r2, r3
 8005bae:	69fa      	ldr	r2, [r7, #28]
 8005bb0:	429a      	cmp	r2, r3
 8005bb2:	d902      	bls.n	8005bba <SPI_WaitFlagStateUntilTimeout+0x56>
 8005bb4:	69fb      	ldr	r3, [r7, #28]
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	d13d      	bne.n	8005c36 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	685a      	ldr	r2, [r3, #4]
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005bc8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	685b      	ldr	r3, [r3, #4]
 8005bce:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005bd2:	d111      	bne.n	8005bf8 <SPI_WaitFlagStateUntilTimeout+0x94>
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	689b      	ldr	r3, [r3, #8]
 8005bd8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005bdc:	d004      	beq.n	8005be8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	689b      	ldr	r3, [r3, #8]
 8005be2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005be6:	d107      	bne.n	8005bf8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	681a      	ldr	r2, [r3, #0]
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005bf6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005bfc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005c00:	d10f      	bne.n	8005c22 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	681a      	ldr	r2, [r3, #0]
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005c10:	601a      	str	r2, [r3, #0]
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	681a      	ldr	r2, [r3, #0]
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005c20:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	2201      	movs	r2, #1
 8005c26:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	2200      	movs	r2, #0
 8005c2e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8005c32:	2303      	movs	r3, #3
 8005c34:	e017      	b.n	8005c66 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005c36:	697b      	ldr	r3, [r7, #20]
 8005c38:	2b00      	cmp	r3, #0
 8005c3a:	d101      	bne.n	8005c40 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005c3c:	2300      	movs	r3, #0
 8005c3e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005c40:	697b      	ldr	r3, [r7, #20]
 8005c42:	3b01      	subs	r3, #1
 8005c44:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	689a      	ldr	r2, [r3, #8]
 8005c4c:	68bb      	ldr	r3, [r7, #8]
 8005c4e:	4013      	ands	r3, r2
 8005c50:	68ba      	ldr	r2, [r7, #8]
 8005c52:	429a      	cmp	r2, r3
 8005c54:	bf0c      	ite	eq
 8005c56:	2301      	moveq	r3, #1
 8005c58:	2300      	movne	r3, #0
 8005c5a:	b2db      	uxtb	r3, r3
 8005c5c:	461a      	mov	r2, r3
 8005c5e:	79fb      	ldrb	r3, [r7, #7]
 8005c60:	429a      	cmp	r2, r3
 8005c62:	d19b      	bne.n	8005b9c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005c64:	2300      	movs	r3, #0
}
 8005c66:	4618      	mov	r0, r3
 8005c68:	3720      	adds	r7, #32
 8005c6a:	46bd      	mov	sp, r7
 8005c6c:	bd80      	pop	{r7, pc}
 8005c6e:	bf00      	nop
 8005c70:	20000000 	.word	0x20000000

08005c74 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8005c74:	b580      	push	{r7, lr}
 8005c76:	b086      	sub	sp, #24
 8005c78:	af02      	add	r7, sp, #8
 8005c7a:	60f8      	str	r0, [r7, #12]
 8005c7c:	60b9      	str	r1, [r7, #8]
 8005c7e:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	685b      	ldr	r3, [r3, #4]
 8005c84:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005c88:	d111      	bne.n	8005cae <SPI_EndRxTransaction+0x3a>
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	689b      	ldr	r3, [r3, #8]
 8005c8e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005c92:	d004      	beq.n	8005c9e <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	689b      	ldr	r3, [r3, #8]
 8005c98:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005c9c:	d107      	bne.n	8005cae <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	681a      	ldr	r2, [r3, #0]
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005cac:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	685b      	ldr	r3, [r3, #4]
 8005cb2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005cb6:	d12a      	bne.n	8005d0e <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	689b      	ldr	r3, [r3, #8]
 8005cbc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005cc0:	d012      	beq.n	8005ce8 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	9300      	str	r3, [sp, #0]
 8005cc6:	68bb      	ldr	r3, [r7, #8]
 8005cc8:	2200      	movs	r2, #0
 8005cca:	2180      	movs	r1, #128	@ 0x80
 8005ccc:	68f8      	ldr	r0, [r7, #12]
 8005cce:	f7ff ff49 	bl	8005b64 <SPI_WaitFlagStateUntilTimeout>
 8005cd2:	4603      	mov	r3, r0
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	d02d      	beq.n	8005d34 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005cdc:	f043 0220 	orr.w	r2, r3, #32
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8005ce4:	2303      	movs	r3, #3
 8005ce6:	e026      	b.n	8005d36 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	9300      	str	r3, [sp, #0]
 8005cec:	68bb      	ldr	r3, [r7, #8]
 8005cee:	2200      	movs	r2, #0
 8005cf0:	2101      	movs	r1, #1
 8005cf2:	68f8      	ldr	r0, [r7, #12]
 8005cf4:	f7ff ff36 	bl	8005b64 <SPI_WaitFlagStateUntilTimeout>
 8005cf8:	4603      	mov	r3, r0
 8005cfa:	2b00      	cmp	r3, #0
 8005cfc:	d01a      	beq.n	8005d34 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005cfe:	68fb      	ldr	r3, [r7, #12]
 8005d00:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005d02:	f043 0220 	orr.w	r2, r3, #32
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8005d0a:	2303      	movs	r3, #3
 8005d0c:	e013      	b.n	8005d36 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	9300      	str	r3, [sp, #0]
 8005d12:	68bb      	ldr	r3, [r7, #8]
 8005d14:	2200      	movs	r2, #0
 8005d16:	2101      	movs	r1, #1
 8005d18:	68f8      	ldr	r0, [r7, #12]
 8005d1a:	f7ff ff23 	bl	8005b64 <SPI_WaitFlagStateUntilTimeout>
 8005d1e:	4603      	mov	r3, r0
 8005d20:	2b00      	cmp	r3, #0
 8005d22:	d007      	beq.n	8005d34 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005d28:	f043 0220 	orr.w	r2, r3, #32
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8005d30:	2303      	movs	r3, #3
 8005d32:	e000      	b.n	8005d36 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8005d34:	2300      	movs	r3, #0
}
 8005d36:	4618      	mov	r0, r3
 8005d38:	3710      	adds	r7, #16
 8005d3a:	46bd      	mov	sp, r7
 8005d3c:	bd80      	pop	{r7, pc}
	...

08005d40 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005d40:	b580      	push	{r7, lr}
 8005d42:	b088      	sub	sp, #32
 8005d44:	af02      	add	r7, sp, #8
 8005d46:	60f8      	str	r0, [r7, #12]
 8005d48:	60b9      	str	r1, [r7, #8]
 8005d4a:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	9300      	str	r3, [sp, #0]
 8005d50:	68bb      	ldr	r3, [r7, #8]
 8005d52:	2201      	movs	r2, #1
 8005d54:	2102      	movs	r1, #2
 8005d56:	68f8      	ldr	r0, [r7, #12]
 8005d58:	f7ff ff04 	bl	8005b64 <SPI_WaitFlagStateUntilTimeout>
 8005d5c:	4603      	mov	r3, r0
 8005d5e:	2b00      	cmp	r3, #0
 8005d60:	d007      	beq.n	8005d72 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005d66:	f043 0220 	orr.w	r2, r3, #32
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8005d6e:	2303      	movs	r3, #3
 8005d70:	e032      	b.n	8005dd8 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8005d72:	4b1b      	ldr	r3, [pc, #108]	@ (8005de0 <SPI_EndRxTxTransaction+0xa0>)
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	4a1b      	ldr	r2, [pc, #108]	@ (8005de4 <SPI_EndRxTxTransaction+0xa4>)
 8005d78:	fba2 2303 	umull	r2, r3, r2, r3
 8005d7c:	0d5b      	lsrs	r3, r3, #21
 8005d7e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8005d82:	fb02 f303 	mul.w	r3, r2, r3
 8005d86:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	685b      	ldr	r3, [r3, #4]
 8005d8c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005d90:	d112      	bne.n	8005db8 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	9300      	str	r3, [sp, #0]
 8005d96:	68bb      	ldr	r3, [r7, #8]
 8005d98:	2200      	movs	r2, #0
 8005d9a:	2180      	movs	r1, #128	@ 0x80
 8005d9c:	68f8      	ldr	r0, [r7, #12]
 8005d9e:	f7ff fee1 	bl	8005b64 <SPI_WaitFlagStateUntilTimeout>
 8005da2:	4603      	mov	r3, r0
 8005da4:	2b00      	cmp	r3, #0
 8005da6:	d016      	beq.n	8005dd6 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005dac:	f043 0220 	orr.w	r2, r3, #32
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8005db4:	2303      	movs	r3, #3
 8005db6:	e00f      	b.n	8005dd8 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005db8:	697b      	ldr	r3, [r7, #20]
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	d00a      	beq.n	8005dd4 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8005dbe:	697b      	ldr	r3, [r7, #20]
 8005dc0:	3b01      	subs	r3, #1
 8005dc2:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	689b      	ldr	r3, [r3, #8]
 8005dca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005dce:	2b80      	cmp	r3, #128	@ 0x80
 8005dd0:	d0f2      	beq.n	8005db8 <SPI_EndRxTxTransaction+0x78>
 8005dd2:	e000      	b.n	8005dd6 <SPI_EndRxTxTransaction+0x96>
        break;
 8005dd4:	bf00      	nop
  }

  return HAL_OK;
 8005dd6:	2300      	movs	r3, #0
}
 8005dd8:	4618      	mov	r0, r3
 8005dda:	3718      	adds	r7, #24
 8005ddc:	46bd      	mov	sp, r7
 8005dde:	bd80      	pop	{r7, pc}
 8005de0:	20000000 	.word	0x20000000
 8005de4:	165e9f81 	.word	0x165e9f81

08005de8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005de8:	b580      	push	{r7, lr}
 8005dea:	b082      	sub	sp, #8
 8005dec:	af00      	add	r7, sp, #0
 8005dee:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	d101      	bne.n	8005dfa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005df6:	2301      	movs	r3, #1
 8005df8:	e042      	b.n	8005e80 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005e00:	b2db      	uxtb	r3, r3
 8005e02:	2b00      	cmp	r3, #0
 8005e04:	d106      	bne.n	8005e14 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	2200      	movs	r2, #0
 8005e0a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005e0e:	6878      	ldr	r0, [r7, #4]
 8005e10:	f7fb fb90 	bl	8001534 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	2224      	movs	r2, #36	@ 0x24
 8005e18:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	68da      	ldr	r2, [r3, #12]
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005e2a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005e2c:	6878      	ldr	r0, [r7, #4]
 8005e2e:	f000 f973 	bl	8006118 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	691a      	ldr	r2, [r3, #16]
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005e40:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	695a      	ldr	r2, [r3, #20]
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005e50:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	68da      	ldr	r2, [r3, #12]
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005e60:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	2200      	movs	r2, #0
 8005e66:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	2220      	movs	r2, #32
 8005e6c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	2220      	movs	r2, #32
 8005e74:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	2200      	movs	r2, #0
 8005e7c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8005e7e:	2300      	movs	r3, #0
}
 8005e80:	4618      	mov	r0, r3
 8005e82:	3708      	adds	r7, #8
 8005e84:	46bd      	mov	sp, r7
 8005e86:	bd80      	pop	{r7, pc}

08005e88 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005e88:	b580      	push	{r7, lr}
 8005e8a:	b08a      	sub	sp, #40	@ 0x28
 8005e8c:	af02      	add	r7, sp, #8
 8005e8e:	60f8      	str	r0, [r7, #12]
 8005e90:	60b9      	str	r1, [r7, #8]
 8005e92:	603b      	str	r3, [r7, #0]
 8005e94:	4613      	mov	r3, r2
 8005e96:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005e98:	2300      	movs	r3, #0
 8005e9a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005e9c:	68fb      	ldr	r3, [r7, #12]
 8005e9e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005ea2:	b2db      	uxtb	r3, r3
 8005ea4:	2b20      	cmp	r3, #32
 8005ea6:	d175      	bne.n	8005f94 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005ea8:	68bb      	ldr	r3, [r7, #8]
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d002      	beq.n	8005eb4 <HAL_UART_Transmit+0x2c>
 8005eae:	88fb      	ldrh	r3, [r7, #6]
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	d101      	bne.n	8005eb8 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005eb4:	2301      	movs	r3, #1
 8005eb6:	e06e      	b.n	8005f96 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	2200      	movs	r2, #0
 8005ebc:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005ebe:	68fb      	ldr	r3, [r7, #12]
 8005ec0:	2221      	movs	r2, #33	@ 0x21
 8005ec2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005ec6:	f7fc fc0f 	bl	80026e8 <HAL_GetTick>
 8005eca:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	88fa      	ldrh	r2, [r7, #6]
 8005ed0:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	88fa      	ldrh	r2, [r7, #6]
 8005ed6:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005ed8:	68fb      	ldr	r3, [r7, #12]
 8005eda:	689b      	ldr	r3, [r3, #8]
 8005edc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005ee0:	d108      	bne.n	8005ef4 <HAL_UART_Transmit+0x6c>
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	691b      	ldr	r3, [r3, #16]
 8005ee6:	2b00      	cmp	r3, #0
 8005ee8:	d104      	bne.n	8005ef4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005eea:	2300      	movs	r3, #0
 8005eec:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005eee:	68bb      	ldr	r3, [r7, #8]
 8005ef0:	61bb      	str	r3, [r7, #24]
 8005ef2:	e003      	b.n	8005efc <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005ef4:	68bb      	ldr	r3, [r7, #8]
 8005ef6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005ef8:	2300      	movs	r3, #0
 8005efa:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005efc:	e02e      	b.n	8005f5c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005efe:	683b      	ldr	r3, [r7, #0]
 8005f00:	9300      	str	r3, [sp, #0]
 8005f02:	697b      	ldr	r3, [r7, #20]
 8005f04:	2200      	movs	r2, #0
 8005f06:	2180      	movs	r1, #128	@ 0x80
 8005f08:	68f8      	ldr	r0, [r7, #12]
 8005f0a:	f000 f848 	bl	8005f9e <UART_WaitOnFlagUntilTimeout>
 8005f0e:	4603      	mov	r3, r0
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	d005      	beq.n	8005f20 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	2220      	movs	r2, #32
 8005f18:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8005f1c:	2303      	movs	r3, #3
 8005f1e:	e03a      	b.n	8005f96 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8005f20:	69fb      	ldr	r3, [r7, #28]
 8005f22:	2b00      	cmp	r3, #0
 8005f24:	d10b      	bne.n	8005f3e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005f26:	69bb      	ldr	r3, [r7, #24]
 8005f28:	881b      	ldrh	r3, [r3, #0]
 8005f2a:	461a      	mov	r2, r3
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005f34:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005f36:	69bb      	ldr	r3, [r7, #24]
 8005f38:	3302      	adds	r3, #2
 8005f3a:	61bb      	str	r3, [r7, #24]
 8005f3c:	e007      	b.n	8005f4e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005f3e:	69fb      	ldr	r3, [r7, #28]
 8005f40:	781a      	ldrb	r2, [r3, #0]
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005f48:	69fb      	ldr	r3, [r7, #28]
 8005f4a:	3301      	adds	r3, #1
 8005f4c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005f52:	b29b      	uxth	r3, r3
 8005f54:	3b01      	subs	r3, #1
 8005f56:	b29a      	uxth	r2, r3
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005f60:	b29b      	uxth	r3, r3
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d1cb      	bne.n	8005efe <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005f66:	683b      	ldr	r3, [r7, #0]
 8005f68:	9300      	str	r3, [sp, #0]
 8005f6a:	697b      	ldr	r3, [r7, #20]
 8005f6c:	2200      	movs	r2, #0
 8005f6e:	2140      	movs	r1, #64	@ 0x40
 8005f70:	68f8      	ldr	r0, [r7, #12]
 8005f72:	f000 f814 	bl	8005f9e <UART_WaitOnFlagUntilTimeout>
 8005f76:	4603      	mov	r3, r0
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d005      	beq.n	8005f88 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	2220      	movs	r2, #32
 8005f80:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8005f84:	2303      	movs	r3, #3
 8005f86:	e006      	b.n	8005f96 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	2220      	movs	r2, #32
 8005f8c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8005f90:	2300      	movs	r3, #0
 8005f92:	e000      	b.n	8005f96 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8005f94:	2302      	movs	r3, #2
  }
}
 8005f96:	4618      	mov	r0, r3
 8005f98:	3720      	adds	r7, #32
 8005f9a:	46bd      	mov	sp, r7
 8005f9c:	bd80      	pop	{r7, pc}

08005f9e <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005f9e:	b580      	push	{r7, lr}
 8005fa0:	b086      	sub	sp, #24
 8005fa2:	af00      	add	r7, sp, #0
 8005fa4:	60f8      	str	r0, [r7, #12]
 8005fa6:	60b9      	str	r1, [r7, #8]
 8005fa8:	603b      	str	r3, [r7, #0]
 8005faa:	4613      	mov	r3, r2
 8005fac:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005fae:	e03b      	b.n	8006028 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005fb0:	6a3b      	ldr	r3, [r7, #32]
 8005fb2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005fb6:	d037      	beq.n	8006028 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005fb8:	f7fc fb96 	bl	80026e8 <HAL_GetTick>
 8005fbc:	4602      	mov	r2, r0
 8005fbe:	683b      	ldr	r3, [r7, #0]
 8005fc0:	1ad3      	subs	r3, r2, r3
 8005fc2:	6a3a      	ldr	r2, [r7, #32]
 8005fc4:	429a      	cmp	r2, r3
 8005fc6:	d302      	bcc.n	8005fce <UART_WaitOnFlagUntilTimeout+0x30>
 8005fc8:	6a3b      	ldr	r3, [r7, #32]
 8005fca:	2b00      	cmp	r3, #0
 8005fcc:	d101      	bne.n	8005fd2 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005fce:	2303      	movs	r3, #3
 8005fd0:	e03a      	b.n	8006048 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	68db      	ldr	r3, [r3, #12]
 8005fd8:	f003 0304 	and.w	r3, r3, #4
 8005fdc:	2b00      	cmp	r3, #0
 8005fde:	d023      	beq.n	8006028 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005fe0:	68bb      	ldr	r3, [r7, #8]
 8005fe2:	2b80      	cmp	r3, #128	@ 0x80
 8005fe4:	d020      	beq.n	8006028 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005fe6:	68bb      	ldr	r3, [r7, #8]
 8005fe8:	2b40      	cmp	r3, #64	@ 0x40
 8005fea:	d01d      	beq.n	8006028 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	f003 0308 	and.w	r3, r3, #8
 8005ff6:	2b08      	cmp	r3, #8
 8005ff8:	d116      	bne.n	8006028 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8005ffa:	2300      	movs	r3, #0
 8005ffc:	617b      	str	r3, [r7, #20]
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	617b      	str	r3, [r7, #20]
 8006006:	68fb      	ldr	r3, [r7, #12]
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	685b      	ldr	r3, [r3, #4]
 800600c:	617b      	str	r3, [r7, #20]
 800600e:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006010:	68f8      	ldr	r0, [r7, #12]
 8006012:	f000 f81d 	bl	8006050 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	2208      	movs	r2, #8
 800601a:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	2200      	movs	r2, #0
 8006020:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8006024:	2301      	movs	r3, #1
 8006026:	e00f      	b.n	8006048 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	681a      	ldr	r2, [r3, #0]
 800602e:	68bb      	ldr	r3, [r7, #8]
 8006030:	4013      	ands	r3, r2
 8006032:	68ba      	ldr	r2, [r7, #8]
 8006034:	429a      	cmp	r2, r3
 8006036:	bf0c      	ite	eq
 8006038:	2301      	moveq	r3, #1
 800603a:	2300      	movne	r3, #0
 800603c:	b2db      	uxtb	r3, r3
 800603e:	461a      	mov	r2, r3
 8006040:	79fb      	ldrb	r3, [r7, #7]
 8006042:	429a      	cmp	r2, r3
 8006044:	d0b4      	beq.n	8005fb0 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006046:	2300      	movs	r3, #0
}
 8006048:	4618      	mov	r0, r3
 800604a:	3718      	adds	r7, #24
 800604c:	46bd      	mov	sp, r7
 800604e:	bd80      	pop	{r7, pc}

08006050 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006050:	b480      	push	{r7}
 8006052:	b095      	sub	sp, #84	@ 0x54
 8006054:	af00      	add	r7, sp, #0
 8006056:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	330c      	adds	r3, #12
 800605e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006060:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006062:	e853 3f00 	ldrex	r3, [r3]
 8006066:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006068:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800606a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800606e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	330c      	adds	r3, #12
 8006076:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006078:	643a      	str	r2, [r7, #64]	@ 0x40
 800607a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800607c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800607e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006080:	e841 2300 	strex	r3, r2, [r1]
 8006084:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006086:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006088:	2b00      	cmp	r3, #0
 800608a:	d1e5      	bne.n	8006058 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	3314      	adds	r3, #20
 8006092:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006094:	6a3b      	ldr	r3, [r7, #32]
 8006096:	e853 3f00 	ldrex	r3, [r3]
 800609a:	61fb      	str	r3, [r7, #28]
   return(result);
 800609c:	69fb      	ldr	r3, [r7, #28]
 800609e:	f023 0301 	bic.w	r3, r3, #1
 80060a2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	3314      	adds	r3, #20
 80060aa:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80060ac:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80060ae:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060b0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80060b2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80060b4:	e841 2300 	strex	r3, r2, [r1]
 80060b8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80060ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060bc:	2b00      	cmp	r3, #0
 80060be:	d1e5      	bne.n	800608c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80060c4:	2b01      	cmp	r3, #1
 80060c6:	d119      	bne.n	80060fc <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	330c      	adds	r3, #12
 80060ce:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	e853 3f00 	ldrex	r3, [r3]
 80060d6:	60bb      	str	r3, [r7, #8]
   return(result);
 80060d8:	68bb      	ldr	r3, [r7, #8]
 80060da:	f023 0310 	bic.w	r3, r3, #16
 80060de:	647b      	str	r3, [r7, #68]	@ 0x44
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	330c      	adds	r3, #12
 80060e6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80060e8:	61ba      	str	r2, [r7, #24]
 80060ea:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060ec:	6979      	ldr	r1, [r7, #20]
 80060ee:	69ba      	ldr	r2, [r7, #24]
 80060f0:	e841 2300 	strex	r3, r2, [r1]
 80060f4:	613b      	str	r3, [r7, #16]
   return(result);
 80060f6:	693b      	ldr	r3, [r7, #16]
 80060f8:	2b00      	cmp	r3, #0
 80060fa:	d1e5      	bne.n	80060c8 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	2220      	movs	r2, #32
 8006100:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	2200      	movs	r2, #0
 8006108:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800610a:	bf00      	nop
 800610c:	3754      	adds	r7, #84	@ 0x54
 800610e:	46bd      	mov	sp, r7
 8006110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006114:	4770      	bx	lr
	...

08006118 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006118:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800611c:	b0c0      	sub	sp, #256	@ 0x100
 800611e:	af00      	add	r7, sp, #0
 8006120:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006124:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	691b      	ldr	r3, [r3, #16]
 800612c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8006130:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006134:	68d9      	ldr	r1, [r3, #12]
 8006136:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800613a:	681a      	ldr	r2, [r3, #0]
 800613c:	ea40 0301 	orr.w	r3, r0, r1
 8006140:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006142:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006146:	689a      	ldr	r2, [r3, #8]
 8006148:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800614c:	691b      	ldr	r3, [r3, #16]
 800614e:	431a      	orrs	r2, r3
 8006150:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006154:	695b      	ldr	r3, [r3, #20]
 8006156:	431a      	orrs	r2, r3
 8006158:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800615c:	69db      	ldr	r3, [r3, #28]
 800615e:	4313      	orrs	r3, r2
 8006160:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006164:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	68db      	ldr	r3, [r3, #12]
 800616c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8006170:	f021 010c 	bic.w	r1, r1, #12
 8006174:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006178:	681a      	ldr	r2, [r3, #0]
 800617a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800617e:	430b      	orrs	r3, r1
 8006180:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006182:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	695b      	ldr	r3, [r3, #20]
 800618a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800618e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006192:	6999      	ldr	r1, [r3, #24]
 8006194:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006198:	681a      	ldr	r2, [r3, #0]
 800619a:	ea40 0301 	orr.w	r3, r0, r1
 800619e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80061a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80061a4:	681a      	ldr	r2, [r3, #0]
 80061a6:	4b8f      	ldr	r3, [pc, #572]	@ (80063e4 <UART_SetConfig+0x2cc>)
 80061a8:	429a      	cmp	r2, r3
 80061aa:	d005      	beq.n	80061b8 <UART_SetConfig+0xa0>
 80061ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80061b0:	681a      	ldr	r2, [r3, #0]
 80061b2:	4b8d      	ldr	r3, [pc, #564]	@ (80063e8 <UART_SetConfig+0x2d0>)
 80061b4:	429a      	cmp	r2, r3
 80061b6:	d104      	bne.n	80061c2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80061b8:	f7fe fb60 	bl	800487c <HAL_RCC_GetPCLK2Freq>
 80061bc:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80061c0:	e003      	b.n	80061ca <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80061c2:	f7fe fb47 	bl	8004854 <HAL_RCC_GetPCLK1Freq>
 80061c6:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80061ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80061ce:	69db      	ldr	r3, [r3, #28]
 80061d0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80061d4:	f040 810c 	bne.w	80063f0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80061d8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80061dc:	2200      	movs	r2, #0
 80061de:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80061e2:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80061e6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80061ea:	4622      	mov	r2, r4
 80061ec:	462b      	mov	r3, r5
 80061ee:	1891      	adds	r1, r2, r2
 80061f0:	65b9      	str	r1, [r7, #88]	@ 0x58
 80061f2:	415b      	adcs	r3, r3
 80061f4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80061f6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80061fa:	4621      	mov	r1, r4
 80061fc:	eb12 0801 	adds.w	r8, r2, r1
 8006200:	4629      	mov	r1, r5
 8006202:	eb43 0901 	adc.w	r9, r3, r1
 8006206:	f04f 0200 	mov.w	r2, #0
 800620a:	f04f 0300 	mov.w	r3, #0
 800620e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006212:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006216:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800621a:	4690      	mov	r8, r2
 800621c:	4699      	mov	r9, r3
 800621e:	4623      	mov	r3, r4
 8006220:	eb18 0303 	adds.w	r3, r8, r3
 8006224:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006228:	462b      	mov	r3, r5
 800622a:	eb49 0303 	adc.w	r3, r9, r3
 800622e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8006232:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006236:	685b      	ldr	r3, [r3, #4]
 8006238:	2200      	movs	r2, #0
 800623a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800623e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8006242:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8006246:	460b      	mov	r3, r1
 8006248:	18db      	adds	r3, r3, r3
 800624a:	653b      	str	r3, [r7, #80]	@ 0x50
 800624c:	4613      	mov	r3, r2
 800624e:	eb42 0303 	adc.w	r3, r2, r3
 8006252:	657b      	str	r3, [r7, #84]	@ 0x54
 8006254:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8006258:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800625c:	f7fa fbec 	bl	8000a38 <__aeabi_uldivmod>
 8006260:	4602      	mov	r2, r0
 8006262:	460b      	mov	r3, r1
 8006264:	4b61      	ldr	r3, [pc, #388]	@ (80063ec <UART_SetConfig+0x2d4>)
 8006266:	fba3 2302 	umull	r2, r3, r3, r2
 800626a:	095b      	lsrs	r3, r3, #5
 800626c:	011c      	lsls	r4, r3, #4
 800626e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006272:	2200      	movs	r2, #0
 8006274:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006278:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800627c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8006280:	4642      	mov	r2, r8
 8006282:	464b      	mov	r3, r9
 8006284:	1891      	adds	r1, r2, r2
 8006286:	64b9      	str	r1, [r7, #72]	@ 0x48
 8006288:	415b      	adcs	r3, r3
 800628a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800628c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8006290:	4641      	mov	r1, r8
 8006292:	eb12 0a01 	adds.w	sl, r2, r1
 8006296:	4649      	mov	r1, r9
 8006298:	eb43 0b01 	adc.w	fp, r3, r1
 800629c:	f04f 0200 	mov.w	r2, #0
 80062a0:	f04f 0300 	mov.w	r3, #0
 80062a4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80062a8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80062ac:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80062b0:	4692      	mov	sl, r2
 80062b2:	469b      	mov	fp, r3
 80062b4:	4643      	mov	r3, r8
 80062b6:	eb1a 0303 	adds.w	r3, sl, r3
 80062ba:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80062be:	464b      	mov	r3, r9
 80062c0:	eb4b 0303 	adc.w	r3, fp, r3
 80062c4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80062c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80062cc:	685b      	ldr	r3, [r3, #4]
 80062ce:	2200      	movs	r2, #0
 80062d0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80062d4:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80062d8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80062dc:	460b      	mov	r3, r1
 80062de:	18db      	adds	r3, r3, r3
 80062e0:	643b      	str	r3, [r7, #64]	@ 0x40
 80062e2:	4613      	mov	r3, r2
 80062e4:	eb42 0303 	adc.w	r3, r2, r3
 80062e8:	647b      	str	r3, [r7, #68]	@ 0x44
 80062ea:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80062ee:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80062f2:	f7fa fba1 	bl	8000a38 <__aeabi_uldivmod>
 80062f6:	4602      	mov	r2, r0
 80062f8:	460b      	mov	r3, r1
 80062fa:	4611      	mov	r1, r2
 80062fc:	4b3b      	ldr	r3, [pc, #236]	@ (80063ec <UART_SetConfig+0x2d4>)
 80062fe:	fba3 2301 	umull	r2, r3, r3, r1
 8006302:	095b      	lsrs	r3, r3, #5
 8006304:	2264      	movs	r2, #100	@ 0x64
 8006306:	fb02 f303 	mul.w	r3, r2, r3
 800630a:	1acb      	subs	r3, r1, r3
 800630c:	00db      	lsls	r3, r3, #3
 800630e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8006312:	4b36      	ldr	r3, [pc, #216]	@ (80063ec <UART_SetConfig+0x2d4>)
 8006314:	fba3 2302 	umull	r2, r3, r3, r2
 8006318:	095b      	lsrs	r3, r3, #5
 800631a:	005b      	lsls	r3, r3, #1
 800631c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8006320:	441c      	add	r4, r3
 8006322:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006326:	2200      	movs	r2, #0
 8006328:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800632c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8006330:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8006334:	4642      	mov	r2, r8
 8006336:	464b      	mov	r3, r9
 8006338:	1891      	adds	r1, r2, r2
 800633a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800633c:	415b      	adcs	r3, r3
 800633e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006340:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8006344:	4641      	mov	r1, r8
 8006346:	1851      	adds	r1, r2, r1
 8006348:	6339      	str	r1, [r7, #48]	@ 0x30
 800634a:	4649      	mov	r1, r9
 800634c:	414b      	adcs	r3, r1
 800634e:	637b      	str	r3, [r7, #52]	@ 0x34
 8006350:	f04f 0200 	mov.w	r2, #0
 8006354:	f04f 0300 	mov.w	r3, #0
 8006358:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800635c:	4659      	mov	r1, fp
 800635e:	00cb      	lsls	r3, r1, #3
 8006360:	4651      	mov	r1, sl
 8006362:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006366:	4651      	mov	r1, sl
 8006368:	00ca      	lsls	r2, r1, #3
 800636a:	4610      	mov	r0, r2
 800636c:	4619      	mov	r1, r3
 800636e:	4603      	mov	r3, r0
 8006370:	4642      	mov	r2, r8
 8006372:	189b      	adds	r3, r3, r2
 8006374:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006378:	464b      	mov	r3, r9
 800637a:	460a      	mov	r2, r1
 800637c:	eb42 0303 	adc.w	r3, r2, r3
 8006380:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006384:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006388:	685b      	ldr	r3, [r3, #4]
 800638a:	2200      	movs	r2, #0
 800638c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8006390:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8006394:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8006398:	460b      	mov	r3, r1
 800639a:	18db      	adds	r3, r3, r3
 800639c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800639e:	4613      	mov	r3, r2
 80063a0:	eb42 0303 	adc.w	r3, r2, r3
 80063a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80063a6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80063aa:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80063ae:	f7fa fb43 	bl	8000a38 <__aeabi_uldivmod>
 80063b2:	4602      	mov	r2, r0
 80063b4:	460b      	mov	r3, r1
 80063b6:	4b0d      	ldr	r3, [pc, #52]	@ (80063ec <UART_SetConfig+0x2d4>)
 80063b8:	fba3 1302 	umull	r1, r3, r3, r2
 80063bc:	095b      	lsrs	r3, r3, #5
 80063be:	2164      	movs	r1, #100	@ 0x64
 80063c0:	fb01 f303 	mul.w	r3, r1, r3
 80063c4:	1ad3      	subs	r3, r2, r3
 80063c6:	00db      	lsls	r3, r3, #3
 80063c8:	3332      	adds	r3, #50	@ 0x32
 80063ca:	4a08      	ldr	r2, [pc, #32]	@ (80063ec <UART_SetConfig+0x2d4>)
 80063cc:	fba2 2303 	umull	r2, r3, r2, r3
 80063d0:	095b      	lsrs	r3, r3, #5
 80063d2:	f003 0207 	and.w	r2, r3, #7
 80063d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	4422      	add	r2, r4
 80063de:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80063e0:	e106      	b.n	80065f0 <UART_SetConfig+0x4d8>
 80063e2:	bf00      	nop
 80063e4:	40011000 	.word	0x40011000
 80063e8:	40011400 	.word	0x40011400
 80063ec:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80063f0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80063f4:	2200      	movs	r2, #0
 80063f6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80063fa:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80063fe:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8006402:	4642      	mov	r2, r8
 8006404:	464b      	mov	r3, r9
 8006406:	1891      	adds	r1, r2, r2
 8006408:	6239      	str	r1, [r7, #32]
 800640a:	415b      	adcs	r3, r3
 800640c:	627b      	str	r3, [r7, #36]	@ 0x24
 800640e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006412:	4641      	mov	r1, r8
 8006414:	1854      	adds	r4, r2, r1
 8006416:	4649      	mov	r1, r9
 8006418:	eb43 0501 	adc.w	r5, r3, r1
 800641c:	f04f 0200 	mov.w	r2, #0
 8006420:	f04f 0300 	mov.w	r3, #0
 8006424:	00eb      	lsls	r3, r5, #3
 8006426:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800642a:	00e2      	lsls	r2, r4, #3
 800642c:	4614      	mov	r4, r2
 800642e:	461d      	mov	r5, r3
 8006430:	4643      	mov	r3, r8
 8006432:	18e3      	adds	r3, r4, r3
 8006434:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006438:	464b      	mov	r3, r9
 800643a:	eb45 0303 	adc.w	r3, r5, r3
 800643e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006442:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006446:	685b      	ldr	r3, [r3, #4]
 8006448:	2200      	movs	r2, #0
 800644a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800644e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8006452:	f04f 0200 	mov.w	r2, #0
 8006456:	f04f 0300 	mov.w	r3, #0
 800645a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800645e:	4629      	mov	r1, r5
 8006460:	008b      	lsls	r3, r1, #2
 8006462:	4621      	mov	r1, r4
 8006464:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006468:	4621      	mov	r1, r4
 800646a:	008a      	lsls	r2, r1, #2
 800646c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8006470:	f7fa fae2 	bl	8000a38 <__aeabi_uldivmod>
 8006474:	4602      	mov	r2, r0
 8006476:	460b      	mov	r3, r1
 8006478:	4b60      	ldr	r3, [pc, #384]	@ (80065fc <UART_SetConfig+0x4e4>)
 800647a:	fba3 2302 	umull	r2, r3, r3, r2
 800647e:	095b      	lsrs	r3, r3, #5
 8006480:	011c      	lsls	r4, r3, #4
 8006482:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006486:	2200      	movs	r2, #0
 8006488:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800648c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8006490:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8006494:	4642      	mov	r2, r8
 8006496:	464b      	mov	r3, r9
 8006498:	1891      	adds	r1, r2, r2
 800649a:	61b9      	str	r1, [r7, #24]
 800649c:	415b      	adcs	r3, r3
 800649e:	61fb      	str	r3, [r7, #28]
 80064a0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80064a4:	4641      	mov	r1, r8
 80064a6:	1851      	adds	r1, r2, r1
 80064a8:	6139      	str	r1, [r7, #16]
 80064aa:	4649      	mov	r1, r9
 80064ac:	414b      	adcs	r3, r1
 80064ae:	617b      	str	r3, [r7, #20]
 80064b0:	f04f 0200 	mov.w	r2, #0
 80064b4:	f04f 0300 	mov.w	r3, #0
 80064b8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80064bc:	4659      	mov	r1, fp
 80064be:	00cb      	lsls	r3, r1, #3
 80064c0:	4651      	mov	r1, sl
 80064c2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80064c6:	4651      	mov	r1, sl
 80064c8:	00ca      	lsls	r2, r1, #3
 80064ca:	4610      	mov	r0, r2
 80064cc:	4619      	mov	r1, r3
 80064ce:	4603      	mov	r3, r0
 80064d0:	4642      	mov	r2, r8
 80064d2:	189b      	adds	r3, r3, r2
 80064d4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80064d8:	464b      	mov	r3, r9
 80064da:	460a      	mov	r2, r1
 80064dc:	eb42 0303 	adc.w	r3, r2, r3
 80064e0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80064e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80064e8:	685b      	ldr	r3, [r3, #4]
 80064ea:	2200      	movs	r2, #0
 80064ec:	67bb      	str	r3, [r7, #120]	@ 0x78
 80064ee:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80064f0:	f04f 0200 	mov.w	r2, #0
 80064f4:	f04f 0300 	mov.w	r3, #0
 80064f8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80064fc:	4649      	mov	r1, r9
 80064fe:	008b      	lsls	r3, r1, #2
 8006500:	4641      	mov	r1, r8
 8006502:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006506:	4641      	mov	r1, r8
 8006508:	008a      	lsls	r2, r1, #2
 800650a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800650e:	f7fa fa93 	bl	8000a38 <__aeabi_uldivmod>
 8006512:	4602      	mov	r2, r0
 8006514:	460b      	mov	r3, r1
 8006516:	4611      	mov	r1, r2
 8006518:	4b38      	ldr	r3, [pc, #224]	@ (80065fc <UART_SetConfig+0x4e4>)
 800651a:	fba3 2301 	umull	r2, r3, r3, r1
 800651e:	095b      	lsrs	r3, r3, #5
 8006520:	2264      	movs	r2, #100	@ 0x64
 8006522:	fb02 f303 	mul.w	r3, r2, r3
 8006526:	1acb      	subs	r3, r1, r3
 8006528:	011b      	lsls	r3, r3, #4
 800652a:	3332      	adds	r3, #50	@ 0x32
 800652c:	4a33      	ldr	r2, [pc, #204]	@ (80065fc <UART_SetConfig+0x4e4>)
 800652e:	fba2 2303 	umull	r2, r3, r2, r3
 8006532:	095b      	lsrs	r3, r3, #5
 8006534:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006538:	441c      	add	r4, r3
 800653a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800653e:	2200      	movs	r2, #0
 8006540:	673b      	str	r3, [r7, #112]	@ 0x70
 8006542:	677a      	str	r2, [r7, #116]	@ 0x74
 8006544:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8006548:	4642      	mov	r2, r8
 800654a:	464b      	mov	r3, r9
 800654c:	1891      	adds	r1, r2, r2
 800654e:	60b9      	str	r1, [r7, #8]
 8006550:	415b      	adcs	r3, r3
 8006552:	60fb      	str	r3, [r7, #12]
 8006554:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006558:	4641      	mov	r1, r8
 800655a:	1851      	adds	r1, r2, r1
 800655c:	6039      	str	r1, [r7, #0]
 800655e:	4649      	mov	r1, r9
 8006560:	414b      	adcs	r3, r1
 8006562:	607b      	str	r3, [r7, #4]
 8006564:	f04f 0200 	mov.w	r2, #0
 8006568:	f04f 0300 	mov.w	r3, #0
 800656c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006570:	4659      	mov	r1, fp
 8006572:	00cb      	lsls	r3, r1, #3
 8006574:	4651      	mov	r1, sl
 8006576:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800657a:	4651      	mov	r1, sl
 800657c:	00ca      	lsls	r2, r1, #3
 800657e:	4610      	mov	r0, r2
 8006580:	4619      	mov	r1, r3
 8006582:	4603      	mov	r3, r0
 8006584:	4642      	mov	r2, r8
 8006586:	189b      	adds	r3, r3, r2
 8006588:	66bb      	str	r3, [r7, #104]	@ 0x68
 800658a:	464b      	mov	r3, r9
 800658c:	460a      	mov	r2, r1
 800658e:	eb42 0303 	adc.w	r3, r2, r3
 8006592:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006594:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006598:	685b      	ldr	r3, [r3, #4]
 800659a:	2200      	movs	r2, #0
 800659c:	663b      	str	r3, [r7, #96]	@ 0x60
 800659e:	667a      	str	r2, [r7, #100]	@ 0x64
 80065a0:	f04f 0200 	mov.w	r2, #0
 80065a4:	f04f 0300 	mov.w	r3, #0
 80065a8:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80065ac:	4649      	mov	r1, r9
 80065ae:	008b      	lsls	r3, r1, #2
 80065b0:	4641      	mov	r1, r8
 80065b2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80065b6:	4641      	mov	r1, r8
 80065b8:	008a      	lsls	r2, r1, #2
 80065ba:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80065be:	f7fa fa3b 	bl	8000a38 <__aeabi_uldivmod>
 80065c2:	4602      	mov	r2, r0
 80065c4:	460b      	mov	r3, r1
 80065c6:	4b0d      	ldr	r3, [pc, #52]	@ (80065fc <UART_SetConfig+0x4e4>)
 80065c8:	fba3 1302 	umull	r1, r3, r3, r2
 80065cc:	095b      	lsrs	r3, r3, #5
 80065ce:	2164      	movs	r1, #100	@ 0x64
 80065d0:	fb01 f303 	mul.w	r3, r1, r3
 80065d4:	1ad3      	subs	r3, r2, r3
 80065d6:	011b      	lsls	r3, r3, #4
 80065d8:	3332      	adds	r3, #50	@ 0x32
 80065da:	4a08      	ldr	r2, [pc, #32]	@ (80065fc <UART_SetConfig+0x4e4>)
 80065dc:	fba2 2303 	umull	r2, r3, r2, r3
 80065e0:	095b      	lsrs	r3, r3, #5
 80065e2:	f003 020f 	and.w	r2, r3, #15
 80065e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	4422      	add	r2, r4
 80065ee:	609a      	str	r2, [r3, #8]
}
 80065f0:	bf00      	nop
 80065f2:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80065f6:	46bd      	mov	sp, r7
 80065f8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80065fc:	51eb851f 	.word	0x51eb851f

08006600 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006600:	b084      	sub	sp, #16
 8006602:	b580      	push	{r7, lr}
 8006604:	b084      	sub	sp, #16
 8006606:	af00      	add	r7, sp, #0
 8006608:	6078      	str	r0, [r7, #4]
 800660a:	f107 001c 	add.w	r0, r7, #28
 800660e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006612:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8006616:	2b01      	cmp	r3, #1
 8006618:	d123      	bne.n	8006662 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800661e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	68db      	ldr	r3, [r3, #12]
 800662a:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 800662e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006632:	687a      	ldr	r2, [r7, #4]
 8006634:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	68db      	ldr	r3, [r3, #12]
 800663a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8006642:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8006646:	2b01      	cmp	r3, #1
 8006648:	d105      	bne.n	8006656 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	68db      	ldr	r3, [r3, #12]
 800664e:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006656:	6878      	ldr	r0, [r7, #4]
 8006658:	f000 faa0 	bl	8006b9c <USB_CoreReset>
 800665c:	4603      	mov	r3, r0
 800665e:	73fb      	strb	r3, [r7, #15]
 8006660:	e01b      	b.n	800669a <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	68db      	ldr	r3, [r3, #12]
 8006666:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800666e:	6878      	ldr	r0, [r7, #4]
 8006670:	f000 fa94 	bl	8006b9c <USB_CoreReset>
 8006674:	4603      	mov	r3, r0
 8006676:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8006678:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800667c:	2b00      	cmp	r3, #0
 800667e:	d106      	bne.n	800668e <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006684:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	639a      	str	r2, [r3, #56]	@ 0x38
 800668c:	e005      	b.n	800669a <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006692:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800669a:	7fbb      	ldrb	r3, [r7, #30]
 800669c:	2b01      	cmp	r3, #1
 800669e:	d10b      	bne.n	80066b8 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	689b      	ldr	r3, [r3, #8]
 80066a4:	f043 0206 	orr.w	r2, r3, #6
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	689b      	ldr	r3, [r3, #8]
 80066b0:	f043 0220 	orr.w	r2, r3, #32
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80066b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80066ba:	4618      	mov	r0, r3
 80066bc:	3710      	adds	r7, #16
 80066be:	46bd      	mov	sp, r7
 80066c0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80066c4:	b004      	add	sp, #16
 80066c6:	4770      	bx	lr

080066c8 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80066c8:	b480      	push	{r7}
 80066ca:	b083      	sub	sp, #12
 80066cc:	af00      	add	r7, sp, #0
 80066ce:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	689b      	ldr	r3, [r3, #8]
 80066d4:	f023 0201 	bic.w	r2, r3, #1
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80066dc:	2300      	movs	r3, #0
}
 80066de:	4618      	mov	r0, r3
 80066e0:	370c      	adds	r7, #12
 80066e2:	46bd      	mov	sp, r7
 80066e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066e8:	4770      	bx	lr

080066ea <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80066ea:	b580      	push	{r7, lr}
 80066ec:	b084      	sub	sp, #16
 80066ee:	af00      	add	r7, sp, #0
 80066f0:	6078      	str	r0, [r7, #4]
 80066f2:	460b      	mov	r3, r1
 80066f4:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80066f6:	2300      	movs	r3, #0
 80066f8:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	68db      	ldr	r3, [r3, #12]
 80066fe:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8006706:	78fb      	ldrb	r3, [r7, #3]
 8006708:	2b01      	cmp	r3, #1
 800670a:	d115      	bne.n	8006738 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	68db      	ldr	r3, [r3, #12]
 8006710:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8006718:	200a      	movs	r0, #10
 800671a:	f7fb fff1 	bl	8002700 <HAL_Delay>
      ms += 10U;
 800671e:	68fb      	ldr	r3, [r7, #12]
 8006720:	330a      	adds	r3, #10
 8006722:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8006724:	6878      	ldr	r0, [r7, #4]
 8006726:	f000 fa2b 	bl	8006b80 <USB_GetMode>
 800672a:	4603      	mov	r3, r0
 800672c:	2b01      	cmp	r3, #1
 800672e:	d01e      	beq.n	800676e <USB_SetCurrentMode+0x84>
 8006730:	68fb      	ldr	r3, [r7, #12]
 8006732:	2bc7      	cmp	r3, #199	@ 0xc7
 8006734:	d9f0      	bls.n	8006718 <USB_SetCurrentMode+0x2e>
 8006736:	e01a      	b.n	800676e <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8006738:	78fb      	ldrb	r3, [r7, #3]
 800673a:	2b00      	cmp	r3, #0
 800673c:	d115      	bne.n	800676a <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	68db      	ldr	r3, [r3, #12]
 8006742:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800674a:	200a      	movs	r0, #10
 800674c:	f7fb ffd8 	bl	8002700 <HAL_Delay>
      ms += 10U;
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	330a      	adds	r3, #10
 8006754:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8006756:	6878      	ldr	r0, [r7, #4]
 8006758:	f000 fa12 	bl	8006b80 <USB_GetMode>
 800675c:	4603      	mov	r3, r0
 800675e:	2b00      	cmp	r3, #0
 8006760:	d005      	beq.n	800676e <USB_SetCurrentMode+0x84>
 8006762:	68fb      	ldr	r3, [r7, #12]
 8006764:	2bc7      	cmp	r3, #199	@ 0xc7
 8006766:	d9f0      	bls.n	800674a <USB_SetCurrentMode+0x60>
 8006768:	e001      	b.n	800676e <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800676a:	2301      	movs	r3, #1
 800676c:	e005      	b.n	800677a <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800676e:	68fb      	ldr	r3, [r7, #12]
 8006770:	2bc8      	cmp	r3, #200	@ 0xc8
 8006772:	d101      	bne.n	8006778 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8006774:	2301      	movs	r3, #1
 8006776:	e000      	b.n	800677a <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8006778:	2300      	movs	r3, #0
}
 800677a:	4618      	mov	r0, r3
 800677c:	3710      	adds	r7, #16
 800677e:	46bd      	mov	sp, r7
 8006780:	bd80      	pop	{r7, pc}
	...

08006784 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006784:	b084      	sub	sp, #16
 8006786:	b580      	push	{r7, lr}
 8006788:	b086      	sub	sp, #24
 800678a:	af00      	add	r7, sp, #0
 800678c:	6078      	str	r0, [r7, #4]
 800678e:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8006792:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8006796:	2300      	movs	r3, #0
 8006798:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800679e:	2300      	movs	r3, #0
 80067a0:	613b      	str	r3, [r7, #16]
 80067a2:	e009      	b.n	80067b8 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80067a4:	687a      	ldr	r2, [r7, #4]
 80067a6:	693b      	ldr	r3, [r7, #16]
 80067a8:	3340      	adds	r3, #64	@ 0x40
 80067aa:	009b      	lsls	r3, r3, #2
 80067ac:	4413      	add	r3, r2
 80067ae:	2200      	movs	r2, #0
 80067b0:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80067b2:	693b      	ldr	r3, [r7, #16]
 80067b4:	3301      	adds	r3, #1
 80067b6:	613b      	str	r3, [r7, #16]
 80067b8:	693b      	ldr	r3, [r7, #16]
 80067ba:	2b0e      	cmp	r3, #14
 80067bc:	d9f2      	bls.n	80067a4 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80067be:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	d11c      	bne.n	8006800 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80067cc:	685b      	ldr	r3, [r3, #4]
 80067ce:	68fa      	ldr	r2, [r7, #12]
 80067d0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80067d4:	f043 0302 	orr.w	r3, r3, #2
 80067d8:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80067de:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80067ea:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80067f6:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	639a      	str	r2, [r3, #56]	@ 0x38
 80067fe:	e00b      	b.n	8006818 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006804:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006810:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800681e:	461a      	mov	r2, r3
 8006820:	2300      	movs	r3, #0
 8006822:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006824:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8006828:	2b01      	cmp	r3, #1
 800682a:	d10d      	bne.n	8006848 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800682c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006830:	2b00      	cmp	r3, #0
 8006832:	d104      	bne.n	800683e <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8006834:	2100      	movs	r1, #0
 8006836:	6878      	ldr	r0, [r7, #4]
 8006838:	f000 f968 	bl	8006b0c <USB_SetDevSpeed>
 800683c:	e008      	b.n	8006850 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800683e:	2101      	movs	r1, #1
 8006840:	6878      	ldr	r0, [r7, #4]
 8006842:	f000 f963 	bl	8006b0c <USB_SetDevSpeed>
 8006846:	e003      	b.n	8006850 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8006848:	2103      	movs	r1, #3
 800684a:	6878      	ldr	r0, [r7, #4]
 800684c:	f000 f95e 	bl	8006b0c <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8006850:	2110      	movs	r1, #16
 8006852:	6878      	ldr	r0, [r7, #4]
 8006854:	f000 f8fa 	bl	8006a4c <USB_FlushTxFifo>
 8006858:	4603      	mov	r3, r0
 800685a:	2b00      	cmp	r3, #0
 800685c:	d001      	beq.n	8006862 <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 800685e:	2301      	movs	r3, #1
 8006860:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8006862:	6878      	ldr	r0, [r7, #4]
 8006864:	f000 f924 	bl	8006ab0 <USB_FlushRxFifo>
 8006868:	4603      	mov	r3, r0
 800686a:	2b00      	cmp	r3, #0
 800686c:	d001      	beq.n	8006872 <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 800686e:	2301      	movs	r3, #1
 8006870:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8006872:	68fb      	ldr	r3, [r7, #12]
 8006874:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006878:	461a      	mov	r2, r3
 800687a:	2300      	movs	r3, #0
 800687c:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800687e:	68fb      	ldr	r3, [r7, #12]
 8006880:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006884:	461a      	mov	r2, r3
 8006886:	2300      	movs	r3, #0
 8006888:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800688a:	68fb      	ldr	r3, [r7, #12]
 800688c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006890:	461a      	mov	r2, r3
 8006892:	2300      	movs	r3, #0
 8006894:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006896:	2300      	movs	r3, #0
 8006898:	613b      	str	r3, [r7, #16]
 800689a:	e043      	b.n	8006924 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800689c:	693b      	ldr	r3, [r7, #16]
 800689e:	015a      	lsls	r2, r3, #5
 80068a0:	68fb      	ldr	r3, [r7, #12]
 80068a2:	4413      	add	r3, r2
 80068a4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80068ae:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80068b2:	d118      	bne.n	80068e6 <USB_DevInit+0x162>
    {
      if (i == 0U)
 80068b4:	693b      	ldr	r3, [r7, #16]
 80068b6:	2b00      	cmp	r3, #0
 80068b8:	d10a      	bne.n	80068d0 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80068ba:	693b      	ldr	r3, [r7, #16]
 80068bc:	015a      	lsls	r2, r3, #5
 80068be:	68fb      	ldr	r3, [r7, #12]
 80068c0:	4413      	add	r3, r2
 80068c2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80068c6:	461a      	mov	r2, r3
 80068c8:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80068cc:	6013      	str	r3, [r2, #0]
 80068ce:	e013      	b.n	80068f8 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80068d0:	693b      	ldr	r3, [r7, #16]
 80068d2:	015a      	lsls	r2, r3, #5
 80068d4:	68fb      	ldr	r3, [r7, #12]
 80068d6:	4413      	add	r3, r2
 80068d8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80068dc:	461a      	mov	r2, r3
 80068de:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80068e2:	6013      	str	r3, [r2, #0]
 80068e4:	e008      	b.n	80068f8 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80068e6:	693b      	ldr	r3, [r7, #16]
 80068e8:	015a      	lsls	r2, r3, #5
 80068ea:	68fb      	ldr	r3, [r7, #12]
 80068ec:	4413      	add	r3, r2
 80068ee:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80068f2:	461a      	mov	r2, r3
 80068f4:	2300      	movs	r3, #0
 80068f6:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80068f8:	693b      	ldr	r3, [r7, #16]
 80068fa:	015a      	lsls	r2, r3, #5
 80068fc:	68fb      	ldr	r3, [r7, #12]
 80068fe:	4413      	add	r3, r2
 8006900:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006904:	461a      	mov	r2, r3
 8006906:	2300      	movs	r3, #0
 8006908:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800690a:	693b      	ldr	r3, [r7, #16]
 800690c:	015a      	lsls	r2, r3, #5
 800690e:	68fb      	ldr	r3, [r7, #12]
 8006910:	4413      	add	r3, r2
 8006912:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006916:	461a      	mov	r2, r3
 8006918:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800691c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800691e:	693b      	ldr	r3, [r7, #16]
 8006920:	3301      	adds	r3, #1
 8006922:	613b      	str	r3, [r7, #16]
 8006924:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8006928:	461a      	mov	r2, r3
 800692a:	693b      	ldr	r3, [r7, #16]
 800692c:	4293      	cmp	r3, r2
 800692e:	d3b5      	bcc.n	800689c <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006930:	2300      	movs	r3, #0
 8006932:	613b      	str	r3, [r7, #16]
 8006934:	e043      	b.n	80069be <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006936:	693b      	ldr	r3, [r7, #16]
 8006938:	015a      	lsls	r2, r3, #5
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	4413      	add	r3, r2
 800693e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006948:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800694c:	d118      	bne.n	8006980 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 800694e:	693b      	ldr	r3, [r7, #16]
 8006950:	2b00      	cmp	r3, #0
 8006952:	d10a      	bne.n	800696a <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8006954:	693b      	ldr	r3, [r7, #16]
 8006956:	015a      	lsls	r2, r3, #5
 8006958:	68fb      	ldr	r3, [r7, #12]
 800695a:	4413      	add	r3, r2
 800695c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006960:	461a      	mov	r2, r3
 8006962:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8006966:	6013      	str	r3, [r2, #0]
 8006968:	e013      	b.n	8006992 <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800696a:	693b      	ldr	r3, [r7, #16]
 800696c:	015a      	lsls	r2, r3, #5
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	4413      	add	r3, r2
 8006972:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006976:	461a      	mov	r2, r3
 8006978:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800697c:	6013      	str	r3, [r2, #0]
 800697e:	e008      	b.n	8006992 <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8006980:	693b      	ldr	r3, [r7, #16]
 8006982:	015a      	lsls	r2, r3, #5
 8006984:	68fb      	ldr	r3, [r7, #12]
 8006986:	4413      	add	r3, r2
 8006988:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800698c:	461a      	mov	r2, r3
 800698e:	2300      	movs	r3, #0
 8006990:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8006992:	693b      	ldr	r3, [r7, #16]
 8006994:	015a      	lsls	r2, r3, #5
 8006996:	68fb      	ldr	r3, [r7, #12]
 8006998:	4413      	add	r3, r2
 800699a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800699e:	461a      	mov	r2, r3
 80069a0:	2300      	movs	r3, #0
 80069a2:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80069a4:	693b      	ldr	r3, [r7, #16]
 80069a6:	015a      	lsls	r2, r3, #5
 80069a8:	68fb      	ldr	r3, [r7, #12]
 80069aa:	4413      	add	r3, r2
 80069ac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80069b0:	461a      	mov	r2, r3
 80069b2:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80069b6:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80069b8:	693b      	ldr	r3, [r7, #16]
 80069ba:	3301      	adds	r3, #1
 80069bc:	613b      	str	r3, [r7, #16]
 80069be:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80069c2:	461a      	mov	r2, r3
 80069c4:	693b      	ldr	r3, [r7, #16]
 80069c6:	4293      	cmp	r3, r2
 80069c8:	d3b5      	bcc.n	8006936 <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80069ca:	68fb      	ldr	r3, [r7, #12]
 80069cc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80069d0:	691b      	ldr	r3, [r3, #16]
 80069d2:	68fa      	ldr	r2, [r7, #12]
 80069d4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80069d8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80069dc:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	2200      	movs	r2, #0
 80069e2:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 80069ea:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80069ec:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80069f0:	2b00      	cmp	r3, #0
 80069f2:	d105      	bne.n	8006a00 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	699b      	ldr	r3, [r3, #24]
 80069f8:	f043 0210 	orr.w	r2, r3, #16
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	699a      	ldr	r2, [r3, #24]
 8006a04:	4b10      	ldr	r3, [pc, #64]	@ (8006a48 <USB_DevInit+0x2c4>)
 8006a06:	4313      	orrs	r3, r2
 8006a08:	687a      	ldr	r2, [r7, #4]
 8006a0a:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8006a0c:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8006a10:	2b00      	cmp	r3, #0
 8006a12:	d005      	beq.n	8006a20 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	699b      	ldr	r3, [r3, #24]
 8006a18:	f043 0208 	orr.w	r2, r3, #8
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8006a20:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8006a24:	2b01      	cmp	r3, #1
 8006a26:	d107      	bne.n	8006a38 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	699b      	ldr	r3, [r3, #24]
 8006a2c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006a30:	f043 0304 	orr.w	r3, r3, #4
 8006a34:	687a      	ldr	r2, [r7, #4]
 8006a36:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8006a38:	7dfb      	ldrb	r3, [r7, #23]
}
 8006a3a:	4618      	mov	r0, r3
 8006a3c:	3718      	adds	r7, #24
 8006a3e:	46bd      	mov	sp, r7
 8006a40:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006a44:	b004      	add	sp, #16
 8006a46:	4770      	bx	lr
 8006a48:	803c3800 	.word	0x803c3800

08006a4c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8006a4c:	b480      	push	{r7}
 8006a4e:	b085      	sub	sp, #20
 8006a50:	af00      	add	r7, sp, #0
 8006a52:	6078      	str	r0, [r7, #4]
 8006a54:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8006a56:	2300      	movs	r3, #0
 8006a58:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006a5a:	68fb      	ldr	r3, [r7, #12]
 8006a5c:	3301      	adds	r3, #1
 8006a5e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006a60:	68fb      	ldr	r3, [r7, #12]
 8006a62:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006a66:	d901      	bls.n	8006a6c <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8006a68:	2303      	movs	r3, #3
 8006a6a:	e01b      	b.n	8006aa4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	691b      	ldr	r3, [r3, #16]
 8006a70:	2b00      	cmp	r3, #0
 8006a72:	daf2      	bge.n	8006a5a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8006a74:	2300      	movs	r3, #0
 8006a76:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8006a78:	683b      	ldr	r3, [r7, #0]
 8006a7a:	019b      	lsls	r3, r3, #6
 8006a7c:	f043 0220 	orr.w	r2, r3, #32
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006a84:	68fb      	ldr	r3, [r7, #12]
 8006a86:	3301      	adds	r3, #1
 8006a88:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006a8a:	68fb      	ldr	r3, [r7, #12]
 8006a8c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006a90:	d901      	bls.n	8006a96 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8006a92:	2303      	movs	r3, #3
 8006a94:	e006      	b.n	8006aa4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	691b      	ldr	r3, [r3, #16]
 8006a9a:	f003 0320 	and.w	r3, r3, #32
 8006a9e:	2b20      	cmp	r3, #32
 8006aa0:	d0f0      	beq.n	8006a84 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8006aa2:	2300      	movs	r3, #0
}
 8006aa4:	4618      	mov	r0, r3
 8006aa6:	3714      	adds	r7, #20
 8006aa8:	46bd      	mov	sp, r7
 8006aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aae:	4770      	bx	lr

08006ab0 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8006ab0:	b480      	push	{r7}
 8006ab2:	b085      	sub	sp, #20
 8006ab4:	af00      	add	r7, sp, #0
 8006ab6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006ab8:	2300      	movs	r3, #0
 8006aba:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	3301      	adds	r3, #1
 8006ac0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006ac8:	d901      	bls.n	8006ace <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8006aca:	2303      	movs	r3, #3
 8006acc:	e018      	b.n	8006b00 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	691b      	ldr	r3, [r3, #16]
 8006ad2:	2b00      	cmp	r3, #0
 8006ad4:	daf2      	bge.n	8006abc <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8006ad6:	2300      	movs	r3, #0
 8006ad8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	2210      	movs	r2, #16
 8006ade:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006ae0:	68fb      	ldr	r3, [r7, #12]
 8006ae2:	3301      	adds	r3, #1
 8006ae4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006ae6:	68fb      	ldr	r3, [r7, #12]
 8006ae8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006aec:	d901      	bls.n	8006af2 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8006aee:	2303      	movs	r3, #3
 8006af0:	e006      	b.n	8006b00 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	691b      	ldr	r3, [r3, #16]
 8006af6:	f003 0310 	and.w	r3, r3, #16
 8006afa:	2b10      	cmp	r3, #16
 8006afc:	d0f0      	beq.n	8006ae0 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8006afe:	2300      	movs	r3, #0
}
 8006b00:	4618      	mov	r0, r3
 8006b02:	3714      	adds	r7, #20
 8006b04:	46bd      	mov	sp, r7
 8006b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b0a:	4770      	bx	lr

08006b0c <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8006b0c:	b480      	push	{r7}
 8006b0e:	b085      	sub	sp, #20
 8006b10:	af00      	add	r7, sp, #0
 8006b12:	6078      	str	r0, [r7, #4]
 8006b14:	460b      	mov	r3, r1
 8006b16:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8006b1c:	68fb      	ldr	r3, [r7, #12]
 8006b1e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006b22:	681a      	ldr	r2, [r3, #0]
 8006b24:	78fb      	ldrb	r3, [r7, #3]
 8006b26:	68f9      	ldr	r1, [r7, #12]
 8006b28:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006b2c:	4313      	orrs	r3, r2
 8006b2e:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8006b30:	2300      	movs	r3, #0
}
 8006b32:	4618      	mov	r0, r3
 8006b34:	3714      	adds	r7, #20
 8006b36:	46bd      	mov	sp, r7
 8006b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b3c:	4770      	bx	lr

08006b3e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8006b3e:	b480      	push	{r7}
 8006b40:	b085      	sub	sp, #20
 8006b42:	af00      	add	r7, sp, #0
 8006b44:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8006b4a:	68fb      	ldr	r3, [r7, #12]
 8006b4c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	68fa      	ldr	r2, [r7, #12]
 8006b54:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8006b58:	f023 0303 	bic.w	r3, r3, #3
 8006b5c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8006b5e:	68fb      	ldr	r3, [r7, #12]
 8006b60:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006b64:	685b      	ldr	r3, [r3, #4]
 8006b66:	68fa      	ldr	r2, [r7, #12]
 8006b68:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006b6c:	f043 0302 	orr.w	r3, r3, #2
 8006b70:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8006b72:	2300      	movs	r3, #0
}
 8006b74:	4618      	mov	r0, r3
 8006b76:	3714      	adds	r7, #20
 8006b78:	46bd      	mov	sp, r7
 8006b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b7e:	4770      	bx	lr

08006b80 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8006b80:	b480      	push	{r7}
 8006b82:	b083      	sub	sp, #12
 8006b84:	af00      	add	r7, sp, #0
 8006b86:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	695b      	ldr	r3, [r3, #20]
 8006b8c:	f003 0301 	and.w	r3, r3, #1
}
 8006b90:	4618      	mov	r0, r3
 8006b92:	370c      	adds	r7, #12
 8006b94:	46bd      	mov	sp, r7
 8006b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b9a:	4770      	bx	lr

08006b9c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8006b9c:	b480      	push	{r7}
 8006b9e:	b085      	sub	sp, #20
 8006ba0:	af00      	add	r7, sp, #0
 8006ba2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006ba4:	2300      	movs	r3, #0
 8006ba6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006ba8:	68fb      	ldr	r3, [r7, #12]
 8006baa:	3301      	adds	r3, #1
 8006bac:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006bae:	68fb      	ldr	r3, [r7, #12]
 8006bb0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006bb4:	d901      	bls.n	8006bba <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8006bb6:	2303      	movs	r3, #3
 8006bb8:	e01b      	b.n	8006bf2 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	691b      	ldr	r3, [r3, #16]
 8006bbe:	2b00      	cmp	r3, #0
 8006bc0:	daf2      	bge.n	8006ba8 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8006bc2:	2300      	movs	r3, #0
 8006bc4:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	691b      	ldr	r3, [r3, #16]
 8006bca:	f043 0201 	orr.w	r2, r3, #1
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006bd2:	68fb      	ldr	r3, [r7, #12]
 8006bd4:	3301      	adds	r3, #1
 8006bd6:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006bde:	d901      	bls.n	8006be4 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8006be0:	2303      	movs	r3, #3
 8006be2:	e006      	b.n	8006bf2 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	691b      	ldr	r3, [r3, #16]
 8006be8:	f003 0301 	and.w	r3, r3, #1
 8006bec:	2b01      	cmp	r3, #1
 8006bee:	d0f0      	beq.n	8006bd2 <USB_CoreReset+0x36>

  return HAL_OK;
 8006bf0:	2300      	movs	r3, #0
}
 8006bf2:	4618      	mov	r0, r3
 8006bf4:	3714      	adds	r7, #20
 8006bf6:	46bd      	mov	sp, r7
 8006bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bfc:	4770      	bx	lr

08006bfe <__itoa>:
 8006bfe:	1e93      	subs	r3, r2, #2
 8006c00:	2b22      	cmp	r3, #34	@ 0x22
 8006c02:	b510      	push	{r4, lr}
 8006c04:	460c      	mov	r4, r1
 8006c06:	d904      	bls.n	8006c12 <__itoa+0x14>
 8006c08:	2300      	movs	r3, #0
 8006c0a:	700b      	strb	r3, [r1, #0]
 8006c0c:	461c      	mov	r4, r3
 8006c0e:	4620      	mov	r0, r4
 8006c10:	bd10      	pop	{r4, pc}
 8006c12:	2a0a      	cmp	r2, #10
 8006c14:	d109      	bne.n	8006c2a <__itoa+0x2c>
 8006c16:	2800      	cmp	r0, #0
 8006c18:	da07      	bge.n	8006c2a <__itoa+0x2c>
 8006c1a:	232d      	movs	r3, #45	@ 0x2d
 8006c1c:	700b      	strb	r3, [r1, #0]
 8006c1e:	4240      	negs	r0, r0
 8006c20:	2101      	movs	r1, #1
 8006c22:	4421      	add	r1, r4
 8006c24:	f000 f806 	bl	8006c34 <__utoa>
 8006c28:	e7f1      	b.n	8006c0e <__itoa+0x10>
 8006c2a:	2100      	movs	r1, #0
 8006c2c:	e7f9      	b.n	8006c22 <__itoa+0x24>

08006c2e <itoa>:
 8006c2e:	f7ff bfe6 	b.w	8006bfe <__itoa>
	...

08006c34 <__utoa>:
 8006c34:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006c36:	4c1f      	ldr	r4, [pc, #124]	@ (8006cb4 <__utoa+0x80>)
 8006c38:	b08b      	sub	sp, #44	@ 0x2c
 8006c3a:	4605      	mov	r5, r0
 8006c3c:	460b      	mov	r3, r1
 8006c3e:	466e      	mov	r6, sp
 8006c40:	f104 0c20 	add.w	ip, r4, #32
 8006c44:	6820      	ldr	r0, [r4, #0]
 8006c46:	6861      	ldr	r1, [r4, #4]
 8006c48:	4637      	mov	r7, r6
 8006c4a:	c703      	stmia	r7!, {r0, r1}
 8006c4c:	3408      	adds	r4, #8
 8006c4e:	4564      	cmp	r4, ip
 8006c50:	463e      	mov	r6, r7
 8006c52:	d1f7      	bne.n	8006c44 <__utoa+0x10>
 8006c54:	7921      	ldrb	r1, [r4, #4]
 8006c56:	7139      	strb	r1, [r7, #4]
 8006c58:	1e91      	subs	r1, r2, #2
 8006c5a:	6820      	ldr	r0, [r4, #0]
 8006c5c:	6038      	str	r0, [r7, #0]
 8006c5e:	2922      	cmp	r1, #34	@ 0x22
 8006c60:	f04f 0100 	mov.w	r1, #0
 8006c64:	d904      	bls.n	8006c70 <__utoa+0x3c>
 8006c66:	7019      	strb	r1, [r3, #0]
 8006c68:	460b      	mov	r3, r1
 8006c6a:	4618      	mov	r0, r3
 8006c6c:	b00b      	add	sp, #44	@ 0x2c
 8006c6e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006c70:	1e58      	subs	r0, r3, #1
 8006c72:	4684      	mov	ip, r0
 8006c74:	fbb5 f7f2 	udiv	r7, r5, r2
 8006c78:	fb02 5617 	mls	r6, r2, r7, r5
 8006c7c:	3628      	adds	r6, #40	@ 0x28
 8006c7e:	446e      	add	r6, sp
 8006c80:	460c      	mov	r4, r1
 8006c82:	f816 6c28 	ldrb.w	r6, [r6, #-40]
 8006c86:	f80c 6f01 	strb.w	r6, [ip, #1]!
 8006c8a:	462e      	mov	r6, r5
 8006c8c:	42b2      	cmp	r2, r6
 8006c8e:	f101 0101 	add.w	r1, r1, #1
 8006c92:	463d      	mov	r5, r7
 8006c94:	d9ee      	bls.n	8006c74 <__utoa+0x40>
 8006c96:	2200      	movs	r2, #0
 8006c98:	545a      	strb	r2, [r3, r1]
 8006c9a:	1919      	adds	r1, r3, r4
 8006c9c:	1aa5      	subs	r5, r4, r2
 8006c9e:	42aa      	cmp	r2, r5
 8006ca0:	dae3      	bge.n	8006c6a <__utoa+0x36>
 8006ca2:	f810 5f01 	ldrb.w	r5, [r0, #1]!
 8006ca6:	780e      	ldrb	r6, [r1, #0]
 8006ca8:	7006      	strb	r6, [r0, #0]
 8006caa:	3201      	adds	r2, #1
 8006cac:	f801 5901 	strb.w	r5, [r1], #-1
 8006cb0:	e7f4      	b.n	8006c9c <__utoa+0x68>
 8006cb2:	bf00      	nop
 8006cb4:	08006e5e 	.word	0x08006e5e

08006cb8 <memset>:
 8006cb8:	4402      	add	r2, r0
 8006cba:	4603      	mov	r3, r0
 8006cbc:	4293      	cmp	r3, r2
 8006cbe:	d100      	bne.n	8006cc2 <memset+0xa>
 8006cc0:	4770      	bx	lr
 8006cc2:	f803 1b01 	strb.w	r1, [r3], #1
 8006cc6:	e7f9      	b.n	8006cbc <memset+0x4>

08006cc8 <strcat>:
 8006cc8:	b510      	push	{r4, lr}
 8006cca:	4602      	mov	r2, r0
 8006ccc:	7814      	ldrb	r4, [r2, #0]
 8006cce:	4613      	mov	r3, r2
 8006cd0:	3201      	adds	r2, #1
 8006cd2:	2c00      	cmp	r4, #0
 8006cd4:	d1fa      	bne.n	8006ccc <strcat+0x4>
 8006cd6:	3b01      	subs	r3, #1
 8006cd8:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006cdc:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006ce0:	2a00      	cmp	r2, #0
 8006ce2:	d1f9      	bne.n	8006cd8 <strcat+0x10>
 8006ce4:	bd10      	pop	{r4, pc}
	...

08006ce8 <__libc_init_array>:
 8006ce8:	b570      	push	{r4, r5, r6, lr}
 8006cea:	4d0d      	ldr	r5, [pc, #52]	@ (8006d20 <__libc_init_array+0x38>)
 8006cec:	4c0d      	ldr	r4, [pc, #52]	@ (8006d24 <__libc_init_array+0x3c>)
 8006cee:	1b64      	subs	r4, r4, r5
 8006cf0:	10a4      	asrs	r4, r4, #2
 8006cf2:	2600      	movs	r6, #0
 8006cf4:	42a6      	cmp	r6, r4
 8006cf6:	d109      	bne.n	8006d0c <__libc_init_array+0x24>
 8006cf8:	4d0b      	ldr	r5, [pc, #44]	@ (8006d28 <__libc_init_array+0x40>)
 8006cfa:	4c0c      	ldr	r4, [pc, #48]	@ (8006d2c <__libc_init_array+0x44>)
 8006cfc:	f000 f818 	bl	8006d30 <_init>
 8006d00:	1b64      	subs	r4, r4, r5
 8006d02:	10a4      	asrs	r4, r4, #2
 8006d04:	2600      	movs	r6, #0
 8006d06:	42a6      	cmp	r6, r4
 8006d08:	d105      	bne.n	8006d16 <__libc_init_array+0x2e>
 8006d0a:	bd70      	pop	{r4, r5, r6, pc}
 8006d0c:	f855 3b04 	ldr.w	r3, [r5], #4
 8006d10:	4798      	blx	r3
 8006d12:	3601      	adds	r6, #1
 8006d14:	e7ee      	b.n	8006cf4 <__libc_init_array+0xc>
 8006d16:	f855 3b04 	ldr.w	r3, [r5], #4
 8006d1a:	4798      	blx	r3
 8006d1c:	3601      	adds	r6, #1
 8006d1e:	e7f2      	b.n	8006d06 <__libc_init_array+0x1e>
 8006d20:	08006e8c 	.word	0x08006e8c
 8006d24:	08006e8c 	.word	0x08006e8c
 8006d28:	08006e8c 	.word	0x08006e8c
 8006d2c:	08006e90 	.word	0x08006e90

08006d30 <_init>:
 8006d30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006d32:	bf00      	nop
 8006d34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006d36:	bc08      	pop	{r3}
 8006d38:	469e      	mov	lr, r3
 8006d3a:	4770      	bx	lr

08006d3c <_fini>:
 8006d3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006d3e:	bf00      	nop
 8006d40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006d42:	bc08      	pop	{r3}
 8006d44:	469e      	mov	lr, r3
 8006d46:	4770      	bx	lr
