<?xml version="1.0" encoding="utf-8"?>

<part_info part_name="xcku3p-ffvb676-2-e"> 
  <pins> 
    <pin index="0" name="diff_100mhz_clk_p" iostandard="LVDS" loc="E18" dqs_bias="TRUE"/>  
    <pin index="1" name="diff_100mhz_clk_n" iostandard="LVDS" loc="D18" dqs_bias="TRUE"/>  
    <pin index="2" name="SW_RESET" iostandard="LVCMOS18" loc="F12"/> 
    <pin index="10" name="sfp_mgt_clk_p" iostandard="LVDS" loc="K7" dqs_bias="TRUE"/>  
    <pin index="11" name="sfp_mgt_clk_n" iostandard="LVDS" loc="K6" dqs_bias="TRUE"/>  
    <pin index="12" name="sfp_1_txn" loc="B6"/>  
    <pin index="13" name="sfp_1_txp" loc="B7"/>  
    <pin index="14" name="sfp_1_rxn" loc="A3"/>  
    <pin index="15" name="sfp_1_rxp" loc="A4"/>  
    <pin index="16" name="sfp_2_txn" loc="D6"/>  
    <pin index="17" name="sfp_2_txp" loc="D7"/>  
    <pin index="18" name="sfp_2_rxn" loc="B1"/>  
    <pin index="19" name="sfp_2_rxp" loc="B2"/>  
    <pin index="20" name="SFP_1_MOD_DEF_0" iostandard="LVCMOS18" loc="D14" drive="8" slew="SLOW"/> 
    <pin index="21" name="SFP_1_TX_FAULT" iostandard="LVCMOS18" loc="B14" drive="8" slew="SLOW"/> 
    <pin index="22" name="SFP_1_LOS" iostandard="LVCMOS18" loc="D13" drive="8" slew="SLOW"/> 
    <pin index="23" name="SFP_1_LED" iostandard="LVCMOS18" loc="B12" drive="8" slew="SLOW"/> 
    <pin index="24" name="SFP_2_MOD_DEF_0" iostandard="LVCMOS18" loc="E11" drive="8" slew="SLOW"/> 
    <pin index="25" name="SFP_2_TX_FAULT" iostandard="LVCMOS18" loc="F9" drive="8" slew="SLOW"/> 
    <pin index="26" name="SFP_2_LOS" iostandard="LVCMOS18" loc="E10" drive="8" slew="SLOW"/> 
    <pin index="27" name="SFP_2_LED" iostandard="LVCMOS18" loc="C12" drive="8" slew="SLOW"/> 
    <pin index="28" name="IIC_SDA_SFP_1" iostandard="LVCMOS18" loc="C14" drive="8" slew="SLOW"/>  
    <pin index="29" name="IIC_SCL_SFP_1" iostandard="LVCMOS18" loc="C13" drive="8" slew="SLOW"/>  
    <pin index="30" name="IIC_SDA_SFP_2" iostandard="LVCMOS18" loc="D11" drive="8" slew="SLOW"/>  
    <pin index="31" name="IIC_SCL_SFP_2" iostandard="LVCMOS18" loc="D10" drive="8" slew="SLOW"/> 
    <pin index="40" name="IIC_SDA_EEPROM_0" iostandard="LVCMOS18" loc="G10" drive="8" slew="SLOW"/>  
    <pin index="41" name="IIC_SCL_EEPROM_0" iostandard="LVCMOS18" loc="G9" drive="8" slew="SLOW"/>  
    <pin index="42" name="IIC_SDA_EEPROM_1" iostandard="LVCMOS18" loc="J15" drive="8" slew="SLOW"/>  
    <pin index="43" name="IIC_SCL_EEPROM_1" iostandard="LVCMOS18" loc="J14" drive="8" slew="SLOW"/> 
    <pin index="50" name="GPIO_LED_R" iostandard="LVCMOS18" loc="A13" drive="8" slew="SLOW"/>  
    <pin index="51" name="GPIO_LED_G" iostandard="LVCMOS18" loc="A12" drive="8" slew="SLOW"/>  
    <pin index="52" name="GPIO_LED_H" iostandard="LVCMOS18" loc="B9" drive="8" slew="SLOW"/>  
    <pin index="53" name="GPIO_LED_1" iostandard="LVCMOS18" loc="B11" drive="8" slew="SLOW"/>  
    <pin index="54" name="GPIO_LED_2" iostandard="LVCMOS18" loc="C11" drive="8" slew="SLOW"/>  
    <pin index="55" name="GPIO_LED_3" iostandard="LVCMOS18" loc="A10" drive="8" slew="SLOW"/>  
    <pin index="56" name="GPIO_LED_4" iostandard="LVCMOS18" loc="B10" drive="8" slew="SLOW"/>  
    <pin index="60" name="pcie_mgt_clkn" loc="T6"/>  
    <pin index="61" name="pcie_mgt_clkp" loc="T7"/>  
    <pin index="62" name="pcie_tx0_n" loc="R4"/>  
    <pin index="63" name="pcie_tx1_n" loc="U4"/>  
    <pin index="64" name="pcie_tx2_n" loc="W4"/>  
    <pin index="65" name="pcie_tx3_n" loc="AA4"/>  
    <pin index="66" name="pcie_tx4_n" loc="AC4"/>  
    <pin index="67" name="pcie_tx5_n" loc="AD6"/>  
    <pin index="68" name="pcie_tx6_n" loc="AE8"/>  
    <pin index="69" name="pcie_tx7_n" loc="AF6"/>  
    <pin index="70" name="pcie_rx0_n" loc="P1"/>  
    <pin index="71" name="pcie_rx1_n" loc="T1"/>  
    <pin index="72" name="pcie_rx2_n" loc="V1"/>  
    <pin index="73" name="pcie_rx3_n" loc="Y1"/>  
    <pin index="74" name="pcie_rx4_n" loc="AB1"/>  
    <pin index="75" name="pcie_rx5_n" loc="AD1"/>  
    <pin index="76" name="pcie_rx6_n" loc="AE3"/>  
    <pin index="77" name="pcie_rx7_n" loc="AF1"/>  
    <pin index="78" name="pcie_tx0_p" loc="R5"/>  
    <pin index="79" name="pcie_tx1_p" loc="U5"/>  
    <pin index="80" name="pcie_tx2_p" loc="W5"/>  
    <pin index="81" name="pcie_tx3_p" loc="AA5"/>  
    <pin index="82" name="pcie_tx4_p" loc="AC5"/>  
    <pin index="83" name="pcie_tx5_p" loc="AD7"/>  
    <pin index="84" name="pcie_tx6_p" loc="AE9"/>  
    <pin index="85" name="pcie_tx7_p" loc="AF7"/>  
    <pin index="86" name="pcie_rx0_p" loc="P2"/>  
    <pin index="87" name="pcie_rx1_p" loc="T2"/>  
    <pin index="88" name="pcie_rx2_p" loc="V2"/>  
    <pin index="89" name="pcie_rx3_p" loc="Y2"/>  
    <pin index="90" name="pcie_rx4_p" loc="AB2"/>  
    <pin index="91" name="pcie_rx5_p" loc="AD2"/>  
    <pin index="92" name="pcie_rx6_p" loc="AE4"/>  
    <pin index="93" name="pcie_rx7_p" loc="AF2"/>  
    <pin index="94" name="pcie_perstn_rst" iostandard="LVCMOS18" loc="A9"/> 
  </pins> 
</part_info>
