
*** Running vivado
    with args -log LS74_76.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source LS74_76.tcl


ECHO 处于关闭状态。
ECHO 处于关闭状态。

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source LS74_76.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 466.734 ; gain = 184.801
Command: read_checkpoint -auto_incremental -incremental E:/DigitalCircuit-Verilog-Base-Learning/lab6/lab6.srcs/utils_1/imports/synth_1/Edge_JK_trigger.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from E:/DigitalCircuit-Verilog-Base-Learning/lab6/lab6.srcs/utils_1/imports/synth_1/Edge_JK_trigger.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top LS74_76 -part xc7k70tlfbg484-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70tl'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70tl'
INFO: [Device 21-403] Loading part xc7k70tlfbg484-2L
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 23780
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1299.316 ; gain = 438.578
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol '_Q', assumed default net type 'wire' [E:/DigitalCircuit-Verilog-Base-Learning/lab6/lab6.srcs/sources_1/new/LS_74_76.v:60]
INFO: [Synth 8-6157] synthesizing module 'LS74_76' [E:/DigitalCircuit-Verilog-Base-Learning/lab6/lab6.srcs/sources_1/new/LS_74_76.v:23]
INFO: [Synth 8-6157] synthesizing module 'Edge_JK_trigger' [E:/DigitalCircuit-Verilog-Base-Learning/lab6/lab6.srcs/sources_1/new/LS_74_76.v:37]
INFO: [Synth 8-6155] done synthesizing module 'Edge_JK_trigger' (0#1) [E:/DigitalCircuit-Verilog-Base-Learning/lab6/lab6.srcs/sources_1/new/LS_74_76.v:37]
INFO: [Synth 8-6155] done synthesizing module 'LS74_76' (0#1) [E:/DigitalCircuit-Verilog-Base-Learning/lab6/lab6.srcs/sources_1/new/LS_74_76.v:23]
WARNING: [Synth 8-3848] Net Q_ in module/entity Edge_JK_trigger does not have driver. [E:/DigitalCircuit-Verilog-Base-Learning/lab6/lab6.srcs/sources_1/new/LS_74_76.v:39]
WARNING: [Synth 8-7129] Port Q_ in module Edge_JK_trigger is either unconnected or has no load
WARNING: [Synth 8-7129] Port VCC in module LS74_76 is either unconnected or has no load
WARNING: [Synth 8-7129] Port GND in module LS74_76 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1406.055 ; gain = 545.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1406.055 ; gain = 545.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1406.055 ; gain = 545.316
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1406.055 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/DigitalCircuit-Verilog-Base-Learning/lab6/lab6.srcs/constrs_1/new/LS_74_76.xdc]
WARNING: [Vivado 12-584] No ports matched 'J'. [E:/DigitalCircuit-Verilog-Base-Learning/lab6/lab6.srcs/constrs_1/new/LS_74_76.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/DigitalCircuit-Verilog-Base-Learning/lab6/lab6.srcs/constrs_1/new/LS_74_76.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'K'. [E:/DigitalCircuit-Verilog-Base-Learning/lab6/lab6.srcs/constrs_1/new/LS_74_76.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/DigitalCircuit-Verilog-Base-Learning/lab6/lab6.srcs/constrs_1/new/LS_74_76.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SD_'. [E:/DigitalCircuit-Verilog-Base-Learning/lab6/lab6.srcs/constrs_1/new/LS_74_76.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/DigitalCircuit-Verilog-Base-Learning/lab6/lab6.srcs/constrs_1/new/LS_74_76.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RD_'. [E:/DigitalCircuit-Verilog-Base-Learning/lab6/lab6.srcs/constrs_1/new/LS_74_76.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/DigitalCircuit-Verilog-Base-Learning/lab6/lab6.srcs/constrs_1/new/LS_74_76.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CP'. [E:/DigitalCircuit-Verilog-Base-Learning/lab6/lab6.srcs/constrs_1/new/LS_74_76.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/DigitalCircuit-Verilog-Base-Learning/lab6/lab6.srcs/constrs_1/new/LS_74_76.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CP'. [E:/DigitalCircuit-Verilog-Base-Learning/lab6/lab6.srcs/constrs_1/new/LS_74_76.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/DigitalCircuit-Verilog-Base-Learning/lab6/lab6.srcs/constrs_1/new/LS_74_76.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Q'. [E:/DigitalCircuit-Verilog-Base-Learning/lab6/lab6.srcs/constrs_1/new/LS_74_76.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/DigitalCircuit-Verilog-Base-Learning/lab6/lab6.srcs/constrs_1/new/LS_74_76.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Q_'. [E:/DigitalCircuit-Verilog-Base-Learning/lab6/lab6.srcs/constrs_1/new/LS_74_76.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/DigitalCircuit-Verilog-Base-Learning/lab6/lab6.srcs/constrs_1/new/LS_74_76.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [E:/DigitalCircuit-Verilog-Base-Learning/lab6/lab6.srcs/constrs_1/new/LS_74_76.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1457.773 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

系统找不到指定的路径。
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1457.773 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:22 . Memory (MB): peak = 1457.773 ; gain = 597.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tlfbg484-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:22 . Memory (MB): peak = 1457.773 ; gain = 597.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:22 . Memory (MB): peak = 1457.773 ; gain = 597.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6895] The reference checkpoint E:/DigitalCircuit-Verilog-Base-Learning/lab6/lab6.srcs/utils_1/imports/synth_1/Edge_JK_trigger.dcp is not suitable for use with incremental synthesis for this design. Please regenerate the checkpoint for this design with -incremental_synth switch in the same Vivado session that synth_design has been run. Synthesis will continue with the default flow
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:00:08 ; elapsed = 00:00:22 . Memory (MB): peak = 1457.773 ; gain = 597.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:00:08 ; elapsed = 00:00:22 . Memory (MB): peak = 1457.773 ; gain = 597.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:22 . Memory (MB): peak = 1457.773 ; gain = 597.035
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : 


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
