

================================================================
== Vitis HLS Report for 'seq_align_banded_Pipeline_VITIS_LOOP_1361_3'
================================================================
* Date:           Mon Jul 31 23:34:21 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        local_seq_multiple_align_sa
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.118 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      258|      258|  1.032 us|  1.032 us|  258|  258|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_1361_3  |      256|      256|         1|          1|          1|   256|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.11>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%ip = alloca i32 1"   --->   Operation 4 'alloca' 'ip' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.42ns)   --->   "%store_ln0 = store i9 0, i9 %ip"   --->   Operation 5 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc53"   --->   Operation 6 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%ip_1 = load i9 %ip" [seq_align_multiple.cpp:1363]   --->   Operation 7 'load' 'ip_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 8 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.88ns)   --->   "%icmp_ln1361 = icmp_eq  i9 %ip_1, i9 256" [seq_align_multiple.cpp:1361]   --->   Operation 9 'icmp' 'icmp_ln1361' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256"   --->   Operation 10 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.77ns)   --->   "%add_ln1361 = add i9 %ip_1, i9 1" [seq_align_multiple.cpp:1361]   --->   Operation 11 'add' 'add_ln1361' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln1361 = br i1 %icmp_ln1361, void %for.inc53.split, void %for.inc82.preheader.exitStub" [seq_align_multiple.cpp:1361]   --->   Operation 12 'br' 'br_ln1361' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specloopname_ln1361 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [seq_align_multiple.cpp:1361]   --->   Operation 13 'specloopname' 'specloopname_ln1361' <Predicate = (!icmp_ln1361)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %ip_1, i32 1, i32 7" [seq_align_multiple.cpp:1363]   --->   Operation 14 'partselect' 'lshr_ln' <Predicate = (!icmp_ln1361)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln1363 = zext i7 %lshr_ln" [seq_align_multiple.cpp:1363]   --->   Operation 15 'zext' 'zext_ln1363' <Predicate = (!icmp_ln1361)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%last_pe_score_addr_1 = getelementptr i31 %last_pe_score, i64 0, i64 %zext_ln1363" [seq_align_multiple.cpp:1363]   --->   Operation 16 'getelementptr' 'last_pe_score_addr_1' <Predicate = (!icmp_ln1361)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%last_pe_score_1_addr = getelementptr i31 %last_pe_score_1, i64 0, i64 %zext_ln1363" [seq_align_multiple.cpp:1363]   --->   Operation 17 'getelementptr' 'last_pe_score_1_addr' <Predicate = (!icmp_ln1361)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln1363 = trunc i9 %ip_1" [seq_align_multiple.cpp:1363]   --->   Operation 18 'trunc' 'trunc_ln1363' <Predicate = (!icmp_ln1361)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln1363 = br i1 %trunc_ln1363, void %arrayidx52.case.0, void %arrayidx52.case.1" [seq_align_multiple.cpp:1363]   --->   Operation 19 'br' 'br_ln1363' <Predicate = (!icmp_ln1361)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.23ns)   --->   "%store_ln1363 = store i31 0, i7 %last_pe_score_addr_1" [seq_align_multiple.cpp:1363]   --->   Operation 20 'store' 'store_ln1363' <Predicate = (!icmp_ln1361 & !trunc_ln1363)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 31> <Depth = 128> <RAM>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln1363 = br void %arrayidx52.exit" [seq_align_multiple.cpp:1363]   --->   Operation 21 'br' 'br_ln1363' <Predicate = (!icmp_ln1361 & !trunc_ln1363)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.23ns)   --->   "%store_ln1363 = store i31 0, i7 %last_pe_score_1_addr" [seq_align_multiple.cpp:1363]   --->   Operation 22 'store' 'store_ln1363' <Predicate = (!icmp_ln1361 & trunc_ln1363)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 31> <Depth = 128> <RAM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln1363 = br void %arrayidx52.exit" [seq_align_multiple.cpp:1363]   --->   Operation 23 'br' 'br_ln1363' <Predicate = (!icmp_ln1361 & trunc_ln1363)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.42ns)   --->   "%store_ln1361 = store i9 %add_ln1361, i9 %ip" [seq_align_multiple.cpp:1361]   --->   Operation 24 'store' 'store_ln1361' <Predicate = (!icmp_ln1361)> <Delay = 0.42>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln1361 = br void %for.inc53" [seq_align_multiple.cpp:1361]   --->   Operation 25 'br' 'br_ln1361' <Predicate = (!icmp_ln1361)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 26 'ret' 'ret_ln0' <Predicate = (icmp_ln1361)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ last_pe_score]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ last_pe_score_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
ip                   (alloca           ) [ 01]
store_ln0            (store            ) [ 00]
br_ln0               (br               ) [ 00]
ip_1                 (load             ) [ 00]
specpipeline_ln0     (specpipeline     ) [ 00]
icmp_ln1361          (icmp             ) [ 01]
empty                (speclooptripcount) [ 00]
add_ln1361           (add              ) [ 00]
br_ln1361            (br               ) [ 00]
specloopname_ln1361  (specloopname     ) [ 00]
lshr_ln              (partselect       ) [ 00]
zext_ln1363          (zext             ) [ 00]
last_pe_score_addr_1 (getelementptr    ) [ 00]
last_pe_score_1_addr (getelementptr    ) [ 00]
trunc_ln1363         (trunc            ) [ 01]
br_ln1363            (br               ) [ 00]
store_ln1363         (store            ) [ 00]
br_ln1363            (br               ) [ 00]
store_ln1363         (store            ) [ 00]
br_ln1363            (br               ) [ 00]
store_ln1361         (store            ) [ 00]
br_ln1361            (br               ) [ 00]
ret_ln0              (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="last_pe_score">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="last_pe_score"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="last_pe_score_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="last_pe_score_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1004" name="ip_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="1" slack="0"/>
<pin id="38" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ip/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="last_pe_score_addr_1_gep_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="31" slack="0"/>
<pin id="42" dir="0" index="1" bw="1" slack="0"/>
<pin id="43" dir="0" index="2" bw="7" slack="0"/>
<pin id="44" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="last_pe_score_addr_1/1 "/>
</bind>
</comp>

<comp id="47" class="1004" name="last_pe_score_1_addr_gep_fu_47">
<pin_list>
<pin id="48" dir="0" index="0" bw="31" slack="0"/>
<pin id="49" dir="0" index="1" bw="1" slack="0"/>
<pin id="50" dir="0" index="2" bw="7" slack="0"/>
<pin id="51" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="last_pe_score_1_addr/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="store_ln1363_access_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="7" slack="0"/>
<pin id="56" dir="0" index="1" bw="31" slack="0"/>
<pin id="57" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="58" dir="1" index="3" bw="31" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1363/1 "/>
</bind>
</comp>

<comp id="61" class="1004" name="store_ln1363_access_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="7" slack="0"/>
<pin id="63" dir="0" index="1" bw="31" slack="0"/>
<pin id="64" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="65" dir="1" index="3" bw="31" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1363/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="store_ln0_store_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="0" index="1" bw="9" slack="0"/>
<pin id="71" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="73" class="1004" name="ip_1_load_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="9" slack="0"/>
<pin id="75" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ip_1/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="icmp_ln1361_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="9" slack="0"/>
<pin id="78" dir="0" index="1" bw="9" slack="0"/>
<pin id="79" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1361/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="add_ln1361_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="9" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1361/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="lshr_ln_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="7" slack="0"/>
<pin id="90" dir="0" index="1" bw="9" slack="0"/>
<pin id="91" dir="0" index="2" bw="1" slack="0"/>
<pin id="92" dir="0" index="3" bw="4" slack="0"/>
<pin id="93" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="zext_ln1363_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="7" slack="0"/>
<pin id="100" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1363/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="trunc_ln1363_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="9" slack="0"/>
<pin id="106" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1363/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="store_ln1361_store_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="9" slack="0"/>
<pin id="110" dir="0" index="1" bw="9" slack="0"/>
<pin id="111" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1361/1 "/>
</bind>
</comp>

<comp id="113" class="1005" name="ip_reg_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="9" slack="0"/>
<pin id="115" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="ip "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="39"><net_src comp="4" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="45"><net_src comp="0" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="46"><net_src comp="32" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="52"><net_src comp="2" pin="0"/><net_sink comp="47" pin=0"/></net>

<net id="53"><net_src comp="32" pin="0"/><net_sink comp="47" pin=1"/></net>

<net id="59"><net_src comp="34" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="60"><net_src comp="40" pin="3"/><net_sink comp="54" pin=0"/></net>

<net id="66"><net_src comp="34" pin="0"/><net_sink comp="61" pin=1"/></net>

<net id="67"><net_src comp="47" pin="3"/><net_sink comp="61" pin=0"/></net>

<net id="72"><net_src comp="6" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="80"><net_src comp="73" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="16" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="73" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="22" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="94"><net_src comp="28" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="73" pin="1"/><net_sink comp="88" pin=1"/></net>

<net id="96"><net_src comp="4" pin="0"/><net_sink comp="88" pin=2"/></net>

<net id="97"><net_src comp="30" pin="0"/><net_sink comp="88" pin=3"/></net>

<net id="101"><net_src comp="88" pin="4"/><net_sink comp="98" pin=0"/></net>

<net id="102"><net_src comp="98" pin="1"/><net_sink comp="40" pin=2"/></net>

<net id="103"><net_src comp="98" pin="1"/><net_sink comp="47" pin=2"/></net>

<net id="107"><net_src comp="73" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="112"><net_src comp="82" pin="2"/><net_sink comp="108" pin=0"/></net>

<net id="116"><net_src comp="36" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="117"><net_src comp="113" pin="1"/><net_sink comp="68" pin=1"/></net>

<net id="118"><net_src comp="113" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="119"><net_src comp="113" pin="1"/><net_sink comp="108" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: last_pe_score | {1 }
	Port: last_pe_score_1 | {1 }
 - Input state : 
  - Chain level:
	State 1
		store_ln0 : 1
		ip_1 : 1
		icmp_ln1361 : 2
		add_ln1361 : 2
		br_ln1361 : 3
		lshr_ln : 2
		zext_ln1363 : 3
		last_pe_score_addr_1 : 4
		last_pe_score_1_addr : 4
		trunc_ln1363 : 2
		br_ln1363 : 3
		store_ln1363 : 5
		store_ln1363 : 5
		store_ln1361 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|    add   |   add_ln1361_fu_82  |    0    |    16   |
|----------|---------------------|---------|---------|
|   icmp   |  icmp_ln1361_fu_76  |    0    |    11   |
|----------|---------------------|---------|---------|
|partselect|    lshr_ln_fu_88    |    0    |    0    |
|----------|---------------------|---------|---------|
|   zext   |  zext_ln1363_fu_98  |    0    |    0    |
|----------|---------------------|---------|---------|
|   trunc  | trunc_ln1363_fu_104 |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |    27   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+----------+--------+
|          |   FF   |
+----------+--------+
|ip_reg_113|    9   |
+----------+--------+
|   Total  |    9   |
+----------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   27   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    9   |    -   |
+-----------+--------+--------+
|   Total   |    9   |   27   |
+-----------+--------+--------+
