(c) Copyright 2012-2015 Xilinx, Inc. All Rights Reserved.
#-----------------------------------------------------------
# Tool version  : sds++ 2014.4 20150228
# Start time    : Thu Feb 09 01:43:39 PM CET 2017
# Command line  : sds++ -o correlation_accel_v4.elf ./src/correlation_accel_v4.o ./src/main.o -sds-pf zed -dmclkid 2
# Log file      : /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/reports/sds.log
# Journal file  : /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/reports/sds.jou
# Report file   : /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/reports/sds.rpt
#-----------------------------------------------------------

INFO: [SDSoC 0-0] Removing implementation files from previous run
Libraries: 
Library Paths {}
INFO: [SDSoC 0-0] Analyzing object files
arm-xilinx-linux-gnueabi-objcopy -O binary --set-section-flags .xddata=alloc --only-section=.xddata /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/src/correlation_accel_v4.o /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/.data/correlation_accel_v4.o.xml
arm-xilinx-linux-gnueabi-objcopy -O binary --set-section-flags .xdpp=alloc --only-section=.xdpp /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/src/correlation_accel_v4.o /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/.pp/correlation_accel_v4.ii
arm-xilinx-linux-gnueabi-objcopy -O binary --set-section-flags .xdfcnmap=alloc --only-section=.xdfcnmap /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/src/correlation_accel_v4.o /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/.cdb/correlation_accel_v4.fcnmap.xml
arm-xilinx-linux-gnueabi-objcopy -O binary --set-section-flags .xdhlscore=alloc --only-section=.xdhlscore /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/src/correlation_accel_v4.o /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v4_1_0/xilinx_com_hls_correlation_accel_v4_1_0.zip
unzip -u -o /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v4_1_0/xilinx_com_hls_correlation_accel_v4_1_0.zip -d /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v4_1_0
Archive:  /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v4_1_0/xilinx_com_hls_correlation_accel_v4_1_0.zip
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v4_1_0/component.xml  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v4_1_0/hdl/ip/correlation_accel_v4_ap_fadd_3_full_dsp_32.vhd  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v4_1_0/hdl/ip/correlation_accel_v4_ap_faddfsub_3_full_dsp_32.vhd  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v4_1_0/hdl/ip/correlation_accel_v4_ap_sitofp_4_no_dsp_32.vhd  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v4_1_0/hdl/ip/correlation_accel_v4_ap_fdiv_14_no_dsp_32.vhd  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v4_1_0/hdl/ip/correlation_accel_v4_ap_flog_11_full_dsp_32.vhd  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v4_1_0/hdl/ip/correlation_accel_v4_ap_fsqrt_14_no_dsp_32.vhd  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v4_1_0/hdl/ip/correlation_accel_v4_ap_fmul_2_max_dsp_32.vhd  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v4_1_0/constraints/correlation_accel_v4_ooc.xdc  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v4_1_0/hdl/verilog/FIFO_correlation_accel_v4_weight_returnB_c1_V.v  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v4_1_0/hdl/verilog/FIFO_correlation_accel_v4_sum_weight_returnA_stage2_c1_V.v  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v4_1_0/hdl/verilog/FIFO_correlation_accel_v4_weight_returnB_c2_V.v  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v4_1_0/hdl/verilog/correlation_accel_v4_fdiv_32ns_32ns_32_16.v  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v4_1_0/hdl/verilog/FIFO_correlation_accel_v4_ln_returnA_c1_V.v  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v4_1_0/hdl/verilog/FIFO_correlation_accel_v4_ln_returnB_c2_V.v  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v4_1_0/hdl/verilog/FIFO_correlation_accel_v4_number_of_indices20_channel.v  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v4_1_0/hdl/verilog/FIFO_correlation_accel_v4_weight_returnA_c1_V.v  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v4_1_0/hdl/verilog/FIFO_correlation_accel_v4_weight_returnA_returnB_c2_V.v  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v4_1_0/hdl/verilog/correlation_accel_v4_frontEnd.v  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v4_1_0/hdl/verilog/FIFO_correlation_accel_v4_weight_returnSquareB_c1_V.v  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v4_1_0/hdl/verilog/FIFO_correlation_accel_v4_ln_returnA_c2_V.v  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v4_1_0/hdl/verilog/FIFO_correlation_accel_v4_sum_weight_return_stage2_c2_V.v  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v4_1_0/hdl/verilog/correlation_accel_v4.v  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v4_1_0/hdl/verilog/FIFO_correlation_accel_v4_sum_weight_returnSquare_stage2.v  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v4_1_0/hdl/verilog/FIFO_correlation_accel_v4_weight_returnSquareA_c2_V.v  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v4_1_0/hdl/verilog/correlation_accel_v4_faddfsub_32ns_32ns_32_5_full_dsp.v  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v4_1_0/hdl/verilog/FIFO_correlation_accel_v4_weight_returnA_c2_V.v  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v4_1_0/hdl/verilog/FIFO_correlation_accel_v4_sum_weight_returnA_returnB_sta.v  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v4_1_0/hdl/verilog/FIFO_correlation_accel_v4_sum_weight_return_stage2_c1_V.v  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v4_1_0/hdl/verilog/FIFO_correlation_accel_v4_weight_returnSquareA_c1_V.v  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v4_1_0/hdl/verilog/FIFO_correlation_accel_v4_sum_weight_stage2_c2_V.v  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v4_1_0/hdl/verilog/correlation_accel_v4_srem_32ns_4ns_32_36.v  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v4_1_0/hdl/verilog/FIFO_correlation_accel_v4_number_of_days16_channel.v  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v4_1_0/hdl/verilog/correlation_accel_v4_frontEnd_weight_rom_ram.dat  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v4_1_0/hdl/verilog/correlation_accel_v4_midEnd.v  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v4_1_0/hdl/verilog/FIFO_correlation_accel_v4_weight_returnSquareB_c2_V.v  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v4_1_0/hdl/verilog/FIFO_correlation_accel_v4_sum_weight_stage2_c1_V.v  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v4_1_0/hdl/verilog/FIFO_correlation_accel_v4_sum_weight_c1_V.v  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v4_1_0/hdl/verilog/FIFO_correlation_accel_v4_weight_returnA_returnB_c1_V.v  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v4_1_0/hdl/verilog/correlation_accel_v4_fadd_32ns_32ns_32_5_full_dsp.v  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v4_1_0/hdl/verilog/FIFO_correlation_accel_v4_sum_return_stage2_c1_V.v  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v4_1_0/hdl/verilog/FIFO_correlation_accel_v4_number_of_days19_channel.v  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v4_1_0/hdl/verilog/FIFO_correlation_accel_v4_sum_weight_returnA_returnB_sta_1.v  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v4_1_0/hdl/verilog/FIFO_correlation_accel_v4_number_of_indices17_channel.v  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v4_1_0/hdl/verilog/correlation_accel_v4_fmul_32ns_32ns_32_4_max_dsp.v  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v4_1_0/hdl/verilog/correlation_accel_v4_frontEnd_lnReturnA.v  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v4_1_0/hdl/verilog/FIFO_correlation_accel_v4_sum_weight_c2_V.v  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v4_1_0/hdl/verilog/FIFO_correlation_accel_v4_sum_weight_returnSquare_stage2_1.v  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v4_1_0/hdl/verilog/correlation_accel_v4_frontEnd_lnReturnA_ram.dat  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v4_1_0/hdl/verilog/FIFO_correlation_accel_v4_sum_returnA_stage2_c1_V.v  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v4_1_0/hdl/verilog/FIFO_correlation_accel_v4_sum_weight_returnA_stage2_c2_V.v  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v4_1_0/hdl/verilog/correlation_accel_v4_frontEnd_weight_rom.v  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v4_1_0/hdl/verilog/correlation_accel_v4_midEnd_acc_returnA.v  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v4_1_0/hdl/verilog/FIFO_correlation_accel_v4_ln_returnB_c1_V.v  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v4_1_0/hdl/verilog/correlation_accel_v4_fsqrt_32ns_32ns_32_16.v  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v4_1_0/hdl/verilog/FIFO_correlation_accel_v4_number_of_days15_channel.v  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v4_1_0/hdl/verilog/FIFO_correlation_accel_v4_number_of_indices18_channel.v  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v4_1_0/hdl/verilog/correlation_accel_v4_flog_32ns_32ns_32_13_full_dsp.v  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v4_1_0/hdl/verilog/FIFO_correlation_accel_v4_sum_weight_returnSquareA_stage.v  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v4_1_0/hdl/verilog/correlation_accel_v4_sitofp_32ns_32_6.v  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v4_1_0/hdl/verilog/FIFO_correlation_accel_v4_sum_return_stage2_c2_V.v  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v4_1_0/hdl/verilog/correlation_accel_v4_backEnd.v  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v4_1_0/hdl/verilog/FIFO_correlation_accel_v4_sum_weight_returnSquareA_stage_1.v  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v4_1_0/hdl/verilog/FIFO_correlation_accel_v4_sum_returnA_stage2_c2_V.v  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v4_1_0/hdl/verilog/correlation_accel_v4_midEnd_1.v  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v4_1_0/hdl/vhdl/correlation_accel_v4_fmul_32ns_32ns_32_4_max_dsp.vhd  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v4_1_0/hdl/vhdl/FIFO_correlation_accel_v4_sum_returnA_stage2_c1_V.vhd  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v4_1_0/hdl/vhdl/FIFO_correlation_accel_v4_sum_weight_returnSquareA_stage_1.vhd  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v4_1_0/hdl/vhdl/FIFO_correlation_accel_v4_weight_returnSquareB_c2_V.vhd  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v4_1_0/hdl/vhdl/FIFO_correlation_accel_v4_sum_weight_returnA_returnB_sta.vhd  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v4_1_0/hdl/vhdl/FIFO_correlation_accel_v4_weight_returnSquareA_c1_V.vhd  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v4_1_0/hdl/vhdl/correlation_accel_v4_midEnd_acc_returnA.vhd  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v4_1_0/hdl/vhdl/FIFO_correlation_accel_v4_weight_returnB_c2_V.vhd  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v4_1_0/hdl/vhdl/FIFO_correlation_accel_v4_number_of_days15_channel.vhd  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v4_1_0/hdl/vhdl/FIFO_correlation_accel_v4_sum_weight_returnSquare_stage2_1.vhd  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v4_1_0/hdl/vhdl/FIFO_correlation_accel_v4_weight_returnA_returnB_c2_V.vhd  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v4_1_0/hdl/vhdl/FIFO_correlation_accel_v4_weight_returnA_c2_V.vhd  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v4_1_0/hdl/vhdl/FIFO_correlation_accel_v4_number_of_indices18_channel.vhd  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v4_1_0/hdl/vhdl/correlation_accel_v4_sitofp_32ns_32_6.vhd  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v4_1_0/hdl/vhdl/FIFO_correlation_accel_v4_sum_weight_c2_V.vhd  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v4_1_0/hdl/vhdl/FIFO_correlation_accel_v4_sum_weight_returnA_stage2_c1_V.vhd  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v4_1_0/hdl/vhdl/correlation_accel_v4_backEnd.vhd  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v4_1_0/hdl/vhdl/FIFO_correlation_accel_v4_weight_returnA_c1_V.vhd  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v4_1_0/hdl/vhdl/FIFO_correlation_accel_v4_sum_weight_stage2_c2_V.vhd  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v4_1_0/hdl/vhdl/FIFO_correlation_accel_v4_weight_returnA_returnB_c1_V.vhd  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v4_1_0/hdl/vhdl/FIFO_correlation_accel_v4_number_of_days16_channel.vhd  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v4_1_0/hdl/vhdl/FIFO_correlation_accel_v4_number_of_days19_channel.vhd  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v4_1_0/hdl/vhdl/FIFO_correlation_accel_v4_ln_returnB_c2_V.vhd  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v4_1_0/hdl/vhdl/correlation_accel_v4_midEnd.vhd  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v4_1_0/hdl/vhdl/correlation_accel_v4_frontEnd.vhd  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v4_1_0/hdl/vhdl/correlation_accel_v4_frontEnd_lnReturnA.vhd  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v4_1_0/hdl/vhdl/correlation_accel_v4.vhd  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v4_1_0/hdl/vhdl/FIFO_correlation_accel_v4_sum_return_stage2_c2_V.vhd  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v4_1_0/hdl/vhdl/FIFO_correlation_accel_v4_number_of_indices20_channel.vhd  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v4_1_0/hdl/vhdl/FIFO_correlation_accel_v4_number_of_indices17_channel.vhd  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v4_1_0/hdl/vhdl/correlation_accel_v4_fdiv_32ns_32ns_32_16.vhd  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v4_1_0/hdl/vhdl/correlation_accel_v4_fadd_32ns_32ns_32_5_full_dsp.vhd  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v4_1_0/hdl/vhdl/FIFO_correlation_accel_v4_weight_returnSquareB_c1_V.vhd  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v4_1_0/hdl/vhdl/FIFO_correlation_accel_v4_sum_weight_returnSquare_stage2.vhd  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v4_1_0/hdl/vhdl/correlation_accel_v4_frontEnd_weight_rom.vhd  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v4_1_0/hdl/vhdl/FIFO_correlation_accel_v4_ln_returnB_c1_V.vhd  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v4_1_0/hdl/vhdl/FIFO_correlation_accel_v4_weight_returnB_c1_V.vhd  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v4_1_0/hdl/vhdl/FIFO_correlation_accel_v4_sum_weight_c1_V.vhd  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v4_1_0/hdl/vhdl/correlation_accel_v4_fsqrt_32ns_32ns_32_16.vhd  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v4_1_0/hdl/vhdl/FIFO_correlation_accel_v4_sum_return_stage2_c1_V.vhd  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v4_1_0/hdl/vhdl/FIFO_correlation_accel_v4_ln_returnA_c1_V.vhd  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v4_1_0/hdl/vhdl/FIFO_correlation_accel_v4_sum_weight_stage2_c1_V.vhd  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v4_1_0/hdl/vhdl/FIFO_correlation_accel_v4_ln_returnA_c2_V.vhd  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v4_1_0/hdl/vhdl/correlation_accel_v4_flog_32ns_32ns_32_13_full_dsp.vhd  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v4_1_0/hdl/vhdl/correlation_accel_v4_faddfsub_32ns_32ns_32_5_full_dsp.vhd  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v4_1_0/hdl/vhdl/correlation_accel_v4_midEnd_1.vhd  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v4_1_0/hdl/vhdl/FIFO_correlation_accel_v4_sum_weight_returnSquareA_stage.vhd  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v4_1_0/hdl/vhdl/FIFO_correlation_accel_v4_sum_returnA_stage2_c2_V.vhd  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v4_1_0/hdl/vhdl/FIFO_correlation_accel_v4_sum_weight_returnA_stage2_c2_V.vhd  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v4_1_0/hdl/vhdl/FIFO_correlation_accel_v4_weight_returnSquareA_c2_V.vhd  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v4_1_0/hdl/vhdl/FIFO_correlation_accel_v4_sum_weight_return_stage2_c1_V.vhd  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v4_1_0/hdl/vhdl/correlation_accel_v4_srem_32ns_4ns_32_36.vhd  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v4_1_0/hdl/vhdl/FIFO_correlation_accel_v4_sum_weight_returnA_returnB_sta_1.vhd  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v4_1_0/hdl/vhdl/FIFO_correlation_accel_v4_sum_weight_return_stage2_c2_V.vhd  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v4_1_0/doc/ReleaseNotes.txt  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v4_1_0/misc/logo.png  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v4_1_0/bd/bd.tcl  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v4_1_0/xgui/correlation_accel_v4_v1_0.tcl  
arm-xilinx-linux-gnueabi-objcopy -O binary --set-section-flags .xdif=alloc --only-section=.xdif /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/src/correlation_accel_v4.o /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/.cdb/correlation_accel_v4_if.xml
arm-xilinx-linux-gnueabi-objcopy -O binary --set-section-flags .xddata=alloc --only-section=.xddata /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/src/main.o /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/.data/main.o.xml
build_xd_ip_db  -sdsoc  -sds-pf /opt/Xilinx/SDSoC/2014.4/platforms/zed/zed_hw.pfm  -clkid 2 -ip /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v4_1_0  -o /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/.cdb/xd_ip_db.xml  
INFO: Using user-defined path for XILINX_XD environment variable /opt/Xilinx/SDSoC/2014.4
processing accelerators: /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v4_1_0
ip_dir: /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v4_1_0
xsltproc --stringparam xpath "spirit:component/spirit:name/text()" /opt/Xilinx/SDSoC/2014.4/scripts/xdcc/xpathValueOf.xsl /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v4_1_0/component.xml
ip_name: correlation_accel_v4
INFO: [SDSoC 0-0] Generating data motion network
llvm-link -o /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/.llvm/sdi_all.o /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/.llvm/./src/correlation_accel_v4.s /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/.llvm/./src/main.s
XidanePass  --platform zed  --dmclkid 2  --repo /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/.cdb/xd_ip_db.xml  --dmdb /opt/Xilinx/SDSoC/2014.4/data/DM.db   -os linux 
INFO: [SDSoC 0-0] Analyzing hardware accelerators...
INFO: [SDSoC 0-0] Analyzing callers to hardware accelerators...
INFO: [SDSoC 0-0] Scheduling data transfer graph for partition 0
INFO: [SDSoC 0-0] Creating data motion network hardware for partition 0
INFO: [SDSoC 0-0] Creating software stub functions for partition 0
ERROR: [SDSoC 0-0] Function correlation_accel_v4 is missing data base index for argument in_indices
ERROR: [SDSoC 0-0] Function correlation_accel_v4 is missing data base index for argument out_correlation
INFO: [SDSoC 0-0] Generating data motion network report for partition 0
INFO: [SDSoC 0-0] Rewriting caller code
INFO: [SDSoC 0-0] Rewrite /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/src/main.cpp
INFO: [SDSoC 0-0] Create accelerator stub functions
stub_gen  -func correlation_accel_v4  -stub /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/.llvm/correlation_accel_v4.cfrewrite  -o /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/swstubs/correlation_accel_v4.cpp  /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/src/correlation_accel_v4.cpp  --  -c  -target arm-xilinx-linux-gnueabi -mcpu=cortex-a9 -O0 -g -w   -I/opt/Xilinx/SDSoC/2014.4/SDK/2014.4/gnu/arm/lin/arm-xilinx-linux-gnueabi/include/c++/4.8.3  -I/opt/Xilinx/SDSoC/2014.4/SDK/2014.4/gnu/arm/lin/arm-xilinx-linux-gnueabi/include/c++/4.8.3/arm-xilinx-linux-gnueabi  -I/opt/Xilinx/SDSoC/2014.4/SDK/2014.4/gnu/arm/lin/arm-xilinx-linux-gnueabi/include/c++/4.8.3/backward   -I/opt/Xilinx/SDSoC/2014.4/SDK/2014.4/gnu/arm/lin/lib/gcc/arm-xilinx-linux-gnueabi/4.8.3/include  -I/opt/Xilinx/SDSoC/2014.4/SDK/2014.4/gnu/arm/lin/lib/gcc/arm-xilinx-linux-gnueabi/4.8.3/include-fixed  -I/opt/Xilinx/SDSoC/2014.4/SDK/2014.4/gnu/arm/lin/arm-xilinx-linux-gnueabi/include  -I/opt/Xilinx/SDSoC/2014.4/SDK/2014.4/gnu/arm/lin/arm-xilinx-linux-gnueabi/libc/usr/include  -I /opt/Xilinx/SDSoC/2014.4/Vivado_HLS/2014.4/include  -I /opt/Xilinx/SDSoC/2014.4/arm-xilinx-linux-gnueabi/include    -I/home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/src -I/home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/src -Wall -O3 -fmessage-length=0 -MMD -MP -D __SDSCC__
INFO: [SDSoC 0-0] Successfully performed stub generation on file: 
INFO: [SDSoC 0-0] Removing implementation files from previous run /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/p0/ipi
xsltproc  -o /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/p0/ipi/apsys_acc_info.xml  --stringparam P_XD_IP_REPOS /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/.cdb/xd_ip_db.xml  /opt/Xilinx/SDSoC/2014.4/scripts/xsd/genAdapterPackagedIpInfo.xsl 
         /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/.llvm/apsys_0.xml
INFO: [SDSoC 0-0] Creating block diagram (BD), address map, port information and device registration for partition 0 (this may take a few minutes)
system_linker -cf-input /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/.llvm/apsys_0.xml -cf-output-dir _sds/p0 -ip-db /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/.cdb/xd_ip_db.xml -ip-repo /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/iprepo/repo -sds-pf /opt/Xilinx/SDSoC/2014.4/platforms/zed:linux -software-only   -sdsoc
system_linker started at Thu Feb 09 01:43:42 PM CET 2017
INFO: [SDSoC 0-0] Creating hardware project files
INFO: [SDSoC 0-0] Creating Vivado block design
INFO: [SDSoC 0-0] Creating block diagram (BD) and address map
INFO: [SDSoC 0-0] Copying address map
INFO: [SDSoC 0-0] Creating port and device registration data
/opt/Xilinx/SDSoC/2014.4/bin/cf2sw -i apsys_0.xml -r /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/.cdb/xd_ip_db.xml -a address_map.xml -pollMode 0    -n
system_linker completed at Thu Feb 09 01:44:37 PM CET 2017
INFO: [SDSoC 0-0] Prepare hardware access API functions
INFO: [SDSoC 0-0] Compile hardware access API functions
INFO: [SDSoC 0-0] Compile accelerator stub functions
arm-xilinx-linux-gnueabi-gcc -I /opt/Xilinx/SDSoC/2014.4/arm-xilinx-linux-gnueabi/include  -I /opt/Xilinx/SDSoC/2014.4/Vivado_HLS/2014.4/include    -c  /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/swstubs/devreg.c
arm-xilinx-linux-gnueabi-gcc -I /opt/Xilinx/SDSoC/2014.4/arm-xilinx-linux-gnueabi/include  -I /opt/Xilinx/SDSoC/2014.4/Vivado_HLS/2014.4/include    -c  /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/swstubs/portinfo.c
arm-xilinx-linux-gnueabi-g++ -I /opt/Xilinx/SDSoC/2014.4/arm-xilinx-linux-gnueabi/include  -I /opt/Xilinx/SDSoC/2014.4/Vivado_HLS/2014.4/include    -c  /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/swstubs/cf_stub.c
arm-xilinx-linux-gnueabi-ar crs /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/swstubs/libxlnk_stub.a /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/swstubs/devreg.o /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/swstubs/portinfo.o /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/swstubs/cf_stub.o
arm-xilinx-linux-gnueabi-g++ -c correlation_accel_v4.cpp -I /opt/Xilinx/SDSoC/2014.4/arm-xilinx-linux-gnueabi/include  -I /opt/Xilinx/SDSoC/2014.4/Vivado_HLS/2014.4/include   -I/home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/src -I/home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/src -Wall -O3 -fmessage-length=0 -MMD -MP -D __SDSCC__  -o correlation_accel_v4.o
correlation_accel_v4.cpp: In function 'void weight_rom_init(float*, int)':
correlation_accel_v4.cpp:352:2: warning: label 'COMP_SUM_OF_WEIGHT' defined but not used [-Wunused-label]
  COMP_SUM_OF_WEIGHT:
  ^
correlation_accel_v4.cpp:347:2: warning: label 'INIT_WEIGHT_ROM' defined but not used [-Wunused-label]
  INIT_WEIGHT_ROM:
  ^
correlation_accel_v4.cpp: In function 'void frontEnd(int, int, float*, float*, float*, float*, float*, float*, float*, float*, float*, float*, float*, float*, float*, float*, float*, float*, float*)':
correlation_accel_v4.cpp:425:8: warning: unused variable 'sum_weight' [-Wunused-variable]
  float sum_weight = weight_rom[0];
        ^
correlation_accel_v4.cpp:516:3: warning: label 'ACCUMULATION_LOOP_FLOATING_INDEX' defined but not used [-Wunused-label]
   ACCUMULATION_LOOP_FLOATING_INDEX:
   ^
correlation_accel_v4.cpp:457:2: warning: label 'LOOP_FIRST_INDEX' defined but not used [-Wunused-label]
  LOOP_FIRST_INDEX:
  ^
correlation_accel_v4.cpp: In function 'void midEnd(int, int, int, float*, float*, float*, float*, float*, float*, float*, float*, float*, float*, float*, float*, float*, float*, float*, float*)':
correlation_accel_v4.cpp:696:7: warning: unused variable 'index' [-Wunused-variable]
   int index        = column_index * NUMBER_OF_DAYS;
       ^
correlation_accel_v4.cpp:699:3: warning: label 'RESET_REGISTERS' defined but not used [-Wunused-label]
   RESET_REGISTERS:
   ^
correlation_accel_v4.cpp:716:3: warning: label 'ACCUMULATIONS' defined but not used [-Wunused-label]
   ACCUMULATIONS:
   ^
correlation_accel_v4.cpp:767:3: warning: label 'LAST_ACCUM_LOOP' defined but not used [-Wunused-label]
   LAST_ACCUM_LOOP:
   ^
INFO: [SDSoC 0-0] Compile rewritten caller functions
arm-xilinx-linux-gnueabi-objcopy -O binary --set-section-flags .xdsdata=alloc --only-section=.xdsdata /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/src/main.o /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/.data/main.xml
arm-xilinx-linux-gnueabi-g++ -c /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/swstubs/main.cpp -I/home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/src -I/home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/src -Wall -O3 -fmessage-length=0 -MMD -MP -D __SDSCC__ -I /opt/Xilinx/SDSoC/2014.4/arm-xilinx-linux-gnueabi/include  -I /opt/Xilinx/SDSoC/2014.4/Vivado_HLS/2014.4/include   -o /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/swstubs/main.o
/home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/swstubs/main.cpp: In function 'int main(int, char**)':
/home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/swstubs/main.cpp:42:171: warning: use of 'll' length modifier with 'f' type character [-Wformat=]
 #define TIME_STAMP_ACCEL  { clock_end = sds_clock_counter(); printf("Time in second for hardware version: %llf \n", (float)(clock_end-clock_start)/(float)COUNT_PER_SECOND); clock_start = sds_clock_counter();  }
                                                                                                                                                                           ^
/home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/swstubs/main.cpp:390:5: note: in expansion of macro 'TIME_STAMP_ACCEL'
     TIME_STAMP_ACCEL;
     ^
/home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/swstubs/main.cpp:404:10: warning: variable 'status' set but not used [-Wunused-but-set-variable]
     bool status;
          ^
/home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/swstubs/main.cpp: In function 'bool indices_init(uint32_t)':
/home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/swstubs/main.cpp:96:1: warning: control reaches end of non-void function [-Wreturn-type]
 }
 ^
/home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/src/correlation_accel_v4.hpp: At global scope:
/home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/src/correlation_accel_v4.hpp:70:13: warning: 'void weight_rom_init(float*, int)' declared 'static' but never defined [-Wunused-function]
 static void weight_rom_init(
             ^
arm-xilinx-linux-gnueabi-ar crs /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/swstubs/libcorrelation_accel_v4.a /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/swstubs/devreg.o /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/swstubs/portinfo.o /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/swstubs/cf_stub.o /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/swstubs/correlation_accel_v4.o
INFO: [SDSoC 0-0] Link application ELF file
arm-xilinx-linux-gnueabi-g++   /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/src/correlation_accel_v4.o /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/swstubs/main.o /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/swstubs/correlation_accel_v4.o     -L /opt/Xilinx/SDSoC/2014.4/arm-xilinx-linux-gnueabi/lib -L/home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/swstubs -Wl,--start-group  -Wl,--end-group -Wl,--start-group    -lpthread -lsds_lib -lxlnk_stub  -Wl,--end-group -o /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/swstubs/correlation_accel_v4.elf
arm-xilinx-linux-gnueabi-objcopy -R .xddata -R .xdfcnmap -R .xdhlscore -R .xdcore -R .xdbdtcl -R .xdsdata -R .xdpp /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/swstubs/correlation_accel_v4.elf
INFO: [SDSoC 0-0] Enable generation of hardware programming files
INFO: [SDSoC 0-0] Enable generation of boot files
INFO: [SDSoC 0-0] Calling system_linker for partition 0
system_linker -cf-input /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/.llvm/apsys_0.xml -cf-output-dir _sds/p0 -ip-db /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/.cdb/xd_ip_db.xml -ip-repo /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/iprepo/repo -sds-pf /opt/Xilinx/SDSoC/2014.4/platforms/zed:linux -bitstream -bit-name correlation_accel_v4.elf.bit -boot-files   -mdev-no-swgen -mdev-no-xsd -sdsoc -sd-output-dir _sds/p0/sd_card -bit-binary -elf /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/swstubs/correlation_accel_v4.elf
system_linker started at Thu Feb 09 01:44:38 PM CET 2017
INFO: [SDSoC 0-0] Generating bitstream for platform zed.
      This may take some time to complete
... [13:44:52] Starting synth_design
... [13:45:02] Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1056.980 ; gain = 223.496 ; free physical = 12704 ; free virtual = 22436
... [13:51:37] Start Loading Part and Timing Information
... [13:51:37] Start Applying 'set_property' XDC Constraints
... [13:51:52] Start RTL Component Statistics 
... [13:51:52] Start RTL Hierarchical Component Statistics 
... [13:51:52] Start Part Resource Summary
... [13:52:02] Start Cross Boundary Optimization
... [13:52:12] Start Area Optimization
... [13:52:27] Start Timing Optimization
... [13:52:37] Start Applying XDC Timing Constraints
... [13:52:47] Start Technology Mapping
... [13:53:22] Start IO Insertion
... [13:53:22] Start Flattening Before IO Insertion
... [13:53:22] Start Final Netlist Cleanup
... [13:53:27] Start Renaming Generated Instances
... [13:53:27] Start Rebuilding User Hierarchy
... [13:53:32] Start Writing Synthesis Report
... [13:54:10] Starting DRC Task
... [13:54:20] Starting Logic Optimization Task
... [13:54:35] Starting Power Optimization Task
... [13:54:40] Starting PowerOpt Patch Enables Task
... [13:54:50] Starting Placer Task
... [13:55:50] Starting Routing Task
INFO: [SDSoC 0-0] Creating boot files
system_linker completed at Thu Feb 09 01:57:20 PM CET 2017
All user specified timing constraints are met.
sds++ log file saved as /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_accel_v4/SDRelease/_sds/reports/sds.log
sds++ completed at Thu Feb 09 01:57:20 PM CET 2017
