
	.version 1.4
	.target sm_10, map_f64_to_f32
	// compiled with /usr/local/cuda/open64/lib//be
	// nvopencc 4.0 built on 2011-05-12

	//-----------------------------------------------------------
	// Compiling /tmp/tmpxft_000036e2_00000000-7_needle.cpp3.i (/tmp/ccBI#.mXoS5k)
	//-----------------------------------------------------------

	//-----------------------------------------------------------
	// Options:
	//-----------------------------------------------------------
	//  Target:ptx, ISA:sm_10, Endian:little, Pointer Size:64
	//  -O3	(Optimization level)
	//  -g0	(Debug level)
	//  -m2	(Report advisories)
	//-----------------------------------------------------------

	.file	1	"<command-line>"
	.file	2	"/tmp/tmpxft_000036e2_00000000-6_needle.cudafe2.gpu"
	.file	3	"/usr/lib/gcc/x86_64-linux-gnu/4.4.7/include/stddef.h"
	.file	4	"/usr/local/cuda/include/crt/device_runtime.h"
	.file	5	"/usr/local/cuda/include/host_defines.h"
	.file	6	"/usr/local/cuda/include/builtin_types.h"
	.file	7	"/usr/local/cuda/include/device_types.h"
	.file	8	"/usr/local/cuda/include/driver_types.h"
	.file	9	"/usr/local/cuda/include/surface_types.h"
	.file	10	"/usr/local/cuda/include/texture_types.h"
	.file	11	"/usr/local/cuda/include/vector_types.h"
	.file	12	"/usr/local/cuda/include/device_launch_parameters.h"
	.file	13	"/usr/local/cuda/include/crt/storage_class.h"
	.file	14	"/usr/include/x86_64-linux-gnu/bits/types.h"
	.file	15	"/usr/include/time.h"
	.file	16	"needle_kernel.cu"
	.file	17	"/usr/local/cuda/include/common_functions.h"
	.file	18	"/usr/local/cuda/include/math_functions.h"
	.file	19	"/usr/local/cuda/include/math_constants.h"
	.file	20	"/usr/local/cuda/include/device_functions.h"
	.file	21	"/usr/local/cuda/include/sm_11_atomic_functions.h"
	.file	22	"/usr/local/cuda/include/sm_12_atomic_functions.h"
	.file	23	"/usr/local/cuda/include/sm_13_double_functions.h"
	.file	24	"/usr/local/cuda/include/sm_20_atomic_functions.h"
	.file	25	"/usr/local/cuda/include/sm_20_intrinsics.h"
	.file	26	"/usr/local/cuda/include/surface_functions.h"
	.file	27	"/usr/local/cuda/include/texture_fetch_functions.h"
	.file	28	"/usr/local/cuda/include/math_functions_dbl_ptx1.h"

.entry _Z20needle_cuda_shared_1PiS_S_iiii(.param  .u64 __cudaparm__Z20needle_cuda_shared_1PiS_S_iiii_referrence,
		.param  .u64 __cudaparm__Z20needle_cuda_shared_1PiS_S_iiii_matrix_cuda,
		.param  .u64 __cudaparm__Z20needle_cuda_shared_1PiS_S_iiii_matrix_cuda_out,
		.param  .s32 __cudaparm__Z20needle_cuda_shared_1PiS_S_iiii_cols,
		.param  .s32 __cudaparm__Z20needle_cuda_shared_1PiS_S_iiii_penalty,
		.param  .s32 __cudaparm__Z20needle_cuda_shared_1PiS_S_iiii_i,
		.param  .s32 __cudaparm__Z20needle_cuda_shared_1PiS_S_iiii_block_width)
{
	.shared .align 4 .b8 __cuda___cuda_local_var_37605_31_non_const_temp40[4356];
	.shared .align 4 .b8 __cuda___cuda_local_var_37606_31_non_const_ref4396[4096];

	.reg .u64 %r0;
	.reg .u32 %r1;
	.reg .u32 %r2;
	.reg .u32 %r3;
	.reg .u32 %r4;
	.reg .u64 %r5;
	.reg .u32 %r6;
	.reg .u32 %r7;
	.reg .u32 %r8;
	.reg .u64 %r9;
	.reg .u64 %r10;
	.reg .u32 %r11;
	.reg .u32 %r12;
	.reg .u64 %r13;
	.reg .u32 %r14;
	.reg .pred %p15;
	.reg .u64 %r16;
	.reg .u64 %r17;
	.reg .u64 %r18;
	.reg .u32 %r19;
	.reg .u64 %r20;
	.reg .u64 %r21;
	.reg .u64 %r22;
	.reg .u32 %r23;
	.reg .u32 %r24;
	.reg .u64 %r25;
	.reg .u64 %r26;
	.reg .u64 %r27;
	.reg .u64 %r28;
	.reg .u64 %r29;
	.reg .u64 %r30;
	.reg .u32 %r31;
	.reg .u32 %r32;
	.reg .u32 %r33;
	.reg .pred %p34;
	.reg .u32 %r35;
	.reg .u32 %r36;
	.reg .u32 %r37;
	.reg .u64 %r38;
	.reg .u64 %r39;
	.reg .u64 %r40;
	.reg .u32 %r41;
	.reg .u64 %r42;
	.reg .u64 %r43;
	.reg .u64 %r44;
	.reg .u64 %r45;
	.reg .u32 %r46;
	.reg .u32 %r47;
	.reg .pred %p48;
	.reg .u32 %r49;
	.reg .u64 %r50;
	.reg .u64 %r51;
	.reg .u64 %r52;
	.reg .u64 %r53;
	.reg .u64 %r54;
	.reg .u32 %r55;
	.reg .u64 %r56;
	.reg .u64 %r57;
	.reg .u64 %r58;
	.reg .u64 %r59;
	.reg .u32 %r60;
	.reg .u32 %r61;
	.reg .u32 %r62;
	.reg .u32 %r63;
	.reg .u32 %r64;
	.reg .u32 %r65;
	.reg .u32 %r66;
	.reg .pred %p67;
	.reg .u32 %r68;
	.reg .pred %p69;
	.reg .u32 %r70;
	.reg .u32 %r71;
	.reg .pred %p72;
	.reg .u32 %r73;
	.reg .pred %p74;
	.reg .u32 %r75;
	.reg .u64 %r76;
	.reg .u32 %r77;
	.reg .u32 %r78;
	.reg .u64 %r79;
	.reg .u64 %r80;
	.reg .u64 %r81;
	.reg .u64 %r82;
	.reg .u64 %r83;
	.reg .u32 %r84;
	.reg .u64 %r85;
	.reg .u64 %r86;
	.reg .u64 %r87;
	.reg .u64 %r88;
	.reg .u32 %r89;
	.reg .u32 %r90;
	.reg .u32 %r91;
	.reg .u32 %r92;
	.reg .u32 %r93;
	.reg .u32 %r94;
	.reg .u32 %r95;
	.reg .pred %p96;
	.reg .u32 %r97;
	.reg .pred %p98;
	.reg .u32 %r99;
	.reg .u32 %r100;
	.reg .pred %p101;
	.reg .u64 %r102;
	.reg .u64 %r103;
	.reg .u32 %r104;
	.reg .u32 %r105;
	.reg .u32 %r106;
	.reg .pred %p107;
	BB_1_0:
	BB_1_2:
		mov.u64 %r0, __cuda___cuda_local_var_37605_31_non_const_temp40; 
		cvt.s32.u16 %r1, %ctaid.x; 
		ld.param.s32 %r2, [__cudaparm__Z20needle_cuda_shared_1PiS_S_iiii_i]; 
		sub.s32 %r3, %r2, %r1; 
		cvt.s32.u16 %r4, %tid.x; 
		cvt.s64.s32 %r5, %r4; 
		sub.s32 %r6, %r3, 1; 
		ld.param.s32 %r7, [__cudaparm__Z20needle_cuda_shared_1PiS_S_iiii_cols]; 
		mul.lo.s32 %r8, %r6, %r7; 
		mul.wide.s32 %r9, %r4, 132; 
		add.u64 %r10, %r0, %r9; 
		add.s32 %r11, %r8, %r1; 
		mul.lo.s32 %r12, %r11, 32; 
		ld.param.u64 %r13, [__cudaparm__Z20needle_cuda_shared_1PiS_S_iiii_matrix_cuda]; 
		mov.u32 %r14, 0; 
		setp.ne.s32 %p15, %r4, %r14; 
		@%p15 bra BB_1_4; 
	BB_1_3:
		cvt.s64.s32 %r16, %r12; 
		mul.wide.s32 %r17, %r12, 4; 
		ld.param.u64 %r13, [__cudaparm__Z20needle_cuda_shared_1PiS_S_iiii_matrix_cuda]; 
		add.u64 %r18, %r13, %r17; 
		ld.global.s32 %r19, [%r18]; 
		st.shared.s32 [%r10], %r19; 
	BB_1_4:
		mov.u64 %r20, __cuda___cuda_local_var_37606_31_non_const_ref4396; 
		mul.lo.u64 %r21, %r5, 4; 
		add.u64 %r22, %r21, %r20; 
		add.s32 %r23, %r12, %r4; 
		ld.param.s32 %r7, [__cudaparm__Z20needle_cuda_shared_1PiS_S_iiii_cols]; 
		add.s32 %r24, %r23, %r7; 
		cvt.s64.s32 %r25, %r24; 
		cvt.s64.s32 %r26, %r7; 
		mul.wide.s32 %r27, %r24, 4; 
		mul.wide.s32 %r28, %r7, 4; 
		ld.param.u64 %r29, [__cudaparm__Z20needle_cuda_shared_1PiS_S_iiii_referrence]; 
		add.u64 %r30, %r29, %r27; 
		mov.s32 %r31, 0; 
	BB_1_5:
		ld.global.s32 %r32, [%r30 + 4]; 
		st.shared.s32 [%r22], %r32; 
		add.s32 %r31, %r31, 1; 
		add.u64 %r22, %r22, 128; 
		add.u64 %r30, %r30, %r28; 
		mov.u32 %r33, 32; 
		setp.ne.s32 %p34, %r31, %r33; 
		@%p34 bra BB_1_5; 
	BB_1_6:
		bar.sync 0; 
		add.s32 %r35, %r12, %r7; 
		mul.lo.s32 %r36, %r7, %r4; 
		add.s32 %r37, %r35, %r36; 
		cvt.s64.s32 %r38, %r37; 
		mul.wide.s32 %r39, %r37, 4; 
		add.u64 %r40, %r13, %r39; 
		ld.global.s32 %r41, [%r40]; 
		st.shared.s32 [%r10 + 132], %r41; 
		bar.sync 0; 
		add.u64 %r42, %r21, %r0; 
		cvt.s64.s32 %r43, %r23; 
		mul.wide.s32 %r44, %r23, 4; 
		add.u64 %r45, %r13, %r44; 
		ld.global.s32 %r46, [%r45 + 4]; 
		st.shared.s32 [%r42 + 4], %r46; 
		bar.sync 0; 
		mov.s32 %r47, 0; 
	BB_1_7:
		setp.lt.s32 %p48, %r47, %r4; 
		@%p48 bra BB_1_9; 
	BB_1_8:
		sub.s32 %r49, %r47, %r4; 
		cvt.s64.s32 %r50, %r49; 
		mul.wide.s32 %r51, %r49, 33; 
		add.u64 %r52, %r5, %r51; 
		mul.lo.u64 %r53, %r52, 4; 
		add.u64 %r54, %r0, %r53; 
		ld.shared.s32 %r55, [%r54]; 
		mul.wide.s32 %r56, %r49, 32; 
		add.u64 %r57, %r5, %r56; 
		mul.lo.u64 %r58, %r57, 4; 
		add.u64 %r59, %r20, %r58; 
		ld.shared.s32 %r60, [%r59]; 
		add.s32 %r61, %r55, %r60; 
		ld.param.s32 %r62, [__cudaparm__Z20needle_cuda_shared_1PiS_S_iiii_penalty]; 
		ld.shared.s32 %r63, [%r54 + 132]; 
		sub.s32 %r64, %r63, %r62; 
		ld.shared.s32 %r65, [%r54 + 4]; 
		sub.s32 %r66, %r65, %r62; 
		setp.le.s32 %p67, %r61, %r64; 
		selp.s32 %r68, %r64, %r61, %p67; 
		setp.le.s32 %p69, %r68, %r66; 
		selp.s32 %r70, %r66, %r68, %p69; 
		st.shared.s32 [%r54 + 136], %r70; 
	BB_1_9:
		bar.sync 0; 
		add.s32 %r47, %r47, 1; 
		mov.u32 %r71, 32; 
		setp.ne.s32 %p72, %r47, %r71; 
		@%p72 bra BB_1_7; 
	BB_1_10:
		mov.s32 %r73, 30; 
	BB_1_11:
		setp.lt.s32 %p74, %r73, %r4; 
		@%p74 bra BB_1_13; 
	BB_1_12:
		sub.s32 %r75, %r4, %r73; 
		cvt.s64.s32 %r76, %r75; 
		mov.s32 %r77, 32; 
		sub.s32 %r78, %r77, %r4; 
		cvt.s64.s32 %r79, %r78; 
		mul.wide.s32 %r80, %r78, 33; 
		add.u64 %r81, %r76, %r80; 
		mul.lo.u64 %r82, %r81, 4; 
		add.u64 %r83, %r0, %r82; 
		ld.shared.s32 %r84, [%r83 + -8]; 
		mul.wide.s32 %r85, %r78, 32; 
		add.u64 %r86, %r76, %r85; 
		mul.lo.u64 %r87, %r86, 4; 
		add.u64 %r88, %r20, %r87; 
		ld.shared.s32 %r89, [%r88 + -4]; 
		add.s32 %r90, %r84, %r89; 
		ld.param.s32 %r91, [__cudaparm__Z20needle_cuda_shared_1PiS_S_iiii_penalty]; 
		ld.shared.s32 %r92, [%r83 + 124]; 
		sub.s32 %r93, %r92, %r91; 
		ld.shared.s32 %r94, [%r83 + -4]; 
		sub.s32 %r95, %r94, %r91; 
		setp.le.s32 %p96, %r90, %r93; 
		selp.s32 %r97, %r93, %r90, %p96; 
		setp.le.s32 %p98, %r97, %r95; 
		selp.s32 %r99, %r95, %r97, %p98; 
		st.shared.s32 [%r83 + 128], %r99; 
	BB_1_13:
		bar.sync 0; 
		sub.s32 %r73, %r73, 1; 
		mov.u32 %r100, -1; 
		setp.ne.s32 %p101, %r73, %r100; 
		@%p101 bra BB_1_11; 
	BB_1_14:
		clear; 
		mov.s64 %r102, %r42; 
		add.u64 %r103, %r27, %r13; 
		mov.s32 %r104, 0; 
	BB_1_15:
		ld.shared.s32 %r105, [%r102 + 136]; 
		st.global.s32 [%r103 + 4], %r105; 
		add.s32 %r104, %r104, 1; 
		add.u64 %r103, %r103, %r28; 
		add.u64 %r102, %r102, 132; 
		mov.u32 %r106, 32; 
		setp.ne.s32 %p107, %r104, %r106; 
		@%p107 bra BB_1_15; 
	BB_1_16:
		exit; 
	BB_1_1:
}



.entry _Z20needle_cuda_shared_2PiS_S_iiii(.param  .u64 __cudaparm__Z20needle_cuda_shared_2PiS_S_iiii_referrence,
		.param  .u64 __cudaparm__Z20needle_cuda_shared_2PiS_S_iiii_matrix_cuda,
		.param  .u64 __cudaparm__Z20needle_cuda_shared_2PiS_S_iiii_matrix_cuda_out,
		.param  .s32 __cudaparm__Z20needle_cuda_shared_2PiS_S_iiii_cols,
		.param  .s32 __cudaparm__Z20needle_cuda_shared_2PiS_S_iiii_penalty,
		.param  .s32 __cudaparm__Z20needle_cuda_shared_2PiS_S_iiii_i,
		.param  .s32 __cudaparm__Z20needle_cuda_shared_2PiS_S_iiii_block_width)
{
	.shared .align 4 .b8 __cuda___cuda_local_var_37690_31_non_const_ref8536[4096];
	.shared .align 4 .b8 __cuda___cuda_local_var_37689_31_non_const_temp12632[4356];

	.reg .u64 %r0;
	.reg .u32 %r1;
	.reg .u32 %r2;
	.reg .u32 %r3;
	.reg .u32 %r4;
	.reg .u32 %r5;
	.reg .u64 %r6;
	.reg .u32 %r7;
	.reg .u32 %r8;
	.reg .u32 %r9;
	.reg .u32 %r10;
	.reg .u32 %r11;
	.reg .u32 %r12;
	.reg .u64 %r13;
	.reg .u32 %r14;
	.reg .u64 %r15;
	.reg .u32 %r16;
	.reg .u32 %r17;
	.reg .u64 %r18;
	.reg .u64 %r19;
	.reg .u64 %r20;
	.reg .u64 %r21;
	.reg .u64 %r22;
	.reg .u64 %r23;
	.reg .u32 %r24;
	.reg .u32 %r25;
	.reg .u32 %r26;
	.reg .pred %p27;
	.reg .u64 %r28;
	.reg .u64 %r29;
	.reg .u64 %r30;
	.reg .u64 %r31;
	.reg .u32 %r32;
	.reg .pred %p33;
	.reg .u64 %r34;
	.reg .u64 %r35;
	.reg .u64 %r36;
	.reg .u32 %r37;
	.reg .u32 %r38;
	.reg .u32 %r39;
	.reg .u32 %r40;
	.reg .u64 %r41;
	.reg .u64 %r42;
	.reg .u64 %r43;
	.reg .u32 %r44;
	.reg .u64 %r45;
	.reg .u64 %r46;
	.reg .u64 %r47;
	.reg .u64 %r48;
	.reg .u32 %r49;
	.reg .u32 %r50;
	.reg .pred %p51;
	.reg .u32 %r52;
	.reg .u64 %r53;
	.reg .u64 %r54;
	.reg .u64 %r55;
	.reg .u64 %r56;
	.reg .u64 %r57;
	.reg .u32 %r58;
	.reg .u64 %r59;
	.reg .u64 %r60;
	.reg .u64 %r61;
	.reg .u64 %r62;
	.reg .u32 %r63;
	.reg .u32 %r64;
	.reg .u32 %r65;
	.reg .u32 %r66;
	.reg .u32 %r67;
	.reg .u32 %r68;
	.reg .u32 %r69;
	.reg .pred %p70;
	.reg .u32 %r71;
	.reg .pred %p72;
	.reg .u32 %r73;
	.reg .u32 %r74;
	.reg .pred %p75;
	.reg .u32 %r76;
	.reg .pred %p77;
	.reg .u32 %r78;
	.reg .u64 %r79;
	.reg .u32 %r80;
	.reg .u32 %r81;
	.reg .u64 %r82;
	.reg .u64 %r83;
	.reg .u64 %r84;
	.reg .u64 %r85;
	.reg .u64 %r86;
	.reg .u32 %r87;
	.reg .u64 %r88;
	.reg .u64 %r89;
	.reg .u64 %r90;
	.reg .u64 %r91;
	.reg .u32 %r92;
	.reg .u32 %r93;
	.reg .u32 %r94;
	.reg .u32 %r95;
	.reg .u32 %r96;
	.reg .u32 %r97;
	.reg .u32 %r98;
	.reg .pred %p99;
	.reg .u32 %r100;
	.reg .pred %p101;
	.reg .u32 %r102;
	.reg .u32 %r103;
	.reg .pred %p104;
	.reg .u64 %r105;
	.reg .u64 %r106;
	.reg .u32 %r107;
	.reg .u32 %r108;
	.reg .u32 %r109;
	.reg .pred %p110;
	BB_1_0:
	BB_1_2:
		mov.u64 %r0, __cuda___cuda_local_var_37690_31_non_const_ref8536; 
		cvt.s32.u16 %r1, %ctaid.x; 
		ld.param.s32 %r2, [__cudaparm__Z20needle_cuda_shared_2PiS_S_iiii_block_width]; 
		sub.s32 %r3, %r2, %r1; 
		add.s32 %r4, %r1, %r2; 
		cvt.s32.u16 %r5, %tid.x; 
		cvt.s64.s32 %r6, %r5; 
		sub.s32 %r7, %r3, 1; 
		ld.param.s32 %r8, [__cudaparm__Z20needle_cuda_shared_2PiS_S_iiii_i]; 
		sub.s32 %r9, %r4, %r8; 
		ld.param.s32 %r10, [__cudaparm__Z20needle_cuda_shared_2PiS_S_iiii_cols]; 
		mul.lo.s32 %r11, %r7, %r10; 
		add.s32 %r12, %r9, %r11; 
		mul.wide.s32 %r13, %r5, 4; 
		mul.lo.s32 %r14, %r12, 32; 
		add.u64 %r15, %r13, %r0; 
		add.s32 %r16, %r14, %r5; 
		add.s32 %r17, %r16, %r10; 
		cvt.s64.s32 %r18, %r17; 
		cvt.s64.s32 %r19, %r10; 
		mul.wide.s32 %r20, %r17, 4; 
		mul.wide.s32 %r21, %r10, 4; 
		ld.param.u64 %r22, [__cudaparm__Z20needle_cuda_shared_2PiS_S_iiii_referrence]; 
		add.u64 %r23, %r22, %r20; 
		mov.s32 %r24, 0; 
	BB_1_3:
		ld.global.s32 %r25, [%r23 + 4]; 
		st.shared.s32 [%r15], %r25; 
		add.s32 %r24, %r24, 1; 
		add.u64 %r15, %r15, 128; 
		add.u64 %r23, %r23, %r21; 
		mov.u32 %r26, 32; 
		setp.ne.s32 %p27, %r24, %r26; 
		@%p27 bra BB_1_3; 
	BB_1_4:
		bar.sync 0; 
		mov.u64 %r28, __cuda___cuda_local_var_37689_31_non_const_temp12632; 
		mul.lo.u64 %r29, %r6, 132; 
		add.u64 %r30, %r28, %r29; 
		ld.param.u64 %r31, [__cudaparm__Z20needle_cuda_shared_2PiS_S_iiii_matrix_cuda]; 
		mov.u32 %r32, 0; 
		setp.ne.s32 %p33, %r5, %r32; 
		@%p33 bra BB_1_6; 
	BB_1_5:
		cvt.s64.s32 %r34, %r14; 
		mul.wide.s32 %r35, %r14, 4; 
		ld.param.u64 %r31, [__cudaparm__Z20needle_cuda_shared_2PiS_S_iiii_matrix_cuda]; 
		add.u64 %r36, %r31, %r35; 
		ld.global.s32 %r37, [%r36]; 
		st.shared.s32 [%r30], %r37; 
	BB_1_6:
		add.s32 %r38, %r14, %r10; 
		mul.lo.s32 %r39, %r10, %r5; 
		add.s32 %r40, %r38, %r39; 
		cvt.s64.s32 %r41, %r40; 
		mul.wide.s32 %r42, %r40, 4; 
		ld.param.u64 %r31, [__cudaparm__Z20needle_cuda_shared_2PiS_S_iiii_matrix_cuda]; 
		add.u64 %r43, %r31, %r42; 
		ld.global.s32 %r44, [%r43]; 
		st.shared.s32 [%r30 + 132], %r44; 
		bar.sync 0; 
		add.u64 %r45, %r13, %r28; 
		cvt.s64.s32 %r46, %r16; 
		mul.wide.s32 %r47, %r16, 4; 
		add.u64 %r48, %r31, %r47; 
		ld.global.s32 %r49, [%r48 + 4]; 
		st.shared.s32 [%r45 + 4], %r49; 
		bar.sync 0; 
		mov.s32 %r50, 0; 
	BB_1_7:
		setp.lt.s32 %p51, %r50, %r5; 
		@%p51 bra BB_1_9; 
	BB_1_8:
		sub.s32 %r52, %r50, %r5; 
		cvt.s64.s32 %r53, %r52; 
		mul.wide.s32 %r54, %r52, 33; 
		add.u64 %r55, %r6, %r54; 
		mul.lo.u64 %r56, %r55, 4; 
		add.u64 %r57, %r28, %r56; 
		ld.shared.s32 %r58, [%r57]; 
		mul.wide.s32 %r59, %r52, 32; 
		add.u64 %r60, %r6, %r59; 
		mul.lo.u64 %r61, %r60, 4; 
		add.u64 %r62, %r0, %r61; 
		ld.shared.s32 %r63, [%r62]; 
		add.s32 %r64, %r58, %r63; 
		ld.param.s32 %r65, [__cudaparm__Z20needle_cuda_shared_2PiS_S_iiii_penalty]; 
		ld.shared.s32 %r66, [%r57 + 132]; 
		sub.s32 %r67, %r66, %r65; 
		ld.shared.s32 %r68, [%r57 + 4]; 
		sub.s32 %r69, %r68, %r65; 
		setp.le.s32 %p70, %r64, %r67; 
		selp.s32 %r71, %r67, %r64, %p70; 
		setp.le.s32 %p72, %r71, %r69; 
		selp.s32 %r73, %r69, %r71, %p72; 
		st.shared.s32 [%r57 + 136], %r73; 
	BB_1_9:
		bar.sync 0; 
		add.s32 %r50, %r50, 1; 
		mov.u32 %r74, 32; 
		setp.ne.s32 %p75, %r50, %r74; 
		@%p75 bra BB_1_7; 
	BB_1_10:
		mov.s32 %r76, 30; 
	BB_1_11:
		setp.lt.s32 %p77, %r76, %r5; 
		@%p77 bra BB_1_13; 
	BB_1_12:
		sub.s32 %r78, %r5, %r76; 
		cvt.s64.s32 %r79, %r78; 
		mov.s32 %r80, 32; 
		sub.s32 %r81, %r80, %r5; 
		cvt.s64.s32 %r82, %r81; 
		mul.wide.s32 %r83, %r81, 33; 
		add.u64 %r84, %r79, %r83; 
		mul.lo.u64 %r85, %r84, 4; 
		add.u64 %r86, %r28, %r85; 
		ld.shared.s32 %r87, [%r86 + -8]; 
		mul.wide.s32 %r88, %r81, 32; 
		add.u64 %r89, %r79, %r88; 
		mul.lo.u64 %r90, %r89, 4; 
		add.u64 %r91, %r0, %r90; 
		ld.shared.s32 %r92, [%r91 + -4]; 
		add.s32 %r93, %r87, %r92; 
		ld.param.s32 %r94, [__cudaparm__Z20needle_cuda_shared_2PiS_S_iiii_penalty]; 
		ld.shared.s32 %r95, [%r86 + 124]; 
		sub.s32 %r96, %r95, %r94; 
		ld.shared.s32 %r97, [%r86 + -4]; 
		sub.s32 %r98, %r97, %r94; 
		setp.le.s32 %p99, %r93, %r96; 
		selp.s32 %r100, %r96, %r93, %p99; 
		setp.le.s32 %p101, %r100, %r98; 
		selp.s32 %r102, %r98, %r100, %p101; 
		st.shared.s32 [%r86 + 128], %r102; 
	BB_1_13:
		bar.sync 0; 
		sub.s32 %r76, %r76, 1; 
		mov.u32 %r103, -1; 
		setp.ne.s32 %p104, %r76, %r103; 
		@%p104 bra BB_1_11; 
	BB_1_14:
		mov.s64 %r105, %r45; 
		add.u64 %r106, %r20, %r31; 
		mov.s32 %r107, 0; 
	BB_1_15:
		ld.shared.s32 %r108, [%r105 + 136]; 
		st.global.s32 [%r106 + 4], %r108; 
		add.s32 %r107, %r107, 1; 
		add.u64 %r106, %r106, %r21; 
		add.u64 %r105, %r105, 132; 
		mov.u32 %r109, 32; 
		setp.ne.s32 %p110, %r107, %r109; 
		@%p110 bra BB_1_15; 
	BB_1_16:
		clear; 
		exit; 
	BB_1_1:
}
