

================================================================
== Vitis HLS Report for 'equalizer'
================================================================
* Date:           Tue Apr 23 13:35:10 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        equalizer
* Solution:       solution3 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Running_Loop            |        ?|        ?|   3 ~ 398|          -|          -|     ?|        no|
        | + Coef_Read_Loop         |      256|      256|         8|          -|          -|    32|        no|
        | + Shift_Accumulate_Loop  |      384|      384|        12|          -|          -|    32|        no|
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    336|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    6|    1148|   1586|    -|
|Memory           |        1|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|    761|    -|
|Register         |        -|    -|     861|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        1|    6|    2009|   2683|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    2|       1|      5|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+-----+------+-----+
    |        Instance       |       Module       | BRAM_18K| DSP|  FF |  LUT | URAM|
    +-----------------------+--------------------+---------+----+-----+------+-----+
    |control_s_axi_U        |control_s_axi       |        0|   0|  100|   168|    0|
    |gmem_m_axi_U           |gmem_m_axi          |        0|   0|  718|  1318|    0|
    |mul_32s_32s_32_2_1_U1  |mul_32s_32s_32_2_1  |        0|   3|  165|    50|    0|
    |mul_32s_32s_32_2_1_U2  |mul_32s_32s_32_2_1  |        0|   3|  165|    50|    0|
    +-----------------------+--------------------+---------+----+-----+------+-----+
    |Total                  |                    |        0|   6| 1148|  1586|    0|
    +-----------------------+--------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |       Memory       |             Module             | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |signal_shift_reg_U  |signal_shift_reg_RAM_AUTO_1R1W  |        1|  0|   0|    0|    33|   32|     1|         1056|
    +--------------------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total               |                                |        1|  0|   0|    0|    33|   32|     1|         1056|
    +--------------------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |accumulate_2_fu_602_p2            |         +|   0|  0|  39|          32|          32|
    |accumulate_3_fu_611_p2            |         +|   0|  0|  39|          32|          32|
    |add_ln39_fu_715_p2                |         +|   0|  0|  14|           6|           2|
    |add_ln40_fu_690_p2                |         +|   0|  0|  71|          64|          64|
    |add_ln66_fu_550_p2                |         +|   0|  0|  14|           6|           2|
    |add_ln69_fu_573_p2                |         +|   0|  0|  71|          64|          64|
    |ap_block_state26                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_1155                 |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op146_write_state25  |       and|   0|  0|   2|           1|           1|
    |icmp_ln31_fu_734_p2               |      icmp|   0|  0|  18|          32|          16|
    |icmp_ln39_fu_672_p2               |      icmp|   0|  0|  10|           6|           1|
    |icmp_ln45_fu_721_p2               |      icmp|   0|  0|  18|          32|          16|
    |icmp_ln66_fu_544_p2               |      icmp|   0|  0|  10|           6|           1|
    |ap_block_state25                  |        or|   0|  0|   2|           1|           1|
    |ap_block_state34                  |        or|   0|  0|   2|           1|           1|
    |ap_block_state46                  |        or|   0|  0|   2|           1|           1|
    |ap_predicate_op175_write_state25  |        or|   0|  0|   2|           1|           1|
    |select_ln17_1_fu_727_p3           |    select|   0|  0|  13|           1|          13|
    |select_ln17_fu_739_p3             |    select|   0|  0|   5|           1|           5|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 336|         289|         255|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+-----+-----------+-----+-----------+
    |                  Name                 | LUT | Input Size| Bits| Total Bits|
    +---------------------------------------+-----+-----------+-----+-----------+
    |accumulate_reg_293                     |    9|          2|   32|         64|
    |ap_NS_fsm                              |  205|         47|    1|         47|
    |ap_phi_mux_state_1_phi_fu_319_p4       |    9|          2|   32|         64|
    |ap_phi_mux_state_3241_phi_fu_414_p8    |    9|          2|   32|         64|
    |ap_phi_mux_tmp_data_V_4_phi_fu_401_p6  |    9|          2|   32|         64|
    |ap_phi_mux_tmp_dest_V_1_phi_fu_331_p6  |    9|          2|    1|          2|
    |ap_phi_mux_tmp_id_V_1_phi_fu_345_p6    |    9|          2|    1|          2|
    |ap_phi_mux_tmp_keep_V_1_phi_fu_387_p6  |    9|          2|    4|          8|
    |ap_phi_mux_tmp_last_V_1_phi_fu_308_p4  |    9|          2|    1|          2|
    |ap_phi_mux_tmp_strb_V_1_phi_fu_373_p6  |    9|          2|    4|          8|
    |ap_phi_mux_tmp_user_V_1_phi_fu_359_p6  |    9|          2|    1|          2|
    |ap_sig_allocacmp_tmp_out_data_V_4      |    9|          2|   32|         64|
    |ap_sig_allocacmp_tmp_out_dest_V_4      |    9|          2|    1|          2|
    |ap_sig_allocacmp_tmp_out_id_V_4        |    9|          2|    1|          2|
    |ap_sig_allocacmp_tmp_out_keep_V_4      |    9|          2|    4|          8|
    |ap_sig_allocacmp_tmp_out_strb_V_4      |    9|          2|    4|          8|
    |ap_sig_allocacmp_tmp_out_user_V_4      |    9|          2|    1|          2|
    |gmem_ARADDR                            |   14|          3|   64|        192|
    |gmem_blk_n_AR                          |    9|          2|    1|          2|
    |gmem_blk_n_AW                          |    9|          2|    1|          2|
    |gmem_blk_n_B                           |    9|          2|    1|          2|
    |gmem_blk_n_R                           |    9|          2|    1|          2|
    |gmem_blk_n_W                           |    9|          2|    1|          2|
    |grp_load_fu_460_p1                     |   14|          3|   32|         96|
    |grp_load_fu_464_p1                     |   14|          3|    4|         12|
    |grp_load_fu_468_p1                     |   14|          3|    4|         12|
    |grp_load_fu_472_p1                     |   14|          3|    1|          3|
    |grp_load_fu_476_p1                     |   14|          3|    1|          3|
    |grp_load_fu_480_p1                     |   14|          3|    1|          3|
    |i_reg_282                              |    9|          2|    6|         12|
    |input_r_TDATA_blk_n                    |    9|          2|    1|          2|
    |j_reg_426                              |    9|          2|    6|         12|
    |output_r_TDATA_blk_n                   |    9|          2|    1|          2|
    |output_r_TDATA_int_regslice            |   14|          3|   32|         96|
    |output_r_TDEST_int_regslice            |   14|          3|    1|          3|
    |output_r_TID_int_regslice              |   14|          3|    1|          3|
    |output_r_TKEEP_int_regslice            |   14|          3|    4|         12|
    |output_r_TLAST_int_regslice            |   14|          3|    1|          3|
    |output_r_TSTRB_int_regslice            |   14|          3|    4|         12|
    |output_r_TUSER_int_regslice            |   14|          3|    1|          3|
    |signal_shift_reg_address0              |   20|          4|    6|         24|
    |signal_shift_reg_d0                    |   14|          3|   32|         96|
    |state_1_reg_316                        |    9|          2|   32|         64|
    |state_3241_reg_411                     |   20|          4|   32|        128|
    |state_fu_164                           |    9|          2|   32|         64|
    |tmp_data_V_4_reg_397                   |    9|          2|   32|         64|
    |tmp_dest_V_1_reg_327                   |    9|          2|    1|          2|
    |tmp_id_V_1_reg_341                     |    9|          2|    1|          2|
    |tmp_keep_V_1_reg_383                   |    9|          2|    4|          8|
    |tmp_last_V_1_reg_305                   |    9|          2|    1|          2|
    |tmp_strb_V_1_reg_369                   |    9|          2|    4|          8|
    |tmp_user_V_1_reg_355                   |    9|          2|    1|          2|
    +---------------------------------------+-----+-----------+-----+-----------+
    |Total                                  |  761|        168|  532|       1368|
    +---------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |accumulate_reg_293             |  32|   0|   32|          0|
    |add_ln39_reg_963               |   6|   0|    6|          0|
    |add_ln66_reg_903               |   6|   0|    6|          0|
    |ap_CS_fsm                      |  46|   0|   46|          0|
    |coefs_read_reg_795             |  64|   0|   64|          0|
    |gmem_addr_1_reg_957            |  64|   0|   64|          0|
    |gmem_addr_2_read_reg_924       |  32|   0|   32|          0|
    |gmem_addr_2_reg_913            |  64|   0|   64|          0|
    |gmem_addr_read_reg_939         |  32|   0|   32|          0|
    |gmem_addr_reg_801              |  64|   0|   64|          0|
    |i_reg_282                      |   6|   0|    6|          0|
    |icmp_ln31_reg_988              |   1|   0|    1|          0|
    |icmp_ln45_reg_978              |   1|   0|    1|          0|
    |j_reg_426                      |   6|   0|    6|          0|
    |mul_ln69_reg_929               |  32|   0|   32|          0|
    |mul_ln72_reg_944               |  32|   0|   32|          0|
    |p_4_0_0_0112_phi_reg_448       |   1|   0|    1|          0|
    |signal_shift_reg_load_reg_919  |  32|   0|   32|          0|
    |state_1_reg_316                |  32|   0|   32|          0|
    |state_2_reg_843                |  32|   0|   32|          0|
    |state_3241_reg_411             |  32|   0|   32|          0|
    |state_fu_164                   |  32|   0|   32|          0|
    |tmp_data_V_1_reg_437           |  32|   0|   32|          0|
    |tmp_data_V_4_reg_397           |  32|   0|   32|          0|
    |tmp_data_V_reg_847             |  32|   0|   32|          0|
    |tmp_dest_V_1_reg_327           |   1|   0|    1|          0|
    |tmp_dest_V_reg_888             |   1|   0|    1|          0|
    |tmp_id_V_1_reg_341             |   1|   0|    1|          0|
    |tmp_id_V_reg_881               |   1|   0|    1|          0|
    |tmp_keep_V_1_reg_383           |   4|   0|    4|          0|
    |tmp_keep_V_reg_855             |   4|   0|    4|          0|
    |tmp_last_V_1_reg_305           |   1|   0|    1|          0|
    |tmp_last_V_reg_876             |   1|   0|    1|          0|
    |tmp_out_data_V_1_reg_807       |  32|   0|   32|          0|
    |tmp_out_data_V_fu_140          |  32|   0|   32|          0|
    |tmp_out_dest_V_1_reg_837       |   1|   0|    1|          0|
    |tmp_out_dest_V_fu_160          |   1|   0|    1|          0|
    |tmp_out_id_V_1_reg_831         |   1|   0|    1|          0|
    |tmp_out_id_V_fu_156            |   1|   0|    1|          0|
    |tmp_out_keep_V_1_reg_813       |   4|   0|    4|          0|
    |tmp_out_keep_V_fu_144          |   4|   0|    4|          0|
    |tmp_out_strb_V_1_reg_819       |   4|   0|    4|          0|
    |tmp_out_strb_V_fu_148          |   4|   0|    4|          0|
    |tmp_out_user_V_1_reg_825       |   1|   0|    1|          0|
    |tmp_out_user_V_fu_152          |   1|   0|    1|          0|
    |tmp_strb_V_1_reg_369           |   4|   0|    4|          0|
    |tmp_strb_V_reg_862             |   4|   0|    4|          0|
    |tmp_user_V_1_reg_355           |   1|   0|    1|          0|
    |tmp_user_V_reg_869             |   1|   0|    1|          0|
    |zext_ln66_reg_895              |   6|   0|   64|         58|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 861|   0|  919|         58|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+--------------+-------------------+--------------+
|       RTL Ports       | Dir | Bits|   Protocol   |   Source Object   |    C Type    |
+-----------------------+-----+-----+--------------+-------------------+--------------+
|s_axi_control_AWVALID  |   in|    1|         s_axi|            control|        scalar|
|s_axi_control_AWREADY  |  out|    1|         s_axi|            control|        scalar|
|s_axi_control_AWADDR   |   in|    5|         s_axi|            control|        scalar|
|s_axi_control_WVALID   |   in|    1|         s_axi|            control|        scalar|
|s_axi_control_WREADY   |  out|    1|         s_axi|            control|        scalar|
|s_axi_control_WDATA    |   in|   32|         s_axi|            control|        scalar|
|s_axi_control_WSTRB    |   in|    4|         s_axi|            control|        scalar|
|s_axi_control_ARVALID  |   in|    1|         s_axi|            control|        scalar|
|s_axi_control_ARREADY  |  out|    1|         s_axi|            control|        scalar|
|s_axi_control_ARADDR   |   in|    5|         s_axi|            control|        scalar|
|s_axi_control_RVALID   |  out|    1|         s_axi|            control|        scalar|
|s_axi_control_RREADY   |   in|    1|         s_axi|            control|        scalar|
|s_axi_control_RDATA    |  out|   32|         s_axi|            control|        scalar|
|s_axi_control_RRESP    |  out|    2|         s_axi|            control|        scalar|
|s_axi_control_BVALID   |  out|    1|         s_axi|            control|        scalar|
|s_axi_control_BREADY   |   in|    1|         s_axi|            control|        scalar|
|s_axi_control_BRESP    |  out|    2|         s_axi|            control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_none|          equalizer|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_none|          equalizer|  return value|
|m_axi_gmem_AWVALID     |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_WDATA       |  out|   32|         m_axi|               gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|    4|         m_axi|               gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_RDATA       |   in|   32|         m_axi|               gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|         m_axi|               gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|         m_axi|               gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|         m_axi|               gmem|       pointer|
|output_r_TDATA         |  out|   32|          axis|  output_r_V_data_V|       pointer|
|output_r_TVALID        |  out|    1|          axis|  output_r_V_dest_V|       pointer|
|output_r_TREADY        |   in|    1|          axis|  output_r_V_dest_V|       pointer|
|output_r_TDEST         |  out|    1|          axis|  output_r_V_dest_V|       pointer|
|output_r_TKEEP         |  out|    4|          axis|  output_r_V_keep_V|       pointer|
|output_r_TSTRB         |  out|    4|          axis|  output_r_V_strb_V|       pointer|
|output_r_TUSER         |  out|    1|          axis|  output_r_V_user_V|       pointer|
|output_r_TLAST         |  out|    1|          axis|  output_r_V_last_V|       pointer|
|output_r_TID           |  out|    1|          axis|    output_r_V_id_V|       pointer|
|input_r_TDATA          |   in|   32|          axis|   input_r_V_data_V|       pointer|
|input_r_TVALID         |   in|    1|          axis|   input_r_V_dest_V|       pointer|
|input_r_TREADY         |  out|    1|          axis|   input_r_V_dest_V|       pointer|
|input_r_TDEST          |   in|    1|          axis|   input_r_V_dest_V|       pointer|
|input_r_TKEEP          |   in|    4|          axis|   input_r_V_keep_V|       pointer|
|input_r_TSTRB          |   in|    4|          axis|   input_r_V_strb_V|       pointer|
|input_r_TUSER          |   in|    1|          axis|   input_r_V_user_V|       pointer|
|input_r_TLAST          |   in|    1|          axis|   input_r_V_last_V|       pointer|
|input_r_TID            |   in|    1|          axis|     input_r_V_id_V|       pointer|
+-----------------------+-----+-----+--------------+-------------------+--------------+

