20:25:42 INFO  : Registering command handlers for Vitis TCF services
20:25:42 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\anton\Desktop\RTLogik\Repositories\Zynth\workspace\vitis_ws\temp_xsdb_launch_script.tcl
20:25:44 INFO  : XSCT server has started successfully.
20:25:44 INFO  : Successfully done setting XSCT server connection channel  
20:25:44 INFO  : Platform repository initialization has completed.
20:25:44 INFO  : plnx-install-location is set to ''
20:25:44 INFO  : Successfully done setting workspace for the tool. 
20:25:44 INFO  : Successfully done query RDI_DATADIR 
21:29:20 INFO  : Result from executing command 'getProjects': Zynth_hw
21:29:20 INFO  : Result from executing command 'getPlatforms': 
21:29:39 INFO  : Result from executing command 'getProjects': Zynth_hw
21:29:39 INFO  : Result from executing command 'getPlatforms': Zynth_hw|C:/Users/anton/Desktop/RTLogik/Repositories/Zynth/workspace/vitis_ws/Zynth_hw/export/Zynth_hw/Zynth_hw.xpfm
21:33:01 INFO  : Saving repository preferences.
21:33:01 INFO  : Reading in cores from local repositories: 
		 C:\Users\anton\Desktop\RTLogik\Repositories\Zynth\source\sw
21:33:02 INFO  : Cleaning BSP projects in the workspace.
21:33:02 INFO  : plnx-install-location is set to ''
21:41:53 INFO  : Successfully generated C:\Users\anton\Desktop\RTLogik\Repositories\Zynth\workspace\vitis_ws\SysConfig\lscript.ld.
21:41:53 INFO  : Applying linker script to all configurations of project SysConfig.
21:41:53 INFO  : Setting rebuild state to true for all configurations of project SysConfig.
21:42:52 INFO  : Result from executing command 'getProjects': Zynth_hw
21:42:52 INFO  : Result from executing command 'getPlatforms': Zynth_hw|C:/Users/anton/Desktop/RTLogik/Repositories/Zynth/workspace/vitis_ws/Zynth_hw/export/Zynth_hw/Zynth_hw.xpfm
21:43:00 INFO  : Checking for BSP changes to sync application flags for project 'SysConfig'...
21:44:02 INFO  : Checking for BSP changes to sync application flags for project 'SysConfig'...
21:44:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:44:59 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:44:59 INFO  : 'jtag frequency' command is executed.
21:45:00 INFO  : Context for 'APU' is selected.
21:45:00 INFO  : System reset is completed.
21:45:03 INFO  : 'after 3000' command is executed.
21:45:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
21:45:07 INFO  : Device configured successfully with "C:/Users/anton/Desktop/RTLogik/Repositories/Zynth/workspace/vitis_ws/SysConfig/_ide/bitstream/zynth_hw.bit"
21:45:07 INFO  : Context for 'APU' is selected.
21:45:08 INFO  : Hardware design and registers information is loaded from 'C:/Users/anton/Desktop/RTLogik/Repositories/Zynth/workspace/vitis_ws/Zynth_hw/export/Zynth_hw/hw/zynth_hw.xsa'.
21:45:08 INFO  : 'configparams force-mem-access 1' command is executed.
21:45:08 INFO  : Context for 'APU' is selected.
21:45:08 INFO  : Sourcing of 'C:/Users/anton/Desktop/RTLogik/Repositories/Zynth/workspace/vitis_ws/SysConfig/_ide/psinit/ps7_init.tcl' is done.
21:45:08 INFO  : 'ps7_init' command is executed.
21:45:08 INFO  : 'ps7_post_config' command is executed.
21:45:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:45:08 ERROR : Memory write error at 0xFC000000. Memory write aborted. External abort
21:45:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/anton/Desktop/RTLogik/Repositories/Zynth/workspace/vitis_ws/SysConfig/_ide/bitstream/zynth_hw.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/anton/Desktop/RTLogik/Repositories/Zynth/workspace/vitis_ws/Zynth_hw/export/Zynth_hw/hw/zynth_hw.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/anton/Desktop/RTLogik/Repositories/Zynth/workspace/vitis_ws/SysConfig/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/anton/Desktop/RTLogik/Repositories/Zynth/workspace/vitis_ws/SysConfig/Debug/SysConfig.elf
----------------End of Script----------------

21:45:08 ERROR : Memory write error at 0xFC000000. Memory write aborted. External abort
21:45:39 INFO  : Checking for BSP changes to sync application flags for project 'SysConfig'...
21:47:12 INFO  : Checking for BSP changes to sync application flags for project 'SysConfig'...
21:47:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:47:24 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:47:24 INFO  : 'jtag frequency' command is executed.
21:47:24 INFO  : Context for 'APU' is selected.
21:47:24 INFO  : System reset is completed.
21:47:27 INFO  : 'after 3000' command is executed.
21:47:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
21:47:30 INFO  : Device configured successfully with "C:/Users/anton/Desktop/RTLogik/Repositories/Zynth/workspace/vitis_ws/SysConfig/_ide/bitstream/zynth_hw.bit"
21:47:30 INFO  : Context for 'APU' is selected.
21:47:30 INFO  : Hardware design and registers information is loaded from 'C:/Users/anton/Desktop/RTLogik/Repositories/Zynth/workspace/vitis_ws/Zynth_hw/export/Zynth_hw/hw/zynth_hw.xsa'.
21:47:30 INFO  : 'configparams force-mem-access 1' command is executed.
21:47:30 INFO  : Context for 'APU' is selected.
21:47:30 INFO  : Sourcing of 'C:/Users/anton/Desktop/RTLogik/Repositories/Zynth/workspace/vitis_ws/SysConfig/_ide/psinit/ps7_init.tcl' is done.
21:47:30 INFO  : 'ps7_init' command is executed.
21:47:30 INFO  : 'ps7_post_config' command is executed.
21:47:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:47:30 ERROR : Memory write error at 0xFC000000. Memory write aborted. External abort
21:47:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/anton/Desktop/RTLogik/Repositories/Zynth/workspace/vitis_ws/SysConfig/_ide/bitstream/zynth_hw.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/anton/Desktop/RTLogik/Repositories/Zynth/workspace/vitis_ws/Zynth_hw/export/Zynth_hw/hw/zynth_hw.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/anton/Desktop/RTLogik/Repositories/Zynth/workspace/vitis_ws/SysConfig/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/anton/Desktop/RTLogik/Repositories/Zynth/workspace/vitis_ws/SysConfig/Debug/SysConfig.elf
----------------End of Script----------------

21:47:30 ERROR : Memory write error at 0xFC000000. Memory write aborted. External abort
21:48:14 INFO  : Hardware specification for platform project 'Zynth_hw' is updated.
21:48:28 INFO  : Result from executing command 'getProjects': Zynth_hw
21:48:28 INFO  : Result from executing command 'getPlatforms': Zynth_hw|C:/Users/anton/Desktop/RTLogik/Repositories/Zynth/workspace/vitis_ws/Zynth_hw/export/Zynth_hw/Zynth_hw.xpfm
21:48:34 INFO  : Checking for BSP changes to sync application flags for project 'SysConfig'...
21:48:36 INFO  : Updating application flags with new BSP settings...
21:48:36 INFO  : Successfully updated application flags for project SysConfig.
21:48:37 INFO  : The hardware specfication used by project 'SysConfig' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
21:48:37 INFO  : The file 'C:\Users\anton\Desktop\RTLogik\Repositories\Zynth\workspace\vitis_ws\SysConfig\_ide\bitstream\zynth_hw.bit' stored in project is removed.
21:48:37 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\anton\Desktop\RTLogik\Repositories\Zynth\workspace\vitis_ws\SysConfig\_ide\bitstream' in project 'SysConfig'.
21:48:37 INFO  : The file 'C:\Users\anton\Desktop\RTLogik\Repositories\Zynth\workspace\vitis_ws\SysConfig\_ide\psinit\ps7_init.tcl' stored in project is removed.
21:48:42 INFO  : The updated ps init files are copied from platform to folder 'C:\Users\anton\Desktop\RTLogik\Repositories\Zynth\workspace\vitis_ws\SysConfig\_ide\psinit' in project 'SysConfig'.
21:48:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:48:48 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:48:48 INFO  : 'jtag frequency' command is executed.
21:48:48 INFO  : Context for 'APU' is selected.
21:48:48 INFO  : System reset is completed.
21:48:51 INFO  : 'after 3000' command is executed.
21:48:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
21:48:51 ERROR : couldn't open "C:/Users/anton/Desktop/RTLogik/Repositories/Zynth/workspace/vitis_ws/SysConfig/_ide/bitstream/zynth_hw.bit": no such file or directory
21:48:51 ERROR : Exception occured while running Program Device.
java.lang.RuntimeException: couldn't open "C:/Users/anton/Desktop/RTLogik/Repositories/Zynth/workspace/vitis_ws/SysConfig/_ide/bitstream/zynth_hw.bit": no such file or directory
21:48:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

21:48:51 ERROR : couldn't open "C:/Users/anton/Desktop/RTLogik/Repositories/Zynth/workspace/vitis_ws/SysConfig/_ide/bitstream/zynth_hw.bit": no such file or directory
21:49:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:49:24 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:49:24 INFO  : 'jtag frequency' command is executed.
21:49:24 INFO  : Context for 'APU' is selected.
21:49:24 INFO  : System reset is completed.
21:49:27 INFO  : 'after 3000' command is executed.
21:49:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
21:49:29 INFO  : Device configured successfully with "C:/Users/anton/Desktop/RTLogik/Repositories/Zynth/workspace/vitis_ws/SysConfig/_ide/bitstream/zynth_hw.bit"
21:49:29 INFO  : Context for 'APU' is selected.
21:49:29 INFO  : Hardware design and registers information is loaded from 'C:/Users/anton/Desktop/RTLogik/Repositories/Zynth/workspace/vitis_ws/Zynth_hw/export/Zynth_hw/hw/zynth_hw_v1.xsa'.
21:49:29 INFO  : 'configparams force-mem-access 1' command is executed.
21:49:29 INFO  : Context for 'APU' is selected.
21:49:29 INFO  : Sourcing of 'C:/Users/anton/Desktop/RTLogik/Repositories/Zynth/workspace/vitis_ws/SysConfig/_ide/psinit/ps7_init.tcl' is done.
21:49:29 INFO  : 'ps7_init' command is executed.
21:49:30 INFO  : 'ps7_post_config' command is executed.
21:49:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:49:30 ERROR : Memory write error at 0xFC000000. APB Memory access port is disabled
21:49:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/anton/Desktop/RTLogik/Repositories/Zynth/workspace/vitis_ws/SysConfig/_ide/bitstream/zynth_hw.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/anton/Desktop/RTLogik/Repositories/Zynth/workspace/vitis_ws/Zynth_hw/export/Zynth_hw/hw/zynth_hw_v1.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/anton/Desktop/RTLogik/Repositories/Zynth/workspace/vitis_ws/SysConfig/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/anton/Desktop/RTLogik/Repositories/Zynth/workspace/vitis_ws/SysConfig/Debug/SysConfig.elf
----------------End of Script----------------

21:49:30 ERROR : Memory write error at 0xFC000000. APB Memory access port is disabled
21:51:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:51:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:51:12 INFO  : 'jtag frequency' command is executed.
21:51:12 INFO  : Context for 'APU' is selected.
21:51:12 ERROR : Cannot reset APU. AP transaction error, DAP status 0xF0000021
21:51:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

21:51:12 ERROR : Cannot reset APU. AP transaction error, DAP status 0xF0000021
21:51:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:51:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:51:33 INFO  : 'jtag frequency' command is executed.
21:51:33 INFO  : Context for 'APU' is selected.
21:51:33 ERROR : Cannot reset APU. AP transaction error, DAP status 0xF0000021
21:51:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

21:51:33 ERROR : Cannot reset APU. AP transaction error, DAP status 0xF0000021
21:51:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:51:44 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:51:44 INFO  : 'jtag frequency' command is executed.
21:51:44 INFO  : Context for 'APU' is selected.
21:51:44 INFO  : System reset is completed.
21:51:47 INFO  : 'after 3000' command is executed.
21:51:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
21:51:50 INFO  : Device configured successfully with "C:/Users/anton/Desktop/RTLogik/Repositories/Zynth/workspace/vitis_ws/SysConfig/_ide/bitstream/zynth_hw.bit"
21:51:51 INFO  : Context for 'APU' is selected.
21:51:51 INFO  : Hardware design and registers information is loaded from 'C:/Users/anton/Desktop/RTLogik/Repositories/Zynth/workspace/vitis_ws/Zynth_hw/export/Zynth_hw/hw/zynth_hw_v1.xsa'.
21:51:51 INFO  : 'configparams force-mem-access 1' command is executed.
21:51:52 INFO  : Context for 'APU' is selected.
21:51:52 INFO  : Sourcing of 'C:/Users/anton/Desktop/RTLogik/Repositories/Zynth/workspace/vitis_ws/SysConfig/_ide/psinit/ps7_init.tcl' is done.
21:51:52 INFO  : 'ps7_init' command is executed.
21:51:52 INFO  : 'ps7_post_config' command is executed.
21:51:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:51:53 ERROR : Memory write error at 0xFC000000. APB Memory access port is disabled
21:51:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/anton/Desktop/RTLogik/Repositories/Zynth/workspace/vitis_ws/SysConfig/_ide/bitstream/zynth_hw.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/anton/Desktop/RTLogik/Repositories/Zynth/workspace/vitis_ws/Zynth_hw/export/Zynth_hw/hw/zynth_hw_v1.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/anton/Desktop/RTLogik/Repositories/Zynth/workspace/vitis_ws/SysConfig/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/anton/Desktop/RTLogik/Repositories/Zynth/workspace/vitis_ws/SysConfig/Debug/SysConfig.elf
----------------End of Script----------------

21:51:53 ERROR : Memory write error at 0xFC000000. APB Memory access port is disabled
21:53:12 INFO  : Inferring section assignments and sizes from elf file: C:\Users\anton\Desktop\RTLogik\Repositories\Zynth\workspace\vitis_ws\SysConfig\Debug\SysConfig.elf
21:55:08 INFO  : Inferring section assignments and sizes from elf file: C:\Users\anton\Desktop\RTLogik\Repositories\Zynth\workspace\vitis_ws\SysConfig\Debug\SysConfig.elf
21:58:29 INFO  : Hardware specification for platform project 'Zynth_hw' is updated.
21:58:39 INFO  : Result from executing command 'getProjects': Zynth_hw
21:58:39 INFO  : Result from executing command 'getPlatforms': Zynth_hw|C:/Users/anton/Desktop/RTLogik/Repositories/Zynth/workspace/vitis_ws/Zynth_hw/export/Zynth_hw/Zynth_hw.xpfm
21:59:29 INFO  : Checking for BSP changes to sync application flags for project 'SysConfig'...
21:59:30 INFO  : Updating application flags with new BSP settings...
21:59:30 INFO  : Successfully updated application flags for project SysConfig.
21:59:31 INFO  : The hardware specfication used by project 'SysConfig' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
21:59:31 INFO  : The file 'C:\Users\anton\Desktop\RTLogik\Repositories\Zynth\workspace\vitis_ws\SysConfig\_ide\bitstream\zynth_hw.bit' stored in project is removed.
21:59:31 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\anton\Desktop\RTLogik\Repositories\Zynth\workspace\vitis_ws\SysConfig\_ide\bitstream' in project 'SysConfig'.
21:59:31 INFO  : The file 'C:\Users\anton\Desktop\RTLogik\Repositories\Zynth\workspace\vitis_ws\SysConfig\_ide\psinit\ps7_init.tcl' stored in project is removed.
21:59:37 INFO  : The updated ps init files are copied from platform to folder 'C:\Users\anton\Desktop\RTLogik\Repositories\Zynth\workspace\vitis_ws\SysConfig\_ide\psinit' in project 'SysConfig'.
22:00:19 INFO  : Successfully generated C:\Users\anton\Desktop\RTLogik\Repositories\Zynth\source\sw\src\lscript.ld.
22:00:19 INFO  : Applying linker script to all configurations of project SysConfig.
22:00:19 INFO  : Setting rebuild state to true for all configurations of project SysConfig.
22:00:32 INFO  : Checking for BSP changes to sync application flags for project 'SysConfig'...
22:00:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:00:41 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:00:41 INFO  : 'jtag frequency' command is executed.
22:00:41 INFO  : Context for 'APU' is selected.
22:00:41 INFO  : System reset is completed.
22:00:44 INFO  : 'after 3000' command is executed.
22:00:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
22:00:47 INFO  : Device configured successfully with "C:/Users/anton/Desktop/RTLogik/Repositories/Zynth/workspace/vitis_ws/SysConfig/_ide/bitstream/zynth_hw.bit"
22:00:47 INFO  : Context for 'APU' is selected.
22:00:47 INFO  : Hardware design and registers information is loaded from 'C:/Users/anton/Desktop/RTLogik/Repositories/Zynth/workspace/vitis_ws/Zynth_hw/export/Zynth_hw/hw/zynth_hw.xsa'.
22:00:47 INFO  : 'configparams force-mem-access 1' command is executed.
22:00:47 INFO  : Context for 'APU' is selected.
22:00:47 INFO  : Sourcing of 'C:/Users/anton/Desktop/RTLogik/Repositories/Zynth/workspace/vitis_ws/SysConfig/_ide/psinit/ps7_init.tcl' is done.
22:00:47 INFO  : 'ps7_init' command is executed.
22:00:47 INFO  : 'ps7_post_config' command is executed.
22:00:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:00:47 INFO  : The application 'C:/Users/anton/Desktop/RTLogik/Repositories/Zynth/workspace/vitis_ws/SysConfig/Debug/SysConfig.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:00:47 INFO  : 'configparams force-mem-access 0' command is executed.
22:00:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/anton/Desktop/RTLogik/Repositories/Zynth/workspace/vitis_ws/SysConfig/_ide/bitstream/zynth_hw.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/anton/Desktop/RTLogik/Repositories/Zynth/workspace/vitis_ws/Zynth_hw/export/Zynth_hw/hw/zynth_hw.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/anton/Desktop/RTLogik/Repositories/Zynth/workspace/vitis_ws/SysConfig/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/anton/Desktop/RTLogik/Repositories/Zynth/workspace/vitis_ws/SysConfig/Debug/SysConfig.elf
configparams force-mem-access 0
----------------End of Script----------------

22:00:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:00:47 INFO  : 'con' command is executed.
22:00:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:00:47 INFO  : Launch script is exported to file 'C:\Users\anton\Desktop\RTLogik\Repositories\Zynth\workspace\vitis_ws\Zynth\_ide\scripts\debugger_sysconfig-default.tcl'
22:01:48 INFO  : Disconnected from the channel tcfchan#3.
