{
  "module_name": "dcore0_edma0_qm_regs.h",
  "hash_id": "f7270274c199207d1eaf331d6b6ae52a40a801a1036c588da6afc237842c3620",
  "original_prompt": "Ingested from linux-6.6.14/drivers/accel/habanalabs/include/gaudi2/asic_reg/dcore0_edma0_qm_regs.h",
  "human_readable_source": " \n\n \n\n#ifndef ASIC_REG_DCORE0_EDMA0_QM_REGS_H_\n#define ASIC_REG_DCORE0_EDMA0_QM_REGS_H_\n\n \n\n#define mmDCORE0_EDMA0_QM_GLBL_CFG0 0x41CA000\n\n#define mmDCORE0_EDMA0_QM_GLBL_CFG1 0x41CA004\n\n#define mmDCORE0_EDMA0_QM_GLBL_CFG2 0x41CA008\n\n#define mmDCORE0_EDMA0_QM_GLBL_ERR_CFG 0x41CA00C\n\n#define mmDCORE0_EDMA0_QM_GLBL_ERR_CFG1 0x41CA010\n\n#define mmDCORE0_EDMA0_QM_GLBL_ERR_ARC_HALT_EN 0x41CA014\n\n#define mmDCORE0_EDMA0_QM_GLBL_AXCACHE 0x41CA018\n\n#define mmDCORE0_EDMA0_QM_GLBL_STS0 0x41CA01C\n\n#define mmDCORE0_EDMA0_QM_GLBL_STS1 0x41CA020\n\n#define mmDCORE0_EDMA0_QM_GLBL_ERR_STS_0 0x41CA024\n\n#define mmDCORE0_EDMA0_QM_GLBL_ERR_STS_1 0x41CA028\n\n#define mmDCORE0_EDMA0_QM_GLBL_ERR_STS_2 0x41CA02C\n\n#define mmDCORE0_EDMA0_QM_GLBL_ERR_STS_3 0x41CA030\n\n#define mmDCORE0_EDMA0_QM_GLBL_ERR_STS_4 0x41CA034\n\n#define mmDCORE0_EDMA0_QM_GLBL_ERR_MSG_EN_0 0x41CA038\n\n#define mmDCORE0_EDMA0_QM_GLBL_ERR_MSG_EN_1 0x41CA03C\n\n#define mmDCORE0_EDMA0_QM_GLBL_ERR_MSG_EN_2 0x41CA040\n\n#define mmDCORE0_EDMA0_QM_GLBL_ERR_MSG_EN_3 0x41CA044\n\n#define mmDCORE0_EDMA0_QM_GLBL_ERR_MSG_EN_4 0x41CA048\n\n#define mmDCORE0_EDMA0_QM_GLBL_PROT 0x41CA04C\n\n#define mmDCORE0_EDMA0_QM_PQ_BASE_LO_0 0x41CA050\n\n#define mmDCORE0_EDMA0_QM_PQ_BASE_LO_1 0x41CA054\n\n#define mmDCORE0_EDMA0_QM_PQ_BASE_LO_2 0x41CA058\n\n#define mmDCORE0_EDMA0_QM_PQ_BASE_LO_3 0x41CA05C\n\n#define mmDCORE0_EDMA0_QM_PQ_BASE_HI_0 0x41CA060\n\n#define mmDCORE0_EDMA0_QM_PQ_BASE_HI_1 0x41CA064\n\n#define mmDCORE0_EDMA0_QM_PQ_BASE_HI_2 0x41CA068\n\n#define mmDCORE0_EDMA0_QM_PQ_BASE_HI_3 0x41CA06C\n\n#define mmDCORE0_EDMA0_QM_PQ_SIZE_0 0x41CA070\n\n#define mmDCORE0_EDMA0_QM_PQ_SIZE_1 0x41CA074\n\n#define mmDCORE0_EDMA0_QM_PQ_SIZE_2 0x41CA078\n\n#define mmDCORE0_EDMA0_QM_PQ_SIZE_3 0x41CA07C\n\n#define mmDCORE0_EDMA0_QM_PQ_PI_0 0x41CA080\n\n#define mmDCORE0_EDMA0_QM_PQ_PI_1 0x41CA084\n\n#define mmDCORE0_EDMA0_QM_PQ_PI_2 0x41CA088\n\n#define mmDCORE0_EDMA0_QM_PQ_PI_3 0x41CA08C\n\n#define mmDCORE0_EDMA0_QM_PQ_CI_0 0x41CA090\n\n#define mmDCORE0_EDMA0_QM_PQ_CI_1 0x41CA094\n\n#define mmDCORE0_EDMA0_QM_PQ_CI_2 0x41CA098\n\n#define mmDCORE0_EDMA0_QM_PQ_CI_3 0x41CA09C\n\n#define mmDCORE0_EDMA0_QM_PQ_CFG0_0 0x41CA0A0\n\n#define mmDCORE0_EDMA0_QM_PQ_CFG0_1 0x41CA0A4\n\n#define mmDCORE0_EDMA0_QM_PQ_CFG0_2 0x41CA0A8\n\n#define mmDCORE0_EDMA0_QM_PQ_CFG0_3 0x41CA0AC\n\n#define mmDCORE0_EDMA0_QM_PQ_CFG1_0 0x41CA0B0\n\n#define mmDCORE0_EDMA0_QM_PQ_CFG1_1 0x41CA0B4\n\n#define mmDCORE0_EDMA0_QM_PQ_CFG1_2 0x41CA0B8\n\n#define mmDCORE0_EDMA0_QM_PQ_CFG1_3 0x41CA0BC\n\n#define mmDCORE0_EDMA0_QM_PQ_STS0_0 0x41CA0C0\n\n#define mmDCORE0_EDMA0_QM_PQ_STS0_1 0x41CA0C4\n\n#define mmDCORE0_EDMA0_QM_PQ_STS0_2 0x41CA0C8\n\n#define mmDCORE0_EDMA0_QM_PQ_STS0_3 0x41CA0CC\n\n#define mmDCORE0_EDMA0_QM_PQ_STS1_0 0x41CA0D0\n\n#define mmDCORE0_EDMA0_QM_PQ_STS1_1 0x41CA0D4\n\n#define mmDCORE0_EDMA0_QM_PQ_STS1_2 0x41CA0D8\n\n#define mmDCORE0_EDMA0_QM_PQ_STS1_3 0x41CA0DC\n\n#define mmDCORE0_EDMA0_QM_CQ_CFG0_0 0x41CA0E0\n\n#define mmDCORE0_EDMA0_QM_CQ_CFG0_1 0x41CA0E4\n\n#define mmDCORE0_EDMA0_QM_CQ_CFG0_2 0x41CA0E8\n\n#define mmDCORE0_EDMA0_QM_CQ_CFG0_3 0x41CA0EC\n\n#define mmDCORE0_EDMA0_QM_CQ_CFG0_4 0x41CA0F0\n\n#define mmDCORE0_EDMA0_QM_CQ_STS0_0 0x41CA0F4\n\n#define mmDCORE0_EDMA0_QM_CQ_STS0_1 0x41CA0F8\n\n#define mmDCORE0_EDMA0_QM_CQ_STS0_2 0x41CA0FC\n\n#define mmDCORE0_EDMA0_QM_CQ_STS0_3 0x41CA100\n\n#define mmDCORE0_EDMA0_QM_CQ_STS0_4 0x41CA104\n\n#define mmDCORE0_EDMA0_QM_CQ_CFG1_0 0x41CA108\n\n#define mmDCORE0_EDMA0_QM_CQ_CFG1_1 0x41CA10C\n\n#define mmDCORE0_EDMA0_QM_CQ_CFG1_2 0x41CA110\n\n#define mmDCORE0_EDMA0_QM_CQ_CFG1_3 0x41CA114\n\n#define mmDCORE0_EDMA0_QM_CQ_CFG1_4 0x41CA118\n\n#define mmDCORE0_EDMA0_QM_CQ_STS1_0 0x41CA11C\n\n#define mmDCORE0_EDMA0_QM_CQ_STS1_1 0x41CA120\n\n#define mmDCORE0_EDMA0_QM_CQ_STS1_2 0x41CA124\n\n#define mmDCORE0_EDMA0_QM_CQ_STS1_3 0x41CA128\n\n#define mmDCORE0_EDMA0_QM_CQ_STS1_4 0x41CA12C\n\n#define mmDCORE0_EDMA0_QM_CQ_PTR_LO_0 0x41CA150\n\n#define mmDCORE0_EDMA0_QM_CQ_PTR_HI_0 0x41CA154\n\n#define mmDCORE0_EDMA0_QM_CQ_TSIZE_0 0x41CA158\n\n#define mmDCORE0_EDMA0_QM_CQ_CTL_0 0x41CA15C\n\n#define mmDCORE0_EDMA0_QM_CQ_PTR_LO_1 0x41CA160\n\n#define mmDCORE0_EDMA0_QM_CQ_PTR_HI_1 0x41CA164\n\n#define mmDCORE0_EDMA0_QM_CQ_TSIZE_1 0x41CA168\n\n#define mmDCORE0_EDMA0_QM_CQ_CTL_1 0x41CA16C\n\n#define mmDCORE0_EDMA0_QM_CQ_PTR_LO_2 0x41CA170\n\n#define mmDCORE0_EDMA0_QM_CQ_PTR_HI_2 0x41CA174\n\n#define mmDCORE0_EDMA0_QM_CQ_TSIZE_2 0x41CA178\n\n#define mmDCORE0_EDMA0_QM_CQ_CTL_2 0x41CA17C\n\n#define mmDCORE0_EDMA0_QM_CQ_PTR_LO_3 0x41CA180\n\n#define mmDCORE0_EDMA0_QM_CQ_PTR_HI_3 0x41CA184\n\n#define mmDCORE0_EDMA0_QM_CQ_TSIZE_3 0x41CA188\n\n#define mmDCORE0_EDMA0_QM_CQ_CTL_3 0x41CA18C\n\n#define mmDCORE0_EDMA0_QM_CQ_PTR_LO_4 0x41CA190\n\n#define mmDCORE0_EDMA0_QM_CQ_PTR_HI_4 0x41CA194\n\n#define mmDCORE0_EDMA0_QM_CQ_TSIZE_4 0x41CA198\n\n#define mmDCORE0_EDMA0_QM_CQ_CTL_4 0x41CA19C\n\n#define mmDCORE0_EDMA0_QM_CQ_TSIZE_STS_0 0x41CA1A0\n\n#define mmDCORE0_EDMA0_QM_CQ_TSIZE_STS_1 0x41CA1A4\n\n#define mmDCORE0_EDMA0_QM_CQ_TSIZE_STS_2 0x41CA1A8\n\n#define mmDCORE0_EDMA0_QM_CQ_TSIZE_STS_3 0x41CA1AC\n\n#define mmDCORE0_EDMA0_QM_CQ_TSIZE_STS_4 0x41CA1B0\n\n#define mmDCORE0_EDMA0_QM_CQ_PTR_LO_STS_0 0x41CA1B4\n\n#define mmDCORE0_EDMA0_QM_CQ_PTR_LO_STS_1 0x41CA1B8\n\n#define mmDCORE0_EDMA0_QM_CQ_PTR_LO_STS_2 0x41CA1BC\n\n#define mmDCORE0_EDMA0_QM_CQ_PTR_LO_STS_3 0x41CA1C0\n\n#define mmDCORE0_EDMA0_QM_CQ_PTR_LO_STS_4 0x41CA1C4\n\n#define mmDCORE0_EDMA0_QM_CQ_PTR_HI_STS_0 0x41CA1C8\n\n#define mmDCORE0_EDMA0_QM_CQ_PTR_HI_STS_1 0x41CA1CC\n\n#define mmDCORE0_EDMA0_QM_CQ_PTR_HI_STS_2 0x41CA1D0\n\n#define mmDCORE0_EDMA0_QM_CQ_PTR_HI_STS_3 0x41CA1D4\n\n#define mmDCORE0_EDMA0_QM_CQ_PTR_HI_STS_4 0x41CA1D8\n\n#define mmDCORE0_EDMA0_QM_CQ_IFIFO_STS_0 0x41CA1DC\n\n#define mmDCORE0_EDMA0_QM_CQ_IFIFO_STS_1 0x41CA1E0\n\n#define mmDCORE0_EDMA0_QM_CQ_IFIFO_STS_2 0x41CA1E4\n\n#define mmDCORE0_EDMA0_QM_CQ_IFIFO_STS_3 0x41CA1E8\n\n#define mmDCORE0_EDMA0_QM_CQ_IFIFO_STS_4 0x41CA1EC\n\n#define mmDCORE0_EDMA0_QM_CP_MSG_BASE0_ADDR_LO_0 0x41CA1F0\n\n#define mmDCORE0_EDMA0_QM_CP_MSG_BASE0_ADDR_LO_1 0x41CA1F4\n\n#define mmDCORE0_EDMA0_QM_CP_MSG_BASE0_ADDR_LO_2 0x41CA1F8\n\n#define mmDCORE0_EDMA0_QM_CP_MSG_BASE0_ADDR_LO_3 0x41CA1FC\n\n#define mmDCORE0_EDMA0_QM_CP_MSG_BASE0_ADDR_LO_4 0x41CA200\n\n#define mmDCORE0_EDMA0_QM_CP_MSG_BASE0_ADDR_HI_0 0x41CA204\n\n#define mmDCORE0_EDMA0_QM_CP_MSG_BASE0_ADDR_HI_1 0x41CA208\n\n#define mmDCORE0_EDMA0_QM_CP_MSG_BASE0_ADDR_HI_2 0x41CA20C\n\n#define mmDCORE0_EDMA0_QM_CP_MSG_BASE0_ADDR_HI_3 0x41CA210\n\n#define mmDCORE0_EDMA0_QM_CP_MSG_BASE0_ADDR_HI_4 0x41CA214\n\n#define mmDCORE0_EDMA0_QM_CP_MSG_BASE1_ADDR_LO_0 0x41CA218\n\n#define mmDCORE0_EDMA0_QM_CP_MSG_BASE1_ADDR_LO_1 0x41CA21C\n\n#define mmDCORE0_EDMA0_QM_CP_MSG_BASE1_ADDR_LO_2 0x41CA220\n\n#define mmDCORE0_EDMA0_QM_CP_MSG_BASE1_ADDR_LO_3 0x41CA224\n\n#define mmDCORE0_EDMA0_QM_CP_MSG_BASE1_ADDR_LO_4 0x41CA228\n\n#define mmDCORE0_EDMA0_QM_CP_MSG_BASE1_ADDR_HI_0 0x41CA22C\n\n#define mmDCORE0_EDMA0_QM_CP_MSG_BASE1_ADDR_HI_1 0x41CA230\n\n#define mmDCORE0_EDMA0_QM_CP_MSG_BASE1_ADDR_HI_2 0x41CA234\n\n#define mmDCORE0_EDMA0_QM_CP_MSG_BASE1_ADDR_HI_3 0x41CA238\n\n#define mmDCORE0_EDMA0_QM_CP_MSG_BASE1_ADDR_HI_4 0x41CA23C\n\n#define mmDCORE0_EDMA0_QM_CP_MSG_BASE2_ADDR_LO_0 0x41CA240\n\n#define mmDCORE0_EDMA0_QM_CP_MSG_BASE2_ADDR_LO_1 0x41CA244\n\n#define mmDCORE0_EDMA0_QM_CP_MSG_BASE2_ADDR_LO_2 0x41CA248\n\n#define mmDCORE0_EDMA0_QM_CP_MSG_BASE2_ADDR_LO_3 0x41CA24C\n\n#define mmDCORE0_EDMA0_QM_CP_MSG_BASE2_ADDR_LO_4 0x41CA250\n\n#define mmDCORE0_EDMA0_QM_CP_MSG_BASE2_ADDR_HI_0 0x41CA254\n\n#define mmDCORE0_EDMA0_QM_CP_MSG_BASE2_ADDR_HI_1 0x41CA258\n\n#define mmDCORE0_EDMA0_QM_CP_MSG_BASE2_ADDR_HI_2 0x41CA25C\n\n#define mmDCORE0_EDMA0_QM_CP_MSG_BASE2_ADDR_HI_3 0x41CA260\n\n#define mmDCORE0_EDMA0_QM_CP_MSG_BASE2_ADDR_HI_4 0x41CA264\n\n#define mmDCORE0_EDMA0_QM_CP_MSG_BASE3_ADDR_LO_0 0x41CA268\n\n#define mmDCORE0_EDMA0_QM_CP_MSG_BASE3_ADDR_LO_1 0x41CA26C\n\n#define mmDCORE0_EDMA0_QM_CP_MSG_BASE3_ADDR_LO_2 0x41CA270\n\n#define mmDCORE0_EDMA0_QM_CP_MSG_BASE3_ADDR_LO_3 0x41CA274\n\n#define mmDCORE0_EDMA0_QM_CP_MSG_BASE3_ADDR_LO_4 0x41CA278\n\n#define mmDCORE0_EDMA0_QM_CP_MSG_BASE3_ADDR_HI_0 0x41CA27C\n\n#define mmDCORE0_EDMA0_QM_CP_MSG_BASE3_ADDR_HI_1 0x41CA280\n\n#define mmDCORE0_EDMA0_QM_CP_MSG_BASE3_ADDR_HI_2 0x41CA284\n\n#define mmDCORE0_EDMA0_QM_CP_MSG_BASE3_ADDR_HI_3 0x41CA288\n\n#define mmDCORE0_EDMA0_QM_CP_MSG_BASE3_ADDR_HI_4 0x41CA28C\n\n#define mmDCORE0_EDMA0_QM_CP_FENCE0_RDATA_0 0x41CA290\n\n#define mmDCORE0_EDMA0_QM_CP_FENCE0_RDATA_1 0x41CA294\n\n#define mmDCORE0_EDMA0_QM_CP_FENCE0_RDATA_2 0x41CA298\n\n#define mmDCORE0_EDMA0_QM_CP_FENCE0_RDATA_3 0x41CA29C\n\n#define mmDCORE0_EDMA0_QM_CP_FENCE0_RDATA_4 0x41CA2A0\n\n#define mmDCORE0_EDMA0_QM_CP_FENCE1_RDATA_0 0x41CA2A4\n\n#define mmDCORE0_EDMA0_QM_CP_FENCE1_RDATA_1 0x41CA2A8\n\n#define mmDCORE0_EDMA0_QM_CP_FENCE1_RDATA_2 0x41CA2AC\n\n#define mmDCORE0_EDMA0_QM_CP_FENCE1_RDATA_3 0x41CA2B0\n\n#define mmDCORE0_EDMA0_QM_CP_FENCE1_RDATA_4 0x41CA2B4\n\n#define mmDCORE0_EDMA0_QM_CP_FENCE2_RDATA_0 0x41CA2B8\n\n#define mmDCORE0_EDMA0_QM_CP_FENCE2_RDATA_1 0x41CA2BC\n\n#define mmDCORE0_EDMA0_QM_CP_FENCE2_RDATA_2 0x41CA2C0\n\n#define mmDCORE0_EDMA0_QM_CP_FENCE2_RDATA_3 0x41CA2C4\n\n#define mmDCORE0_EDMA0_QM_CP_FENCE2_RDATA_4 0x41CA2C8\n\n#define mmDCORE0_EDMA0_QM_CP_FENCE3_RDATA_0 0x41CA2CC\n\n#define mmDCORE0_EDMA0_QM_CP_FENCE3_RDATA_1 0x41CA2D0\n\n#define mmDCORE0_EDMA0_QM_CP_FENCE3_RDATA_2 0x41CA2D4\n\n#define mmDCORE0_EDMA0_QM_CP_FENCE3_RDATA_3 0x41CA2D8\n\n#define mmDCORE0_EDMA0_QM_CP_FENCE3_RDATA_4 0x41CA2DC\n\n#define mmDCORE0_EDMA0_QM_CP_FENCE0_CNT_0 0x41CA2E0\n\n#define mmDCORE0_EDMA0_QM_CP_FENCE0_CNT_1 0x41CA2E4\n\n#define mmDCORE0_EDMA0_QM_CP_FENCE0_CNT_2 0x41CA2E8\n\n#define mmDCORE0_EDMA0_QM_CP_FENCE0_CNT_3 0x41CA2EC\n\n#define mmDCORE0_EDMA0_QM_CP_FENCE0_CNT_4 0x41CA2F0\n\n#define mmDCORE0_EDMA0_QM_CP_FENCE1_CNT_0 0x41CA2F4\n\n#define mmDCORE0_EDMA0_QM_CP_FENCE1_CNT_1 0x41CA2F8\n\n#define mmDCORE0_EDMA0_QM_CP_FENCE1_CNT_2 0x41CA2FC\n\n#define mmDCORE0_EDMA0_QM_CP_FENCE1_CNT_3 0x41CA300\n\n#define mmDCORE0_EDMA0_QM_CP_FENCE1_CNT_4 0x41CA304\n\n#define mmDCORE0_EDMA0_QM_CP_FENCE2_CNT_0 0x41CA308\n\n#define mmDCORE0_EDMA0_QM_CP_FENCE2_CNT_1 0x41CA30C\n\n#define mmDCORE0_EDMA0_QM_CP_FENCE2_CNT_2 0x41CA310\n\n#define mmDCORE0_EDMA0_QM_CP_FENCE2_CNT_3 0x41CA314\n\n#define mmDCORE0_EDMA0_QM_CP_FENCE2_CNT_4 0x41CA318\n\n#define mmDCORE0_EDMA0_QM_CP_FENCE3_CNT_0 0x41CA31C\n\n#define mmDCORE0_EDMA0_QM_CP_FENCE3_CNT_1 0x41CA320\n\n#define mmDCORE0_EDMA0_QM_CP_FENCE3_CNT_2 0x41CA324\n\n#define mmDCORE0_EDMA0_QM_CP_FENCE3_CNT_3 0x41CA328\n\n#define mmDCORE0_EDMA0_QM_CP_FENCE3_CNT_4 0x41CA32C\n\n#define mmDCORE0_EDMA0_QM_CP_BARRIER_CFG 0x41CA330\n\n#define mmDCORE0_EDMA0_QM_CP_LDMA_SRC_BASE_LO_OFFSET 0x41CA334\n\n#define mmDCORE0_EDMA0_QM_CP_LDMA_DST_BASE_LO_OFFSET 0x41CA338\n\n#define mmDCORE0_EDMA0_QM_CP_LDMA_TSIZE_OFFSET 0x41CA33C\n\n#define mmDCORE0_EDMA0_QM_CP_CQ_PTR_LO_OFFSET_0 0x41CA340\n\n#define mmDCORE0_EDMA0_QM_CP_CQ_PTR_LO_OFFSET_1 0x41CA344\n\n#define mmDCORE0_EDMA0_QM_CP_CQ_PTR_LO_OFFSET_2 0x41CA348\n\n#define mmDCORE0_EDMA0_QM_CP_CQ_PTR_LO_OFFSET_3 0x41CA34C\n\n#define mmDCORE0_EDMA0_QM_CP_CQ_PTR_LO_OFFSET_4 0x41CA350\n\n#define mmDCORE0_EDMA0_QM_CP_STS_0 0x41CA368\n\n#define mmDCORE0_EDMA0_QM_CP_STS_1 0x41CA36C\n\n#define mmDCORE0_EDMA0_QM_CP_STS_2 0x41CA370\n\n#define mmDCORE0_EDMA0_QM_CP_STS_3 0x41CA374\n\n#define mmDCORE0_EDMA0_QM_CP_STS_4 0x41CA378\n\n#define mmDCORE0_EDMA0_QM_CP_CURRENT_INST_LO_0 0x41CA37C\n\n#define mmDCORE0_EDMA0_QM_CP_CURRENT_INST_LO_1 0x41CA380\n\n#define mmDCORE0_EDMA0_QM_CP_CURRENT_INST_LO_2 0x41CA384\n\n#define mmDCORE0_EDMA0_QM_CP_CURRENT_INST_LO_3 0x41CA388\n\n#define mmDCORE0_EDMA0_QM_CP_CURRENT_INST_LO_4 0x41CA38C\n\n#define mmDCORE0_EDMA0_QM_CP_CURRENT_INST_HI_0 0x41CA390\n\n#define mmDCORE0_EDMA0_QM_CP_CURRENT_INST_HI_1 0x41CA394\n\n#define mmDCORE0_EDMA0_QM_CP_CURRENT_INST_HI_2 0x41CA398\n\n#define mmDCORE0_EDMA0_QM_CP_CURRENT_INST_HI_3 0x41CA39C\n\n#define mmDCORE0_EDMA0_QM_CP_CURRENT_INST_HI_4 0x41CA3A0\n\n#define mmDCORE0_EDMA0_QM_CP_PRED_0 0x41CA3A4\n\n#define mmDCORE0_EDMA0_QM_CP_PRED_1 0x41CA3A8\n\n#define mmDCORE0_EDMA0_QM_CP_PRED_2 0x41CA3AC\n\n#define mmDCORE0_EDMA0_QM_CP_PRED_3 0x41CA3B0\n\n#define mmDCORE0_EDMA0_QM_CP_PRED_4 0x41CA3B4\n\n#define mmDCORE0_EDMA0_QM_CP_PRED_UPEN_0 0x41CA3B8\n\n#define mmDCORE0_EDMA0_QM_CP_PRED_UPEN_1 0x41CA3BC\n\n#define mmDCORE0_EDMA0_QM_CP_PRED_UPEN_2 0x41CA3C0\n\n#define mmDCORE0_EDMA0_QM_CP_PRED_UPEN_3 0x41CA3C4\n\n#define mmDCORE0_EDMA0_QM_CP_PRED_UPEN_4 0x41CA3C8\n\n#define mmDCORE0_EDMA0_QM_CP_DBG_0_0 0x41CA3CC\n\n#define mmDCORE0_EDMA0_QM_CP_DBG_0_1 0x41CA3D0\n\n#define mmDCORE0_EDMA0_QM_CP_DBG_0_2 0x41CA3D4\n\n#define mmDCORE0_EDMA0_QM_CP_DBG_0_3 0x41CA3D8\n\n#define mmDCORE0_EDMA0_QM_CP_DBG_0_4 0x41CA3DC\n\n#define mmDCORE0_EDMA0_QM_CP_CPDMA_UP_CRED_0 0x41CA3E0\n\n#define mmDCORE0_EDMA0_QM_CP_CPDMA_UP_CRED_1 0x41CA3E4\n\n#define mmDCORE0_EDMA0_QM_CP_CPDMA_UP_CRED_2 0x41CA3E8\n\n#define mmDCORE0_EDMA0_QM_CP_CPDMA_UP_CRED_3 0x41CA3EC\n\n#define mmDCORE0_EDMA0_QM_CP_CPDMA_UP_CRED_4 0x41CA3F0\n\n#define mmDCORE0_EDMA0_QM_CP_IN_DATA_LO_0 0x41CA3F4\n\n#define mmDCORE0_EDMA0_QM_CP_IN_DATA_LO_1 0x41CA3F8\n\n#define mmDCORE0_EDMA0_QM_CP_IN_DATA_LO_2 0x41CA3FC\n\n#define mmDCORE0_EDMA0_QM_CP_IN_DATA_LO_3 0x41CA400\n\n#define mmDCORE0_EDMA0_QM_CP_IN_DATA_LO_4 0x41CA404\n\n#define mmDCORE0_EDMA0_QM_CP_IN_DATA_HI_0 0x41CA408\n\n#define mmDCORE0_EDMA0_QM_CP_IN_DATA_HI_1 0x41CA40C\n\n#define mmDCORE0_EDMA0_QM_CP_IN_DATA_HI_2 0x41CA410\n\n#define mmDCORE0_EDMA0_QM_CP_IN_DATA_HI_3 0x41CA414\n\n#define mmDCORE0_EDMA0_QM_CP_IN_DATA_HI_4 0x41CA418\n\n#define mmDCORE0_EDMA0_QM_PQC_HBW_BASE_LO_0 0x41CA41C\n\n#define mmDCORE0_EDMA0_QM_PQC_HBW_BASE_LO_1 0x41CA420\n\n#define mmDCORE0_EDMA0_QM_PQC_HBW_BASE_LO_2 0x41CA424\n\n#define mmDCORE0_EDMA0_QM_PQC_HBW_BASE_LO_3 0x41CA428\n\n#define mmDCORE0_EDMA0_QM_PQC_HBW_BASE_HI_0 0x41CA42C\n\n#define mmDCORE0_EDMA0_QM_PQC_HBW_BASE_HI_1 0x41CA430\n\n#define mmDCORE0_EDMA0_QM_PQC_HBW_BASE_HI_2 0x41CA434\n\n#define mmDCORE0_EDMA0_QM_PQC_HBW_BASE_HI_3 0x41CA438\n\n#define mmDCORE0_EDMA0_QM_PQC_SIZE_0 0x41CA43C\n\n#define mmDCORE0_EDMA0_QM_PQC_SIZE_1 0x41CA440\n\n#define mmDCORE0_EDMA0_QM_PQC_SIZE_2 0x41CA444\n\n#define mmDCORE0_EDMA0_QM_PQC_SIZE_3 0x41CA448\n\n#define mmDCORE0_EDMA0_QM_PQC_PI_0 0x41CA44C\n\n#define mmDCORE0_EDMA0_QM_PQC_PI_1 0x41CA450\n\n#define mmDCORE0_EDMA0_QM_PQC_PI_2 0x41CA454\n\n#define mmDCORE0_EDMA0_QM_PQC_PI_3 0x41CA458\n\n#define mmDCORE0_EDMA0_QM_PQC_LBW_WDATA_0 0x41CA45C\n\n#define mmDCORE0_EDMA0_QM_PQC_LBW_WDATA_1 0x41CA460\n\n#define mmDCORE0_EDMA0_QM_PQC_LBW_WDATA_2 0x41CA464\n\n#define mmDCORE0_EDMA0_QM_PQC_LBW_WDATA_3 0x41CA468\n\n#define mmDCORE0_EDMA0_QM_PQC_LBW_BASE_LO_0 0x41CA46C\n\n#define mmDCORE0_EDMA0_QM_PQC_LBW_BASE_LO_1 0x41CA470\n\n#define mmDCORE0_EDMA0_QM_PQC_LBW_BASE_LO_2 0x41CA474\n\n#define mmDCORE0_EDMA0_QM_PQC_LBW_BASE_LO_3 0x41CA478\n\n#define mmDCORE0_EDMA0_QM_PQC_LBW_BASE_HI_0 0x41CA47C\n\n#define mmDCORE0_EDMA0_QM_PQC_LBW_BASE_HI_1 0x41CA480\n\n#define mmDCORE0_EDMA0_QM_PQC_LBW_BASE_HI_2 0x41CA484\n\n#define mmDCORE0_EDMA0_QM_PQC_LBW_BASE_HI_3 0x41CA488\n\n#define mmDCORE0_EDMA0_QM_PQC_CFG 0x41CA48C\n\n#define mmDCORE0_EDMA0_QM_PQC_SECURE_PUSH_IND 0x41CA490\n\n#define mmDCORE0_EDMA0_QM_ARB_MASK 0x41CA4A0\n\n#define mmDCORE0_EDMA0_QM_ARB_CFG_0 0x41CA4A4\n\n#define mmDCORE0_EDMA0_QM_ARB_CHOICE_Q_PUSH 0x41CA4A8\n\n#define mmDCORE0_EDMA0_QM_ARB_WRR_WEIGHT_0 0x41CA4AC\n\n#define mmDCORE0_EDMA0_QM_ARB_WRR_WEIGHT_1 0x41CA4B0\n\n#define mmDCORE0_EDMA0_QM_ARB_WRR_WEIGHT_2 0x41CA4B4\n\n#define mmDCORE0_EDMA0_QM_ARB_WRR_WEIGHT_3 0x41CA4B8\n\n#define mmDCORE0_EDMA0_QM_ARB_CFG_1 0x41CA4BC\n\n#define mmDCORE0_EDMA0_QM_ARB_MST_AVAIL_CRED_0 0x41CA4C0\n\n#define mmDCORE0_EDMA0_QM_ARB_MST_AVAIL_CRED_1 0x41CA4C4\n\n#define mmDCORE0_EDMA0_QM_ARB_MST_AVAIL_CRED_2 0x41CA4C8\n\n#define mmDCORE0_EDMA0_QM_ARB_MST_AVAIL_CRED_3 0x41CA4CC\n\n#define mmDCORE0_EDMA0_QM_ARB_MST_AVAIL_CRED_4 0x41CA4D0\n\n#define mmDCORE0_EDMA0_QM_ARB_MST_AVAIL_CRED_5 0x41CA4D4\n\n#define mmDCORE0_EDMA0_QM_ARB_MST_AVAIL_CRED_6 0x41CA4D8\n\n#define mmDCORE0_EDMA0_QM_ARB_MST_AVAIL_CRED_7 0x41CA4DC\n\n#define mmDCORE0_EDMA0_QM_ARB_MST_AVAIL_CRED_8 0x41CA4E0\n\n#define mmDCORE0_EDMA0_QM_ARB_MST_AVAIL_CRED_9 0x41CA4E4\n\n#define mmDCORE0_EDMA0_QM_ARB_MST_AVAIL_CRED_10 0x41CA4E8\n\n#define mmDCORE0_EDMA0_QM_ARB_MST_AVAIL_CRED_11 0x41CA4EC\n\n#define mmDCORE0_EDMA0_QM_ARB_MST_AVAIL_CRED_12 0x41CA4F0\n\n#define mmDCORE0_EDMA0_QM_ARB_MST_AVAIL_CRED_13 0x41CA4F4\n\n#define mmDCORE0_EDMA0_QM_ARB_MST_AVAIL_CRED_14 0x41CA4F8\n\n#define mmDCORE0_EDMA0_QM_ARB_MST_AVAIL_CRED_15 0x41CA4FC\n\n#define mmDCORE0_EDMA0_QM_ARB_MST_AVAIL_CRED_16 0x41CA500\n\n#define mmDCORE0_EDMA0_QM_ARB_MST_AVAIL_CRED_17 0x41CA504\n\n#define mmDCORE0_EDMA0_QM_ARB_MST_AVAIL_CRED_18 0x41CA508\n\n#define mmDCORE0_EDMA0_QM_ARB_MST_AVAIL_CRED_19 0x41CA50C\n\n#define mmDCORE0_EDMA0_QM_ARB_MST_AVAIL_CRED_20 0x41CA510\n\n#define mmDCORE0_EDMA0_QM_ARB_MST_AVAIL_CRED_21 0x41CA514\n\n#define mmDCORE0_EDMA0_QM_ARB_MST_AVAIL_CRED_22 0x41CA518\n\n#define mmDCORE0_EDMA0_QM_ARB_MST_AVAIL_CRED_23 0x41CA51C\n\n#define mmDCORE0_EDMA0_QM_ARB_MST_AVAIL_CRED_24 0x41CA520\n\n#define mmDCORE0_EDMA0_QM_ARB_MST_AVAIL_CRED_25 0x41CA524\n\n#define mmDCORE0_EDMA0_QM_ARB_MST_AVAIL_CRED_26 0x41CA528\n\n#define mmDCORE0_EDMA0_QM_ARB_MST_AVAIL_CRED_27 0x41CA52C\n\n#define mmDCORE0_EDMA0_QM_ARB_MST_AVAIL_CRED_28 0x41CA530\n\n#define mmDCORE0_EDMA0_QM_ARB_MST_AVAIL_CRED_29 0x41CA534\n\n#define mmDCORE0_EDMA0_QM_ARB_MST_AVAIL_CRED_30 0x41CA538\n\n#define mmDCORE0_EDMA0_QM_ARB_MST_AVAIL_CRED_31 0x41CA53C\n\n#define mmDCORE0_EDMA0_QM_ARB_MST_AVAIL_CRED_32 0x41CA540\n\n#define mmDCORE0_EDMA0_QM_ARB_MST_AVAIL_CRED_33 0x41CA544\n\n#define mmDCORE0_EDMA0_QM_ARB_MST_AVAIL_CRED_34 0x41CA548\n\n#define mmDCORE0_EDMA0_QM_ARB_MST_AVAIL_CRED_35 0x41CA54C\n\n#define mmDCORE0_EDMA0_QM_ARB_MST_AVAIL_CRED_36 0x41CA550\n\n#define mmDCORE0_EDMA0_QM_ARB_MST_AVAIL_CRED_37 0x41CA554\n\n#define mmDCORE0_EDMA0_QM_ARB_MST_AVAIL_CRED_38 0x41CA558\n\n#define mmDCORE0_EDMA0_QM_ARB_MST_AVAIL_CRED_39 0x41CA55C\n\n#define mmDCORE0_EDMA0_QM_ARB_MST_AVAIL_CRED_40 0x41CA560\n\n#define mmDCORE0_EDMA0_QM_ARB_MST_AVAIL_CRED_41 0x41CA564\n\n#define mmDCORE0_EDMA0_QM_ARB_MST_AVAIL_CRED_42 0x41CA568\n\n#define mmDCORE0_EDMA0_QM_ARB_MST_AVAIL_CRED_43 0x41CA56C\n\n#define mmDCORE0_EDMA0_QM_ARB_MST_AVAIL_CRED_44 0x41CA570\n\n#define mmDCORE0_EDMA0_QM_ARB_MST_AVAIL_CRED_45 0x41CA574\n\n#define mmDCORE0_EDMA0_QM_ARB_MST_AVAIL_CRED_46 0x41CA578\n\n#define mmDCORE0_EDMA0_QM_ARB_MST_AVAIL_CRED_47 0x41CA57C\n\n#define mmDCORE0_EDMA0_QM_ARB_MST_AVAIL_CRED_48 0x41CA580\n\n#define mmDCORE0_EDMA0_QM_ARB_MST_AVAIL_CRED_49 0x41CA584\n\n#define mmDCORE0_EDMA0_QM_ARB_MST_AVAIL_CRED_50 0x41CA588\n\n#define mmDCORE0_EDMA0_QM_ARB_MST_AVAIL_CRED_51 0x41CA58C\n\n#define mmDCORE0_EDMA0_QM_ARB_MST_AVAIL_CRED_52 0x41CA590\n\n#define mmDCORE0_EDMA0_QM_ARB_MST_AVAIL_CRED_53 0x41CA594\n\n#define mmDCORE0_EDMA0_QM_ARB_MST_AVAIL_CRED_54 0x41CA598\n\n#define mmDCORE0_EDMA0_QM_ARB_MST_AVAIL_CRED_55 0x41CA59C\n\n#define mmDCORE0_EDMA0_QM_ARB_MST_AVAIL_CRED_56 0x41CA5A0\n\n#define mmDCORE0_EDMA0_QM_ARB_MST_AVAIL_CRED_57 0x41CA5A4\n\n#define mmDCORE0_EDMA0_QM_ARB_MST_AVAIL_CRED_58 0x41CA5A8\n\n#define mmDCORE0_EDMA0_QM_ARB_MST_AVAIL_CRED_59 0x41CA5AC\n\n#define mmDCORE0_EDMA0_QM_ARB_MST_AVAIL_CRED_60 0x41CA5B0\n\n#define mmDCORE0_EDMA0_QM_ARB_MST_AVAIL_CRED_61 0x41CA5B4\n\n#define mmDCORE0_EDMA0_QM_ARB_MST_AVAIL_CRED_62 0x41CA5B8\n\n#define mmDCORE0_EDMA0_QM_ARB_MST_AVAIL_CRED_63 0x41CA5BC\n\n#define mmDCORE0_EDMA0_QM_ARB_MST_CRED_INC 0x41CA5E0\n\n#define mmDCORE0_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_0 0x41CA5E4\n\n#define mmDCORE0_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_1 0x41CA5E8\n\n#define mmDCORE0_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_2 0x41CA5EC\n\n#define mmDCORE0_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_3 0x41CA5F0\n\n#define mmDCORE0_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_4 0x41CA5F4\n\n#define mmDCORE0_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_5 0x41CA5F8\n\n#define mmDCORE0_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_6 0x41CA5FC\n\n#define mmDCORE0_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_7 0x41CA600\n\n#define mmDCORE0_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_8 0x41CA604\n\n#define mmDCORE0_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_9 0x41CA608\n\n#define mmDCORE0_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_10 0x41CA60C\n\n#define mmDCORE0_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_11 0x41CA610\n\n#define mmDCORE0_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_12 0x41CA614\n\n#define mmDCORE0_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_13 0x41CA618\n\n#define mmDCORE0_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_14 0x41CA61C\n\n#define mmDCORE0_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_15 0x41CA620\n\n#define mmDCORE0_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_16 0x41CA624\n\n#define mmDCORE0_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_17 0x41CA628\n\n#define mmDCORE0_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_18 0x41CA62C\n\n#define mmDCORE0_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_19 0x41CA630\n\n#define mmDCORE0_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_20 0x41CA634\n\n#define mmDCORE0_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_21 0x41CA638\n\n#define mmDCORE0_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_22 0x41CA63C\n\n#define mmDCORE0_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_23 0x41CA640\n\n#define mmDCORE0_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_24 0x41CA644\n\n#define mmDCORE0_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_25 0x41CA648\n\n#define mmDCORE0_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_26 0x41CA64C\n\n#define mmDCORE0_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_27 0x41CA650\n\n#define mmDCORE0_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_28 0x41CA654\n\n#define mmDCORE0_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_29 0x41CA658\n\n#define mmDCORE0_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_30 0x41CA65C\n\n#define mmDCORE0_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_31 0x41CA660\n\n#define mmDCORE0_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_32 0x41CA664\n\n#define mmDCORE0_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_33 0x41CA668\n\n#define mmDCORE0_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_34 0x41CA66C\n\n#define mmDCORE0_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_35 0x41CA670\n\n#define mmDCORE0_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_36 0x41CA674\n\n#define mmDCORE0_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_37 0x41CA678\n\n#define mmDCORE0_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_38 0x41CA67C\n\n#define mmDCORE0_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_39 0x41CA680\n\n#define mmDCORE0_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_40 0x41CA684\n\n#define mmDCORE0_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_41 0x41CA688\n\n#define mmDCORE0_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_42 0x41CA68C\n\n#define mmDCORE0_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_43 0x41CA690\n\n#define mmDCORE0_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_44 0x41CA694\n\n#define mmDCORE0_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_45 0x41CA698\n\n#define mmDCORE0_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_46 0x41CA69C\n\n#define mmDCORE0_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_47 0x41CA6A0\n\n#define mmDCORE0_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_48 0x41CA6A4\n\n#define mmDCORE0_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_49 0x41CA6A8\n\n#define mmDCORE0_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_50 0x41CA6AC\n\n#define mmDCORE0_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_51 0x41CA6B0\n\n#define mmDCORE0_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_52 0x41CA6B4\n\n#define mmDCORE0_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_53 0x41CA6B8\n\n#define mmDCORE0_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_54 0x41CA6BC\n\n#define mmDCORE0_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_55 0x41CA6C0\n\n#define mmDCORE0_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_56 0x41CA6C4\n\n#define mmDCORE0_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_57 0x41CA6C8\n\n#define mmDCORE0_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_58 0x41CA6CC\n\n#define mmDCORE0_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_59 0x41CA6D0\n\n#define mmDCORE0_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_60 0x41CA6D4\n\n#define mmDCORE0_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_61 0x41CA6D8\n\n#define mmDCORE0_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_62 0x41CA6DC\n\n#define mmDCORE0_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_63 0x41CA6E0\n\n#define mmDCORE0_EDMA0_QM_ARB_SLV_MASTER_INC_CRED_OFST 0x41CA704\n\n#define mmDCORE0_EDMA0_QM_ARB_MST_SLAVE_EN 0x41CA708\n\n#define mmDCORE0_EDMA0_QM_ARB_MST_SLAVE_EN_1 0x41CA70C\n\n#define mmDCORE0_EDMA0_QM_ARB_SLV_CHOICE_WDT 0x41CA710\n\n#define mmDCORE0_EDMA0_QM_ARB_SLV_ID 0x41CA714\n\n#define mmDCORE0_EDMA0_QM_ARB_MST_QUIET_PER 0x41CA718\n\n#define mmDCORE0_EDMA0_QM_ARB_MSG_MAX_INFLIGHT 0x41CA744\n\n#define mmDCORE0_EDMA0_QM_ARB_BASE_LO 0x41CA754\n\n#define mmDCORE0_EDMA0_QM_ARB_BASE_HI 0x41CA758\n\n#define mmDCORE0_EDMA0_QM_ARB_STATE_STS 0x41CA780\n\n#define mmDCORE0_EDMA0_QM_ARB_CHOICE_FULLNESS_STS 0x41CA784\n\n#define mmDCORE0_EDMA0_QM_ARB_MSG_STS 0x41CA788\n\n#define mmDCORE0_EDMA0_QM_ARB_SLV_CHOICE_Q_HEAD 0x41CA78C\n\n#define mmDCORE0_EDMA0_QM_ARB_ERR_CAUSE 0x41CA79C\n\n#define mmDCORE0_EDMA0_QM_ARB_ERR_MSG_EN 0x41CA7A0\n\n#define mmDCORE0_EDMA0_QM_ARB_ERR_STS_DRP 0x41CA7A8\n\n#define mmDCORE0_EDMA0_QM_ARB_MST_CRED_STS 0x41CA7B0\n\n#define mmDCORE0_EDMA0_QM_ARB_MST_CRED_STS_1 0x41CA7B4\n\n#define mmDCORE0_EDMA0_QM_CSMR_STRICT_PRIO_CFG 0x41CA7FC\n\n#define mmDCORE0_EDMA0_QM_ARC_CQ_CFG0 0x41CA800\n\n#define mmDCORE0_EDMA0_QM_ARC_CQ_CFG1 0x41CA804\n\n#define mmDCORE0_EDMA0_QM_ARC_CQ_PTR_LO 0x41CA808\n\n#define mmDCORE0_EDMA0_QM_ARC_CQ_PTR_HI 0x41CA80C\n\n#define mmDCORE0_EDMA0_QM_ARC_CQ_TSIZE 0x41CA810\n\n#define mmDCORE0_EDMA0_QM_ARC_CQ_CTL 0x41CA814\n\n#define mmDCORE0_EDMA0_QM_ARC_CQ_IFIFO_STS 0x41CA81C\n\n#define mmDCORE0_EDMA0_QM_ARC_CQ_STS0 0x41CA820\n\n#define mmDCORE0_EDMA0_QM_ARC_CQ_STS1 0x41CA824\n\n#define mmDCORE0_EDMA0_QM_ARC_CQ_TSIZE_STS 0x41CA828\n\n#define mmDCORE0_EDMA0_QM_ARC_CQ_PTR_LO_STS 0x41CA82C\n\n#define mmDCORE0_EDMA0_QM_ARC_CQ_PTR_HI_STS 0x41CA830\n\n#define mmDCORE0_EDMA0_QM_CP_WR_ARC_ADDR_HI 0x41CA834\n\n#define mmDCORE0_EDMA0_QM_CP_WR_ARC_ADDR_LO 0x41CA838\n\n#define mmDCORE0_EDMA0_QM_ARC_CQ_IFIFO_MSG_BASE_HI 0x41CA83C\n\n#define mmDCORE0_EDMA0_QM_ARC_CQ_IFIFO_MSG_BASE_LO 0x41CA840\n\n#define mmDCORE0_EDMA0_QM_ARC_CQ_CTL_MSG_BASE_HI 0x41CA844\n\n#define mmDCORE0_EDMA0_QM_ARC_CQ_CTL_MSG_BASE_LO 0x41CA848\n\n#define mmDCORE0_EDMA0_QM_CQ_IFIFO_MSG_BASE_HI 0x41CA84C\n\n#define mmDCORE0_EDMA0_QM_CQ_IFIFO_MSG_BASE_LO 0x41CA850\n\n#define mmDCORE0_EDMA0_QM_CQ_CTL_MSG_BASE_HI 0x41CA854\n\n#define mmDCORE0_EDMA0_QM_CQ_CTL_MSG_BASE_LO 0x41CA858\n\n#define mmDCORE0_EDMA0_QM_ADDR_OVRD 0x41CA85C\n\n#define mmDCORE0_EDMA0_QM_CQ_IFIFO_CI_0 0x41CA860\n\n#define mmDCORE0_EDMA0_QM_CQ_IFIFO_CI_1 0x41CA864\n\n#define mmDCORE0_EDMA0_QM_CQ_IFIFO_CI_2 0x41CA868\n\n#define mmDCORE0_EDMA0_QM_CQ_IFIFO_CI_3 0x41CA86C\n\n#define mmDCORE0_EDMA0_QM_CQ_IFIFO_CI_4 0x41CA870\n\n#define mmDCORE0_EDMA0_QM_ARC_CQ_IFIFO_CI 0x41CA874\n\n#define mmDCORE0_EDMA0_QM_CQ_CTL_CI_0 0x41CA878\n\n#define mmDCORE0_EDMA0_QM_CQ_CTL_CI_1 0x41CA87C\n\n#define mmDCORE0_EDMA0_QM_CQ_CTL_CI_2 0x41CA880\n\n#define mmDCORE0_EDMA0_QM_CQ_CTL_CI_3 0x41CA884\n\n#define mmDCORE0_EDMA0_QM_CQ_CTL_CI_4 0x41CA888\n\n#define mmDCORE0_EDMA0_QM_ARC_CQ_CTL_CI 0x41CA88C\n\n#define mmDCORE0_EDMA0_QM_CP_CFG 0x41CA890\n\n#define mmDCORE0_EDMA0_QM_CP_EXT_SWITCH 0x41CA894\n\n#define mmDCORE0_EDMA0_QM_CP_SWITCH_WD_SET 0x41CA898\n\n#define mmDCORE0_EDMA0_QM_CP_SWITCH_WD 0x41CA89C\n\n#define mmDCORE0_EDMA0_QM_ARC_LB_ADDR_BASE_LO 0x41CA8A4\n\n#define mmDCORE0_EDMA0_QM_ARC_LB_ADDR_BASE_HI 0x41CA8A8\n\n#define mmDCORE0_EDMA0_QM_ENGINE_BASE_ADDR_HI 0x41CA8AC\n\n#define mmDCORE0_EDMA0_QM_ENGINE_BASE_ADDR_LO 0x41CA8B0\n\n#define mmDCORE0_EDMA0_QM_ENGINE_ADDR_RANGE_SIZE 0x41CA8B4\n\n#define mmDCORE0_EDMA0_QM_QM_ARC_AUX_BASE_ADDR_HI 0x41CA8B8\n\n#define mmDCORE0_EDMA0_QM_QM_ARC_AUX_BASE_ADDR_LO 0x41CA8BC\n\n#define mmDCORE0_EDMA0_QM_QM_BASE_ADDR_HI 0x41CA8C0\n\n#define mmDCORE0_EDMA0_QM_QM_BASE_ADDR_LO 0x41CA8C4\n\n#define mmDCORE0_EDMA0_QM_ARC_PQC_SECURE_PUSH_IND 0x41CA8C8\n\n#define mmDCORE0_EDMA0_QM_PQC_STS_0_0 0x41CA8D0\n\n#define mmDCORE0_EDMA0_QM_PQC_STS_0_1 0x41CA8D4\n\n#define mmDCORE0_EDMA0_QM_PQC_STS_0_2 0x41CA8D8\n\n#define mmDCORE0_EDMA0_QM_PQC_STS_0_3 0x41CA8DC\n\n#define mmDCORE0_EDMA0_QM_PQC_STS_1_0 0x41CA8E0\n\n#define mmDCORE0_EDMA0_QM_PQC_STS_1_1 0x41CA8E4\n\n#define mmDCORE0_EDMA0_QM_PQC_STS_1_2 0x41CA8E8\n\n#define mmDCORE0_EDMA0_QM_PQC_STS_1_3 0x41CA8EC\n\n#define mmDCORE0_EDMA0_QM_SEI_STATUS 0x41CA8F0\n\n#define mmDCORE0_EDMA0_QM_SEI_MASK 0x41CA8F4\n\n#define mmDCORE0_EDMA0_QM_GLBL_ERR_ADDR_LO 0x41CAD00\n\n#define mmDCORE0_EDMA0_QM_GLBL_ERR_ADDR_HI 0x41CAD04\n\n#define mmDCORE0_EDMA0_QM_GLBL_ERR_WDATA 0x41CAD08\n\n#define mmDCORE0_EDMA0_QM_L2H_MASK_LO 0x41CAD14\n\n#define mmDCORE0_EDMA0_QM_L2H_MASK_HI 0x41CAD18\n\n#define mmDCORE0_EDMA0_QM_L2H_CMPR_LO 0x41CAD1C\n\n#define mmDCORE0_EDMA0_QM_L2H_CMPR_HI 0x41CAD20\n\n#define mmDCORE0_EDMA0_QM_LOCAL_RANGE_BASE 0x41CAD24\n\n#define mmDCORE0_EDMA0_QM_LOCAL_RANGE_SIZE 0x41CAD28\n\n#define mmDCORE0_EDMA0_QM_HBW_RD_RATE_LIM_CFG_1 0x41CAD30\n\n#define mmDCORE0_EDMA0_QM_LBW_WR_RATE_LIM_CFG_0 0x41CAD34\n\n#define mmDCORE0_EDMA0_QM_LBW_WR_RATE_LIM_CFG_1 0x41CAD38\n\n#define mmDCORE0_EDMA0_QM_HBW_RD_RATE_LIM_CFG_0 0x41CAD3C\n\n#define mmDCORE0_EDMA0_QM_IND_GW_APB_CFG 0x41CAD40\n\n#define mmDCORE0_EDMA0_QM_IND_GW_APB_WDATA 0x41CAD44\n\n#define mmDCORE0_EDMA0_QM_IND_GW_APB_RDATA 0x41CAD48\n\n#define mmDCORE0_EDMA0_QM_IND_GW_APB_STATUS 0x41CAD4C\n\n#define mmDCORE0_EDMA0_QM_PERF_CNT_FREE_LO 0x41CAD60\n\n#define mmDCORE0_EDMA0_QM_PERF_CNT_FREE_HI 0x41CAD64\n\n#define mmDCORE0_EDMA0_QM_PERF_CNT_IDLE_LO 0x41CAD68\n\n#define mmDCORE0_EDMA0_QM_PERF_CNT_IDLE_HI 0x41CAD6C\n\n#define mmDCORE0_EDMA0_QM_PERF_CNT_CFG 0x41CAD70\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}