C51 COMPILER V9.60.0.0   INITDEVICE                                                        01/09/2026 11:50:41 PAGE 1   


C51 COMPILER V9.60.0.0, COMPILATION OF MODULE INITDEVICE
OBJECT MODULE PLACED IN .\src/InitDevice.OBJ
COMPILER INVOKED BY: Z:\home\onachman\SimplicityStudio5\SimplicityStudio_v5\developer\toolchains\keil_8051\9.60\BIN\C51 
                    -/home/onachman/SimplicityStudio/v5_workspace/lab6a/src/InitDevice.c OMF2 SMALL DEBUG OBJECTEXTEND ROM(LARGE) WARNINGLEVE
                    -L(2) FLOATFUZZY(3) OPTIMIZE(8,SPEED) INTVECTOR(0X0000) INTPROMOTE INCDIR(/home/onachman/SimplicityStudio/v5_workspace/la
                    -b6a/inc;/home/onachman/SimplicityStudio/v5_workspace/lab6a/inc/config;/home/onachman/SimplicityStudio5/SimplicityStudio_
                    -v5/developer/sdks/8051/v4.3.1//kits/common/drivers/efm8_memory_lcd/inc;/home/onachman/SimplicityStudio5/SimplicityStudio
                    -_v5/developer/sdks/8051/v4.3.1//kits/common/drivers/efm8_memory_lcd/inc/graphics;/home/onachman/SimplicityStudio5/Simpli
                    -cityStudio_v5/developer/sdks/8051/v4.3.1//kits/common/drivers/efm8_memory_lcd/inc/config;/home/onachman/SimplicityStudio
                    -5/SimplicityStudio_v5/developer/sdks/8051/v4.3.1//kits/common/bsp;/home/onachman/SimplicityStudio5/SimplicityStudio_v5/d
                    -eveloper/sdks/8051/v4.3.1//kits/EFM8UB2_SLSTK2001A/config;/home/onachman/SimplicityStudio5/SimplicityStudio_v5/developer
                    -/sdks/8051/v4.3.1//Device/shared/si8051Base;/home/onachman/SimplicityStudio5/SimplicityStudio_v5/developer/sdks/8051/v4.
                    -3.1//Device/EFM8UB2/inc;/home/onachman/SimplicityStudio5/SimplicityStudio_v5/developer/sdks/8051/v4.3.1//kits/common/dri
                    -vers/efm8_joystick;/home/onachman/SimplicityStudio5/SimplicityStudio_v5/developer/sdks/8051/v4.3.1//kits/common/drivers/
                    -efm8_rgb_led;/home/onachman/SimplicityStudio5/SimplicityStudio_v5/developer/sdks/8051/v4.3.1//Device/EFM8UB2/peripheral_
                    -driver/inc) PRINT(.\src/InitDevice.lst) COND PAGEWIDTH(120) PAGELENGTH(65) OBJECT(.\src/InitDevice.OBJ)

line level    source

   1          //=========================================================
   2          // src/InitDevice.c: generated by Hardware Configurator
   3          //
   4          // This file will be regenerated when saving a document.
   5          // leave the sections inside the "$[...]" comment tags alone
   6          // or they will be overwritten!
   7          //=========================================================
   8          
   9          // USER INCLUDES
  10          #include <SI_EFM8UB2_Register_Enums.h>
  11          #include "InitDevice.h"
  12          
  13          // USER PROTOTYPES
  14          // USER FUNCTIONS
  15          
  16          // $[Library Includes]
  17          // [Library Includes]$
  18          
  19          //==============================================================================
  20          // enter_DefaultMode_from_RESET
  21          //==============================================================================
  22          extern void
  23          enter_DefaultMode_from_RESET (void)
  24          {
  25   1        // $[Config Calls]
  26   1        // Save the SFRPAGE
  27   1        uint8_t SFRPAGE_save = SFRPAGE;
  28   1        PCA_0_enter_DefaultMode_from_RESET ();
  29   1        PCACH_0_enter_DefaultMode_from_RESET ();
  30   1        PCACH_1_enter_DefaultMode_from_RESET ();
  31   1        PCACH_2_enter_DefaultMode_from_RESET ();
  32   1        PORTS_0_enter_DefaultMode_from_RESET ();
  33   1        PORTS_1_enter_DefaultMode_from_RESET ();
  34   1        PORTS_2_enter_DefaultMode_from_RESET ();
  35   1        PBCFG_0_enter_DefaultMode_from_RESET ();
  36   1        ADC_0_enter_DefaultMode_from_RESET ();
  37   1        VREF_0_enter_DefaultMode_from_RESET ();
  38   1        CLOCK_0_enter_DefaultMode_from_RESET ();
  39   1        TIMER01_0_enter_DefaultMode_from_RESET ();
  40   1        TIMER16_3_enter_DefaultMode_from_RESET ();
  41   1        TIMER_SETUP_0_enter_DefaultMode_from_RESET ();
  42   1        INTERRUPT_0_enter_DefaultMode_from_RESET ();
  43   1        // Restore the SFRPAGE
C51 COMPILER V9.60.0.0   INITDEVICE                                                        01/09/2026 11:50:41 PAGE 2   

  44   1        SFRPAGE = SFRPAGE_save;
  45   1        // [Config Calls]$
  46   1      
  47   1      }
  48          
  49          //================================================================================
  50          // PCA_0_enter_DefaultMode_from_RESET
  51          //================================================================================
  52          extern void
  53          PCA_0_enter_DefaultMode_from_RESET (void)
  54          {
  55   1        // $[PCA0MD - PCA Mode]
  56   1        /***********************************************************************
  57   1         - Disable Watchdog Timer
  58   1         - System clock divided by 12
  59   1         - PCA continues to function normally while the system controller is in
  60   1         Idle Mode
  61   1         - Disable the CF interrupt
  62   1         - Disable Watchdog Timer
  63   1         - Watchdog Timer Enable unlocked
  64   1         ***********************************************************************/
  65   1        SFRPAGE = 0x00;
  66   1        PCA0MD &= ~PCA0MD_WDTE__BMASK;
  67   1        PCA0MD = PCA0MD_CPS__SYSCLK_DIV_12 | PCA0MD_CIDL__NORMAL
  68   1            | PCA0MD_ECF__OVF_INT_DISABLED | PCA0MD_WDTE__DISABLED
  69   1            | PCA0MD_WDLCK__UNLOCKED;
  70   1        // [PCA0MD - PCA Mode]$
  71   1      
  72   1        // $[PCA0H - PCA Counter/Timer High Byte]
  73   1        // [PCA0H - PCA Counter/Timer High Byte]$
  74   1      
  75   1        // $[PCA0L - PCA Counter/Timer Low Byte]
  76   1        // [PCA0L - PCA Counter/Timer Low Byte]$
  77   1      
  78   1        // $[PCA0CN0 - PCA Control 0]
  79   1        /***********************************************************************
  80   1         - Start the PCA Counter/Timer running
  81   1         ***********************************************************************/
  82   1        PCA0CN0 |= PCA0CN0_CR__RUN;
  83   1        // [PCA0CN0 - PCA Control 0]$
  84   1      
  85   1      }
  86          
  87          //================================================================================
  88          // PCACH_0_enter_DefaultMode_from_RESET
  89          //================================================================================
  90          extern void
  91          PCACH_0_enter_DefaultMode_from_RESET (void)
  92          {
  93   1        uint8_t PCA0CN0_CR_save = PCA0CN0 & PCA0CN0_CR__BMASK;
  94   1        PCA0CN0 |= PCA0CN0_CR_save;
  95   1      
  96   1        // $[PCA0CPM0 - PCA Channel 0 Capture/Compare Mode]
  97   1        /***********************************************************************
  98   1         - Disable negative edge capture
  99   1         - Disable CCF0 interrupts
 100   1         - Disable match function
 101   1         - 8-bit PWM selected
 102   1         - Disable positive edge capture
 103   1         - Enable comparator function
 104   1         - Enable PWM function
 105   1         - Disable toggle function
 106   1         ***********************************************************************/
C51 COMPILER V9.60.0.0   INITDEVICE                                                        01/09/2026 11:50:41 PAGE 3   

 107   1        PCA0CPM0 = PCA0CPM0_CAPN__DISABLED | PCA0CPM0_ECCF__DISABLED
 108   1            | PCA0CPM0_MAT__DISABLED | PCA0CPM0_PWM16__8_BIT | PCA0CPM0_CAPP__DISABLED
 109   1            | PCA0CPM0_ECOM__ENABLED | PCA0CPM0_PWM__ENABLED | PCA0CPM0_TOG__DISABLED;
 110   1        // [PCA0CPM0 - PCA Channel 0 Capture/Compare Mode]$
 111   1      
 112   1        // $[PCA0CPL0 - PCA Channel 0 Capture Module Low Byte]
 113   1        // [PCA0CPL0 - PCA Channel 0 Capture Module Low Byte]$
 114   1      
 115   1        // $[PCA0CPH0 - PCA Channel 0 Capture Module High Byte]
 116   1        PCA0CPH0 = 0x00;
 117   1        // [PCA0CPH0 - PCA Channel 0 Capture Module High Byte]$
 118   1      
 119   1        // $[PCA0 Start/Run restore]
 120   1        // [PCA0 Start/Run restore]$
 121   1      
 122   1      }
 123          
 124          //================================================================================
 125          // PCACH_1_enter_DefaultMode_from_RESET
 126          //================================================================================
 127          extern void
 128          PCACH_1_enter_DefaultMode_from_RESET (void)
 129          {
 130   1        uint8_t PCA0CN0_CR_save = PCA0CN0 & PCA0CN0_CR__BMASK;
 131   1        PCA0CN0 |= PCA0CN0_CR_save;
 132   1      
 133   1        // $[PCA0CPM1 - PCA Channel 1 Capture/Compare Mode]
 134   1        /***********************************************************************
 135   1         - Disable negative edge capture
 136   1         - Disable CCF1 interrupts
 137   1         - Disable match function
 138   1         - 8-bit PWM selected
 139   1         - Disable positive edge capture
 140   1         - Enable comparator function
 141   1         - Enable PWM function
 142   1         - Disable toggle function
 143   1         ***********************************************************************/
 144   1        PCA0CPM1 = PCA0CPM1_CAPN__DISABLED | PCA0CPM1_ECCF__DISABLED
 145   1            | PCA0CPM1_MAT__DISABLED | PCA0CPM1_PWM16__8_BIT | PCA0CPM1_CAPP__DISABLED
 146   1            | PCA0CPM1_ECOM__ENABLED | PCA0CPM1_PWM__ENABLED | PCA0CPM1_TOG__DISABLED;
 147   1        // [PCA0CPM1 - PCA Channel 1 Capture/Compare Mode]$
 148   1      
 149   1        // $[PCA0CPL1 - PCA Channel 1 Capture Module Low Byte]
 150   1        // [PCA0CPL1 - PCA Channel 1 Capture Module Low Byte]$
 151   1      
 152   1        // $[PCA0CPH1 - PCA Channel 1 Capture Module High Byte]
 153   1        PCA0CPH1 = 0x00;
 154   1        // [PCA0CPH1 - PCA Channel 1 Capture Module High Byte]$
 155   1      
 156   1        // $[PCA0 Start/Run restore]
 157   1        // [PCA0 Start/Run restore]$
 158   1      
 159   1      }
 160          
 161          //================================================================================
 162          // PCACH_2_enter_DefaultMode_from_RESET
 163          //================================================================================
 164          extern void
 165          PCACH_2_enter_DefaultMode_from_RESET (void)
 166          {
 167   1        uint8_t PCA0CN0_CR_save = PCA0CN0 & PCA0CN0_CR__BMASK;
 168   1        PCA0CN0 |= PCA0CN0_CR_save;
 169   1      
C51 COMPILER V9.60.0.0   INITDEVICE                                                        01/09/2026 11:50:41 PAGE 4   

 170   1        // $[PCA0CPM2 - PCA Channel 2 Capture/Compare Mode]
 171   1        /***********************************************************************
 172   1         - Disable negative edge capture
 173   1         - Disable CCF2 interrupts
 174   1         - Disable match function
 175   1         - 8-bit PWM selected
 176   1         - Disable positive edge capture
 177   1         - Enable comparator function
 178   1         - Enable PWM function
 179   1         - Disable toggle function
 180   1         ***********************************************************************/
 181   1        PCA0CPM2 = PCA0CPM2_CAPN__DISABLED | PCA0CPM2_ECCF__DISABLED
 182   1            | PCA0CPM2_MAT__DISABLED | PCA0CPM2_PWM16__8_BIT | PCA0CPM2_CAPP__DISABLED
 183   1            | PCA0CPM2_ECOM__ENABLED | PCA0CPM2_PWM__ENABLED | PCA0CPM2_TOG__DISABLED;
 184   1        // [PCA0CPM2 - PCA Channel 2 Capture/Compare Mode]$
 185   1      
 186   1        // $[PCA0CPL2 - PCA Channel 2 Capture Module Low Byte]
 187   1        // [PCA0CPL2 - PCA Channel 2 Capture Module Low Byte]$
 188   1      
 189   1        // $[PCA0CPH2 - PCA Channel 2 Capture Module High Byte]
 190   1        PCA0CPH2 = 0x00;
 191   1        // [PCA0CPH2 - PCA Channel 2 Capture Module High Byte]$
 192   1      
 193   1        // $[PCA0 Start/Run restore]
 194   1        // [PCA0 Start/Run restore]$
 195   1      
 196   1      }
 197          
 198          //================================================================================
 199          // PORTS_0_enter_DefaultMode_from_RESET
 200          //================================================================================
 201          extern void
 202          PORTS_0_enter_DefaultMode_from_RESET (void)
 203          {
 204   1        // $[P0 - Port 0 Pin Latch]
 205   1        // [P0 - Port 0 Pin Latch]$
 206   1      
 207   1        // $[P0MDOUT - Port 0 Output Mode]
 208   1        /***********************************************************************
 209   1         - P0.0 output is push-pull
 210   1         - P0.1 output is open-drain
 211   1         - P0.2 output is open-drain
 212   1         - P0.3 output is open-drain
 213   1         - P0.4 output is push-pull
 214   1         - P0.5 output is push-pull
 215   1         - P0.6 output is push-pull
 216   1         - P0.7 output is push-pull
 217   1         ***********************************************************************/
 218   1        P0MDOUT = P0MDOUT_B0__PUSH_PULL | P0MDOUT_B1__OPEN_DRAIN
 219   1            | P0MDOUT_B2__OPEN_DRAIN | P0MDOUT_B3__OPEN_DRAIN | P0MDOUT_B4__PUSH_PULL
 220   1            | P0MDOUT_B5__PUSH_PULL | P0MDOUT_B6__PUSH_PULL | P0MDOUT_B7__PUSH_PULL;
 221   1        // [P0MDOUT - Port 0 Output Mode]$
 222   1      
 223   1        // $[P0MDIN - Port 0 Input Mode]
 224   1        /***********************************************************************
 225   1         - P0.0 pin is configured for digital mode
 226   1         - P0.1 pin is configured for analog mode
 227   1         - P0.2 pin is configured for digital mode
 228   1         - P0.3 pin is configured for digital mode
 229   1         - P0.4 pin is configured for digital mode
 230   1         - P0.5 pin is configured for digital mode
 231   1         - P0.6 pin is configured for digital mode
 232   1         - P0.7 pin is configured for digital mode
C51 COMPILER V9.60.0.0   INITDEVICE                                                        01/09/2026 11:50:41 PAGE 5   

 233   1         ***********************************************************************/
 234   1        P0MDIN = P0MDIN_B0__DIGITAL | P0MDIN_B1__ANALOG | P0MDIN_B2__DIGITAL
 235   1            | P0MDIN_B3__DIGITAL | P0MDIN_B4__DIGITAL | P0MDIN_B5__DIGITAL
 236   1            | P0MDIN_B6__DIGITAL | P0MDIN_B7__DIGITAL;
 237   1        // [P0MDIN - Port 0 Input Mode]$
 238   1      
 239   1        // $[P0SKIP - Port 0 Skip]
 240   1        /***********************************************************************
 241   1         - P0.0 pin is skipped by the crossbar
 242   1         - P0.1 pin is skipped by the crossbar
 243   1         - P0.2 pin is skipped by the crossbar
 244   1         - P0.3 pin is skipped by the crossbar
 245   1         - P0.4 pin is skipped by the crossbar
 246   1         - P0.5 pin is skipped by the crossbar
 247   1         - P0.6 pin is not skipped by the crossbar
 248   1         - P0.7 pin is skipped by the crossbar
 249   1         ***********************************************************************/
 250   1        P0SKIP = P0SKIP_B0__SKIPPED | P0SKIP_B1__SKIPPED | P0SKIP_B2__SKIPPED
 251   1            | P0SKIP_B3__SKIPPED | P0SKIP_B4__SKIPPED | P0SKIP_B5__SKIPPED
 252   1            | P0SKIP_B6__NOT_SKIPPED | P0SKIP_B7__SKIPPED;
 253   1        // [P0SKIP - Port 0 Skip]$
 254   1      
 255   1      }
 256          
 257          //================================================================================
 258          // PORTS_1_enter_DefaultMode_from_RESET
 259          //================================================================================
 260          extern void
 261          PORTS_1_enter_DefaultMode_from_RESET (void)
 262          {
 263   1        // $[P1 - Port 1 Pin Latch]
 264   1        // [P1 - Port 1 Pin Latch]$
 265   1      
 266   1        // $[P1MDOUT - Port 1 Output Mode]
 267   1        /***********************************************************************
 268   1         - P1.0 output is push-pull
 269   1         - P1.1 output is open-drain
 270   1         - P1.2 output is open-drain
 271   1         - P1.3 output is open-drain
 272   1         - P1.4 output is push-pull
 273   1         - P1.5 output is open-drain
 274   1         - P1.6 output is open-drain
 275   1         - P1.7 output is open-drain
 276   1         ***********************************************************************/
 277   1        P1MDOUT = P1MDOUT_B0__PUSH_PULL | P1MDOUT_B1__OPEN_DRAIN
 278   1            | P1MDOUT_B2__OPEN_DRAIN | P1MDOUT_B3__OPEN_DRAIN | P1MDOUT_B4__PUSH_PULL
 279   1            | P1MDOUT_B5__OPEN_DRAIN | P1MDOUT_B6__OPEN_DRAIN
 280   1            | P1MDOUT_B7__OPEN_DRAIN;
 281   1        // [P1MDOUT - Port 1 Output Mode]$
 282   1      
 283   1        // $[P1MDIN - Port 1 Input Mode]
 284   1        /***********************************************************************
 285   1         - P1.0 pin is configured for digital mode
 286   1         - P1.1 pin is configured for digital mode
 287   1         - P1.2 pin is configured for digital mode
 288   1         - P1.3 pin is configured for digital mode
 289   1         - P1.4 pin is configured for digital mode
 290   1         - P1.5 pin is configured for analog mode
 291   1         - P1.6 pin is configured for digital mode
 292   1         - P1.7 pin is configured for digital mode
 293   1         ***********************************************************************/
 294   1        P1MDIN = P1MDIN_B0__DIGITAL | P1MDIN_B1__DIGITAL | P1MDIN_B2__DIGITAL
 295   1            | P1MDIN_B3__DIGITAL | P1MDIN_B4__DIGITAL | P1MDIN_B5__ANALOG
C51 COMPILER V9.60.0.0   INITDEVICE                                                        01/09/2026 11:50:41 PAGE 6   

 296   1            | P1MDIN_B6__DIGITAL | P1MDIN_B7__DIGITAL;
 297   1        // [P1MDIN - Port 1 Input Mode]$
 298   1      
 299   1        // $[P1SKIP - Port 1 Skip]
 300   1        /***********************************************************************
 301   1         - P1.0 pin is skipped by the crossbar
 302   1         - P1.1 pin is not skipped by the crossbar
 303   1         - P1.2 pin is skipped by the crossbar
 304   1         - P1.3 pin is skipped by the crossbar
 305   1         - P1.4 pin is not skipped by the crossbar
 306   1         - P1.5 pin is skipped by the crossbar
 307   1         - P1.6 pin is not skipped by the crossbar
 308   1         - P1.7 pin is not skipped by the crossbar
 309   1         ***********************************************************************/
 310   1        P1SKIP = P1SKIP_B0__SKIPPED | P1SKIP_B1__NOT_SKIPPED | P1SKIP_B2__SKIPPED
 311   1            | P1SKIP_B3__SKIPPED | P1SKIP_B4__NOT_SKIPPED | P1SKIP_B5__SKIPPED
 312   1            | P1SKIP_B6__NOT_SKIPPED | P1SKIP_B7__NOT_SKIPPED;
 313   1        // [P1SKIP - Port 1 Skip]$
 314   1      
 315   1      }
 316          
 317          //================================================================================
 318          // PORTS_2_enter_DefaultMode_from_RESET
 319          //================================================================================
 320          extern void
 321          PORTS_2_enter_DefaultMode_from_RESET (void)
 322          {
 323   1        // $[P2 - Port 2 Pin Latch]
 324   1        // [P2 - Port 2 Pin Latch]$
 325   1      
 326   1        // $[P2MDOUT - Port 2 Output Mode]
 327   1        // [P2MDOUT - Port 2 Output Mode]$
 328   1      
 329   1        // $[P2MDIN - Port 2 Input Mode]
 330   1        /***********************************************************************
 331   1         - P2.0 pin is configured for digital mode
 332   1         - P2.1 pin is configured for digital mode
 333   1         - P2.2 pin is configured for digital mode
 334   1         - P2.3 pin is configured for digital mode
 335   1         - P2.4 pin is configured for digital mode
 336   1         - P2.5 pin is configured for analog mode
 337   1         - P2.6 pin is configured for digital mode
 338   1         - P2.7 pin is configured for digital mode
 339   1         ***********************************************************************/
 340   1        P2MDIN = P2MDIN_B0__DIGITAL | P2MDIN_B1__DIGITAL | P2MDIN_B2__DIGITAL
 341   1            | P2MDIN_B3__DIGITAL | P2MDIN_B4__DIGITAL | P2MDIN_B5__ANALOG
 342   1            | P2MDIN_B6__DIGITAL | P2MDIN_B7__DIGITAL;
 343   1        // [P2MDIN - Port 2 Input Mode]$
 344   1      
 345   1        // $[P2SKIP - Port 2 Skip]
 346   1        /***********************************************************************
 347   1         - P2.0 pin is not skipped by the crossbar
 348   1         - P2.1 pin is not skipped by the crossbar
 349   1         - P2.2 pin is not skipped by the crossbar
 350   1         - P2.3 pin is not skipped by the crossbar
 351   1         - P2.4 pin is not skipped by the crossbar
 352   1         - P2.5 pin is skipped by the crossbar
 353   1         - P2.6 pin is skipped by the crossbar
 354   1         - P2.7 pin is not skipped by the crossbar
 355   1         ***********************************************************************/
 356   1        P2SKIP = P2SKIP_B0__NOT_SKIPPED | P2SKIP_B1__NOT_SKIPPED
 357   1            | P2SKIP_B2__NOT_SKIPPED | P2SKIP_B3__NOT_SKIPPED | P2SKIP_B4__NOT_SKIPPED
 358   1            | P2SKIP_B5__SKIPPED | P2SKIP_B6__SKIPPED | P2SKIP_B7__NOT_SKIPPED;
C51 COMPILER V9.60.0.0   INITDEVICE                                                        01/09/2026 11:50:41 PAGE 7   

 359   1        // [P2SKIP - Port 2 Skip]$
 360   1      
 361   1      }
 362          
 363          //================================================================================
 364          // PBCFG_0_enter_DefaultMode_from_RESET
 365          //================================================================================
 366          extern void
 367          PBCFG_0_enter_DefaultMode_from_RESET (void)
 368          {
 369   1        // $[XBR1 - Port I/O Crossbar 1]
 370   1        /***********************************************************************
 371   1         - Weak Pullups enabled 
 372   1         - Crossbar enabled
 373   1         - CEX0 routed to Port pin
 374   1         - ECI unavailable at Port pin
 375   1         - T0 unavailable at Port pin
 376   1         - T1 unavailable at Port pin
 377   1         ***********************************************************************/
 378   1        XBR1 = XBR1_WEAKPUD__PULL_UPS_ENABLED | XBR1_XBARE__ENABLED
 379   1            | XBR1_PCA0ME__CEX0 | XBR1_ECIE__DISABLED | XBR1_T0E__DISABLED
 380   1            | XBR1_T1E__DISABLED;
 381   1        // [XBR1 - Port I/O Crossbar 1]$
 382   1      
 383   1        // $[XBR0 - Port I/O Crossbar 0]
 384   1        /***********************************************************************
 385   1         - UART0 I/O unavailable at Port pin
 386   1         - SPI I/O routed to Port pins
 387   1         - SMBus 0 I/O unavailable at Port pins
 388   1         - CP0 unavailable at Port pin
 389   1         - Asynchronous CP0 unavailable at Port pin
 390   1         - CP1 unavailable at Port pin
 391   1         - Asynchronous CP1 unavailable at Port pin
 392   1         - SYSCLK unavailable at Port pin
 393   1         ***********************************************************************/
 394   1        XBR0 = XBR0_URT0E__DISABLED | XBR0_SPI0E__ENABLED | XBR0_SMB0E__DISABLED
 395   1            | XBR0_CP0E__DISABLED | XBR0_CP0AE__DISABLED | XBR0_CP1E__DISABLED
 396   1            | XBR0_CP1AE__DISABLED | XBR0_SYSCKE__DISABLED;
 397   1        // [XBR0 - Port I/O Crossbar 0]$
 398   1      
 399   1        // $[XBR2 - Port I/O Crossbar 2]
 400   1        // [XBR2 - Port I/O Crossbar 2]$
 401   1      
 402   1      }
 403          
 404          //================================================================================
 405          // HFOSC_0_enter_DefaultMode_from_RESET
 406          //================================================================================
 407          extern void
 408          HFOSC_0_enter_DefaultMode_from_RESET (void)
 409          {
 410   1        // $[HFO0CN - High Frequency Oscillator Control]
 411   1        /***********************************************************************
 412   1         - SYSCLK can be derived from Internal H-F Oscillator divided by 2 
 413   1         ***********************************************************************/
 414   1        HFO0CN &= ~HFO0CN_IFCN__FMASK;
 415   1        HFO0CN |= HFO0CN_IFCN__SYSCLK_DIV_2;
 416   1        // [HFO0CN - High Frequency Oscillator Control]$
 417   1      
 418   1      }
 419          
 420          //================================================================================
 421          // CLOCK_0_enter_DefaultMode_from_RESET
C51 COMPILER V9.60.0.0   INITDEVICE                                                        01/09/2026 11:50:41 PAGE 8   

 422          //================================================================================
 423          extern void
 424          CLOCK_0_enter_DefaultMode_from_RESET (void)
 425          {
 426   1        // $[CLKSEL - Clock Select]
 427   1        /***********************************************************************
 428   1         - Clock 
 429   1         - USB clock 
 430   1         - Enabling the Crossbar SYSCLK signal outputs SYSCLK
 431   1         ***********************************************************************/
 432   1        CLKSEL = CLKSEL_CLKSL__HFOSC | CLKSEL_USBCLK__HFOSC | CLKSEL_OUTCLK__SYSCLK;
 433   1        // [CLKSEL - Clock Select]$
 434   1      
 435   1      }
 436          /*
 437           //================================================================================
 438           // TIMER01_0_enter_DefaultMode_from_RESET
 439           //================================================================================
 440           extern void TIMER01_0_enter_DefaultMode_from_RESET(void) {
 441           // $[Timer Initialization]
 442           //Save Timer Configuration
 443           uint8_t TCON_save;
 444           TCON_save = TCON;
 445           //Stop Timers
 446           TCON &= ~TCON_TR0__BMASK & ~TCON_TR1__BMASK;
 447          
 448           // [Timer Initialization]$
 449          
 450           // $[TH0 - Timer 0 High Byte]
 451           // [TH0 - Timer 0 High Byte]$
 452          
 453           // $[TL0 - Timer 0 Low Byte]
 454           /***********************************************************************
 455           - Timer 0 Low Byte = 0x06
 456           ***********************************************************************/
 457          /*
 458           TL0 = (0x06 << TL0_TL0__SHIFT);
 459           // [TL0 - Timer 0 Low Byte]$
 460          
 461           // $[TH1 - Timer 1 High Byte]
 462           // [TH1 - Timer 1 High Byte]$
 463          
 464           // $[TL1 - Timer 1 Low Byte]
 465           // [TL1 - Timer 1 Low Byte]$
 466          
 467           // $[Timer Restoration]
 468           //Restore Timer Configuration
 469           TCON |= (TCON_save & TCON_TR0__BMASK) | (TCON_save & TCON_TR1__BMASK);
 470          
 471           // [Timer Restoration]$
 472          
 473           }
 474           */
 475          //================================================================================
 476          // TIMER16_3_enter_DefaultMode_from_RESET
 477          //================================================================================
 478          extern void
 479          TIMER16_3_enter_DefaultMode_from_RESET (void)
 480          {
 481   1        // $[Timer Initialization]
 482   1        // Save Timer Configuration
 483   1        uint8_t TMR3CN0_TR3_save;
 484   1        TMR3CN0_TR3_save = TMR3CN0 & TMR3CN0_TR3__BMASK;
C51 COMPILER V9.60.0.0   INITDEVICE                                                        01/09/2026 11:50:41 PAGE 9   

 485   1        // Stop Timer
 486   1        TMR3CN0 &= ~(TMR3CN0_TR3__BMASK);
 487   1        // [Timer Initialization]$
 488   1      
 489   1        // $[TMR3CN0 - Timer 3 Control]
 490   1        // [TMR3CN0 - Timer 3 Control]$
 491   1      
 492   1        // $[TMR3H - Timer 3 High Byte]
 493   1        /***********************************************************************
 494   1         - Timer 3 High Byte = 0xF8
 495   1         ***********************************************************************/
 496   1        TMR3H = (0xF8 << TMR3H_TMR3H__SHIFT);
 497   1        // [TMR3H - Timer 3 High Byte]$
 498   1      
 499   1        // $[TMR3L - Timer 3 Low Byte]
 500   1        /***********************************************************************
 501   1         - Timer 3 Low Byte = 0x30
 502   1         ***********************************************************************/
 503   1        TMR3L = (0x30 << TMR3L_TMR3L__SHIFT);
 504   1        // [TMR3L - Timer 3 Low Byte]$
 505   1      
 506   1        // $[TMR3RLH - Timer 3 Reload High Byte]
 507   1        /***********************************************************************
 508   1         - Timer 3 Reload High Byte = 0xF0
 509   1         ***********************************************************************/
 510   1        TMR3RLH = (0xF0 << TMR3RLH_TMR3RLH__SHIFT);
 511   1        // [TMR3RLH - Timer 3 Reload High Byte]$
 512   1      
 513   1        // $[TMR3RLL - Timer 3 Reload Low Byte]
 514   1        /***********************************************************************
 515   1         - Timer 3 Reload Low Byte = 0x60
 516   1         ***********************************************************************/
 517   1        TMR3RLL = (0x60 << TMR3RLL_TMR3RLL__SHIFT);
 518   1        // [TMR3RLL - Timer 3 Reload Low Byte]$
 519   1      
 520   1        // $[TMR3CN0]
 521   1        /***********************************************************************
 522   1         - Start Timer 3 running
 523   1         ***********************************************************************/
 524   1        TMR3CN0 |= TMR3CN0_TR3__RUN;
 525   1        // [TMR3CN0]$
 526   1      
 527   1        // $[Timer Restoration]
 528   1        // Restore Timer Configuration
 529   1        TMR3CN0 |= TMR3CN0_TR3_save;
 530   1        // [Timer Restoration]$
 531   1      
 532   1      }
 533          
 534          //================================================================================
 535          // TIMER_SETUP_0_enter_DefaultMode_from_RESET
 536          //================================================================================
 537          extern void
 538          TIMER_SETUP_0_enter_DefaultMode_from_RESET (void)
 539          {
 540   1        // $[CKCON0 - Clock Control 0]
 541   1        // [CKCON0 - Clock Control 0]$
 542   1      
 543   1        // $[CKCON1 - Clock Control 1]
 544   1        // [CKCON1 - Clock Control 1]$
 545   1      
 546   1        // $[TMOD - Timer 0/1 Mode]
 547   1        /***********************************************************************
C51 COMPILER V9.60.0.0   INITDEVICE                                                        01/09/2026 11:50:41 PAGE 10  

 548   1         - Mode 1, 16-bit Counter/Timer
 549   1         - Mode 0, 13-bit Counter/Timer
 550   1         - Counter Mode
 551   1         - Timer 0 enabled when TR0 = 1 irrespective of INT0 logic level
 552   1         - Timer Mode
 553   1         - Timer 1 enabled when TR1 = 1 irrespective of INT1 logic level
 554   1         ***********************************************************************/
 555   1        TMOD = TMOD_T0M__MODE1 | TMOD_T1M__MODE0 | TMOD_CT0__COUNTER
 556   1            | TMOD_GATE0__DISABLED | TMOD_CT1__TIMER | TMOD_GATE1__DISABLED;
 557   1        // [TMOD - Timer 0/1 Mode]$
 558   1      
 559   1        // $[TCON - Timer 0/1 Control]
 560   1        // [TCON - Timer 0/1 Control]$
 561   1      
 562   1      }
 563          
 564          //================================================================================
 565          // SPI_0_enter_DefaultMode_from_RESET
 566          //================================================================================
 567          extern void
 568          SPI_0_enter_DefaultMode_from_RESET (void)
 569          {
 570   1        // $[SPI0CKR - SPI0 Clock Rate]
 571   1        /***********************************************************************
 572   1         - SPI0 Clock Rate = 0x17
 573   1         ***********************************************************************/
 574   1        SPI0CKR = (0x17 << SPI0CKR_SPI0CKR__SHIFT);
 575   1        // [SPI0CKR - SPI0 Clock Rate]$
 576   1      
 577   1        // $[SPI0CFG - SPI0 Configuration]
 578   1        /***********************************************************************
 579   1         - Enable master mode. Operate as a master
 580   1         ***********************************************************************/
 581   1        SPI0CFG |= SPI0CFG_MSTEN__MASTER_ENABLED;
 582   1        // [SPI0CFG - SPI0 Configuration]$
 583   1      
 584   1        // $[SPI0CN0 - SPI0 Control]
 585   1        /***********************************************************************
 586   1         - Enable the SPI module
 587   1         - 3-Wire Slave or 3-Wire Master Mode
 588   1         ***********************************************************************/
 589   1        SPI0CN0 &= ~SPI0CN0_NSSMD__FMASK;
 590   1        SPI0CN0 |= SPI0CN0_SPIEN__ENABLED;
 591   1        // [SPI0CN0 - SPI0 Control]$
 592   1      
 593   1      }
 594          
 595          //================================================================================
 596          // INTERRUPT_0_enter_DefaultMode_from_RESET
 597          //================================================================================
 598          extern void
 599          INTERRUPT_0_enter_DefaultMode_from_RESET (void)
 600          {
 601   1        // $[EIE1 - Extended Interrupt Enable 1]
 602   1        /***********************************************************************
 603   1         - Disable ADC0 Conversion Complete interrupt
 604   1         - Disable ADC0 Window Comparison interrupt
 605   1         - Disable CP0 interrupts
 606   1         - Disable CP1 interrupts
 607   1         - Disable all PCA0 interrupts
 608   1         - Disable all SMB0 interrupts
 609   1         - Enable interrupt requests generated by the TF3L or TF3H flags
 610   1         - Disable all USB0 interrupts
C51 COMPILER V9.60.0.0   INITDEVICE                                                        01/09/2026 11:50:41 PAGE 11  

 611   1         ***********************************************************************/
 612   1        EIE1 = EIE1_EADC0__DISABLED | EIE1_EWADC0__DISABLED | EIE1_ECP0__DISABLED
 613   1            | EIE1_ECP1__DISABLED | EIE1_EPCA0__DISABLED | EIE1_ESMB0__DISABLED
 614   1            | EIE1_ET3__ENABLED | EIE1_EUSB0__DISABLED;
 615   1        // [EIE1 - Extended Interrupt Enable 1]$
 616   1      
 617   1        // $[EIP1 - Extended Interrupt Priority 1]
 618   1        // [EIP1 - Extended Interrupt Priority 1]$
 619   1      
 620   1        // $[IE - Interrupt Enable]
 621   1        /***********************************************************************
 622   1         - Disable all interrupt sources
 623   1         - Disable external interrupt 0
 624   1         - Disable external interrupt 1
 625   1         - Enable interrupt requests generated by SPI0
 626   1         - Enable interrupt requests generated by the TF0 flag
 627   1         - Disable all Timer 1 interrupt
 628   1         - Enable interrupt requests generated by the TF2L or TF2H flags
 629   1         - Disable UART0 interrupt
 630   1         ***********************************************************************/
 631   1        IE = IE_EA__DISABLED | IE_EX0__DISABLED | IE_EX1__DISABLED | IE_ESPI0__ENABLED
 632   1            | IE_ET0__ENABLED | IE_ET1__DISABLED | IE_ET2__ENABLED | IE_ES0__DISABLED;
 633   1        // [IE - Interrupt Enable]$
 634   1      
 635   1        // $[IP - Interrupt Priority]
 636   1        // [IP - Interrupt Priority]$
 637   1      
 638   1        // $[EIE2 - Extended Interrupt Enable 2]
 639   1        // [EIE2 - Extended Interrupt Enable 2]$
 640   1      
 641   1        // $[EIP2 - Extended Interrupt Priority 2]
 642   1        // [EIP2 - Extended Interrupt Priority 2]$
 643   1      
 644   1      }
 645          
 646          extern void
 647          CIP51_0_enter_DefaultMode_from_RESET (void)
 648          {
 649   1      
 650   1      }
 651          
 652          extern void
 653          TIMER01_0_enter_DefaultMode_from_RESET (void)
 654          {
 655   1        // $[Timer Initialization]
 656   1        //Save Timer Configuration
 657   1        uint8_t TCON_save;
 658   1        TCON_save = TCON;
 659   1        //Stop Timers
 660   1        TCON &= ~TCON_TR0__BMASK & ~TCON_TR1__BMASK;
 661   1      
 662   1        // [Timer Initialization]$
 663   1      
 664   1        // $[TH0 - Timer 0 High Byte]
 665   1        // [TH0 - Timer 0 High Byte]$
 666   1      
 667   1        // $[TL0 - Timer 0 Low Byte]
 668   1        // [TL0 - Timer 0 Low Byte]$
 669   1      
 670   1        // $[TH1 - Timer 1 High Byte]
 671   1        // [TH1 - Timer 1 High Byte]$
 672   1      
 673   1        // $[TL1 - Timer 1 Low Byte]
C51 COMPILER V9.60.0.0   INITDEVICE                                                        01/09/2026 11:50:41 PAGE 12  

 674   1        // [TL1 - Timer 1 Low Byte]$
 675   1      
 676   1        // $[Timer Restoration]
 677   1        //Restore Timer Configuration
 678   1        TCON |= (TCON_save & TCON_TR0__BMASK) | (TCON_save & TCON_TR1__BMASK);
 679   1      
 680   1        // [Timer Restoration]$
 681   1      
 682   1      }
 683          
 684          extern void
 685          ADC_0_enter_DefaultMode_from_RESET (void)
 686          {
 687   1        // $[ADC0CF - ADC0 Configuration]
 688   1        /***********************************************************************
 689   1         - Data in the ADC0H:ADC0L registers is right-justified
 690   1         - SAR Clock Divider = 0x07
 691   1         ***********************************************************************/
 692   1        ADC0CF = ADC0CF_ADLJST__RIGHT_JUSTIFIED | (0x07 << ADC0CF_ADSC__SHIFT);
 693   1        // [ADC0CF - ADC0 Configuration]$
 694   1      
 695   1        // $[ADC0GTH - ADC0 Greater-Than High Byte]
 696   1        // [ADC0GTH - ADC0 Greater-Than High Byte]$
 697   1      
 698   1        // $[ADC0GTL - ADC0 Greater-Than Low Byte]
 699   1        // [ADC0GTL - ADC0 Greater-Than Low Byte]$
 700   1      
 701   1        // $[ADC0LTH - ADC0 Less-Than High Byte]
 702   1        // [ADC0LTH - ADC0 Less-Than High Byte]$
 703   1      
 704   1        // $[ADC0LTL - ADC0 Less-Than Low Byte]
 705   1        // [ADC0LTL - ADC0 Less-Than Low Byte]$
 706   1      
 707   1        // $[AMX0N - AMUX0 Negative Multiplexer Selection]
 708   1        /***********************************************************************
 709   1         - Ground 
 710   1         ***********************************************************************/
 711   1        AMX0N = AMX0N_AMX0N__GND;
 712   1        // [AMX0N - AMUX0 Negative Multiplexer Selection]$
 713   1      
 714   1        // $[AMX0P - AMUX0 Positive Multiplexer Selection]
 715   1        /***********************************************************************
 716   1         - Select ADC0P.13
 717   1         ***********************************************************************/
 718   1        AMX0P = AMX0P_AMX0P__ADC0P13;
 719   1        // [AMX0P - AMUX0 Positive Multiplexer Selection]$
 720   1      
 721   1        // $[ADC0CN0 - ADC0 Control]
 722   1        /***********************************************************************
 723   1         - ADC0 Enabled 
 724   1         ***********************************************************************/
 725   1        ADC0CN0 |= ADC0CN0_ADEN__ENABLED;
 726   1        // [ADC0CN0 - ADC0 Control]$
 727   1      
 728   1      }
 729          
 730          extern void
 731          VREF_0_enter_DefaultMode_from_RESET (void)
 732          {
 733   1        // $[REF0CN - Voltage Reference Control]
 734   1        /***********************************************************************
 735   1         - Disable the internal Temperature Sensor
 736   1         - Disable the internal reference buffer
C51 COMPILER V9.60.0.0   INITDEVICE                                                        01/09/2026 11:50:41 PAGE 13  

 737   1         - The on-chip voltage reference buffer gain is 2
 738   1         - The REFSL bit selects the voltage reference source
 739   1         - Use VDD as the voltage reference
 740   1         ***********************************************************************/
 741   1        REF0CN = REF0CN_TEMPE__DISABLED | REF0CN_REFBE__DISABLED
 742   1            | REF0CN_REFBGS__GAIN_2 | REF0CN_REGOVR__REFSL | REF0CN_REFSL__VDD;
 743   1        // [REF0CN - Voltage Reference Control]$
 744   1      
 745   1      }
 746          


MODULE INFORMATION:   STATIC OVERLAYABLE
   CODE SIZE        =    231    ----
   CONSTANT SIZE    =   ----    ----
   XDATA SIZE       =   ----    ----
   PDATA SIZE       =   ----    ----
   DATA SIZE        =   ----       1
   IDATA SIZE       =   ----    ----
   BIT SIZE         =   ----    ----
   EDATA SIZE       =   ----    ----
   HDATA SIZE       =   ----    ----
   XDATA CONST SIZE =   ----    ----
   FAR CONST SIZE   =   ----    ----
END OF MODULE INFORMATION.


C51 COMPILATION COMPLETE.  0 WARNING(S),  0 ERROR(S)
