
*** Running vivado
    with args -log xpu.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source xpu.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source xpu.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/leo/Documents/workarea/JIT/openwifi-hw-inc/ip_repo/high/xpu'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/leo/Xilinx2019/Vivado/2019.1/data/ip'.
Command: synth_design -top xpu -part xc7z045ffg900-2
Starting synth_design
INFO: [IP_Flow 19-2162] IP 'fifo8_1clk_dep64_fifo_generator_0_0' is locked:
* IP definition 'FIFO Generator (13.2)' for IP 'fifo8_1clk_dep64_fifo_generator_0_0' (customized with software release 2018.3) has a different revision in the IP Catalog.
INFO: [IP_Flow 19-2162] IP 'mv_avg32_fir_compiler_0_0' is locked:
* IP definition 'FIR Compiler (7.2)' for IP 'mv_avg32_fir_compiler_0_0' (customized with software release 2018.3) has a different revision in the IP Catalog.
INFO: [IP_Flow 19-2162] IP 'mv_avg128_fir_compiler_0_0' is locked:
* IP definition 'FIR Compiler (7.2)' for IP 'mv_avg128_fir_compiler_0_0' (customized with software release 2018.3) has a different revision in the IP Catalog.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z045'
INFO: [Common 17-1540] The version limit for your license is '2021.03' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Device 21-403] Loading part xc7z045ffg900-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 29522 
WARNING: [Synth 8-2611] redeclaration of ansi port pulse_tx_bb_start is not allowed [/home/leo/Documents/workarea/JIT/openwifi-hw-inc/ip/xpu/src/tx_on_detection.v:35]
WARNING: [Synth 8-976] pulse_tx_bb_start has already been declared [/home/leo/Documents/workarea/JIT/openwifi-hw-inc/ip/xpu/src/tx_on_detection.v:35]
WARNING: [Synth 8-2654] second declaration of pulse_tx_bb_start ignored [/home/leo/Documents/workarea/JIT/openwifi-hw-inc/ip/xpu/src/tx_on_detection.v:35]
INFO: [Synth 8-994] pulse_tx_bb_start is declared here [/home/leo/Documents/workarea/JIT/openwifi-hw-inc/ip/xpu/src/tx_on_detection.v:22]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1865.582 ; gain = 159.621 ; free physical = 8012 ; free virtual = 186331
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'xpu' [/home/leo/Documents/workarea/JIT/openwifi-hw-inc/ip/xpu/src/xpu.v:5]
	Parameter GPIO_STATUS_WIDTH bound to: 8 - type: integer 
	Parameter DELAY_CTL_WIDTH bound to: 7 - type: integer 
	Parameter RSSI_HALF_DB_WIDTH bound to: 11 - type: integer 
	Parameter IQ_RSSI_HALF_DB_WIDTH bound to: 9 - type: integer 
	Parameter C_S00_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter IQ_DATA_WIDTH bound to: 16 - type: integer 
	Parameter WIFI_TX_BRAM_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter TSF_TIMER_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'tx_on_detection' [/home/leo/Documents/workarea/JIT/openwifi-hw-inc/ip/xpu/src/tx_on_detection.v:7]
INFO: [Synth 8-6155] done synthesizing module 'tx_on_detection' (1#1) [/home/leo/Documents/workarea/JIT/openwifi-hw-inc/ip/xpu/src/tx_on_detection.v:7]
INFO: [Synth 8-6157] synthesizing module 'cca' [/home/leo/Documents/workarea/JIT/openwifi-hw-inc/ip/xpu/src/cca.v:5]
	Parameter RSSI_HALF_DB_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cca' (2#1) [/home/leo/Documents/workarea/JIT/openwifi-hw-inc/ip/xpu/src/cca.v:5]
INFO: [Synth 8-6157] synthesizing module 'tx_control' [/home/leo/Documents/workarea/JIT/openwifi-hw-inc/ip/xpu/src/tx_control.v:7]
	Parameter RSSI_HALF_DB_WIDTH bound to: 11 - type: integer 
	Parameter C_S00_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter IDLE bound to: 3'b000 
	Parameter SEND_ACK bound to: 3'b001 
	Parameter SEND_ACK_DO bound to: 3'b010 
	Parameter RECV_ACK_JUDGE bound to: 3'b011 
	Parameter RECV_ACK_WAIT_TX_BB_DONE bound to: 3'b100 
	Parameter RECV_ACK_WAIT_SIG_VALID bound to: 3'b101 
	Parameter RECV_ACK bound to: 3'b110 
INFO: [Synth 8-6157] synthesizing module 'n_sym_len14_pkt' [/home/leo/Documents/workarea/JIT/openwifi-hw-inc/ip/xpu/src/n_sym_len14_pkt.v:5]
INFO: [Synth 8-6155] done synthesizing module 'n_sym_len14_pkt' (3#1) [/home/leo/Documents/workarea/JIT/openwifi-hw-inc/ip/xpu/src/n_sym_len14_pkt.v:5]
INFO: [Synth 8-155] case statement is not full and has no default [/home/leo/Documents/workarea/JIT/openwifi-hw-inc/ip/xpu/src/tx_control.v:199]
INFO: [Synth 8-6155] done synthesizing module 'tx_control' (4#1) [/home/leo/Documents/workarea/JIT/openwifi-hw-inc/ip/xpu/src/tx_control.v:7]
INFO: [Synth 8-6157] synthesizing module 'pkt_filter_ctl' [/home/leo/Documents/workarea/JIT/openwifi-hw-inc/ip/xpu/src/pkt_filter_ctl.v:5]
	Parameter FIF_ALLMULTI bound to: 14'b00000000000010 
	Parameter FIF_FCSFAIL bound to: 14'b00000000000100 
	Parameter FIF_PLCPFAIL bound to: 14'b00000000001000 
	Parameter FIF_BCN_PRBRESP_PROMISC bound to: 14'b00000000010000 
	Parameter FIF_CONTROL bound to: 14'b00000000100000 
	Parameter FIF_OTHER_BSS bound to: 14'b00000001000000 
	Parameter FIF_PSPOLL bound to: 14'b00000010000000 
	Parameter FIF_PROBE_REQ bound to: 14'b00000100000000 
	Parameter UNICAST_FOR_US bound to: 14'b00001000000000 
	Parameter BROADCAST_ALL_ONE bound to: 14'b00010000000000 
	Parameter BROADCAST_ALL_ZERO bound to: 14'b00100000000000 
	Parameter MY_BEACON bound to: 14'b01000000000000 
	Parameter MONITOR_ALL bound to: 14'b10000000000000 
	Parameter FILTER_IDLE bound to: 3'b000 
	Parameter WAIT_FOR_ADDR1 bound to: 3'b001 
	Parameter WAIT_FOR_ADDR2 bound to: 3'b010 
	Parameter WAIT_FOR_ADDR3 bound to: 3'b011 
	Parameter FILTER_ACTION bound to: 3'b100 
	Parameter ABNORMAL_STATE bound to: 3'b101 
INFO: [Synth 8-155] case statement is not full and has no default [/home/leo/Documents/workarea/JIT/openwifi-hw-inc/ip/xpu/src/pkt_filter_ctl.v:115]
WARNING: [Synth 8-6014] Unused sequential element filter_state_pre_reg was removed.  [/home/leo/Documents/workarea/JIT/openwifi-hw-inc/ip/xpu/src/pkt_filter_ctl.v:111]
WARNING: [Synth 8-6014] Unused sequential element abnormal_flag_reg was removed.  [/home/leo/Documents/workarea/JIT/openwifi-hw-inc/ip/xpu/src/pkt_filter_ctl.v:112]
INFO: [Synth 8-6155] done synthesizing module 'pkt_filter_ctl' (5#1) [/home/leo/Documents/workarea/JIT/openwifi-hw-inc/ip/xpu/src/pkt_filter_ctl.v:5]
INFO: [Synth 8-6157] synthesizing module 'phy_rx_parse' [/home/leo/Documents/workarea/JIT/openwifi-hw-inc/ip/xpu/src/phy_rx_parse.v:5]
INFO: [Synth 8-6155] done synthesizing module 'phy_rx_parse' (6#1) [/home/leo/Documents/workarea/JIT/openwifi-hw-inc/ip/xpu/src/phy_rx_parse.v:5]
INFO: [Synth 8-6157] synthesizing module 'rssi' [/home/leo/Documents/workarea/JIT/openwifi-hw-inc/ip/xpu/src/rssi.v:5]
	Parameter GPIO_STATUS_WIDTH bound to: 8 - type: integer 
	Parameter DELAY_CTL_WIDTH bound to: 7 - type: integer 
	Parameter RSSI_HALF_DB_WIDTH bound to: 11 - type: integer 
	Parameter IQ_RSSI_HALF_DB_WIDTH bound to: 9 - type: integer 
	Parameter IQ_DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'iq_abs_avg' [/home/leo/Documents/workarea/JIT/openwifi-hw-inc/ip/xpu/src/iq_abs_avg.v:5]
	Parameter IQ_DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dc_rm' [/home/leo/Documents/workarea/JIT/openwifi-hw-inc/ip/xpu/src/dc_rm.v:5]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mv_avg128' [/home/leo/Documents/workarea/JIT/openwifi-hw-inc/ip_repo/high/mv_avg128/src/mv_avg128.v:13]
INFO: [Synth 8-6157] synthesizing module 'mv_avg128_fir_compiler_0_0' [/home/leo/Documents/workarea/JIT/openwifi-hw-inc/ip/xpu/xpu/xpu.runs/synth_1/.Xil/Vivado-29496-leo/realtime/mv_avg128_fir_compiler_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mv_avg128_fir_compiler_0_0' (7#1) [/home/leo/Documents/workarea/JIT/openwifi-hw-inc/ip/xpu/xpu/xpu.runs/synth_1/.Xil/Vivado-29496-leo/realtime/mv_avg128_fir_compiler_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mv_avg128' (8#1) [/home/leo/Documents/workarea/JIT/openwifi-hw-inc/ip_repo/high/mv_avg128/src/mv_avg128.v:13]
INFO: [Synth 8-6155] done synthesizing module 'dc_rm' (9#1) [/home/leo/Documents/workarea/JIT/openwifi-hw-inc/ip/xpu/src/dc_rm.v:5]
INFO: [Synth 8-6157] synthesizing module 'mv_avg32' [/home/leo/Documents/workarea/JIT/openwifi-hw-inc/ip_repo/high/mv_avg32/src/mv_avg32.v:13]
INFO: [Synth 8-6157] synthesizing module 'mv_avg32_fir_compiler_0_0' [/home/leo/Documents/workarea/JIT/openwifi-hw-inc/ip/xpu/xpu/xpu.runs/synth_1/.Xil/Vivado-29496-leo/realtime/mv_avg32_fir_compiler_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mv_avg32_fir_compiler_0_0' (10#1) [/home/leo/Documents/workarea/JIT/openwifi-hw-inc/ip/xpu/xpu/xpu.runs/synth_1/.Xil/Vivado-29496-leo/realtime/mv_avg32_fir_compiler_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mv_avg32' (11#1) [/home/leo/Documents/workarea/JIT/openwifi-hw-inc/ip_repo/high/mv_avg32/src/mv_avg32.v:13]
INFO: [Synth 8-6155] done synthesizing module 'iq_abs_avg' (12#1) [/home/leo/Documents/workarea/JIT/openwifi-hw-inc/ip/xpu/src/iq_abs_avg.v:5]
INFO: [Synth 8-6157] synthesizing module 'iq_rssi_to_db' [/home/leo/Documents/workarea/JIT/openwifi-hw-inc/ip/xpu/src/iq_rssi_to_db.v:5]
	Parameter IQ_DATA_WIDTH bound to: 16 - type: integer 
	Parameter IQ_RSSI_HALF_DB_WIDTH bound to: 9 - type: integer 
	Parameter WAIT_FOR_VALID bound to: 3'b000 
	Parameter PREPARE_P1P2P3 bound to: 3'b001 
	Parameter MULT_P1P2 bound to: 3'b010 
	Parameter ADD_P1P2 bound to: 3'b011 
	Parameter ADD_P3 bound to: 3'b100 
	Parameter GEN_FINAL bound to: 3'b101 
INFO: [Synth 8-155] case statement is not full and has no default [/home/leo/Documents/workarea/JIT/openwifi-hw-inc/ip/xpu/src/iq_rssi_to_db.v:71]
INFO: [Synth 8-6155] done synthesizing module 'iq_rssi_to_db' (13#1) [/home/leo/Documents/workarea/JIT/openwifi-hw-inc/ip/xpu/src/iq_rssi_to_db.v:5]
INFO: [Synth 8-6157] synthesizing module 'fifo8_delay64' [/home/leo/Documents/workarea/JIT/openwifi-hw-inc/ip/xpu/src/fifo8_delay64.v:5]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DELAY_CTL_WIDTH bound to: 7 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter WAIT_FILL bound to: 2'b01 
	Parameter NORMAL_RW bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'fifo8_1clk_dep64' [/home/leo/Documents/workarea/JIT/openwifi-hw-inc/ip_repo/common/fifo8_1clk_dep64/src/fifo8_1clk_dep64.v:13]
INFO: [Synth 8-6157] synthesizing module 'fifo8_1clk_dep64_fifo_generator_0_0' [/home/leo/Documents/workarea/JIT/openwifi-hw-inc/ip/xpu/xpu/xpu.runs/synth_1/.Xil/Vivado-29496-leo/realtime/fifo8_1clk_dep64_fifo_generator_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo8_1clk_dep64_fifo_generator_0_0' (14#1) [/home/leo/Documents/workarea/JIT/openwifi-hw-inc/ip/xpu/xpu/xpu.runs/synth_1/.Xil/Vivado-29496-leo/realtime/fifo8_1clk_dep64_fifo_generator_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'fifo_generator_0' of module 'fifo8_1clk_dep64_fifo_generator_0_0' has 11 connections declared, but only 9 given [/home/leo/Documents/workarea/JIT/openwifi-hw-inc/ip_repo/common/fifo8_1clk_dep64/src/fifo8_1clk_dep64.v:52]
INFO: [Synth 8-6155] done synthesizing module 'fifo8_1clk_dep64' (15#1) [/home/leo/Documents/workarea/JIT/openwifi-hw-inc/ip_repo/common/fifo8_1clk_dep64/src/fifo8_1clk_dep64.v:13]
INFO: [Synth 8-155] case statement is not full and has no default [/home/leo/Documents/workarea/JIT/openwifi-hw-inc/ip/xpu/src/fifo8_delay64.v:58]
INFO: [Synth 8-6155] done synthesizing module 'fifo8_delay64' (16#1) [/home/leo/Documents/workarea/JIT/openwifi-hw-inc/ip/xpu/src/fifo8_delay64.v:5]
INFO: [Synth 8-6155] done synthesizing module 'rssi' (17#1) [/home/leo/Documents/workarea/JIT/openwifi-hw-inc/ip/xpu/src/rssi.v:5]
INFO: [Synth 8-6157] synthesizing module 'tsf_timer' [/home/leo/Documents/workarea/JIT/openwifi-hw-inc/ip/xpu/src/tsf_timer.v:7]
	Parameter TIMER_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'tsf_timer' (18#1) [/home/leo/Documents/workarea/JIT/openwifi-hw-inc/ip/xpu/src/tsf_timer.v:7]
WARNING: [Synth 8-689] width (64) of port connection 'tsf_load_val' does not match port width (1) of module 'tsf_timer' [/home/leo/Documents/workarea/JIT/openwifi-hw-inc/ip/xpu/src/xpu.v:473]
INFO: [Synth 8-6157] synthesizing module 'xpu_s_axi' [/home/leo/Documents/workarea/JIT/openwifi-hw-inc/ip/xpu/src/xpu_s_axi.v:6]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpu_s_axi' (19#1) [/home/leo/Documents/workarea/JIT/openwifi-hw-inc/ip/xpu/src/xpu_s_axi.v:6]
WARNING: [Synth 8-3848] Net slv_reg12 in module/entity xpu does not have driver. [/home/leo/Documents/workarea/JIT/openwifi-hw-inc/ip/xpu/src/xpu.v:117]
WARNING: [Synth 8-3848] Net slv_reg13 in module/entity xpu does not have driver. [/home/leo/Documents/workarea/JIT/openwifi-hw-inc/ip/xpu/src/xpu.v:118]
WARNING: [Synth 8-3848] Net slv_reg14 in module/entity xpu does not have driver. [/home/leo/Documents/workarea/JIT/openwifi-hw-inc/ip/xpu/src/xpu.v:119]
WARNING: [Synth 8-3848] Net slv_reg15 in module/entity xpu does not have driver. [/home/leo/Documents/workarea/JIT/openwifi-hw-inc/ip/xpu/src/xpu.v:120]
WARNING: [Synth 8-3848] Net slv_reg24 in module/entity xpu does not have driver. [/home/leo/Documents/workarea/JIT/openwifi-hw-inc/ip/xpu/src/xpu.v:129]
WARNING: [Synth 8-3848] Net slv_reg25 in module/entity xpu does not have driver. [/home/leo/Documents/workarea/JIT/openwifi-hw-inc/ip/xpu/src/xpu.v:130]
WARNING: [Synth 8-3848] Net slv_reg32 in module/entity xpu does not have driver. [/home/leo/Documents/workarea/JIT/openwifi-hw-inc/ip/xpu/src/xpu.v:138]
WARNING: [Synth 8-3848] Net slv_reg33 in module/entity xpu does not have driver. [/home/leo/Documents/workarea/JIT/openwifi-hw-inc/ip/xpu/src/xpu.v:139]
WARNING: [Synth 8-3848] Net slv_reg44 in module/entity xpu does not have driver. [/home/leo/Documents/workarea/JIT/openwifi-hw-inc/ip/xpu/src/xpu.v:150]
WARNING: [Synth 8-3848] Net slv_reg45 in module/entity xpu does not have driver. [/home/leo/Documents/workarea/JIT/openwifi-hw-inc/ip/xpu/src/xpu.v:151]
WARNING: [Synth 8-3848] Net slv_reg46 in module/entity xpu does not have driver. [/home/leo/Documents/workarea/JIT/openwifi-hw-inc/ip/xpu/src/xpu.v:152]
WARNING: [Synth 8-3848] Net slv_reg47 in module/entity xpu does not have driver. [/home/leo/Documents/workarea/JIT/openwifi-hw-inc/ip/xpu/src/xpu.v:153]
WARNING: [Synth 8-3848] Net slv_reg48 in module/entity xpu does not have driver. [/home/leo/Documents/workarea/JIT/openwifi-hw-inc/ip/xpu/src/xpu.v:154]
WARNING: [Synth 8-3848] Net slv_reg49 in module/entity xpu does not have driver. [/home/leo/Documents/workarea/JIT/openwifi-hw-inc/ip/xpu/src/xpu.v:155]
WARNING: [Synth 8-3848] Net slv_reg52 in module/entity xpu does not have driver. [/home/leo/Documents/workarea/JIT/openwifi-hw-inc/ip/xpu/src/xpu.v:158]
WARNING: [Synth 8-3848] Net slv_reg53 in module/entity xpu does not have driver. [/home/leo/Documents/workarea/JIT/openwifi-hw-inc/ip/xpu/src/xpu.v:159]
WARNING: [Synth 8-3848] Net slv_reg54 in module/entity xpu does not have driver. [/home/leo/Documents/workarea/JIT/openwifi-hw-inc/ip/xpu/src/xpu.v:160]
WARNING: [Synth 8-3848] Net slv_reg55 in module/entity xpu does not have driver. [/home/leo/Documents/workarea/JIT/openwifi-hw-inc/ip/xpu/src/xpu.v:161]
WARNING: [Synth 8-3848] Net slv_reg56 in module/entity xpu does not have driver. [/home/leo/Documents/workarea/JIT/openwifi-hw-inc/ip/xpu/src/xpu.v:162]
WARNING: [Synth 8-3848] Net slv_reg57 in module/entity xpu does not have driver. [/home/leo/Documents/workarea/JIT/openwifi-hw-inc/ip/xpu/src/xpu.v:163]
INFO: [Synth 8-6155] done synthesizing module 'xpu' (20#1) [/home/leo/Documents/workarea/JIT/openwifi-hw-inc/ip/xpu/src/xpu.v:5]
WARNING: [Synth 8-3331] design xpu_s_axi has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design xpu_s_axi has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design xpu_s_axi has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design xpu_s_axi has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design xpu_s_axi has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design xpu_s_axi has unconnected port S_AXI_ARPROT[0]
WARNING: [Synth 8-3331] design pkt_filter_ctl has unconnected port FC_DI_valid
WARNING: [Synth 8-3331] design tx_control has unconnected port signal_rate[6]
WARNING: [Synth 8-3331] design tx_control has unconnected port signal_rate[5]
WARNING: [Synth 8-3331] design tx_control has unconnected port signal_rate[4]
WARNING: [Synth 8-3331] design tx_control has unconnected port douta[11]
WARNING: [Synth 8-3331] design xpu has unconnected port tx_iq_fifo_rden
WARNING: [Synth 8-3331] design xpu has unconnected port short_preamble_detected
WARNING: [Synth 8-3331] design xpu has unconnected port long_preamble_detected
WARNING: [Synth 8-3331] design xpu has unconnected port legacy_sig_stb
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1920.488 ; gain = 214.527 ; free physical = 8024 ; free virtual = 186340
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1940.301 ; gain = 234.340 ; free physical = 8029 ; free virtual = 186345
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1940.301 ; gain = 234.340 ; free physical = 8029 ; free virtual = 186345
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/leo/Documents/workarea/JIT/openwifi-hw-inc/ip_repo/common/fifo8_1clk_dep64/src/fifo8_1clk_dep64_fifo_generator_0_0/fifo8_1clk_dep64_fifo_generator_0_0/fifo8_1clk_dep64_fifo_generator_0_0_in_context.xdc] for cell 'rssi_i/fifo8_delay64_i/fifo8_1clk_dep64_i/fifo_generator_0'
Finished Parsing XDC File [/home/leo/Documents/workarea/JIT/openwifi-hw-inc/ip_repo/common/fifo8_1clk_dep64/src/fifo8_1clk_dep64_fifo_generator_0_0/fifo8_1clk_dep64_fifo_generator_0_0/fifo8_1clk_dep64_fifo_generator_0_0_in_context.xdc] for cell 'rssi_i/fifo8_delay64_i/fifo8_1clk_dep64_i/fifo_generator_0'
Parsing XDC File [/home/leo/Documents/workarea/JIT/openwifi-hw-inc/ip_repo/high/mv_avg32/src/mv_avg32_fir_compiler_0_0/mv_avg32_fir_compiler_0_0/mv_avg32_fir_compiler_0_0_in_context.xdc] for cell 'rssi_i/iq_abs_avg_i/mv_avg32_i/fir_compiler_0'
Finished Parsing XDC File [/home/leo/Documents/workarea/JIT/openwifi-hw-inc/ip_repo/high/mv_avg32/src/mv_avg32_fir_compiler_0_0/mv_avg32_fir_compiler_0_0/mv_avg32_fir_compiler_0_0_in_context.xdc] for cell 'rssi_i/iq_abs_avg_i/mv_avg32_i/fir_compiler_0'
Parsing XDC File [/home/leo/Documents/workarea/JIT/openwifi-hw-inc/ip_repo/high/mv_avg128/src/mv_avg128_fir_compiler_0_0/mv_avg128_fir_compiler_0_0/mv_avg128_fir_compiler_0_0_in_context.xdc] for cell 'rssi_i/iq_abs_avg_i/dc_rm_i/mv_avg128_i/fir_compiler_0'
Finished Parsing XDC File [/home/leo/Documents/workarea/JIT/openwifi-hw-inc/ip_repo/high/mv_avg128/src/mv_avg128_fir_compiler_0_0/mv_avg128_fir_compiler_0_0/mv_avg128_fir_compiler_0_0_in_context.xdc] for cell 'rssi_i/iq_abs_avg_i/dc_rm_i/mv_avg128_i/fir_compiler_0'
Parsing XDC File [/home/leo/Documents/workarea/JIT/openwifi-hw-inc/ip/xpu/xpu/xpu.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/leo/Documents/workarea/JIT/openwifi-hw-inc/ip/xpu/xpu/xpu.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2130.895 ; gain = 0.000 ; free physical = 7922 ; free virtual = 186238
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2130.895 ; gain = 0.000 ; free physical = 7922 ; free virtual = 186238
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2130.895 ; gain = 424.934 ; free physical = 8016 ; free virtual = 186332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z045ffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2130.895 ; gain = 424.934 ; free physical = 8016 ; free virtual = 186332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for rssi_i/fifo8_delay64_i/fifo8_1clk_dep64_i/fifo_generator_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rssi_i/iq_abs_avg_i/mv_avg32_i/fir_compiler_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rssi_i/iq_abs_avg_i/dc_rm_i/mv_avg128_i/fir_compiler_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2130.895 ; gain = 424.934 ; free physical = 8016 ; free virtual = 186332
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'filter_state_reg' in module 'pkt_filter_ctl'
INFO: [Synth 8-5546] ROM "p_4_in" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_3_in" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_2_in" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_1_in" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_in" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'calc_state_reg' in module 'iq_rssi_to_db'
INFO: [Synth 8-802] inferred FSM for state register 'rw_state_reg' in module 'fifo8_delay64'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             FILTER_IDLE |                              000 |                              000
          WAIT_FOR_ADDR1 |                              001 |                              001
          WAIT_FOR_ADDR2 |                              010 |                              010
          WAIT_FOR_ADDR3 |                              011 |                              011
           FILTER_ACTION |                              100 |                              100
          ABNORMAL_STATE |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'filter_state_reg' using encoding 'sequential' in module 'pkt_filter_ctl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          WAIT_FOR_VALID |                           000001 |                              000
          PREPARE_P1P2P3 |                           000010 |                              001
               MULT_P1P2 |                           000100 |                              010
                ADD_P1P2 |                           001000 |                              011
                  ADD_P3 |                           010000 |                              100
               GEN_FINAL |                           100000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'calc_state_reg' using encoding 'one-hot' in module 'iq_rssi_to_db'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                               00
               WAIT_FILL |                              010 |                               01
               NORMAL_RW |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rw_state_reg' using encoding 'one-hot' in module 'fifo8_delay64'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2130.895 ; gain = 424.934 ; free physical = 8008 ; free virtual = 186326
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input     36 Bit       Adders := 1     
	   5 Input     16 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 3     
	   2 Input     15 Bit       Adders := 1     
	   4 Input     11 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	                4 Bit    Wide XORs := 1     
+---Registers : 
	               64 Bit    Registers := 3     
	               48 Bit    Registers := 6     
	               36 Bit    Registers := 1     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 48    
	               16 Bit    Registers := 6     
	               15 Bit    Registers := 4     
	               14 Bit    Registers := 2     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 43    
+---Multipliers : 
	                 3x32  Multipliers := 1     
+---Muxes : 
	   8 Input     64 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 2     
	   3 Input     64 Bit        Muxes := 2     
	   6 Input     48 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 12    
	  10 Input     48 Bit        Muxes := 1     
	  16 Input     48 Bit        Muxes := 1     
	  22 Input     48 Bit        Muxes := 1     
	  30 Input     48 Bit        Muxes := 1     
	   5 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 49    
	   4 Input     32 Bit        Muxes := 1     
	  24 Input     32 Bit        Muxes := 23    
	   5 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 7     
	   8 Input     16 Bit        Muxes := 1     
	  24 Input     16 Bit        Muxes := 1     
	   8 Input     15 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 5     
	   6 Input     14 Bit        Muxes := 2     
	   8 Input     10 Bit        Muxes := 1     
	   6 Input      9 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
	   8 Input      4 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 11    
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 32    
	   8 Input      1 Bit        Muxes := 22    
	  11 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 10    
	  12 Input      1 Bit        Muxes := 1     
	  18 Input      1 Bit        Muxes := 1     
	  24 Input      1 Bit        Muxes := 1     
	  26 Input      1 Bit        Muxes := 1     
	  32 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module xpu 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     15 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module tx_on_detection 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module tx_control 
Detailed RTL Component Info : 
+---Adders : 
	   5 Input     16 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	                4 Bit    Wide XORs := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	               48 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               15 Bit    Registers := 4     
	               10 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 13    
+---Muxes : 
	   8 Input     64 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 1     
	   3 Input     64 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   8 Input     16 Bit        Muxes := 1     
	   8 Input     15 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 2     
	   8 Input     10 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   8 Input      4 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 22    
	   2 Input      1 Bit        Muxes := 8     
	  11 Input      1 Bit        Muxes := 1     
Module pkt_filter_ctl 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   6 Input     48 Bit        Muxes := 1     
	   6 Input     14 Bit        Muxes := 2     
	   6 Input      9 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 6     
Module phy_rx_parse 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 4     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 12    
	  10 Input     48 Bit        Muxes := 1     
	  16 Input     48 Bit        Muxes := 1     
	  22 Input     48 Bit        Muxes := 1     
	  30 Input     48 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	  24 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   6 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 1     
	  18 Input      1 Bit        Muxes := 1     
	  24 Input      1 Bit        Muxes := 1     
	  26 Input      1 Bit        Muxes := 1     
	  32 Input      1 Bit        Muxes := 1     
Module dc_rm 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 2     
Module iq_abs_avg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module iq_rssi_to_db 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     36 Bit       Adders := 1     
+---Registers : 
	               36 Bit    Registers := 1     
	               33 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                 3x32  Multipliers := 1     
+---Muxes : 
	   5 Input     33 Bit        Muxes := 1     
	   5 Input     17 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 3     
Module fifo8_delay64 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
Module rssi 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module tsf_timer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module xpu_s_axi 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 47    
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 46    
	  24 Input     32 Bit        Muxes := 23    
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 900 (col length:140)
BRAMs: 1090 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'bb_rf_delay_count_top_scale_reg[13:0]' into 'bb_rf_delay_count_top_scale_reg[13:0]' [/home/leo/Documents/workarea/JIT/openwifi-hw-inc/ip/xpu/src/tx_on_detection.v:58]
DSP Report: Generating DSP bb_rf_delay_count_top_scale_reg, operation Mode is: (A*(B:0x14))'.
DSP Report: register bb_rf_delay_count_top_scale_reg is absorbed into DSP bb_rf_delay_count_top_scale_reg.
DSP Report: operator bb_rf_delay_count_top_scale0 is absorbed into DSP bb_rf_delay_count_top_scale_reg.
DSP Report: Generating DSP bb_rf_delay_count_top_scale_plus1_reg, operation Mode is: (A*(B:0x14))'+1.
DSP Report: register bb_rf_delay_count_top_scale_plus1_reg is absorbed into DSP bb_rf_delay_count_top_scale_plus1_reg.
DSP Report: register bb_rf_delay_count_top_scale_reg is absorbed into DSP bb_rf_delay_count_top_scale_plus1_reg.
DSP Report: operator bb_rf_delay_count_top_scale_plus10 is absorbed into DSP bb_rf_delay_count_top_scale_plus1_reg.
DSP Report: operator bb_rf_delay_count_top_scale0 is absorbed into DSP bb_rf_delay_count_top_scale_plus1_reg.
DSP Report: Generating DSP send_ack_wait_top_scale_reg, operation Mode is: (A*(B:0x14))'.
DSP Report: register send_ack_wait_top_scale_reg is absorbed into DSP send_ack_wait_top_scale_reg.
DSP Report: operator send_ack_wait_top_scale0 is absorbed into DSP send_ack_wait_top_scale_reg.
DSP Report: Generating DSP recv_ack_sig_valid_timeout_top_scale_reg, operation Mode is: (A*(B:0x14))'.
DSP Report: register recv_ack_sig_valid_timeout_top_scale_reg is absorbed into DSP recv_ack_sig_valid_timeout_top_scale_reg.
DSP Report: operator recv_ack_sig_valid_timeout_top_scale0 is absorbed into DSP recv_ack_sig_valid_timeout_top_scale_reg.
DSP Report: Generating DSP recv_ack_timeout_top0, operation Mode is: C+(A*(B:0x14))'.
DSP Report: register recv_ack_timeout_top_adj_scale_reg is absorbed into DSP recv_ack_timeout_top0.
DSP Report: operator recv_ack_timeout_top_adj_scale0 is absorbed into DSP recv_ack_timeout_top0.
DSP Report: operator recv_ack_timeout_top0 is absorbed into DSP recv_ack_timeout_top0.
INFO: [Synth 8-4471] merging register 'iq_rssi_to_db_i/iq_rssi_reg_reg[15:0]' into 'iq_rssi_to_db_i/iq_rssi_reg_reg[15:0]' [/home/leo/Documents/workarea/JIT/openwifi-hw-inc/ip/xpu/src/iq_rssi_to_db.v:57]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/leo/Documents/workarea/JIT/openwifi-hw-inc/ip/xpu/src/iq_rssi_to_db.v:143]
WARNING: [Synth 8-6014] Unused sequential element iq_rssi_to_db_i/mult_p1_reg was removed.  [/home/leo/Documents/workarea/JIT/openwifi-hw-inc/ip/xpu/src/iq_rssi_to_db.v:63]
WARNING: [Synth 8-6014] Unused sequential element iq_rssi_to_db_i/mult_p1_reg was removed.  [/home/leo/Documents/workarea/JIT/openwifi-hw-inc/ip/xpu/src/iq_rssi_to_db.v:63]
DSP Report: Generating DSP iq_rssi_to_db_i/iq_rssi2_reg, operation Mode is: (A*B)'.
DSP Report: register iq_rssi_to_db_i/iq_rssi2_reg is absorbed into DSP iq_rssi_to_db_i/iq_rssi2_reg.
DSP Report: operator iq_rssi_to_db_i/iq_rssi20 is absorbed into DSP iq_rssi_to_db_i/iq_rssi2_reg.
DSP Report: Generating DSP iq_rssi_to_db_i/sum_p1p2_reg, operation Mode is: (C'+(A2*B2)')'.
DSP Report: register iq_rssi_to_db_i/iq_rssi_reg_reg is absorbed into DSP iq_rssi_to_db_i/sum_p1p2_reg.
DSP Report: register iq_rssi_to_db_i/p2_reg is absorbed into DSP iq_rssi_to_db_i/sum_p1p2_reg.
DSP Report: register iq_rssi_to_db_i/sum_p1p2_reg is absorbed into DSP iq_rssi_to_db_i/sum_p1p2_reg.
DSP Report: register iq_rssi_to_db_i/sum_p1p2_reg is absorbed into DSP iq_rssi_to_db_i/sum_p1p2_reg.
DSP Report: register iq_rssi_to_db_i/mult_p2_reg is absorbed into DSP iq_rssi_to_db_i/sum_p1p2_reg.
DSP Report: operator iq_rssi_to_db_i/sum_p1p20 is absorbed into DSP iq_rssi_to_db_i/sum_p1p2_reg.
DSP Report: operator iq_rssi_to_db_i/mult_p20 is absorbed into DSP iq_rssi_to_db_i/sum_p1p2_reg.
WARNING: [Synth 8-3331] design xpu_s_axi has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design xpu_s_axi has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design xpu_s_axi has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design xpu_s_axi has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design xpu_s_axi has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design xpu_s_axi has unconnected port S_AXI_ARPROT[0]
WARNING: [Synth 8-3331] design pkt_filter_ctl has unconnected port filter_cfg[3]
WARNING: [Synth 8-3331] design pkt_filter_ctl has unconnected port filter_cfg[2]
WARNING: [Synth 8-3331] design pkt_filter_ctl has unconnected port filter_cfg[0]
WARNING: [Synth 8-3331] design pkt_filter_ctl has unconnected port FC_DI_valid
WARNING: [Synth 8-3331] design tx_control has unconnected port signal_rate[6]
WARNING: [Synth 8-3331] design tx_control has unconnected port signal_rate[5]
WARNING: [Synth 8-3331] design tx_control has unconnected port signal_rate[4]
WARNING: [Synth 8-3331] design xpu has unconnected port tx_iq_fifo_rden
WARNING: [Synth 8-3331] design xpu has unconnected port short_preamble_detected
WARNING: [Synth 8-3331] design xpu has unconnected port long_preamble_detected
WARNING: [Synth 8-3331] design xpu has unconnected port legacy_sig_stb
INFO: [Synth 8-3886] merging instance 'rssi_i/iq_rssi_to_db_i/p1_reg[0]' (FDRE) to 'rssi_i/iq_rssi_to_db_i/p1_reg[2]'
INFO: [Synth 8-3886] merging instance 'tx_control_i/num_data_ofdm_symbol_reg_tmp0__3' (FDR) to 'tx_control_i/num_data_ofdm_symbol_reg_tmp_reg[2]'
INFO: [Synth 8-3886] merging instance 'tx_control_i/num_data_ofdm_symbol_reg_tmp0__2' (FDR) to 'tx_control_i/num_data_ofdm_symbol_reg_tmp_reg[2]'
INFO: [Synth 8-3886] merging instance 'rssi_i/iq_rssi_to_db_i/p3_reg[25]' (FDRE) to 'rssi_i/iq_rssi_to_db_i/p3_reg[27]'
INFO: [Synth 8-3886] merging instance 'rssi_i/iq_rssi_to_db_i/p3_reg[26]' (FDRE) to 'rssi_i/iq_rssi_to_db_i/p3_reg[27]'
INFO: [Synth 8-3886] merging instance 'rssi_i/iq_rssi_to_db_i/p3_reg[27]' (FDRE) to 'rssi_i/iq_rssi_to_db_i/p3_reg[20]'
INFO: [Synth 8-3886] merging instance 'rssi_i/iq_rssi_to_db_i/p3_reg[28]' (FDRE) to 'rssi_i/iq_rssi_to_db_i/p3_reg[24]'
INFO: [Synth 8-3886] merging instance 'rssi_i/iq_rssi_to_db_i/p3_reg[29]' (FDRE) to 'rssi_i/iq_rssi_to_db_i/p3_reg[32]'
INFO: [Synth 8-3886] merging instance 'rssi_i/iq_rssi_to_db_i/p3_reg[30]' (FDRE) to 'rssi_i/iq_rssi_to_db_i/p3_reg[32]'
INFO: [Synth 8-3886] merging instance 'rssi_i/iq_rssi_to_db_i/p3_reg[31]' (FDRE) to 'rssi_i/iq_rssi_to_db_i/p3_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rssi_i/\iq_rssi_to_db_i/p3_reg[32] )
INFO: [Synth 8-3886] merging instance 'rssi_i/iq_rssi_to_db_i/p3_reg[11]' (FDRE) to 'rssi_i/iq_rssi_to_db_i/p3_reg[19]'
INFO: [Synth 8-3886] merging instance 'rssi_i/iq_rssi_to_db_i/p3_reg[13]' (FDRE) to 'rssi_i/iq_rssi_to_db_i/p3_reg[3]'
INFO: [Synth 8-3886] merging instance 'rssi_i/iq_rssi_to_db_i/p3_reg[14]' (FDRE) to 'rssi_i/iq_rssi_to_db_i/p3_reg[8]'
INFO: [Synth 8-3886] merging instance 'rssi_i/iq_rssi_to_db_i/p3_reg[17]' (FDRE) to 'rssi_i/iq_rssi_to_db_i/p3_reg[0]'
INFO: [Synth 8-3886] merging instance 'rssi_i/iq_rssi_to_db_i/p3_reg[18]' (FDRE) to 'rssi_i/iq_rssi_to_db_i/p3_reg[23]'
INFO: [Synth 8-3886] merging instance 'rssi_i/iq_rssi_to_db_i/p3_reg[21]' (FDRE) to 'rssi_i/iq_rssi_to_db_i/p3_reg[2]'
INFO: [Synth 8-3886] merging instance 'rssi_i/iq_rssi_to_db_i/p3_reg[22]' (FDRE) to 'rssi_i/iq_rssi_to_db_i/p3_reg[23]'
INFO: [Synth 8-3886] merging instance 'rssi_i/iq_rssi_to_db_i/p3_reg[4]' (FDRE) to 'rssi_i/iq_rssi_to_db_i/p3_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rssi_i/\iq_rssi_to_db_i/iq_rssi_reg_reg[15] )
INFO: [Synth 8-3886] merging instance 'tx_control_i/num_data_ofdm_symbol_reg_tmp_reg[0]' (FDR) to 'tx_control_i/num_data_ofdm_symbol_reg_tmp_reg[2]'
INFO: [Synth 8-3886] merging instance 'tx_control_i/num_data_ofdm_symbol_reg_tmp_reg[1]' (FDR) to 'tx_control_i/num_data_ofdm_symbol_reg_tmp_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tx_control_i/\num_data_ofdm_symbol_reg_tmp_reg[2] )
INFO: [Synth 8-3886] merging instance 'tx_control_i/num_data_ofdm_symbol_reg_tmp_reg[3]' (FDR) to 'tx_control_i/num_data_ofdm_symbol_reg_tmp_reg[4]'
INFO: [Synth 8-3886] merging instance 'tx_control_i/num_data_ofdm_symbol_reg_tmp_reg[4]' (FDR) to 'tx_control_i/num_data_ofdm_symbol_reg_tmp_reg[2]'
INFO: [Synth 8-3886] merging instance 'tx_control_i/num_data_ofdm_symbol_reg_tmp_reg[13]' (FDR) to 'tx_control_i/num_data_ofdm_symbol_reg_tmp_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tx_control_i/\num_data_ofdm_symbol_reg_tmp_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xpu_s_axi_i/\slv_reg63_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xpu_s_axi_i/\slv_reg57_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xpu_s_axi_i/\slv_reg56_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xpu_s_axi_i/\slv_reg53_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xpu_s_axi_i/\slv_reg52_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xpu_s_axi_i/\slv_reg49_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xpu_s_axi_i/\slv_reg48_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xpu_s_axi_i/\slv_reg55_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xpu_s_axi_i/\slv_reg54_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xpu_s_axi_i/\slv_reg47_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xpu_s_axi_i/\slv_reg46_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xpu_s_axi_i/\slv_reg45_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xpu_s_axi_i/\slv_reg44_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xpu_s_axi_i/\slv_reg33_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xpu_s_axi_i/\slv_reg32_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xpu_s_axi_i/\slv_reg25_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xpu_s_axi_i/\slv_reg24_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xpu_s_axi_i/\slv_reg15_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xpu_s_axi_i/\slv_reg14_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xpu_s_axi_i/\slv_reg13_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xpu_s_axi_i/\slv_reg12_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xpu_s_axi_i/\slv_reg57_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xpu_s_axi_i/\slv_reg56_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xpu_s_axi_i/\slv_reg53_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xpu_s_axi_i/\slv_reg52_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xpu_s_axi_i/\slv_reg49_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xpu_s_axi_i/\slv_reg48_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xpu_s_axi_i/\slv_reg55_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xpu_s_axi_i/\slv_reg54_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xpu_s_axi_i/\slv_reg47_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xpu_s_axi_i/\slv_reg46_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xpu_s_axi_i/\slv_reg45_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xpu_s_axi_i/\slv_reg44_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xpu_s_axi_i/\slv_reg33_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xpu_s_axi_i/\slv_reg32_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xpu_s_axi_i/\slv_reg25_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xpu_s_axi_i/\slv_reg24_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xpu_s_axi_i/\slv_reg15_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xpu_s_axi_i/\slv_reg14_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xpu_s_axi_i/\slv_reg13_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xpu_s_axi_i/\slv_reg12_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xpu_s_axi_i/\slv_reg63_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xpu_s_axi_i/\slv_reg57_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xpu_s_axi_i/\slv_reg56_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xpu_s_axi_i/\slv_reg53_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xpu_s_axi_i/\slv_reg52_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xpu_s_axi_i/\slv_reg49_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xpu_s_axi_i/\slv_reg48_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xpu_s_axi_i/\slv_reg55_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xpu_s_axi_i/\slv_reg54_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xpu_s_axi_i/\slv_reg47_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xpu_s_axi_i/\slv_reg46_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xpu_s_axi_i/\slv_reg45_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xpu_s_axi_i/\slv_reg44_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xpu_s_axi_i/\slv_reg33_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xpu_s_axi_i/\slv_reg32_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xpu_s_axi_i/\slv_reg25_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xpu_s_axi_i/\slv_reg24_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xpu_s_axi_i/\slv_reg15_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xpu_s_axi_i/\slv_reg14_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xpu_s_axi_i/\slv_reg13_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xpu_s_axi_i/\slv_reg12_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xpu_s_axi_i/\slv_reg57_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xpu_s_axi_i/\slv_reg56_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xpu_s_axi_i/\slv_reg53_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xpu_s_axi_i/\slv_reg52_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xpu_s_axi_i/\slv_reg49_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xpu_s_axi_i/\slv_reg48_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xpu_s_axi_i/\slv_reg55_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xpu_s_axi_i/\slv_reg54_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xpu_s_axi_i/\slv_reg47_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xpu_s_axi_i/\slv_reg46_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xpu_s_axi_i/\slv_reg45_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xpu_s_axi_i/\slv_reg44_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xpu_s_axi_i/\slv_reg33_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xpu_s_axi_i/\slv_reg32_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xpu_s_axi_i/\slv_reg25_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xpu_s_axi_i/\slv_reg24_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xpu_s_axi_i/\slv_reg15_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xpu_s_axi_i/\slv_reg14_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xpu_s_axi_i/\slv_reg13_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xpu_s_axi_i/\slv_reg12_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xpu_s_axi_i/\slv_reg57_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xpu_s_axi_i/\slv_reg56_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xpu_s_axi_i/\slv_reg53_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xpu_s_axi_i/\slv_reg52_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xpu_s_axi_i/\slv_reg49_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xpu_s_axi_i/\slv_reg48_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xpu_s_axi_i/\slv_reg55_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xpu_s_axi_i/\slv_reg54_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xpu_s_axi_i/\slv_reg47_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xpu_s_axi_i/\slv_reg46_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xpu_s_axi_i/\slv_reg45_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xpu_s_axi_i/\slv_reg44_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xpu_s_axi_i/\slv_reg33_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xpu_s_axi_i/\slv_reg32_reg[4] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'tx_control_i/FC_type_new_reg[0]' (FDRE) to 'tx_control_i/FC_subtype_new_reg[2]'
INFO: [Synth 8-3886] merging instance 'tx_control_i/FC_subtype_new_reg[2]' (FDRE) to 'tx_control_i/FC_subtype_new_reg[3]'
INFO: [Synth 8-3886] merging instance 'xpu_s_axi_i/axi_rresp_reg[0]' (FDRE) to 'xpu_s_axi_i/axi_rresp_reg[1]'
INFO: [Synth 8-3886] merging instance 'xpu_s_axi_i/axi_bresp_reg[0]' (FDRE) to 'xpu_s_axi_i/axi_bresp_reg[1]'
INFO: [Synth 8-3886] merging instance 'xpu_s_axi_i/slv_reg63_reg[1]' (FDR) to 'xpu_s_axi_i/slv_reg63_reg[3]'
INFO: [Synth 8-3886] merging instance 'xpu_s_axi_i/slv_reg63_reg[3]' (FDR) to 'xpu_s_axi_i/slv_reg63_reg[4]'
INFO: [Synth 8-3886] merging instance 'xpu_s_axi_i/slv_reg63_reg[4]' (FDR) to 'xpu_s_axi_i/slv_reg63_reg[6]'
INFO: [Synth 8-3886] merging instance 'xpu_s_axi_i/slv_reg63_reg[6]' (FDR) to 'xpu_s_axi_i/slv_reg63_reg[8]'
INFO: [Synth 8-3886] merging instance 'xpu_s_axi_i/slv_reg63_reg[8]' (FDR) to 'xpu_s_axi_i/slv_reg63_reg[10]'
INFO: [Synth 8-3886] merging instance 'xpu_s_axi_i/slv_reg63_reg[10]' (FDR) to 'xpu_s_axi_i/slv_reg63_reg[17]'
INFO: [Synth 8-3886] merging instance 'xpu_s_axi_i/slv_reg63_reg[17]' (FDR) to 'xpu_s_axi_i/slv_reg63_reg[18]'
INFO: [Synth 8-3886] merging instance 'xpu_s_axi_i/slv_reg63_reg[18]' (FDR) to 'xpu_s_axi_i/slv_reg63_reg[20]'
INFO: [Synth 8-3886] merging instance 'xpu_s_axi_i/slv_reg63_reg[20]' (FDR) to 'xpu_s_axi_i/slv_reg63_reg[28]'
INFO: [Synth 8-3886] merging instance 'xpu_s_axi_i/slv_reg63_reg[28]' (FDR) to 'xpu_s_axi_i/slv_reg63_reg[29]'
INFO: [Synth 8-3886] merging instance 'xpu_s_axi_i/slv_reg63_reg[29]' (FDR) to 'xpu_s_axi_i/slv_reg63_reg[30]'
INFO: [Synth 8-3886] merging instance 'xpu_s_axi_i/slv_reg63_reg[30]' (FDR) to 'xpu_s_axi_i/slv_reg63_reg[31]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2130.895 ; gain = 424.934 ; free physical = 7979 ; free virtual = 186303
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+----------------+-----------------------------------------+---------------+----------------+
|Module Name     | RTL Object                              | Depth x Width | Implemented As | 
+----------------+-----------------------------------------+---------------+----------------+
|n_sym_len14_pkt | num_data_ofdm_symbol                    | 32x3          | LUT            | 
|tx_control      | n_sym_len14_pkt_i0/num_data_ofdm_symbol | 32x3          | LUT            | 
|tx_control      | n_sym_len14_pkt_i1/num_data_ofdm_symbol | 32x3          | LUT            | 
+----------------+-----------------------------------------+---------------+----------------+


DSP: Preliminary Mapping  Report (see note below)
+----------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name     | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|tx_on_detection | (A*(B:0x14))'   | 14     | 5      | -      | -      | 14     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|tx_on_detection | (A*(B:0x14))'+1 | 14     | 5      | -      | -      | 14     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|tx_control      | (A*(B:0x14))'   | 15     | 5      | -      | -      | 15     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|tx_control      | (A*(B:0x14))'   | 15     | 5      | -      | -      | 15     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|tx_control      | C+(A*(B:0x14))' | 15     | 5      | 15     | -      | 15     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|iq_rssi_to_db   | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|rssi            | (C'+(A2*B2)')'  | 17     | 16     | 35     | -      | 36     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
+----------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2130.895 ; gain = 424.934 ; free physical = 7824 ; free virtual = 186147
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2130.895 ; gain = 424.934 ; free physical = 7822 ; free virtual = 186146
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'rssi_i/iq_rssi_to_db_i/p3_reg[16]' (FDRE) to 'rssi_i/iq_rssi_to_db_i/num_shfit_bit_reg[2]'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2130.895 ; gain = 424.934 ; free physical = 7820 ; free virtual = 186144
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2130.895 ; gain = 424.934 ; free physical = 7820 ; free virtual = 186144
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2130.895 ; gain = 424.934 ; free physical = 7820 ; free virtual = 186144
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2130.895 ; gain = 424.934 ; free physical = 7820 ; free virtual = 186144
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2130.895 ; gain = 424.934 ; free physical = 7820 ; free virtual = 186144
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2130.895 ; gain = 424.934 ; free physical = 7820 ; free virtual = 186144
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2130.895 ; gain = 424.934 ; free physical = 7820 ; free virtual = 186144
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------------+----------+
|      |BlackBox name                       |Instances |
+------+------------------------------------+----------+
|1     |fifo8_1clk_dep64_fifo_generator_0_0 |         1|
|2     |mv_avg128_fir_compiler_0_0          |         1|
|3     |mv_avg32_fir_compiler_0_0           |         1|
+------+------------------------------------+----------+

Report Cell Usage: 
+------+------------------------------------+------+
|      |Cell                                |Count |
+------+------------------------------------+------+
|1     |fifo8_1clk_dep64_fifo_generator_0_0 |     1|
|2     |mv_avg128_fir_compiler_0_0          |     1|
|3     |mv_avg32_fir_compiler_0_0           |     1|
|4     |BUFG                                |     1|
|5     |CARRY4                              |   123|
|6     |DSP48E1_1                           |     1|
|7     |DSP48E1_2                           |     1|
|8     |DSP48E1_3                           |     5|
|9     |LUT1                                |    48|
|10    |LUT2                                |   304|
|11    |LUT3                                |   165|
|12    |LUT4                                |   209|
|13    |LUT5                                |   274|
|14    |LUT6                                |   664|
|15    |MUXF7                               |    64|
|16    |FDRE                                |  1624|
|17    |FDSE                                |     3|
|18    |IBUF                                |   220|
|19    |OBUF                                |   284|
+------+------------------------------------+------+

Report Instance Areas: 
+------+-------------------------+-----------------+------+
|      |Instance                 |Module           |Cells |
+------+-------------------------+-----------------+------+
|1     |top                      |                 |  4077|
|2     |  tsf_timer_i            |tsf_timer        |   165|
|3     |  phy_rx_parse_i         |phy_rx_parse     |   328|
|4     |  pkt_filter_ctl_i       |pkt_filter_ctl   |   164|
|5     |  rssi_i                 |rssi             |   646|
|6     |    fifo8_delay64_i      |fifo8_delay64    |    51|
|7     |      fifo8_1clk_dep64_i |fifo8_1clk_dep64 |    37|
|8     |    iq_abs_avg_i         |iq_abs_avg       |   198|
|9     |      dc_rm_i            |dc_rm            |    82|
|10    |        mv_avg128_i      |mv_avg128        |    74|
|11    |      mv_avg32_i         |mv_avg32         |    34|
|12    |    iq_rssi_to_db_i      |iq_rssi_to_db    |   367|
|13    |  tx_control_i           |tx_control       |   685|
|14    |  tx_on_detection_i      |tx_on_detection  |    50|
|15    |  xpu_s_axi_i            |xpu_s_axi        |  1528|
+------+-------------------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2130.895 ; gain = 424.934 ; free physical = 7820 ; free virtual = 186144
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 19 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2130.895 ; gain = 234.340 ; free physical = 7884 ; free virtual = 186207
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2130.895 ; gain = 424.934 ; free physical = 7884 ; free virtual = 186207
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 194 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2147.809 ; gain = 0.000 ; free physical = 7828 ; free virtual = 186151
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
218 Infos, 61 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2147.809 ; gain = 729.309 ; free physical = 7934 ; free virtual = 186258
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2147.809 ; gain = 0.000 ; free physical = 7934 ; free virtual = 186258
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/leo/Documents/workarea/JIT/openwifi-hw-inc/ip/xpu/xpu/xpu.runs/synth_1/xpu.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file xpu_utilization_synth.rpt -pb xpu_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Oct 16 21:36:24 2021...
