{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 06 01:11:53 2018 " "Info: Processing started: Sat Jan 06 01:11:53 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off PC -c PC --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off PC -c PC --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "PC.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/PC/PC.vhd" 9 -1 0 } } { "d:/download/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/download/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register count\[0\] register count\[5\] 238.04 MHz 4.201 ns Internal " "Info: Clock \"clk\" has Internal fmax of 238.04 MHz between source register \"count\[0\]\" and destination register \"count\[5\]\" (period= 4.201 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.937 ns + Longest register register " "Info: + Longest register to register delay is 3.937 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns count\[0\] 1 REG LCFF_X1_Y6_N25 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y6_N25; Fanout = 3; REG Node = 'count\[0\]'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { count[0] } "NODE_NAME" } } { "PC.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/PC/PC.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.757 ns) + CELL(0.596 ns) 1.353 ns Add0~1 2 COMB LCCOMB_X2_Y6_N0 2 " "Info: 2: + IC(0.757 ns) + CELL(0.596 ns) = 1.353 ns; Loc. = LCCOMB_X2_Y6_N0; Fanout = 2; COMB Node = 'Add0~1'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "1.353 ns" { count[0] Add0~1 } "NODE_NAME" } } { "d:/download/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/download/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.439 ns Add0~3 3 COMB LCCOMB_X2_Y6_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.439 ns; Loc. = LCCOMB_X2_Y6_N2; Fanout = 2; COMB Node = 'Add0~3'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add0~1 Add0~3 } "NODE_NAME" } } { "d:/download/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/download/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.525 ns Add0~5 4 COMB LCCOMB_X2_Y6_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 1.525 ns; Loc. = LCCOMB_X2_Y6_N4; Fanout = 2; COMB Node = 'Add0~5'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add0~3 Add0~5 } "NODE_NAME" } } { "d:/download/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/download/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.611 ns Add0~7 5 COMB LCCOMB_X2_Y6_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 1.611 ns; Loc. = LCCOMB_X2_Y6_N6; Fanout = 2; COMB Node = 'Add0~7'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add0~5 Add0~7 } "NODE_NAME" } } { "d:/download/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/download/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.697 ns Add0~9 6 COMB LCCOMB_X2_Y6_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 1.697 ns; Loc. = LCCOMB_X2_Y6_N8; Fanout = 2; COMB Node = 'Add0~9'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add0~7 Add0~9 } "NODE_NAME" } } { "d:/download/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/download/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 2.203 ns Add0~10 7 COMB LCCOMB_X2_Y6_N10 1 " "Info: 7: + IC(0.000 ns) + CELL(0.506 ns) = 2.203 ns; Loc. = LCCOMB_X2_Y6_N10; Fanout = 1; COMB Node = 'Add0~10'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { Add0~9 Add0~10 } "NODE_NAME" } } { "d:/download/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/download/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.682 ns) + CELL(0.370 ns) 3.255 ns count\[5\]~34 8 COMB LCCOMB_X1_Y6_N22 1 " "Info: 8: + IC(0.682 ns) + CELL(0.370 ns) = 3.255 ns; Loc. = LCCOMB_X1_Y6_N22; Fanout = 1; COMB Node = 'count\[5\]~34'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { Add0~10 count[5]~34 } "NODE_NAME" } } { "PC.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/PC/PC.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.206 ns) 3.829 ns count\[5\]~35 9 COMB LCCOMB_X1_Y6_N18 1 " "Info: 9: + IC(0.368 ns) + CELL(0.206 ns) = 3.829 ns; Loc. = LCCOMB_X1_Y6_N18; Fanout = 1; COMB Node = 'count\[5\]~35'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "0.574 ns" { count[5]~34 count[5]~35 } "NODE_NAME" } } { "PC.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/PC/PC.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.937 ns count\[5\] 10 REG LCFF_X1_Y6_N19 5 " "Info: 10: + IC(0.000 ns) + CELL(0.108 ns) = 3.937 ns; Loc. = LCFF_X1_Y6_N19; Fanout = 5; REG Node = 'count\[5\]'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { count[5]~35 count[5] } "NODE_NAME" } } { "PC.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/PC/PC.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.130 ns ( 54.10 % ) " "Info: Total cell delay = 2.130 ns ( 54.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.807 ns ( 45.90 % ) " "Info: Total interconnect delay = 1.807 ns ( 45.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "3.937 ns" { count[0] Add0~1 Add0~3 Add0~5 Add0~7 Add0~9 Add0~10 count[5]~34 count[5]~35 count[5] } "NODE_NAME" } } { "d:/download/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/download/quartus/bin/Technology_Viewer.qrui" "3.937 ns" { count[0] {} Add0~1 {} Add0~3 {} Add0~5 {} Add0~7 {} Add0~9 {} Add0~10 {} count[5]~34 {} count[5]~35 {} count[5] {} } { 0.000ns 0.757ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.682ns 0.368ns 0.000ns } { 0.000ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.370ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.852 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.852 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "PC.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/PC/PC.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns clk~clkctrl 2 COMB CLKCTRL_G2 8 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'clk~clkctrl'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { clk clk~clkctrl } "NODE_NAME" } } { "PC.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/PC/PC.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.907 ns) + CELL(0.666 ns) 2.852 ns count\[5\] 3 REG LCFF_X1_Y6_N19 5 " "Info: 3: + IC(0.907 ns) + CELL(0.666 ns) = 2.852 ns; Loc. = LCFF_X1_Y6_N19; Fanout = 5; REG Node = 'count\[5\]'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { clk~clkctrl count[5] } "NODE_NAME" } } { "PC.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/PC/PC.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 63.32 % ) " "Info: Total cell delay = 1.806 ns ( 63.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.046 ns ( 36.68 % ) " "Info: Total interconnect delay = 1.046 ns ( 36.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "2.852 ns" { clk clk~clkctrl count[5] } "NODE_NAME" } } { "d:/download/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/download/quartus/bin/Technology_Viewer.qrui" "2.852 ns" { clk {} clk~combout {} clk~clkctrl {} count[5] {} } { 0.000ns 0.000ns 0.139ns 0.907ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.852 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.852 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "PC.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/PC/PC.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns clk~clkctrl 2 COMB CLKCTRL_G2 8 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'clk~clkctrl'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { clk clk~clkctrl } "NODE_NAME" } } { "PC.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/PC/PC.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.907 ns) + CELL(0.666 ns) 2.852 ns count\[0\] 3 REG LCFF_X1_Y6_N25 3 " "Info: 3: + IC(0.907 ns) + CELL(0.666 ns) = 2.852 ns; Loc. = LCFF_X1_Y6_N25; Fanout = 3; REG Node = 'count\[0\]'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { clk~clkctrl count[0] } "NODE_NAME" } } { "PC.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/PC/PC.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 63.32 % ) " "Info: Total cell delay = 1.806 ns ( 63.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.046 ns ( 36.68 % ) " "Info: Total interconnect delay = 1.046 ns ( 36.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "2.852 ns" { clk clk~clkctrl count[0] } "NODE_NAME" } } { "d:/download/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/download/quartus/bin/Technology_Viewer.qrui" "2.852 ns" { clk {} clk~combout {} clk~clkctrl {} count[0] {} } { 0.000ns 0.000ns 0.139ns 0.907ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "2.852 ns" { clk clk~clkctrl count[5] } "NODE_NAME" } } { "d:/download/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/download/quartus/bin/Technology_Viewer.qrui" "2.852 ns" { clk {} clk~combout {} clk~clkctrl {} count[5] {} } { 0.000ns 0.000ns 0.139ns 0.907ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "2.852 ns" { clk clk~clkctrl count[0] } "NODE_NAME" } } { "d:/download/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/download/quartus/bin/Technology_Viewer.qrui" "2.852 ns" { clk {} clk~combout {} clk~clkctrl {} count[0] {} } { 0.000ns 0.000ns 0.139ns 0.907ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "PC.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/PC/PC.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "PC.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/PC/PC.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "3.937 ns" { count[0] Add0~1 Add0~3 Add0~5 Add0~7 Add0~9 Add0~10 count[5]~34 count[5]~35 count[5] } "NODE_NAME" } } { "d:/download/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/download/quartus/bin/Technology_Viewer.qrui" "3.937 ns" { count[0] {} Add0~1 {} Add0~3 {} Add0~5 {} Add0~7 {} Add0~9 {} Add0~10 {} count[5]~34 {} count[5]~35 {} count[5] {} } { 0.000ns 0.757ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.682ns 0.368ns 0.000ns } { 0.000ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.370ns 0.206ns 0.108ns } "" } } { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "2.852 ns" { clk clk~clkctrl count[5] } "NODE_NAME" } } { "d:/download/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/download/quartus/bin/Technology_Viewer.qrui" "2.852 ns" { clk {} clk~combout {} clk~clkctrl {} count[5] {} } { 0.000ns 0.000ns 0.139ns 0.907ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "2.852 ns" { clk clk~clkctrl count[0] } "NODE_NAME" } } { "d:/download/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/download/quartus/bin/Technology_Viewer.qrui" "2.852 ns" { clk {} clk~combout {} clk~clkctrl {} count[0] {} } { 0.000ns 0.000ns 0.139ns 0.907ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "count\[3\] lod_pc clk 6.787 ns register " "Info: tsu for register \"count\[3\]\" (data pin = \"lod_pc\", clock pin = \"clk\") is 6.787 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.679 ns + Longest pin register " "Info: + Longest pin to register delay is 9.679 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns lod_pc 1 PIN PIN_56 2 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_56; Fanout = 2; PIN Node = 'lod_pc'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { lod_pc } "NODE_NAME" } } { "PC.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/PC/PC.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.260 ns) + CELL(0.647 ns) 7.891 ns count\[2\]~27 2 COMB LCCOMB_X1_Y6_N6 6 " "Info: 2: + IC(6.260 ns) + CELL(0.647 ns) = 7.891 ns; Loc. = LCCOMB_X1_Y6_N6; Fanout = 6; COMB Node = 'count\[2\]~27'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "6.907 ns" { lod_pc count[2]~27 } "NODE_NAME" } } { "PC.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/PC/PC.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.438 ns) + CELL(0.646 ns) 8.975 ns count\[3\]~30 3 COMB LCCOMB_X1_Y6_N10 1 " "Info: 3: + IC(0.438 ns) + CELL(0.646 ns) = 8.975 ns; Loc. = LCCOMB_X1_Y6_N10; Fanout = 1; COMB Node = 'count\[3\]~30'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "1.084 ns" { count[2]~27 count[3]~30 } "NODE_NAME" } } { "PC.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/PC/PC.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.390 ns) + CELL(0.206 ns) 9.571 ns count\[3\]~31 4 COMB LCCOMB_X1_Y6_N30 1 " "Info: 4: + IC(0.390 ns) + CELL(0.206 ns) = 9.571 ns; Loc. = LCCOMB_X1_Y6_N30; Fanout = 1; COMB Node = 'count\[3\]~31'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "0.596 ns" { count[3]~30 count[3]~31 } "NODE_NAME" } } { "PC.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/PC/PC.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 9.679 ns count\[3\] 5 REG LCFF_X1_Y6_N31 5 " "Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 9.679 ns; Loc. = LCFF_X1_Y6_N31; Fanout = 5; REG Node = 'count\[3\]'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { count[3]~31 count[3] } "NODE_NAME" } } { "PC.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/PC/PC.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.591 ns ( 26.77 % ) " "Info: Total cell delay = 2.591 ns ( 26.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.088 ns ( 73.23 % ) " "Info: Total interconnect delay = 7.088 ns ( 73.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "9.679 ns" { lod_pc count[2]~27 count[3]~30 count[3]~31 count[3] } "NODE_NAME" } } { "d:/download/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/download/quartus/bin/Technology_Viewer.qrui" "9.679 ns" { lod_pc {} lod_pc~combout {} count[2]~27 {} count[3]~30 {} count[3]~31 {} count[3] {} } { 0.000ns 0.000ns 6.260ns 0.438ns 0.390ns 0.000ns } { 0.000ns 0.984ns 0.647ns 0.646ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "PC.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/PC/PC.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.852 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.852 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "PC.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/PC/PC.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns clk~clkctrl 2 COMB CLKCTRL_G2 8 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'clk~clkctrl'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { clk clk~clkctrl } "NODE_NAME" } } { "PC.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/PC/PC.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.907 ns) + CELL(0.666 ns) 2.852 ns count\[3\] 3 REG LCFF_X1_Y6_N31 5 " "Info: 3: + IC(0.907 ns) + CELL(0.666 ns) = 2.852 ns; Loc. = LCFF_X1_Y6_N31; Fanout = 5; REG Node = 'count\[3\]'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { clk~clkctrl count[3] } "NODE_NAME" } } { "PC.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/PC/PC.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 63.32 % ) " "Info: Total cell delay = 1.806 ns ( 63.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.046 ns ( 36.68 % ) " "Info: Total interconnect delay = 1.046 ns ( 36.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "2.852 ns" { clk clk~clkctrl count[3] } "NODE_NAME" } } { "d:/download/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/download/quartus/bin/Technology_Viewer.qrui" "2.852 ns" { clk {} clk~combout {} clk~clkctrl {} count[3] {} } { 0.000ns 0.000ns 0.139ns 0.907ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "9.679 ns" { lod_pc count[2]~27 count[3]~30 count[3]~31 count[3] } "NODE_NAME" } } { "d:/download/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/download/quartus/bin/Technology_Viewer.qrui" "9.679 ns" { lod_pc {} lod_pc~combout {} count[2]~27 {} count[3]~30 {} count[3]~31 {} count[3] {} } { 0.000ns 0.000ns 6.260ns 0.438ns 0.390ns 0.000ns } { 0.000ns 0.984ns 0.647ns 0.646ns 0.206ns 0.108ns } "" } } { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "2.852 ns" { clk clk~clkctrl count[3] } "NODE_NAME" } } { "d:/download/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/download/quartus/bin/Technology_Viewer.qrui" "2.852 ns" { clk {} clk~combout {} clk~clkctrl {} count[3] {} } { 0.000ns 0.000ns 0.139ns 0.907ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk pc\[4\] count\[4\] 8.511 ns register " "Info: tco from clock \"clk\" to destination pin \"pc\[4\]\" through register \"count\[4\]\" is 8.511 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.852 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.852 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "PC.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/PC/PC.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns clk~clkctrl 2 COMB CLKCTRL_G2 8 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'clk~clkctrl'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { clk clk~clkctrl } "NODE_NAME" } } { "PC.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/PC/PC.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.907 ns) + CELL(0.666 ns) 2.852 ns count\[4\] 3 REG LCFF_X1_Y6_N17 5 " "Info: 3: + IC(0.907 ns) + CELL(0.666 ns) = 2.852 ns; Loc. = LCFF_X1_Y6_N17; Fanout = 5; REG Node = 'count\[4\]'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { clk~clkctrl count[4] } "NODE_NAME" } } { "PC.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/PC/PC.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 63.32 % ) " "Info: Total cell delay = 1.806 ns ( 63.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.046 ns ( 36.68 % ) " "Info: Total interconnect delay = 1.046 ns ( 36.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "2.852 ns" { clk clk~clkctrl count[4] } "NODE_NAME" } } { "d:/download/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/download/quartus/bin/Technology_Viewer.qrui" "2.852 ns" { clk {} clk~combout {} clk~clkctrl {} count[4] {} } { 0.000ns 0.000ns 0.139ns 0.907ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "PC.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/PC/PC.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.355 ns + Longest register pin " "Info: + Longest register to pin delay is 5.355 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns count\[4\] 1 REG LCFF_X1_Y6_N17 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y6_N17; Fanout = 5; REG Node = 'count\[4\]'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { count[4] } "NODE_NAME" } } { "PC.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/PC/PC.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.079 ns) + CELL(3.276 ns) 5.355 ns pc\[4\] 2 PIN PIN_205 0 " "Info: 2: + IC(2.079 ns) + CELL(3.276 ns) = 5.355 ns; Loc. = PIN_205; Fanout = 0; PIN Node = 'pc\[4\]'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "5.355 ns" { count[4] pc[4] } "NODE_NAME" } } { "PC.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/PC/PC.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.276 ns ( 61.18 % ) " "Info: Total cell delay = 3.276 ns ( 61.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.079 ns ( 38.82 % ) " "Info: Total interconnect delay = 2.079 ns ( 38.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "5.355 ns" { count[4] pc[4] } "NODE_NAME" } } { "d:/download/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/download/quartus/bin/Technology_Viewer.qrui" "5.355 ns" { count[4] {} pc[4] {} } { 0.000ns 2.079ns } { 0.000ns 3.276ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "2.852 ns" { clk clk~clkctrl count[4] } "NODE_NAME" } } { "d:/download/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/download/quartus/bin/Technology_Viewer.qrui" "2.852 ns" { clk {} clk~combout {} clk~clkctrl {} count[4] {} } { 0.000ns 0.000ns 0.139ns 0.907ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "5.355 ns" { count[4] pc[4] } "NODE_NAME" } } { "d:/download/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/download/quartus/bin/Technology_Viewer.qrui" "5.355 ns" { count[4] {} pc[4] {} } { 0.000ns 2.079ns } { 0.000ns 3.276ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "count\[4\] busin\[4\] clk -0.270 ns register " "Info: th for register \"count\[4\]\" (data pin = \"busin\[4\]\", clock pin = \"clk\") is -0.270 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.852 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.852 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "PC.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/PC/PC.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns clk~clkctrl 2 COMB CLKCTRL_G2 8 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'clk~clkctrl'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { clk clk~clkctrl } "NODE_NAME" } } { "PC.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/PC/PC.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.907 ns) + CELL(0.666 ns) 2.852 ns count\[4\] 3 REG LCFF_X1_Y6_N17 5 " "Info: 3: + IC(0.907 ns) + CELL(0.666 ns) = 2.852 ns; Loc. = LCFF_X1_Y6_N17; Fanout = 5; REG Node = 'count\[4\]'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { clk~clkctrl count[4] } "NODE_NAME" } } { "PC.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/PC/PC.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 63.32 % ) " "Info: Total cell delay = 1.806 ns ( 63.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.046 ns ( 36.68 % ) " "Info: Total interconnect delay = 1.046 ns ( 36.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "2.852 ns" { clk clk~clkctrl count[4] } "NODE_NAME" } } { "d:/download/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/download/quartus/bin/Technology_Viewer.qrui" "2.852 ns" { clk {} clk~combout {} clk~clkctrl {} count[4] {} } { 0.000ns 0.000ns 0.139ns 0.907ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "PC.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/PC/PC.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.428 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.428 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns busin\[4\] 1 PIN PIN_28 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_28; Fanout = 1; PIN Node = 'busin\[4\]'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { busin[4] } "NODE_NAME" } } { "PC.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/PC/PC.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.994 ns) + CELL(0.589 ns) 2.723 ns count\[4\]~32 2 COMB LCCOMB_X1_Y6_N12 1 " "Info: 2: + IC(0.994 ns) + CELL(0.589 ns) = 2.723 ns; Loc. = LCCOMB_X1_Y6_N12; Fanout = 1; COMB Node = 'count\[4\]~32'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "1.583 ns" { busin[4] count[4]~32 } "NODE_NAME" } } { "PC.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/PC/PC.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.391 ns) + CELL(0.206 ns) 3.320 ns count\[4\]~33 3 COMB LCCOMB_X1_Y6_N16 1 " "Info: 3: + IC(0.391 ns) + CELL(0.206 ns) = 3.320 ns; Loc. = LCCOMB_X1_Y6_N16; Fanout = 1; COMB Node = 'count\[4\]~33'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "0.597 ns" { count[4]~32 count[4]~33 } "NODE_NAME" } } { "PC.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/PC/PC.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.428 ns count\[4\] 4 REG LCFF_X1_Y6_N17 5 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 3.428 ns; Loc. = LCFF_X1_Y6_N17; Fanout = 5; REG Node = 'count\[4\]'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { count[4]~33 count[4] } "NODE_NAME" } } { "PC.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/PC/PC.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.043 ns ( 59.60 % ) " "Info: Total cell delay = 2.043 ns ( 59.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.385 ns ( 40.40 % ) " "Info: Total interconnect delay = 1.385 ns ( 40.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "3.428 ns" { busin[4] count[4]~32 count[4]~33 count[4] } "NODE_NAME" } } { "d:/download/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/download/quartus/bin/Technology_Viewer.qrui" "3.428 ns" { busin[4] {} busin[4]~combout {} count[4]~32 {} count[4]~33 {} count[4] {} } { 0.000ns 0.000ns 0.994ns 0.391ns 0.000ns } { 0.000ns 1.140ns 0.589ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "2.852 ns" { clk clk~clkctrl count[4] } "NODE_NAME" } } { "d:/download/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/download/quartus/bin/Technology_Viewer.qrui" "2.852 ns" { clk {} clk~combout {} clk~clkctrl {} count[4] {} } { 0.000ns 0.000ns 0.139ns 0.907ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "3.428 ns" { busin[4] count[4]~32 count[4]~33 count[4] } "NODE_NAME" } } { "d:/download/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/download/quartus/bin/Technology_Viewer.qrui" "3.428 ns" { busin[4] {} busin[4]~combout {} count[4]~32 {} count[4]~33 {} count[4] {} } { 0.000ns 0.000ns 0.994ns 0.391ns 0.000ns } { 0.000ns 1.140ns 0.589ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "208 " "Info: Peak virtual memory: 208 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 06 01:11:54 2018 " "Info: Processing ended: Sat Jan 06 01:11:54 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
