

================================================================
== Vivado HLS Report for 'black_scholes_gaussrand2'
================================================================
* Date:           Mon Dec  8 04:05:58 2014

* Version:        2014.2 (Build 932637 on Wed Jun 11 12:38:34 PM 2014)
* Project:        hls.prj
* Solution:       solution1
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|     16.02|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |  565|  565|  411|  411| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 411, depth = 566


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 566
* Pipeline: 1
  Pipeline-0: II = 411, D = 566, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	70  / true
70 --> 
	71  / true
71 --> 
	72  / true
72 --> 
	73  / true
73 --> 
	74  / true
74 --> 
	75  / true
75 --> 
	76  / true
76 --> 
	77  / true
77 --> 
	78  / true
78 --> 
	79  / true
79 --> 
	80  / true
80 --> 
	81  / true
81 --> 
	82  / true
82 --> 
	83  / true
83 --> 
	84  / true
84 --> 
	85  / true
85 --> 
	86  / true
86 --> 
	87  / true
87 --> 
	88  / true
88 --> 
	89  / true
89 --> 
	90  / true
90 --> 
	91  / true
91 --> 
	92  / true
92 --> 
	93  / true
93 --> 
	94  / true
94 --> 
	95  / true
95 --> 
	96  / true
96 --> 
	97  / true
97 --> 
	98  / true
98 --> 
	99  / true
99 --> 
	100  / true
100 --> 
	101  / true
101 --> 
	102  / true
102 --> 
	103  / true
103 --> 
	104  / true
104 --> 
	105  / true
105 --> 
	106  / true
106 --> 
	107  / true
107 --> 
	108  / true
108 --> 
	109  / true
109 --> 
	110  / true
110 --> 
	111  / true
111 --> 
	112  / true
112 --> 
	113  / true
113 --> 
	114  / true
114 --> 
	115  / true
115 --> 
	116  / true
116 --> 
	117  / true
117 --> 
	118  / true
118 --> 
	119  / true
119 --> 
	120  / true
120 --> 
	121  / true
121 --> 
	122  / true
122 --> 
	123  / true
123 --> 
	124  / true
124 --> 
	125  / true
125 --> 
	126  / true
126 --> 
	127  / true
127 --> 
	128  / true
128 --> 
	129  / true
129 --> 
	130  / true
130 --> 
	131  / true
131 --> 
	132  / true
132 --> 
	133  / true
133 --> 
	134  / true
134 --> 
	135  / true
135 --> 
	136  / true
136 --> 
	137  / true
137 --> 
	138  / true
138 --> 
	139  / true
139 --> 
	140  / true
140 --> 
	141  / true
141 --> 
	142  / true
142 --> 
	143  / true
143 --> 
	144  / true
144 --> 
	145  / true
145 --> 
	146  / true
146 --> 
	147  / true
147 --> 
	148  / true
148 --> 
	149  / true
149 --> 
	150  / true
150 --> 
	151  / true
151 --> 
	152  / true
152 --> 
	153  / true
153 --> 
	154  / true
154 --> 
	155  / true
155 --> 
	156  / true
156 --> 
	157  / true
157 --> 
	158  / true
158 --> 
	159  / true
159 --> 
	160  / true
160 --> 
	161  / true
161 --> 
	162  / true
162 --> 
	163  / true
163 --> 
	164  / true
164 --> 
	165  / true
165 --> 
	166  / true
166 --> 
	167  / true
167 --> 
	168  / true
168 --> 
	169  / true
169 --> 
	170  / true
170 --> 
	171  / true
171 --> 
	172  / true
172 --> 
	173  / true
173 --> 
	174  / true
174 --> 
	175  / true
175 --> 
	176  / true
176 --> 
	177  / true
177 --> 
	178  / true
178 --> 
	179  / true
179 --> 
	180  / true
180 --> 
	181  / true
181 --> 
	182  / true
182 --> 
	183  / true
183 --> 
	184  / true
184 --> 
	185  / true
185 --> 
	186  / true
186 --> 
	187  / true
187 --> 
	188  / true
188 --> 
	189  / true
189 --> 
	190  / true
190 --> 
	191  / true
191 --> 
	192  / true
192 --> 
	193  / true
193 --> 
	194  / true
194 --> 
	195  / true
195 --> 
	196  / true
196 --> 
	197  / true
197 --> 
	198  / true
198 --> 
	199  / true
199 --> 
	200  / true
200 --> 
	201  / true
201 --> 
	202  / true
202 --> 
	203  / true
203 --> 
	204  / true
204 --> 
	205  / true
205 --> 
	206  / true
206 --> 
	207  / true
207 --> 
	208  / true
208 --> 
	209  / true
209 --> 
	210  / true
210 --> 
	211  / true
211 --> 
	212  / true
212 --> 
	213  / true
213 --> 
	214  / true
214 --> 
	215  / true
215 --> 
	216  / true
216 --> 
	217  / true
217 --> 
	218  / true
218 --> 
	219  / true
219 --> 
	220  / true
220 --> 
	221  / true
221 --> 
	222  / true
222 --> 
	223  / true
223 --> 
	224  / true
224 --> 
	225  / true
225 --> 
	226  / true
226 --> 
	227  / true
227 --> 
	228  / true
228 --> 
	229  / true
229 --> 
	230  / true
230 --> 
	231  / true
231 --> 
	232  / true
232 --> 
	233  / true
233 --> 
	234  / true
234 --> 
	235  / true
235 --> 
	236  / true
236 --> 
	237  / true
237 --> 
	238  / true
238 --> 
	239  / true
239 --> 
	240  / true
240 --> 
	241  / true
241 --> 
	242  / true
242 --> 
	243  / true
243 --> 
	244  / true
244 --> 
	245  / true
245 --> 
	246  / true
246 --> 
	247  / true
247 --> 
	248  / true
248 --> 
	249  / true
249 --> 
	250  / true
250 --> 
	251  / true
251 --> 
	252  / true
252 --> 
	253  / true
253 --> 
	254  / true
254 --> 
	255  / true
255 --> 
	256  / true
256 --> 
	257  / true
257 --> 
	258  / true
258 --> 
	259  / true
259 --> 
	260  / true
260 --> 
	261  / true
261 --> 
	262  / true
262 --> 
	263  / true
263 --> 
	264  / true
264 --> 
	265  / true
265 --> 
	266  / true
266 --> 
	267  / true
267 --> 
	268  / true
268 --> 
	269  / true
269 --> 
	270  / true
270 --> 
	271  / true
271 --> 
	272  / true
272 --> 
	273  / true
273 --> 
	274  / true
274 --> 
	275  / true
275 --> 
	276  / true
276 --> 
	277  / true
277 --> 
	278  / true
278 --> 
	279  / true
279 --> 
	280  / true
280 --> 
	281  / true
281 --> 
	282  / true
282 --> 
	283  / true
283 --> 
	284  / true
284 --> 
	285  / true
285 --> 
	286  / true
286 --> 
	287  / true
287 --> 
	288  / true
288 --> 
	289  / true
289 --> 
	290  / true
290 --> 
	291  / true
291 --> 
	292  / true
292 --> 
	293  / true
293 --> 
	294  / true
294 --> 
	295  / true
295 --> 
	296  / true
296 --> 
	297  / true
297 --> 
	298  / true
298 --> 
	299  / true
299 --> 
	300  / true
300 --> 
	301  / true
301 --> 
	302  / true
302 --> 
	303  / true
303 --> 
	304  / true
304 --> 
	305  / true
305 --> 
	306  / true
306 --> 
	307  / true
307 --> 
	308  / true
308 --> 
	309  / true
309 --> 
	310  / true
310 --> 
	311  / true
311 --> 
	312  / true
312 --> 
	313  / true
313 --> 
	314  / true
314 --> 
	315  / true
315 --> 
	316  / true
316 --> 
	317  / true
317 --> 
	318  / true
318 --> 
	319  / true
319 --> 
	320  / true
320 --> 
	321  / true
321 --> 
	322  / true
322 --> 
	323  / true
323 --> 
	324  / true
324 --> 
	325  / true
325 --> 
	326  / true
326 --> 
	327  / true
327 --> 
	328  / true
328 --> 
	329  / true
329 --> 
	330  / true
330 --> 
	331  / true
331 --> 
	332  / true
332 --> 
	333  / true
333 --> 
	334  / true
334 --> 
	335  / true
335 --> 
	336  / true
336 --> 
	337  / true
337 --> 
	338  / true
338 --> 
	339  / true
339 --> 
	340  / true
340 --> 
	341  / true
341 --> 
	342  / true
342 --> 
	343  / true
343 --> 
	344  / true
344 --> 
	345  / true
345 --> 
	346  / true
346 --> 
	347  / true
347 --> 
	348  / true
348 --> 
	349  / true
349 --> 
	350  / true
350 --> 
	351  / true
351 --> 
	352  / true
352 --> 
	353  / true
353 --> 
	354  / true
354 --> 
	355  / true
355 --> 
	356  / true
356 --> 
	357  / true
357 --> 
	358  / true
358 --> 
	359  / true
359 --> 
	360  / true
360 --> 
	361  / true
361 --> 
	362  / true
362 --> 
	363  / true
363 --> 
	364  / true
364 --> 
	365  / true
365 --> 
	366  / true
366 --> 
	367  / true
367 --> 
	368  / true
368 --> 
	369  / true
369 --> 
	370  / true
370 --> 
	371  / true
371 --> 
	372  / true
372 --> 
	373  / true
373 --> 
	374  / true
374 --> 
	375  / true
375 --> 
	376  / true
376 --> 
	377  / true
377 --> 
	378  / true
378 --> 
	379  / true
379 --> 
	380  / true
380 --> 
	381  / true
381 --> 
	382  / true
382 --> 
	383  / true
383 --> 
	384  / true
384 --> 
	385  / true
385 --> 
	386  / true
386 --> 
	387  / true
387 --> 
	388  / true
388 --> 
	389  / true
389 --> 
	390  / true
390 --> 
	391  / true
391 --> 
	392  / true
392 --> 
	393  / true
393 --> 
	394  / true
394 --> 
	395  / true
395 --> 
	396  / true
396 --> 
	397  / true
397 --> 
	398  / true
398 --> 
	399  / true
399 --> 
	400  / true
400 --> 
	401  / true
401 --> 
	402  / true
402 --> 
	403  / true
403 --> 
	404  / true
404 --> 
	405  / true
405 --> 
	406  / true
406 --> 
	407  / true
407 --> 
	408  / true
408 --> 
	409  / true
409 --> 
	410  / true
410 --> 
	411  / true
411 --> 
	412  / true
412 --> 
	413  / true
413 --> 
	414  / true
414 --> 
	415  / true
415 --> 
	416  / true
416 --> 
	417  / true
417 --> 
	418  / true
418 --> 
	419  / true
419 --> 
	420  / true
420 --> 
	421  / true
421 --> 
	422  / true
422 --> 
	423  / true
423 --> 
	424  / true
424 --> 
	425  / true
425 --> 
	426  / true
426 --> 
	427  / true
427 --> 
	428  / true
428 --> 
	429  / true
429 --> 
	430  / true
430 --> 
	431  / true
431 --> 
	432  / true
432 --> 
	433  / true
433 --> 
	434  / true
434 --> 
	435  / true
435 --> 
	436  / true
436 --> 
	437  / true
437 --> 
	438  / true
438 --> 
	439  / true
439 --> 
	440  / true
440 --> 
	441  / true
441 --> 
	442  / true
442 --> 
	443  / true
443 --> 
	444  / true
444 --> 
	445  / true
445 --> 
	446  / true
446 --> 
	447  / true
447 --> 
	448  / true
448 --> 
	449  / true
449 --> 
	450  / true
450 --> 
	451  / true
451 --> 
	452  / true
452 --> 
	453  / true
453 --> 
	454  / true
454 --> 
	455  / true
455 --> 
	456  / true
456 --> 
	457  / true
457 --> 
	458  / true
458 --> 
	459  / true
459 --> 
	460  / true
460 --> 
	461  / true
461 --> 
	462  / true
462 --> 
	463  / true
463 --> 
	464  / true
464 --> 
	465  / true
465 --> 
	466  / true
466 --> 
	467  / true
467 --> 
	468  / true
468 --> 
	469  / true
469 --> 
	470  / true
470 --> 
	471  / true
471 --> 
	472  / true
472 --> 
	473  / true
473 --> 
	474  / true
474 --> 
	475  / true
475 --> 
	476  / true
476 --> 
	477  / true
477 --> 
	478  / true
478 --> 
	479  / true
479 --> 
	480  / true
480 --> 
	481  / true
481 --> 
	482  / true
482 --> 
	483  / true
483 --> 
	484  / true
484 --> 
	485  / true
485 --> 
	486  / true
486 --> 
	487  / true
487 --> 
	488  / true
488 --> 
	489  / true
489 --> 
	490  / true
490 --> 
	491  / true
491 --> 
	492  / true
492 --> 
	493  / true
493 --> 
	494  / true
494 --> 
	495  / true
495 --> 
	496  / true
496 --> 
	497  / true
497 --> 
	498  / true
498 --> 
	499  / true
499 --> 
	500  / true
500 --> 
	501  / true
501 --> 
	502  / true
502 --> 
	503  / true
503 --> 
	504  / true
504 --> 
	505  / true
505 --> 
	506  / true
506 --> 
	507  / true
507 --> 
	508  / true
508 --> 
	509  / true
509 --> 
	510  / true
510 --> 
	511  / true
511 --> 
	512  / true
512 --> 
	513  / true
513 --> 
	514  / true
514 --> 
	515  / true
515 --> 
	516  / true
516 --> 
	517  / true
517 --> 
	518  / true
518 --> 
	519  / true
519 --> 
	520  / true
520 --> 
	521  / true
521 --> 
	522  / true
522 --> 
	523  / true
523 --> 
	524  / true
524 --> 
	525  / true
525 --> 
	526  / true
526 --> 
	527  / true
527 --> 
	528  / true
528 --> 
	529  / true
529 --> 
	530  / true
530 --> 
	531  / true
531 --> 
	532  / true
532 --> 
	533  / true
533 --> 
	534  / true
534 --> 
	535  / true
535 --> 
	536  / true
536 --> 
	537  / true
537 --> 
	538  / true
538 --> 
	539  / true
539 --> 
	540  / true
540 --> 
	541  / true
541 --> 
	542  / true
542 --> 
	543  / true
543 --> 
	544  / true
544 --> 
	545  / true
545 --> 
	546  / true
546 --> 
	547  / true
547 --> 
	548  / true
548 --> 
	549  / true
549 --> 
	550  / true
550 --> 
	551  / true
551 --> 
	552  / true
552 --> 
	553  / true
553 --> 
	554  / true
554 --> 
	555  / true
555 --> 
	556  / true
556 --> 
	557  / true
557 --> 
	558  / true
558 --> 
	559  / true
559 --> 
	560  / true
560 --> 
	561  / true
561 --> 
	562  / true
562 --> 
	563  / true
563 --> 
	564  / true
564 --> 
	565  / true
565 --> 
	566  / true
566 --> 
* FSM state operations: 

 <State 1>: 7.39ns
ST_1: gaussrand_state_phase_read_1 [1/1] 0.00ns
:0  %gaussrand_state_phase_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %gaussrand_state_phase_read)

ST_1: gaussrand_state_S_read_1 [1/1] 0.00ns
:1  %gaussrand_state_S_read_1 = call double @_ssdm_op_Read.ap_auto.double(double %gaussrand_state_S_read)

ST_1: tmp [1/1] 2.52ns
:4  %tmp = icmp eq i32 %gaussrand_state_phase_read_1, 0

ST_1: stg_570 [1/1] 0.00ns
:5  br i1 %tmp, label %.preheader.0, label %1

ST_1: tmp_s [31/31] 7.39ns
:0  %tmp_s = call double @llvm.log.f64(double %gaussrand_state_S_read_1)


 <State 2>: 7.39ns
ST_2: tmp_s [30/31] 7.39ns
:0  %tmp_s = call double @llvm.log.f64(double %gaussrand_state_S_read_1)

ST_2: tmp_11 [3/3] 0.00ns
.preheader.0:1  %tmp_11 = call fastcc i64 @black_scholes_rand_uint32() nounwind


 <State 3>: 7.39ns
ST_3: tmp_s [29/31] 7.39ns
:0  %tmp_s = call double @llvm.log.f64(double %gaussrand_state_S_read_1)

ST_3: tmp_11 [2/3] 6.85ns
.preheader.0:1  %tmp_11 = call fastcc i64 @black_scholes_rand_uint32() nounwind


 <State 4>: 7.39ns
ST_4: tmp_s [28/31] 7.39ns
:0  %tmp_s = call double @llvm.log.f64(double %gaussrand_state_S_read_1)

ST_4: tmp_11 [1/3] 6.85ns
.preheader.0:1  %tmp_11 = call fastcc i64 @black_scholes_rand_uint32() nounwind

ST_4: a1 [1/1] 0.00ns
.preheader.0:2  %a1 = call i59 @_ssdm_op_PartSelect.i59.i64.i32.i32(i64 %tmp_11, i32 5, i32 63)

ST_4: b1 [1/1] 0.00ns
.preheader.0:3  %b1 = call i58 @_ssdm_op_PartSelect.i58.i64.i32.i32(i64 %tmp_11, i32 6, i32 63)


 <State 5>: 7.39ns
ST_5: tmp_s [27/31] 7.39ns
:0  %tmp_s = call double @llvm.log.f64(double %gaussrand_state_S_read_1)

ST_5: tmp_32 [1/1] 0.00ns
.preheader.0:4  %tmp_32 = zext i59 %a1 to i64

ST_5: tmp_12 [6/6] 6.28ns
.preheader.0:5  %tmp_12 = uitofp i64 %tmp_32 to double

ST_5: tmp_16 [3/3] 0.00ns
.preheader.0:11  %tmp_16 = call fastcc i64 @black_scholes_rand_uint32() nounwind


 <State 6>: 7.39ns
ST_6: tmp_s [26/31] 7.39ns
:0  %tmp_s = call double @llvm.log.f64(double %gaussrand_state_S_read_1)

ST_6: tmp_12 [5/6] 6.28ns
.preheader.0:5  %tmp_12 = uitofp i64 %tmp_32 to double

ST_6: tmp_33 [1/1] 0.00ns
.preheader.0:7  %tmp_33 = zext i58 %b1 to i64

ST_6: tmp_14 [6/6] 6.28ns
.preheader.0:8  %tmp_14 = uitofp i64 %tmp_33 to double

ST_6: tmp_16 [2/3] 6.85ns
.preheader.0:11  %tmp_16 = call fastcc i64 @black_scholes_rand_uint32() nounwind


 <State 7>: 13.13ns
ST_7: tmp_s [25/31] 7.39ns
:0  %tmp_s = call double @llvm.log.f64(double %gaussrand_state_S_read_1)

ST_7: tmp_12 [4/6] 6.28ns
.preheader.0:5  %tmp_12 = uitofp i64 %tmp_32 to double

ST_7: tmp_14 [5/6] 6.28ns
.preheader.0:8  %tmp_14 = uitofp i64 %tmp_33 to double

ST_7: tmp_16 [1/3] 6.85ns
.preheader.0:11  %tmp_16 = call fastcc i64 @black_scholes_rand_uint32() nounwind

ST_7: a2 [1/1] 0.00ns
.preheader.0:12  %a2 = call i59 @_ssdm_op_PartSelect.i59.i64.i32.i32(i64 %tmp_16, i32 5, i32 63)

ST_7: b2 [1/1] 0.00ns
.preheader.0:13  %b2 = call i58 @_ssdm_op_PartSelect.i58.i64.i32.i32(i64 %tmp_16, i32 6, i32 63)

ST_7: tmp_34 [1/1] 0.00ns
.preheader.0:14  %tmp_34 = zext i59 %a2 to i64

ST_7: tmp_17 [6/6] 6.28ns
.preheader.0:15  %tmp_17 = uitofp i64 %tmp_34 to double


 <State 8>: 7.39ns
ST_8: tmp_s [24/31] 7.39ns
:0  %tmp_s = call double @llvm.log.f64(double %gaussrand_state_S_read_1)

ST_8: tmp_12 [3/6] 6.28ns
.preheader.0:5  %tmp_12 = uitofp i64 %tmp_32 to double

ST_8: tmp_14 [4/6] 6.28ns
.preheader.0:8  %tmp_14 = uitofp i64 %tmp_33 to double

ST_8: tmp_17 [5/6] 6.28ns
.preheader.0:15  %tmp_17 = uitofp i64 %tmp_34 to double

ST_8: tmp_35 [1/1] 0.00ns
.preheader.0:17  %tmp_35 = zext i58 %b2 to i64

ST_8: tmp_19 [6/6] 6.28ns
.preheader.0:18  %tmp_19 = uitofp i64 %tmp_35 to double


 <State 9>: 7.39ns
ST_9: tmp_s [23/31] 7.39ns
:0  %tmp_s = call double @llvm.log.f64(double %gaussrand_state_S_read_1)

ST_9: tmp_12 [2/6] 6.28ns
.preheader.0:5  %tmp_12 = uitofp i64 %tmp_32 to double

ST_9: tmp_14 [3/6] 6.28ns
.preheader.0:8  %tmp_14 = uitofp i64 %tmp_33 to double

ST_9: tmp_17 [4/6] 6.28ns
.preheader.0:15  %tmp_17 = uitofp i64 %tmp_34 to double

ST_9: tmp_19 [5/6] 6.28ns
.preheader.0:18  %tmp_19 = uitofp i64 %tmp_35 to double


 <State 10>: 7.39ns
ST_10: tmp_s [22/31] 7.39ns
:0  %tmp_s = call double @llvm.log.f64(double %gaussrand_state_S_read_1)

ST_10: tmp_12 [1/6] 6.28ns
.preheader.0:5  %tmp_12 = uitofp i64 %tmp_32 to double

ST_10: tmp_14 [2/6] 6.28ns
.preheader.0:8  %tmp_14 = uitofp i64 %tmp_33 to double

ST_10: tmp_17 [3/6] 6.28ns
.preheader.0:15  %tmp_17 = uitofp i64 %tmp_34 to double

ST_10: tmp_19 [4/6] 6.28ns
.preheader.0:18  %tmp_19 = uitofp i64 %tmp_35 to double


 <State 11>: 7.79ns
ST_11: tmp_s [21/31] 7.39ns
:0  %tmp_s = call double @llvm.log.f64(double %gaussrand_state_S_read_1)

ST_11: tmp_13 [6/6] 7.79ns
.preheader.0:6  %tmp_13 = fmul double %tmp_12, 0x4190000000000000

ST_11: tmp_14 [1/6] 6.28ns
.preheader.0:8  %tmp_14 = uitofp i64 %tmp_33 to double

ST_11: tmp_17 [2/6] 6.28ns
.preheader.0:15  %tmp_17 = uitofp i64 %tmp_34 to double

ST_11: tmp_19 [3/6] 6.28ns
.preheader.0:18  %tmp_19 = uitofp i64 %tmp_35 to double


 <State 12>: 14.07ns
ST_12: tmp_s [20/31] 7.39ns
:0  %tmp_s = call double @llvm.log.f64(double %gaussrand_state_S_read_1)

ST_12: tmp_13 [5/6] 7.79ns
.preheader.0:6  %tmp_13 = fmul double %tmp_12, 0x4190000000000000

ST_12: tmp_17 [1/6] 6.28ns
.preheader.0:15  %tmp_17 = uitofp i64 %tmp_34 to double

ST_12: tmp_18 [6/6] 7.79ns
.preheader.0:16  %tmp_18 = fmul double %tmp_17, 0x4190000000000000

ST_12: tmp_19 [2/6] 6.28ns
.preheader.0:18  %tmp_19 = uitofp i64 %tmp_35 to double


 <State 13>: 7.79ns
ST_13: tmp_s [19/31] 7.39ns
:0  %tmp_s = call double @llvm.log.f64(double %gaussrand_state_S_read_1)

ST_13: tmp_13 [4/6] 7.79ns
.preheader.0:6  %tmp_13 = fmul double %tmp_12, 0x4190000000000000

ST_13: tmp_18 [5/6] 7.79ns
.preheader.0:16  %tmp_18 = fmul double %tmp_17, 0x4190000000000000

ST_13: tmp_19 [1/6] 6.28ns
.preheader.0:18  %tmp_19 = uitofp i64 %tmp_35 to double


 <State 14>: 7.79ns
ST_14: tmp_s [18/31] 7.39ns
:0  %tmp_s = call double @llvm.log.f64(double %gaussrand_state_S_read_1)

ST_14: tmp_13 [3/6] 7.79ns
.preheader.0:6  %tmp_13 = fmul double %tmp_12, 0x4190000000000000

ST_14: tmp_18 [4/6] 7.79ns
.preheader.0:16  %tmp_18 = fmul double %tmp_17, 0x4190000000000000


 <State 15>: 7.79ns
ST_15: tmp_s [17/31] 7.39ns
:0  %tmp_s = call double @llvm.log.f64(double %gaussrand_state_S_read_1)

ST_15: tmp_13 [2/6] 7.79ns
.preheader.0:6  %tmp_13 = fmul double %tmp_12, 0x4190000000000000

ST_15: tmp_18 [3/6] 7.79ns
.preheader.0:16  %tmp_18 = fmul double %tmp_17, 0x4190000000000000


 <State 16>: 7.79ns
ST_16: tmp_s [16/31] 7.39ns
:0  %tmp_s = call double @llvm.log.f64(double %gaussrand_state_S_read_1)

ST_16: tmp_13 [1/6] 7.79ns
.preheader.0:6  %tmp_13 = fmul double %tmp_12, 0x4190000000000000

ST_16: tmp_18 [2/6] 7.79ns
.preheader.0:16  %tmp_18 = fmul double %tmp_17, 0x4190000000000000


 <State 17>: 16.02ns
ST_17: tmp_s [15/31] 7.39ns
:0  %tmp_s = call double @llvm.log.f64(double %gaussrand_state_S_read_1)

ST_17: tmp_15 [5/5] 8.23ns
.preheader.0:9  %tmp_15 = fadd double %tmp_13, %tmp_14

ST_17: tmp_18 [1/6] 7.79ns
.preheader.0:16  %tmp_18 = fmul double %tmp_17, 0x4190000000000000

ST_17: tmp_27 [5/5] 8.23ns
.preheader.0:19  %tmp_27 = fadd double %tmp_18, %tmp_19


 <State 18>: 8.23ns
ST_18: tmp_s [14/31] 7.39ns
:0  %tmp_s = call double @llvm.log.f64(double %gaussrand_state_S_read_1)

ST_18: tmp_15 [4/5] 8.23ns
.preheader.0:9  %tmp_15 = fadd double %tmp_13, %tmp_14

ST_18: tmp_27 [4/5] 8.23ns
.preheader.0:19  %tmp_27 = fadd double %tmp_18, %tmp_19


 <State 19>: 8.23ns
ST_19: tmp_s [13/31] 7.39ns
:0  %tmp_s = call double @llvm.log.f64(double %gaussrand_state_S_read_1)

ST_19: tmp_15 [3/5] 8.23ns
.preheader.0:9  %tmp_15 = fadd double %tmp_13, %tmp_14

ST_19: tmp_27 [3/5] 8.23ns
.preheader.0:19  %tmp_27 = fadd double %tmp_18, %tmp_19


 <State 20>: 8.23ns
ST_20: tmp_s [12/31] 7.39ns
:0  %tmp_s = call double @llvm.log.f64(double %gaussrand_state_S_read_1)

ST_20: tmp_15 [2/5] 8.23ns
.preheader.0:9  %tmp_15 = fadd double %tmp_13, %tmp_14

ST_20: tmp_27 [2/5] 8.23ns
.preheader.0:19  %tmp_27 = fadd double %tmp_18, %tmp_19


 <State 21>: 16.02ns
ST_21: tmp_s [11/31] 7.39ns
:0  %tmp_s = call double @llvm.log.f64(double %gaussrand_state_S_read_1)

ST_21: tmp_15 [1/5] 8.23ns
.preheader.0:9  %tmp_15 = fadd double %tmp_13, %tmp_14

ST_21: U1 [6/6] 7.79ns
.preheader.0:10  %U1 = fmul double %tmp_15, 0x3CA0000000000000

ST_21: tmp_27 [1/5] 8.23ns
.preheader.0:19  %tmp_27 = fadd double %tmp_18, %tmp_19

ST_21: U2 [6/6] 7.79ns
.preheader.0:20  %U2 = fmul double %tmp_27, 0x3CA0000000000000


 <State 22>: 7.79ns
ST_22: tmp_s [10/31] 7.39ns
:0  %tmp_s = call double @llvm.log.f64(double %gaussrand_state_S_read_1)

ST_22: U1 [5/6] 7.79ns
.preheader.0:10  %U1 = fmul double %tmp_15, 0x3CA0000000000000

ST_22: U2 [5/6] 7.79ns
.preheader.0:20  %U2 = fmul double %tmp_27, 0x3CA0000000000000


 <State 23>: 7.79ns
ST_23: tmp_s [9/31] 7.39ns
:0  %tmp_s = call double @llvm.log.f64(double %gaussrand_state_S_read_1)

ST_23: U1 [4/6] 7.79ns
.preheader.0:10  %U1 = fmul double %tmp_15, 0x3CA0000000000000

ST_23: U2 [4/6] 7.79ns
.preheader.0:20  %U2 = fmul double %tmp_27, 0x3CA0000000000000


 <State 24>: 7.79ns
ST_24: tmp_s [8/31] 7.39ns
:0  %tmp_s = call double @llvm.log.f64(double %gaussrand_state_S_read_1)

ST_24: U1 [3/6] 7.79ns
.preheader.0:10  %U1 = fmul double %tmp_15, 0x3CA0000000000000

ST_24: U2 [3/6] 7.79ns
.preheader.0:20  %U2 = fmul double %tmp_27, 0x3CA0000000000000


 <State 25>: 7.79ns
ST_25: tmp_s [7/31] 7.39ns
:0  %tmp_s = call double @llvm.log.f64(double %gaussrand_state_S_read_1)

ST_25: U1 [2/6] 7.79ns
.preheader.0:10  %U1 = fmul double %tmp_15, 0x3CA0000000000000

ST_25: U2 [2/6] 7.79ns
.preheader.0:20  %U2 = fmul double %tmp_27, 0x3CA0000000000000


 <State 26>: 15.58ns
ST_26: tmp_s [6/31] 7.39ns
:0  %tmp_s = call double @llvm.log.f64(double %gaussrand_state_S_read_1)

ST_26: U1 [1/6] 7.79ns
.preheader.0:10  %U1 = fmul double %tmp_15, 0x3CA0000000000000

ST_26: U2 [1/6] 7.79ns
.preheader.0:20  %U2 = fmul double %tmp_27, 0x3CA0000000000000

ST_26: tmp_28 [6/6] 7.79ns
.preheader.0:21  %tmp_28 = fmul double %U1, 2.000000e+00

ST_26: tmp_29 [6/6] 7.79ns
.preheader.0:23  %tmp_29 = fmul double %U2, 2.000000e+00


 <State 27>: 7.79ns
ST_27: tmp_s [5/31] 7.39ns
:0  %tmp_s = call double @llvm.log.f64(double %gaussrand_state_S_read_1)

ST_27: tmp_28 [5/6] 7.79ns
.preheader.0:21  %tmp_28 = fmul double %U1, 2.000000e+00

ST_27: tmp_29 [5/6] 7.79ns
.preheader.0:23  %tmp_29 = fmul double %U2, 2.000000e+00


 <State 28>: 7.79ns
ST_28: tmp_s [4/31] 7.39ns
:0  %tmp_s = call double @llvm.log.f64(double %gaussrand_state_S_read_1)

ST_28: tmp_28 [4/6] 7.79ns
.preheader.0:21  %tmp_28 = fmul double %U1, 2.000000e+00

ST_28: tmp_29 [4/6] 7.79ns
.preheader.0:23  %tmp_29 = fmul double %U2, 2.000000e+00


 <State 29>: 7.79ns
ST_29: tmp_s [3/31] 7.39ns
:0  %tmp_s = call double @llvm.log.f64(double %gaussrand_state_S_read_1)

ST_29: tmp_28 [3/6] 7.79ns
.preheader.0:21  %tmp_28 = fmul double %U1, 2.000000e+00

ST_29: tmp_29 [3/6] 7.79ns
.preheader.0:23  %tmp_29 = fmul double %U2, 2.000000e+00


 <State 30>: 7.79ns
ST_30: tmp_s [2/31] 7.39ns
:0  %tmp_s = call double @llvm.log.f64(double %gaussrand_state_S_read_1)

ST_30: tmp_28 [2/6] 7.79ns
.preheader.0:21  %tmp_28 = fmul double %U1, 2.000000e+00

ST_30: tmp_29 [2/6] 7.79ns
.preheader.0:23  %tmp_29 = fmul double %U2, 2.000000e+00


 <State 31>: 16.02ns
ST_31: tmp_s [1/31] 7.39ns
:0  %tmp_s = call double @llvm.log.f64(double %gaussrand_state_S_read_1)

ST_31: tmp_28 [1/6] 7.79ns
.preheader.0:21  %tmp_28 = fmul double %U1, 2.000000e+00

ST_31: V1 [5/5] 8.23ns
.preheader.0:22  %V1 = fadd double %tmp_28, -1.000000e+00

ST_31: tmp_29 [1/6] 7.79ns
.preheader.0:23  %tmp_29 = fmul double %U2, 2.000000e+00

ST_31: V2_1 [5/5] 8.23ns
.preheader.0:24  %V2_1 = fadd double %tmp_29, -1.000000e+00


 <State 32>: 8.23ns
ST_32: tmp_20 [6/6] 7.79ns
:1  %tmp_20 = fmul double %tmp_s, -2.000000e+00

ST_32: V1 [4/5] 8.23ns
.preheader.0:22  %V1 = fadd double %tmp_28, -1.000000e+00

ST_32: V2_1 [4/5] 8.23ns
.preheader.0:24  %V2_1 = fadd double %tmp_29, -1.000000e+00


 <State 33>: 8.23ns
ST_33: tmp_20 [5/6] 7.79ns
:1  %tmp_20 = fmul double %tmp_s, -2.000000e+00

ST_33: V1 [3/5] 8.23ns
.preheader.0:22  %V1 = fadd double %tmp_28, -1.000000e+00

ST_33: V2_1 [3/5] 8.23ns
.preheader.0:24  %V2_1 = fadd double %tmp_29, -1.000000e+00


 <State 34>: 8.23ns
ST_34: tmp_20 [4/6] 7.79ns
:1  %tmp_20 = fmul double %tmp_s, -2.000000e+00

ST_34: V1 [2/5] 8.23ns
.preheader.0:22  %V1 = fadd double %tmp_28, -1.000000e+00

ST_34: V2_1 [2/5] 8.23ns
.preheader.0:24  %V2_1 = fadd double %tmp_29, -1.000000e+00


 <State 35>: 16.02ns
ST_35: tmp_20 [3/6] 7.79ns
:1  %tmp_20 = fmul double %tmp_s, -2.000000e+00

ST_35: V1 [1/5] 8.23ns
.preheader.0:22  %V1 = fadd double %tmp_28, -1.000000e+00

ST_35: V2_1 [1/5] 8.23ns
.preheader.0:24  %V2_1 = fadd double %tmp_29, -1.000000e+00

ST_35: tmp_30 [6/6] 7.79ns
.preheader.0:25  %tmp_30 = fmul double %V1, %V1

ST_35: tmp_31 [6/6] 7.79ns
.preheader.0:26  %tmp_31 = fmul double %V2_1, %V2_1


 <State 36>: 7.79ns
ST_36: tmp_20 [2/6] 7.79ns
:1  %tmp_20 = fmul double %tmp_s, -2.000000e+00

ST_36: tmp_30 [5/6] 7.79ns
.preheader.0:25  %tmp_30 = fmul double %V1, %V1

ST_36: tmp_31 [5/6] 7.79ns
.preheader.0:26  %tmp_31 = fmul double %V2_1, %V2_1


 <State 37>: 7.79ns
ST_37: tmp_20 [1/6] 7.79ns
:1  %tmp_20 = fmul double %tmp_s, -2.000000e+00

ST_37: tmp_30 [4/6] 7.79ns
.preheader.0:25  %tmp_30 = fmul double %V1, %V1

ST_37: tmp_31 [4/6] 7.79ns
.preheader.0:26  %tmp_31 = fmul double %V2_1, %V2_1


 <State 38>: 8.62ns
ST_38: tmp_21 [31/31] 8.62ns
:2  %tmp_21 = fdiv double %tmp_20, %gaussrand_state_S_read_1

ST_38: tmp_30 [3/6] 7.79ns
.preheader.0:25  %tmp_30 = fmul double %V1, %V1

ST_38: tmp_31 [3/6] 7.79ns
.preheader.0:26  %tmp_31 = fmul double %V2_1, %V2_1


 <State 39>: 8.62ns
ST_39: tmp_21 [30/31] 8.62ns
:2  %tmp_21 = fdiv double %tmp_20, %gaussrand_state_S_read_1

ST_39: tmp_30 [2/6] 7.79ns
.preheader.0:25  %tmp_30 = fmul double %V1, %V1

ST_39: tmp_31 [2/6] 7.79ns
.preheader.0:26  %tmp_31 = fmul double %V2_1, %V2_1


 <State 40>: 16.02ns
ST_40: tmp_21 [29/31] 8.62ns
:2  %tmp_21 = fdiv double %tmp_20, %gaussrand_state_S_read_1

ST_40: tmp_30 [1/6] 7.79ns
.preheader.0:25  %tmp_30 = fmul double %V1, %V1

ST_40: tmp_31 [1/6] 7.79ns
.preheader.0:26  %tmp_31 = fmul double %V2_1, %V2_1

ST_40: S_1 [5/5] 8.23ns
.preheader.0:27  %S_1 = fadd double %tmp_30, %tmp_31


 <State 41>: 8.62ns
ST_41: tmp_21 [28/31] 8.62ns
:2  %tmp_21 = fdiv double %tmp_20, %gaussrand_state_S_read_1

ST_41: S_1 [4/5] 8.23ns
.preheader.0:27  %S_1 = fadd double %tmp_30, %tmp_31


 <State 42>: 8.62ns
ST_42: tmp_21 [27/31] 8.62ns
:2  %tmp_21 = fdiv double %tmp_20, %gaussrand_state_S_read_1

ST_42: S_1 [3/5] 8.23ns
.preheader.0:27  %S_1 = fadd double %tmp_30, %tmp_31


 <State 43>: 8.62ns
ST_43: tmp_21 [26/31] 8.62ns
:2  %tmp_21 = fdiv double %tmp_20, %gaussrand_state_S_read_1

ST_43: S_1 [2/5] 8.23ns
.preheader.0:27  %S_1 = fadd double %tmp_30, %tmp_31


 <State 44>: 12.78ns
ST_44: tmp_21 [25/31] 8.62ns
:2  %tmp_21 = fdiv double %tmp_20, %gaussrand_state_S_read_1

ST_44: S_1 [1/5] 8.23ns
.preheader.0:27  %S_1 = fadd double %tmp_30, %tmp_31

ST_44: tmp_24_1 [3/3] 4.55ns
.preheader.0:30  %tmp_24_1 = fcmp oge double %S_1, 1.000000e+00

ST_44: tmp_25_1 [3/3] 4.55ns
.preheader.0:31  %tmp_25_1 = fcmp oeq double %S_1, 0.000000e+00


 <State 45>: 8.62ns
ST_45: tmp_21 [24/31] 8.62ns
:2  %tmp_21 = fdiv double %tmp_20, %gaussrand_state_S_read_1

ST_45: tmp_24_1 [2/3] 4.55ns
.preheader.0:30  %tmp_24_1 = fcmp oge double %S_1, 1.000000e+00

ST_45: tmp_25_1 [2/3] 4.55ns
.preheader.0:31  %tmp_25_1 = fcmp oeq double %S_1, 0.000000e+00


 <State 46>: 8.62ns
ST_46: tmp_21 [23/31] 8.62ns
:2  %tmp_21 = fdiv double %tmp_20, %gaussrand_state_S_read_1

ST_46: tmp_24_1 [1/3] 4.55ns
.preheader.0:30  %tmp_24_1 = fcmp oge double %S_1, 1.000000e+00

ST_46: tmp_25_1 [1/3] 4.55ns
.preheader.0:31  %tmp_25_1 = fcmp oeq double %S_1, 0.000000e+00

ST_46: or_cond_1 [1/1] 1.37ns
.preheader.0:32  %or_cond_1 = or i1 %tmp_24_1, %tmp_25_1

ST_46: stg_735 [1/1] 2.20ns
.preheader.0:33  br i1 %or_cond_1, label %.preheader.2, label %.loopexit


 <State 47>: 8.62ns
ST_47: tmp_21 [22/31] 8.62ns
:2  %tmp_21 = fdiv double %tmp_20, %gaussrand_state_S_read_1

ST_47: tmp_30_1 [3/3] 0.00ns
.preheader.2:0  %tmp_30_1 = call fastcc i64 @black_scholes_rand_uint32() nounwind


 <State 48>: 8.62ns
ST_48: tmp_21 [21/31] 8.62ns
:2  %tmp_21 = fdiv double %tmp_20, %gaussrand_state_S_read_1

ST_48: tmp_30_1 [2/3] 6.85ns
.preheader.2:0  %tmp_30_1 = call fastcc i64 @black_scholes_rand_uint32() nounwind


 <State 49>: 8.62ns
ST_49: tmp_21 [20/31] 8.62ns
:2  %tmp_21 = fdiv double %tmp_20, %gaussrand_state_S_read_1

ST_49: tmp_30_1 [1/3] 6.85ns
.preheader.2:0  %tmp_30_1 = call fastcc i64 @black_scholes_rand_uint32() nounwind

ST_49: a1_1 [1/1] 0.00ns
.preheader.2:1  %a1_1 = call i59 @_ssdm_op_PartSelect.i59.i64.i32.i32(i64 %tmp_30_1, i32 5, i32 63)

ST_49: b1_1 [1/1] 0.00ns
.preheader.2:2  %b1_1 = call i58 @_ssdm_op_PartSelect.i58.i64.i32.i32(i64 %tmp_30_1, i32 6, i32 63)


 <State 50>: 8.62ns
ST_50: tmp_21 [19/31] 8.62ns
:2  %tmp_21 = fdiv double %tmp_20, %gaussrand_state_S_read_1

ST_50: tmp_31_s [1/1] 0.00ns
.preheader.2:3  %tmp_31_s = zext i59 %a1_1 to i64

ST_50: tmp_31_1 [6/6] 6.28ns
.preheader.2:4  %tmp_31_1 = uitofp i64 %tmp_31_s to double

ST_50: tmp_35_1 [3/3] 0.00ns
.preheader.2:10  %tmp_35_1 = call fastcc i64 @black_scholes_rand_uint32() nounwind


 <State 51>: 8.62ns
ST_51: tmp_21 [18/31] 8.62ns
:2  %tmp_21 = fdiv double %tmp_20, %gaussrand_state_S_read_1

ST_51: tmp_31_1 [5/6] 6.28ns
.preheader.2:4  %tmp_31_1 = uitofp i64 %tmp_31_s to double

ST_51: tmp_33_s [1/1] 0.00ns
.preheader.2:6  %tmp_33_s = zext i58 %b1_1 to i64

ST_51: tmp_33_1 [6/6] 6.28ns
.preheader.2:7  %tmp_33_1 = uitofp i64 %tmp_33_s to double

ST_51: tmp_35_1 [2/3] 6.85ns
.preheader.2:10  %tmp_35_1 = call fastcc i64 @black_scholes_rand_uint32() nounwind


 <State 52>: 13.13ns
ST_52: tmp_21 [17/31] 8.62ns
:2  %tmp_21 = fdiv double %tmp_20, %gaussrand_state_S_read_1

ST_52: tmp_31_1 [4/6] 6.28ns
.preheader.2:4  %tmp_31_1 = uitofp i64 %tmp_31_s to double

ST_52: tmp_33_1 [5/6] 6.28ns
.preheader.2:7  %tmp_33_1 = uitofp i64 %tmp_33_s to double

ST_52: tmp_35_1 [1/3] 6.85ns
.preheader.2:10  %tmp_35_1 = call fastcc i64 @black_scholes_rand_uint32() nounwind

ST_52: a2_1 [1/1] 0.00ns
.preheader.2:11  %a2_1 = call i59 @_ssdm_op_PartSelect.i59.i64.i32.i32(i64 %tmp_35_1, i32 5, i32 63)

ST_52: b2_1 [1/1] 0.00ns
.preheader.2:12  %b2_1 = call i58 @_ssdm_op_PartSelect.i58.i64.i32.i32(i64 %tmp_35_1, i32 6, i32 63)

ST_52: tmp_36_s [1/1] 0.00ns
.preheader.2:13  %tmp_36_s = zext i59 %a2_1 to i64

ST_52: tmp_36_1 [6/6] 6.28ns
.preheader.2:14  %tmp_36_1 = uitofp i64 %tmp_36_s to double


 <State 53>: 8.62ns
ST_53: tmp_21 [16/31] 8.62ns
:2  %tmp_21 = fdiv double %tmp_20, %gaussrand_state_S_read_1

ST_53: tmp_31_1 [3/6] 6.28ns
.preheader.2:4  %tmp_31_1 = uitofp i64 %tmp_31_s to double

ST_53: tmp_33_1 [4/6] 6.28ns
.preheader.2:7  %tmp_33_1 = uitofp i64 %tmp_33_s to double

ST_53: tmp_36_1 [5/6] 6.28ns
.preheader.2:14  %tmp_36_1 = uitofp i64 %tmp_36_s to double

ST_53: tmp_38_s [1/1] 0.00ns
.preheader.2:16  %tmp_38_s = zext i58 %b2_1 to i64

ST_53: tmp_38_1 [6/6] 6.28ns
.preheader.2:17  %tmp_38_1 = uitofp i64 %tmp_38_s to double


 <State 54>: 8.62ns
ST_54: tmp_21 [15/31] 8.62ns
:2  %tmp_21 = fdiv double %tmp_20, %gaussrand_state_S_read_1

ST_54: tmp_31_1 [2/6] 6.28ns
.preheader.2:4  %tmp_31_1 = uitofp i64 %tmp_31_s to double

ST_54: tmp_33_1 [3/6] 6.28ns
.preheader.2:7  %tmp_33_1 = uitofp i64 %tmp_33_s to double

ST_54: tmp_36_1 [4/6] 6.28ns
.preheader.2:14  %tmp_36_1 = uitofp i64 %tmp_36_s to double

ST_54: tmp_38_1 [5/6] 6.28ns
.preheader.2:17  %tmp_38_1 = uitofp i64 %tmp_38_s to double


 <State 55>: 8.62ns
ST_55: tmp_21 [14/31] 8.62ns
:2  %tmp_21 = fdiv double %tmp_20, %gaussrand_state_S_read_1

ST_55: tmp_31_1 [1/6] 6.28ns
.preheader.2:4  %tmp_31_1 = uitofp i64 %tmp_31_s to double

ST_55: tmp_33_1 [2/6] 6.28ns
.preheader.2:7  %tmp_33_1 = uitofp i64 %tmp_33_s to double

ST_55: tmp_36_1 [3/6] 6.28ns
.preheader.2:14  %tmp_36_1 = uitofp i64 %tmp_36_s to double

ST_55: tmp_38_1 [4/6] 6.28ns
.preheader.2:17  %tmp_38_1 = uitofp i64 %tmp_38_s to double


 <State 56>: 8.62ns
ST_56: tmp_21 [13/31] 8.62ns
:2  %tmp_21 = fdiv double %tmp_20, %gaussrand_state_S_read_1

ST_56: tmp_32_1 [6/6] 7.79ns
.preheader.2:5  %tmp_32_1 = fmul double %tmp_31_1, 0x4190000000000000

ST_56: tmp_33_1 [1/6] 6.28ns
.preheader.2:7  %tmp_33_1 = uitofp i64 %tmp_33_s to double

ST_56: tmp_36_1 [2/6] 6.28ns
.preheader.2:14  %tmp_36_1 = uitofp i64 %tmp_36_s to double

ST_56: tmp_38_1 [3/6] 6.28ns
.preheader.2:17  %tmp_38_1 = uitofp i64 %tmp_38_s to double


 <State 57>: 14.07ns
ST_57: tmp_21 [12/31] 8.62ns
:2  %tmp_21 = fdiv double %tmp_20, %gaussrand_state_S_read_1

ST_57: tmp_32_1 [5/6] 7.79ns
.preheader.2:5  %tmp_32_1 = fmul double %tmp_31_1, 0x4190000000000000

ST_57: tmp_36_1 [1/6] 6.28ns
.preheader.2:14  %tmp_36_1 = uitofp i64 %tmp_36_s to double

ST_57: tmp_37_1 [6/6] 7.79ns
.preheader.2:15  %tmp_37_1 = fmul double %tmp_36_1, 0x4190000000000000

ST_57: tmp_38_1 [2/6] 6.28ns
.preheader.2:17  %tmp_38_1 = uitofp i64 %tmp_38_s to double


 <State 58>: 8.62ns
ST_58: tmp_21 [11/31] 8.62ns
:2  %tmp_21 = fdiv double %tmp_20, %gaussrand_state_S_read_1

ST_58: tmp_32_1 [4/6] 7.79ns
.preheader.2:5  %tmp_32_1 = fmul double %tmp_31_1, 0x4190000000000000

ST_58: tmp_37_1 [5/6] 7.79ns
.preheader.2:15  %tmp_37_1 = fmul double %tmp_36_1, 0x4190000000000000

ST_58: tmp_38_1 [1/6] 6.28ns
.preheader.2:17  %tmp_38_1 = uitofp i64 %tmp_38_s to double


 <State 59>: 8.62ns
ST_59: tmp_21 [10/31] 8.62ns
:2  %tmp_21 = fdiv double %tmp_20, %gaussrand_state_S_read_1

ST_59: tmp_32_1 [3/6] 7.79ns
.preheader.2:5  %tmp_32_1 = fmul double %tmp_31_1, 0x4190000000000000

ST_59: tmp_37_1 [4/6] 7.79ns
.preheader.2:15  %tmp_37_1 = fmul double %tmp_36_1, 0x4190000000000000


 <State 60>: 8.62ns
ST_60: tmp_21 [9/31] 8.62ns
:2  %tmp_21 = fdiv double %tmp_20, %gaussrand_state_S_read_1

ST_60: tmp_32_1 [2/6] 7.79ns
.preheader.2:5  %tmp_32_1 = fmul double %tmp_31_1, 0x4190000000000000

ST_60: tmp_37_1 [3/6] 7.79ns
.preheader.2:15  %tmp_37_1 = fmul double %tmp_36_1, 0x4190000000000000


 <State 61>: 8.62ns
ST_61: tmp_21 [8/31] 8.62ns
:2  %tmp_21 = fdiv double %tmp_20, %gaussrand_state_S_read_1

ST_61: tmp_32_1 [1/6] 7.79ns
.preheader.2:5  %tmp_32_1 = fmul double %tmp_31_1, 0x4190000000000000

ST_61: tmp_37_1 [2/6] 7.79ns
.preheader.2:15  %tmp_37_1 = fmul double %tmp_36_1, 0x4190000000000000


 <State 62>: 16.02ns
ST_62: tmp_21 [7/31] 8.62ns
:2  %tmp_21 = fdiv double %tmp_20, %gaussrand_state_S_read_1

ST_62: tmp_34_1 [5/5] 8.23ns
.preheader.2:8  %tmp_34_1 = fadd double %tmp_32_1, %tmp_33_1

ST_62: tmp_37_1 [1/6] 7.79ns
.preheader.2:15  %tmp_37_1 = fmul double %tmp_36_1, 0x4190000000000000

ST_62: tmp_39_1 [5/5] 8.23ns
.preheader.2:18  %tmp_39_1 = fadd double %tmp_37_1, %tmp_38_1


 <State 63>: 8.62ns
ST_63: tmp_21 [6/31] 8.62ns
:2  %tmp_21 = fdiv double %tmp_20, %gaussrand_state_S_read_1

ST_63: tmp_34_1 [4/5] 8.23ns
.preheader.2:8  %tmp_34_1 = fadd double %tmp_32_1, %tmp_33_1

ST_63: tmp_39_1 [4/5] 8.23ns
.preheader.2:18  %tmp_39_1 = fadd double %tmp_37_1, %tmp_38_1


 <State 64>: 8.62ns
ST_64: tmp_21 [5/31] 8.62ns
:2  %tmp_21 = fdiv double %tmp_20, %gaussrand_state_S_read_1

ST_64: tmp_34_1 [3/5] 8.23ns
.preheader.2:8  %tmp_34_1 = fadd double %tmp_32_1, %tmp_33_1

ST_64: tmp_39_1 [3/5] 8.23ns
.preheader.2:18  %tmp_39_1 = fadd double %tmp_37_1, %tmp_38_1


 <State 65>: 8.62ns
ST_65: tmp_21 [4/31] 8.62ns
:2  %tmp_21 = fdiv double %tmp_20, %gaussrand_state_S_read_1

ST_65: tmp_34_1 [2/5] 8.23ns
.preheader.2:8  %tmp_34_1 = fadd double %tmp_32_1, %tmp_33_1

ST_65: tmp_39_1 [2/5] 8.23ns
.preheader.2:18  %tmp_39_1 = fadd double %tmp_37_1, %tmp_38_1


 <State 66>: 16.02ns
ST_66: tmp_21 [3/31] 8.62ns
:2  %tmp_21 = fdiv double %tmp_20, %gaussrand_state_S_read_1

ST_66: tmp_34_1 [1/5] 8.23ns
.preheader.2:8  %tmp_34_1 = fadd double %tmp_32_1, %tmp_33_1

ST_66: U1_1 [6/6] 7.79ns
.preheader.2:9  %U1_1 = fmul double %tmp_34_1, 0x3CA0000000000000

ST_66: tmp_39_1 [1/5] 8.23ns
.preheader.2:18  %tmp_39_1 = fadd double %tmp_37_1, %tmp_38_1

ST_66: U2_1 [6/6] 7.79ns
.preheader.2:19  %U2_1 = fmul double %tmp_39_1, 0x3CA0000000000000


 <State 67>: 8.62ns
ST_67: tmp_21 [2/31] 8.62ns
:2  %tmp_21 = fdiv double %tmp_20, %gaussrand_state_S_read_1

ST_67: U1_1 [5/6] 7.79ns
.preheader.2:9  %U1_1 = fmul double %tmp_34_1, 0x3CA0000000000000

ST_67: U2_1 [5/6] 7.79ns
.preheader.2:19  %U2_1 = fmul double %tmp_39_1, 0x3CA0000000000000


 <State 68>: 8.62ns
ST_68: tmp_21 [1/31] 8.62ns
:2  %tmp_21 = fdiv double %tmp_20, %gaussrand_state_S_read_1

ST_68: U1_1 [4/6] 7.79ns
.preheader.2:9  %U1_1 = fmul double %tmp_34_1, 0x3CA0000000000000

ST_68: U2_1 [4/6] 7.79ns
.preheader.2:19  %U2_1 = fmul double %tmp_39_1, 0x3CA0000000000000


 <State 69>: 8.62ns
ST_69: tmp_22 [31/31] 8.62ns
:3  %tmp_22 = call double @llvm.sqrt.f64(double %tmp_21)

ST_69: U1_1 [3/6] 7.79ns
.preheader.2:9  %U1_1 = fmul double %tmp_34_1, 0x3CA0000000000000

ST_69: U2_1 [3/6] 7.79ns
.preheader.2:19  %U2_1 = fmul double %tmp_39_1, 0x3CA0000000000000


 <State 70>: 8.62ns
ST_70: tmp_22 [30/31] 8.62ns
:3  %tmp_22 = call double @llvm.sqrt.f64(double %tmp_21)

ST_70: U1_1 [2/6] 7.79ns
.preheader.2:9  %U1_1 = fmul double %tmp_34_1, 0x3CA0000000000000

ST_70: U2_1 [2/6] 7.79ns
.preheader.2:19  %U2_1 = fmul double %tmp_39_1, 0x3CA0000000000000


 <State 71>: 15.58ns
ST_71: tmp_22 [29/31] 8.62ns
:3  %tmp_22 = call double @llvm.sqrt.f64(double %tmp_21)

ST_71: U1_1 [1/6] 7.79ns
.preheader.2:9  %U1_1 = fmul double %tmp_34_1, 0x3CA0000000000000

ST_71: U2_1 [1/6] 7.79ns
.preheader.2:19  %U2_1 = fmul double %tmp_39_1, 0x3CA0000000000000

ST_71: tmp_40_1 [6/6] 7.79ns
.preheader.2:20  %tmp_40_1 = fmul double %U1_1, 2.000000e+00

ST_71: tmp_41_1 [6/6] 7.79ns
.preheader.2:22  %tmp_41_1 = fmul double %U2_1, 2.000000e+00


 <State 72>: 8.62ns
ST_72: tmp_22 [28/31] 8.62ns
:3  %tmp_22 = call double @llvm.sqrt.f64(double %tmp_21)

ST_72: tmp_40_1 [5/6] 7.79ns
.preheader.2:20  %tmp_40_1 = fmul double %U1_1, 2.000000e+00

ST_72: tmp_41_1 [5/6] 7.79ns
.preheader.2:22  %tmp_41_1 = fmul double %U2_1, 2.000000e+00


 <State 73>: 8.62ns
ST_73: tmp_22 [27/31] 8.62ns
:3  %tmp_22 = call double @llvm.sqrt.f64(double %tmp_21)

ST_73: tmp_40_1 [4/6] 7.79ns
.preheader.2:20  %tmp_40_1 = fmul double %U1_1, 2.000000e+00

ST_73: tmp_41_1 [4/6] 7.79ns
.preheader.2:22  %tmp_41_1 = fmul double %U2_1, 2.000000e+00


 <State 74>: 8.62ns
ST_74: tmp_22 [26/31] 8.62ns
:3  %tmp_22 = call double @llvm.sqrt.f64(double %tmp_21)

ST_74: tmp_40_1 [3/6] 7.79ns
.preheader.2:20  %tmp_40_1 = fmul double %U1_1, 2.000000e+00

ST_74: tmp_41_1 [3/6] 7.79ns
.preheader.2:22  %tmp_41_1 = fmul double %U2_1, 2.000000e+00


 <State 75>: 8.62ns
ST_75: tmp_22 [25/31] 8.62ns
:3  %tmp_22 = call double @llvm.sqrt.f64(double %tmp_21)

ST_75: tmp_40_1 [2/6] 7.79ns
.preheader.2:20  %tmp_40_1 = fmul double %U1_1, 2.000000e+00

ST_75: tmp_41_1 [2/6] 7.79ns
.preheader.2:22  %tmp_41_1 = fmul double %U2_1, 2.000000e+00


 <State 76>: 16.02ns
ST_76: tmp_22 [24/31] 8.62ns
:3  %tmp_22 = call double @llvm.sqrt.f64(double %tmp_21)

ST_76: tmp_40_1 [1/6] 7.79ns
.preheader.2:20  %tmp_40_1 = fmul double %U1_1, 2.000000e+00

ST_76: V1_1 [5/5] 8.23ns
.preheader.2:21  %V1_1 = fadd double %tmp_40_1, -1.000000e+00

ST_76: tmp_41_1 [1/6] 7.79ns
.preheader.2:22  %tmp_41_1 = fmul double %U2_1, 2.000000e+00

ST_76: V2_1_1 [5/5] 8.23ns
.preheader.2:23  %V2_1_1 = fadd double %tmp_41_1, -1.000000e+00


 <State 77>: 8.62ns
ST_77: tmp_22 [23/31] 8.62ns
:3  %tmp_22 = call double @llvm.sqrt.f64(double %tmp_21)

ST_77: V1_1 [4/5] 8.23ns
.preheader.2:21  %V1_1 = fadd double %tmp_40_1, -1.000000e+00

ST_77: V2_1_1 [4/5] 8.23ns
.preheader.2:23  %V2_1_1 = fadd double %tmp_41_1, -1.000000e+00


 <State 78>: 8.62ns
ST_78: tmp_22 [22/31] 8.62ns
:3  %tmp_22 = call double @llvm.sqrt.f64(double %tmp_21)

ST_78: V1_1 [3/5] 8.23ns
.preheader.2:21  %V1_1 = fadd double %tmp_40_1, -1.000000e+00

ST_78: V2_1_1 [3/5] 8.23ns
.preheader.2:23  %V2_1_1 = fadd double %tmp_41_1, -1.000000e+00


 <State 79>: 8.62ns
ST_79: tmp_22 [21/31] 8.62ns
:3  %tmp_22 = call double @llvm.sqrt.f64(double %tmp_21)

ST_79: V1_1 [2/5] 8.23ns
.preheader.2:21  %V1_1 = fadd double %tmp_40_1, -1.000000e+00

ST_79: V2_1_1 [2/5] 8.23ns
.preheader.2:23  %V2_1_1 = fadd double %tmp_41_1, -1.000000e+00


 <State 80>: 16.02ns
ST_80: tmp_22 [20/31] 8.62ns
:3  %tmp_22 = call double @llvm.sqrt.f64(double %tmp_21)

ST_80: V1_1 [1/5] 8.23ns
.preheader.2:21  %V1_1 = fadd double %tmp_40_1, -1.000000e+00

ST_80: V2_1_1 [1/5] 8.23ns
.preheader.2:23  %V2_1_1 = fadd double %tmp_41_1, -1.000000e+00

ST_80: tmp_42_1 [6/6] 7.79ns
.preheader.2:24  %tmp_42_1 = fmul double %V1_1, %V1_1

ST_80: tmp_43_1 [6/6] 7.79ns
.preheader.2:25  %tmp_43_1 = fmul double %V2_1_1, %V2_1_1


 <State 81>: 8.62ns
ST_81: tmp_22 [19/31] 8.62ns
:3  %tmp_22 = call double @llvm.sqrt.f64(double %tmp_21)

ST_81: tmp_42_1 [5/6] 7.79ns
.preheader.2:24  %tmp_42_1 = fmul double %V1_1, %V1_1

ST_81: tmp_43_1 [5/6] 7.79ns
.preheader.2:25  %tmp_43_1 = fmul double %V2_1_1, %V2_1_1


 <State 82>: 8.62ns
ST_82: tmp_22 [18/31] 8.62ns
:3  %tmp_22 = call double @llvm.sqrt.f64(double %tmp_21)

ST_82: tmp_42_1 [4/6] 7.79ns
.preheader.2:24  %tmp_42_1 = fmul double %V1_1, %V1_1

ST_82: tmp_43_1 [4/6] 7.79ns
.preheader.2:25  %tmp_43_1 = fmul double %V2_1_1, %V2_1_1


 <State 83>: 8.62ns
ST_83: tmp_22 [17/31] 8.62ns
:3  %tmp_22 = call double @llvm.sqrt.f64(double %tmp_21)

ST_83: tmp_42_1 [3/6] 7.79ns
.preheader.2:24  %tmp_42_1 = fmul double %V1_1, %V1_1

ST_83: tmp_43_1 [3/6] 7.79ns
.preheader.2:25  %tmp_43_1 = fmul double %V2_1_1, %V2_1_1


 <State 84>: 8.62ns
ST_84: tmp_22 [16/31] 8.62ns
:3  %tmp_22 = call double @llvm.sqrt.f64(double %tmp_21)

ST_84: tmp_42_1 [2/6] 7.79ns
.preheader.2:24  %tmp_42_1 = fmul double %V1_1, %V1_1

ST_84: tmp_43_1 [2/6] 7.79ns
.preheader.2:25  %tmp_43_1 = fmul double %V2_1_1, %V2_1_1


 <State 85>: 16.02ns
ST_85: tmp_22 [15/31] 8.62ns
:3  %tmp_22 = call double @llvm.sqrt.f64(double %tmp_21)

ST_85: tmp_42_1 [1/6] 7.79ns
.preheader.2:24  %tmp_42_1 = fmul double %V1_1, %V1_1

ST_85: tmp_43_1 [1/6] 7.79ns
.preheader.2:25  %tmp_43_1 = fmul double %V2_1_1, %V2_1_1

ST_85: S_1_1 [5/5] 8.23ns
.preheader.2:26  %S_1_1 = fadd double %tmp_42_1, %tmp_43_1


 <State 86>: 8.62ns
ST_86: tmp_22 [14/31] 8.62ns
:3  %tmp_22 = call double @llvm.sqrt.f64(double %tmp_21)

ST_86: S_1_1 [4/5] 8.23ns
.preheader.2:26  %S_1_1 = fadd double %tmp_42_1, %tmp_43_1


 <State 87>: 8.62ns
ST_87: tmp_22 [13/31] 8.62ns
:3  %tmp_22 = call double @llvm.sqrt.f64(double %tmp_21)

ST_87: S_1_1 [3/5] 8.23ns
.preheader.2:26  %S_1_1 = fadd double %tmp_42_1, %tmp_43_1


 <State 88>: 8.62ns
ST_88: tmp_22 [12/31] 8.62ns
:3  %tmp_22 = call double @llvm.sqrt.f64(double %tmp_21)

ST_88: S_1_1 [2/5] 8.23ns
.preheader.2:26  %S_1_1 = fadd double %tmp_42_1, %tmp_43_1


 <State 89>: 12.78ns
ST_89: tmp_22 [11/31] 8.62ns
:3  %tmp_22 = call double @llvm.sqrt.f64(double %tmp_21)

ST_89: S_1_1 [1/5] 8.23ns
.preheader.2:26  %S_1_1 = fadd double %tmp_42_1, %tmp_43_1

ST_89: tmp_24_2 [3/3] 4.55ns
.preheader.2:29  %tmp_24_2 = fcmp oge double %S_1_1, 1.000000e+00

ST_89: tmp_25_2 [3/3] 4.55ns
.preheader.2:30  %tmp_25_2 = fcmp oeq double %S_1_1, 0.000000e+00


 <State 90>: 8.62ns
ST_90: tmp_22 [10/31] 8.62ns
:3  %tmp_22 = call double @llvm.sqrt.f64(double %tmp_21)

ST_90: tmp_24_2 [2/3] 4.55ns
.preheader.2:29  %tmp_24_2 = fcmp oge double %S_1_1, 1.000000e+00

ST_90: tmp_25_2 [2/3] 4.55ns
.preheader.2:30  %tmp_25_2 = fcmp oeq double %S_1_1, 0.000000e+00


 <State 91>: 8.62ns
ST_91: tmp_22 [9/31] 8.62ns
:3  %tmp_22 = call double @llvm.sqrt.f64(double %tmp_21)

ST_91: tmp_24_2 [1/3] 4.55ns
.preheader.2:29  %tmp_24_2 = fcmp oge double %S_1_1, 1.000000e+00

ST_91: tmp_25_2 [1/3] 4.55ns
.preheader.2:30  %tmp_25_2 = fcmp oeq double %S_1_1, 0.000000e+00

ST_91: or_cond_2 [1/1] 1.37ns
.preheader.2:31  %or_cond_2 = or i1 %tmp_24_2, %tmp_25_2

ST_91: stg_899 [1/1] 2.20ns
.preheader.2:32  br i1 %or_cond_2, label %.preheader.3, label %.loopexit


 <State 92>: 8.62ns
ST_92: tmp_22 [8/31] 8.62ns
:3  %tmp_22 = call double @llvm.sqrt.f64(double %tmp_21)

ST_92: tmp_30_2 [3/3] 0.00ns
.preheader.3:0  %tmp_30_2 = call fastcc i64 @black_scholes_rand_uint32() nounwind


 <State 93>: 8.62ns
ST_93: tmp_22 [7/31] 8.62ns
:3  %tmp_22 = call double @llvm.sqrt.f64(double %tmp_21)

ST_93: tmp_30_2 [2/3] 6.85ns
.preheader.3:0  %tmp_30_2 = call fastcc i64 @black_scholes_rand_uint32() nounwind


 <State 94>: 8.62ns
ST_94: tmp_22 [6/31] 8.62ns
:3  %tmp_22 = call double @llvm.sqrt.f64(double %tmp_21)

ST_94: tmp_30_2 [1/3] 6.85ns
.preheader.3:0  %tmp_30_2 = call fastcc i64 @black_scholes_rand_uint32() nounwind

ST_94: a1_2 [1/1] 0.00ns
.preheader.3:1  %a1_2 = call i59 @_ssdm_op_PartSelect.i59.i64.i32.i32(i64 %tmp_30_2, i32 5, i32 63)

ST_94: b1_2 [1/1] 0.00ns
.preheader.3:2  %b1_2 = call i58 @_ssdm_op_PartSelect.i58.i64.i32.i32(i64 %tmp_30_2, i32 6, i32 63)


 <State 95>: 8.62ns
ST_95: tmp_22 [5/31] 8.62ns
:3  %tmp_22 = call double @llvm.sqrt.f64(double %tmp_21)

ST_95: tmp_31_10 [1/1] 0.00ns
.preheader.3:3  %tmp_31_10 = zext i59 %a1_2 to i64

ST_95: tmp_31_2 [6/6] 6.28ns
.preheader.3:4  %tmp_31_2 = uitofp i64 %tmp_31_10 to double

ST_95: tmp_35_2 [3/3] 0.00ns
.preheader.3:10  %tmp_35_2 = call fastcc i64 @black_scholes_rand_uint32() nounwind


 <State 96>: 8.62ns
ST_96: tmp_22 [4/31] 8.62ns
:3  %tmp_22 = call double @llvm.sqrt.f64(double %tmp_21)

ST_96: tmp_31_2 [5/6] 6.28ns
.preheader.3:4  %tmp_31_2 = uitofp i64 %tmp_31_10 to double

ST_96: tmp_33_10 [1/1] 0.00ns
.preheader.3:6  %tmp_33_10 = zext i58 %b1_2 to i64

ST_96: tmp_33_2 [6/6] 6.28ns
.preheader.3:7  %tmp_33_2 = uitofp i64 %tmp_33_10 to double

ST_96: tmp_35_2 [2/3] 6.85ns
.preheader.3:10  %tmp_35_2 = call fastcc i64 @black_scholes_rand_uint32() nounwind


 <State 97>: 13.13ns
ST_97: tmp_22 [3/31] 8.62ns
:3  %tmp_22 = call double @llvm.sqrt.f64(double %tmp_21)

ST_97: tmp_31_2 [4/6] 6.28ns
.preheader.3:4  %tmp_31_2 = uitofp i64 %tmp_31_10 to double

ST_97: tmp_33_2 [5/6] 6.28ns
.preheader.3:7  %tmp_33_2 = uitofp i64 %tmp_33_10 to double

ST_97: tmp_35_2 [1/3] 6.85ns
.preheader.3:10  %tmp_35_2 = call fastcc i64 @black_scholes_rand_uint32() nounwind

ST_97: a2_2 [1/1] 0.00ns
.preheader.3:11  %a2_2 = call i59 @_ssdm_op_PartSelect.i59.i64.i32.i32(i64 %tmp_35_2, i32 5, i32 63)

ST_97: b2_2 [1/1] 0.00ns
.preheader.3:12  %b2_2 = call i58 @_ssdm_op_PartSelect.i58.i64.i32.i32(i64 %tmp_35_2, i32 6, i32 63)

ST_97: tmp_36_10 [1/1] 0.00ns
.preheader.3:13  %tmp_36_10 = zext i59 %a2_2 to i64

ST_97: tmp_36_2 [6/6] 6.28ns
.preheader.3:14  %tmp_36_2 = uitofp i64 %tmp_36_10 to double


 <State 98>: 8.62ns
ST_98: tmp_22 [2/31] 8.62ns
:3  %tmp_22 = call double @llvm.sqrt.f64(double %tmp_21)

ST_98: tmp_31_2 [3/6] 6.28ns
.preheader.3:4  %tmp_31_2 = uitofp i64 %tmp_31_10 to double

ST_98: tmp_33_2 [4/6] 6.28ns
.preheader.3:7  %tmp_33_2 = uitofp i64 %tmp_33_10 to double

ST_98: tmp_36_2 [5/6] 6.28ns
.preheader.3:14  %tmp_36_2 = uitofp i64 %tmp_36_10 to double

ST_98: tmp_38_10 [1/1] 0.00ns
.preheader.3:16  %tmp_38_10 = zext i58 %b2_2 to i64

ST_98: tmp_38_2 [6/6] 6.28ns
.preheader.3:17  %tmp_38_2 = uitofp i64 %tmp_38_10 to double


 <State 99>: 8.62ns
ST_99: tmp_22 [1/31] 8.62ns
:3  %tmp_22 = call double @llvm.sqrt.f64(double %tmp_21)

ST_99: tmp_31_2 [2/6] 6.28ns
.preheader.3:4  %tmp_31_2 = uitofp i64 %tmp_31_10 to double

ST_99: tmp_33_2 [3/6] 6.28ns
.preheader.3:7  %tmp_33_2 = uitofp i64 %tmp_33_10 to double

ST_99: tmp_36_2 [4/6] 6.28ns
.preheader.3:14  %tmp_36_2 = uitofp i64 %tmp_36_10 to double

ST_99: tmp_38_2 [5/6] 6.28ns
.preheader.3:17  %tmp_38_2 = uitofp i64 %tmp_38_10 to double


 <State 100>: 7.79ns
ST_100: gaussrand_state_V2_read_1 [1/1] 0.00ns
:2  %gaussrand_state_V2_read_1 = call double @_ssdm_op_Read.ap_auto.double(double %gaussrand_state_V2_read)

ST_100: X [6/6] 7.79ns
:4  %X = fmul double %tmp_22, %gaussrand_state_V2_read_1

ST_100: tmp_31_2 [1/6] 6.28ns
.preheader.3:4  %tmp_31_2 = uitofp i64 %tmp_31_10 to double

ST_100: tmp_33_2 [2/6] 6.28ns
.preheader.3:7  %tmp_33_2 = uitofp i64 %tmp_33_10 to double

ST_100: tmp_36_2 [3/6] 6.28ns
.preheader.3:14  %tmp_36_2 = uitofp i64 %tmp_36_10 to double

ST_100: tmp_38_2 [4/6] 6.28ns
.preheader.3:17  %tmp_38_2 = uitofp i64 %tmp_38_10 to double


 <State 101>: 7.79ns
ST_101: X [5/6] 7.79ns
:4  %X = fmul double %tmp_22, %gaussrand_state_V2_read_1

ST_101: tmp_32_2 [6/6] 7.79ns
.preheader.3:5  %tmp_32_2 = fmul double %tmp_31_2, 0x4190000000000000

ST_101: tmp_33_2 [1/6] 6.28ns
.preheader.3:7  %tmp_33_2 = uitofp i64 %tmp_33_10 to double

ST_101: tmp_36_2 [2/6] 6.28ns
.preheader.3:14  %tmp_36_2 = uitofp i64 %tmp_36_10 to double

ST_101: tmp_38_2 [3/6] 6.28ns
.preheader.3:17  %tmp_38_2 = uitofp i64 %tmp_38_10 to double


 <State 102>: 14.07ns
ST_102: X [4/6] 7.79ns
:4  %X = fmul double %tmp_22, %gaussrand_state_V2_read_1

ST_102: tmp_32_2 [5/6] 7.79ns
.preheader.3:5  %tmp_32_2 = fmul double %tmp_31_2, 0x4190000000000000

ST_102: tmp_36_2 [1/6] 6.28ns
.preheader.3:14  %tmp_36_2 = uitofp i64 %tmp_36_10 to double

ST_102: tmp_37_2 [6/6] 7.79ns
.preheader.3:15  %tmp_37_2 = fmul double %tmp_36_2, 0x4190000000000000

ST_102: tmp_38_2 [2/6] 6.28ns
.preheader.3:17  %tmp_38_2 = uitofp i64 %tmp_38_10 to double


 <State 103>: 7.79ns
ST_103: X [3/6] 7.79ns
:4  %X = fmul double %tmp_22, %gaussrand_state_V2_read_1

ST_103: tmp_32_2 [4/6] 7.79ns
.preheader.3:5  %tmp_32_2 = fmul double %tmp_31_2, 0x4190000000000000

ST_103: tmp_37_2 [5/6] 7.79ns
.preheader.3:15  %tmp_37_2 = fmul double %tmp_36_2, 0x4190000000000000

ST_103: tmp_38_2 [1/6] 6.28ns
.preheader.3:17  %tmp_38_2 = uitofp i64 %tmp_38_10 to double


 <State 104>: 7.79ns
ST_104: X [2/6] 7.79ns
:4  %X = fmul double %tmp_22, %gaussrand_state_V2_read_1

ST_104: tmp_32_2 [3/6] 7.79ns
.preheader.3:5  %tmp_32_2 = fmul double %tmp_31_2, 0x4190000000000000

ST_104: tmp_37_2 [4/6] 7.79ns
.preheader.3:15  %tmp_37_2 = fmul double %tmp_36_2, 0x4190000000000000


 <State 105>: 7.79ns
ST_105: X [1/6] 7.79ns
:4  %X = fmul double %tmp_22, %gaussrand_state_V2_read_1

ST_105: tmp_32_2 [2/6] 7.79ns
.preheader.3:5  %tmp_32_2 = fmul double %tmp_31_2, 0x4190000000000000

ST_105: tmp_37_2 [3/6] 7.79ns
.preheader.3:15  %tmp_37_2 = fmul double %tmp_36_2, 0x4190000000000000


 <State 106>: 7.79ns
ST_106: tmp_32_2 [1/6] 7.79ns
.preheader.3:5  %tmp_32_2 = fmul double %tmp_31_2, 0x4190000000000000

ST_106: tmp_37_2 [2/6] 7.79ns
.preheader.3:15  %tmp_37_2 = fmul double %tmp_36_2, 0x4190000000000000


 <State 107>: 16.02ns
ST_107: tmp_34_2 [5/5] 8.23ns
.preheader.3:8  %tmp_34_2 = fadd double %tmp_32_2, %tmp_33_2

ST_107: tmp_37_2 [1/6] 7.79ns
.preheader.3:15  %tmp_37_2 = fmul double %tmp_36_2, 0x4190000000000000

ST_107: tmp_39_2 [5/5] 8.23ns
.preheader.3:18  %tmp_39_2 = fadd double %tmp_37_2, %tmp_38_2


 <State 108>: 8.23ns
ST_108: tmp_34_2 [4/5] 8.23ns
.preheader.3:8  %tmp_34_2 = fadd double %tmp_32_2, %tmp_33_2

ST_108: tmp_39_2 [4/5] 8.23ns
.preheader.3:18  %tmp_39_2 = fadd double %tmp_37_2, %tmp_38_2


 <State 109>: 8.23ns
ST_109: tmp_34_2 [3/5] 8.23ns
.preheader.3:8  %tmp_34_2 = fadd double %tmp_32_2, %tmp_33_2

ST_109: tmp_39_2 [3/5] 8.23ns
.preheader.3:18  %tmp_39_2 = fadd double %tmp_37_2, %tmp_38_2


 <State 110>: 8.23ns
ST_110: tmp_34_2 [2/5] 8.23ns
.preheader.3:8  %tmp_34_2 = fadd double %tmp_32_2, %tmp_33_2

ST_110: tmp_39_2 [2/5] 8.23ns
.preheader.3:18  %tmp_39_2 = fadd double %tmp_37_2, %tmp_38_2


 <State 111>: 16.02ns
ST_111: tmp_34_2 [1/5] 8.23ns
.preheader.3:8  %tmp_34_2 = fadd double %tmp_32_2, %tmp_33_2

ST_111: U1_2 [6/6] 7.79ns
.preheader.3:9  %U1_2 = fmul double %tmp_34_2, 0x3CA0000000000000

ST_111: tmp_39_2 [1/5] 8.23ns
.preheader.3:18  %tmp_39_2 = fadd double %tmp_37_2, %tmp_38_2

ST_111: U2_2 [6/6] 7.79ns
.preheader.3:19  %U2_2 = fmul double %tmp_39_2, 0x3CA0000000000000


 <State 112>: 7.79ns
ST_112: U1_2 [5/6] 7.79ns
.preheader.3:9  %U1_2 = fmul double %tmp_34_2, 0x3CA0000000000000

ST_112: U2_2 [5/6] 7.79ns
.preheader.3:19  %U2_2 = fmul double %tmp_39_2, 0x3CA0000000000000


 <State 113>: 7.79ns
ST_113: U1_2 [4/6] 7.79ns
.preheader.3:9  %U1_2 = fmul double %tmp_34_2, 0x3CA0000000000000

ST_113: U2_2 [4/6] 7.79ns
.preheader.3:19  %U2_2 = fmul double %tmp_39_2, 0x3CA0000000000000


 <State 114>: 7.79ns
ST_114: U1_2 [3/6] 7.79ns
.preheader.3:9  %U1_2 = fmul double %tmp_34_2, 0x3CA0000000000000

ST_114: U2_2 [3/6] 7.79ns
.preheader.3:19  %U2_2 = fmul double %tmp_39_2, 0x3CA0000000000000


 <State 115>: 7.79ns
ST_115: U1_2 [2/6] 7.79ns
.preheader.3:9  %U1_2 = fmul double %tmp_34_2, 0x3CA0000000000000

ST_115: U2_2 [2/6] 7.79ns
.preheader.3:19  %U2_2 = fmul double %tmp_39_2, 0x3CA0000000000000


 <State 116>: 15.58ns
ST_116: U1_2 [1/6] 7.79ns
.preheader.3:9  %U1_2 = fmul double %tmp_34_2, 0x3CA0000000000000

ST_116: U2_2 [1/6] 7.79ns
.preheader.3:19  %U2_2 = fmul double %tmp_39_2, 0x3CA0000000000000

ST_116: tmp_40_2 [6/6] 7.79ns
.preheader.3:20  %tmp_40_2 = fmul double %U1_2, 2.000000e+00

ST_116: tmp_41_2 [6/6] 7.79ns
.preheader.3:22  %tmp_41_2 = fmul double %U2_2, 2.000000e+00


 <State 117>: 7.79ns
ST_117: tmp_40_2 [5/6] 7.79ns
.preheader.3:20  %tmp_40_2 = fmul double %U1_2, 2.000000e+00

ST_117: tmp_41_2 [5/6] 7.79ns
.preheader.3:22  %tmp_41_2 = fmul double %U2_2, 2.000000e+00


 <State 118>: 7.79ns
ST_118: tmp_40_2 [4/6] 7.79ns
.preheader.3:20  %tmp_40_2 = fmul double %U1_2, 2.000000e+00

ST_118: tmp_41_2 [4/6] 7.79ns
.preheader.3:22  %tmp_41_2 = fmul double %U2_2, 2.000000e+00


 <State 119>: 7.79ns
ST_119: tmp_40_2 [3/6] 7.79ns
.preheader.3:20  %tmp_40_2 = fmul double %U1_2, 2.000000e+00

ST_119: tmp_41_2 [3/6] 7.79ns
.preheader.3:22  %tmp_41_2 = fmul double %U2_2, 2.000000e+00


 <State 120>: 7.79ns
ST_120: tmp_40_2 [2/6] 7.79ns
.preheader.3:20  %tmp_40_2 = fmul double %U1_2, 2.000000e+00

ST_120: tmp_41_2 [2/6] 7.79ns
.preheader.3:22  %tmp_41_2 = fmul double %U2_2, 2.000000e+00


 <State 121>: 16.02ns
ST_121: tmp_40_2 [1/6] 7.79ns
.preheader.3:20  %tmp_40_2 = fmul double %U1_2, 2.000000e+00

ST_121: V1_2 [5/5] 8.23ns
.preheader.3:21  %V1_2 = fadd double %tmp_40_2, -1.000000e+00

ST_121: tmp_41_2 [1/6] 7.79ns
.preheader.3:22  %tmp_41_2 = fmul double %U2_2, 2.000000e+00

ST_121: V2_1_2 [5/5] 8.23ns
.preheader.3:23  %V2_1_2 = fadd double %tmp_41_2, -1.000000e+00


 <State 122>: 8.23ns
ST_122: V1_2 [4/5] 8.23ns
.preheader.3:21  %V1_2 = fadd double %tmp_40_2, -1.000000e+00

ST_122: V2_1_2 [4/5] 8.23ns
.preheader.3:23  %V2_1_2 = fadd double %tmp_41_2, -1.000000e+00


 <State 123>: 8.23ns
ST_123: V1_2 [3/5] 8.23ns
.preheader.3:21  %V1_2 = fadd double %tmp_40_2, -1.000000e+00

ST_123: V2_1_2 [3/5] 8.23ns
.preheader.3:23  %V2_1_2 = fadd double %tmp_41_2, -1.000000e+00


 <State 124>: 8.23ns
ST_124: V1_2 [2/5] 8.23ns
.preheader.3:21  %V1_2 = fadd double %tmp_40_2, -1.000000e+00

ST_124: V2_1_2 [2/5] 8.23ns
.preheader.3:23  %V2_1_2 = fadd double %tmp_41_2, -1.000000e+00


 <State 125>: 16.02ns
ST_125: V1_2 [1/5] 8.23ns
.preheader.3:21  %V1_2 = fadd double %tmp_40_2, -1.000000e+00

ST_125: V2_1_2 [1/5] 8.23ns
.preheader.3:23  %V2_1_2 = fadd double %tmp_41_2, -1.000000e+00

ST_125: tmp_42_2 [6/6] 7.79ns
.preheader.3:24  %tmp_42_2 = fmul double %V1_2, %V1_2

ST_125: tmp_43_2 [6/6] 7.79ns
.preheader.3:25  %tmp_43_2 = fmul double %V2_1_2, %V2_1_2


 <State 126>: 7.79ns
ST_126: tmp_42_2 [5/6] 7.79ns
.preheader.3:24  %tmp_42_2 = fmul double %V1_2, %V1_2

ST_126: tmp_43_2 [5/6] 7.79ns
.preheader.3:25  %tmp_43_2 = fmul double %V2_1_2, %V2_1_2


 <State 127>: 7.79ns
ST_127: tmp_42_2 [4/6] 7.79ns
.preheader.3:24  %tmp_42_2 = fmul double %V1_2, %V1_2

ST_127: tmp_43_2 [4/6] 7.79ns
.preheader.3:25  %tmp_43_2 = fmul double %V2_1_2, %V2_1_2


 <State 128>: 7.79ns
ST_128: tmp_42_2 [3/6] 7.79ns
.preheader.3:24  %tmp_42_2 = fmul double %V1_2, %V1_2

ST_128: tmp_43_2 [3/6] 7.79ns
.preheader.3:25  %tmp_43_2 = fmul double %V2_1_2, %V2_1_2


 <State 129>: 7.79ns
ST_129: tmp_42_2 [2/6] 7.79ns
.preheader.3:24  %tmp_42_2 = fmul double %V1_2, %V1_2

ST_129: tmp_43_2 [2/6] 7.79ns
.preheader.3:25  %tmp_43_2 = fmul double %V2_1_2, %V2_1_2


 <State 130>: 16.02ns
ST_130: tmp_42_2 [1/6] 7.79ns
.preheader.3:24  %tmp_42_2 = fmul double %V1_2, %V1_2

ST_130: tmp_43_2 [1/6] 7.79ns
.preheader.3:25  %tmp_43_2 = fmul double %V2_1_2, %V2_1_2

ST_130: S_1_2 [5/5] 8.23ns
.preheader.3:26  %S_1_2 = fadd double %tmp_42_2, %tmp_43_2


 <State 131>: 8.23ns
ST_131: S_1_2 [4/5] 8.23ns
.preheader.3:26  %S_1_2 = fadd double %tmp_42_2, %tmp_43_2


 <State 132>: 8.23ns
ST_132: S_1_2 [3/5] 8.23ns
.preheader.3:26  %S_1_2 = fadd double %tmp_42_2, %tmp_43_2


 <State 133>: 8.23ns
ST_133: S_1_2 [2/5] 8.23ns
.preheader.3:26  %S_1_2 = fadd double %tmp_42_2, %tmp_43_2


 <State 134>: 12.78ns
ST_134: S_1_2 [1/5] 8.23ns
.preheader.3:26  %S_1_2 = fadd double %tmp_42_2, %tmp_43_2

ST_134: tmp_24_3 [3/3] 4.55ns
.preheader.3:29  %tmp_24_3 = fcmp oge double %S_1_2, 1.000000e+00

ST_134: tmp_25_3 [3/3] 4.55ns
.preheader.3:30  %tmp_25_3 = fcmp oeq double %S_1_2, 0.000000e+00


 <State 135>: 4.55ns
ST_135: tmp_24_3 [2/3] 4.55ns
.preheader.3:29  %tmp_24_3 = fcmp oge double %S_1_2, 1.000000e+00

ST_135: tmp_25_3 [2/3] 4.55ns
.preheader.3:30  %tmp_25_3 = fcmp oeq double %S_1_2, 0.000000e+00


 <State 136>: 8.12ns
ST_136: tmp_24_3 [1/3] 4.55ns
.preheader.3:29  %tmp_24_3 = fcmp oge double %S_1_2, 1.000000e+00

ST_136: tmp_25_3 [1/3] 4.55ns
.preheader.3:30  %tmp_25_3 = fcmp oeq double %S_1_2, 0.000000e+00

ST_136: or_cond_3 [1/1] 1.37ns
.preheader.3:31  %or_cond_3 = or i1 %tmp_24_3, %tmp_25_3

ST_136: stg_1033 [1/1] 2.20ns
.preheader.3:32  br i1 %or_cond_3, label %.preheader.4, label %.loopexit


 <State 137>: 0.00ns
ST_137: tmp_30_3 [3/3] 0.00ns
.preheader.4:0  %tmp_30_3 = call fastcc i64 @black_scholes_rand_uint32() nounwind


 <State 138>: 6.85ns
ST_138: tmp_30_3 [2/3] 6.85ns
.preheader.4:0  %tmp_30_3 = call fastcc i64 @black_scholes_rand_uint32() nounwind


 <State 139>: 6.85ns
ST_139: tmp_30_3 [1/3] 6.85ns
.preheader.4:0  %tmp_30_3 = call fastcc i64 @black_scholes_rand_uint32() nounwind

ST_139: a1_3 [1/1] 0.00ns
.preheader.4:1  %a1_3 = call i59 @_ssdm_op_PartSelect.i59.i64.i32.i32(i64 %tmp_30_3, i32 5, i32 63)

ST_139: b1_3 [1/1] 0.00ns
.preheader.4:2  %b1_3 = call i58 @_ssdm_op_PartSelect.i58.i64.i32.i32(i64 %tmp_30_3, i32 6, i32 63)


 <State 140>: 6.28ns
ST_140: tmp_31_11 [1/1] 0.00ns
.preheader.4:3  %tmp_31_11 = zext i59 %a1_3 to i64

ST_140: tmp_31_3 [6/6] 6.28ns
.preheader.4:4  %tmp_31_3 = uitofp i64 %tmp_31_11 to double

ST_140: tmp_35_3 [3/3] 0.00ns
.preheader.4:10  %tmp_35_3 = call fastcc i64 @black_scholes_rand_uint32() nounwind


 <State 141>: 6.85ns
ST_141: tmp_31_3 [5/6] 6.28ns
.preheader.4:4  %tmp_31_3 = uitofp i64 %tmp_31_11 to double

ST_141: tmp_33_11 [1/1] 0.00ns
.preheader.4:6  %tmp_33_11 = zext i58 %b1_3 to i64

ST_141: tmp_33_3 [6/6] 6.28ns
.preheader.4:7  %tmp_33_3 = uitofp i64 %tmp_33_11 to double

ST_141: tmp_35_3 [2/3] 6.85ns
.preheader.4:10  %tmp_35_3 = call fastcc i64 @black_scholes_rand_uint32() nounwind


 <State 142>: 13.13ns
ST_142: tmp_31_3 [4/6] 6.28ns
.preheader.4:4  %tmp_31_3 = uitofp i64 %tmp_31_11 to double

ST_142: tmp_33_3 [5/6] 6.28ns
.preheader.4:7  %tmp_33_3 = uitofp i64 %tmp_33_11 to double

ST_142: tmp_35_3 [1/3] 6.85ns
.preheader.4:10  %tmp_35_3 = call fastcc i64 @black_scholes_rand_uint32() nounwind

ST_142: a2_3 [1/1] 0.00ns
.preheader.4:11  %a2_3 = call i59 @_ssdm_op_PartSelect.i59.i64.i32.i32(i64 %tmp_35_3, i32 5, i32 63)

ST_142: b2_3 [1/1] 0.00ns
.preheader.4:12  %b2_3 = call i58 @_ssdm_op_PartSelect.i58.i64.i32.i32(i64 %tmp_35_3, i32 6, i32 63)

ST_142: tmp_36_11 [1/1] 0.00ns
.preheader.4:13  %tmp_36_11 = zext i59 %a2_3 to i64

ST_142: tmp_36_3 [6/6] 6.28ns
.preheader.4:14  %tmp_36_3 = uitofp i64 %tmp_36_11 to double


 <State 143>: 6.28ns
ST_143: tmp_31_3 [3/6] 6.28ns
.preheader.4:4  %tmp_31_3 = uitofp i64 %tmp_31_11 to double

ST_143: tmp_33_3 [4/6] 6.28ns
.preheader.4:7  %tmp_33_3 = uitofp i64 %tmp_33_11 to double

ST_143: tmp_36_3 [5/6] 6.28ns
.preheader.4:14  %tmp_36_3 = uitofp i64 %tmp_36_11 to double

ST_143: tmp_38_11 [1/1] 0.00ns
.preheader.4:16  %tmp_38_11 = zext i58 %b2_3 to i64

ST_143: tmp_38_3 [6/6] 6.28ns
.preheader.4:17  %tmp_38_3 = uitofp i64 %tmp_38_11 to double


 <State 144>: 6.28ns
ST_144: tmp_31_3 [2/6] 6.28ns
.preheader.4:4  %tmp_31_3 = uitofp i64 %tmp_31_11 to double

ST_144: tmp_33_3 [3/6] 6.28ns
.preheader.4:7  %tmp_33_3 = uitofp i64 %tmp_33_11 to double

ST_144: tmp_36_3 [4/6] 6.28ns
.preheader.4:14  %tmp_36_3 = uitofp i64 %tmp_36_11 to double

ST_144: tmp_38_3 [5/6] 6.28ns
.preheader.4:17  %tmp_38_3 = uitofp i64 %tmp_38_11 to double


 <State 145>: 6.28ns
ST_145: tmp_31_3 [1/6] 6.28ns
.preheader.4:4  %tmp_31_3 = uitofp i64 %tmp_31_11 to double

ST_145: tmp_33_3 [2/6] 6.28ns
.preheader.4:7  %tmp_33_3 = uitofp i64 %tmp_33_11 to double

ST_145: tmp_36_3 [3/6] 6.28ns
.preheader.4:14  %tmp_36_3 = uitofp i64 %tmp_36_11 to double

ST_145: tmp_38_3 [4/6] 6.28ns
.preheader.4:17  %tmp_38_3 = uitofp i64 %tmp_38_11 to double


 <State 146>: 7.79ns
ST_146: tmp_32_3 [6/6] 7.79ns
.preheader.4:5  %tmp_32_3 = fmul double %tmp_31_3, 0x4190000000000000

ST_146: tmp_33_3 [1/6] 6.28ns
.preheader.4:7  %tmp_33_3 = uitofp i64 %tmp_33_11 to double

ST_146: tmp_36_3 [2/6] 6.28ns
.preheader.4:14  %tmp_36_3 = uitofp i64 %tmp_36_11 to double

ST_146: tmp_38_3 [3/6] 6.28ns
.preheader.4:17  %tmp_38_3 = uitofp i64 %tmp_38_11 to double


 <State 147>: 14.07ns
ST_147: tmp_32_3 [5/6] 7.79ns
.preheader.4:5  %tmp_32_3 = fmul double %tmp_31_3, 0x4190000000000000

ST_147: tmp_36_3 [1/6] 6.28ns
.preheader.4:14  %tmp_36_3 = uitofp i64 %tmp_36_11 to double

ST_147: tmp_37_3 [6/6] 7.79ns
.preheader.4:15  %tmp_37_3 = fmul double %tmp_36_3, 0x4190000000000000

ST_147: tmp_38_3 [2/6] 6.28ns
.preheader.4:17  %tmp_38_3 = uitofp i64 %tmp_38_11 to double


 <State 148>: 7.79ns
ST_148: tmp_32_3 [4/6] 7.79ns
.preheader.4:5  %tmp_32_3 = fmul double %tmp_31_3, 0x4190000000000000

ST_148: tmp_37_3 [5/6] 7.79ns
.preheader.4:15  %tmp_37_3 = fmul double %tmp_36_3, 0x4190000000000000

ST_148: tmp_38_3 [1/6] 6.28ns
.preheader.4:17  %tmp_38_3 = uitofp i64 %tmp_38_11 to double


 <State 149>: 7.79ns
ST_149: tmp_32_3 [3/6] 7.79ns
.preheader.4:5  %tmp_32_3 = fmul double %tmp_31_3, 0x4190000000000000

ST_149: tmp_37_3 [4/6] 7.79ns
.preheader.4:15  %tmp_37_3 = fmul double %tmp_36_3, 0x4190000000000000


 <State 150>: 7.79ns
ST_150: tmp_32_3 [2/6] 7.79ns
.preheader.4:5  %tmp_32_3 = fmul double %tmp_31_3, 0x4190000000000000

ST_150: tmp_37_3 [3/6] 7.79ns
.preheader.4:15  %tmp_37_3 = fmul double %tmp_36_3, 0x4190000000000000


 <State 151>: 7.79ns
ST_151: tmp_32_3 [1/6] 7.79ns
.preheader.4:5  %tmp_32_3 = fmul double %tmp_31_3, 0x4190000000000000

ST_151: tmp_37_3 [2/6] 7.79ns
.preheader.4:15  %tmp_37_3 = fmul double %tmp_36_3, 0x4190000000000000


 <State 152>: 16.02ns
ST_152: tmp_34_3 [5/5] 8.23ns
.preheader.4:8  %tmp_34_3 = fadd double %tmp_32_3, %tmp_33_3

ST_152: tmp_37_3 [1/6] 7.79ns
.preheader.4:15  %tmp_37_3 = fmul double %tmp_36_3, 0x4190000000000000

ST_152: tmp_39_3 [5/5] 8.23ns
.preheader.4:18  %tmp_39_3 = fadd double %tmp_37_3, %tmp_38_3


 <State 153>: 8.23ns
ST_153: tmp_34_3 [4/5] 8.23ns
.preheader.4:8  %tmp_34_3 = fadd double %tmp_32_3, %tmp_33_3

ST_153: tmp_39_3 [4/5] 8.23ns
.preheader.4:18  %tmp_39_3 = fadd double %tmp_37_3, %tmp_38_3


 <State 154>: 8.23ns
ST_154: tmp_34_3 [3/5] 8.23ns
.preheader.4:8  %tmp_34_3 = fadd double %tmp_32_3, %tmp_33_3

ST_154: tmp_39_3 [3/5] 8.23ns
.preheader.4:18  %tmp_39_3 = fadd double %tmp_37_3, %tmp_38_3


 <State 155>: 8.23ns
ST_155: tmp_34_3 [2/5] 8.23ns
.preheader.4:8  %tmp_34_3 = fadd double %tmp_32_3, %tmp_33_3

ST_155: tmp_39_3 [2/5] 8.23ns
.preheader.4:18  %tmp_39_3 = fadd double %tmp_37_3, %tmp_38_3


 <State 156>: 16.02ns
ST_156: tmp_34_3 [1/5] 8.23ns
.preheader.4:8  %tmp_34_3 = fadd double %tmp_32_3, %tmp_33_3

ST_156: U1_3 [6/6] 7.79ns
.preheader.4:9  %U1_3 = fmul double %tmp_34_3, 0x3CA0000000000000

ST_156: tmp_39_3 [1/5] 8.23ns
.preheader.4:18  %tmp_39_3 = fadd double %tmp_37_3, %tmp_38_3

ST_156: U2_3 [6/6] 7.79ns
.preheader.4:19  %U2_3 = fmul double %tmp_39_3, 0x3CA0000000000000


 <State 157>: 7.79ns
ST_157: U1_3 [5/6] 7.79ns
.preheader.4:9  %U1_3 = fmul double %tmp_34_3, 0x3CA0000000000000

ST_157: U2_3 [5/6] 7.79ns
.preheader.4:19  %U2_3 = fmul double %tmp_39_3, 0x3CA0000000000000


 <State 158>: 7.79ns
ST_158: U1_3 [4/6] 7.79ns
.preheader.4:9  %U1_3 = fmul double %tmp_34_3, 0x3CA0000000000000

ST_158: U2_3 [4/6] 7.79ns
.preheader.4:19  %U2_3 = fmul double %tmp_39_3, 0x3CA0000000000000


 <State 159>: 7.79ns
ST_159: U1_3 [3/6] 7.79ns
.preheader.4:9  %U1_3 = fmul double %tmp_34_3, 0x3CA0000000000000

ST_159: U2_3 [3/6] 7.79ns
.preheader.4:19  %U2_3 = fmul double %tmp_39_3, 0x3CA0000000000000


 <State 160>: 7.79ns
ST_160: U1_3 [2/6] 7.79ns
.preheader.4:9  %U1_3 = fmul double %tmp_34_3, 0x3CA0000000000000

ST_160: U2_3 [2/6] 7.79ns
.preheader.4:19  %U2_3 = fmul double %tmp_39_3, 0x3CA0000000000000


 <State 161>: 15.58ns
ST_161: U1_3 [1/6] 7.79ns
.preheader.4:9  %U1_3 = fmul double %tmp_34_3, 0x3CA0000000000000

ST_161: U2_3 [1/6] 7.79ns
.preheader.4:19  %U2_3 = fmul double %tmp_39_3, 0x3CA0000000000000

ST_161: tmp_40_3 [6/6] 7.79ns
.preheader.4:20  %tmp_40_3 = fmul double %U1_3, 2.000000e+00

ST_161: tmp_41_3 [6/6] 7.79ns
.preheader.4:22  %tmp_41_3 = fmul double %U2_3, 2.000000e+00


 <State 162>: 7.79ns
ST_162: tmp_40_3 [5/6] 7.79ns
.preheader.4:20  %tmp_40_3 = fmul double %U1_3, 2.000000e+00

ST_162: tmp_41_3 [5/6] 7.79ns
.preheader.4:22  %tmp_41_3 = fmul double %U2_3, 2.000000e+00


 <State 163>: 7.79ns
ST_163: tmp_40_3 [4/6] 7.79ns
.preheader.4:20  %tmp_40_3 = fmul double %U1_3, 2.000000e+00

ST_163: tmp_41_3 [4/6] 7.79ns
.preheader.4:22  %tmp_41_3 = fmul double %U2_3, 2.000000e+00


 <State 164>: 7.79ns
ST_164: tmp_40_3 [3/6] 7.79ns
.preheader.4:20  %tmp_40_3 = fmul double %U1_3, 2.000000e+00

ST_164: tmp_41_3 [3/6] 7.79ns
.preheader.4:22  %tmp_41_3 = fmul double %U2_3, 2.000000e+00


 <State 165>: 7.79ns
ST_165: tmp_40_3 [2/6] 7.79ns
.preheader.4:20  %tmp_40_3 = fmul double %U1_3, 2.000000e+00

ST_165: tmp_41_3 [2/6] 7.79ns
.preheader.4:22  %tmp_41_3 = fmul double %U2_3, 2.000000e+00


 <State 166>: 16.02ns
ST_166: tmp_40_3 [1/6] 7.79ns
.preheader.4:20  %tmp_40_3 = fmul double %U1_3, 2.000000e+00

ST_166: V1_3 [5/5] 8.23ns
.preheader.4:21  %V1_3 = fadd double %tmp_40_3, -1.000000e+00

ST_166: tmp_41_3 [1/6] 7.79ns
.preheader.4:22  %tmp_41_3 = fmul double %U2_3, 2.000000e+00

ST_166: V2_1_3 [5/5] 8.23ns
.preheader.4:23  %V2_1_3 = fadd double %tmp_41_3, -1.000000e+00


 <State 167>: 8.23ns
ST_167: V1_3 [4/5] 8.23ns
.preheader.4:21  %V1_3 = fadd double %tmp_40_3, -1.000000e+00

ST_167: V2_1_3 [4/5] 8.23ns
.preheader.4:23  %V2_1_3 = fadd double %tmp_41_3, -1.000000e+00


 <State 168>: 8.23ns
ST_168: V1_3 [3/5] 8.23ns
.preheader.4:21  %V1_3 = fadd double %tmp_40_3, -1.000000e+00

ST_168: V2_1_3 [3/5] 8.23ns
.preheader.4:23  %V2_1_3 = fadd double %tmp_41_3, -1.000000e+00


 <State 169>: 8.23ns
ST_169: V1_3 [2/5] 8.23ns
.preheader.4:21  %V1_3 = fadd double %tmp_40_3, -1.000000e+00

ST_169: V2_1_3 [2/5] 8.23ns
.preheader.4:23  %V2_1_3 = fadd double %tmp_41_3, -1.000000e+00


 <State 170>: 16.02ns
ST_170: V1_3 [1/5] 8.23ns
.preheader.4:21  %V1_3 = fadd double %tmp_40_3, -1.000000e+00

ST_170: V2_1_3 [1/5] 8.23ns
.preheader.4:23  %V2_1_3 = fadd double %tmp_41_3, -1.000000e+00

ST_170: tmp_42_3 [6/6] 7.79ns
.preheader.4:24  %tmp_42_3 = fmul double %V1_3, %V1_3

ST_170: tmp_43_3 [6/6] 7.79ns
.preheader.4:25  %tmp_43_3 = fmul double %V2_1_3, %V2_1_3


 <State 171>: 7.79ns
ST_171: tmp_42_3 [5/6] 7.79ns
.preheader.4:24  %tmp_42_3 = fmul double %V1_3, %V1_3

ST_171: tmp_43_3 [5/6] 7.79ns
.preheader.4:25  %tmp_43_3 = fmul double %V2_1_3, %V2_1_3


 <State 172>: 7.79ns
ST_172: tmp_42_3 [4/6] 7.79ns
.preheader.4:24  %tmp_42_3 = fmul double %V1_3, %V1_3

ST_172: tmp_43_3 [4/6] 7.79ns
.preheader.4:25  %tmp_43_3 = fmul double %V2_1_3, %V2_1_3


 <State 173>: 7.79ns
ST_173: tmp_42_3 [3/6] 7.79ns
.preheader.4:24  %tmp_42_3 = fmul double %V1_3, %V1_3

ST_173: tmp_43_3 [3/6] 7.79ns
.preheader.4:25  %tmp_43_3 = fmul double %V2_1_3, %V2_1_3


 <State 174>: 7.79ns
ST_174: tmp_42_3 [2/6] 7.79ns
.preheader.4:24  %tmp_42_3 = fmul double %V1_3, %V1_3

ST_174: tmp_43_3 [2/6] 7.79ns
.preheader.4:25  %tmp_43_3 = fmul double %V2_1_3, %V2_1_3


 <State 175>: 16.02ns
ST_175: tmp_42_3 [1/6] 7.79ns
.preheader.4:24  %tmp_42_3 = fmul double %V1_3, %V1_3

ST_175: tmp_43_3 [1/6] 7.79ns
.preheader.4:25  %tmp_43_3 = fmul double %V2_1_3, %V2_1_3

ST_175: S_1_3 [5/5] 8.23ns
.preheader.4:26  %S_1_3 = fadd double %tmp_42_3, %tmp_43_3


 <State 176>: 8.23ns
ST_176: S_1_3 [4/5] 8.23ns
.preheader.4:26  %S_1_3 = fadd double %tmp_42_3, %tmp_43_3


 <State 177>: 8.23ns
ST_177: S_1_3 [3/5] 8.23ns
.preheader.4:26  %S_1_3 = fadd double %tmp_42_3, %tmp_43_3


 <State 178>: 8.23ns
ST_178: S_1_3 [2/5] 8.23ns
.preheader.4:26  %S_1_3 = fadd double %tmp_42_3, %tmp_43_3


 <State 179>: 12.78ns
ST_179: S_1_3 [1/5] 8.23ns
.preheader.4:26  %S_1_3 = fadd double %tmp_42_3, %tmp_43_3

ST_179: tmp_24_4 [3/3] 4.55ns
.preheader.4:29  %tmp_24_4 = fcmp oge double %S_1_3, 1.000000e+00

ST_179: tmp_25_4 [3/3] 4.55ns
.preheader.4:30  %tmp_25_4 = fcmp oeq double %S_1_3, 0.000000e+00


 <State 180>: 4.55ns
ST_180: tmp_24_4 [2/3] 4.55ns
.preheader.4:29  %tmp_24_4 = fcmp oge double %S_1_3, 1.000000e+00

ST_180: tmp_25_4 [2/3] 4.55ns
.preheader.4:30  %tmp_25_4 = fcmp oeq double %S_1_3, 0.000000e+00


 <State 181>: 8.12ns
ST_181: tmp_24_4 [1/3] 4.55ns
.preheader.4:29  %tmp_24_4 = fcmp oge double %S_1_3, 1.000000e+00

ST_181: tmp_25_4 [1/3] 4.55ns
.preheader.4:30  %tmp_25_4 = fcmp oeq double %S_1_3, 0.000000e+00

ST_181: or_cond_4 [1/1] 1.37ns
.preheader.4:31  %or_cond_4 = or i1 %tmp_24_4, %tmp_25_4

ST_181: stg_1152 [1/1] 2.20ns
.preheader.4:32  br i1 %or_cond_4, label %.preheader.5, label %.loopexit


 <State 182>: 0.00ns
ST_182: tmp_30_4 [3/3] 0.00ns
.preheader.5:0  %tmp_30_4 = call fastcc i64 @black_scholes_rand_uint32() nounwind


 <State 183>: 6.85ns
ST_183: tmp_30_4 [2/3] 6.85ns
.preheader.5:0  %tmp_30_4 = call fastcc i64 @black_scholes_rand_uint32() nounwind


 <State 184>: 6.85ns
ST_184: tmp_30_4 [1/3] 6.85ns
.preheader.5:0  %tmp_30_4 = call fastcc i64 @black_scholes_rand_uint32() nounwind

ST_184: a1_4 [1/1] 0.00ns
.preheader.5:1  %a1_4 = call i59 @_ssdm_op_PartSelect.i59.i64.i32.i32(i64 %tmp_30_4, i32 5, i32 63)

ST_184: b1_4 [1/1] 0.00ns
.preheader.5:2  %b1_4 = call i58 @_ssdm_op_PartSelect.i58.i64.i32.i32(i64 %tmp_30_4, i32 6, i32 63)


 <State 185>: 6.28ns
ST_185: tmp_31_12 [1/1] 0.00ns
.preheader.5:3  %tmp_31_12 = zext i59 %a1_4 to i64

ST_185: tmp_31_4 [6/6] 6.28ns
.preheader.5:4  %tmp_31_4 = uitofp i64 %tmp_31_12 to double

ST_185: tmp_35_4 [3/3] 0.00ns
.preheader.5:10  %tmp_35_4 = call fastcc i64 @black_scholes_rand_uint32() nounwind


 <State 186>: 6.85ns
ST_186: tmp_31_4 [5/6] 6.28ns
.preheader.5:4  %tmp_31_4 = uitofp i64 %tmp_31_12 to double

ST_186: tmp_33_12 [1/1] 0.00ns
.preheader.5:6  %tmp_33_12 = zext i58 %b1_4 to i64

ST_186: tmp_33_4 [6/6] 6.28ns
.preheader.5:7  %tmp_33_4 = uitofp i64 %tmp_33_12 to double

ST_186: tmp_35_4 [2/3] 6.85ns
.preheader.5:10  %tmp_35_4 = call fastcc i64 @black_scholes_rand_uint32() nounwind


 <State 187>: 13.13ns
ST_187: tmp_31_4 [4/6] 6.28ns
.preheader.5:4  %tmp_31_4 = uitofp i64 %tmp_31_12 to double

ST_187: tmp_33_4 [5/6] 6.28ns
.preheader.5:7  %tmp_33_4 = uitofp i64 %tmp_33_12 to double

ST_187: tmp_35_4 [1/3] 6.85ns
.preheader.5:10  %tmp_35_4 = call fastcc i64 @black_scholes_rand_uint32() nounwind

ST_187: a2_4 [1/1] 0.00ns
.preheader.5:11  %a2_4 = call i59 @_ssdm_op_PartSelect.i59.i64.i32.i32(i64 %tmp_35_4, i32 5, i32 63)

ST_187: b2_4 [1/1] 0.00ns
.preheader.5:12  %b2_4 = call i58 @_ssdm_op_PartSelect.i58.i64.i32.i32(i64 %tmp_35_4, i32 6, i32 63)

ST_187: tmp_36_12 [1/1] 0.00ns
.preheader.5:13  %tmp_36_12 = zext i59 %a2_4 to i64

ST_187: tmp_36_4 [6/6] 6.28ns
.preheader.5:14  %tmp_36_4 = uitofp i64 %tmp_36_12 to double


 <State 188>: 6.28ns
ST_188: tmp_31_4 [3/6] 6.28ns
.preheader.5:4  %tmp_31_4 = uitofp i64 %tmp_31_12 to double

ST_188: tmp_33_4 [4/6] 6.28ns
.preheader.5:7  %tmp_33_4 = uitofp i64 %tmp_33_12 to double

ST_188: tmp_36_4 [5/6] 6.28ns
.preheader.5:14  %tmp_36_4 = uitofp i64 %tmp_36_12 to double

ST_188: tmp_38_12 [1/1] 0.00ns
.preheader.5:16  %tmp_38_12 = zext i58 %b2_4 to i64

ST_188: tmp_38_4 [6/6] 6.28ns
.preheader.5:17  %tmp_38_4 = uitofp i64 %tmp_38_12 to double


 <State 189>: 6.28ns
ST_189: tmp_31_4 [2/6] 6.28ns
.preheader.5:4  %tmp_31_4 = uitofp i64 %tmp_31_12 to double

ST_189: tmp_33_4 [3/6] 6.28ns
.preheader.5:7  %tmp_33_4 = uitofp i64 %tmp_33_12 to double

ST_189: tmp_36_4 [4/6] 6.28ns
.preheader.5:14  %tmp_36_4 = uitofp i64 %tmp_36_12 to double

ST_189: tmp_38_4 [5/6] 6.28ns
.preheader.5:17  %tmp_38_4 = uitofp i64 %tmp_38_12 to double


 <State 190>: 6.28ns
ST_190: tmp_31_4 [1/6] 6.28ns
.preheader.5:4  %tmp_31_4 = uitofp i64 %tmp_31_12 to double

ST_190: tmp_33_4 [2/6] 6.28ns
.preheader.5:7  %tmp_33_4 = uitofp i64 %tmp_33_12 to double

ST_190: tmp_36_4 [3/6] 6.28ns
.preheader.5:14  %tmp_36_4 = uitofp i64 %tmp_36_12 to double

ST_190: tmp_38_4 [4/6] 6.28ns
.preheader.5:17  %tmp_38_4 = uitofp i64 %tmp_38_12 to double


 <State 191>: 7.79ns
ST_191: tmp_32_4 [6/6] 7.79ns
.preheader.5:5  %tmp_32_4 = fmul double %tmp_31_4, 0x4190000000000000

ST_191: tmp_33_4 [1/6] 6.28ns
.preheader.5:7  %tmp_33_4 = uitofp i64 %tmp_33_12 to double

ST_191: tmp_36_4 [2/6] 6.28ns
.preheader.5:14  %tmp_36_4 = uitofp i64 %tmp_36_12 to double

ST_191: tmp_38_4 [3/6] 6.28ns
.preheader.5:17  %tmp_38_4 = uitofp i64 %tmp_38_12 to double


 <State 192>: 14.07ns
ST_192: tmp_32_4 [5/6] 7.79ns
.preheader.5:5  %tmp_32_4 = fmul double %tmp_31_4, 0x4190000000000000

ST_192: tmp_36_4 [1/6] 6.28ns
.preheader.5:14  %tmp_36_4 = uitofp i64 %tmp_36_12 to double

ST_192: tmp_37_4 [6/6] 7.79ns
.preheader.5:15  %tmp_37_4 = fmul double %tmp_36_4, 0x4190000000000000

ST_192: tmp_38_4 [2/6] 6.28ns
.preheader.5:17  %tmp_38_4 = uitofp i64 %tmp_38_12 to double


 <State 193>: 7.79ns
ST_193: tmp_32_4 [4/6] 7.79ns
.preheader.5:5  %tmp_32_4 = fmul double %tmp_31_4, 0x4190000000000000

ST_193: tmp_37_4 [5/6] 7.79ns
.preheader.5:15  %tmp_37_4 = fmul double %tmp_36_4, 0x4190000000000000

ST_193: tmp_38_4 [1/6] 6.28ns
.preheader.5:17  %tmp_38_4 = uitofp i64 %tmp_38_12 to double


 <State 194>: 7.79ns
ST_194: tmp_32_4 [3/6] 7.79ns
.preheader.5:5  %tmp_32_4 = fmul double %tmp_31_4, 0x4190000000000000

ST_194: tmp_37_4 [4/6] 7.79ns
.preheader.5:15  %tmp_37_4 = fmul double %tmp_36_4, 0x4190000000000000


 <State 195>: 7.79ns
ST_195: tmp_32_4 [2/6] 7.79ns
.preheader.5:5  %tmp_32_4 = fmul double %tmp_31_4, 0x4190000000000000

ST_195: tmp_37_4 [3/6] 7.79ns
.preheader.5:15  %tmp_37_4 = fmul double %tmp_36_4, 0x4190000000000000


 <State 196>: 7.79ns
ST_196: tmp_32_4 [1/6] 7.79ns
.preheader.5:5  %tmp_32_4 = fmul double %tmp_31_4, 0x4190000000000000

ST_196: tmp_37_4 [2/6] 7.79ns
.preheader.5:15  %tmp_37_4 = fmul double %tmp_36_4, 0x4190000000000000


 <State 197>: 16.02ns
ST_197: tmp_34_4 [5/5] 8.23ns
.preheader.5:8  %tmp_34_4 = fadd double %tmp_32_4, %tmp_33_4

ST_197: tmp_37_4 [1/6] 7.79ns
.preheader.5:15  %tmp_37_4 = fmul double %tmp_36_4, 0x4190000000000000

ST_197: tmp_39_4 [5/5] 8.23ns
.preheader.5:18  %tmp_39_4 = fadd double %tmp_37_4, %tmp_38_4


 <State 198>: 8.23ns
ST_198: tmp_34_4 [4/5] 8.23ns
.preheader.5:8  %tmp_34_4 = fadd double %tmp_32_4, %tmp_33_4

ST_198: tmp_39_4 [4/5] 8.23ns
.preheader.5:18  %tmp_39_4 = fadd double %tmp_37_4, %tmp_38_4


 <State 199>: 8.23ns
ST_199: tmp_34_4 [3/5] 8.23ns
.preheader.5:8  %tmp_34_4 = fadd double %tmp_32_4, %tmp_33_4

ST_199: tmp_39_4 [3/5] 8.23ns
.preheader.5:18  %tmp_39_4 = fadd double %tmp_37_4, %tmp_38_4


 <State 200>: 8.23ns
ST_200: tmp_34_4 [2/5] 8.23ns
.preheader.5:8  %tmp_34_4 = fadd double %tmp_32_4, %tmp_33_4

ST_200: tmp_39_4 [2/5] 8.23ns
.preheader.5:18  %tmp_39_4 = fadd double %tmp_37_4, %tmp_38_4


 <State 201>: 16.02ns
ST_201: tmp_34_4 [1/5] 8.23ns
.preheader.5:8  %tmp_34_4 = fadd double %tmp_32_4, %tmp_33_4

ST_201: U1_4 [6/6] 7.79ns
.preheader.5:9  %U1_4 = fmul double %tmp_34_4, 0x3CA0000000000000

ST_201: tmp_39_4 [1/5] 8.23ns
.preheader.5:18  %tmp_39_4 = fadd double %tmp_37_4, %tmp_38_4

ST_201: U2_4 [6/6] 7.79ns
.preheader.5:19  %U2_4 = fmul double %tmp_39_4, 0x3CA0000000000000


 <State 202>: 7.79ns
ST_202: U1_4 [5/6] 7.79ns
.preheader.5:9  %U1_4 = fmul double %tmp_34_4, 0x3CA0000000000000

ST_202: U2_4 [5/6] 7.79ns
.preheader.5:19  %U2_4 = fmul double %tmp_39_4, 0x3CA0000000000000


 <State 203>: 7.79ns
ST_203: U1_4 [4/6] 7.79ns
.preheader.5:9  %U1_4 = fmul double %tmp_34_4, 0x3CA0000000000000

ST_203: U2_4 [4/6] 7.79ns
.preheader.5:19  %U2_4 = fmul double %tmp_39_4, 0x3CA0000000000000


 <State 204>: 7.79ns
ST_204: U1_4 [3/6] 7.79ns
.preheader.5:9  %U1_4 = fmul double %tmp_34_4, 0x3CA0000000000000

ST_204: U2_4 [3/6] 7.79ns
.preheader.5:19  %U2_4 = fmul double %tmp_39_4, 0x3CA0000000000000


 <State 205>: 7.79ns
ST_205: U1_4 [2/6] 7.79ns
.preheader.5:9  %U1_4 = fmul double %tmp_34_4, 0x3CA0000000000000

ST_205: U2_4 [2/6] 7.79ns
.preheader.5:19  %U2_4 = fmul double %tmp_39_4, 0x3CA0000000000000


 <State 206>: 15.58ns
ST_206: U1_4 [1/6] 7.79ns
.preheader.5:9  %U1_4 = fmul double %tmp_34_4, 0x3CA0000000000000

ST_206: U2_4 [1/6] 7.79ns
.preheader.5:19  %U2_4 = fmul double %tmp_39_4, 0x3CA0000000000000

ST_206: tmp_40_4 [6/6] 7.79ns
.preheader.5:20  %tmp_40_4 = fmul double %U1_4, 2.000000e+00

ST_206: tmp_41_4 [6/6] 7.79ns
.preheader.5:22  %tmp_41_4 = fmul double %U2_4, 2.000000e+00


 <State 207>: 7.79ns
ST_207: tmp_40_4 [5/6] 7.79ns
.preheader.5:20  %tmp_40_4 = fmul double %U1_4, 2.000000e+00

ST_207: tmp_41_4 [5/6] 7.79ns
.preheader.5:22  %tmp_41_4 = fmul double %U2_4, 2.000000e+00


 <State 208>: 7.79ns
ST_208: tmp_40_4 [4/6] 7.79ns
.preheader.5:20  %tmp_40_4 = fmul double %U1_4, 2.000000e+00

ST_208: tmp_41_4 [4/6] 7.79ns
.preheader.5:22  %tmp_41_4 = fmul double %U2_4, 2.000000e+00


 <State 209>: 7.79ns
ST_209: tmp_40_4 [3/6] 7.79ns
.preheader.5:20  %tmp_40_4 = fmul double %U1_4, 2.000000e+00

ST_209: tmp_41_4 [3/6] 7.79ns
.preheader.5:22  %tmp_41_4 = fmul double %U2_4, 2.000000e+00


 <State 210>: 7.79ns
ST_210: tmp_40_4 [2/6] 7.79ns
.preheader.5:20  %tmp_40_4 = fmul double %U1_4, 2.000000e+00

ST_210: tmp_41_4 [2/6] 7.79ns
.preheader.5:22  %tmp_41_4 = fmul double %U2_4, 2.000000e+00


 <State 211>: 16.02ns
ST_211: tmp_40_4 [1/6] 7.79ns
.preheader.5:20  %tmp_40_4 = fmul double %U1_4, 2.000000e+00

ST_211: V1_4 [5/5] 8.23ns
.preheader.5:21  %V1_4 = fadd double %tmp_40_4, -1.000000e+00

ST_211: tmp_41_4 [1/6] 7.79ns
.preheader.5:22  %tmp_41_4 = fmul double %U2_4, 2.000000e+00

ST_211: V2_1_4 [5/5] 8.23ns
.preheader.5:23  %V2_1_4 = fadd double %tmp_41_4, -1.000000e+00


 <State 212>: 8.23ns
ST_212: V1_4 [4/5] 8.23ns
.preheader.5:21  %V1_4 = fadd double %tmp_40_4, -1.000000e+00

ST_212: V2_1_4 [4/5] 8.23ns
.preheader.5:23  %V2_1_4 = fadd double %tmp_41_4, -1.000000e+00


 <State 213>: 8.23ns
ST_213: V1_4 [3/5] 8.23ns
.preheader.5:21  %V1_4 = fadd double %tmp_40_4, -1.000000e+00

ST_213: V2_1_4 [3/5] 8.23ns
.preheader.5:23  %V2_1_4 = fadd double %tmp_41_4, -1.000000e+00


 <State 214>: 8.23ns
ST_214: V1_4 [2/5] 8.23ns
.preheader.5:21  %V1_4 = fadd double %tmp_40_4, -1.000000e+00

ST_214: V2_1_4 [2/5] 8.23ns
.preheader.5:23  %V2_1_4 = fadd double %tmp_41_4, -1.000000e+00


 <State 215>: 16.02ns
ST_215: V1_4 [1/5] 8.23ns
.preheader.5:21  %V1_4 = fadd double %tmp_40_4, -1.000000e+00

ST_215: V2_1_4 [1/5] 8.23ns
.preheader.5:23  %V2_1_4 = fadd double %tmp_41_4, -1.000000e+00

ST_215: tmp_42_4 [6/6] 7.79ns
.preheader.5:24  %tmp_42_4 = fmul double %V1_4, %V1_4

ST_215: tmp_43_4 [6/6] 7.79ns
.preheader.5:25  %tmp_43_4 = fmul double %V2_1_4, %V2_1_4


 <State 216>: 7.79ns
ST_216: tmp_42_4 [5/6] 7.79ns
.preheader.5:24  %tmp_42_4 = fmul double %V1_4, %V1_4

ST_216: tmp_43_4 [5/6] 7.79ns
.preheader.5:25  %tmp_43_4 = fmul double %V2_1_4, %V2_1_4


 <State 217>: 7.79ns
ST_217: tmp_42_4 [4/6] 7.79ns
.preheader.5:24  %tmp_42_4 = fmul double %V1_4, %V1_4

ST_217: tmp_43_4 [4/6] 7.79ns
.preheader.5:25  %tmp_43_4 = fmul double %V2_1_4, %V2_1_4


 <State 218>: 7.79ns
ST_218: tmp_42_4 [3/6] 7.79ns
.preheader.5:24  %tmp_42_4 = fmul double %V1_4, %V1_4

ST_218: tmp_43_4 [3/6] 7.79ns
.preheader.5:25  %tmp_43_4 = fmul double %V2_1_4, %V2_1_4


 <State 219>: 7.79ns
ST_219: tmp_42_4 [2/6] 7.79ns
.preheader.5:24  %tmp_42_4 = fmul double %V1_4, %V1_4

ST_219: tmp_43_4 [2/6] 7.79ns
.preheader.5:25  %tmp_43_4 = fmul double %V2_1_4, %V2_1_4


 <State 220>: 16.02ns
ST_220: tmp_42_4 [1/6] 7.79ns
.preheader.5:24  %tmp_42_4 = fmul double %V1_4, %V1_4

ST_220: tmp_43_4 [1/6] 7.79ns
.preheader.5:25  %tmp_43_4 = fmul double %V2_1_4, %V2_1_4

ST_220: S_1_4 [5/5] 8.23ns
.preheader.5:26  %S_1_4 = fadd double %tmp_42_4, %tmp_43_4


 <State 221>: 8.23ns
ST_221: S_1_4 [4/5] 8.23ns
.preheader.5:26  %S_1_4 = fadd double %tmp_42_4, %tmp_43_4


 <State 222>: 8.23ns
ST_222: S_1_4 [3/5] 8.23ns
.preheader.5:26  %S_1_4 = fadd double %tmp_42_4, %tmp_43_4


 <State 223>: 8.23ns
ST_223: S_1_4 [2/5] 8.23ns
.preheader.5:26  %S_1_4 = fadd double %tmp_42_4, %tmp_43_4


 <State 224>: 12.78ns
ST_224: S_1_4 [1/5] 8.23ns
.preheader.5:26  %S_1_4 = fadd double %tmp_42_4, %tmp_43_4

ST_224: tmp_24_5 [3/3] 4.55ns
.preheader.5:29  %tmp_24_5 = fcmp oge double %S_1_4, 1.000000e+00

ST_224: tmp_25_5 [3/3] 4.55ns
.preheader.5:30  %tmp_25_5 = fcmp oeq double %S_1_4, 0.000000e+00


 <State 225>: 4.55ns
ST_225: tmp_24_5 [2/3] 4.55ns
.preheader.5:29  %tmp_24_5 = fcmp oge double %S_1_4, 1.000000e+00

ST_225: tmp_25_5 [2/3] 4.55ns
.preheader.5:30  %tmp_25_5 = fcmp oeq double %S_1_4, 0.000000e+00


 <State 226>: 8.12ns
ST_226: tmp_24_5 [1/3] 4.55ns
.preheader.5:29  %tmp_24_5 = fcmp oge double %S_1_4, 1.000000e+00

ST_226: tmp_25_5 [1/3] 4.55ns
.preheader.5:30  %tmp_25_5 = fcmp oeq double %S_1_4, 0.000000e+00

ST_226: or_cond_5 [1/1] 1.37ns
.preheader.5:31  %or_cond_5 = or i1 %tmp_24_5, %tmp_25_5

ST_226: stg_1271 [1/1] 2.20ns
.preheader.5:32  br i1 %or_cond_5, label %.preheader.6, label %.loopexit


 <State 227>: 0.00ns
ST_227: tmp_30_5 [3/3] 0.00ns
.preheader.6:0  %tmp_30_5 = call fastcc i64 @black_scholes_rand_uint32() nounwind


 <State 228>: 6.85ns
ST_228: tmp_30_5 [2/3] 6.85ns
.preheader.6:0  %tmp_30_5 = call fastcc i64 @black_scholes_rand_uint32() nounwind


 <State 229>: 6.85ns
ST_229: tmp_30_5 [1/3] 6.85ns
.preheader.6:0  %tmp_30_5 = call fastcc i64 @black_scholes_rand_uint32() nounwind

ST_229: a1_5 [1/1] 0.00ns
.preheader.6:1  %a1_5 = call i59 @_ssdm_op_PartSelect.i59.i64.i32.i32(i64 %tmp_30_5, i32 5, i32 63)

ST_229: b1_5 [1/1] 0.00ns
.preheader.6:2  %b1_5 = call i58 @_ssdm_op_PartSelect.i58.i64.i32.i32(i64 %tmp_30_5, i32 6, i32 63)


 <State 230>: 6.28ns
ST_230: tmp_31_13 [1/1] 0.00ns
.preheader.6:3  %tmp_31_13 = zext i59 %a1_5 to i64

ST_230: tmp_31_5 [6/6] 6.28ns
.preheader.6:4  %tmp_31_5 = uitofp i64 %tmp_31_13 to double

ST_230: tmp_35_5 [3/3] 0.00ns
.preheader.6:10  %tmp_35_5 = call fastcc i64 @black_scholes_rand_uint32() nounwind


 <State 231>: 6.85ns
ST_231: tmp_31_5 [5/6] 6.28ns
.preheader.6:4  %tmp_31_5 = uitofp i64 %tmp_31_13 to double

ST_231: tmp_33_13 [1/1] 0.00ns
.preheader.6:6  %tmp_33_13 = zext i58 %b1_5 to i64

ST_231: tmp_33_5 [6/6] 6.28ns
.preheader.6:7  %tmp_33_5 = uitofp i64 %tmp_33_13 to double

ST_231: tmp_35_5 [2/3] 6.85ns
.preheader.6:10  %tmp_35_5 = call fastcc i64 @black_scholes_rand_uint32() nounwind


 <State 232>: 13.13ns
ST_232: tmp_31_5 [4/6] 6.28ns
.preheader.6:4  %tmp_31_5 = uitofp i64 %tmp_31_13 to double

ST_232: tmp_33_5 [5/6] 6.28ns
.preheader.6:7  %tmp_33_5 = uitofp i64 %tmp_33_13 to double

ST_232: tmp_35_5 [1/3] 6.85ns
.preheader.6:10  %tmp_35_5 = call fastcc i64 @black_scholes_rand_uint32() nounwind

ST_232: a2_5 [1/1] 0.00ns
.preheader.6:11  %a2_5 = call i59 @_ssdm_op_PartSelect.i59.i64.i32.i32(i64 %tmp_35_5, i32 5, i32 63)

ST_232: b2_5 [1/1] 0.00ns
.preheader.6:12  %b2_5 = call i58 @_ssdm_op_PartSelect.i58.i64.i32.i32(i64 %tmp_35_5, i32 6, i32 63)

ST_232: tmp_36_13 [1/1] 0.00ns
.preheader.6:13  %tmp_36_13 = zext i59 %a2_5 to i64

ST_232: tmp_36_5 [6/6] 6.28ns
.preheader.6:14  %tmp_36_5 = uitofp i64 %tmp_36_13 to double


 <State 233>: 6.28ns
ST_233: tmp_31_5 [3/6] 6.28ns
.preheader.6:4  %tmp_31_5 = uitofp i64 %tmp_31_13 to double

ST_233: tmp_33_5 [4/6] 6.28ns
.preheader.6:7  %tmp_33_5 = uitofp i64 %tmp_33_13 to double

ST_233: tmp_36_5 [5/6] 6.28ns
.preheader.6:14  %tmp_36_5 = uitofp i64 %tmp_36_13 to double

ST_233: tmp_38_13 [1/1] 0.00ns
.preheader.6:16  %tmp_38_13 = zext i58 %b2_5 to i64

ST_233: tmp_38_5 [6/6] 6.28ns
.preheader.6:17  %tmp_38_5 = uitofp i64 %tmp_38_13 to double


 <State 234>: 6.28ns
ST_234: tmp_31_5 [2/6] 6.28ns
.preheader.6:4  %tmp_31_5 = uitofp i64 %tmp_31_13 to double

ST_234: tmp_33_5 [3/6] 6.28ns
.preheader.6:7  %tmp_33_5 = uitofp i64 %tmp_33_13 to double

ST_234: tmp_36_5 [4/6] 6.28ns
.preheader.6:14  %tmp_36_5 = uitofp i64 %tmp_36_13 to double

ST_234: tmp_38_5 [5/6] 6.28ns
.preheader.6:17  %tmp_38_5 = uitofp i64 %tmp_38_13 to double


 <State 235>: 6.28ns
ST_235: tmp_31_5 [1/6] 6.28ns
.preheader.6:4  %tmp_31_5 = uitofp i64 %tmp_31_13 to double

ST_235: tmp_33_5 [2/6] 6.28ns
.preheader.6:7  %tmp_33_5 = uitofp i64 %tmp_33_13 to double

ST_235: tmp_36_5 [3/6] 6.28ns
.preheader.6:14  %tmp_36_5 = uitofp i64 %tmp_36_13 to double

ST_235: tmp_38_5 [4/6] 6.28ns
.preheader.6:17  %tmp_38_5 = uitofp i64 %tmp_38_13 to double


 <State 236>: 7.79ns
ST_236: tmp_32_5 [6/6] 7.79ns
.preheader.6:5  %tmp_32_5 = fmul double %tmp_31_5, 0x4190000000000000

ST_236: tmp_33_5 [1/6] 6.28ns
.preheader.6:7  %tmp_33_5 = uitofp i64 %tmp_33_13 to double

ST_236: tmp_36_5 [2/6] 6.28ns
.preheader.6:14  %tmp_36_5 = uitofp i64 %tmp_36_13 to double

ST_236: tmp_38_5 [3/6] 6.28ns
.preheader.6:17  %tmp_38_5 = uitofp i64 %tmp_38_13 to double


 <State 237>: 14.07ns
ST_237: tmp_32_5 [5/6] 7.79ns
.preheader.6:5  %tmp_32_5 = fmul double %tmp_31_5, 0x4190000000000000

ST_237: tmp_36_5 [1/6] 6.28ns
.preheader.6:14  %tmp_36_5 = uitofp i64 %tmp_36_13 to double

ST_237: tmp_37_5 [6/6] 7.79ns
.preheader.6:15  %tmp_37_5 = fmul double %tmp_36_5, 0x4190000000000000

ST_237: tmp_38_5 [2/6] 6.28ns
.preheader.6:17  %tmp_38_5 = uitofp i64 %tmp_38_13 to double


 <State 238>: 7.79ns
ST_238: tmp_32_5 [4/6] 7.79ns
.preheader.6:5  %tmp_32_5 = fmul double %tmp_31_5, 0x4190000000000000

ST_238: tmp_37_5 [5/6] 7.79ns
.preheader.6:15  %tmp_37_5 = fmul double %tmp_36_5, 0x4190000000000000

ST_238: tmp_38_5 [1/6] 6.28ns
.preheader.6:17  %tmp_38_5 = uitofp i64 %tmp_38_13 to double


 <State 239>: 7.79ns
ST_239: tmp_32_5 [3/6] 7.79ns
.preheader.6:5  %tmp_32_5 = fmul double %tmp_31_5, 0x4190000000000000

ST_239: tmp_37_5 [4/6] 7.79ns
.preheader.6:15  %tmp_37_5 = fmul double %tmp_36_5, 0x4190000000000000


 <State 240>: 7.79ns
ST_240: tmp_32_5 [2/6] 7.79ns
.preheader.6:5  %tmp_32_5 = fmul double %tmp_31_5, 0x4190000000000000

ST_240: tmp_37_5 [3/6] 7.79ns
.preheader.6:15  %tmp_37_5 = fmul double %tmp_36_5, 0x4190000000000000


 <State 241>: 7.79ns
ST_241: tmp_32_5 [1/6] 7.79ns
.preheader.6:5  %tmp_32_5 = fmul double %tmp_31_5, 0x4190000000000000

ST_241: tmp_37_5 [2/6] 7.79ns
.preheader.6:15  %tmp_37_5 = fmul double %tmp_36_5, 0x4190000000000000


 <State 242>: 16.02ns
ST_242: tmp_34_5 [5/5] 8.23ns
.preheader.6:8  %tmp_34_5 = fadd double %tmp_32_5, %tmp_33_5

ST_242: tmp_37_5 [1/6] 7.79ns
.preheader.6:15  %tmp_37_5 = fmul double %tmp_36_5, 0x4190000000000000

ST_242: tmp_39_5 [5/5] 8.23ns
.preheader.6:18  %tmp_39_5 = fadd double %tmp_37_5, %tmp_38_5


 <State 243>: 8.23ns
ST_243: tmp_34_5 [4/5] 8.23ns
.preheader.6:8  %tmp_34_5 = fadd double %tmp_32_5, %tmp_33_5

ST_243: tmp_39_5 [4/5] 8.23ns
.preheader.6:18  %tmp_39_5 = fadd double %tmp_37_5, %tmp_38_5


 <State 244>: 8.23ns
ST_244: tmp_34_5 [3/5] 8.23ns
.preheader.6:8  %tmp_34_5 = fadd double %tmp_32_5, %tmp_33_5

ST_244: tmp_39_5 [3/5] 8.23ns
.preheader.6:18  %tmp_39_5 = fadd double %tmp_37_5, %tmp_38_5


 <State 245>: 8.23ns
ST_245: tmp_34_5 [2/5] 8.23ns
.preheader.6:8  %tmp_34_5 = fadd double %tmp_32_5, %tmp_33_5

ST_245: tmp_39_5 [2/5] 8.23ns
.preheader.6:18  %tmp_39_5 = fadd double %tmp_37_5, %tmp_38_5


 <State 246>: 16.02ns
ST_246: tmp_34_5 [1/5] 8.23ns
.preheader.6:8  %tmp_34_5 = fadd double %tmp_32_5, %tmp_33_5

ST_246: U1_5 [6/6] 7.79ns
.preheader.6:9  %U1_5 = fmul double %tmp_34_5, 0x3CA0000000000000

ST_246: tmp_39_5 [1/5] 8.23ns
.preheader.6:18  %tmp_39_5 = fadd double %tmp_37_5, %tmp_38_5

ST_246: U2_5 [6/6] 7.79ns
.preheader.6:19  %U2_5 = fmul double %tmp_39_5, 0x3CA0000000000000


 <State 247>: 7.79ns
ST_247: U1_5 [5/6] 7.79ns
.preheader.6:9  %U1_5 = fmul double %tmp_34_5, 0x3CA0000000000000

ST_247: U2_5 [5/6] 7.79ns
.preheader.6:19  %U2_5 = fmul double %tmp_39_5, 0x3CA0000000000000


 <State 248>: 7.79ns
ST_248: U1_5 [4/6] 7.79ns
.preheader.6:9  %U1_5 = fmul double %tmp_34_5, 0x3CA0000000000000

ST_248: U2_5 [4/6] 7.79ns
.preheader.6:19  %U2_5 = fmul double %tmp_39_5, 0x3CA0000000000000


 <State 249>: 7.79ns
ST_249: U1_5 [3/6] 7.79ns
.preheader.6:9  %U1_5 = fmul double %tmp_34_5, 0x3CA0000000000000

ST_249: U2_5 [3/6] 7.79ns
.preheader.6:19  %U2_5 = fmul double %tmp_39_5, 0x3CA0000000000000


 <State 250>: 7.79ns
ST_250: U1_5 [2/6] 7.79ns
.preheader.6:9  %U1_5 = fmul double %tmp_34_5, 0x3CA0000000000000

ST_250: U2_5 [2/6] 7.79ns
.preheader.6:19  %U2_5 = fmul double %tmp_39_5, 0x3CA0000000000000


 <State 251>: 15.58ns
ST_251: U1_5 [1/6] 7.79ns
.preheader.6:9  %U1_5 = fmul double %tmp_34_5, 0x3CA0000000000000

ST_251: U2_5 [1/6] 7.79ns
.preheader.6:19  %U2_5 = fmul double %tmp_39_5, 0x3CA0000000000000

ST_251: tmp_40_5 [6/6] 7.79ns
.preheader.6:20  %tmp_40_5 = fmul double %U1_5, 2.000000e+00

ST_251: tmp_41_5 [6/6] 7.79ns
.preheader.6:22  %tmp_41_5 = fmul double %U2_5, 2.000000e+00


 <State 252>: 7.79ns
ST_252: tmp_40_5 [5/6] 7.79ns
.preheader.6:20  %tmp_40_5 = fmul double %U1_5, 2.000000e+00

ST_252: tmp_41_5 [5/6] 7.79ns
.preheader.6:22  %tmp_41_5 = fmul double %U2_5, 2.000000e+00


 <State 253>: 7.79ns
ST_253: tmp_40_5 [4/6] 7.79ns
.preheader.6:20  %tmp_40_5 = fmul double %U1_5, 2.000000e+00

ST_253: tmp_41_5 [4/6] 7.79ns
.preheader.6:22  %tmp_41_5 = fmul double %U2_5, 2.000000e+00


 <State 254>: 7.79ns
ST_254: tmp_40_5 [3/6] 7.79ns
.preheader.6:20  %tmp_40_5 = fmul double %U1_5, 2.000000e+00

ST_254: tmp_41_5 [3/6] 7.79ns
.preheader.6:22  %tmp_41_5 = fmul double %U2_5, 2.000000e+00


 <State 255>: 7.79ns
ST_255: tmp_40_5 [2/6] 7.79ns
.preheader.6:20  %tmp_40_5 = fmul double %U1_5, 2.000000e+00

ST_255: tmp_41_5 [2/6] 7.79ns
.preheader.6:22  %tmp_41_5 = fmul double %U2_5, 2.000000e+00


 <State 256>: 16.02ns
ST_256: tmp_40_5 [1/6] 7.79ns
.preheader.6:20  %tmp_40_5 = fmul double %U1_5, 2.000000e+00

ST_256: V1_5 [5/5] 8.23ns
.preheader.6:21  %V1_5 = fadd double %tmp_40_5, -1.000000e+00

ST_256: tmp_41_5 [1/6] 7.79ns
.preheader.6:22  %tmp_41_5 = fmul double %U2_5, 2.000000e+00

ST_256: V2_1_5 [5/5] 8.23ns
.preheader.6:23  %V2_1_5 = fadd double %tmp_41_5, -1.000000e+00


 <State 257>: 8.23ns
ST_257: V1_5 [4/5] 8.23ns
.preheader.6:21  %V1_5 = fadd double %tmp_40_5, -1.000000e+00

ST_257: V2_1_5 [4/5] 8.23ns
.preheader.6:23  %V2_1_5 = fadd double %tmp_41_5, -1.000000e+00


 <State 258>: 8.23ns
ST_258: V1_5 [3/5] 8.23ns
.preheader.6:21  %V1_5 = fadd double %tmp_40_5, -1.000000e+00

ST_258: V2_1_5 [3/5] 8.23ns
.preheader.6:23  %V2_1_5 = fadd double %tmp_41_5, -1.000000e+00


 <State 259>: 8.23ns
ST_259: V1_5 [2/5] 8.23ns
.preheader.6:21  %V1_5 = fadd double %tmp_40_5, -1.000000e+00

ST_259: V2_1_5 [2/5] 8.23ns
.preheader.6:23  %V2_1_5 = fadd double %tmp_41_5, -1.000000e+00


 <State 260>: 16.02ns
ST_260: V1_5 [1/5] 8.23ns
.preheader.6:21  %V1_5 = fadd double %tmp_40_5, -1.000000e+00

ST_260: V2_1_5 [1/5] 8.23ns
.preheader.6:23  %V2_1_5 = fadd double %tmp_41_5, -1.000000e+00

ST_260: tmp_42_5 [6/6] 7.79ns
.preheader.6:24  %tmp_42_5 = fmul double %V1_5, %V1_5

ST_260: tmp_43_5 [6/6] 7.79ns
.preheader.6:25  %tmp_43_5 = fmul double %V2_1_5, %V2_1_5


 <State 261>: 7.79ns
ST_261: tmp_42_5 [5/6] 7.79ns
.preheader.6:24  %tmp_42_5 = fmul double %V1_5, %V1_5

ST_261: tmp_43_5 [5/6] 7.79ns
.preheader.6:25  %tmp_43_5 = fmul double %V2_1_5, %V2_1_5


 <State 262>: 7.79ns
ST_262: tmp_42_5 [4/6] 7.79ns
.preheader.6:24  %tmp_42_5 = fmul double %V1_5, %V1_5

ST_262: tmp_43_5 [4/6] 7.79ns
.preheader.6:25  %tmp_43_5 = fmul double %V2_1_5, %V2_1_5


 <State 263>: 7.79ns
ST_263: tmp_42_5 [3/6] 7.79ns
.preheader.6:24  %tmp_42_5 = fmul double %V1_5, %V1_5

ST_263: tmp_43_5 [3/6] 7.79ns
.preheader.6:25  %tmp_43_5 = fmul double %V2_1_5, %V2_1_5


 <State 264>: 7.79ns
ST_264: tmp_42_5 [2/6] 7.79ns
.preheader.6:24  %tmp_42_5 = fmul double %V1_5, %V1_5

ST_264: tmp_43_5 [2/6] 7.79ns
.preheader.6:25  %tmp_43_5 = fmul double %V2_1_5, %V2_1_5


 <State 265>: 16.02ns
ST_265: tmp_42_5 [1/6] 7.79ns
.preheader.6:24  %tmp_42_5 = fmul double %V1_5, %V1_5

ST_265: tmp_43_5 [1/6] 7.79ns
.preheader.6:25  %tmp_43_5 = fmul double %V2_1_5, %V2_1_5

ST_265: S_1_5 [5/5] 8.23ns
.preheader.6:26  %S_1_5 = fadd double %tmp_42_5, %tmp_43_5


 <State 266>: 8.23ns
ST_266: S_1_5 [4/5] 8.23ns
.preheader.6:26  %S_1_5 = fadd double %tmp_42_5, %tmp_43_5


 <State 267>: 8.23ns
ST_267: S_1_5 [3/5] 8.23ns
.preheader.6:26  %S_1_5 = fadd double %tmp_42_5, %tmp_43_5


 <State 268>: 8.23ns
ST_268: S_1_5 [2/5] 8.23ns
.preheader.6:26  %S_1_5 = fadd double %tmp_42_5, %tmp_43_5


 <State 269>: 12.78ns
ST_269: S_1_5 [1/5] 8.23ns
.preheader.6:26  %S_1_5 = fadd double %tmp_42_5, %tmp_43_5

ST_269: tmp_24_6 [3/3] 4.55ns
.preheader.6:29  %tmp_24_6 = fcmp oge double %S_1_5, 1.000000e+00

ST_269: tmp_25_6 [3/3] 4.55ns
.preheader.6:30  %tmp_25_6 = fcmp oeq double %S_1_5, 0.000000e+00


 <State 270>: 4.55ns
ST_270: tmp_24_6 [2/3] 4.55ns
.preheader.6:29  %tmp_24_6 = fcmp oge double %S_1_5, 1.000000e+00

ST_270: tmp_25_6 [2/3] 4.55ns
.preheader.6:30  %tmp_25_6 = fcmp oeq double %S_1_5, 0.000000e+00


 <State 271>: 8.12ns
ST_271: tmp_24_6 [1/3] 4.55ns
.preheader.6:29  %tmp_24_6 = fcmp oge double %S_1_5, 1.000000e+00

ST_271: tmp_25_6 [1/3] 4.55ns
.preheader.6:30  %tmp_25_6 = fcmp oeq double %S_1_5, 0.000000e+00

ST_271: or_cond_6 [1/1] 1.37ns
.preheader.6:31  %or_cond_6 = or i1 %tmp_24_6, %tmp_25_6

ST_271: stg_1390 [1/1] 2.20ns
.preheader.6:32  br i1 %or_cond_6, label %.preheader.7, label %.loopexit


 <State 272>: 0.00ns
ST_272: tmp_30_6 [3/3] 0.00ns
.preheader.7:0  %tmp_30_6 = call fastcc i64 @black_scholes_rand_uint32() nounwind


 <State 273>: 6.85ns
ST_273: tmp_30_6 [2/3] 6.85ns
.preheader.7:0  %tmp_30_6 = call fastcc i64 @black_scholes_rand_uint32() nounwind


 <State 274>: 6.85ns
ST_274: tmp_30_6 [1/3] 6.85ns
.preheader.7:0  %tmp_30_6 = call fastcc i64 @black_scholes_rand_uint32() nounwind

ST_274: a1_6 [1/1] 0.00ns
.preheader.7:1  %a1_6 = call i59 @_ssdm_op_PartSelect.i59.i64.i32.i32(i64 %tmp_30_6, i32 5, i32 63)

ST_274: b1_6 [1/1] 0.00ns
.preheader.7:2  %b1_6 = call i58 @_ssdm_op_PartSelect.i58.i64.i32.i32(i64 %tmp_30_6, i32 6, i32 63)


 <State 275>: 6.28ns
ST_275: tmp_31_14 [1/1] 0.00ns
.preheader.7:3  %tmp_31_14 = zext i59 %a1_6 to i64

ST_275: tmp_31_6 [6/6] 6.28ns
.preheader.7:4  %tmp_31_6 = uitofp i64 %tmp_31_14 to double

ST_275: tmp_35_6 [3/3] 0.00ns
.preheader.7:10  %tmp_35_6 = call fastcc i64 @black_scholes_rand_uint32() nounwind


 <State 276>: 6.85ns
ST_276: tmp_31_6 [5/6] 6.28ns
.preheader.7:4  %tmp_31_6 = uitofp i64 %tmp_31_14 to double

ST_276: tmp_33_14 [1/1] 0.00ns
.preheader.7:6  %tmp_33_14 = zext i58 %b1_6 to i64

ST_276: tmp_33_6 [6/6] 6.28ns
.preheader.7:7  %tmp_33_6 = uitofp i64 %tmp_33_14 to double

ST_276: tmp_35_6 [2/3] 6.85ns
.preheader.7:10  %tmp_35_6 = call fastcc i64 @black_scholes_rand_uint32() nounwind


 <State 277>: 13.13ns
ST_277: tmp_31_6 [4/6] 6.28ns
.preheader.7:4  %tmp_31_6 = uitofp i64 %tmp_31_14 to double

ST_277: tmp_33_6 [5/6] 6.28ns
.preheader.7:7  %tmp_33_6 = uitofp i64 %tmp_33_14 to double

ST_277: tmp_35_6 [1/3] 6.85ns
.preheader.7:10  %tmp_35_6 = call fastcc i64 @black_scholes_rand_uint32() nounwind

ST_277: a2_6 [1/1] 0.00ns
.preheader.7:11  %a2_6 = call i59 @_ssdm_op_PartSelect.i59.i64.i32.i32(i64 %tmp_35_6, i32 5, i32 63)

ST_277: b2_6 [1/1] 0.00ns
.preheader.7:12  %b2_6 = call i58 @_ssdm_op_PartSelect.i58.i64.i32.i32(i64 %tmp_35_6, i32 6, i32 63)

ST_277: tmp_36_14 [1/1] 0.00ns
.preheader.7:13  %tmp_36_14 = zext i59 %a2_6 to i64

ST_277: tmp_36_6 [6/6] 6.28ns
.preheader.7:14  %tmp_36_6 = uitofp i64 %tmp_36_14 to double


 <State 278>: 6.28ns
ST_278: tmp_31_6 [3/6] 6.28ns
.preheader.7:4  %tmp_31_6 = uitofp i64 %tmp_31_14 to double

ST_278: tmp_33_6 [4/6] 6.28ns
.preheader.7:7  %tmp_33_6 = uitofp i64 %tmp_33_14 to double

ST_278: tmp_36_6 [5/6] 6.28ns
.preheader.7:14  %tmp_36_6 = uitofp i64 %tmp_36_14 to double

ST_278: tmp_38_14 [1/1] 0.00ns
.preheader.7:16  %tmp_38_14 = zext i58 %b2_6 to i64

ST_278: tmp_38_6 [6/6] 6.28ns
.preheader.7:17  %tmp_38_6 = uitofp i64 %tmp_38_14 to double


 <State 279>: 6.28ns
ST_279: tmp_31_6 [2/6] 6.28ns
.preheader.7:4  %tmp_31_6 = uitofp i64 %tmp_31_14 to double

ST_279: tmp_33_6 [3/6] 6.28ns
.preheader.7:7  %tmp_33_6 = uitofp i64 %tmp_33_14 to double

ST_279: tmp_36_6 [4/6] 6.28ns
.preheader.7:14  %tmp_36_6 = uitofp i64 %tmp_36_14 to double

ST_279: tmp_38_6 [5/6] 6.28ns
.preheader.7:17  %tmp_38_6 = uitofp i64 %tmp_38_14 to double


 <State 280>: 6.28ns
ST_280: tmp_31_6 [1/6] 6.28ns
.preheader.7:4  %tmp_31_6 = uitofp i64 %tmp_31_14 to double

ST_280: tmp_33_6 [2/6] 6.28ns
.preheader.7:7  %tmp_33_6 = uitofp i64 %tmp_33_14 to double

ST_280: tmp_36_6 [3/6] 6.28ns
.preheader.7:14  %tmp_36_6 = uitofp i64 %tmp_36_14 to double

ST_280: tmp_38_6 [4/6] 6.28ns
.preheader.7:17  %tmp_38_6 = uitofp i64 %tmp_38_14 to double


 <State 281>: 7.79ns
ST_281: tmp_32_6 [6/6] 7.79ns
.preheader.7:5  %tmp_32_6 = fmul double %tmp_31_6, 0x4190000000000000

ST_281: tmp_33_6 [1/6] 6.28ns
.preheader.7:7  %tmp_33_6 = uitofp i64 %tmp_33_14 to double

ST_281: tmp_36_6 [2/6] 6.28ns
.preheader.7:14  %tmp_36_6 = uitofp i64 %tmp_36_14 to double

ST_281: tmp_38_6 [3/6] 6.28ns
.preheader.7:17  %tmp_38_6 = uitofp i64 %tmp_38_14 to double


 <State 282>: 14.07ns
ST_282: tmp_32_6 [5/6] 7.79ns
.preheader.7:5  %tmp_32_6 = fmul double %tmp_31_6, 0x4190000000000000

ST_282: tmp_36_6 [1/6] 6.28ns
.preheader.7:14  %tmp_36_6 = uitofp i64 %tmp_36_14 to double

ST_282: tmp_37_6 [6/6] 7.79ns
.preheader.7:15  %tmp_37_6 = fmul double %tmp_36_6, 0x4190000000000000

ST_282: tmp_38_6 [2/6] 6.28ns
.preheader.7:17  %tmp_38_6 = uitofp i64 %tmp_38_14 to double


 <State 283>: 7.79ns
ST_283: tmp_32_6 [4/6] 7.79ns
.preheader.7:5  %tmp_32_6 = fmul double %tmp_31_6, 0x4190000000000000

ST_283: tmp_37_6 [5/6] 7.79ns
.preheader.7:15  %tmp_37_6 = fmul double %tmp_36_6, 0x4190000000000000

ST_283: tmp_38_6 [1/6] 6.28ns
.preheader.7:17  %tmp_38_6 = uitofp i64 %tmp_38_14 to double


 <State 284>: 7.79ns
ST_284: tmp_32_6 [3/6] 7.79ns
.preheader.7:5  %tmp_32_6 = fmul double %tmp_31_6, 0x4190000000000000

ST_284: tmp_37_6 [4/6] 7.79ns
.preheader.7:15  %tmp_37_6 = fmul double %tmp_36_6, 0x4190000000000000


 <State 285>: 7.79ns
ST_285: tmp_32_6 [2/6] 7.79ns
.preheader.7:5  %tmp_32_6 = fmul double %tmp_31_6, 0x4190000000000000

ST_285: tmp_37_6 [3/6] 7.79ns
.preheader.7:15  %tmp_37_6 = fmul double %tmp_36_6, 0x4190000000000000


 <State 286>: 7.79ns
ST_286: tmp_32_6 [1/6] 7.79ns
.preheader.7:5  %tmp_32_6 = fmul double %tmp_31_6, 0x4190000000000000

ST_286: tmp_37_6 [2/6] 7.79ns
.preheader.7:15  %tmp_37_6 = fmul double %tmp_36_6, 0x4190000000000000


 <State 287>: 16.02ns
ST_287: tmp_34_6 [5/5] 8.23ns
.preheader.7:8  %tmp_34_6 = fadd double %tmp_32_6, %tmp_33_6

ST_287: tmp_37_6 [1/6] 7.79ns
.preheader.7:15  %tmp_37_6 = fmul double %tmp_36_6, 0x4190000000000000

ST_287: tmp_39_6 [5/5] 8.23ns
.preheader.7:18  %tmp_39_6 = fadd double %tmp_37_6, %tmp_38_6


 <State 288>: 8.23ns
ST_288: tmp_34_6 [4/5] 8.23ns
.preheader.7:8  %tmp_34_6 = fadd double %tmp_32_6, %tmp_33_6

ST_288: tmp_39_6 [4/5] 8.23ns
.preheader.7:18  %tmp_39_6 = fadd double %tmp_37_6, %tmp_38_6


 <State 289>: 8.23ns
ST_289: tmp_34_6 [3/5] 8.23ns
.preheader.7:8  %tmp_34_6 = fadd double %tmp_32_6, %tmp_33_6

ST_289: tmp_39_6 [3/5] 8.23ns
.preheader.7:18  %tmp_39_6 = fadd double %tmp_37_6, %tmp_38_6


 <State 290>: 8.23ns
ST_290: tmp_34_6 [2/5] 8.23ns
.preheader.7:8  %tmp_34_6 = fadd double %tmp_32_6, %tmp_33_6

ST_290: tmp_39_6 [2/5] 8.23ns
.preheader.7:18  %tmp_39_6 = fadd double %tmp_37_6, %tmp_38_6


 <State 291>: 16.02ns
ST_291: tmp_34_6 [1/5] 8.23ns
.preheader.7:8  %tmp_34_6 = fadd double %tmp_32_6, %tmp_33_6

ST_291: U1_6 [6/6] 7.79ns
.preheader.7:9  %U1_6 = fmul double %tmp_34_6, 0x3CA0000000000000

ST_291: tmp_39_6 [1/5] 8.23ns
.preheader.7:18  %tmp_39_6 = fadd double %tmp_37_6, %tmp_38_6

ST_291: U2_6 [6/6] 7.79ns
.preheader.7:19  %U2_6 = fmul double %tmp_39_6, 0x3CA0000000000000


 <State 292>: 7.79ns
ST_292: U1_6 [5/6] 7.79ns
.preheader.7:9  %U1_6 = fmul double %tmp_34_6, 0x3CA0000000000000

ST_292: U2_6 [5/6] 7.79ns
.preheader.7:19  %U2_6 = fmul double %tmp_39_6, 0x3CA0000000000000


 <State 293>: 7.79ns
ST_293: U1_6 [4/6] 7.79ns
.preheader.7:9  %U1_6 = fmul double %tmp_34_6, 0x3CA0000000000000

ST_293: U2_6 [4/6] 7.79ns
.preheader.7:19  %U2_6 = fmul double %tmp_39_6, 0x3CA0000000000000


 <State 294>: 7.79ns
ST_294: U1_6 [3/6] 7.79ns
.preheader.7:9  %U1_6 = fmul double %tmp_34_6, 0x3CA0000000000000

ST_294: U2_6 [3/6] 7.79ns
.preheader.7:19  %U2_6 = fmul double %tmp_39_6, 0x3CA0000000000000


 <State 295>: 7.79ns
ST_295: U1_6 [2/6] 7.79ns
.preheader.7:9  %U1_6 = fmul double %tmp_34_6, 0x3CA0000000000000

ST_295: U2_6 [2/6] 7.79ns
.preheader.7:19  %U2_6 = fmul double %tmp_39_6, 0x3CA0000000000000


 <State 296>: 15.58ns
ST_296: U1_6 [1/6] 7.79ns
.preheader.7:9  %U1_6 = fmul double %tmp_34_6, 0x3CA0000000000000

ST_296: U2_6 [1/6] 7.79ns
.preheader.7:19  %U2_6 = fmul double %tmp_39_6, 0x3CA0000000000000

ST_296: tmp_40_6 [6/6] 7.79ns
.preheader.7:20  %tmp_40_6 = fmul double %U1_6, 2.000000e+00

ST_296: tmp_41_6 [6/6] 7.79ns
.preheader.7:22  %tmp_41_6 = fmul double %U2_6, 2.000000e+00


 <State 297>: 7.79ns
ST_297: tmp_40_6 [5/6] 7.79ns
.preheader.7:20  %tmp_40_6 = fmul double %U1_6, 2.000000e+00

ST_297: tmp_41_6 [5/6] 7.79ns
.preheader.7:22  %tmp_41_6 = fmul double %U2_6, 2.000000e+00


 <State 298>: 7.79ns
ST_298: tmp_40_6 [4/6] 7.79ns
.preheader.7:20  %tmp_40_6 = fmul double %U1_6, 2.000000e+00

ST_298: tmp_41_6 [4/6] 7.79ns
.preheader.7:22  %tmp_41_6 = fmul double %U2_6, 2.000000e+00


 <State 299>: 7.79ns
ST_299: tmp_40_6 [3/6] 7.79ns
.preheader.7:20  %tmp_40_6 = fmul double %U1_6, 2.000000e+00

ST_299: tmp_41_6 [3/6] 7.79ns
.preheader.7:22  %tmp_41_6 = fmul double %U2_6, 2.000000e+00


 <State 300>: 7.79ns
ST_300: tmp_40_6 [2/6] 7.79ns
.preheader.7:20  %tmp_40_6 = fmul double %U1_6, 2.000000e+00

ST_300: tmp_41_6 [2/6] 7.79ns
.preheader.7:22  %tmp_41_6 = fmul double %U2_6, 2.000000e+00


 <State 301>: 16.02ns
ST_301: tmp_40_6 [1/6] 7.79ns
.preheader.7:20  %tmp_40_6 = fmul double %U1_6, 2.000000e+00

ST_301: V1_6 [5/5] 8.23ns
.preheader.7:21  %V1_6 = fadd double %tmp_40_6, -1.000000e+00

ST_301: tmp_41_6 [1/6] 7.79ns
.preheader.7:22  %tmp_41_6 = fmul double %U2_6, 2.000000e+00

ST_301: V2_1_6 [5/5] 8.23ns
.preheader.7:23  %V2_1_6 = fadd double %tmp_41_6, -1.000000e+00


 <State 302>: 8.23ns
ST_302: V1_6 [4/5] 8.23ns
.preheader.7:21  %V1_6 = fadd double %tmp_40_6, -1.000000e+00

ST_302: V2_1_6 [4/5] 8.23ns
.preheader.7:23  %V2_1_6 = fadd double %tmp_41_6, -1.000000e+00


 <State 303>: 8.23ns
ST_303: V1_6 [3/5] 8.23ns
.preheader.7:21  %V1_6 = fadd double %tmp_40_6, -1.000000e+00

ST_303: V2_1_6 [3/5] 8.23ns
.preheader.7:23  %V2_1_6 = fadd double %tmp_41_6, -1.000000e+00


 <State 304>: 8.23ns
ST_304: V1_6 [2/5] 8.23ns
.preheader.7:21  %V1_6 = fadd double %tmp_40_6, -1.000000e+00

ST_304: V2_1_6 [2/5] 8.23ns
.preheader.7:23  %V2_1_6 = fadd double %tmp_41_6, -1.000000e+00


 <State 305>: 16.02ns
ST_305: V1_6 [1/5] 8.23ns
.preheader.7:21  %V1_6 = fadd double %tmp_40_6, -1.000000e+00

ST_305: V2_1_6 [1/5] 8.23ns
.preheader.7:23  %V2_1_6 = fadd double %tmp_41_6, -1.000000e+00

ST_305: tmp_42_6 [6/6] 7.79ns
.preheader.7:24  %tmp_42_6 = fmul double %V1_6, %V1_6

ST_305: tmp_43_6 [6/6] 7.79ns
.preheader.7:25  %tmp_43_6 = fmul double %V2_1_6, %V2_1_6


 <State 306>: 7.79ns
ST_306: tmp_42_6 [5/6] 7.79ns
.preheader.7:24  %tmp_42_6 = fmul double %V1_6, %V1_6

ST_306: tmp_43_6 [5/6] 7.79ns
.preheader.7:25  %tmp_43_6 = fmul double %V2_1_6, %V2_1_6


 <State 307>: 7.79ns
ST_307: tmp_42_6 [4/6] 7.79ns
.preheader.7:24  %tmp_42_6 = fmul double %V1_6, %V1_6

ST_307: tmp_43_6 [4/6] 7.79ns
.preheader.7:25  %tmp_43_6 = fmul double %V2_1_6, %V2_1_6


 <State 308>: 7.79ns
ST_308: tmp_42_6 [3/6] 7.79ns
.preheader.7:24  %tmp_42_6 = fmul double %V1_6, %V1_6

ST_308: tmp_43_6 [3/6] 7.79ns
.preheader.7:25  %tmp_43_6 = fmul double %V2_1_6, %V2_1_6


 <State 309>: 7.79ns
ST_309: tmp_42_6 [2/6] 7.79ns
.preheader.7:24  %tmp_42_6 = fmul double %V1_6, %V1_6

ST_309: tmp_43_6 [2/6] 7.79ns
.preheader.7:25  %tmp_43_6 = fmul double %V2_1_6, %V2_1_6


 <State 310>: 16.02ns
ST_310: tmp_42_6 [1/6] 7.79ns
.preheader.7:24  %tmp_42_6 = fmul double %V1_6, %V1_6

ST_310: tmp_43_6 [1/6] 7.79ns
.preheader.7:25  %tmp_43_6 = fmul double %V2_1_6, %V2_1_6

ST_310: S_1_6 [5/5] 8.23ns
.preheader.7:26  %S_1_6 = fadd double %tmp_42_6, %tmp_43_6


 <State 311>: 8.23ns
ST_311: S_1_6 [4/5] 8.23ns
.preheader.7:26  %S_1_6 = fadd double %tmp_42_6, %tmp_43_6


 <State 312>: 8.23ns
ST_312: S_1_6 [3/5] 8.23ns
.preheader.7:26  %S_1_6 = fadd double %tmp_42_6, %tmp_43_6


 <State 313>: 8.23ns
ST_313: S_1_6 [2/5] 8.23ns
.preheader.7:26  %S_1_6 = fadd double %tmp_42_6, %tmp_43_6


 <State 314>: 12.78ns
ST_314: S_1_6 [1/5] 8.23ns
.preheader.7:26  %S_1_6 = fadd double %tmp_42_6, %tmp_43_6

ST_314: tmp_24_7 [3/3] 4.55ns
.preheader.7:29  %tmp_24_7 = fcmp oge double %S_1_6, 1.000000e+00

ST_314: tmp_25_7 [3/3] 4.55ns
.preheader.7:30  %tmp_25_7 = fcmp oeq double %S_1_6, 0.000000e+00


 <State 315>: 4.55ns
ST_315: tmp_24_7 [2/3] 4.55ns
.preheader.7:29  %tmp_24_7 = fcmp oge double %S_1_6, 1.000000e+00

ST_315: tmp_25_7 [2/3] 4.55ns
.preheader.7:30  %tmp_25_7 = fcmp oeq double %S_1_6, 0.000000e+00


 <State 316>: 8.12ns
ST_316: tmp_24_7 [1/3] 4.55ns
.preheader.7:29  %tmp_24_7 = fcmp oge double %S_1_6, 1.000000e+00

ST_316: tmp_25_7 [1/3] 4.55ns
.preheader.7:30  %tmp_25_7 = fcmp oeq double %S_1_6, 0.000000e+00

ST_316: or_cond_7 [1/1] 1.37ns
.preheader.7:31  %or_cond_7 = or i1 %tmp_24_7, %tmp_25_7

ST_316: stg_1509 [1/1] 2.20ns
.preheader.7:32  br i1 %or_cond_7, label %.preheader.8, label %.loopexit


 <State 317>: 0.00ns
ST_317: tmp_30_7 [3/3] 0.00ns
.preheader.8:0  %tmp_30_7 = call fastcc i64 @black_scholes_rand_uint32() nounwind


 <State 318>: 6.85ns
ST_318: tmp_30_7 [2/3] 6.85ns
.preheader.8:0  %tmp_30_7 = call fastcc i64 @black_scholes_rand_uint32() nounwind


 <State 319>: 6.85ns
ST_319: tmp_30_7 [1/3] 6.85ns
.preheader.8:0  %tmp_30_7 = call fastcc i64 @black_scholes_rand_uint32() nounwind

ST_319: a1_7 [1/1] 0.00ns
.preheader.8:1  %a1_7 = call i59 @_ssdm_op_PartSelect.i59.i64.i32.i32(i64 %tmp_30_7, i32 5, i32 63)

ST_319: b1_7 [1/1] 0.00ns
.preheader.8:2  %b1_7 = call i58 @_ssdm_op_PartSelect.i58.i64.i32.i32(i64 %tmp_30_7, i32 6, i32 63)


 <State 320>: 6.28ns
ST_320: tmp_31_15 [1/1] 0.00ns
.preheader.8:3  %tmp_31_15 = zext i59 %a1_7 to i64

ST_320: tmp_31_7 [6/6] 6.28ns
.preheader.8:4  %tmp_31_7 = uitofp i64 %tmp_31_15 to double

ST_320: tmp_35_7 [3/3] 0.00ns
.preheader.8:10  %tmp_35_7 = call fastcc i64 @black_scholes_rand_uint32() nounwind


 <State 321>: 6.85ns
ST_321: tmp_31_7 [5/6] 6.28ns
.preheader.8:4  %tmp_31_7 = uitofp i64 %tmp_31_15 to double

ST_321: tmp_33_15 [1/1] 0.00ns
.preheader.8:6  %tmp_33_15 = zext i58 %b1_7 to i64

ST_321: tmp_33_7 [6/6] 6.28ns
.preheader.8:7  %tmp_33_7 = uitofp i64 %tmp_33_15 to double

ST_321: tmp_35_7 [2/3] 6.85ns
.preheader.8:10  %tmp_35_7 = call fastcc i64 @black_scholes_rand_uint32() nounwind


 <State 322>: 13.13ns
ST_322: tmp_31_7 [4/6] 6.28ns
.preheader.8:4  %tmp_31_7 = uitofp i64 %tmp_31_15 to double

ST_322: tmp_33_7 [5/6] 6.28ns
.preheader.8:7  %tmp_33_7 = uitofp i64 %tmp_33_15 to double

ST_322: tmp_35_7 [1/3] 6.85ns
.preheader.8:10  %tmp_35_7 = call fastcc i64 @black_scholes_rand_uint32() nounwind

ST_322: a2_7 [1/1] 0.00ns
.preheader.8:11  %a2_7 = call i59 @_ssdm_op_PartSelect.i59.i64.i32.i32(i64 %tmp_35_7, i32 5, i32 63)

ST_322: b2_7 [1/1] 0.00ns
.preheader.8:12  %b2_7 = call i58 @_ssdm_op_PartSelect.i58.i64.i32.i32(i64 %tmp_35_7, i32 6, i32 63)

ST_322: tmp_36_15 [1/1] 0.00ns
.preheader.8:13  %tmp_36_15 = zext i59 %a2_7 to i64

ST_322: tmp_36_7 [6/6] 6.28ns
.preheader.8:14  %tmp_36_7 = uitofp i64 %tmp_36_15 to double


 <State 323>: 6.28ns
ST_323: tmp_31_7 [3/6] 6.28ns
.preheader.8:4  %tmp_31_7 = uitofp i64 %tmp_31_15 to double

ST_323: tmp_33_7 [4/6] 6.28ns
.preheader.8:7  %tmp_33_7 = uitofp i64 %tmp_33_15 to double

ST_323: tmp_36_7 [5/6] 6.28ns
.preheader.8:14  %tmp_36_7 = uitofp i64 %tmp_36_15 to double

ST_323: tmp_38_15 [1/1] 0.00ns
.preheader.8:16  %tmp_38_15 = zext i58 %b2_7 to i64

ST_323: tmp_38_7 [6/6] 6.28ns
.preheader.8:17  %tmp_38_7 = uitofp i64 %tmp_38_15 to double


 <State 324>: 6.28ns
ST_324: tmp_31_7 [2/6] 6.28ns
.preheader.8:4  %tmp_31_7 = uitofp i64 %tmp_31_15 to double

ST_324: tmp_33_7 [3/6] 6.28ns
.preheader.8:7  %tmp_33_7 = uitofp i64 %tmp_33_15 to double

ST_324: tmp_36_7 [4/6] 6.28ns
.preheader.8:14  %tmp_36_7 = uitofp i64 %tmp_36_15 to double

ST_324: tmp_38_7 [5/6] 6.28ns
.preheader.8:17  %tmp_38_7 = uitofp i64 %tmp_38_15 to double


 <State 325>: 6.28ns
ST_325: tmp_31_7 [1/6] 6.28ns
.preheader.8:4  %tmp_31_7 = uitofp i64 %tmp_31_15 to double

ST_325: tmp_33_7 [2/6] 6.28ns
.preheader.8:7  %tmp_33_7 = uitofp i64 %tmp_33_15 to double

ST_325: tmp_36_7 [3/6] 6.28ns
.preheader.8:14  %tmp_36_7 = uitofp i64 %tmp_36_15 to double

ST_325: tmp_38_7 [4/6] 6.28ns
.preheader.8:17  %tmp_38_7 = uitofp i64 %tmp_38_15 to double


 <State 326>: 7.79ns
ST_326: tmp_32_7 [6/6] 7.79ns
.preheader.8:5  %tmp_32_7 = fmul double %tmp_31_7, 0x4190000000000000

ST_326: tmp_33_7 [1/6] 6.28ns
.preheader.8:7  %tmp_33_7 = uitofp i64 %tmp_33_15 to double

ST_326: tmp_36_7 [2/6] 6.28ns
.preheader.8:14  %tmp_36_7 = uitofp i64 %tmp_36_15 to double

ST_326: tmp_38_7 [3/6] 6.28ns
.preheader.8:17  %tmp_38_7 = uitofp i64 %tmp_38_15 to double


 <State 327>: 14.07ns
ST_327: tmp_32_7 [5/6] 7.79ns
.preheader.8:5  %tmp_32_7 = fmul double %tmp_31_7, 0x4190000000000000

ST_327: tmp_36_7 [1/6] 6.28ns
.preheader.8:14  %tmp_36_7 = uitofp i64 %tmp_36_15 to double

ST_327: tmp_37_7 [6/6] 7.79ns
.preheader.8:15  %tmp_37_7 = fmul double %tmp_36_7, 0x4190000000000000

ST_327: tmp_38_7 [2/6] 6.28ns
.preheader.8:17  %tmp_38_7 = uitofp i64 %tmp_38_15 to double


 <State 328>: 7.79ns
ST_328: tmp_32_7 [4/6] 7.79ns
.preheader.8:5  %tmp_32_7 = fmul double %tmp_31_7, 0x4190000000000000

ST_328: tmp_37_7 [5/6] 7.79ns
.preheader.8:15  %tmp_37_7 = fmul double %tmp_36_7, 0x4190000000000000

ST_328: tmp_38_7 [1/6] 6.28ns
.preheader.8:17  %tmp_38_7 = uitofp i64 %tmp_38_15 to double


 <State 329>: 7.79ns
ST_329: tmp_32_7 [3/6] 7.79ns
.preheader.8:5  %tmp_32_7 = fmul double %tmp_31_7, 0x4190000000000000

ST_329: tmp_37_7 [4/6] 7.79ns
.preheader.8:15  %tmp_37_7 = fmul double %tmp_36_7, 0x4190000000000000


 <State 330>: 7.79ns
ST_330: tmp_32_7 [2/6] 7.79ns
.preheader.8:5  %tmp_32_7 = fmul double %tmp_31_7, 0x4190000000000000

ST_330: tmp_37_7 [3/6] 7.79ns
.preheader.8:15  %tmp_37_7 = fmul double %tmp_36_7, 0x4190000000000000


 <State 331>: 7.79ns
ST_331: tmp_32_7 [1/6] 7.79ns
.preheader.8:5  %tmp_32_7 = fmul double %tmp_31_7, 0x4190000000000000

ST_331: tmp_37_7 [2/6] 7.79ns
.preheader.8:15  %tmp_37_7 = fmul double %tmp_36_7, 0x4190000000000000


 <State 332>: 16.02ns
ST_332: tmp_34_7 [5/5] 8.23ns
.preheader.8:8  %tmp_34_7 = fadd double %tmp_32_7, %tmp_33_7

ST_332: tmp_37_7 [1/6] 7.79ns
.preheader.8:15  %tmp_37_7 = fmul double %tmp_36_7, 0x4190000000000000

ST_332: tmp_39_7 [5/5] 8.23ns
.preheader.8:18  %tmp_39_7 = fadd double %tmp_37_7, %tmp_38_7


 <State 333>: 8.23ns
ST_333: tmp_34_7 [4/5] 8.23ns
.preheader.8:8  %tmp_34_7 = fadd double %tmp_32_7, %tmp_33_7

ST_333: tmp_39_7 [4/5] 8.23ns
.preheader.8:18  %tmp_39_7 = fadd double %tmp_37_7, %tmp_38_7


 <State 334>: 8.23ns
ST_334: tmp_34_7 [3/5] 8.23ns
.preheader.8:8  %tmp_34_7 = fadd double %tmp_32_7, %tmp_33_7

ST_334: tmp_39_7 [3/5] 8.23ns
.preheader.8:18  %tmp_39_7 = fadd double %tmp_37_7, %tmp_38_7


 <State 335>: 8.23ns
ST_335: tmp_34_7 [2/5] 8.23ns
.preheader.8:8  %tmp_34_7 = fadd double %tmp_32_7, %tmp_33_7

ST_335: tmp_39_7 [2/5] 8.23ns
.preheader.8:18  %tmp_39_7 = fadd double %tmp_37_7, %tmp_38_7


 <State 336>: 16.02ns
ST_336: tmp_34_7 [1/5] 8.23ns
.preheader.8:8  %tmp_34_7 = fadd double %tmp_32_7, %tmp_33_7

ST_336: U1_7 [6/6] 7.79ns
.preheader.8:9  %U1_7 = fmul double %tmp_34_7, 0x3CA0000000000000

ST_336: tmp_39_7 [1/5] 8.23ns
.preheader.8:18  %tmp_39_7 = fadd double %tmp_37_7, %tmp_38_7

ST_336: U2_7 [6/6] 7.79ns
.preheader.8:19  %U2_7 = fmul double %tmp_39_7, 0x3CA0000000000000


 <State 337>: 7.79ns
ST_337: U1_7 [5/6] 7.79ns
.preheader.8:9  %U1_7 = fmul double %tmp_34_7, 0x3CA0000000000000

ST_337: U2_7 [5/6] 7.79ns
.preheader.8:19  %U2_7 = fmul double %tmp_39_7, 0x3CA0000000000000


 <State 338>: 7.79ns
ST_338: U1_7 [4/6] 7.79ns
.preheader.8:9  %U1_7 = fmul double %tmp_34_7, 0x3CA0000000000000

ST_338: U2_7 [4/6] 7.79ns
.preheader.8:19  %U2_7 = fmul double %tmp_39_7, 0x3CA0000000000000


 <State 339>: 7.79ns
ST_339: U1_7 [3/6] 7.79ns
.preheader.8:9  %U1_7 = fmul double %tmp_34_7, 0x3CA0000000000000

ST_339: U2_7 [3/6] 7.79ns
.preheader.8:19  %U2_7 = fmul double %tmp_39_7, 0x3CA0000000000000


 <State 340>: 7.79ns
ST_340: U1_7 [2/6] 7.79ns
.preheader.8:9  %U1_7 = fmul double %tmp_34_7, 0x3CA0000000000000

ST_340: U2_7 [2/6] 7.79ns
.preheader.8:19  %U2_7 = fmul double %tmp_39_7, 0x3CA0000000000000


 <State 341>: 15.58ns
ST_341: U1_7 [1/6] 7.79ns
.preheader.8:9  %U1_7 = fmul double %tmp_34_7, 0x3CA0000000000000

ST_341: U2_7 [1/6] 7.79ns
.preheader.8:19  %U2_7 = fmul double %tmp_39_7, 0x3CA0000000000000

ST_341: tmp_40_7 [6/6] 7.79ns
.preheader.8:20  %tmp_40_7 = fmul double %U1_7, 2.000000e+00

ST_341: tmp_41_7 [6/6] 7.79ns
.preheader.8:22  %tmp_41_7 = fmul double %U2_7, 2.000000e+00


 <State 342>: 7.79ns
ST_342: tmp_40_7 [5/6] 7.79ns
.preheader.8:20  %tmp_40_7 = fmul double %U1_7, 2.000000e+00

ST_342: tmp_41_7 [5/6] 7.79ns
.preheader.8:22  %tmp_41_7 = fmul double %U2_7, 2.000000e+00


 <State 343>: 7.79ns
ST_343: tmp_40_7 [4/6] 7.79ns
.preheader.8:20  %tmp_40_7 = fmul double %U1_7, 2.000000e+00

ST_343: tmp_41_7 [4/6] 7.79ns
.preheader.8:22  %tmp_41_7 = fmul double %U2_7, 2.000000e+00


 <State 344>: 7.79ns
ST_344: tmp_40_7 [3/6] 7.79ns
.preheader.8:20  %tmp_40_7 = fmul double %U1_7, 2.000000e+00

ST_344: tmp_41_7 [3/6] 7.79ns
.preheader.8:22  %tmp_41_7 = fmul double %U2_7, 2.000000e+00


 <State 345>: 7.79ns
ST_345: tmp_40_7 [2/6] 7.79ns
.preheader.8:20  %tmp_40_7 = fmul double %U1_7, 2.000000e+00

ST_345: tmp_41_7 [2/6] 7.79ns
.preheader.8:22  %tmp_41_7 = fmul double %U2_7, 2.000000e+00


 <State 346>: 16.02ns
ST_346: tmp_40_7 [1/6] 7.79ns
.preheader.8:20  %tmp_40_7 = fmul double %U1_7, 2.000000e+00

ST_346: V1_7 [5/5] 8.23ns
.preheader.8:21  %V1_7 = fadd double %tmp_40_7, -1.000000e+00

ST_346: tmp_41_7 [1/6] 7.79ns
.preheader.8:22  %tmp_41_7 = fmul double %U2_7, 2.000000e+00

ST_346: V2_1_7 [5/5] 8.23ns
.preheader.8:23  %V2_1_7 = fadd double %tmp_41_7, -1.000000e+00


 <State 347>: 8.23ns
ST_347: V1_7 [4/5] 8.23ns
.preheader.8:21  %V1_7 = fadd double %tmp_40_7, -1.000000e+00

ST_347: V2_1_7 [4/5] 8.23ns
.preheader.8:23  %V2_1_7 = fadd double %tmp_41_7, -1.000000e+00


 <State 348>: 8.23ns
ST_348: V1_7 [3/5] 8.23ns
.preheader.8:21  %V1_7 = fadd double %tmp_40_7, -1.000000e+00

ST_348: V2_1_7 [3/5] 8.23ns
.preheader.8:23  %V2_1_7 = fadd double %tmp_41_7, -1.000000e+00


 <State 349>: 8.23ns
ST_349: V1_7 [2/5] 8.23ns
.preheader.8:21  %V1_7 = fadd double %tmp_40_7, -1.000000e+00

ST_349: V2_1_7 [2/5] 8.23ns
.preheader.8:23  %V2_1_7 = fadd double %tmp_41_7, -1.000000e+00


 <State 350>: 16.02ns
ST_350: V1_7 [1/5] 8.23ns
.preheader.8:21  %V1_7 = fadd double %tmp_40_7, -1.000000e+00

ST_350: V2_1_7 [1/5] 8.23ns
.preheader.8:23  %V2_1_7 = fadd double %tmp_41_7, -1.000000e+00

ST_350: tmp_42_7 [6/6] 7.79ns
.preheader.8:24  %tmp_42_7 = fmul double %V1_7, %V1_7

ST_350: tmp_43_7 [6/6] 7.79ns
.preheader.8:25  %tmp_43_7 = fmul double %V2_1_7, %V2_1_7


 <State 351>: 7.79ns
ST_351: tmp_42_7 [5/6] 7.79ns
.preheader.8:24  %tmp_42_7 = fmul double %V1_7, %V1_7

ST_351: tmp_43_7 [5/6] 7.79ns
.preheader.8:25  %tmp_43_7 = fmul double %V2_1_7, %V2_1_7


 <State 352>: 7.79ns
ST_352: tmp_42_7 [4/6] 7.79ns
.preheader.8:24  %tmp_42_7 = fmul double %V1_7, %V1_7

ST_352: tmp_43_7 [4/6] 7.79ns
.preheader.8:25  %tmp_43_7 = fmul double %V2_1_7, %V2_1_7


 <State 353>: 7.79ns
ST_353: tmp_42_7 [3/6] 7.79ns
.preheader.8:24  %tmp_42_7 = fmul double %V1_7, %V1_7

ST_353: tmp_43_7 [3/6] 7.79ns
.preheader.8:25  %tmp_43_7 = fmul double %V2_1_7, %V2_1_7


 <State 354>: 7.79ns
ST_354: tmp_42_7 [2/6] 7.79ns
.preheader.8:24  %tmp_42_7 = fmul double %V1_7, %V1_7

ST_354: tmp_43_7 [2/6] 7.79ns
.preheader.8:25  %tmp_43_7 = fmul double %V2_1_7, %V2_1_7


 <State 355>: 16.02ns
ST_355: tmp_42_7 [1/6] 7.79ns
.preheader.8:24  %tmp_42_7 = fmul double %V1_7, %V1_7

ST_355: tmp_43_7 [1/6] 7.79ns
.preheader.8:25  %tmp_43_7 = fmul double %V2_1_7, %V2_1_7

ST_355: S_1_7 [5/5] 8.23ns
.preheader.8:26  %S_1_7 = fadd double %tmp_42_7, %tmp_43_7


 <State 356>: 8.23ns
ST_356: S_1_7 [4/5] 8.23ns
.preheader.8:26  %S_1_7 = fadd double %tmp_42_7, %tmp_43_7


 <State 357>: 8.23ns
ST_357: S_1_7 [3/5] 8.23ns
.preheader.8:26  %S_1_7 = fadd double %tmp_42_7, %tmp_43_7


 <State 358>: 8.23ns
ST_358: S_1_7 [2/5] 8.23ns
.preheader.8:26  %S_1_7 = fadd double %tmp_42_7, %tmp_43_7


 <State 359>: 12.78ns
ST_359: S_1_7 [1/5] 8.23ns
.preheader.8:26  %S_1_7 = fadd double %tmp_42_7, %tmp_43_7

ST_359: tmp_24_8 [3/3] 4.55ns
.preheader.8:29  %tmp_24_8 = fcmp oge double %S_1_7, 1.000000e+00

ST_359: tmp_25_8 [3/3] 4.55ns
.preheader.8:30  %tmp_25_8 = fcmp oeq double %S_1_7, 0.000000e+00


 <State 360>: 4.55ns
ST_360: tmp_24_8 [2/3] 4.55ns
.preheader.8:29  %tmp_24_8 = fcmp oge double %S_1_7, 1.000000e+00

ST_360: tmp_25_8 [2/3] 4.55ns
.preheader.8:30  %tmp_25_8 = fcmp oeq double %S_1_7, 0.000000e+00


 <State 361>: 8.12ns
ST_361: tmp_24_8 [1/3] 4.55ns
.preheader.8:29  %tmp_24_8 = fcmp oge double %S_1_7, 1.000000e+00

ST_361: tmp_25_8 [1/3] 4.55ns
.preheader.8:30  %tmp_25_8 = fcmp oeq double %S_1_7, 0.000000e+00

ST_361: or_cond_8 [1/1] 1.37ns
.preheader.8:31  %or_cond_8 = or i1 %tmp_24_8, %tmp_25_8

ST_361: stg_1628 [1/1] 2.20ns
.preheader.8:32  br i1 %or_cond_8, label %.preheader.9, label %.loopexit


 <State 362>: 0.00ns
ST_362: tmp_30_8 [3/3] 0.00ns
.preheader.9:0  %tmp_30_8 = call fastcc i64 @black_scholes_rand_uint32() nounwind


 <State 363>: 6.85ns
ST_363: tmp_30_8 [2/3] 6.85ns
.preheader.9:0  %tmp_30_8 = call fastcc i64 @black_scholes_rand_uint32() nounwind


 <State 364>: 6.85ns
ST_364: tmp_30_8 [1/3] 6.85ns
.preheader.9:0  %tmp_30_8 = call fastcc i64 @black_scholes_rand_uint32() nounwind

ST_364: a1_8 [1/1] 0.00ns
.preheader.9:1  %a1_8 = call i59 @_ssdm_op_PartSelect.i59.i64.i32.i32(i64 %tmp_30_8, i32 5, i32 63)

ST_364: b1_8 [1/1] 0.00ns
.preheader.9:2  %b1_8 = call i58 @_ssdm_op_PartSelect.i58.i64.i32.i32(i64 %tmp_30_8, i32 6, i32 63)


 <State 365>: 6.28ns
ST_365: tmp_31_16 [1/1] 0.00ns
.preheader.9:3  %tmp_31_16 = zext i59 %a1_8 to i64

ST_365: tmp_31_8 [6/6] 6.28ns
.preheader.9:4  %tmp_31_8 = uitofp i64 %tmp_31_16 to double

ST_365: tmp_35_8 [3/3] 0.00ns
.preheader.9:10  %tmp_35_8 = call fastcc i64 @black_scholes_rand_uint32() nounwind


 <State 366>: 6.85ns
ST_366: tmp_31_8 [5/6] 6.28ns
.preheader.9:4  %tmp_31_8 = uitofp i64 %tmp_31_16 to double

ST_366: tmp_33_16 [1/1] 0.00ns
.preheader.9:6  %tmp_33_16 = zext i58 %b1_8 to i64

ST_366: tmp_33_8 [6/6] 6.28ns
.preheader.9:7  %tmp_33_8 = uitofp i64 %tmp_33_16 to double

ST_366: tmp_35_8 [2/3] 6.85ns
.preheader.9:10  %tmp_35_8 = call fastcc i64 @black_scholes_rand_uint32() nounwind


 <State 367>: 13.13ns
ST_367: tmp_31_8 [4/6] 6.28ns
.preheader.9:4  %tmp_31_8 = uitofp i64 %tmp_31_16 to double

ST_367: tmp_33_8 [5/6] 6.28ns
.preheader.9:7  %tmp_33_8 = uitofp i64 %tmp_33_16 to double

ST_367: tmp_35_8 [1/3] 6.85ns
.preheader.9:10  %tmp_35_8 = call fastcc i64 @black_scholes_rand_uint32() nounwind

ST_367: a2_8 [1/1] 0.00ns
.preheader.9:11  %a2_8 = call i59 @_ssdm_op_PartSelect.i59.i64.i32.i32(i64 %tmp_35_8, i32 5, i32 63)

ST_367: b2_8 [1/1] 0.00ns
.preheader.9:12  %b2_8 = call i58 @_ssdm_op_PartSelect.i58.i64.i32.i32(i64 %tmp_35_8, i32 6, i32 63)

ST_367: tmp_36_16 [1/1] 0.00ns
.preheader.9:13  %tmp_36_16 = zext i59 %a2_8 to i64

ST_367: tmp_36_8 [6/6] 6.28ns
.preheader.9:14  %tmp_36_8 = uitofp i64 %tmp_36_16 to double


 <State 368>: 6.28ns
ST_368: tmp_31_8 [3/6] 6.28ns
.preheader.9:4  %tmp_31_8 = uitofp i64 %tmp_31_16 to double

ST_368: tmp_33_8 [4/6] 6.28ns
.preheader.9:7  %tmp_33_8 = uitofp i64 %tmp_33_16 to double

ST_368: tmp_36_8 [5/6] 6.28ns
.preheader.9:14  %tmp_36_8 = uitofp i64 %tmp_36_16 to double

ST_368: tmp_38_16 [1/1] 0.00ns
.preheader.9:16  %tmp_38_16 = zext i58 %b2_8 to i64

ST_368: tmp_38_8 [6/6] 6.28ns
.preheader.9:17  %tmp_38_8 = uitofp i64 %tmp_38_16 to double


 <State 369>: 6.28ns
ST_369: tmp_31_8 [2/6] 6.28ns
.preheader.9:4  %tmp_31_8 = uitofp i64 %tmp_31_16 to double

ST_369: tmp_33_8 [3/6] 6.28ns
.preheader.9:7  %tmp_33_8 = uitofp i64 %tmp_33_16 to double

ST_369: tmp_36_8 [4/6] 6.28ns
.preheader.9:14  %tmp_36_8 = uitofp i64 %tmp_36_16 to double

ST_369: tmp_38_8 [5/6] 6.28ns
.preheader.9:17  %tmp_38_8 = uitofp i64 %tmp_38_16 to double


 <State 370>: 6.28ns
ST_370: tmp_31_8 [1/6] 6.28ns
.preheader.9:4  %tmp_31_8 = uitofp i64 %tmp_31_16 to double

ST_370: tmp_33_8 [2/6] 6.28ns
.preheader.9:7  %tmp_33_8 = uitofp i64 %tmp_33_16 to double

ST_370: tmp_36_8 [3/6] 6.28ns
.preheader.9:14  %tmp_36_8 = uitofp i64 %tmp_36_16 to double

ST_370: tmp_38_8 [4/6] 6.28ns
.preheader.9:17  %tmp_38_8 = uitofp i64 %tmp_38_16 to double


 <State 371>: 7.79ns
ST_371: tmp_32_8 [6/6] 7.79ns
.preheader.9:5  %tmp_32_8 = fmul double %tmp_31_8, 0x4190000000000000

ST_371: tmp_33_8 [1/6] 6.28ns
.preheader.9:7  %tmp_33_8 = uitofp i64 %tmp_33_16 to double

ST_371: tmp_36_8 [2/6] 6.28ns
.preheader.9:14  %tmp_36_8 = uitofp i64 %tmp_36_16 to double

ST_371: tmp_38_8 [3/6] 6.28ns
.preheader.9:17  %tmp_38_8 = uitofp i64 %tmp_38_16 to double


 <State 372>: 14.07ns
ST_372: tmp_32_8 [5/6] 7.79ns
.preheader.9:5  %tmp_32_8 = fmul double %tmp_31_8, 0x4190000000000000

ST_372: tmp_36_8 [1/6] 6.28ns
.preheader.9:14  %tmp_36_8 = uitofp i64 %tmp_36_16 to double

ST_372: tmp_37_8 [6/6] 7.79ns
.preheader.9:15  %tmp_37_8 = fmul double %tmp_36_8, 0x4190000000000000

ST_372: tmp_38_8 [2/6] 6.28ns
.preheader.9:17  %tmp_38_8 = uitofp i64 %tmp_38_16 to double


 <State 373>: 7.79ns
ST_373: tmp_32_8 [4/6] 7.79ns
.preheader.9:5  %tmp_32_8 = fmul double %tmp_31_8, 0x4190000000000000

ST_373: tmp_37_8 [5/6] 7.79ns
.preheader.9:15  %tmp_37_8 = fmul double %tmp_36_8, 0x4190000000000000

ST_373: tmp_38_8 [1/6] 6.28ns
.preheader.9:17  %tmp_38_8 = uitofp i64 %tmp_38_16 to double


 <State 374>: 7.79ns
ST_374: tmp_32_8 [3/6] 7.79ns
.preheader.9:5  %tmp_32_8 = fmul double %tmp_31_8, 0x4190000000000000

ST_374: tmp_37_8 [4/6] 7.79ns
.preheader.9:15  %tmp_37_8 = fmul double %tmp_36_8, 0x4190000000000000


 <State 375>: 7.79ns
ST_375: tmp_32_8 [2/6] 7.79ns
.preheader.9:5  %tmp_32_8 = fmul double %tmp_31_8, 0x4190000000000000

ST_375: tmp_37_8 [3/6] 7.79ns
.preheader.9:15  %tmp_37_8 = fmul double %tmp_36_8, 0x4190000000000000


 <State 376>: 7.79ns
ST_376: tmp_32_8 [1/6] 7.79ns
.preheader.9:5  %tmp_32_8 = fmul double %tmp_31_8, 0x4190000000000000

ST_376: tmp_37_8 [2/6] 7.79ns
.preheader.9:15  %tmp_37_8 = fmul double %tmp_36_8, 0x4190000000000000


 <State 377>: 16.02ns
ST_377: tmp_34_8 [5/5] 8.23ns
.preheader.9:8  %tmp_34_8 = fadd double %tmp_32_8, %tmp_33_8

ST_377: tmp_37_8 [1/6] 7.79ns
.preheader.9:15  %tmp_37_8 = fmul double %tmp_36_8, 0x4190000000000000

ST_377: tmp_39_8 [5/5] 8.23ns
.preheader.9:18  %tmp_39_8 = fadd double %tmp_37_8, %tmp_38_8


 <State 378>: 8.23ns
ST_378: tmp_34_8 [4/5] 8.23ns
.preheader.9:8  %tmp_34_8 = fadd double %tmp_32_8, %tmp_33_8

ST_378: tmp_39_8 [4/5] 8.23ns
.preheader.9:18  %tmp_39_8 = fadd double %tmp_37_8, %tmp_38_8


 <State 379>: 8.23ns
ST_379: tmp_34_8 [3/5] 8.23ns
.preheader.9:8  %tmp_34_8 = fadd double %tmp_32_8, %tmp_33_8

ST_379: tmp_39_8 [3/5] 8.23ns
.preheader.9:18  %tmp_39_8 = fadd double %tmp_37_8, %tmp_38_8


 <State 380>: 8.23ns
ST_380: tmp_34_8 [2/5] 8.23ns
.preheader.9:8  %tmp_34_8 = fadd double %tmp_32_8, %tmp_33_8

ST_380: tmp_39_8 [2/5] 8.23ns
.preheader.9:18  %tmp_39_8 = fadd double %tmp_37_8, %tmp_38_8


 <State 381>: 16.02ns
ST_381: tmp_34_8 [1/5] 8.23ns
.preheader.9:8  %tmp_34_8 = fadd double %tmp_32_8, %tmp_33_8

ST_381: U1_8 [6/6] 7.79ns
.preheader.9:9  %U1_8 = fmul double %tmp_34_8, 0x3CA0000000000000

ST_381: tmp_39_8 [1/5] 8.23ns
.preheader.9:18  %tmp_39_8 = fadd double %tmp_37_8, %tmp_38_8

ST_381: U2_8 [6/6] 7.79ns
.preheader.9:19  %U2_8 = fmul double %tmp_39_8, 0x3CA0000000000000


 <State 382>: 7.79ns
ST_382: U1_8 [5/6] 7.79ns
.preheader.9:9  %U1_8 = fmul double %tmp_34_8, 0x3CA0000000000000

ST_382: U2_8 [5/6] 7.79ns
.preheader.9:19  %U2_8 = fmul double %tmp_39_8, 0x3CA0000000000000


 <State 383>: 7.79ns
ST_383: U1_8 [4/6] 7.79ns
.preheader.9:9  %U1_8 = fmul double %tmp_34_8, 0x3CA0000000000000

ST_383: U2_8 [4/6] 7.79ns
.preheader.9:19  %U2_8 = fmul double %tmp_39_8, 0x3CA0000000000000


 <State 384>: 7.79ns
ST_384: U1_8 [3/6] 7.79ns
.preheader.9:9  %U1_8 = fmul double %tmp_34_8, 0x3CA0000000000000

ST_384: U2_8 [3/6] 7.79ns
.preheader.9:19  %U2_8 = fmul double %tmp_39_8, 0x3CA0000000000000


 <State 385>: 7.79ns
ST_385: U1_8 [2/6] 7.79ns
.preheader.9:9  %U1_8 = fmul double %tmp_34_8, 0x3CA0000000000000

ST_385: U2_8 [2/6] 7.79ns
.preheader.9:19  %U2_8 = fmul double %tmp_39_8, 0x3CA0000000000000


 <State 386>: 15.58ns
ST_386: U1_8 [1/6] 7.79ns
.preheader.9:9  %U1_8 = fmul double %tmp_34_8, 0x3CA0000000000000

ST_386: U2_8 [1/6] 7.79ns
.preheader.9:19  %U2_8 = fmul double %tmp_39_8, 0x3CA0000000000000

ST_386: tmp_40_8 [6/6] 7.79ns
.preheader.9:20  %tmp_40_8 = fmul double %U1_8, 2.000000e+00

ST_386: tmp_41_8 [6/6] 7.79ns
.preheader.9:22  %tmp_41_8 = fmul double %U2_8, 2.000000e+00


 <State 387>: 7.79ns
ST_387: tmp_40_8 [5/6] 7.79ns
.preheader.9:20  %tmp_40_8 = fmul double %U1_8, 2.000000e+00

ST_387: tmp_41_8 [5/6] 7.79ns
.preheader.9:22  %tmp_41_8 = fmul double %U2_8, 2.000000e+00


 <State 388>: 7.79ns
ST_388: tmp_40_8 [4/6] 7.79ns
.preheader.9:20  %tmp_40_8 = fmul double %U1_8, 2.000000e+00

ST_388: tmp_41_8 [4/6] 7.79ns
.preheader.9:22  %tmp_41_8 = fmul double %U2_8, 2.000000e+00


 <State 389>: 7.79ns
ST_389: tmp_40_8 [3/6] 7.79ns
.preheader.9:20  %tmp_40_8 = fmul double %U1_8, 2.000000e+00

ST_389: tmp_41_8 [3/6] 7.79ns
.preheader.9:22  %tmp_41_8 = fmul double %U2_8, 2.000000e+00


 <State 390>: 7.79ns
ST_390: tmp_40_8 [2/6] 7.79ns
.preheader.9:20  %tmp_40_8 = fmul double %U1_8, 2.000000e+00

ST_390: tmp_41_8 [2/6] 7.79ns
.preheader.9:22  %tmp_41_8 = fmul double %U2_8, 2.000000e+00


 <State 391>: 16.02ns
ST_391: tmp_40_8 [1/6] 7.79ns
.preheader.9:20  %tmp_40_8 = fmul double %U1_8, 2.000000e+00

ST_391: V1_8 [5/5] 8.23ns
.preheader.9:21  %V1_8 = fadd double %tmp_40_8, -1.000000e+00

ST_391: tmp_41_8 [1/6] 7.79ns
.preheader.9:22  %tmp_41_8 = fmul double %U2_8, 2.000000e+00

ST_391: V2_1_8 [5/5] 8.23ns
.preheader.9:23  %V2_1_8 = fadd double %tmp_41_8, -1.000000e+00


 <State 392>: 8.23ns
ST_392: V1_8 [4/5] 8.23ns
.preheader.9:21  %V1_8 = fadd double %tmp_40_8, -1.000000e+00

ST_392: V2_1_8 [4/5] 8.23ns
.preheader.9:23  %V2_1_8 = fadd double %tmp_41_8, -1.000000e+00


 <State 393>: 8.23ns
ST_393: V1_8 [3/5] 8.23ns
.preheader.9:21  %V1_8 = fadd double %tmp_40_8, -1.000000e+00

ST_393: V2_1_8 [3/5] 8.23ns
.preheader.9:23  %V2_1_8 = fadd double %tmp_41_8, -1.000000e+00


 <State 394>: 8.23ns
ST_394: V1_8 [2/5] 8.23ns
.preheader.9:21  %V1_8 = fadd double %tmp_40_8, -1.000000e+00

ST_394: V2_1_8 [2/5] 8.23ns
.preheader.9:23  %V2_1_8 = fadd double %tmp_41_8, -1.000000e+00


 <State 395>: 16.02ns
ST_395: V1_8 [1/5] 8.23ns
.preheader.9:21  %V1_8 = fadd double %tmp_40_8, -1.000000e+00

ST_395: V2_1_8 [1/5] 8.23ns
.preheader.9:23  %V2_1_8 = fadd double %tmp_41_8, -1.000000e+00

ST_395: tmp_42_8 [6/6] 7.79ns
.preheader.9:24  %tmp_42_8 = fmul double %V1_8, %V1_8

ST_395: tmp_43_8 [6/6] 7.79ns
.preheader.9:25  %tmp_43_8 = fmul double %V2_1_8, %V2_1_8


 <State 396>: 7.79ns
ST_396: tmp_42_8 [5/6] 7.79ns
.preheader.9:24  %tmp_42_8 = fmul double %V1_8, %V1_8

ST_396: tmp_43_8 [5/6] 7.79ns
.preheader.9:25  %tmp_43_8 = fmul double %V2_1_8, %V2_1_8


 <State 397>: 7.79ns
ST_397: tmp_42_8 [4/6] 7.79ns
.preheader.9:24  %tmp_42_8 = fmul double %V1_8, %V1_8

ST_397: tmp_43_8 [4/6] 7.79ns
.preheader.9:25  %tmp_43_8 = fmul double %V2_1_8, %V2_1_8


 <State 398>: 7.79ns
ST_398: tmp_42_8 [3/6] 7.79ns
.preheader.9:24  %tmp_42_8 = fmul double %V1_8, %V1_8

ST_398: tmp_43_8 [3/6] 7.79ns
.preheader.9:25  %tmp_43_8 = fmul double %V2_1_8, %V2_1_8


 <State 399>: 7.79ns
ST_399: tmp_42_8 [2/6] 7.79ns
.preheader.9:24  %tmp_42_8 = fmul double %V1_8, %V1_8

ST_399: tmp_43_8 [2/6] 7.79ns
.preheader.9:25  %tmp_43_8 = fmul double %V2_1_8, %V2_1_8


 <State 400>: 16.02ns
ST_400: tmp_42_8 [1/6] 7.79ns
.preheader.9:24  %tmp_42_8 = fmul double %V1_8, %V1_8

ST_400: tmp_43_8 [1/6] 7.79ns
.preheader.9:25  %tmp_43_8 = fmul double %V2_1_8, %V2_1_8

ST_400: S_1_8 [5/5] 8.23ns
.preheader.9:26  %S_1_8 = fadd double %tmp_42_8, %tmp_43_8


 <State 401>: 8.23ns
ST_401: S_1_8 [4/5] 8.23ns
.preheader.9:26  %S_1_8 = fadd double %tmp_42_8, %tmp_43_8


 <State 402>: 8.23ns
ST_402: S_1_8 [3/5] 8.23ns
.preheader.9:26  %S_1_8 = fadd double %tmp_42_8, %tmp_43_8


 <State 403>: 8.23ns
ST_403: S_1_8 [2/5] 8.23ns
.preheader.9:26  %S_1_8 = fadd double %tmp_42_8, %tmp_43_8


 <State 404>: 12.78ns
ST_404: S_1_8 [1/5] 8.23ns
.preheader.9:26  %S_1_8 = fadd double %tmp_42_8, %tmp_43_8

ST_404: tmp_24_9 [3/3] 4.55ns
.preheader.9:29  %tmp_24_9 = fcmp oge double %S_1_8, 1.000000e+00

ST_404: tmp_25_9 [3/3] 4.55ns
.preheader.9:30  %tmp_25_9 = fcmp oeq double %S_1_8, 0.000000e+00


 <State 405>: 4.55ns
ST_405: tmp_24_9 [2/3] 4.55ns
.preheader.9:29  %tmp_24_9 = fcmp oge double %S_1_8, 1.000000e+00

ST_405: tmp_25_9 [2/3] 4.55ns
.preheader.9:30  %tmp_25_9 = fcmp oeq double %S_1_8, 0.000000e+00


 <State 406>: 8.12ns
ST_406: tmp_24_9 [1/3] 4.55ns
.preheader.9:29  %tmp_24_9 = fcmp oge double %S_1_8, 1.000000e+00

ST_406: tmp_25_9 [1/3] 4.55ns
.preheader.9:30  %tmp_25_9 = fcmp oeq double %S_1_8, 0.000000e+00

ST_406: or_cond_9 [1/1] 1.37ns
.preheader.9:31  %or_cond_9 = or i1 %tmp_24_9, %tmp_25_9

ST_406: stg_1747 [1/1] 2.20ns
.preheader.9:32  br i1 %or_cond_9, label %.preheader.10, label %.loopexit


 <State 407>: 0.00ns
ST_407: tmp_30_9 [3/3] 0.00ns
.preheader.10:0  %tmp_30_9 = call fastcc i64 @black_scholes_rand_uint32() nounwind


 <State 408>: 6.85ns
ST_408: tmp_30_9 [2/3] 6.85ns
.preheader.10:0  %tmp_30_9 = call fastcc i64 @black_scholes_rand_uint32() nounwind


 <State 409>: 6.85ns
ST_409: tmp_30_9 [1/3] 6.85ns
.preheader.10:0  %tmp_30_9 = call fastcc i64 @black_scholes_rand_uint32() nounwind

ST_409: a1_9 [1/1] 0.00ns
.preheader.10:1  %a1_9 = call i59 @_ssdm_op_PartSelect.i59.i64.i32.i32(i64 %tmp_30_9, i32 5, i32 63)

ST_409: b1_9 [1/1] 0.00ns
.preheader.10:2  %b1_9 = call i58 @_ssdm_op_PartSelect.i58.i64.i32.i32(i64 %tmp_30_9, i32 6, i32 63)


 <State 410>: 6.28ns
ST_410: tmp_31_17 [1/1] 0.00ns
.preheader.10:3  %tmp_31_17 = zext i59 %a1_9 to i64

ST_410: tmp_31_9 [6/6] 6.28ns
.preheader.10:4  %tmp_31_9 = uitofp i64 %tmp_31_17 to double

ST_410: tmp_35_9 [3/3] 0.00ns
.preheader.10:10  %tmp_35_9 = call fastcc i64 @black_scholes_rand_uint32() nounwind


 <State 411>: 6.85ns
ST_411: tmp_31_9 [5/6] 6.28ns
.preheader.10:4  %tmp_31_9 = uitofp i64 %tmp_31_17 to double

ST_411: tmp_33_17 [1/1] 0.00ns
.preheader.10:6  %tmp_33_17 = zext i58 %b1_9 to i64

ST_411: tmp_33_9 [6/6] 6.28ns
.preheader.10:7  %tmp_33_9 = uitofp i64 %tmp_33_17 to double

ST_411: tmp_35_9 [2/3] 6.85ns
.preheader.10:10  %tmp_35_9 = call fastcc i64 @black_scholes_rand_uint32() nounwind


 <State 412>: 6.85ns
ST_412: tmp_31_9 [4/6] 6.28ns
.preheader.10:4  %tmp_31_9 = uitofp i64 %tmp_31_17 to double

ST_412: tmp_33_9 [5/6] 6.28ns
.preheader.10:7  %tmp_33_9 = uitofp i64 %tmp_33_17 to double

ST_412: tmp_35_9 [1/3] 6.85ns
.preheader.10:10  %tmp_35_9 = call fastcc i64 @black_scholes_rand_uint32() nounwind

ST_412: a2_9 [1/1] 0.00ns
.preheader.10:11  %a2_9 = call i59 @_ssdm_op_PartSelect.i59.i64.i32.i32(i64 %tmp_35_9, i32 5, i32 63)

ST_412: b2_9 [1/1] 0.00ns
.preheader.10:12  %b2_9 = call i58 @_ssdm_op_PartSelect.i58.i64.i32.i32(i64 %tmp_35_9, i32 6, i32 63)


 <State 413>: 6.28ns
ST_413: tmp_31_9 [3/6] 6.28ns
.preheader.10:4  %tmp_31_9 = uitofp i64 %tmp_31_17 to double

ST_413: tmp_33_9 [4/6] 6.28ns
.preheader.10:7  %tmp_33_9 = uitofp i64 %tmp_33_17 to double

ST_413: tmp_36_17 [1/1] 0.00ns
.preheader.10:13  %tmp_36_17 = zext i59 %a2_9 to i64

ST_413: tmp_36_9 [6/6] 6.28ns
.preheader.10:14  %tmp_36_9 = uitofp i64 %tmp_36_17 to double


 <State 414>: 6.28ns
ST_414: tmp_31_9 [2/6] 6.28ns
.preheader.10:4  %tmp_31_9 = uitofp i64 %tmp_31_17 to double

ST_414: tmp_33_9 [3/6] 6.28ns
.preheader.10:7  %tmp_33_9 = uitofp i64 %tmp_33_17 to double

ST_414: tmp_36_9 [5/6] 6.28ns
.preheader.10:14  %tmp_36_9 = uitofp i64 %tmp_36_17 to double

ST_414: tmp_38_17 [1/1] 0.00ns
.preheader.10:16  %tmp_38_17 = zext i58 %b2_9 to i64

ST_414: tmp_38_9 [6/6] 6.28ns
.preheader.10:17  %tmp_38_9 = uitofp i64 %tmp_38_17 to double


 <State 415>: 6.28ns
ST_415: tmp_31_9 [1/6] 6.28ns
.preheader.10:4  %tmp_31_9 = uitofp i64 %tmp_31_17 to double

ST_415: tmp_33_9 [2/6] 6.28ns
.preheader.10:7  %tmp_33_9 = uitofp i64 %tmp_33_17 to double

ST_415: tmp_36_9 [4/6] 6.28ns
.preheader.10:14  %tmp_36_9 = uitofp i64 %tmp_36_17 to double

ST_415: tmp_38_9 [5/6] 6.28ns
.preheader.10:17  %tmp_38_9 = uitofp i64 %tmp_38_17 to double


 <State 416>: 7.79ns
ST_416: tmp_32_9 [6/6] 7.79ns
.preheader.10:5  %tmp_32_9 = fmul double %tmp_31_9, 0x4190000000000000

ST_416: tmp_33_9 [1/6] 6.28ns
.preheader.10:7  %tmp_33_9 = uitofp i64 %tmp_33_17 to double

ST_416: tmp_36_9 [3/6] 6.28ns
.preheader.10:14  %tmp_36_9 = uitofp i64 %tmp_36_17 to double

ST_416: tmp_38_9 [4/6] 6.28ns
.preheader.10:17  %tmp_38_9 = uitofp i64 %tmp_38_17 to double


 <State 417>: 7.79ns
ST_417: tmp_32_9 [5/6] 7.79ns
.preheader.10:5  %tmp_32_9 = fmul double %tmp_31_9, 0x4190000000000000

ST_417: tmp_36_9 [2/6] 6.28ns
.preheader.10:14  %tmp_36_9 = uitofp i64 %tmp_36_17 to double

ST_417: tmp_38_9 [3/6] 6.28ns
.preheader.10:17  %tmp_38_9 = uitofp i64 %tmp_38_17 to double


 <State 418>: 7.79ns
ST_418: tmp_32_9 [4/6] 7.79ns
.preheader.10:5  %tmp_32_9 = fmul double %tmp_31_9, 0x4190000000000000

ST_418: tmp_36_9 [1/6] 6.28ns
.preheader.10:14  %tmp_36_9 = uitofp i64 %tmp_36_17 to double

ST_418: tmp_38_9 [2/6] 6.28ns
.preheader.10:17  %tmp_38_9 = uitofp i64 %tmp_38_17 to double


 <State 419>: 7.79ns
ST_419: tmp_32_9 [3/6] 7.79ns
.preheader.10:5  %tmp_32_9 = fmul double %tmp_31_9, 0x4190000000000000

ST_419: tmp_37_9 [6/6] 7.79ns
.preheader.10:15  %tmp_37_9 = fmul double %tmp_36_9, 0x4190000000000000

ST_419: tmp_38_9 [1/6] 6.28ns
.preheader.10:17  %tmp_38_9 = uitofp i64 %tmp_38_17 to double


 <State 420>: 7.79ns
ST_420: tmp_32_9 [2/6] 7.79ns
.preheader.10:5  %tmp_32_9 = fmul double %tmp_31_9, 0x4190000000000000

ST_420: tmp_37_9 [5/6] 7.79ns
.preheader.10:15  %tmp_37_9 = fmul double %tmp_36_9, 0x4190000000000000


 <State 421>: 7.79ns
ST_421: tmp_32_9 [1/6] 7.79ns
.preheader.10:5  %tmp_32_9 = fmul double %tmp_31_9, 0x4190000000000000

ST_421: tmp_37_9 [4/6] 7.79ns
.preheader.10:15  %tmp_37_9 = fmul double %tmp_36_9, 0x4190000000000000


 <State 422>: 8.23ns
ST_422: tmp_34_9 [5/5] 8.23ns
.preheader.10:8  %tmp_34_9 = fadd double %tmp_32_9, %tmp_33_9

ST_422: tmp_37_9 [3/6] 7.79ns
.preheader.10:15  %tmp_37_9 = fmul double %tmp_36_9, 0x4190000000000000


 <State 423>: 8.23ns
ST_423: tmp_34_9 [4/5] 8.23ns
.preheader.10:8  %tmp_34_9 = fadd double %tmp_32_9, %tmp_33_9

ST_423: tmp_37_9 [2/6] 7.79ns
.preheader.10:15  %tmp_37_9 = fmul double %tmp_36_9, 0x4190000000000000


 <State 424>: 8.23ns
ST_424: tmp_34_9 [3/5] 8.23ns
.preheader.10:8  %tmp_34_9 = fadd double %tmp_32_9, %tmp_33_9

ST_424: tmp_37_9 [1/6] 7.79ns
.preheader.10:15  %tmp_37_9 = fmul double %tmp_36_9, 0x4190000000000000


 <State 425>: 8.23ns
ST_425: tmp_34_9 [2/5] 8.23ns
.preheader.10:8  %tmp_34_9 = fadd double %tmp_32_9, %tmp_33_9

ST_425: tmp_39_9 [5/5] 8.23ns
.preheader.10:18  %tmp_39_9 = fadd double %tmp_37_9, %tmp_38_9


 <State 426>: 8.23ns
ST_426: tmp_34_9 [1/5] 8.23ns
.preheader.10:8  %tmp_34_9 = fadd double %tmp_32_9, %tmp_33_9

ST_426: tmp_39_9 [4/5] 8.23ns
.preheader.10:18  %tmp_39_9 = fadd double %tmp_37_9, %tmp_38_9


 <State 427>: 8.23ns
ST_427: U1_9 [6/6] 7.79ns
.preheader.10:9  %U1_9 = fmul double %tmp_34_9, 0x3CA0000000000000

ST_427: tmp_39_9 [3/5] 8.23ns
.preheader.10:18  %tmp_39_9 = fadd double %tmp_37_9, %tmp_38_9


 <State 428>: 8.23ns
ST_428: U1_9 [5/6] 7.79ns
.preheader.10:9  %U1_9 = fmul double %tmp_34_9, 0x3CA0000000000000

ST_428: tmp_39_9 [2/5] 8.23ns
.preheader.10:18  %tmp_39_9 = fadd double %tmp_37_9, %tmp_38_9


 <State 429>: 8.23ns
ST_429: U1_9 [4/6] 7.79ns
.preheader.10:9  %U1_9 = fmul double %tmp_34_9, 0x3CA0000000000000

ST_429: tmp_39_9 [1/5] 8.23ns
.preheader.10:18  %tmp_39_9 = fadd double %tmp_37_9, %tmp_38_9


 <State 430>: 7.79ns
ST_430: U1_9 [3/6] 7.79ns
.preheader.10:9  %U1_9 = fmul double %tmp_34_9, 0x3CA0000000000000

ST_430: U2_9 [6/6] 7.79ns
.preheader.10:19  %U2_9 = fmul double %tmp_39_9, 0x3CA0000000000000


 <State 431>: 7.79ns
ST_431: U1_9 [2/6] 7.79ns
.preheader.10:9  %U1_9 = fmul double %tmp_34_9, 0x3CA0000000000000

ST_431: U2_9 [5/6] 7.79ns
.preheader.10:19  %U2_9 = fmul double %tmp_39_9, 0x3CA0000000000000


 <State 432>: 7.79ns
ST_432: U1_9 [1/6] 7.79ns
.preheader.10:9  %U1_9 = fmul double %tmp_34_9, 0x3CA0000000000000

ST_432: U2_9 [4/6] 7.79ns
.preheader.10:19  %U2_9 = fmul double %tmp_39_9, 0x3CA0000000000000


 <State 433>: 7.79ns
ST_433: U2_9 [3/6] 7.79ns
.preheader.10:19  %U2_9 = fmul double %tmp_39_9, 0x3CA0000000000000

ST_433: tmp_40_9 [6/6] 7.79ns
.preheader.10:20  %tmp_40_9 = fmul double %U1_9, 2.000000e+00


 <State 434>: 7.79ns
ST_434: U2_9 [2/6] 7.79ns
.preheader.10:19  %U2_9 = fmul double %tmp_39_9, 0x3CA0000000000000

ST_434: tmp_40_9 [5/6] 7.79ns
.preheader.10:20  %tmp_40_9 = fmul double %U1_9, 2.000000e+00


 <State 435>: 7.79ns
ST_435: U2_9 [1/6] 7.79ns
.preheader.10:19  %U2_9 = fmul double %tmp_39_9, 0x3CA0000000000000

ST_435: tmp_40_9 [4/6] 7.79ns
.preheader.10:20  %tmp_40_9 = fmul double %U1_9, 2.000000e+00


 <State 436>: 7.79ns
ST_436: tmp_40_9 [3/6] 7.79ns
.preheader.10:20  %tmp_40_9 = fmul double %U1_9, 2.000000e+00

ST_436: tmp_41_9 [6/6] 7.79ns
.preheader.10:22  %tmp_41_9 = fmul double %U2_9, 2.000000e+00


 <State 437>: 7.79ns
ST_437: tmp_40_9 [2/6] 7.79ns
.preheader.10:20  %tmp_40_9 = fmul double %U1_9, 2.000000e+00

ST_437: tmp_41_9 [5/6] 7.79ns
.preheader.10:22  %tmp_41_9 = fmul double %U2_9, 2.000000e+00


 <State 438>: 7.79ns
ST_438: tmp_40_9 [1/6] 7.79ns
.preheader.10:20  %tmp_40_9 = fmul double %U1_9, 2.000000e+00

ST_438: tmp_41_9 [4/6] 7.79ns
.preheader.10:22  %tmp_41_9 = fmul double %U2_9, 2.000000e+00


 <State 439>: 8.23ns
ST_439: V1_9 [5/5] 8.23ns
.preheader.10:21  %V1_9 = fadd double %tmp_40_9, -1.000000e+00

ST_439: tmp_41_9 [3/6] 7.79ns
.preheader.10:22  %tmp_41_9 = fmul double %U2_9, 2.000000e+00


 <State 440>: 8.23ns
ST_440: V1_9 [4/5] 8.23ns
.preheader.10:21  %V1_9 = fadd double %tmp_40_9, -1.000000e+00

ST_440: tmp_41_9 [2/6] 7.79ns
.preheader.10:22  %tmp_41_9 = fmul double %U2_9, 2.000000e+00


 <State 441>: 8.23ns
ST_441: V1_9 [3/5] 8.23ns
.preheader.10:21  %V1_9 = fadd double %tmp_40_9, -1.000000e+00

ST_441: tmp_41_9 [1/6] 7.79ns
.preheader.10:22  %tmp_41_9 = fmul double %U2_9, 2.000000e+00


 <State 442>: 8.23ns
ST_442: V1_9 [2/5] 8.23ns
.preheader.10:21  %V1_9 = fadd double %tmp_40_9, -1.000000e+00


 <State 443>: 8.23ns
ST_443: V1_9 [1/5] 8.23ns
.preheader.10:21  %V1_9 = fadd double %tmp_40_9, -1.000000e+00

ST_443: V2_1_9 [5/5] 8.23ns
.preheader.10:23  %V2_1_9 = fadd double %tmp_41_9, -1.000000e+00


 <State 444>: 8.23ns
ST_444: V2_1_9 [4/5] 8.23ns
.preheader.10:23  %V2_1_9 = fadd double %tmp_41_9, -1.000000e+00

ST_444: tmp_42_9 [6/6] 7.79ns
.preheader.10:24  %tmp_42_9 = fmul double %V1_9, %V1_9


 <State 445>: 8.23ns
ST_445: V2_1_9 [3/5] 8.23ns
.preheader.10:23  %V2_1_9 = fadd double %tmp_41_9, -1.000000e+00

ST_445: tmp_42_9 [5/6] 7.79ns
.preheader.10:24  %tmp_42_9 = fmul double %V1_9, %V1_9


 <State 446>: 8.23ns
ST_446: V2_1_9 [2/5] 8.23ns
.preheader.10:23  %V2_1_9 = fadd double %tmp_41_9, -1.000000e+00

ST_446: tmp_42_9 [4/6] 7.79ns
.preheader.10:24  %tmp_42_9 = fmul double %V1_9, %V1_9


 <State 447>: 8.23ns
ST_447: V2_1_9 [1/5] 8.23ns
.preheader.10:23  %V2_1_9 = fadd double %tmp_41_9, -1.000000e+00

ST_447: tmp_42_9 [3/6] 7.79ns
.preheader.10:24  %tmp_42_9 = fmul double %V1_9, %V1_9


 <State 448>: 7.79ns
ST_448: tmp_42_9 [2/6] 7.79ns
.preheader.10:24  %tmp_42_9 = fmul double %V1_9, %V1_9

ST_448: tmp_43_9 [6/6] 7.79ns
.preheader.10:25  %tmp_43_9 = fmul double %V2_1_9, %V2_1_9


 <State 449>: 7.79ns
ST_449: tmp_42_9 [1/6] 7.79ns
.preheader.10:24  %tmp_42_9 = fmul double %V1_9, %V1_9

ST_449: tmp_43_9 [5/6] 7.79ns
.preheader.10:25  %tmp_43_9 = fmul double %V2_1_9, %V2_1_9


 <State 450>: 7.79ns
ST_450: tmp_43_9 [4/6] 7.79ns
.preheader.10:25  %tmp_43_9 = fmul double %V2_1_9, %V2_1_9


 <State 451>: 7.79ns
ST_451: tmp_43_9 [3/6] 7.79ns
.preheader.10:25  %tmp_43_9 = fmul double %V2_1_9, %V2_1_9


 <State 452>: 7.79ns
ST_452: tmp_43_9 [2/6] 7.79ns
.preheader.10:25  %tmp_43_9 = fmul double %V2_1_9, %V2_1_9


 <State 453>: 7.79ns
ST_453: tmp_43_9 [1/6] 7.79ns
.preheader.10:25  %tmp_43_9 = fmul double %V2_1_9, %V2_1_9


 <State 454>: 8.23ns
ST_454: S_1_9 [5/5] 8.23ns
.preheader.10:26  %S_1_9 = fadd double %tmp_42_9, %tmp_43_9


 <State 455>: 8.23ns
ST_455: S_1_9 [4/5] 8.23ns
.preheader.10:26  %S_1_9 = fadd double %tmp_42_9, %tmp_43_9


 <State 456>: 8.23ns
ST_456: S_1_9 [3/5] 8.23ns
.preheader.10:26  %S_1_9 = fadd double %tmp_42_9, %tmp_43_9


 <State 457>: 8.23ns
ST_457: S_1_9 [2/5] 8.23ns
.preheader.10:26  %S_1_9 = fadd double %tmp_42_9, %tmp_43_9


 <State 458>: 8.23ns
ST_458: S_1_9 [1/5] 8.23ns
.preheader.10:26  %S_1_9 = fadd double %tmp_42_9, %tmp_43_9


 <State 459>: 2.20ns
ST_459: stg_1859 [1/1] 2.20ns
.preheader.10:28  br label %.loopexit


 <State 460>: 7.39ns
ST_460: gaussrand_state_S_0_lcssa [1/1] 0.00ns
.loopexit:0  %gaussrand_state_S_0_lcssa = phi double [ %S_1, %.preheader.0 ], [ %S_1_1, %.preheader.2 ], [ %S_1_2, %.preheader.3 ], [ %S_1_3, %.preheader.4 ], [ %S_1_4, %.preheader.5 ], [ %S_1_5, %.preheader.6 ], [ %S_1_6, %.preheader.7 ], [ %S_1_7, %.preheader.8 ], [ %S_1_8, %.preheader.9 ], [ %S_1_9, %.preheader.10 ]

ST_460: gaussrand_state_V1_0_lcssa [1/1] 0.00ns
.loopexit:1  %gaussrand_state_V1_0_lcssa = phi double [ %V1, %.preheader.0 ], [ %V1_1, %.preheader.2 ], [ %V1_2, %.preheader.3 ], [ %V1_3, %.preheader.4 ], [ %V1_4, %.preheader.5 ], [ %V1_5, %.preheader.6 ], [ %V1_6, %.preheader.7 ], [ %V1_7, %.preheader.8 ], [ %V1_8, %.preheader.9 ], [ %V1_9, %.preheader.10 ]

ST_460: tmp_23 [31/31] 7.39ns
.loopexit:2  %tmp_23 = call double @llvm.log.f64(double %gaussrand_state_S_0_lcssa)


 <State 461>: 7.39ns
ST_461: tmp_23 [30/31] 7.39ns
.loopexit:2  %tmp_23 = call double @llvm.log.f64(double %gaussrand_state_S_0_lcssa)


 <State 462>: 7.39ns
ST_462: tmp_23 [29/31] 7.39ns
.loopexit:2  %tmp_23 = call double @llvm.log.f64(double %gaussrand_state_S_0_lcssa)


 <State 463>: 7.39ns
ST_463: tmp_23 [28/31] 7.39ns
.loopexit:2  %tmp_23 = call double @llvm.log.f64(double %gaussrand_state_S_0_lcssa)


 <State 464>: 7.39ns
ST_464: tmp_23 [27/31] 7.39ns
.loopexit:2  %tmp_23 = call double @llvm.log.f64(double %gaussrand_state_S_0_lcssa)


 <State 465>: 7.39ns
ST_465: tmp_23 [26/31] 7.39ns
.loopexit:2  %tmp_23 = call double @llvm.log.f64(double %gaussrand_state_S_0_lcssa)


 <State 466>: 7.39ns
ST_466: tmp_23 [25/31] 7.39ns
.loopexit:2  %tmp_23 = call double @llvm.log.f64(double %gaussrand_state_S_0_lcssa)


 <State 467>: 7.39ns
ST_467: tmp_23 [24/31] 7.39ns
.loopexit:2  %tmp_23 = call double @llvm.log.f64(double %gaussrand_state_S_0_lcssa)


 <State 468>: 7.39ns
ST_468: tmp_23 [23/31] 7.39ns
.loopexit:2  %tmp_23 = call double @llvm.log.f64(double %gaussrand_state_S_0_lcssa)


 <State 469>: 7.39ns
ST_469: tmp_23 [22/31] 7.39ns
.loopexit:2  %tmp_23 = call double @llvm.log.f64(double %gaussrand_state_S_0_lcssa)


 <State 470>: 7.39ns
ST_470: tmp_23 [21/31] 7.39ns
.loopexit:2  %tmp_23 = call double @llvm.log.f64(double %gaussrand_state_S_0_lcssa)


 <State 471>: 7.39ns
ST_471: tmp_23 [20/31] 7.39ns
.loopexit:2  %tmp_23 = call double @llvm.log.f64(double %gaussrand_state_S_0_lcssa)


 <State 472>: 7.39ns
ST_472: tmp_23 [19/31] 7.39ns
.loopexit:2  %tmp_23 = call double @llvm.log.f64(double %gaussrand_state_S_0_lcssa)


 <State 473>: 7.39ns
ST_473: tmp_23 [18/31] 7.39ns
.loopexit:2  %tmp_23 = call double @llvm.log.f64(double %gaussrand_state_S_0_lcssa)


 <State 474>: 7.39ns
ST_474: tmp_23 [17/31] 7.39ns
.loopexit:2  %tmp_23 = call double @llvm.log.f64(double %gaussrand_state_S_0_lcssa)


 <State 475>: 7.39ns
ST_475: tmp_23 [16/31] 7.39ns
.loopexit:2  %tmp_23 = call double @llvm.log.f64(double %gaussrand_state_S_0_lcssa)


 <State 476>: 7.39ns
ST_476: tmp_23 [15/31] 7.39ns
.loopexit:2  %tmp_23 = call double @llvm.log.f64(double %gaussrand_state_S_0_lcssa)


 <State 477>: 7.39ns
ST_477: tmp_23 [14/31] 7.39ns
.loopexit:2  %tmp_23 = call double @llvm.log.f64(double %gaussrand_state_S_0_lcssa)


 <State 478>: 7.39ns
ST_478: tmp_23 [13/31] 7.39ns
.loopexit:2  %tmp_23 = call double @llvm.log.f64(double %gaussrand_state_S_0_lcssa)


 <State 479>: 7.39ns
ST_479: tmp_23 [12/31] 7.39ns
.loopexit:2  %tmp_23 = call double @llvm.log.f64(double %gaussrand_state_S_0_lcssa)


 <State 480>: 7.39ns
ST_480: tmp_23 [11/31] 7.39ns
.loopexit:2  %tmp_23 = call double @llvm.log.f64(double %gaussrand_state_S_0_lcssa)


 <State 481>: 7.39ns
ST_481: tmp_23 [10/31] 7.39ns
.loopexit:2  %tmp_23 = call double @llvm.log.f64(double %gaussrand_state_S_0_lcssa)


 <State 482>: 7.39ns
ST_482: tmp_23 [9/31] 7.39ns
.loopexit:2  %tmp_23 = call double @llvm.log.f64(double %gaussrand_state_S_0_lcssa)


 <State 483>: 7.39ns
ST_483: tmp_23 [8/31] 7.39ns
.loopexit:2  %tmp_23 = call double @llvm.log.f64(double %gaussrand_state_S_0_lcssa)


 <State 484>: 7.39ns
ST_484: tmp_23 [7/31] 7.39ns
.loopexit:2  %tmp_23 = call double @llvm.log.f64(double %gaussrand_state_S_0_lcssa)


 <State 485>: 7.39ns
ST_485: tmp_23 [6/31] 7.39ns
.loopexit:2  %tmp_23 = call double @llvm.log.f64(double %gaussrand_state_S_0_lcssa)


 <State 486>: 7.39ns
ST_486: tmp_23 [5/31] 7.39ns
.loopexit:2  %tmp_23 = call double @llvm.log.f64(double %gaussrand_state_S_0_lcssa)


 <State 487>: 7.39ns
ST_487: tmp_23 [4/31] 7.39ns
.loopexit:2  %tmp_23 = call double @llvm.log.f64(double %gaussrand_state_S_0_lcssa)


 <State 488>: 7.39ns
ST_488: tmp_23 [3/31] 7.39ns
.loopexit:2  %tmp_23 = call double @llvm.log.f64(double %gaussrand_state_S_0_lcssa)


 <State 489>: 7.39ns
ST_489: tmp_23 [2/31] 7.39ns
.loopexit:2  %tmp_23 = call double @llvm.log.f64(double %gaussrand_state_S_0_lcssa)


 <State 490>: 7.39ns
ST_490: tmp_23 [1/31] 7.39ns
.loopexit:2  %tmp_23 = call double @llvm.log.f64(double %gaussrand_state_S_0_lcssa)


 <State 491>: 0.00ns

 <State 492>: 7.79ns
ST_492: tmp_24 [6/6] 7.79ns
.loopexit:3  %tmp_24 = fmul double %tmp_23, -2.000000e+00


 <State 493>: 7.79ns
ST_493: tmp_24 [5/6] 7.79ns
.loopexit:3  %tmp_24 = fmul double %tmp_23, -2.000000e+00


 <State 494>: 7.79ns
ST_494: tmp_24 [4/6] 7.79ns
.loopexit:3  %tmp_24 = fmul double %tmp_23, -2.000000e+00


 <State 495>: 7.79ns
ST_495: tmp_24 [3/6] 7.79ns
.loopexit:3  %tmp_24 = fmul double %tmp_23, -2.000000e+00


 <State 496>: 7.79ns
ST_496: tmp_24 [2/6] 7.79ns
.loopexit:3  %tmp_24 = fmul double %tmp_23, -2.000000e+00


 <State 497>: 7.79ns
ST_497: tmp_24 [1/6] 7.79ns
.loopexit:3  %tmp_24 = fmul double %tmp_23, -2.000000e+00


 <State 498>: 8.62ns
ST_498: tmp_25 [31/31] 8.62ns
.loopexit:4  %tmp_25 = fdiv double %tmp_24, %gaussrand_state_S_0_lcssa


 <State 499>: 8.62ns
ST_499: tmp_25 [30/31] 8.62ns
.loopexit:4  %tmp_25 = fdiv double %tmp_24, %gaussrand_state_S_0_lcssa


 <State 500>: 8.62ns
ST_500: tmp_25 [29/31] 8.62ns
.loopexit:4  %tmp_25 = fdiv double %tmp_24, %gaussrand_state_S_0_lcssa


 <State 501>: 8.62ns
ST_501: tmp_25 [28/31] 8.62ns
.loopexit:4  %tmp_25 = fdiv double %tmp_24, %gaussrand_state_S_0_lcssa


 <State 502>: 8.62ns
ST_502: tmp_25 [27/31] 8.62ns
.loopexit:4  %tmp_25 = fdiv double %tmp_24, %gaussrand_state_S_0_lcssa


 <State 503>: 8.62ns
ST_503: tmp_25 [26/31] 8.62ns
.loopexit:4  %tmp_25 = fdiv double %tmp_24, %gaussrand_state_S_0_lcssa


 <State 504>: 8.62ns
ST_504: tmp_25 [25/31] 8.62ns
.loopexit:4  %tmp_25 = fdiv double %tmp_24, %gaussrand_state_S_0_lcssa


 <State 505>: 8.62ns
ST_505: tmp_25 [24/31] 8.62ns
.loopexit:4  %tmp_25 = fdiv double %tmp_24, %gaussrand_state_S_0_lcssa


 <State 506>: 8.62ns
ST_506: tmp_25 [23/31] 8.62ns
.loopexit:4  %tmp_25 = fdiv double %tmp_24, %gaussrand_state_S_0_lcssa


 <State 507>: 8.62ns
ST_507: tmp_25 [22/31] 8.62ns
.loopexit:4  %tmp_25 = fdiv double %tmp_24, %gaussrand_state_S_0_lcssa


 <State 508>: 8.62ns
ST_508: tmp_25 [21/31] 8.62ns
.loopexit:4  %tmp_25 = fdiv double %tmp_24, %gaussrand_state_S_0_lcssa


 <State 509>: 8.62ns
ST_509: tmp_25 [20/31] 8.62ns
.loopexit:4  %tmp_25 = fdiv double %tmp_24, %gaussrand_state_S_0_lcssa


 <State 510>: 8.62ns
ST_510: tmp_25 [19/31] 8.62ns
.loopexit:4  %tmp_25 = fdiv double %tmp_24, %gaussrand_state_S_0_lcssa


 <State 511>: 8.62ns
ST_511: tmp_25 [18/31] 8.62ns
.loopexit:4  %tmp_25 = fdiv double %tmp_24, %gaussrand_state_S_0_lcssa


 <State 512>: 8.62ns
ST_512: tmp_25 [17/31] 8.62ns
.loopexit:4  %tmp_25 = fdiv double %tmp_24, %gaussrand_state_S_0_lcssa


 <State 513>: 8.62ns
ST_513: tmp_25 [16/31] 8.62ns
.loopexit:4  %tmp_25 = fdiv double %tmp_24, %gaussrand_state_S_0_lcssa


 <State 514>: 8.62ns
ST_514: tmp_25 [15/31] 8.62ns
.loopexit:4  %tmp_25 = fdiv double %tmp_24, %gaussrand_state_S_0_lcssa


 <State 515>: 8.62ns
ST_515: tmp_25 [14/31] 8.62ns
.loopexit:4  %tmp_25 = fdiv double %tmp_24, %gaussrand_state_S_0_lcssa


 <State 516>: 8.62ns
ST_516: tmp_25 [13/31] 8.62ns
.loopexit:4  %tmp_25 = fdiv double %tmp_24, %gaussrand_state_S_0_lcssa


 <State 517>: 8.62ns
ST_517: tmp_25 [12/31] 8.62ns
.loopexit:4  %tmp_25 = fdiv double %tmp_24, %gaussrand_state_S_0_lcssa


 <State 518>: 8.62ns
ST_518: tmp_25 [11/31] 8.62ns
.loopexit:4  %tmp_25 = fdiv double %tmp_24, %gaussrand_state_S_0_lcssa


 <State 519>: 8.62ns
ST_519: tmp_25 [10/31] 8.62ns
.loopexit:4  %tmp_25 = fdiv double %tmp_24, %gaussrand_state_S_0_lcssa


 <State 520>: 8.62ns
ST_520: tmp_25 [9/31] 8.62ns
.loopexit:4  %tmp_25 = fdiv double %tmp_24, %gaussrand_state_S_0_lcssa


 <State 521>: 8.62ns
ST_521: tmp_25 [8/31] 8.62ns
.loopexit:4  %tmp_25 = fdiv double %tmp_24, %gaussrand_state_S_0_lcssa


 <State 522>: 8.62ns
ST_522: tmp_25 [7/31] 8.62ns
.loopexit:4  %tmp_25 = fdiv double %tmp_24, %gaussrand_state_S_0_lcssa


 <State 523>: 8.62ns
ST_523: tmp_25 [6/31] 8.62ns
.loopexit:4  %tmp_25 = fdiv double %tmp_24, %gaussrand_state_S_0_lcssa


 <State 524>: 8.62ns
ST_524: tmp_25 [5/31] 8.62ns
.loopexit:4  %tmp_25 = fdiv double %tmp_24, %gaussrand_state_S_0_lcssa


 <State 525>: 8.62ns
ST_525: tmp_25 [4/31] 8.62ns
.loopexit:4  %tmp_25 = fdiv double %tmp_24, %gaussrand_state_S_0_lcssa


 <State 526>: 8.62ns
ST_526: tmp_25 [3/31] 8.62ns
.loopexit:4  %tmp_25 = fdiv double %tmp_24, %gaussrand_state_S_0_lcssa


 <State 527>: 8.62ns
ST_527: tmp_25 [2/31] 8.62ns
.loopexit:4  %tmp_25 = fdiv double %tmp_24, %gaussrand_state_S_0_lcssa


 <State 528>: 8.62ns
ST_528: tmp_25 [1/31] 8.62ns
.loopexit:4  %tmp_25 = fdiv double %tmp_24, %gaussrand_state_S_0_lcssa


 <State 529>: 8.62ns
ST_529: tmp_26 [31/31] 8.62ns
.loopexit:5  %tmp_26 = call double @llvm.sqrt.f64(double %tmp_25)


 <State 530>: 8.62ns
ST_530: tmp_26 [30/31] 8.62ns
.loopexit:5  %tmp_26 = call double @llvm.sqrt.f64(double %tmp_25)


 <State 531>: 8.62ns
ST_531: tmp_26 [29/31] 8.62ns
.loopexit:5  %tmp_26 = call double @llvm.sqrt.f64(double %tmp_25)


 <State 532>: 8.62ns
ST_532: tmp_26 [28/31] 8.62ns
.loopexit:5  %tmp_26 = call double @llvm.sqrt.f64(double %tmp_25)


 <State 533>: 8.62ns
ST_533: tmp_26 [27/31] 8.62ns
.loopexit:5  %tmp_26 = call double @llvm.sqrt.f64(double %tmp_25)


 <State 534>: 8.62ns
ST_534: tmp_26 [26/31] 8.62ns
.loopexit:5  %tmp_26 = call double @llvm.sqrt.f64(double %tmp_25)


 <State 535>: 8.62ns
ST_535: tmp_26 [25/31] 8.62ns
.loopexit:5  %tmp_26 = call double @llvm.sqrt.f64(double %tmp_25)


 <State 536>: 8.62ns
ST_536: tmp_26 [24/31] 8.62ns
.loopexit:5  %tmp_26 = call double @llvm.sqrt.f64(double %tmp_25)


 <State 537>: 8.62ns
ST_537: tmp_26 [23/31] 8.62ns
.loopexit:5  %tmp_26 = call double @llvm.sqrt.f64(double %tmp_25)


 <State 538>: 8.62ns
ST_538: tmp_26 [22/31] 8.62ns
.loopexit:5  %tmp_26 = call double @llvm.sqrt.f64(double %tmp_25)


 <State 539>: 8.62ns
ST_539: tmp_26 [21/31] 8.62ns
.loopexit:5  %tmp_26 = call double @llvm.sqrt.f64(double %tmp_25)


 <State 540>: 8.62ns
ST_540: tmp_26 [20/31] 8.62ns
.loopexit:5  %tmp_26 = call double @llvm.sqrt.f64(double %tmp_25)


 <State 541>: 8.62ns
ST_541: tmp_26 [19/31] 8.62ns
.loopexit:5  %tmp_26 = call double @llvm.sqrt.f64(double %tmp_25)


 <State 542>: 8.62ns
ST_542: tmp_26 [18/31] 8.62ns
.loopexit:5  %tmp_26 = call double @llvm.sqrt.f64(double %tmp_25)


 <State 543>: 8.62ns
ST_543: tmp_26 [17/31] 8.62ns
.loopexit:5  %tmp_26 = call double @llvm.sqrt.f64(double %tmp_25)


 <State 544>: 8.62ns
ST_544: tmp_26 [16/31] 8.62ns
.loopexit:5  %tmp_26 = call double @llvm.sqrt.f64(double %tmp_25)


 <State 545>: 8.62ns
ST_545: tmp_26 [15/31] 8.62ns
.loopexit:5  %tmp_26 = call double @llvm.sqrt.f64(double %tmp_25)


 <State 546>: 8.62ns
ST_546: tmp_26 [14/31] 8.62ns
.loopexit:5  %tmp_26 = call double @llvm.sqrt.f64(double %tmp_25)


 <State 547>: 8.62ns
ST_547: tmp_26 [13/31] 8.62ns
.loopexit:5  %tmp_26 = call double @llvm.sqrt.f64(double %tmp_25)


 <State 548>: 8.62ns
ST_548: tmp_26 [12/31] 8.62ns
.loopexit:5  %tmp_26 = call double @llvm.sqrt.f64(double %tmp_25)


 <State 549>: 8.62ns
ST_549: tmp_26 [11/31] 8.62ns
.loopexit:5  %tmp_26 = call double @llvm.sqrt.f64(double %tmp_25)


 <State 550>: 8.62ns
ST_550: tmp_26 [10/31] 8.62ns
.loopexit:5  %tmp_26 = call double @llvm.sqrt.f64(double %tmp_25)


 <State 551>: 8.62ns
ST_551: tmp_26 [9/31] 8.62ns
.loopexit:5  %tmp_26 = call double @llvm.sqrt.f64(double %tmp_25)


 <State 552>: 8.62ns
ST_552: tmp_26 [8/31] 8.62ns
.loopexit:5  %tmp_26 = call double @llvm.sqrt.f64(double %tmp_25)


 <State 553>: 8.62ns
ST_553: tmp_26 [7/31] 8.62ns
.loopexit:5  %tmp_26 = call double @llvm.sqrt.f64(double %tmp_25)


 <State 554>: 8.62ns
ST_554: tmp_26 [6/31] 8.62ns
.loopexit:5  %tmp_26 = call double @llvm.sqrt.f64(double %tmp_25)


 <State 555>: 8.62ns
ST_555: tmp_26 [5/31] 8.62ns
.loopexit:5  %tmp_26 = call double @llvm.sqrt.f64(double %tmp_25)


 <State 556>: 8.62ns
ST_556: tmp_26 [4/31] 8.62ns
.loopexit:5  %tmp_26 = call double @llvm.sqrt.f64(double %tmp_25)


 <State 557>: 8.62ns
ST_557: tmp_26 [3/31] 8.62ns
.loopexit:5  %tmp_26 = call double @llvm.sqrt.f64(double %tmp_25)


 <State 558>: 8.62ns
ST_558: tmp_26 [2/31] 8.62ns
.loopexit:5  %tmp_26 = call double @llvm.sqrt.f64(double %tmp_25)


 <State 559>: 8.62ns
ST_559: tmp_26 [1/31] 8.62ns
.loopexit:5  %tmp_26 = call double @llvm.sqrt.f64(double %tmp_25)


 <State 560>: 7.79ns
ST_560: X_1 [6/6] 7.79ns
.loopexit:6  %X_1 = fmul double %gaussrand_state_V1_0_lcssa, %tmp_26


 <State 561>: 7.79ns
ST_561: X_1 [5/6] 7.79ns
.loopexit:6  %X_1 = fmul double %gaussrand_state_V1_0_lcssa, %tmp_26


 <State 562>: 7.79ns
ST_562: X_1 [4/6] 7.79ns
.loopexit:6  %X_1 = fmul double %gaussrand_state_V1_0_lcssa, %tmp_26


 <State 563>: 7.79ns
ST_563: X_1 [3/6] 7.79ns
.loopexit:6  %X_1 = fmul double %gaussrand_state_V1_0_lcssa, %tmp_26


 <State 564>: 7.79ns
ST_564: X_1 [2/6] 7.79ns
.loopexit:6  %X_1 = fmul double %gaussrand_state_V1_0_lcssa, %tmp_26


 <State 565>: 7.79ns
ST_565: stg_1966 [1/1] 1.57ns
:5  br label %2

ST_565: X_1 [1/6] 7.79ns
.loopexit:6  %X_1 = fmul double %gaussrand_state_V1_0_lcssa, %tmp_26


 <State 566>: 1.57ns
ST_566: stg_1968 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str13) nounwind

ST_566: tmp_1 [1/1] 0.00ns
.preheader.0:0  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str24)

ST_566: empty [1/1] 0.00ns
.preheader.0:28  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str24, i32 %tmp_1)

ST_566: tmp_2 [1/1] 0.00ns
.preheader.0:29  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str24)

ST_566: empty_93 [1/1] 0.00ns
.preheader.2:27  %empty_93 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str24, i32 %tmp_2)

ST_566: tmp_3 [1/1] 0.00ns
.preheader.2:28  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str24)

ST_566: empty_94 [1/1] 0.00ns
.preheader.3:27  %empty_94 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str24, i32 %tmp_3)

ST_566: tmp_4 [1/1] 0.00ns
.preheader.3:28  %tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str24)

ST_566: empty_95 [1/1] 0.00ns
.preheader.4:27  %empty_95 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str24, i32 %tmp_4)

ST_566: tmp_5 [1/1] 0.00ns
.preheader.4:28  %tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str24)

ST_566: empty_96 [1/1] 0.00ns
.preheader.5:27  %empty_96 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str24, i32 %tmp_5)

ST_566: tmp_6 [1/1] 0.00ns
.preheader.5:28  %tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str24)

ST_566: empty_97 [1/1] 0.00ns
.preheader.6:27  %empty_97 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str24, i32 %tmp_6)

ST_566: tmp_7 [1/1] 0.00ns
.preheader.6:28  %tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str24)

ST_566: empty_98 [1/1] 0.00ns
.preheader.7:27  %empty_98 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str24, i32 %tmp_7)

ST_566: tmp_8 [1/1] 0.00ns
.preheader.7:28  %tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str24)

ST_566: empty_99 [1/1] 0.00ns
.preheader.8:27  %empty_99 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str24, i32 %tmp_8)

ST_566: tmp_9 [1/1] 0.00ns
.preheader.8:28  %tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str24)

ST_566: empty_100 [1/1] 0.00ns
.preheader.9:27  %empty_100 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str24, i32 %tmp_9)

ST_566: tmp_10 [1/1] 0.00ns
.preheader.9:28  %tmp_10 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str24)

ST_566: empty_101 [1/1] 0.00ns
.preheader.10:27  %empty_101 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str24, i32 %tmp_10)

ST_566: stg_1989 [1/1] 1.57ns
.loopexit:7  br label %2

ST_566: X2 [1/1] 0.00ns
:0  %X2 = phi double [ %X_1, %.loopexit ], [ %X, %1 ]

ST_566: stg_1991 [1/1] 0.00ns
:1  ret double %X2



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226
	State 227
	State 228
	State 229
	State 230
	State 231
	State 232
	State 233
	State 234
	State 235
	State 236
	State 237
	State 238
	State 239
	State 240
	State 241
	State 242
	State 243
	State 244
	State 245
	State 246
	State 247
	State 248
	State 249
	State 250
	State 251
	State 252
	State 253
	State 254
	State 255
	State 256
	State 257
	State 258
	State 259
	State 260
	State 261
	State 262
	State 263
	State 264
	State 265
	State 266
	State 267
	State 268
	State 269
	State 270
	State 271
	State 272
	State 273
	State 274
	State 275
	State 276
	State 277
	State 278
	State 279
	State 280
	State 281
	State 282
	State 283
	State 284
	State 285
	State 286
	State 287
	State 288
	State 289
	State 290
	State 291
	State 292
	State 293
	State 294
	State 295
	State 296
	State 297
	State 298
	State 299
	State 300
	State 301
	State 302
	State 303
	State 304
	State 305
	State 306
	State 307
	State 308
	State 309
	State 310
	State 311
	State 312
	State 313
	State 314
	State 315
	State 316
	State 317
	State 318
	State 319
	State 320
	State 321
	State 322
	State 323
	State 324
	State 325
	State 326
	State 327
	State 328
	State 329
	State 330
	State 331
	State 332
	State 333
	State 334
	State 335
	State 336
	State 337
	State 338
	State 339
	State 340
	State 341
	State 342
	State 343
	State 344
	State 345
	State 346
	State 347
	State 348
	State 349
	State 350
	State 351
	State 352
	State 353
	State 354
	State 355
	State 356
	State 357
	State 358
	State 359
	State 360
	State 361
	State 362
	State 363
	State 364
	State 365
	State 366
	State 367
	State 368
	State 369
	State 370
	State 371
	State 372
	State 373
	State 374
	State 375
	State 376
	State 377
	State 378
	State 379
	State 380
	State 381
	State 382
	State 383
	State 384
	State 385
	State 386
	State 387
	State 388
	State 389
	State 390
	State 391
	State 392
	State 393
	State 394
	State 395
	State 396
	State 397
	State 398
	State 399
	State 400
	State 401
	State 402
	State 403
	State 404
	State 405
	State 406
	State 407
	State 408
	State 409
	State 410
	State 411
	State 412
	State 413
	State 414
	State 415
	State 416
	State 417
	State 418
	State 419
	State 420
	State 421
	State 422
	State 423
	State 424
	State 425
	State 426
	State 427
	State 428
	State 429
	State 430
	State 431
	State 432
	State 433
	State 434
	State 435
	State 436
	State 437
	State 438
	State 439
	State 440
	State 441
	State 442
	State 443
	State 444
	State 445
	State 446
	State 447
	State 448
	State 449
	State 450
	State 451
	State 452
	State 453
	State 454
	State 455
	State 456
	State 457
	State 458
	State 459
	State 460
	State 461
	State 462
	State 463
	State 464
	State 465
	State 466
	State 467
	State 468
	State 469
	State 470
	State 471
	State 472
	State 473
	State 474
	State 475
	State 476
	State 477
	State 478
	State 479
	State 480
	State 481
	State 482
	State 483
	State 484
	State 485
	State 486
	State 487
	State 488
	State 489
	State 490
	State 491
	State 492
	State 493
	State 494
	State 495
	State 496
	State 497
	State 498
	State 499
	State 500
	State 501
	State 502
	State 503
	State 504
	State 505
	State 506
	State 507
	State 508
	State 509
	State 510
	State 511
	State 512
	State 513
	State 514
	State 515
	State 516
	State 517
	State 518
	State 519
	State 520
	State 521
	State 522
	State 523
	State 524
	State 525
	State 526
	State 527
	State 528
	State 529
	State 530
	State 531
	State 532
	State 533
	State 534
	State 535
	State 536
	State 537
	State 538
	State 539
	State 540
	State 541
	State 542
	State 543
	State 544
	State 545
	State 546
	State 547
	State 548
	State 549
	State 550
	State 551
	State 552
	State 553
	State 554
	State 555
	State 556
	State 557
	State 558
	State 559
	State 560
	State 561
	State 562
	State 563
	State 564
	State 565
	State 566


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
