{"Source Block": ["oh/elink/dv/elink_e16_model.v@2207:2217@HdlStmAssign", "   //# and then prevents new transaction to be dispatched.\n   //# So it takes THREE CYCLES to stop new transaction versus\n   //# FOUR CYCLES to dispatch new one and therefore we are save.\n   //####################################################################\n   \n   assign wr_write_rlc = fifo_access_rlc & ~fifo_full_rlc;\n\n   //#################################\n   //# FIFO data\n   //#################################\n \n"], "Clone Blocks": [], "Diff Content": {"Delete": [[2212, "   assign wr_write_rlc = fifo_access_rlc & ~fifo_full_rlc;\n"]], "Add": [[2212, "   output \t      rxi_wait;          //wait indicator   \n"], [2212, "   output [14*LW-1:0] rxi_assembled_tran; // data to be transferred to secondary fifos\n"], [2212, "   output             rxi_c0_access; //transfering to c0_fifo\n"], [2212, "   output \t      rxi_c1_access; //transfering to c1_fifo\n"], [2212, "   output \t      rxi_c2_access; //transfering to c2_fifo\n"], [2212, "   output \t      rxi_c3_access; //transfering to c3_fifo  \n"]]}}