

================================================================
== Vivado HLS Report for 'relu_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_relu_config9_s'
================================================================
* Date:           Fri Jun 27 00:22:06 2025

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.234 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       68|       68| 0.340 us | 0.340 us |   68|   68|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReLUActLoop  |       66|       66|         4|          1|          1|    64|    yes   |
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    216|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    174|    -|
|Register         |        0|      -|     273|     32|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     273|    422|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_fu_123_p2                       |     +    |      0|  0|  15|           7|           1|
    |ap_block_state3_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage0_iter3  |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op25          |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op47          |    and   |      0|  0|   2|           1|           1|
    |icmp_ln1494_1_fu_165_p2           |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln1494_2_fu_177_p2           |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln1494_3_fu_189_p2           |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln1494_4_fu_201_p2           |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln1494_5_fu_213_p2           |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln1494_fu_153_p2             |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln41_fu_117_p2               |   icmp   |      0|  0|  11|           7|           8|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |tmp_data_0_V_fu_158_p3            |  select  |      0|  0|  16|           1|          16|
    |tmp_data_1_V_fu_170_p3            |  select  |      0|  0|  16|           1|          16|
    |tmp_data_2_V_fu_182_p3            |  select  |      0|  0|  16|           1|          16|
    |tmp_data_3_V_fu_194_p3            |  select  |      0|  0|  16|           1|          16|
    |tmp_data_4_V_fu_206_p3            |  select  |      0|  0|  16|           1|          16|
    |tmp_data_5_V_fu_218_p3            |  select  |      0|  0|  16|           1|          16|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 216|         125|         120|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3  |   9|          2|    1|          2|
    |data_V_data_0_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_1_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_2_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_3_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_4_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_5_V_blk_n    |   9|          2|    1|          2|
    |i_0_reg_106              |   9|          2|    7|         14|
    |real_start               |   9|          2|    1|          2|
    |res_V_data_0_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_1_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_2_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_3_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_4_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_5_V_blk_n     |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 174|         38|   24|         50|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3  |   1|   0|    1|          0|
    |i_0_reg_106              |   7|   0|    7|          0|
    |icmp_ln41_reg_225        |   1|   0|    1|          0|
    |start_once_reg           |   1|   0|    1|          0|
    |tmp_data_0_V_reg_270     |  16|   0|   16|          0|
    |tmp_data_1_V_reg_275     |  16|   0|   16|          0|
    |tmp_data_2_V_reg_280     |  16|   0|   16|          0|
    |tmp_data_3_V_reg_285     |  16|   0|   16|          0|
    |tmp_data_4_V_reg_290     |  16|   0|   16|          0|
    |tmp_data_5_V_reg_295     |  16|   0|   16|          0|
    |tmp_data_V_0_reg_234     |  16|   0|   16|          0|
    |tmp_data_V_1_reg_240     |  16|   0|   16|          0|
    |tmp_data_V_2_reg_246     |  16|   0|   16|          0|
    |tmp_data_V_3_reg_252     |  16|   0|   16|          0|
    |tmp_data_V_4_reg_258     |  16|   0|   16|          0|
    |tmp_data_V_5_reg_264     |  16|   0|   16|          0|
    |icmp_ln41_reg_225        |  64|  32|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 273|  32|  210|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                             Source Object                            |    C Type    |
+-------------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs | relu<array<ap_fixed,6u>,array<ap_fixed<16,6,5,3,0>,6u>,relu_config9> | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs | relu<array<ap_fixed,6u>,array<ap_fixed<16,6,5,3,0>,6u>,relu_config9> | return value |
|ap_start                 |  in |    1| ap_ctrl_hs | relu<array<ap_fixed,6u>,array<ap_fixed<16,6,5,3,0>,6u>,relu_config9> | return value |
|start_full_n             |  in |    1| ap_ctrl_hs | relu<array<ap_fixed,6u>,array<ap_fixed<16,6,5,3,0>,6u>,relu_config9> | return value |
|ap_done                  | out |    1| ap_ctrl_hs | relu<array<ap_fixed,6u>,array<ap_fixed<16,6,5,3,0>,6u>,relu_config9> | return value |
|ap_continue              |  in |    1| ap_ctrl_hs | relu<array<ap_fixed,6u>,array<ap_fixed<16,6,5,3,0>,6u>,relu_config9> | return value |
|ap_idle                  | out |    1| ap_ctrl_hs | relu<array<ap_fixed,6u>,array<ap_fixed<16,6,5,3,0>,6u>,relu_config9> | return value |
|ap_ready                 | out |    1| ap_ctrl_hs | relu<array<ap_fixed,6u>,array<ap_fixed<16,6,5,3,0>,6u>,relu_config9> | return value |
|start_out                | out |    1| ap_ctrl_hs | relu<array<ap_fixed,6u>,array<ap_fixed<16,6,5,3,0>,6u>,relu_config9> | return value |
|start_write              | out |    1| ap_ctrl_hs | relu<array<ap_fixed,6u>,array<ap_fixed<16,6,5,3,0>,6u>,relu_config9> | return value |
|data_V_data_0_V_dout     |  in |   16|   ap_fifo  |                            data_V_data_0_V                           |    pointer   |
|data_V_data_0_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_0_V                           |    pointer   |
|data_V_data_0_V_read     | out |    1|   ap_fifo  |                            data_V_data_0_V                           |    pointer   |
|data_V_data_1_V_dout     |  in |   16|   ap_fifo  |                            data_V_data_1_V                           |    pointer   |
|data_V_data_1_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_1_V                           |    pointer   |
|data_V_data_1_V_read     | out |    1|   ap_fifo  |                            data_V_data_1_V                           |    pointer   |
|data_V_data_2_V_dout     |  in |   16|   ap_fifo  |                            data_V_data_2_V                           |    pointer   |
|data_V_data_2_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_2_V                           |    pointer   |
|data_V_data_2_V_read     | out |    1|   ap_fifo  |                            data_V_data_2_V                           |    pointer   |
|data_V_data_3_V_dout     |  in |   16|   ap_fifo  |                            data_V_data_3_V                           |    pointer   |
|data_V_data_3_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_3_V                           |    pointer   |
|data_V_data_3_V_read     | out |    1|   ap_fifo  |                            data_V_data_3_V                           |    pointer   |
|data_V_data_4_V_dout     |  in |   16|   ap_fifo  |                            data_V_data_4_V                           |    pointer   |
|data_V_data_4_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_4_V                           |    pointer   |
|data_V_data_4_V_read     | out |    1|   ap_fifo  |                            data_V_data_4_V                           |    pointer   |
|data_V_data_5_V_dout     |  in |   16|   ap_fifo  |                            data_V_data_5_V                           |    pointer   |
|data_V_data_5_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_5_V                           |    pointer   |
|data_V_data_5_V_read     | out |    1|   ap_fifo  |                            data_V_data_5_V                           |    pointer   |
|res_V_data_0_V_din       | out |   16|   ap_fifo  |                            res_V_data_0_V                            |    pointer   |
|res_V_data_0_V_full_n    |  in |    1|   ap_fifo  |                            res_V_data_0_V                            |    pointer   |
|res_V_data_0_V_write     | out |    1|   ap_fifo  |                            res_V_data_0_V                            |    pointer   |
|res_V_data_1_V_din       | out |   16|   ap_fifo  |                            res_V_data_1_V                            |    pointer   |
|res_V_data_1_V_full_n    |  in |    1|   ap_fifo  |                            res_V_data_1_V                            |    pointer   |
|res_V_data_1_V_write     | out |    1|   ap_fifo  |                            res_V_data_1_V                            |    pointer   |
|res_V_data_2_V_din       | out |   16|   ap_fifo  |                            res_V_data_2_V                            |    pointer   |
|res_V_data_2_V_full_n    |  in |    1|   ap_fifo  |                            res_V_data_2_V                            |    pointer   |
|res_V_data_2_V_write     | out |    1|   ap_fifo  |                            res_V_data_2_V                            |    pointer   |
|res_V_data_3_V_din       | out |   16|   ap_fifo  |                            res_V_data_3_V                            |    pointer   |
|res_V_data_3_V_full_n    |  in |    1|   ap_fifo  |                            res_V_data_3_V                            |    pointer   |
|res_V_data_3_V_write     | out |    1|   ap_fifo  |                            res_V_data_3_V                            |    pointer   |
|res_V_data_4_V_din       | out |   16|   ap_fifo  |                            res_V_data_4_V                            |    pointer   |
|res_V_data_4_V_full_n    |  in |    1|   ap_fifo  |                            res_V_data_4_V                            |    pointer   |
|res_V_data_4_V_write     | out |    1|   ap_fifo  |                            res_V_data_4_V                            |    pointer   |
|res_V_data_5_V_din       | out |   16|   ap_fifo  |                            res_V_data_5_V                            |    pointer   |
|res_V_data_5_V_full_n    |  in |    1|   ap_fifo  |                            res_V_data_5_V                            |    pointer   |
|res_V_data_5_V_write     | out |    1|   ap_fifo  |                            res_V_data_5_V                            |    pointer   |
+-------------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 6 3 
3 --> 4 
4 --> 5 
5 --> 2 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.76ns)   --->   "br label %1" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 19 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.87>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%i_0 = phi i7 [ 0, %0 ], [ %i, %ReLUActLoop ]"   --->   Operation 20 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.48ns)   --->   "%icmp_ln41 = icmp eq i7 %i_0, -64" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 21 'icmp' 'icmp_ln41' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 22 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.87ns)   --->   "%i = add i7 %i_0, 1" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 23 'add' 'i' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "br i1 %icmp_ln41, label %2, label %ReLUActLoop" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 24 'br' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.18>
ST_3 : Operation 25 [1/1] (2.18ns)   --->   "%empty_92 = call { i16, i16, i16, i16, i16, i16 } @_ssdm_op_Read.ap_fifo.volatile.i16P.i16P.i16P.i16P.i16P.i16P(i16* %data_V_data_0_V, i16* %data_V_data_1_V, i16* %data_V_data_2_V, i16* %data_V_data_3_V, i16* %data_V_data_4_V, i16* %data_V_data_5_V)" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 25 'read' 'empty_92' <Predicate = (!icmp_ln41)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_data_V_0 = extractvalue { i16, i16, i16, i16, i16, i16 } %empty_92, 0" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 26 'extractvalue' 'tmp_data_V_0' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_data_V_1 = extractvalue { i16, i16, i16, i16, i16, i16 } %empty_92, 1" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 27 'extractvalue' 'tmp_data_V_1' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_data_V_2 = extractvalue { i16, i16, i16, i16, i16, i16 } %empty_92, 2" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 28 'extractvalue' 'tmp_data_V_2' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_data_V_3 = extractvalue { i16, i16, i16, i16, i16, i16 } %empty_92, 3" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 29 'extractvalue' 'tmp_data_V_3' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_data_V_4 = extractvalue { i16, i16, i16, i16, i16, i16 } %empty_92, 4" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 30 'extractvalue' 'tmp_data_V_4' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_data_V_5 = extractvalue { i16, i16, i16, i16, i16, i16 } %empty_92, 5" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 31 'extractvalue' 'tmp_data_V_5' <Predicate = (!icmp_ln41)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.23>
ST_4 : Operation 32 [1/1] (2.42ns)   --->   "%icmp_ln1494 = icmp sgt i16 %tmp_data_V_0, 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 32 'icmp' 'icmp_ln1494' <Predicate = (!icmp_ln41)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 33 [1/1] (0.80ns)   --->   "%tmp_data_0_V = select i1 %icmp_ln1494, i16 %tmp_data_V_0, i16 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 33 'select' 'tmp_data_0_V' <Predicate = (!icmp_ln41)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 34 [1/1] (2.42ns)   --->   "%icmp_ln1494_1 = icmp sgt i16 %tmp_data_V_1, 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 34 'icmp' 'icmp_ln1494_1' <Predicate = (!icmp_ln41)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 35 [1/1] (0.80ns)   --->   "%tmp_data_1_V = select i1 %icmp_ln1494_1, i16 %tmp_data_V_1, i16 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 35 'select' 'tmp_data_1_V' <Predicate = (!icmp_ln41)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 36 [1/1] (2.42ns)   --->   "%icmp_ln1494_2 = icmp sgt i16 %tmp_data_V_2, 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 36 'icmp' 'icmp_ln1494_2' <Predicate = (!icmp_ln41)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (0.80ns)   --->   "%tmp_data_2_V = select i1 %icmp_ln1494_2, i16 %tmp_data_V_2, i16 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 37 'select' 'tmp_data_2_V' <Predicate = (!icmp_ln41)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 38 [1/1] (2.42ns)   --->   "%icmp_ln1494_3 = icmp sgt i16 %tmp_data_V_3, 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 38 'icmp' 'icmp_ln1494_3' <Predicate = (!icmp_ln41)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (0.80ns)   --->   "%tmp_data_3_V = select i1 %icmp_ln1494_3, i16 %tmp_data_V_3, i16 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 39 'select' 'tmp_data_3_V' <Predicate = (!icmp_ln41)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (2.42ns)   --->   "%icmp_ln1494_4 = icmp sgt i16 %tmp_data_V_4, 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 40 'icmp' 'icmp_ln1494_4' <Predicate = (!icmp_ln41)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.80ns)   --->   "%tmp_data_4_V = select i1 %icmp_ln1494_4, i16 %tmp_data_V_4, i16 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 41 'select' 'tmp_data_4_V' <Predicate = (!icmp_ln41)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (2.42ns)   --->   "%icmp_ln1494_5 = icmp sgt i16 %tmp_data_V_5, 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 42 'icmp' 'icmp_ln1494_5' <Predicate = (!icmp_ln41)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.80ns)   --->   "%tmp_data_5_V = select i1 %icmp_ln1494_5, i16 %tmp_data_V_5, i16 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 43 'select' 'tmp_data_5_V' <Predicate = (!icmp_ln41)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.18>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str90) nounwind" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 44 'specloopname' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str90)" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 45 'specregionbegin' 'tmp' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str20) nounwind" [firmware/nnet_utils/nnet_activation_stream.h:42]   --->   Operation 46 'specpipeline' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P.i16P.i16P(i16* %res_V_data_0_V, i16* %res_V_data_1_V, i16* %res_V_data_2_V, i16* %res_V_data_3_V, i16* %res_V_data_4_V, i16* %res_V_data_5_V, i16 %tmp_data_0_V, i16 %tmp_data_1_V, i16 %tmp_data_2_V, i16 %tmp_data_3_V, i16 %tmp_data_4_V, i16 %tmp_data_5_V)" [firmware/nnet_utils/nnet_activation_stream.h:57]   --->   Operation 47 'write' <Predicate = (!icmp_ln41)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%empty_93 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str90, i32 %tmp)" [firmware/nnet_utils/nnet_activation_stream.h:58]   --->   Operation 48 'specregionend' 'empty_93' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "br label %1" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 49 'br' <Predicate = (!icmp_ln41)> <Delay = 0.00>

State 6 <SV = 2> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_activation_stream.h:59]   --->   Operation 50 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_5_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_5_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0 (specinterface    ) [ 0000000]
specinterface_ln0 (specinterface    ) [ 0000000]
specinterface_ln0 (specinterface    ) [ 0000000]
specinterface_ln0 (specinterface    ) [ 0000000]
specinterface_ln0 (specinterface    ) [ 0000000]
specinterface_ln0 (specinterface    ) [ 0000000]
specinterface_ln0 (specinterface    ) [ 0000000]
specinterface_ln0 (specinterface    ) [ 0000000]
specinterface_ln0 (specinterface    ) [ 0000000]
specinterface_ln0 (specinterface    ) [ 0000000]
specinterface_ln0 (specinterface    ) [ 0000000]
specinterface_ln0 (specinterface    ) [ 0000000]
br_ln41           (br               ) [ 0111110]
i_0               (phi              ) [ 0010000]
icmp_ln41         (icmp             ) [ 0011110]
empty             (speclooptripcount) [ 0000000]
i                 (add              ) [ 0111110]
br_ln41           (br               ) [ 0000000]
empty_92          (read             ) [ 0000000]
tmp_data_V_0      (extractvalue     ) [ 0010100]
tmp_data_V_1      (extractvalue     ) [ 0010100]
tmp_data_V_2      (extractvalue     ) [ 0010100]
tmp_data_V_3      (extractvalue     ) [ 0010100]
tmp_data_V_4      (extractvalue     ) [ 0010100]
tmp_data_V_5      (extractvalue     ) [ 0010100]
icmp_ln1494       (icmp             ) [ 0000000]
tmp_data_0_V      (select           ) [ 0010010]
icmp_ln1494_1     (icmp             ) [ 0000000]
tmp_data_1_V      (select           ) [ 0010010]
icmp_ln1494_2     (icmp             ) [ 0000000]
tmp_data_2_V      (select           ) [ 0010010]
icmp_ln1494_3     (icmp             ) [ 0000000]
tmp_data_3_V      (select           ) [ 0010010]
icmp_ln1494_4     (icmp             ) [ 0000000]
tmp_data_4_V      (select           ) [ 0010010]
icmp_ln1494_5     (icmp             ) [ 0000000]
tmp_data_5_V      (select           ) [ 0010010]
specloopname_ln41 (specloopname     ) [ 0000000]
tmp               (specregionbegin  ) [ 0000000]
specpipeline_ln42 (specpipeline     ) [ 0000000]
write_ln57        (write            ) [ 0000000]
empty_93          (specregionend    ) [ 0000000]
br_ln41           (br               ) [ 0111110]
ret_ln59          (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_V_data_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_V_data_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_V_data_2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_V_data_3_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_3_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data_V_data_4_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_4_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="data_V_data_5_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_5_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="res_V_data_0_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="res_V_data_1_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="res_V_data_2_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="res_V_data_3_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_3_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="res_V_data_4_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_4_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="res_V_data_5_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_5_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i16P.i16P.i16P.i16P.i16P.i16P"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str90"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str20"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P.i16P.i16P"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="empty_92_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="96" slack="0"/>
<pin id="70" dir="0" index="1" bw="16" slack="0"/>
<pin id="71" dir="0" index="2" bw="16" slack="0"/>
<pin id="72" dir="0" index="3" bw="16" slack="0"/>
<pin id="73" dir="0" index="4" bw="16" slack="0"/>
<pin id="74" dir="0" index="5" bw="16" slack="0"/>
<pin id="75" dir="0" index="6" bw="16" slack="0"/>
<pin id="76" dir="1" index="7" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_92/3 "/>
</bind>
</comp>

<comp id="84" class="1004" name="write_ln57_write_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="0" slack="0"/>
<pin id="86" dir="0" index="1" bw="16" slack="0"/>
<pin id="87" dir="0" index="2" bw="16" slack="0"/>
<pin id="88" dir="0" index="3" bw="16" slack="0"/>
<pin id="89" dir="0" index="4" bw="16" slack="0"/>
<pin id="90" dir="0" index="5" bw="16" slack="0"/>
<pin id="91" dir="0" index="6" bw="16" slack="0"/>
<pin id="92" dir="0" index="7" bw="16" slack="1"/>
<pin id="93" dir="0" index="8" bw="16" slack="1"/>
<pin id="94" dir="0" index="9" bw="16" slack="1"/>
<pin id="95" dir="0" index="10" bw="16" slack="1"/>
<pin id="96" dir="0" index="11" bw="16" slack="1"/>
<pin id="97" dir="0" index="12" bw="16" slack="1"/>
<pin id="98" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln57/5 "/>
</bind>
</comp>

<comp id="106" class="1005" name="i_0_reg_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="7" slack="1"/>
<pin id="108" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="110" class="1004" name="i_0_phi_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="1"/>
<pin id="112" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="113" dir="0" index="2" bw="7" slack="0"/>
<pin id="114" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="115" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="117" class="1004" name="icmp_ln41_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="7" slack="0"/>
<pin id="119" dir="0" index="1" bw="7" slack="0"/>
<pin id="120" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln41/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="i_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="7" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="tmp_data_V_0_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="96" slack="0"/>
<pin id="131" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_0/3 "/>
</bind>
</comp>

<comp id="133" class="1004" name="tmp_data_V_1_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="96" slack="0"/>
<pin id="135" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_1/3 "/>
</bind>
</comp>

<comp id="137" class="1004" name="tmp_data_V_2_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="96" slack="0"/>
<pin id="139" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_2/3 "/>
</bind>
</comp>

<comp id="141" class="1004" name="tmp_data_V_3_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="96" slack="0"/>
<pin id="143" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_3/3 "/>
</bind>
</comp>

<comp id="145" class="1004" name="tmp_data_V_4_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="96" slack="0"/>
<pin id="147" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_4/3 "/>
</bind>
</comp>

<comp id="149" class="1004" name="tmp_data_V_5_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="96" slack="0"/>
<pin id="151" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_5/3 "/>
</bind>
</comp>

<comp id="153" class="1004" name="icmp_ln1494_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="16" slack="1"/>
<pin id="155" dir="0" index="1" bw="16" slack="0"/>
<pin id="156" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494/4 "/>
</bind>
</comp>

<comp id="158" class="1004" name="tmp_data_0_V_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="0" index="1" bw="16" slack="1"/>
<pin id="161" dir="0" index="2" bw="16" slack="0"/>
<pin id="162" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_data_0_V/4 "/>
</bind>
</comp>

<comp id="165" class="1004" name="icmp_ln1494_1_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="16" slack="1"/>
<pin id="167" dir="0" index="1" bw="16" slack="0"/>
<pin id="168" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494_1/4 "/>
</bind>
</comp>

<comp id="170" class="1004" name="tmp_data_1_V_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="0" index="1" bw="16" slack="1"/>
<pin id="173" dir="0" index="2" bw="16" slack="0"/>
<pin id="174" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_data_1_V/4 "/>
</bind>
</comp>

<comp id="177" class="1004" name="icmp_ln1494_2_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="16" slack="1"/>
<pin id="179" dir="0" index="1" bw="16" slack="0"/>
<pin id="180" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494_2/4 "/>
</bind>
</comp>

<comp id="182" class="1004" name="tmp_data_2_V_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="0" index="1" bw="16" slack="1"/>
<pin id="185" dir="0" index="2" bw="16" slack="0"/>
<pin id="186" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_data_2_V/4 "/>
</bind>
</comp>

<comp id="189" class="1004" name="icmp_ln1494_3_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="16" slack="1"/>
<pin id="191" dir="0" index="1" bw="16" slack="0"/>
<pin id="192" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494_3/4 "/>
</bind>
</comp>

<comp id="194" class="1004" name="tmp_data_3_V_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="0" index="1" bw="16" slack="1"/>
<pin id="197" dir="0" index="2" bw="16" slack="0"/>
<pin id="198" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_data_3_V/4 "/>
</bind>
</comp>

<comp id="201" class="1004" name="icmp_ln1494_4_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="16" slack="1"/>
<pin id="203" dir="0" index="1" bw="16" slack="0"/>
<pin id="204" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494_4/4 "/>
</bind>
</comp>

<comp id="206" class="1004" name="tmp_data_4_V_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="0" index="1" bw="16" slack="1"/>
<pin id="209" dir="0" index="2" bw="16" slack="0"/>
<pin id="210" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_data_4_V/4 "/>
</bind>
</comp>

<comp id="213" class="1004" name="icmp_ln1494_5_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="16" slack="1"/>
<pin id="215" dir="0" index="1" bw="16" slack="0"/>
<pin id="216" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494_5/4 "/>
</bind>
</comp>

<comp id="218" class="1004" name="tmp_data_5_V_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="0" index="1" bw="16" slack="1"/>
<pin id="221" dir="0" index="2" bw="16" slack="0"/>
<pin id="222" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_data_5_V/4 "/>
</bind>
</comp>

<comp id="225" class="1005" name="icmp_ln41_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="1"/>
<pin id="227" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln41 "/>
</bind>
</comp>

<comp id="229" class="1005" name="i_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="7" slack="0"/>
<pin id="231" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="234" class="1005" name="tmp_data_V_0_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="16" slack="1"/>
<pin id="236" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_0 "/>
</bind>
</comp>

<comp id="240" class="1005" name="tmp_data_V_1_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="16" slack="1"/>
<pin id="242" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_1 "/>
</bind>
</comp>

<comp id="246" class="1005" name="tmp_data_V_2_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="16" slack="1"/>
<pin id="248" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_2 "/>
</bind>
</comp>

<comp id="252" class="1005" name="tmp_data_V_3_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="16" slack="1"/>
<pin id="254" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_3 "/>
</bind>
</comp>

<comp id="258" class="1005" name="tmp_data_V_4_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="16" slack="1"/>
<pin id="260" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_4 "/>
</bind>
</comp>

<comp id="264" class="1005" name="tmp_data_V_5_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="16" slack="1"/>
<pin id="266" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_5 "/>
</bind>
</comp>

<comp id="270" class="1005" name="tmp_data_0_V_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="16" slack="1"/>
<pin id="272" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_0_V "/>
</bind>
</comp>

<comp id="275" class="1005" name="tmp_data_1_V_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="16" slack="1"/>
<pin id="277" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_1_V "/>
</bind>
</comp>

<comp id="280" class="1005" name="tmp_data_2_V_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="16" slack="1"/>
<pin id="282" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_2_V "/>
</bind>
</comp>

<comp id="285" class="1005" name="tmp_data_3_V_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="16" slack="1"/>
<pin id="287" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_3_V "/>
</bind>
</comp>

<comp id="290" class="1005" name="tmp_data_4_V_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="16" slack="1"/>
<pin id="292" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_4_V "/>
</bind>
</comp>

<comp id="295" class="1005" name="tmp_data_5_V_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="16" slack="1"/>
<pin id="297" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_5_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="77"><net_src comp="46" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="78"><net_src comp="0" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="79"><net_src comp="2" pin="0"/><net_sink comp="68" pin=2"/></net>

<net id="80"><net_src comp="4" pin="0"/><net_sink comp="68" pin=3"/></net>

<net id="81"><net_src comp="6" pin="0"/><net_sink comp="68" pin=4"/></net>

<net id="82"><net_src comp="8" pin="0"/><net_sink comp="68" pin=5"/></net>

<net id="83"><net_src comp="10" pin="0"/><net_sink comp="68" pin=6"/></net>

<net id="99"><net_src comp="64" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="100"><net_src comp="12" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="101"><net_src comp="14" pin="0"/><net_sink comp="84" pin=2"/></net>

<net id="102"><net_src comp="16" pin="0"/><net_sink comp="84" pin=3"/></net>

<net id="103"><net_src comp="18" pin="0"/><net_sink comp="84" pin=4"/></net>

<net id="104"><net_src comp="20" pin="0"/><net_sink comp="84" pin=5"/></net>

<net id="105"><net_src comp="22" pin="0"/><net_sink comp="84" pin=6"/></net>

<net id="109"><net_src comp="36" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="116"><net_src comp="106" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="121"><net_src comp="110" pin="4"/><net_sink comp="117" pin=0"/></net>

<net id="122"><net_src comp="38" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="127"><net_src comp="110" pin="4"/><net_sink comp="123" pin=0"/></net>

<net id="128"><net_src comp="44" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="132"><net_src comp="68" pin="7"/><net_sink comp="129" pin=0"/></net>

<net id="136"><net_src comp="68" pin="7"/><net_sink comp="133" pin=0"/></net>

<net id="140"><net_src comp="68" pin="7"/><net_sink comp="137" pin=0"/></net>

<net id="144"><net_src comp="68" pin="7"/><net_sink comp="141" pin=0"/></net>

<net id="148"><net_src comp="68" pin="7"/><net_sink comp="145" pin=0"/></net>

<net id="152"><net_src comp="68" pin="7"/><net_sink comp="149" pin=0"/></net>

<net id="157"><net_src comp="48" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="163"><net_src comp="153" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="48" pin="0"/><net_sink comp="158" pin=2"/></net>

<net id="169"><net_src comp="48" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="175"><net_src comp="165" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="48" pin="0"/><net_sink comp="170" pin=2"/></net>

<net id="181"><net_src comp="48" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="187"><net_src comp="177" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="48" pin="0"/><net_sink comp="182" pin=2"/></net>

<net id="193"><net_src comp="48" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="199"><net_src comp="189" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="48" pin="0"/><net_sink comp="194" pin=2"/></net>

<net id="205"><net_src comp="48" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="211"><net_src comp="201" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="48" pin="0"/><net_sink comp="206" pin=2"/></net>

<net id="217"><net_src comp="48" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="223"><net_src comp="213" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="48" pin="0"/><net_sink comp="218" pin=2"/></net>

<net id="228"><net_src comp="117" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="232"><net_src comp="123" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="237"><net_src comp="129" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="239"><net_src comp="234" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="243"><net_src comp="133" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="245"><net_src comp="240" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="249"><net_src comp="137" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="251"><net_src comp="246" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="255"><net_src comp="141" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="257"><net_src comp="252" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="261"><net_src comp="145" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="263"><net_src comp="258" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="267"><net_src comp="149" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="269"><net_src comp="264" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="273"><net_src comp="158" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="84" pin=7"/></net>

<net id="278"><net_src comp="170" pin="3"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="84" pin=8"/></net>

<net id="283"><net_src comp="182" pin="3"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="84" pin=9"/></net>

<net id="288"><net_src comp="194" pin="3"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="84" pin=10"/></net>

<net id="293"><net_src comp="206" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="84" pin=11"/></net>

<net id="298"><net_src comp="218" pin="3"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="84" pin=12"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res_V_data_0_V | {5 }
	Port: res_V_data_1_V | {5 }
	Port: res_V_data_2_V | {5 }
	Port: res_V_data_3_V | {5 }
	Port: res_V_data_4_V | {5 }
	Port: res_V_data_5_V | {5 }
 - Input state : 
	Port: relu<array<ap_fixed,6u>,array<ap_fixed<16,6,5,3,0>,6u>,relu_config9> : data_V_data_0_V | {3 }
	Port: relu<array<ap_fixed,6u>,array<ap_fixed<16,6,5,3,0>,6u>,relu_config9> : data_V_data_1_V | {3 }
	Port: relu<array<ap_fixed,6u>,array<ap_fixed<16,6,5,3,0>,6u>,relu_config9> : data_V_data_2_V | {3 }
	Port: relu<array<ap_fixed,6u>,array<ap_fixed<16,6,5,3,0>,6u>,relu_config9> : data_V_data_3_V | {3 }
	Port: relu<array<ap_fixed,6u>,array<ap_fixed<16,6,5,3,0>,6u>,relu_config9> : data_V_data_4_V | {3 }
	Port: relu<array<ap_fixed,6u>,array<ap_fixed<16,6,5,3,0>,6u>,relu_config9> : data_V_data_5_V | {3 }
  - Chain level:
	State 1
	State 2
		icmp_ln41 : 1
		i : 1
		br_ln41 : 2
	State 3
	State 4
		tmp_data_0_V : 1
		tmp_data_1_V : 1
		tmp_data_2_V : 1
		tmp_data_3_V : 1
		tmp_data_4_V : 1
		tmp_data_5_V : 1
	State 5
		empty_93 : 1
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|          |   tmp_data_0_V_fu_158  |    0    |    16   |
|          |   tmp_data_1_V_fu_170  |    0    |    16   |
|  select  |   tmp_data_2_V_fu_182  |    0    |    16   |
|          |   tmp_data_3_V_fu_194  |    0    |    16   |
|          |   tmp_data_4_V_fu_206  |    0    |    16   |
|          |   tmp_data_5_V_fu_218  |    0    |    16   |
|----------|------------------------|---------|---------|
|          |    icmp_ln41_fu_117    |    0    |    11   |
|          |   icmp_ln1494_fu_153   |    0    |    13   |
|          |  icmp_ln1494_1_fu_165  |    0    |    13   |
|   icmp   |  icmp_ln1494_2_fu_177  |    0    |    13   |
|          |  icmp_ln1494_3_fu_189  |    0    |    13   |
|          |  icmp_ln1494_4_fu_201  |    0    |    13   |
|          |  icmp_ln1494_5_fu_213  |    0    |    13   |
|----------|------------------------|---------|---------|
|    add   |        i_fu_123        |    0    |    15   |
|----------|------------------------|---------|---------|
|   read   |   empty_92_read_fu_68  |    0    |    0    |
|----------|------------------------|---------|---------|
|   write  | write_ln57_write_fu_84 |    0    |    0    |
|----------|------------------------|---------|---------|
|          |   tmp_data_V_0_fu_129  |    0    |    0    |
|          |   tmp_data_V_1_fu_133  |    0    |    0    |
|extractvalue|   tmp_data_V_2_fu_137  |    0    |    0    |
|          |   tmp_data_V_3_fu_141  |    0    |    0    |
|          |   tmp_data_V_4_fu_145  |    0    |    0    |
|          |   tmp_data_V_5_fu_149  |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |   200   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|     i_0_reg_106    |    7   |
|      i_reg_229     |    7   |
|  icmp_ln41_reg_225 |    1   |
|tmp_data_0_V_reg_270|   16   |
|tmp_data_1_V_reg_275|   16   |
|tmp_data_2_V_reg_280|   16   |
|tmp_data_3_V_reg_285|   16   |
|tmp_data_4_V_reg_290|   16   |
|tmp_data_5_V_reg_295|   16   |
|tmp_data_V_0_reg_234|   16   |
|tmp_data_V_1_reg_240|   16   |
|tmp_data_V_2_reg_246|   16   |
|tmp_data_V_3_reg_252|   16   |
|tmp_data_V_4_reg_258|   16   |
|tmp_data_V_5_reg_264|   16   |
+--------------------+--------+
|        Total       |   207  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   200  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   207  |    -   |
+-----------+--------+--------+
|   Total   |   207  |   200  |
+-----------+--------+--------+
