#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Thu May 23 17:03:32 2024
# Process ID: 59786
# Current directory: /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator
# Command line: vivado
# Log file: /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/vivado.log
# Journal file: /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/vivado.jou
# Running On: vanloi-laptop, OS: Linux, CPU Frequency: 4122.231 MHz, CPU Physical cores: 12, Host memory: 16444 MB
#-----------------------------------------------------------
start_gui
Sourcing tcl script '/home/vanloi/.Xilinx/Vivado/Vivado_init.tcl'
open_project /home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'pynqz2_example_processing_system7_0_0' generated file not found '/home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.gen/sources_1/bd/pynqz2_example/ip/pynqz2_example_processing_system7_0_0/pynqz2_example_processing_system7_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'pynqz2_example_processing_system7_0_0' generated file not found '/home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.gen/sources_1/bd/pynqz2_example/ip/pynqz2_example_processing_system7_0_0/pynqz2_example_processing_system7_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'pynqz2_example_processing_system7_0_0' generated file not found '/home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.gen/sources_1/bd/pynqz2_example/ip/pynqz2_example_processing_system7_0_0/pynqz2_example_processing_system7_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'pynqz2_example_processing_system7_0_0' generated file not found '/home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.gen/sources_1/bd/pynqz2_example/ip/pynqz2_example_processing_system7_0_0/pynqz2_example_processing_system7_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'pynqz2_example_processing_system7_0_0' generated file not found '/home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.gen/sources_1/bd/pynqz2_example/ip/pynqz2_example_processing_system7_0_0/pynqz2_example_processing_system7_0_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'pynqz2_example_proc_sys_reset_0_0' generated file not found '/home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.gen/sources_1/bd/pynqz2_example/ip/pynqz2_example_proc_sys_reset_0_0/pynqz2_example_proc_sys_reset_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'pynqz2_example_proc_sys_reset_0_0' generated file not found '/home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.gen/sources_1/bd/pynqz2_example/ip/pynqz2_example_proc_sys_reset_0_0/pynqz2_example_proc_sys_reset_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'pynqz2_example_proc_sys_reset_0_0' generated file not found '/home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.gen/sources_1/bd/pynqz2_example/ip/pynqz2_example_proc_sys_reset_0_0/pynqz2_example_proc_sys_reset_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'pynqz2_example_proc_sys_reset_0_0' generated file not found '/home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.gen/sources_1/bd/pynqz2_example/ip/pynqz2_example_proc_sys_reset_0_0/pynqz2_example_proc_sys_reset_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'pynqz2_example_proc_sys_reset_0_0' generated file not found '/home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.gen/sources_1/bd/pynqz2_example/ip/pynqz2_example_proc_sys_reset_0_0/pynqz2_example_proc_sys_reset_0_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'pynqz2_example_xbar_0' generated file not found '/home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.gen/sources_1/bd/pynqz2_example/ip/pynqz2_example_xbar_0/pynqz2_example_xbar_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'pynqz2_example_xbar_0' generated file not found '/home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.gen/sources_1/bd/pynqz2_example/ip/pynqz2_example_xbar_0/pynqz2_example_xbar_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'pynqz2_example_xbar_0' generated file not found '/home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.gen/sources_1/bd/pynqz2_example/ip/pynqz2_example_xbar_0/pynqz2_example_xbar_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'pynqz2_example_xbar_0' generated file not found '/home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.gen/sources_1/bd/pynqz2_example/ip/pynqz2_example_xbar_0/pynqz2_example_xbar_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'pynqz2_example_xbar_0' generated file not found '/home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.gen/sources_1/bd/pynqz2_example/ip/pynqz2_example_xbar_0/pynqz2_example_xbar_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'pynqz2_example_auto_pc_1' generated file not found '/home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.gen/sources_1/bd/pynqz2_example/ip/pynqz2_example_auto_pc_1/pynqz2_example_auto_pc_1.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'pynqz2_example_auto_pc_1' generated file not found '/home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.gen/sources_1/bd/pynqz2_example/ip/pynqz2_example_auto_pc_1/pynqz2_example_auto_pc_1_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'pynqz2_example_auto_pc_1' generated file not found '/home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.gen/sources_1/bd/pynqz2_example/ip/pynqz2_example_auto_pc_1/pynqz2_example_auto_pc_1_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'pynqz2_example_auto_pc_1' generated file not found '/home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.gen/sources_1/bd/pynqz2_example/ip/pynqz2_example_auto_pc_1/pynqz2_example_auto_pc_1_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'pynqz2_example_auto_pc_1' generated file not found '/home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.gen/sources_1/bd/pynqz2_example/ip/pynqz2_example_auto_pc_1/pynqz2_example_auto_pc_1_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'pynqz2_example_auto_pc_0' generated file not found '/home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.gen/sources_1/bd/pynqz2_example/ip/pynqz2_example_auto_pc_0/pynqz2_example_auto_pc_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'pynqz2_example_auto_pc_0' generated file not found '/home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.gen/sources_1/bd/pynqz2_example/ip/pynqz2_example_auto_pc_0/pynqz2_example_auto_pc_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'pynqz2_example_auto_pc_0' generated file not found '/home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.gen/sources_1/bd/pynqz2_example/ip/pynqz2_example_auto_pc_0/pynqz2_example_auto_pc_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'pynqz2_example_auto_pc_0' generated file not found '/home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.gen/sources_1/bd/pynqz2_example/ip/pynqz2_example_auto_pc_0/pynqz2_example_auto_pc_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'pynqz2_example_auto_pc_0' generated file not found '/home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.gen/sources_1/bd/pynqz2_example/ip/pynqz2_example_auto_pc_0/pynqz2_example_auto_pc_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'pynqz2_example_axi_gpio_0_0' generated file not found '/home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.gen/sources_1/bd/pynqz2_example/ip/pynqz2_example_axi_gpio_0_0/pynqz2_example_axi_gpio_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'pynqz2_example_axi_gpio_0_0' generated file not found '/home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.gen/sources_1/bd/pynqz2_example/ip/pynqz2_example_axi_gpio_0_0/pynqz2_example_axi_gpio_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'pynqz2_example_axi_gpio_0_0' generated file not found '/home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.gen/sources_1/bd/pynqz2_example/ip/pynqz2_example_axi_gpio_0_0/pynqz2_example_axi_gpio_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'pynqz2_example_axi_gpio_0_0' generated file not found '/home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.gen/sources_1/bd/pynqz2_example/ip/pynqz2_example_axi_gpio_0_0/pynqz2_example_axi_gpio_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'pynqz2_example_axi_gpio_0_0' generated file not found '/home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.gen/sources_1/bd/pynqz2_example/ip/pynqz2_example_axi_gpio_0_0/pynqz2_example_axi_gpio_0_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'pynqz2_example_axi_bram_ctrl_0_0' generated file not found '/home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.gen/sources_1/bd/pynqz2_example/ip/pynqz2_example_axi_bram_ctrl_0_0/pynqz2_example_axi_bram_ctrl_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'pynqz2_example_axi_bram_ctrl_0_0' generated file not found '/home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.gen/sources_1/bd/pynqz2_example/ip/pynqz2_example_axi_bram_ctrl_0_0/pynqz2_example_axi_bram_ctrl_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'pynqz2_example_axi_bram_ctrl_0_0' generated file not found '/home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.gen/sources_1/bd/pynqz2_example/ip/pynqz2_example_axi_bram_ctrl_0_0/pynqz2_example_axi_bram_ctrl_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'pynqz2_example_axi_bram_ctrl_0_0' generated file not found '/home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.gen/sources_1/bd/pynqz2_example/ip/pynqz2_example_axi_bram_ctrl_0_0/pynqz2_example_axi_bram_ctrl_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'pynqz2_example_axi_bram_ctrl_0_0' generated file not found '/home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.gen/sources_1/bd/pynqz2_example/ip/pynqz2_example_axi_bram_ctrl_0_0/pynqz2_example_axi_bram_ctrl_0_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'pynqz2_example_blk_mem_gen_0_0' generated file not found '/home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.gen/sources_1/bd/pynqz2_example/ip/pynqz2_example_blk_mem_gen_0_0/pynqz2_example_blk_mem_gen_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'pynqz2_example_blk_mem_gen_0_0' generated file not found '/home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.gen/sources_1/bd/pynqz2_example/ip/pynqz2_example_blk_mem_gen_0_0/pynqz2_example_blk_mem_gen_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'pynqz2_example_blk_mem_gen_0_0' generated file not found '/home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.gen/sources_1/bd/pynqz2_example/ip/pynqz2_example_blk_mem_gen_0_0/pynqz2_example_blk_mem_gen_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'pynqz2_example_blk_mem_gen_0_0' generated file not found '/home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.gen/sources_1/bd/pynqz2_example/ip/pynqz2_example_blk_mem_gen_0_0/pynqz2_example_blk_mem_gen_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'pynqz2_example_blk_mem_gen_0_0' generated file not found '/home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.gen/sources_1/bd/pynqz2_example/ip/pynqz2_example_blk_mem_gen_0_0/pynqz2_example_blk_mem_gen_0_0_sim_netlist.vhdl'. Please regenerate to continue.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 8056.238 ; gain = 520.086 ; free physical = 10477 ; free virtual = 14203
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP pynqz2_example_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP pynqz2_example_auto_pc_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP pynqz2_example_axi_bram_ctrl_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP pynqz2_example_axi_gpio_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP pynqz2_example_blk_mem_gen_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP pynqz2_example_proc_sys_reset_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP pynqz2_example_xbar_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: pynqz2_example_auto_pc_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: pynqz2_example_auto_pc_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: pynqz2_example_axi_bram_ctrl_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: pynqz2_example_axi_gpio_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: pynqz2_example_blk_mem_gen_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: pynqz2_example_proc_sys_reset_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: pynqz2_example_xbar_0
[Thu May 23 17:04:12 2024] Launched pynqz2_example_axi_gpio_0_0_synth_1, pynqz2_example_auto_pc_1_synth_1, pynqz2_example_auto_pc_0_synth_1, pynqz2_example_axi_bram_ctrl_0_0_synth_1, pynqz2_example_proc_sys_reset_0_0_synth_1, pynqz2_example_processing_system7_0_0_synth_1, pynqz2_example_blk_mem_gen_0_0_synth_1, pynqz2_example_xbar_0_synth_1, synth_1...
Run output will be captured here:
pynqz2_example_axi_gpio_0_0_synth_1: /home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.runs/pynqz2_example_axi_gpio_0_0_synth_1/runme.log
pynqz2_example_auto_pc_1_synth_1: /home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.runs/pynqz2_example_auto_pc_1_synth_1/runme.log
pynqz2_example_auto_pc_0_synth_1: /home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.runs/pynqz2_example_auto_pc_0_synth_1/runme.log
pynqz2_example_axi_bram_ctrl_0_0_synth_1: /home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.runs/pynqz2_example_axi_bram_ctrl_0_0_synth_1/runme.log
pynqz2_example_proc_sys_reset_0_0_synth_1: /home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.runs/pynqz2_example_proc_sys_reset_0_0_synth_1/runme.log
pynqz2_example_processing_system7_0_0_synth_1: /home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.runs/pynqz2_example_processing_system7_0_0_synth_1/runme.log
pynqz2_example_blk_mem_gen_0_0_synth_1: /home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.runs/pynqz2_example_blk_mem_gen_0_0_synth_1/runme.log
pynqz2_example_xbar_0_synth_1: /home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.runs/pynqz2_example_xbar_0_synth_1/runme.log
synth_1: /home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.runs/synth_1/runme.log
[Thu May 23 17:04:12 2024] Launched impl_1...
Run output will be captured here: /home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 8356.500 ; gain = 0.000 ; free physical = 10414 ; free virtual = 14116
open_run impl_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 8415.461 ; gain = 0.000 ; free physical = 11223 ; free virtual = 13757
INFO: [Netlist 29-17] Analyzing 57 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.21 . Memory (MB): peak = 9040.012 ; gain = 0.000 ; free physical = 10622 ; free virtual = 13160
Restored from archive | CPU: 0.200000 secs | Memory: 3.440033 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.21 . Memory (MB): peak = 9040.012 ; gain = 0.000 ; free physical = 10622 ; free virtual = 13160
Generating merged BMM file for the design top 'pynqz2_example_wrapper'...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 9040.012 ; gain = 0.000 ; free physical = 10622 ; free virtual = 13161
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances
  SRLC32E => SRL16E: 2 instances

open_run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 9285.492 ; gain = 928.992 ; free physical = 10402 ; free virtual = 13013
write_hw_platform -fixed -include_bit -force -file /home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2_example_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: /home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2_example_wrapper.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: /home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2_example_wrapper.xsa
INFO: [Hsi 55-2053] elapsed time for repository (/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/embeddedsw) loading 0 seconds
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
open_bd_design {/home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/bd/pynqz2_example/pynqz2_example.bd}
Reading block design file </home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/bd/pynqz2_example/pynqz2_example.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Successfully read diagram <pynqz2_example> from block design file </home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/bd/pynqz2_example/pynqz2_example.bd>
exit
INFO: [Common 17-206] Exiting Vivado at Thu May 23 19:07:05 2024...
