abc command read data/library/mcnc.genlib
Entered genlib library with 23 gates from file "data/library/mcnc.genlib".
abc command read_blif data/su/c5315.blif
Line 20: Skipping line ".default_input_arrival 0.00 0.00 ".
Line 21: Skipping line ".default_output_required 0.00 0.00 ".
Line 22: Skipping line ".default_input_drive 0.10 0.10 ".
Line 23: Skipping line ".default_output_load 2.00 ".
Line 24: Skipping line ".default_max_input_load 999.00 ".
abc command print_stats
[1;37mc5315                         :[0m i/o =  178/  123  lat =    0  nd =   968  edge =   2328  area =2451.00  delay =47.50  lev = 33
--------------- round 1 ---------------
seed = 2627700797
[109168] is replaced by [113076] with inverter with estimated error 0
error = 0
area = 2443
delay = 47.5
#gates = 968
output circuit result/c5315_1_0_2443_47.5.blif
time = 8987748 us
--------------- round 2 ---------------
seed = 3543755787
[113070] is replaced by [112733] with estimated error 0
error = 0
area = 2432
delay = 47.5
#gates = 964
output circuit result/c5315_2_0_2432_47.5.blif
time = 17190418 us
--------------- round 3 ---------------
seed = 3798976000
[108980] is replaced by [112698] with estimated error 0
error = 0
area = 2429
delay = 47.5
#gates = 962
output circuit result/c5315_3_0_2429_47.5.blif
time = 25278185 us
--------------- round 4 ---------------
seed = 3860291287
[117729] is replaced by [112845] with estimated error 0
error = 0
area = 2426
delay = 47.5
#gates = 961
output circuit result/c5315_4_0_2426_47.5.blif
time = 33382007 us
--------------- round 5 ---------------
seed = 318128513
[108950] is replaced by [112912] with estimated error 0
error = 0
area = 2424
delay = 47.5
#gates = 960
output circuit result/c5315_5_0_2424_47.5.blif
time = 41444870 us
--------------- round 6 ---------------
seed = 3266824278
[108949] is replaced by [112897] with estimated error 0
error = 0
area = 2421
delay = 47.5
#gates = 958
output circuit result/c5315_6_0_2421_47.5.blif
time = 49521645 us
--------------- round 7 ---------------
seed = 2163152020
[113125] is replaced by [176607] with inverter with estimated error 0
error = 0
area = 2419
delay = 47.5
#gates = 958
output circuit result/c5315_7_0_2419_47.5.blif
time = 57583807 us
--------------- round 8 ---------------
seed = 805339425
[117053] is replaced by [112609] with estimated error 0
error = 0
area = 2417
delay = 47.5
#gates = 957
output circuit result/c5315_8_0_2417_47.5.blif
time = 65681142 us
--------------- round 9 ---------------
seed = 2998071468
[108957] is replaced by 308 with estimated error 0
error = 0
area = 2415
delay = 47.5
#gates = 956
output circuit result/c5315_9_0_2415_47.5.blif
time = 73740439 us
--------------- round 10 ---------------
seed = 1236786592
[108952] is replaced by 341 with estimated error 0
error = 0
area = 2413
delay = 47.5
#gates = 955
output circuit result/c5315_10_0_2413_47.5.blif
time = 81883844 us
--------------- round 11 ---------------
seed = 837250928
[108978] is replaced by 324 with estimated error 0
error = 0
area = 2411
delay = 47.5
#gates = 954
output circuit result/c5315_11_0_2411_47.5.blif
time = 89977563 us
--------------- round 12 ---------------
seed = 2102977828
[108968] is replaced by 234 with estimated error 0
error = 0
area = 2409
delay = 47.5
#gates = 953
output circuit result/c5315_12_0_2409_47.5.blif
time = 98009935 us
--------------- round 13 ---------------
seed = 1631450514
[108972] is replaced by 210 with estimated error 0
error = 0
area = 2407
delay = 47.5
#gates = 952
output circuit result/c5315_13_0_2407_47.5.blif
time = 106051152 us
--------------- round 14 ---------------
seed = 3413314509
[108953] is replaced by 316 with estimated error 0
error = 0
area = 2405
delay = 47.5
#gates = 951
output circuit result/c5315_14_0_2405_47.5.blif
time = 114091689 us
--------------- round 15 ---------------
seed = 350554122
[108956] is replaced by 351 with estimated error 0
error = 0
area = 2403
delay = 47.5
#gates = 950
output circuit result/c5315_15_0_2403_47.5.blif
time = 122102861 us
--------------- round 16 ---------------
seed = 156493758
[108973] is replaced by 206 with estimated error 0
error = 0
area = 2401
delay = 47.5
#gates = 949
output circuit result/c5315_16_0_2401_47.5.blif
time = 130080977 us
--------------- round 17 ---------------
seed = 650601386
[108976] is replaced by 257 with estimated error 0
error = 0
area = 2399
delay = 47.5
#gates = 948
output circuit result/c5315_17_0_2399_47.5.blif
time = 138092297 us
--------------- round 18 ---------------
seed = 938725996
[108960] is replaced by 226 with estimated error 0
error = 0
area = 2397
delay = 47.5
#gates = 947
output circuit result/c5315_18_0_2397_47.5.blif
time = 146089498 us
--------------- round 19 ---------------
seed = 1897948693
[108962] is replaced by 281 with estimated error 0
error = 0
area = 2395
delay = 47.5
#gates = 946
output circuit result/c5315_19_0_2395_47.5.blif
time = 154024717 us
--------------- round 20 ---------------
seed = 1855992217
[108964] is replaced by 265 with estimated error 0
error = 0
area = 2393
delay = 47.5
#gates = 945
output circuit result/c5315_20_0_2393_47.5.blif
time = 161957035 us
--------------- round 21 ---------------
seed = 686515253
[108966] is replaced by 273 with estimated error 0
error = 0
area = 2391
delay = 47.5
#gates = 944
output circuit result/c5315_21_0_2391_47.5.blif
time = 169937497 us
--------------- round 22 ---------------
seed = 3883415420
[108970] is replaced by 218 with estimated error 0
error = 0
area = 2389
delay = 47.5
#gates = 943
output circuit result/c5315_22_0_2389_47.5.blif
time = 177862871 us
--------------- round 23 ---------------
seed = 2047679077
[109012] is replaced by 218 with estimated error 0
error = 0
area = 2387
delay = 47.5
#gates = 942
output circuit result/c5315_23_0_2387_47.5.blif
time = 185802200 us
--------------- round 24 ---------------
seed = 2201726542
[115243] is replaced by [112733] with estimated error 0
error = 0
area = 2386
delay = 47.5
#gates = 941
output circuit result/c5315_24_0_2386_47.5.blif
time = 193700910 us
--------------- round 25 ---------------
seed = 3548263415
[117019] is replaced by 566 with inverter with estimated error 0
error = 0
area = 2385
delay = 47.5
#gates = 941
output circuit result/c5315_25_0_2385_47.5.blif
time = 201571218 us
--------------- round 26 ---------------
seed = 1686826887
[115837] is replaced by [112629] with estimated error 0
error = 0
area = 2384
delay = 47.5
#gates = 940
output circuit result/c5315_26_0_2384_47.5.blif
time = 209427570 us
--------------- round 27 ---------------
seed = 848595503
[117015] is replaced by 583 with inverter with estimated error 0
error = 0
area = 2383
delay = 47.4
#gates = 940
output circuit result/c5315_27_0_2383_47.4.blif
time = 217275511 us
--------------- round 28 ---------------
seed = 3912890804
[109005] is replaced by 351 with estimated error 0
error = 0
area = 2381
delay = 47.4
#gates = 939
output circuit result/c5315_28_0_2381_47.4.blif
time = 225119379 us
--------------- round 29 ---------------
seed = 2316789280
[112877] is replaced by [116403] with estimated error 0.00111
error = 0.00111
area = 2371
delay = 47.4
#gates = 935
output circuit result/c5315_29_0.00111_2371_47.4.blif
time = 233008714 us
--------------- round 30 ---------------
seed = 4192064868
[112894] is replaced by [116408] with estimated error 0.00191
error = 0.00191
area = 2362
delay = 47.4
#gates = 932
output circuit result/c5315_30_0.00191_2362_47.4.blif
time = 240789849 us
--------------- round 31 ---------------
seed = 2578211814
7703 is replaced by zero with estimated error 0.00402
error = 0.00402
area = 2351
delay = 47.4
#gates = 928
output circuit result/c5315_31_0.00402_2351_47.4.blif
time = 248511011 us
--------------- round 32 ---------------
seed = 1169225027
[112878] is replaced by [117801] with inverter with estimated error 0.00567
error = 0.00567
area = 2346
delay = 47.4
#gates = 927
output circuit result/c5315_32_0.00567_2346_47.4.blif
time = 256142769 us
--------------- round 33 ---------------
seed = 4175606969
7503 is replaced by zero with estimated error 0.00555
error = 0.00555
area = 2343
delay = 47.4
#gates = 926
output circuit result/c5315_33_0.00555_2343_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 263753703 us
--------------- round 34 ---------------
seed = 2362792130
[116404] is replaced by zero with estimated error 0.00625
error = 0.00625
area = 2336
delay = 47.4
#gates = 923
output circuit result/c5315_34_0.00625_2336_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 271298566 us
--------------- round 35 ---------------
seed = 655637787
6641 is replaced by zero with estimated error 0.00641
error = 0.00641
area = 2335
delay = 47.4
#gates = 922
output circuit result/c5315_35_0.00641_2335_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 278749800 us
--------------- round 36 ---------------
seed = 2234972011
6648 is replaced by zero with estimated error 0.00649
error = 0.00649
area = 2334
delay = 47.4
#gates = 921
output circuit result/c5315_36_0.00649_2334_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 286215951 us
--------------- round 37 ---------------
seed = 557446555
7504 is replaced by [116409] with estimated error 0.00708
error = 0.00708
area = 2331
delay = 47.4
#gates = 920
output circuit result/c5315_37_0.00708_2331_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 293664795 us
--------------- round 38 ---------------
seed = 1772619012
[116409] is replaced by zero with estimated error 0.00791
error = 0.00791
area = 2324
delay = 47.4
#gates = 917
output circuit result/c5315_38_0.00791_2324_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 301099245 us
--------------- round 39 ---------------
seed = 1579780015
exceed error bound
