INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.ip_user_files/bd/system/ip/system_processing_system7_0_0/sim/system_processing_system7_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_processing_system7_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.ip_user_files/bd/system/ipshared/d32c/src/axis_red_pitaya_adc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_red_pitaya_adc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.ip_user_files/bd/system/ip/system_axis_red_pitaya_adc_0_0/sim/system_axis_red_pitaya_adc_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_axis_red_pitaya_adc_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.ip_user_files/bd/system/ipshared/8b85/src/axis_red_pitaya_dac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_red_pitaya_dac
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.ip_user_files/bd/system/ip/system_axis_red_pitaya_dac_0_0/sim/system_axis_red_pitaya_dac_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_axis_red_pitaya_dac_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.ip_user_files/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.ip_user_files/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_clk_wiz_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.ip_user_files/bd/system/ip/system_auto_pc_0/sim/system_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_auto_pc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.ip_user_files/bd/system/sim/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_11SE3QO
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-311] analyzing module system_ps7_0_axi_periph_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.srcs/sources_1/bd/system/hdl/system_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
