DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
)
(DmPackageRef
library "ieee"
unitName "std_logic_unsigned"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
(DmPackageRef
library "UNISIM"
unitName "Vcomponents"
)
(DmPackageRef
library "hsio"
unitName "pkg_core_globals"
)
(DmPackageRef
library "utils"
unitName "pkg_types"
)
]
instances [
(Instance
name "U_59"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 153596,0
)
(Instance
name "Umpower"
duLibraryName "utils"
duName "m_power"
elements [
]
mwi 0
uid 281697,0
)
(Instance
name "Uctltop"
duLibraryName "hsio"
duName "control_top"
elements [
]
mwi 0
uid 286306,0
)
(Instance
name "Utimestamp"
duLibraryName "hsio"
duName "timestamp"
elements [
]
mwi 0
uid 287463,0
)
(Instance
name "U_0"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 293465,0
)
(Instance
name "U_60"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 298316,0
)
(Instance
name "U_6"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 303220,0
)
(Instance
name "Umux256"
duLibraryName "locallink"
duName "ll_syncmux256"
elements [
]
mwi 0
uid 324141,0
)
(Instance
name "U_7"
duLibraryName "moduleware"
duName "inv"
elements [
]
mwi 1
uid 329321,0
)
(Instance
name "Uticksgen1"
duLibraryName "utils"
duName "ticks_gen"
elements [
(GiElement
name "SIM_MODE"
type "integer"
value "SIM_MODE"
)
(GiElement
name "CLK_MHZ"
type "integer"
value "80"
)
]
mwi 0
uid 343241,0
)
(Instance
name "U_22"
duLibraryName "moduleware"
duName "mux"
elements [
]
mwi 1
uid 343302,0
)
(Instance
name "U_27"
duLibraryName "moduleware"
duName "mux"
elements [
]
mwi 1
uid 343353,0
)
(Instance
name "U_28"
duLibraryName "moduleware"
duName "and"
elements [
]
mwi 1
uid 343404,0
)
(Instance
name "Utriggertop"
duLibraryName "hsio"
duName "trigger_top"
elements [
(GiElement
name "TLU_EN"
type "integer"
value "TRIG_TLU_EN"
)
(GiElement
name "TDC_EN"
type "integer"
value "TRIG_TDC_EN"
)
]
mwi 0
uid 349537,0
)
(Instance
name "Ureadout"
duLibraryName "hsio"
duName "readout_top"
elements [
(GiElement
name "MOD_PRES"
type "std_logic_vector(35 downto 0)"
value "RO_MOD_PRES"
)
(GiElement
name "MOD_RAW"
type "std_logic_vector(35 downto 0)"
value "RO_MOD_RAW"
)
(GiElement
name "MOD_HST"
type "std_logic_vector(35 downto 0)"
value "RO_MOD_HST"
)
(GiElement
name "MOD_TYPE"
type "std_logic_vector(35 downto 0)"
value "RO_MOD_TYPE"
)
(GiElement
name "MOD_IDBG"
type "std_logic_vector(35 downto 0)"
value "RO_MOD_IDBG"
)
]
mwi 0
uid 350453,0
)
]
embeddedInstances [
(EmbeddedInstance
name "eb3"
number "3"
)
(EmbeddedInstance
name "eb8"
number "8"
)
]
frameInstances [
(FrameInstance
name "g2"
style 1
insts [
(Instance
name "Urospyunit"
duLibraryName "hsio"
duName "ro_spy_unit"
elements [
]
mwi 0
uid 305259,0
)
]
emInsts [
(EmbeddedInstance
name "eb1"
number "1"
)
]
)
(FrameInstance
name "g3"
style 1
insts [
(Instance
name "Udisp"
duLibraryName "hsio"
duName "disp_top"
elements [
]
mwi 0
uid 12358,0
)
(Instance
name "U_44"
duLibraryName "utils"
duName "led_pulse"
elements [
]
mwi 0
uid 91321,0
)
(Instance
name "U_45"
duLibraryName "moduleware"
duName "or"
elements [
]
mwi 1
uid 91398,0
)
(Instance
name "Udispbinmap"
duLibraryName "hsio"
duName "disp_binmap"
elements [
]
mwi 0
uid 205646,0
)
(Instance
name "U_47"
duLibraryName "utils"
duName "led_pulse"
elements [
]
mwi 0
uid 205790,0
)
(Instance
name "U_48"
duLibraryName "utils"
duName "led_pulse"
elements [
]
mwi 0
uid 205846,0
)
(Instance
name "U_8"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 314495,0
)
(Instance
name "U_9"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 314523,0
)
(Instance
name "U_10"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 314585,0
)
(Instance
name "U_11"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 314650,0
)
(Instance
name "U_12"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 314698,0
)
(Instance
name "U_15"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 314882,0
)
(Instance
name "U_16"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 314910,0
)
(Instance
name "U_17"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 314938,0
)
(Instance
name "U_4"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 316113,0
)
(Instance
name "U_5"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 316141,0
)
(Instance
name "U_18"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 319211,0
)
(Instance
name "U_46"
duLibraryName "utils"
duName "led_pulse"
elements [
]
mwi 0
uid 319797,0
)
(Instance
name "U_19"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 320385,0
)
(Instance
name "Uticksgen"
duLibraryName "utils"
duName "ticks_gen"
elements [
(GiElement
name "SIM_MODE"
type "integer"
value "SIM_MODE"
)
(GiElement
name "CLK_MHZ"
type "integer"
value "40"
)
]
mwi 0
uid 321619,0
)
(Instance
name "U_21"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 323480,0
)
(Instance
name "Usimcounter"
duLibraryName "utils"
duName "counter"
elements [
(GiElement
name "BITS"
type "integer"
value "8"
)
(GiElement
name "ROLLOVER_EN"
type "integer"
value "1"
)
(GiElement
name "RST_IS_PRESET"
type "integer"
value "0"
e "-- reset is preset"
)
]
mwi 0
uid 326749,0
)
(Instance
name "Uoddrbco"
duLibraryName "unisim"
duName "ODDR"
elements [
(GiElement
name "DDR_CLK_EDGE"
type "string"
value "\"SAME_EDGE\""
)
(GiElement
name "INIT"
type "bit"
value "'0'"
)
(GiElement
name "SRTYPE"
type "string"
value "\"SYNC\""
)
]
mwi 0
uid 329345,0
)
(Instance
name "Ubufrlemoclk"
duLibraryName "unisim"
duName "BUFR"
elements [
(GiElement
name "BUFR_DIVIDE"
type "string"
value "\"BYPASS\""
)
(GiElement
name "SIM_DEVICE"
type "string"
value "\"VIRTEX4\""
)
]
mwi 0
uid 331570,0
)
(Instance
name "Uoddrbco1"
duLibraryName "unisim"
duName "ODDR"
elements [
(GiElement
name "DDR_CLK_EDGE"
type "string"
value "\"SAME_EDGE\""
)
(GiElement
name "INIT"
type "bit"
value "'0'"
)
(GiElement
name "SRTYPE"
type "string"
value "\"SYNC\""
)
]
mwi 0
uid 332943,0
)
(Instance
name "Uoddrbco2"
duLibraryName "unisim"
duName "ODDR"
elements [
(GiElement
name "DDR_CLK_EDGE"
type "string"
value "\"SAME_EDGE\""
)
(GiElement
name "INIT"
type "bit"
value "'0'"
)
(GiElement
name "SRTYPE"
type "string"
value "\"SYNC\""
)
]
mwi 0
uid 333078,0
)
(Instance
name "U_25"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 333194,0
)
(Instance
name "U_20"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 333222,0
)
(Instance
name "Uoddrbco5"
duLibraryName "unisim"
duName "ODDR"
elements [
(GiElement
name "DDR_CLK_EDGE"
type "string"
value "\"SAME_EDGE\""
)
(GiElement
name "INIT"
type "bit"
value "'0'"
)
(GiElement
name "SRTYPE"
type "string"
value "\"SYNC\""
)
]
mwi 0
uid 334171,0
)
(Instance
name "Uoddrbco6"
duLibraryName "unisim"
duName "ODDR"
elements [
(GiElement
name "DDR_CLK_EDGE"
type "string"
value "\"SAME_EDGE\""
)
(GiElement
name "INIT"
type "bit"
value "'0'"
)
(GiElement
name "SRTYPE"
type "string"
value "\"SYNC\""
)
]
mwi 0
uid 334262,0
)
(Instance
name "U_13"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 334359,0
)
(Instance
name "Uoddrbco7"
duLibraryName "unisim"
duName "ODDR"
elements [
(GiElement
name "DDR_CLK_EDGE"
type "string"
value "\"SAME_EDGE\""
)
(GiElement
name "INIT"
type "bit"
value "'0'"
)
(GiElement
name "SRTYPE"
type "string"
value "\"SYNC\""
)
]
mwi 0
uid 335204,0
)
(Instance
name "U_14"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 335299,0
)
(Instance
name "U_23"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 337230,0
)
(Instance
name "U_24"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 337258,0
)
(Instance
name "U_26"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 337286,0
)
(Instance
name "U_49"
duLibraryName "utils"
duName "led_pulse"
elements [
]
mwi 0
uid 339687,0
)
(Instance
name "U_50"
duLibraryName "utils"
duName "led_pulse"
elements [
]
mwi 0
uid 339746,0
)
(Instance
name "U_51"
duLibraryName "utils"
duName "led_pulse"
elements [
]
mwi 0
uid 339809,0
)
(Instance
name "Uoddrbco8"
duLibraryName "unisim"
duName "ODDR"
elements [
(GiElement
name "DDR_CLK_EDGE"
type "string"
value "\"SAME_EDGE\""
)
(GiElement
name "INIT"
type "bit"
value "'0'"
)
(GiElement
name "SRTYPE"
type "string"
value "\"SYNC\""
)
]
mwi 0
uid 343072,0
)
(Instance
name "U_53"
duLibraryName "utils"
duName "counter"
elements [
(GiElement
name "BITS"
type "integer"
value "2"
)
(GiElement
name "ROLLOVER_EN"
type "integer"
value "0"
)
(GiElement
name "RST_IS_PRESET"
type "integer"
value "0"
e "-- reset is preset"
)
]
mwi 0
uid 343511,0
)
(Instance
name "U_3"
duLibraryName "moduleware"
duName "inv"
elements [
]
mwi 1
uid 343552,0
)
]
emInsts [
(EmbeddedInstance
name "eb2"
number "2"
)
(EmbeddedInstance
name "eb5"
number "5"
)
(EmbeddedInstance
name "eb6"
number "6"
)
(EmbeddedInstance
name "eb7"
number "7"
)
]
frInsts [
(FrameInstance
name "g1"
lb "0"
rb "2"
frInsts [
(FrameInstance
name "g0"
lb "(ff*4)"
rb "(ff*4+3)"
insts [
(Instance
name "Uoddrfakecom"
duLibraryName "unisim"
duName "ODDR"
elements [
(GiElement
name "DDR_CLK_EDGE"
type "string"
value "\"SAME_EDGE\""
)
(GiElement
name "INIT"
type "bit"
value "'0'"
)
(GiElement
name "SRTYPE"
type "string"
value "\"SYNC\""
)
]
mwi 0
uid 198988,0
)
(Instance
name "Uob6"
duLibraryName "unisim"
duName "OBUFDS"
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"LVDS_25\""
)
]
mwi 0
uid 199054,0
)
]
)
]
)
]
)
]
libraryRefs [
"ieee"
"UNISIM"
"hsio"
"utils"
]
)
version "30.1"
appVersion "2013.1 (Build 6)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/src"
)
(vvPair
variable "HDSDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds"
)
(vvPair
variable "SideDataDesignDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/main_top/struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/main_top/struct.bd.user"
)
(vvPair
variable "SourceDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_config"
)
(vvPair
variable "d"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/main_top"
)
(vvPair
variable "d_logical"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/main_top"
)
(vvPair
variable "date"
value "07/28/14"
)
(vvPair
variable "day"
value "Mon"
)
(vvPair
variable "day_long"
value "Monday"
)
(vvPair
variable "dd"
value "28"
)
(vvPair
variable "entity_name"
value "main_top"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "graphical_source_author"
value "warren"
)
(vvPair
variable "graphical_source_date"
value "07/28/14"
)
(vvPair
variable "graphical_source_group"
value "man"
)
(vvPair
variable "graphical_source_time"
value "16:19:32"
)
(vvPair
variable "group"
value "man"
)
(vvPair
variable "host"
value "pc140.hep.ucl.ac.uk"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "hsio"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/../hsio/designcheck"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/../hsio/sim/work"
)
(vvPair
variable "library_downstream_PrecisionSynthesisDataPrep"
value "$HDS_PROJECT_DIR/../hsio/ps"
)
(vvPair
variable "mm"
value "07"
)
(vvPair
variable "module_name"
value "main_top"
)
(vvPair
variable "month"
value "Jul"
)
(vvPair
variable "month_long"
value "July"
)
(vvPair
variable "p"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/main_top/struct.bd"
)
(vvPair
variable "p_logical"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/main_top/struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hsio"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "$HDS_HOME/../Modeltech/linux_x86_64"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "$HDS_HOME/../Precision/Mgc_home/bin"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "16:19:39"
)
(vvPair
variable "unit"
value "main_top"
)
(vvPair
variable "user"
value "warren"
)
(vvPair
variable "version"
value "2013.1 (Build 6)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2014"
)
(vvPair
variable "yy"
value "14"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 2423,0
optionalChildren [
*1 (Net
uid 925,0
lang 2
decl (Decl
n "disp_clk_o"
t "std_logic"
prec "-- DISPLAY"
eolc "--DISP_CLK"
preAdd 0
posAdd 0
o 6
suid 66,0
)
declText (MLText
uid 926,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "469000,-113400,487800,-111000"
st "-- DISPLAY
disp_clk_o          : std_logic --DISP_CLK"
)
)
*2 (Net
uid 939,0
lang 2
decl (Decl
n "disp_dat_o"
t "std_logic"
eolc "--DISP_DAT"
preAdd 0
posAdd 0
o 7
suid 67,0
)
declText (MLText
uid 940,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "469000,-111000,488100,-109800"
st "disp_dat_o          : std_logic --DISP_DAT"
)
)
*3 (Net
uid 967,0
lang 2
decl (Decl
n "disp_rst_no"
t "std_logic"
eolc "--DISP_RST_N"
preAdd 0
posAdd 0
o 8
suid 69,0
)
declText (MLText
uid 968,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "469000,-109800,489100,-108600"
st "disp_rst_no         : std_logic --DISP_RST_N"
)
)
*4 (Net
uid 1569,0
lang 2
decl (Decl
n "idc_p3_io"
t "std_logic_vector"
b "(31 downto 0)"
eolc "--IDC_P3"
preAdd 0
posAdd 0
o 1
suid 112,0
)
declText (MLText
uid 1570,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "469000,-120600,496700,-119400"
st "idc_p3_io           : std_logic_vector(31 downto 0) --IDC_P3"
)
)
*5 (Net
uid 1583,0
lang 2
decl (Decl
n "idc_p4_io"
t "std_logic_vector"
b "(31 downto 0)"
eolc "--IDC_P4"
preAdd 0
posAdd 0
o 3
suid 113,0
)
declText (MLText
uid 1584,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "469000,-117000,496700,-115800"
st "idc_p4_io           : std_logic_vector(31 downto 0) --IDC_P4"
)
)
*6 (Net
uid 1597,0
lang 2
decl (Decl
n "idc_p5_io"
t "std_logic_vector"
b "(31 downto 0)"
eolc "--IDC_P5"
preAdd 0
posAdd 0
o 4
suid 114,0
)
declText (MLText
uid 1598,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "469000,-115800,496700,-114600"
st "idc_p5_io           : std_logic_vector(31 downto 0) --IDC_P5"
)
)
*7 (PortIoOut
uid 1675,0
shape (CompositeShape
uid 1676,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1677,0
sl 0
ro 270
xt "502500,20625,504000,21375"
)
(Line
uid 1678,0
sl 0
ro 270
xt "502000,21000,502500,21000"
pts [
"502000,21000"
"502500,21000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1679,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1680,0
va (VaSet
isHidden 1
)
xt "505000,20400,510300,21400"
st "led_status_o"
blo "505000,21200"
tm "WireNameMgr"
)
)
)
*8 (Net
uid 1681,0
lang 2
decl (Decl
n "led_status_o"
t "std_logic"
eolc "--LED_FPGA_STATUS"
preAdd 0
posAdd 0
o 5
suid 120,0
)
declText (MLText
uid 1682,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "469000,-114600,492600,-113400"
st "led_status_o        : std_logic --LED_FPGA_STATUS"
)
)
*9 (CommentText
uid 2076,0
shape (Rectangle
uid 2077,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "-4000,-19000,29000,-13000"
)
text (MLText
uid 2078,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "-3800,-18800,27700,-14000"
st "
Created using Mentor Graphics HDL2Graphics(TM) Technology
on - 14:13:50 06/02/09
from - /home/warren/slhc/hdldesigner/../hsio/hdldesigner/hdl/hsio_top_rtl.vhd

"
tm "CommentText"
wrapOption 3
visibleHeight 5600
visibleWidth 32600
)
)
*10 (CommentText
uid 2079,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 2080,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "31000,-17000,46000,-13000"
)
text (MLText
uid 2081,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "31200,-16800,40400,-15600"
st "
 hds interface_end

"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 15000
)
included 4
)
*11 (Grouping
uid 2082,0
optionalChildren [
*12 (CommentText
uid 2084,0
shape (Rectangle
uid 2085,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "165000,51000,182000,52000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 2086,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "clean,8,0"
)
xt "165200,51100,177700,51900"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*13 (CommentText
uid 2087,0
shape (Rectangle
uid 2088,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "182000,47000,186000,48000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 2089,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "clean,8,0"
)
xt "182200,47100,186200,47900"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*14 (CommentText
uid 2090,0
shape (Rectangle
uid 2091,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "165000,49000,182000,50000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 2092,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "clean,8,0"
)
xt "165200,49100,169200,49900"
st "
main_top
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*15 (CommentText
uid 2093,0
shape (Rectangle
uid 2094,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "161000,49000,165000,50000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 2095,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "clean,8,0"
)
xt "161200,49100,164200,49900"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*16 (CommentText
uid 2096,0
shape (Rectangle
uid 2097,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "182000,48000,202000,52000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 2098,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "clean,8,0"
)
xt "182200,48200,193200,49000"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*17 (CommentText
uid 2099,0
shape (Rectangle
uid 2100,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "186000,47000,202000,48000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 2101,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "clean,8,0"
)
xt "186200,47100,188200,47900"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*18 (CommentText
uid 2102,0
shape (Rectangle
uid 2103,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "161000,47000,182000,49000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 2104,0
va (VaSet
fg "32768,0,0"
font "clean,8,0"
)
xt "167750,47600,175250,48400"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*19 (CommentText
uid 2105,0
shape (Rectangle
uid 2106,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "161000,50000,165000,51000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 2107,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "clean,8,0"
)
xt "161200,50100,163700,50900"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*20 (CommentText
uid 2108,0
shape (Rectangle
uid 2109,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "161000,51000,165000,52000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 2110,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "clean,8,0"
)
xt "161200,51100,164700,51900"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*21 (CommentText
uid 2111,0
shape (Rectangle
uid 2112,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "165000,50000,182000,51000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 2113,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "clean,8,0"
)
xt "165200,50100,175700,50900"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 2083,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "161000,47000,202000,52000"
)
oxt "14000,66000,55000,71000"
)
*22 (Net
uid 9061,0
decl (Decl
n "LO"
t "std_logic"
o 72
suid 279,0
)
declText (MLText
uid 9062,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "469000,-118200,483900,-117000"
st "signal LO                  : std_logic"
)
)
*23 (Net
uid 9095,0
decl (Decl
n "HI"
t "std_logic"
o 71
suid 280,0
)
declText (MLText
uid 9096,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "469000,-120600,483800,-119400"
st "signal HI                  : std_logic"
)
)
*24 (HdlText
uid 11654,0
optionalChildren [
*25 (EmbeddedText
uid 11664,0
commentText (CommentText
uid 11665,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 11666,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "416000,-123400,466000,-36000"
)
oxt "0,0,18000,5000"
text (MLText
uid 11667,0
va (VaSet
font "clean,8,0"
)
xt "416200,-123200,463700,-47200"
st "
HSIO_VER <= stat(3) & build_no_slv;

dbg_oe <= dbg_reg(R_CONTROL)(CTL_DBG_EN);


-- P2 IDC
-------------------------------------------------------------
-- P2 is used for add-on devices
--

-- P3 IDC
-------------------------------------------------------------
-- P3 could be used for fake serial data sending
-- The return path is via the EOS porch.
--
--gen_p3_dbg_sig : for n in 0 to 31 generate
--begin
-- idc_p3_io(n) <= '0';
--end generate;
--idc_p3_io <= (others => '0');

-- P4 IDC
-------------------------------------------------------------
--gen_p4_dbg_sig : for n in 0 to 31 generate
--begin
-- idc_p4_io(m) <= '0';
--end generate;
--idc_p4_io <= (others => '0');

-- P5 IDC
-------------------------------------------------------------
idc_p5_io(0)  <= dbg_clk;                         --idc 1
idc_p5_io(2)  <= dbg_oe and dbg_strobe40;         --idc 3
idc_p5_io(4)  <= dbg_oe and dbg_trig80;           --idc 5
idc_p5_io(6)  <= dbg_clk40;                       --idc 7
-- gnd ---------------- gnd                       --idc 9
idc_p5_io(8)  <= dbg_oe and dbg_lemo_trig;        --idc11
idc_p5_io(10) <= dbg_oe and dbg_com_abc;          --idc13
idc_p5_io(12) <= dbg_oe and dbg_busy_ro;          --idc15
idc_p5_io(14) <= dbg_oe and dbg_ocraw_start;      --idc17
-- gnd ---------------- gnd                       --idc19
idc_p5_io(16) <= dbg_oe and dbg_tlu_trig;         --idc21
idc_p5_io(18) <= dbg_oe and dbg_tlu_tclk;         --idc23
idc_p5_io(20) <= dbg_oe and dbg_tlu_busy;         --idc25
idc_p5_io(22) <= dbg_oe and dbg_tdc_calib_edge0;  --idc27
-- gnd ---------------- gnd                       --idc29
idc_p5_io(24) <= dbg_clk160;                      --idc31
idc_p5_io(26) <= dbg_clk160ps;                    --idc33
idc_p5_io(28) <= dbg_clk_p2_pll;                  --idc35
idc_p5_io(30) <= dbg_lemo_clk;                    --idc37
-- gnd ---------------- gnd                       --idc39

-- map \"far side\" P5 IDC signals (idc 2-40, evens, 10,20,30,40 = gnd))
gen_p5_dbg_sig : for n in 0 to 15 generate
begin
  idc_p5_io((n*2)+1) <= dbg_oe and dbg_outsigs_i(n);
end generate;


---------------------------------------------------------

                 idbg_link_sel <= conv_integer(reg(R_LEMO_STRM))/2;

                 dbg_lemo_strm0 <= dbg_strm(idbg_link_sel*2);
                 dbg_lemo_strm1 <= dbg_strm((idbg_link_sel*2)+1);
                 dbg_lemo_link  <= dbg_link_idly(idbg_link_sel);


------------------------------------
-- Display
------------------------------------
                 dispDigitA <= \"0000\" & dispword(31 downto 28);
                 dispDigitB <= \"0000\" & dispword(27 downto 24);
                 dispDigitC <= \"0000\" & dispword(23 downto 20);
                 dispDigitD <= \"0000\" & dispword(19 downto 16);
                 dispDigitE <= \"0000\" & dispword(15 downto 12);
                 dispDigitF <= \"0000\" & dispword(11 downto 8);
                 dispDigitG <= \"0000\" & dispword(7 downto 4);
                 dispDigitH <= \"0000\" & dispword(3 downto 0);

                 dispword(31 downto 0) <=
                   HSIO_VER                          when (post_rst_5s = '1')             else
                   --(x\"0007\" & dbg_reg(R_LEN0))     when (dbg_reg(R_DISP_SEL) = x\"0007\") else
                   --(x\"0008\" & dbg_reg(R_LEN1))     when (dbg_reg(R_DISP_SEL) = x\"0008\") else
                   --(x\"0016\" & dbg_reg(R_COM_ENA))  when (dbg_reg(R_DISP_SEL) = x\"0010\") else
                   (x\"0021\" & dbg_l1id(15 downto 0)) when (dbg_reg(R_DISP_SEL) = x\"0015\") else
                   (x\"0022\" & x\"0\" & dbg_bcid_l1a)   when (dbg_reg(R_DISP_SEL) = x\"0016\") else
                   --(x\"0023\" & dbg_reg(R_CONTROL)) when (dbg_reg(R_DISP_SEL) = x\"0017\") else
                   --sf_stat_word_i(0)(31 downto 0) when (dbg_reg(R_DISP_SEL) = x\"0020\") else
                   --sf_stat_word_i(1)(31 downto 0) when (dbg_reg(R_DISP_SEL) = x\"0022\") else
                   --stat_word_cu(31 downto 0)   when (dbg_reg(R_DISP_SEL) = x\"0024\")  else
                   HSIO_VER;




"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 87400
visibleWidth 50000
)
)
)
]
shape (Rectangle
uid 11655,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "394000,-117000,402000,-36000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 11656,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*26 (Text
uid 11657,0
va (VaSet
font "charter,8,0"
)
xt "394300,-117000,395700,-116000"
st "eb2"
blo "394300,-116200"
tm "HdlTextNameMgr"
)
*27 (Text
uid 11658,0
va (VaSet
font "charter,8,0"
)
xt "394300,-116000,394800,-115000"
st "2"
blo "394300,-115200"
tm "HdlTextNumberMgr"
)
]
)
)
*28 (SaComponent
uid 12358,0
optionalChildren [
*29 (CptPort
uid 12306,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12307,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "427250,32625,428000,33375"
)
tg (CPTG
uid 12308,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12309,0
va (VaSet
)
xt "429000,32500,430800,33500"
st "reset"
blo "429000,33300"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_logic"
o 2
)
)
)
*30 (CptPort
uid 12310,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12311,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "445000,31625,445750,32375"
)
tg (CPTG
uid 12312,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12313,0
va (VaSet
)
xt "441200,31500,444000,32500"
st "dispClk"
ju 2
blo "444000,32300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dispClk"
t "std_logic"
o 5
)
)
)
*31 (CptPort
uid 12314,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12315,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "445000,32625,445750,33375"
)
tg (CPTG
uid 12316,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12317,0
va (VaSet
)
xt "441100,32500,444000,33500"
st "dispDat"
ju 2
blo "444000,33300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dispDat"
t "std_logic"
o 6
)
)
)
*32 (CptPort
uid 12318,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12319,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "445000,33625,445750,34375"
)
tg (CPTG
uid 12320,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12321,0
va (VaSet
)
xt "437100,33500,444000,34500"
st "dispLoadL : (1:0)"
ju 2
blo "444000,34300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dispLoadL"
t "std_logic_vector"
b "(1 downto 0)"
o 7
)
)
)
*33 (CptPort
uid 12322,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12323,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "445000,34625,445750,35375"
)
tg (CPTG
uid 12324,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12325,0
va (VaSet
)
xt "440600,34500,444000,35500"
st "dispRstL"
ju 2
blo "444000,35300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dispRstL"
t "std_logic"
o 8
)
)
)
*34 (CptPort
uid 12326,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12327,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "427250,33625,428000,34375"
)
tg (CPTG
uid 12328,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12329,0
va (VaSet
)
xt "429000,33500,435900,34500"
st "dispDigitA : (7:0)"
blo "429000,34300"
)
)
thePort (LogicalPort
decl (Decl
n "dispDigitA"
t "std_logic_vector"
b "(7 downto 0)"
o 9
)
)
)
*35 (CptPort
uid 12330,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12331,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "427250,34625,428000,35375"
)
tg (CPTG
uid 12332,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12333,0
va (VaSet
)
xt "429000,34500,435900,35500"
st "dispDigitB : (7:0)"
blo "429000,35300"
)
)
thePort (LogicalPort
decl (Decl
n "dispDigitB"
t "std_logic_vector"
b "(7 downto 0)"
o 10
)
)
)
*36 (CptPort
uid 12334,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12335,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "427250,35625,428000,36375"
)
tg (CPTG
uid 12336,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12337,0
va (VaSet
)
xt "429000,35500,435900,36500"
st "dispDigitC : (7:0)"
blo "429000,36300"
)
)
thePort (LogicalPort
decl (Decl
n "dispDigitC"
t "std_logic_vector"
b "(7 downto 0)"
o 11
)
)
)
*37 (CptPort
uid 12338,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12339,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "427250,36625,428000,37375"
)
tg (CPTG
uid 12340,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12341,0
va (VaSet
)
xt "429000,36500,435900,37500"
st "dispDigitD : (7:0)"
blo "429000,37300"
)
)
thePort (LogicalPort
decl (Decl
n "dispDigitD"
t "std_logic_vector"
b "(7 downto 0)"
o 12
)
)
)
*38 (CptPort
uid 12342,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12343,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "427250,37625,428000,38375"
)
tg (CPTG
uid 12344,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12345,0
va (VaSet
)
xt "429000,37500,435900,38500"
st "dispDigitE : (7:0)"
blo "429000,38300"
)
)
thePort (LogicalPort
decl (Decl
n "dispDigitE"
t "std_logic_vector"
b "(7 downto 0)"
o 13
)
)
)
*39 (CptPort
uid 12346,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12347,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "427250,38625,428000,39375"
)
tg (CPTG
uid 12348,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12349,0
va (VaSet
)
xt "429000,38500,435800,39500"
st "dispDigitF : (7:0)"
blo "429000,39300"
)
)
thePort (LogicalPort
decl (Decl
n "dispDigitF"
t "std_logic_vector"
b "(7 downto 0)"
o 14
)
)
)
*40 (CptPort
uid 12350,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12351,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "427250,39625,428000,40375"
)
tg (CPTG
uid 12352,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12353,0
va (VaSet
)
xt "429000,39500,435900,40500"
st "dispDigitG : (7:0)"
blo "429000,40300"
)
)
thePort (LogicalPort
decl (Decl
n "dispDigitG"
t "std_logic_vector"
b "(7 downto 0)"
o 15
)
)
)
*41 (CptPort
uid 12354,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12355,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "427250,40625,428000,41375"
)
tg (CPTG
uid 12356,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12357,0
va (VaSet
)
xt "429000,40500,435900,41500"
st "dispDigitH : (7:0)"
blo "429000,41300"
)
)
thePort (LogicalPort
decl (Decl
n "dispDigitH"
t "std_logic_vector"
b "(7 downto 0)"
o 16
)
)
)
*42 (CptPort
uid 266728,0
ps "OnEdgeStrategy"
shape (Triangle
uid 266729,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "427250,31625,428000,32375"
)
tg (CPTG
uid 266730,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 266731,0
va (VaSet
)
xt "429000,31500,430000,32500"
st "clk"
blo "429000,32300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 1
)
)
)
*43 (CptPort
uid 267489,0
ps "OnEdgeStrategy"
shape (Triangle
uid 267490,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "427250,45625,428000,46375"
)
tg (CPTG
uid 267491,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 267492,0
va (VaSet
)
xt "429000,45500,433800,46500"
st "tick_2khz_i"
blo "429000,46300"
)
)
thePort (LogicalPort
decl (Decl
n "tick_2khz_i"
t "std_logic"
o 3
suid 15,0
)
)
)
*44 (CptPort
uid 267493,0
ps "OnEdgeStrategy"
shape (Triangle
uid 267494,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "427250,44625,428000,45375"
)
tg (CPTG
uid 267495,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 267496,0
va (VaSet
)
xt "429000,44500,435100,45500"
st "toggle_2mhz_i"
blo "429000,45300"
)
)
thePort (LogicalPort
decl (Decl
n "toggle_2mhz_i"
t "std_logic"
o 4
suid 16,0
)
)
)
]
shape (Rectangle
uid 12359,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "428000,31000,445000,47000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 12360,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*45 (Text
uid 12361,0
va (VaSet
font "helvetica,8,1"
)
xt "434750,42000,436450,43000"
st "hsio"
blo "434750,42800"
tm "BdLibraryNameMgr"
)
*46 (Text
uid 12362,0
va (VaSet
font "helvetica,8,1"
)
xt "434750,43000,438250,44000"
st "disp_top"
blo "434750,43800"
tm "CptNameMgr"
)
*47 (Text
uid 12363,0
va (VaSet
font "helvetica,8,1"
)
xt "434750,44000,437050,45000"
st "Udisp"
blo "434750,44800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 12364,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 12365,0
text (MLText
uid 12366,0
va (VaSet
font "clean,8,0"
)
xt "436500,31000,436500,31000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*48 (Net
uid 12383,0
decl (Decl
n "dispDigitA"
t "std_logic_vector"
b "(7 downto 0)"
o 74
suid 379,0
)
declText (MLText
uid 12384,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "469000,-117000,494500,-115800"
st "signal dispDigitA          : std_logic_vector(7 downto 0)"
)
)
*49 (Net
uid 12391,0
decl (Decl
n "dispDigitB"
t "std_logic_vector"
b "(7 downto 0)"
o 75
suid 380,0
)
declText (MLText
uid 12392,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "469000,-115800,494400,-114600"
st "signal dispDigitB          : std_logic_vector(7 downto 0)"
)
)
*50 (Net
uid 12399,0
decl (Decl
n "dispDigitC"
t "std_logic_vector"
b "(7 downto 0)"
o 76
suid 381,0
)
declText (MLText
uid 12400,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "469000,-114600,494500,-113400"
st "signal dispDigitC          : std_logic_vector(7 downto 0)"
)
)
*51 (Net
uid 12407,0
decl (Decl
n "dispDigitD"
t "std_logic_vector"
b "(7 downto 0)"
o 77
suid 382,0
)
declText (MLText
uid 12408,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "469000,-113400,494500,-112200"
st "signal dispDigitD          : std_logic_vector(7 downto 0)"
)
)
*52 (Net
uid 12415,0
decl (Decl
n "dispDigitE"
t "std_logic_vector"
b "(7 downto 0)"
o 78
suid 383,0
)
declText (MLText
uid 12416,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "469000,-112200,494400,-111000"
st "signal dispDigitE          : std_logic_vector(7 downto 0)"
)
)
*53 (Net
uid 12423,0
decl (Decl
n "dispDigitF"
t "std_logic_vector"
b "(7 downto 0)"
o 79
suid 384,0
)
declText (MLText
uid 12424,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "469000,-111000,494400,-109800"
st "signal dispDigitF          : std_logic_vector(7 downto 0)"
)
)
*54 (Net
uid 12431,0
decl (Decl
n "dispDigitG"
t "std_logic_vector"
b "(7 downto 0)"
o 80
suid 385,0
)
declText (MLText
uid 12432,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "469000,-109800,494500,-108600"
st "signal dispDigitG          : std_logic_vector(7 downto 0)"
)
)
*55 (Net
uid 12439,0
decl (Decl
n "dispDigitH"
t "std_logic_vector"
b "(7 downto 0)"
o 81
suid 386,0
)
declText (MLText
uid 12440,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "469000,-108600,494600,-107400"
st "signal dispDigitH          : std_logic_vector(7 downto 0)"
)
)
*56 (PortIoOut
uid 12535,0
shape (CompositeShape
uid 12536,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 12537,0
sl 0
ro 270
xt "504500,31625,506000,32375"
)
(Line
uid 12538,0
sl 0
ro 270
xt "504000,32000,504500,32000"
pts [
"504000,32000"
"504500,32000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 12539,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12540,0
va (VaSet
isHidden 1
)
xt "507000,31400,511600,32400"
st "disp_clk_o"
blo "507000,32200"
tm "WireNameMgr"
)
)
)
*57 (PortIoOut
uid 12541,0
shape (CompositeShape
uid 12542,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 12543,0
sl 0
ro 270
xt "504500,32625,506000,33375"
)
(Line
uid 12544,0
sl 0
ro 270
xt "504000,33000,504500,33000"
pts [
"504000,33000"
"504500,33000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 12545,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12546,0
va (VaSet
isHidden 1
)
xt "507000,32400,511800,33400"
st "disp_dat_o"
blo "507000,33200"
tm "WireNameMgr"
)
)
)
*58 (PortIoOut
uid 12547,0
shape (CompositeShape
uid 12548,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 12549,0
sl 0
ro 270
xt "504500,33625,506000,34375"
)
(Line
uid 12550,0
sl 0
ro 270
xt "504000,34000,504500,34000"
pts [
"504000,34000"
"504500,34000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 12551,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12552,0
va (VaSet
isHidden 1
)
xt "507000,33400,512700,34400"
st "disp_load_no"
blo "507000,34200"
tm "WireNameMgr"
)
)
)
*59 (PortIoOut
uid 12553,0
shape (CompositeShape
uid 12554,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 12555,0
sl 0
ro 270
xt "504500,34625,506000,35375"
)
(Line
uid 12556,0
sl 0
ro 270
xt "504000,35000,504500,35000"
pts [
"504000,35000"
"504500,35000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 12557,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12558,0
va (VaSet
isHidden 1
)
xt "507000,34400,512100,35400"
st "disp_rst_no"
blo "507000,35200"
tm "WireNameMgr"
)
)
)
*60 (Net
uid 12559,0
lang 2
decl (Decl
n "disp_load_no"
t "std_logic_vector"
b "(1 downto 0)"
eolc "--DISP_LOAD1_N"
preAdd 0
posAdd 0
o 9
suid 388,0
)
declText (MLText
uid 12560,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "469000,-108600,500700,-107400"
st "disp_load_no        : std_logic_vector(1 downto 0) --DISP_LOAD1_N"
)
)
*61 (Net
uid 51326,0
decl (Decl
n "dispword"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 89
suid 763,0
)
declText (MLText
uid 51327,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "469000,-105000,496400,-103800"
st "signal dispword            : std_logic_vector(31 DOWNTO 0)"
)
)
*62 (Net
uid 80247,0
lang 2
decl (Decl
n "trig80"
t "std_logic"
o 97
suid 1106,0
)
declText (MLText
uid 80248,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "469000,-84600,484100,-83400"
st "signal trig80              : std_logic"
)
)
*63 (PortIoOut
uid 82533,0
shape (CompositeShape
uid 82534,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 82535,0
sl 0
ro 90
xt "206750,-41375,208250,-40625"
)
(Line
uid 82536,0
sl 0
ro 90
xt "208250,-41000,208750,-41000"
pts [
"208750,-41000"
"208250,-41000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 82537,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 82538,0
va (VaSet
isHidden 1
)
xt "200400,-41600,206000,-40600"
st "rx_fifo_rst_o"
ju 2
blo "206000,-40800"
tm "WireNameMgr"
)
)
)
*64 (Net
uid 84596,0
decl (Decl
n "tx_fifo_rst_o"
t "std_logic"
o 10
suid 1168,0
)
declText (MLText
uid 84597,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "469000,-107400,481900,-106200"
st "tx_fifo_rst_o       : std_logic"
)
)
*65 (Net
uid 84930,0
decl (Decl
n "rx_fifo_rst_o"
t "std_logic"
o 11
suid 1181,0
)
declText (MLText
uid 84931,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "469000,-106200,482000,-105000"
st "rx_fifo_rst_o       : std_logic"
)
)
*66 (Net
uid 85682,0
decl (Decl
n "db_wr"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 55
suid 1191,0
)
declText (MLText
uid 85683,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "469000,-69000,492900,-67800"
st "db_wr               : std_logic_vector(31 DOWNTO 0)"
)
)
*67 (Net
uid 86047,0
decl (Decl
n "db_data"
t "std_logic_vector"
b "(15 DOWNTO 0)"
preAdd 0
o 98
suid 1193,0
)
declText (MLText
uid 86048,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "469000,-73800,496000,-72600"
st "signal db_data             : std_logic_vector(15 DOWNTO 0)"
)
)
*68 (Net
uid 86214,0
decl (Decl
n "com_ocrawcom"
t "std_logic"
o 99
suid 1200,0
)
declText (MLText
uid 86215,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "469000,-64200,486900,-63000"
st "signal com_ocrawcom        : std_logic"
)
)
*69 (Net
uid 89327,0
decl (Decl
n "sw_hex_ni"
t "std_logic_vector"
b "(3 downto 0)"
o 13
suid 1211,0
)
declText (MLText
uid 89328,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "469000,-91800,491900,-90600"
st "sw_hex_ni           : std_logic_vector(3 downto 0)"
)
)
*70 (SaComponent
uid 91321,0
optionalChildren [
*71 (CptPort
uid 91317,0
ps "OnEdgeStrategy"
shape (Triangle
uid 91318,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "425000,19625,425750,20375"
)
tg (CPTG
uid 91319,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 91320,0
va (VaSet
)
xt "423500,19500,424000,20500"
st "o"
ju 2
blo "424000,20300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "o"
t "std_logic"
preAdd 0
posAdd 0
o 5
suid 4,0
)
)
)
*72 (CptPort
uid 91313,0
ps "OnEdgeStrategy"
shape (Triangle
uid 91314,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "415250,21625,416000,22375"
)
tg (CPTG
uid 91315,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 91316,0
va (VaSet
)
xt "417000,21500,418000,22500"
st "rst"
blo "417000,22300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
preAdd 0
posAdd 0
o 4
suid 3,0
)
)
)
*73 (CptPort
uid 91309,0
ps "OnEdgeStrategy"
shape (Triangle
uid 91310,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "415250,19625,416000,20375"
)
tg (CPTG
uid 91311,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 91312,0
va (VaSet
)
xt "417000,19500,417200,20500"
st "i"
blo "417000,20300"
)
)
thePort (LogicalPort
decl (Decl
n "i"
t "std_logic"
preAdd 0
posAdd 0
o 2
suid 2,0
)
)
)
*74 (CptPort
uid 91305,0
ps "OnEdgeStrategy"
shape (Triangle
uid 91306,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "415250,20625,416000,21375"
)
tg (CPTG
uid 91307,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 91308,0
va (VaSet
)
xt "417000,20500,418000,21500"
st "clk"
blo "417000,21300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
preAdd 0
posAdd 0
o 1
suid 1,0
)
)
)
*75 (CptPort
uid 263506,0
ps "OnEdgeStrategy"
shape (Triangle
uid 263507,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "415250,23625,416000,24375"
)
tg (CPTG
uid 263508,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 263509,0
va (VaSet
)
xt "417000,23500,419000,24500"
st "tick_i"
blo "417000,24300"
)
)
thePort (LogicalPort
decl (Decl
n "tick_i"
t "std_logic"
o 3
suid 6,0
)
)
)
]
shape (Rectangle
uid 91322,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "416000,19000,425000,25000"
)
oxt "19000,8000,27000,12000"
ttg (MlTextGroup
uid 91323,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*76 (Text
uid 91324,0
va (VaSet
font "helvetica,8,1"
)
xt "419450,19300,421150,20300"
st "utils"
blo "419450,20100"
tm "BdLibraryNameMgr"
)
*77 (Text
uid 91325,0
va (VaSet
font "helvetica,8,1"
)
xt "419450,20300,423350,21300"
st "led_pulse"
blo "419450,21100"
tm "CptNameMgr"
)
*78 (Text
uid 91326,0
va (VaSet
font "helvetica,8,1"
)
xt "419450,21300,421550,22300"
st "U_44"
blo "419450,22100"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 91327,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 91328,0
text (MLText
uid 91329,0
va (VaSet
font "clean,8,0"
)
xt "415500,12000,415500,12000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*79 (MWC
uid 91398,0
optionalChildren [
*80 (CptPort
uid 91362,0
optionalChildren [
*81 (Line
uid 91366,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "444000,22000,445589,22000"
pts [
"444000,22000"
"445589,22000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 91363,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "443250,21625,444000,22375"
)
tg (CPTG
uid 91364,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 91365,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "441000,21700,443000,22600"
st "din1"
blo "441000,22400"
)
)
thePort (LogicalPort
decl (Decl
n "din1"
t "std_logic"
o 176
suid 1,0
)
)
)
*82 (CptPort
uid 91367,0
optionalChildren [
*83 (Property
uid 91371,0
pclass "_MW_GEOM_"
pname "fixed"
ptn "String"
)
*84 (Line
uid 91372,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "449000,21000,450000,21000"
pts [
"450000,21000"
"449000,21000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 91368,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "450000,20625,450750,21375"
)
tg (CPTG
uid 91369,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 91370,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "451050,20532,453050,21432"
st "dout"
ju 2
blo "453050,21232"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "dout"
t "std_logic"
eolc "--LED_FPGA_STATUS"
preAdd 0
posAdd 0
o 5
suid 2,0
)
)
)
*85 (CptPort
uid 91373,0
optionalChildren [
*86 (Line
uid 91377,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "444000,20000,445589,20000"
pts [
"444000,20000"
"445589,20000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 91374,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "443250,19625,444000,20375"
)
tg (CPTG
uid 91375,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 91376,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "440885,19294,442885,20194"
st "din0"
blo "440885,19994"
)
)
thePort (LogicalPort
decl (Decl
n "din0"
t "std_logic"
preAdd 0
posAdd 0
o 100
suid 3,0
)
)
)
*87 (CommentGraphic
uid 91378,0
shape (Arc2D
pts [
"445000,19004"
"447263,19521"
"449000,21000"
]
uid 91379,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "445000,19003,449000,21000"
)
oxt "7000,6003,11000,8000"
)
*88 (CommentGraphic
uid 91380,0
shape (Arc2D
pts [
"449000,21005"
"447449,22394"
"444996,22998"
]
uid 91381,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "444996,21005,449000,23000"
)
oxt "6996,8005,11000,10000"
)
*89 (Grouping
uid 91382,0
optionalChildren [
*90 (CommentGraphic
uid 91384,0
optionalChildren [
*91 (Property
uid 91386,0
pclass "_MW_GEOM_"
pname "arc"
ptn "String"
)
]
shape (CustomPolygon
pts [
"445000,22998"
"445000,19000"
"446183,19211"
"447952,20156"
"449000,21000"
"447048,22132"
"445000,22998"
]
uid 91385,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,65535"
lineColor "32768,0,32768"
fillStyle 1
)
xt "445000,19000,449000,22998"
)
oxt "7000,6000,11000,9998"
)
*92 (CommentGraphic
uid 91387,0
optionalChildren [
*93 (Property
uid 91389,0
pclass "_MW_GEOM_"
pname "arc"
ptn "String"
)
]
shape (Arc2D
pts [
"445000,19000"
"445763,21001"
"445000,23000"
]
uid 91388,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
fillStyle 1
)
xt "445000,19000,445762,23000"
)
oxt "7000,6000,7762,10000"
)
]
shape (GroupingShape
uid 91383,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "445000,19000,449000,23000"
)
oxt "7000,6000,11000,10000"
)
*94 (CommentGraphic
uid 91390,0
shape (PolyLine2D
pts [
"449000,21000"
"449000,21000"
]
uid 91391,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "449000,21000,449000,21000"
)
oxt "11000,8000,11000,8000"
)
*95 (CommentGraphic
uid 91392,0
optionalChildren [
*96 (Property
uid 91394,0
pclass "_MW_GEOM_"
pname "expand"
ptn "String"
)
]
shape (PolyLine2D
pts [
"445000,19000"
"445000,19000"
]
uid 91393,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "445000,19000,445000,19000"
)
oxt "7000,6000,7000,6000"
)
*97 (CommentGraphic
uid 91395,0
optionalChildren [
*98 (Property
uid 91397,0
pclass "_MW_GEOM_"
pname "expand"
ptn "String"
)
]
shape (PolyLine2D
pts [
"445000,23000"
"445000,23000"
]
uid 91396,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "445000,23000,445000,23000"
)
oxt "7000,10000,7000,10000"
)
]
shape (Rectangle
uid 91399,0
va (VaSet
vasetType 1
transparent 1
fg "65535,65535,65535"
lineWidth -1
)
xt "444000,19000,450000,23000"
fos 1
)
showPorts 0
oxt "6000,6000,12000,10000"
ttg (MlTextGroup
uid 91400,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*99 (Text
uid 91401,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "446500,19600,451800,20600"
st "moduleware"
blo "446500,20400"
)
*100 (Text
uid 91402,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "446500,20600,447300,21600"
st "or"
blo "446500,21400"
)
*101 (Text
uid 91403,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "446500,20600,448600,21600"
st "U_45"
blo "446500,21400"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 91404,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 91405,0
text (MLText
uid 91406,0
va (VaSet
font "clean,8,0"
)
xt "429000,9900,429000,9900"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
de 2
visOptions (mwParamsVisibilityOptions
)
)
*102 (Net
uid 91407,0
decl (Decl
n "led_trig"
t "std_logic"
preAdd 0
posAdd 0
o 100
suid 1221,0
)
declText (MLText
uid 91408,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "469000,-61800,484300,-60600"
st "signal led_trig            : std_logic"
)
)
*103 (Net
uid 94431,0
decl (Decl
n "l1id"
t "slv24"
o 102
suid 1234,0
)
declText (MLText
uid 94432,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "469000,-59400,482200,-58200"
st "signal l1id                : slv24"
)
)
*104 (Net
uid 96408,0
decl (Decl
n "bcid"
t "std_logic_vector"
b "(11 DOWNTO 0)"
o 112
suid 1260,0
)
declText (MLText
uid 96409,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "469000,-49800,495200,-48600"
st "signal bcid                : std_logic_vector(11 DOWNTO 0)"
)
)
*105 (PortIoOut
uid 108612,0
shape (CompositeShape
uid 108613,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 108614,0
sl 0
ro 270
xt "324500,-34375,326000,-33625"
)
(Line
uid 108615,0
sl 0
ro 270
xt "324000,-34000,324500,-34000"
pts [
"324000,-34000"
"324500,-34000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 108616,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 108617,0
va (VaSet
isHidden 1
)
xt "327250,-34600,332850,-33600"
st "tx_fifo_rst_o"
blo "327250,-33800"
tm "WireNameMgr"
)
)
)
*106 (Net
uid 132946,0
decl (Decl
n "HSIO_VER"
t "std_logic_vector"
b "(31 downto 0)"
o 114
suid 1446,0
)
declText (MLText
uid 132947,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "469000,-30600,496000,-29400"
st "signal HSIO_VER            : std_logic_vector(31 downto 0)"
)
)
*107 (Net
uid 145832,0
decl (Decl
n "bcid_l1a"
t "std_logic_vector"
b "(11 DOWNTO 0)"
o 111
suid 1478,0
)
declText (MLText
uid 145833,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "469000,-51000,495900,-49800"
st "signal bcid_l1a            : std_logic_vector(11 DOWNTO 0)"
)
)
*108 (Net
uid 149403,0
decl (Decl
n "ocraw_start"
t "std_logic"
o 115
suid 1491,0
)
declText (MLText
uid 149404,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "469000,-23400,485100,-22200"
st "signal ocraw_start         : std_logic"
)
)
*109 (MWC
uid 153596,0
optionalChildren [
*110 (Grouping
uid 153617,0
optionalChildren [
*111 (CommentText
uid 153621,0
shape (Rectangle
uid 153622,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "312000,-35000,314250,-33000"
)
oxt "9000,9000,11250,11000"
text (MLText
uid 153623,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "312125,-34450,314125,-33550"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
*112 (CommentGraphic
uid 153619,0
shape (CustomPolygon
pts [
"312000,-36000"
"315000,-34000"
"312000,-32000"
"312000,-36000"
]
uid 153620,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "312000,-36000,315000,-32000"
)
oxt "9000,8000,12000,12000"
)
]
shape (GroupingShape
uid 153618,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "312000,-36000,315000,-32000"
)
oxt "9000,8000,12000,12000"
)
*113 (CptPort
uid 153611,0
optionalChildren [
*114 (Line
uid 153616,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "315000,-34000,316000,-34000"
pts [
"316000,-34000"
"315000,-34000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 153612,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "316000,-34375,316750,-33625"
)
tg (CPTG
uid 153613,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 153614,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "329750,-33500,331750,-32600"
st "dout"
ju 2
blo "331750,-32800"
)
s (Text
uid 153615,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "331750,-32600,331750,-32600"
ju 2
blo "331750,-32600"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 10
)
)
)
*115 (CptPort
uid 153605,0
optionalChildren [
*116 (Line
uid 153610,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "311000,-34000,312000,-34000"
pts [
"311000,-34000"
"312000,-34000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 153606,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "310250,-34375,311000,-33625"
)
tg (CPTG
uid 153607,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 153608,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "309250,-33500,310750,-32600"
st "din"
blo "309250,-32800"
)
s (Text
uid 153609,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "309250,-32600,309250,-32600"
blo "309250,-32600"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
o 61
)
)
)
]
shape (Rectangle
uid 153597,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "311000,-36000,316000,-32000"
fos 1
)
showPorts 0
oxt "8000,8000,13000,12000"
ttg (MlTextGroup
uid 153598,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*117 (Text
uid 153599,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "314350,-32800,319650,-31800"
st "moduleware"
blo "314350,-32000"
)
*118 (Text
uid 153600,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "314350,-31900,315950,-30900"
st "buff"
blo "314350,-31100"
)
*119 (Text
uid 153601,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "314350,-31800,316450,-30800"
st "U_59"
blo "314350,-31000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 153602,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 153603,0
text (MLText
uid 153604,0
va (VaSet
font "clean,8,0"
)
xt "309000,-53700,309000,-53700"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*120 (Net
uid 164617,0
decl (Decl
n "clk"
t "std_logic"
o 14
suid 1548,0
)
declText (MLText
uid 164618,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "469000,-83400,480700,-82200"
st "clk                 : std_logic"
)
)
*121 (Net
uid 164652,0
decl (Decl
n "strobe40"
t "std_logic"
o 69
suid 1551,0
)
declText (MLText
uid 164653,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "469000,-19800,484800,-18600"
st "signal strobe40            : std_logic"
)
)
*122 (Net
uid 164688,0
decl (Decl
n "rst"
t "std_logic"
o 61
suid 1552,0
)
declText (MLText
uid 164689,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "469000,-81000,483400,-79800"
st "signal rst                 : std_logic"
)
)
*123 (PortIoIn
uid 173509,0
shape (CompositeShape
uid 173510,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 173511,0
sl 0
ro 270
xt "177000,-102375,178500,-101625"
)
(Line
uid 173512,0
sl 0
ro 270
xt "178500,-102000,179000,-102000"
pts [
"178500,-102000"
"179000,-102000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 173513,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 173514,0
va (VaSet
isHidden 1
)
xt "174000,-102500,176000,-101500"
st "clk40"
ju 2
blo "176000,-101700"
tm "WireNameMgr"
)
)
)
*124 (HdlText
uid 192734,0
optionalChildren [
*125 (EmbeddedText
uid 192739,0
commentText (CommentText
uid 192740,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 192741,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "157000,-48000,202000,-5000"
)
oxt "0,0,18000,5000"
text (MLText
uid 192742,0
va (VaSet
font "clean,8,0"
)
xt "157200,-47800,197200,-5400"
st "
build_no_slv <= conv_std_logic_vector(BUILD_NO, 16);

stat(S_HW_ID)        <= conv_std_logic_vector(TOP_ID, 16);         -- 0 0x00
stat(S_SANITY)       <= x\"a510\";                                   -- 1 0x02
stat(S_VERSION)      <= conv_std_logic_vector(BUILD_NO, 16);       -- 2 0x04
stat(S_MODULECOUNT)  <= conv_std_logic_vector(MODULECOUNT, 16);    -- 3 0x06
stat(S_TB_TCOUNT)    <= tb_tcount;                                 -- 4 0x08
stat(S_TB_BCOUNT)    <= tb_bcount;                                 -- 5 0x0a
stat(S_TBSQ_FLAGS)   <= sq_stat & tb_flags;                        -- 6 0x0c
stat(S_BCID_L1A)     <= x\"0\" & bcid_l1a;                           -- 7 0x0e
stat(S_L0ID_LO)      <= l0id(15 downto 0);                         -- 8 0x10
stat(S_L0ID_HI)      <= l0id(31 downto 16);                        -- 9 0x12
stat(S_SF0_STAT_LO)  <= sf_stat_word_i(0)(15 downto 0);            -- 10 0x14
stat(S_SF0_STAT_HI)  <= sf_stat_word_i(0)(31 downto 16);           -- 11 0x16
stat(S_SF1_STAT_LO)  <= sf_stat_word_i(1)(15 downto 0);            -- 12 0x18
stat(S_SF1_STAT_HI)  <= sf_stat_word_i(1)(31 downto 16);           -- 13 0x1a
stat(S_CU_STAT)      <= stat_word_cu(15 downto 0);                 -- 14 0x1c 
stat(S_GENSTAT)      <= stat_clks_top_i & stat_clks_main_i &
                        \"00\" & clk_ext_on_i & busy_ro;         -- 15 0x1e
stat(S_TOP_RAW)      <= RO_MOD_RAW(15 downto 0);                    -- 16 0x20
stat(S_TOP_HST)      <= RO_MOD_HST(15 downto 0);                    -- 17 0x22
stat(S_BOT_RAW)      <= RO_MOD_RAW(31 downto 16);                   -- 18 0x24
stat(S_BOT_HST)      <= RO_MOD_HST(31 downto 16);                   -- 19 0x26
stat(S_IDC_HSTRAW)   <= x\"0\" & RO_MOD_HST(35 downto 32) &
                        x\"0\" & RO_MOD_RAW(35 downto 32);            -- 20 0x28
stat(S_SPY_HOLD_REG) <= spy_hold_reg;                              -- 21 0x2a
stat(S_TIMESTAMP_LO) <= epoc_secs(15 downto 0);                    -- 22 0x2c
stat(S_TIMESTAMP_HI) <= epoc_secs(31 downto 16);                   -- 23 0x2e
stat(S_SQ_ADDR)      <= sq_addr;                                   -- 24 0x30
--stat(S_SK_ADDR)      <= sk_addr;                                   -- 25 0x32
stat(S_L0ID_L1)        <= x\"00\" & l0id_l1;                         -- 26 0x34
stat(27)             <= tdc_code(15 downto 0);                     -- 27 0x36
stat(28)             <= tdc_counter2(31 downto 16);                -- 28 0x38
stat(29)             <= tdc_counter2(15 downto 0);                 -- 29 0x3a
stat(30)             <= tdc_counter1(31 downto 16);                -- 30 0x3c
stat(31)             <= tdc_counter1(15 downto 0);                 -- 31 0x3e



MODULECOUNT <=
    conv_integer(RO_MOD_PRES(35)) +
    conv_integer(RO_MOD_PRES(34)) +
    conv_integer(RO_MOD_PRES(33)) +
    conv_integer(RO_MOD_PRES(32)) +
    conv_integer(RO_MOD_PRES(31)) +
    conv_integer(RO_MOD_PRES(30)) +
    conv_integer(RO_MOD_PRES(29)) +
    conv_integer(RO_MOD_PRES(28)) +
    conv_integer(RO_MOD_PRES(27)) +
    conv_integer(RO_MOD_PRES(26)) +
    conv_integer(RO_MOD_PRES(25)) +
    conv_integer(RO_MOD_PRES(24)) +
    conv_integer(RO_MOD_PRES(23)) +
    conv_integer(RO_MOD_PRES(22)) +
    conv_integer(RO_MOD_PRES(21)) +
    conv_integer(RO_MOD_PRES(20)) +
    conv_integer(RO_MOD_PRES(19)) +
    conv_integer(RO_MOD_PRES(18)) +
    conv_integer(RO_MOD_PRES(17)) +
    conv_integer(RO_MOD_PRES(16)) +
    conv_integer(RO_MOD_PRES(15)) +
    conv_integer(RO_MOD_PRES(14)) +
    conv_integer(RO_MOD_PRES(13)) +
    conv_integer(RO_MOD_PRES(12)) +
    conv_integer(RO_MOD_PRES(11)) +
    conv_integer(RO_MOD_PRES(10)) +
    conv_integer(RO_MOD_PRES(9)) +
    conv_integer(RO_MOD_PRES(8)) +
    conv_integer(RO_MOD_PRES(7)) +
    conv_integer(RO_MOD_PRES(6)) +
    conv_integer(RO_MOD_PRES(5)) +
    conv_integer(RO_MOD_PRES(4)) +
    conv_integer(RO_MOD_PRES(3)) +
    conv_integer(RO_MOD_PRES(2)) +
    conv_integer(RO_MOD_PRES(1)) +
    conv_integer(RO_MOD_PRES(0));
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 43000
visibleWidth 45000
)
)
)
]
shape (Rectangle
uid 192735,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "156000,-49000,203000,-7000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 192736,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*126 (Text
uid 192737,0
va (VaSet
font "charter,8,0"
)
xt "156300,-49000,157700,-48000"
st "eb3"
blo "156300,-48200"
tm "HdlTextNameMgr"
)
*127 (Text
uid 192738,0
va (VaSet
font "charter,8,0"
)
xt "156300,-48000,156800,-47000"
st "3"
blo "156300,-47200"
tm "HdlTextNumberMgr"
)
]
)
)
*128 (Net
uid 197004,0
decl (Decl
n "spiser_clk_o"
t "std_logic"
o 16
suid 1785,0
)
declText (MLText
uid 197005,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "469000,-78600,482200,-77400"
st "spiser_clk_o        : std_logic"
)
)
*129 (PortIoOut
uid 197008,0
shape (CompositeShape
uid 197009,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 197010,0
sl 0
ro 270
xt "252500,-20375,254000,-19625"
)
(Line
uid 197011,0
sl 0
ro 270
xt "252000,-20000,252500,-20000"
pts [
"252000,-20000"
"252500,-20000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 197012,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 197013,0
va (VaSet
isHidden 1
)
xt "255000,-20500,260200,-19500"
st "spiser_clk_o"
blo "255000,-19700"
tm "WireNameMgr"
)
)
)
*130 (PortIoOut
uid 197014,0
shape (CompositeShape
uid 197015,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 197016,0
sl 0
ro 270
xt "252500,-19375,254000,-18625"
)
(Line
uid 197017,0
sl 0
ro 270
xt "252000,-19000,252500,-19000"
pts [
"252000,-19000"
"252500,-19000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 197018,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 197019,0
va (VaSet
isHidden 1
)
xt "255000,-19500,260700,-18500"
st "spiser_com_o"
blo "255000,-18700"
tm "WireNameMgr"
)
)
)
*131 (Net
uid 197024,0
decl (Decl
n "spiser_com_o"
t "std_logic"
prec "-- payload output"
preAdd 0
o 17
suid 1787,0
)
declText (MLText
uid 197025,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "469000,-77400,482900,-75000"
st "-- payload output
spiser_com_o        : std_logic"
)
)
*132 (SaComponent
uid 198988,0
optionalChildren [
*133 (CptPort
uid 198960,0
ps "OnEdgeStrategy"
shape (Triangle
uid 198961,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "412000,-3375,412750,-2625"
)
tg (CPTG
uid 198962,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 198963,0
va (VaSet
)
xt "410400,-3500,411000,-2500"
st "Q"
ju 2
blo "411000,-2700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Q"
t "std_ulogic"
o 1
)
)
)
*134 (CptPort
uid 198964,0
ps "OnEdgeStrategy"
shape (Triangle
uid 198965,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "402250,-3375,403000,-2625"
)
tg (CPTG
uid 198966,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 198967,0
va (VaSet
)
xt "404000,-3500,404600,-2500"
st "C"
blo "404000,-2700"
)
)
thePort (LogicalPort
decl (Decl
n "C"
t "std_ulogic"
o 2
)
)
)
*135 (CptPort
uid 198968,0
ps "OnEdgeStrategy"
shape (Triangle
uid 198969,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "402250,-2375,403000,-1625"
)
tg (CPTG
uid 198970,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 198971,0
va (VaSet
)
xt "404000,-2500,405200,-1500"
st "CE"
blo "404000,-1700"
)
)
thePort (LogicalPort
decl (Decl
n "CE"
t "std_ulogic"
o 3
)
)
)
*136 (CptPort
uid 198972,0
ps "OnEdgeStrategy"
shape (Triangle
uid 198973,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "402250,-1375,403000,-625"
)
tg (CPTG
uid 198974,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 198975,0
va (VaSet
)
xt "404000,-1500,405100,-500"
st "D1"
blo "404000,-700"
)
)
thePort (LogicalPort
decl (Decl
n "D1"
t "std_ulogic"
o 4
)
)
)
*137 (CptPort
uid 198976,0
ps "OnEdgeStrategy"
shape (Triangle
uid 198977,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "402250,-375,403000,375"
)
tg (CPTG
uid 198978,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 198979,0
va (VaSet
)
xt "404000,-500,405100,500"
st "D2"
blo "404000,300"
)
)
thePort (LogicalPort
decl (Decl
n "D2"
t "std_ulogic"
o 5
)
)
)
*138 (CptPort
uid 198980,0
ps "OnEdgeStrategy"
shape (Triangle
uid 198981,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "402250,625,403000,1375"
)
tg (CPTG
uid 198982,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 198983,0
va (VaSet
)
xt "404000,500,404600,1500"
st "R"
blo "404000,1300"
)
)
thePort (LogicalPort
decl (Decl
n "R"
t "std_ulogic"
o 6
i "'L'"
)
)
)
*139 (CptPort
uid 198984,0
ps "OnEdgeStrategy"
shape (Triangle
uid 198985,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "402250,1625,403000,2375"
)
tg (CPTG
uid 198986,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 198987,0
va (VaSet
)
xt "404000,1500,404600,2500"
st "S"
blo "404000,2300"
)
)
thePort (LogicalPort
decl (Decl
n "S"
t "std_ulogic"
o 7
i "'L'"
)
)
)
]
shape (Rectangle
uid 198989,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "403000,-4000,412000,3000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 198990,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*140 (Text
uid 198991,0
va (VaSet
font "helvetica,8,1"
)
xt "405700,-1000,408300,0"
st "unisim"
blo "405700,-200"
tm "BdLibraryNameMgr"
)
*141 (Text
uid 198992,0
va (VaSet
font "helvetica,8,1"
)
xt "405700,0,408100,1000"
st "ODDR"
blo "405700,800"
tm "CptNameMgr"
)
*142 (Text
uid 198993,0
va (VaSet
font "helvetica,8,1"
)
xt "405700,1000,412000,2000"
st "Uoddrfakecom"
blo "405700,1800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 198994,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 198995,0
text (MLText
uid 198996,0
va (VaSet
font "clean,8,0"
)
xt "401000,-6400,422500,-4000"
st "DDR_CLK_EDGE = \"SAME_EDGE\"    ( string )  
INIT         = '0'            ( bit    )  
SRTYPE       = \"SYNC\"         ( string )  "
)
header ""
)
elements [
(GiElement
name "DDR_CLK_EDGE"
type "string"
value "\"SAME_EDGE\""
)
(GiElement
name "INIT"
type "bit"
value "'0'"
)
(GiElement
name "SRTYPE"
type "string"
value "\"SYNC\""
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*143 (SaComponent
uid 199054,0
optionalChildren [
*144 (CptPort
uid 199063,0
ps "OnEdgeStrategy"
shape (Triangle
uid 199064,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "429000,-3375,429750,-2625"
)
tg (CPTG
uid 199065,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 199066,0
va (VaSet
)
xt "427400,-3500,428000,-2500"
st "O"
ju 2
blo "428000,-2700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "O"
t "std_ulogic"
o 1
)
)
)
*145 (CptPort
uid 199067,0
ps "OnEdgeStrategy"
shape (Triangle
uid 199068,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "429000,-2375,429750,-1625"
)
tg (CPTG
uid 199069,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 199070,0
va (VaSet
)
xt "426800,-2500,428000,-1500"
st "OB"
ju 2
blo "428000,-1700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "OB"
t "std_ulogic"
o 2
)
)
)
*146 (CptPort
uid 199071,0
ps "OnEdgeStrategy"
shape (Triangle
uid 199072,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "420250,-3375,421000,-2625"
)
tg (CPTG
uid 199073,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 199074,0
va (VaSet
)
xt "422000,-3500,422200,-2500"
st "I"
blo "422000,-2700"
)
)
thePort (LogicalPort
decl (Decl
n "I"
t "std_ulogic"
o 3
)
)
)
]
shape (Rectangle
uid 199055,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "421000,-4000,429000,-1000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 199056,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*147 (Text
uid 199057,0
va (VaSet
font "helvetica,8,1"
)
xt "423250,-4000,425850,-3000"
st "unisim"
blo "423250,-3200"
tm "BdLibraryNameMgr"
)
*148 (Text
uid 199058,0
va (VaSet
font "helvetica,8,1"
)
xt "423250,-3000,426750,-2000"
st "OBUFDS"
blo "423250,-2200"
tm "CptNameMgr"
)
*149 (Text
uid 199059,0
va (VaSet
font "helvetica,8,1"
)
xt "423250,-2000,425350,-1000"
st "Uob6"
blo "423250,-1200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 199060,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 199061,0
text (MLText
uid 199062,0
va (VaSet
font "clean,8,0"
)
xt "421000,-5600,442000,-4000"
st "CAPACITANCE = \"DONT_CARE\"    ( string )  
IOSTANDARD  = \"LVDS_25\"      ( string )  "
)
header ""
)
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"LVDS_25\""
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*150 (Net
uid 204629,0
decl (Decl
n "clk40"
t "std_logic"
o 15
suid 1823,0
)
declText (MLText
uid 204630,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "469000,-79800,481300,-78600"
st "clk40               : std_logic"
)
)
*151 (SaComponent
uid 205646,0
optionalChildren [
*152 (CptPort
uid 205626,0
ps "OnEdgeStrategy"
shape (Triangle
uid 205627,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "395250,36625,396000,37375"
)
tg (CPTG
uid 205628,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 205629,0
va (VaSet
)
xt "397000,36500,398500,37500"
st "bit0"
blo "397000,37300"
)
)
thePort (LogicalPort
decl (Decl
n "bit0"
t "std_logic"
o 1
)
)
)
*153 (CptPort
uid 205630,0
ps "OnEdgeStrategy"
shape (Triangle
uid 205631,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "395250,35625,396000,36375"
)
tg (CPTG
uid 205632,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 205633,0
va (VaSet
)
xt "397000,35500,398500,36500"
st "bit1"
blo "397000,36300"
)
)
thePort (LogicalPort
decl (Decl
n "bit1"
t "std_logic"
o 2
)
)
)
*154 (CptPort
uid 205634,0
ps "OnEdgeStrategy"
shape (Triangle
uid 205635,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "395250,34625,396000,35375"
)
tg (CPTG
uid 205636,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 205637,0
va (VaSet
)
xt "397000,34500,398500,35500"
st "bit2"
blo "397000,35300"
)
)
thePort (LogicalPort
decl (Decl
n "bit2"
t "std_logic"
o 3
)
)
)
*155 (CptPort
uid 205638,0
ps "OnEdgeStrategy"
shape (Triangle
uid 205639,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "395250,33625,396000,34375"
)
tg (CPTG
uid 205640,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 205641,0
va (VaSet
)
xt "397000,33500,398500,34500"
st "bit3"
blo "397000,34300"
)
)
thePort (LogicalPort
decl (Decl
n "bit3"
t "std_logic"
o 4
)
)
)
*156 (CptPort
uid 205642,0
ps "OnEdgeStrategy"
shape (Triangle
uid 205643,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "408000,33625,408750,34375"
)
tg (CPTG
uid 205644,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 205645,0
va (VaSet
)
xt "399900,33500,407000,34500"
st "dispchar_o : (7:0)"
ju 2
blo "407000,34300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dispchar_o"
t "std_logic_vector"
b "(7 downto 0)"
o 5
)
)
)
]
shape (Rectangle
uid 205647,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "396000,33000,408000,38000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 205648,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*157 (Text
uid 205649,0
va (VaSet
font "helvetica,8,1"
)
xt "400200,35000,401900,36000"
st "hsio"
blo "400200,35800"
tm "BdLibraryNameMgr"
)
*158 (Text
uid 205650,0
va (VaSet
font "helvetica,8,1"
)
xt "400200,36000,405800,37000"
st "disp_binmap"
blo "400200,36800"
tm "CptNameMgr"
)
*159 (Text
uid 205651,0
va (VaSet
font "helvetica,8,1"
)
xt "400200,37000,405900,38000"
st "Udispbinmap"
blo "400200,37800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 205652,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 205653,0
text (MLText
uid 205654,0
va (VaSet
font "clean,8,0"
)
xt "393600,30000,393600,30000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*160 (Net
uid 205664,0
decl (Decl
n "binmapchar"
t "std_logic_vector"
b "(7 downto 0)"
o 116
suid 1826,0
)
declText (MLText
uid 205665,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "469000,57000,495300,58200"
st "signal binmapchar          : std_logic_vector(7 downto 0)"
)
)
*161 (SaComponent
uid 205790,0
optionalChildren [
*162 (CptPort
uid 205774,0
ps "OnEdgeStrategy"
shape (Triangle
uid 205775,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "376250,35625,377000,36375"
)
tg (CPTG
uid 205776,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 205777,0
va (VaSet
)
xt "378000,35500,379000,36500"
st "clk"
blo "378000,36300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
preAdd 0
posAdd 0
o 1
suid 1,0
)
)
)
*163 (CptPort
uid 205778,0
ps "OnEdgeStrategy"
shape (Triangle
uid 205779,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "376250,36625,377000,37375"
)
tg (CPTG
uid 205780,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 205781,0
va (VaSet
)
xt "378000,36500,378200,37500"
st "i"
blo "378000,37300"
)
)
thePort (LogicalPort
decl (Decl
n "i"
t "std_logic"
preAdd 0
posAdd 0
o 2
suid 2,0
)
)
)
*164 (CptPort
uid 205782,0
ps "OnEdgeStrategy"
shape (Triangle
uid 205783,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "376250,37625,377000,38375"
)
tg (CPTG
uid 205784,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 205785,0
va (VaSet
)
xt "378000,37500,379000,38500"
st "rst"
blo "378000,38300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
preAdd 0
posAdd 0
o 4
suid 3,0
)
)
)
*165 (CptPort
uid 205786,0
ps "OnEdgeStrategy"
shape (Triangle
uid 205787,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "384000,35625,384750,36375"
)
tg (CPTG
uid 205788,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 205789,0
va (VaSet
)
xt "382500,35500,383000,36500"
st "o"
ju 2
blo "383000,36300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "o"
t "std_logic"
preAdd 0
posAdd 0
o 5
suid 4,0
)
)
)
*166 (CptPort
uid 263498,0
ps "OnEdgeStrategy"
shape (Triangle
uid 263499,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "376250,38625,377000,39375"
)
tg (CPTG
uid 263500,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 263501,0
va (VaSet
)
xt "378000,38500,380000,39500"
st "tick_i"
blo "378000,39300"
)
)
thePort (LogicalPort
decl (Decl
n "tick_i"
t "std_logic"
o 3
suid 6,0
)
)
)
]
shape (Rectangle
uid 205791,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "377000,35000,384000,40000"
)
oxt "19000,8000,27000,12000"
ttg (MlTextGroup
uid 205792,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*167 (Text
uid 205793,0
va (VaSet
font "helvetica,8,1"
)
xt "379450,35300,381150,36300"
st "utils"
blo "379450,36100"
tm "BdLibraryNameMgr"
)
*168 (Text
uid 205794,0
va (VaSet
font "helvetica,8,1"
)
xt "379450,36300,383350,37300"
st "led_pulse"
blo "379450,37100"
tm "CptNameMgr"
)
*169 (Text
uid 205795,0
va (VaSet
font "helvetica,8,1"
)
xt "379450,37300,381550,38300"
st "U_47"
blo "379450,38100"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 205796,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 205797,0
text (MLText
uid 205798,0
va (VaSet
font "clean,8,0"
)
xt "376500,28000,376500,28000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*170 (Net
uid 205828,0
decl (Decl
n "led_rx"
t "std_logic"
preAdd 0
posAdd 0
o 117
suid 1835,0
)
declText (MLText
uid 205829,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "469000,58200,484300,59400"
st "signal led_rx              : std_logic"
)
)
*171 (SaComponent
uid 205846,0
optionalChildren [
*172 (CptPort
uid 205856,0
ps "OnEdgeStrategy"
shape (Triangle
uid 205857,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "376250,41625,377000,42375"
)
tg (CPTG
uid 205858,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 205859,0
va (VaSet
)
xt "378000,41500,379000,42500"
st "clk"
blo "378000,42300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
preAdd 0
posAdd 0
o 1
)
)
)
*173 (CptPort
uid 205860,0
ps "OnEdgeStrategy"
shape (Triangle
uid 205861,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "376250,42625,377000,43375"
)
tg (CPTG
uid 205862,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 205863,0
va (VaSet
)
xt "378000,42500,378200,43500"
st "i"
blo "378000,43300"
)
)
thePort (LogicalPort
decl (Decl
n "i"
t "std_logic"
preAdd 0
posAdd 0
o 2
)
)
)
*174 (CptPort
uid 205864,0
ps "OnEdgeStrategy"
shape (Triangle
uid 205865,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "376250,43625,377000,44375"
)
tg (CPTG
uid 205866,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 205867,0
va (VaSet
)
xt "378000,43500,379000,44500"
st "rst"
blo "378000,44300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
preAdd 0
posAdd 0
o 4
)
)
)
*175 (CptPort
uid 205868,0
ps "OnEdgeStrategy"
shape (Triangle
uid 205869,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "384000,41625,384750,42375"
)
tg (CPTG
uid 205870,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 205871,0
va (VaSet
)
xt "382500,41500,383000,42500"
st "o"
ju 2
blo "383000,42300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "o"
t "std_logic"
preAdd 0
posAdd 0
o 5
)
)
)
*176 (CptPort
uid 263502,0
ps "OnEdgeStrategy"
shape (Triangle
uid 263503,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "376250,44625,377000,45375"
)
tg (CPTG
uid 263504,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 263505,0
va (VaSet
)
xt "378000,44500,380000,45500"
st "tick_i"
blo "378000,45300"
)
)
thePort (LogicalPort
decl (Decl
n "tick_i"
t "std_logic"
o 3
suid 6,0
)
)
)
]
shape (Rectangle
uid 205847,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "377000,41000,384000,46000"
)
oxt "19000,8000,27000,12000"
ttg (MlTextGroup
uid 205848,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*177 (Text
uid 205849,0
va (VaSet
font "helvetica,8,1"
)
xt "379450,41300,381150,42300"
st "utils"
blo "379450,42100"
tm "BdLibraryNameMgr"
)
*178 (Text
uid 205850,0
va (VaSet
font "helvetica,8,1"
)
xt "379450,42300,383350,43300"
st "led_pulse"
blo "379450,43100"
tm "CptNameMgr"
)
*179 (Text
uid 205851,0
va (VaSet
font "helvetica,8,1"
)
xt "379450,43300,381550,44300"
st "U_48"
blo "379450,44100"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 205852,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 205853,0
text (MLText
uid 205854,0
va (VaSet
font "clean,8,0"
)
xt "376500,34000,376500,34000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*180 (Net
uid 205896,0
decl (Decl
n "led_tx"
t "std_logic"
preAdd 0
posAdd 0
o 118
suid 1838,0
)
declText (MLText
uid 205897,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "469000,59400,484200,60600"
st "signal led_tx              : std_logic"
)
)
*181 (PortIoIn
uid 208246,0
shape (CompositeShape
uid 208247,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 208248,0
sl 0
ro 270
xt "176750,-63375,178250,-62625"
)
(Line
uid 208249,0
sl 0
ro 270
xt "178250,-63000,178750,-63000"
pts [
"178250,-63000"
"178750,-63000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 208250,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 208251,0
va (VaSet
isHidden 1
)
xt "173100,-63500,176000,-62500"
st "rx_ok_i"
ju 2
blo "176000,-62700"
tm "WireNameMgr"
)
)
)
*182 (PortIoIn
uid 208252,0
shape (CompositeShape
uid 208253,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 208254,0
sl 0
ro 270
xt "176750,-62375,178250,-61625"
)
(Line
uid 208255,0
sl 0
ro 270
xt "178250,-62000,178750,-62000"
pts [
"178250,-62000"
"178750,-62000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 208256,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 208257,0
va (VaSet
isHidden 1
)
xt "173100,-62500,176000,-61500"
st "tx_ok_i"
ju 2
blo "176000,-61700"
tm "WireNameMgr"
)
)
)
*183 (PortIoIn
uid 208258,0
shape (CompositeShape
uid 208259,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 208260,0
sl 0
ro 270
xt "176750,-64375,178250,-63625"
)
(Line
uid 208261,0
sl 0
ro 270
xt "178250,-64000,178750,-64000"
pts [
"178250,-64000"
"178750,-64000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 208262,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 208263,0
va (VaSet
isHidden 1
)
xt "170600,-64500,176000,-63500"
st "sf_syncacq_i"
ju 2
blo "176000,-63700"
tm "WireNameMgr"
)
)
)
*184 (PortIoIn
uid 208264,0
shape (CompositeShape
uid 208265,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 208266,0
sl 0
ro 270
xt "176750,-59375,178250,-58625"
)
(Line
uid 208267,0
sl 0
ro 270
xt "178250,-59000,178750,-59000"
pts [
"178250,-59000"
"178750,-59000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 208268,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 208269,0
va (VaSet
isHidden 1
)
xt "169800,-59500,176000,-58500"
st "sf_stat_word_i"
ju 2
blo "176000,-58700"
tm "WireNameMgr"
)
)
)
*185 (PortIoIn
uid 208270,0
shape (CompositeShape
uid 208271,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 208272,0
sl 0
ro 270
xt "176750,-58375,178250,-57625"
)
(Line
uid 208273,0
sl 0
ro 270
xt "178250,-58000,178750,-58000"
pts [
"178250,-58000"
"178750,-58000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 208274,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 208275,0
va (VaSet
isHidden 1
)
xt "170300,-58500,176000,-57500"
st "sf_mac_stat_i"
ju 2
blo "176000,-57700"
tm "WireNameMgr"
)
)
)
*186 (Net
uid 208294,0
decl (Decl
n "sf_stat_word_i"
t "slv64_array"
b "(1 DOWNTO 0)"
o 18
suid 1861,0
)
declText (MLText
uid 208295,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "469000,-75000,490900,-73800"
st "sf_stat_word_i      : slv64_array(1 DOWNTO 0)"
)
)
*187 (Net
uid 208296,0
decl (Decl
n "sf_mac_stat_i"
t "slv64_array"
b "(1 DOWNTO 0)"
o 21
suid 1862,0
)
declText (MLText
uid 208297,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "469000,-70200,490600,-69000"
st "sf_mac_stat_i       : slv64_array(1 DOWNTO 0)"
)
)
*188 (Net
uid 208312,0
decl (Decl
n "sf_syncacq_i"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 22
suid 1866,0
)
declText (MLText
uid 208313,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "469000,-69000,492800,-67800"
st "sf_syncacq_i        : std_logic_vector(1 DOWNTO 0)"
)
)
*189 (Net
uid 208320,0
decl (Decl
n "rx_ok_i"
t "std_logic"
prec "-- Client Receiver Interface - EMAC0"
preAdd 0
posAdd 0
o 20
suid 1867,0
)
declText (MLText
uid 208321,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "469000,-72600,486100,-70200"
st "-- Client Receiver Interface - EMAC0
rx_ok_i             : std_logic"
)
)
*190 (Net
uid 208322,0
decl (Decl
n "tx_ok_i"
t "std_logic"
o 19
suid 1868,0
)
declText (MLText
uid 208323,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "469000,-73800,481400,-72600"
st "tx_ok_i             : std_logic"
)
)
*191 (PortIoIn
uid 208328,0
shape (CompositeShape
uid 208329,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 208330,0
sl 0
ro 270
xt "176750,-55375,178250,-54625"
)
(Line
uid 208331,0
sl 0
ro 270
xt "178250,-55000,178750,-55000"
pts [
"178250,-55000"
"178750,-55000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 208332,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 208333,0
va (VaSet
isHidden 1
)
xt "170400,-55500,176000,-54500"
st "stat_word_cu"
ju 2
blo "176000,-54700"
tm "WireNameMgr"
)
)
)
*192 (PortIoIn
uid 208334,0
shape (CompositeShape
uid 208335,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 208336,0
sl 0
ro 270
xt "176750,-54375,178250,-53625"
)
(Line
uid 208337,0
sl 0
ro 270
xt "178250,-54000,178750,-54000"
pts [
"178250,-54000"
"178750,-54000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 208338,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 208339,0
va (VaSet
isHidden 1
)
xt "169900,-54500,176000,-53500"
st "stat_word_usb"
ju 2
blo "176000,-53700"
tm "WireNameMgr"
)
)
)
*193 (Net
uid 208352,0
decl (Decl
n "stat_word_cu"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 23
suid 1869,0
)
declText (MLText
uid 208353,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "469000,-67800,494000,-66600"
st "stat_word_cu        : std_logic_vector(63 DOWNTO 0)"
)
)
*194 (Net
uid 208354,0
decl (Decl
n "stat_word_usb"
t "std_logic_vector"
b "(63 downto 0)"
o 24
suid 1870,0
)
declText (MLText
uid 208355,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "469000,-66600,493200,-65400"
st "stat_word_usb       : std_logic_vector(63 downto 0)"
)
)
*195 (Net
uid 211999,0
decl (Decl
n "post_rst_5s"
t "std_logic"
o 119
suid 1903,0
)
declText (MLText
uid 212000,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "469000,70200,484900,71400"
st "signal post_rst_5s         : std_logic"
)
)
*196 (Net
uid 217431,0
decl (Decl
n "strm_reg"
t "slv16_array"
b "(143 DOWNTO 0)"
o 120
suid 1919,0
)
declText (MLText
uid 217432,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "594000,-200200,619200,-199000"
st "signal strm_reg            : slv16_array(143 DOWNTO 0)"
)
)
*197 (Net
uid 217433,0
decl (Decl
n "strm_req_stat"
t "std_logic_vector"
b "(143 DOWNTO 0)"
prec "-- streams interface"
preAdd 0
o 121
suid 1920,0
)
declText (MLText
uid 217434,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "594000,-200200,622000,-197800"
st "-- streams interface
signal strm_req_stat       : std_logic_vector(143 DOWNTO 0)"
)
)
*198 (Net
uid 218264,0
decl (Decl
n "strm_cmd"
t "slv16_array"
b "(143 DOWNTO 0)"
o 122
suid 1923,0
)
declText (MLText
uid 218265,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "594000,-200200,619900,-199000"
st "signal strm_cmd            : slv16_array(143 DOWNTO 0)"
)
)
*199 (Net
uid 235300,0
decl (Decl
n "stat"
t "slv16_array"
b "(31 downto 0)"
prec "-- status words in"
preAdd 0
posAdd 0
o 123
suid 1944,0
)
declText (MLText
uid 235301,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "594000,-200200,616400,-197800"
st "-- status words in
signal stat                : slv16_array(31 downto 0)"
)
)
*200 (Net
uid 235314,0
decl (Decl
n "reg"
t "t_reg_bus"
prec "-- registers"
preAdd 0
posAdd 0
o 38
suid 1946,0
)
declText (MLText
uid 235315,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "594000,-200200,606100,-197800"
st "-- registers
reg                 : t_reg_bus"
)
)
*201 (Net
uid 236995,0
decl (Decl
n "command"
t "slv16"
o 124
suid 1956,0
)
declText (MLText
uid 236996,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "594000,-200200,609100,-199000"
st "signal command             : slv16"
)
)
*202 (Net
uid 239068,0
decl (Decl
n "tb_bcount"
t "std_logic_vector"
b "(15 downto 0)"
o 125
suid 1991,0
)
declText (MLText
uid 239069,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "594000,-200200,620300,-199000"
st "signal tb_bcount           : std_logic_vector(15 downto 0)"
)
)
*203 (Net
uid 239070,0
decl (Decl
n "tb_tcount"
t "std_logic_vector"
b "(15 downto 0)"
o 126
suid 1992,0
)
declText (MLText
uid 239071,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "594000,-200200,620000,-199000"
st "signal tb_tcount           : std_logic_vector(15 downto 0)"
)
)
*204 (Net
uid 248250,0
decl (Decl
n "rst_ro"
t "std_logic"
o 127
suid 2017,0
)
declText (MLText
uid 248251,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "594000,-200200,609000,-199000"
st "signal rst_ro              : std_logic"
)
)
*205 (Net
uid 248252,0
decl (Decl
n "rst_trig"
t "std_logic"
o 128
suid 2018,0
)
declText (MLText
uid 248253,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "594000,-200200,608900,-199000"
st "signal rst_trig            : std_logic"
)
)
*206 (Net
uid 248397,0
decl (Decl
n "rst_disp"
t "std_logic"
o 70
suid 2025,0
)
declText (MLText
uid 248398,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "594000,-200200,609400,-199000"
st "signal rst_disp            : std_logic"
)
)
*207 (Net
uid 254931,0
lang 2
decl (Decl
n "simdata0"
t "std_logic"
o 129
suid 2063,0
)
declText (MLText
uid 254932,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "594000,-200200,610000,-199000"
st "signal simdata0            : std_logic"
)
)
*208 (Net
uid 254933,0
lang 2
decl (Decl
n "simdata1"
t "std_logic"
o 130
suid 2064,0
)
declText (MLText
uid 254934,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "594000,-200200,610000,-199000"
st "signal simdata1            : std_logic"
)
)
*209 (Net
uid 255764,0
decl (Decl
n "trig40"
t "std_logic"
o 131
suid 2071,0
)
declText (MLText
uid 255765,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "594000,-200200,609100,-199000"
st "signal trig40              : std_logic"
)
)
*210 (Frame
uid 255914,0
shape (RectFrame
uid 255915,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 2
)
xt "387000,-7000,443000,5000"
)
title (TextAssociate
uid 255916,0
ps "TopLeftStrategy"
text (MLText
uid 255917,0
va (VaSet
font "charter,10,0"
)
xt "387300,-8600,402700,-7400"
st "g0: FOR f IN 0 TO 3 GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
uid 255918,0
ps "TopLeftStrategy"
shape (Rectangle
uid 255919,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "387500,-6800,388500,-5200"
)
num (Text
uid 255920,0
va (VaSet
font "charter,10,0"
)
xt "387700,-6600,388300,-5400"
st "1"
blo "387700,-5600"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
uid 255921,0
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*211 (Text
uid 255922,0
va (VaSet
font "charter,10,1"
)
xt "434000,5000,445200,6300"
st "Frame Declarations"
blo "434000,6000"
)
*212 (MLText
uid 255923,0
va (VaSet
font "charter,10,0"
)
xt "434000,6300,434000,6300"
tm "BdFrameDeclTextMgr"
)
]
)
lb "(ff*4)"
rb "(ff*4+3)"
)
*213 (Net
uid 256687,0
decl (Decl
n "lemo_trig"
t "std_logic"
o 133
suid 2092,0
)
declText (MLText
uid 256688,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "594000,-200200,609800,-199000"
st "signal lemo_trig           : std_logic"
)
)
*214 (Net
uid 260211,0
decl (Decl
n "dbg_oe"
t "std_logic"
o 109
suid 2093,0
)
declText (MLText
uid 260212,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "594000,-200200,609800,-199000"
st "signal dbg_oe              : std_logic"
)
)
*215 (Net
uid 260962,0
decl (Decl
n "dbg_strm"
t "std_logic_vector"
b "(135 DOWNTO 0)"
o 136
suid 2097,0
)
declText (MLText
uid 260963,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "594000,-200200,621800,-199000"
st "signal dbg_strm            : std_logic_vector(135 DOWNTO 0)"
)
)
*216 (Net
uid 260986,0
decl (Decl
n "idbg_link_sel"
t "integer"
b "RANGE 0 TO 255"
o 103
suid 2099,0
)
declText (MLText
uid 260987,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "594000,-200200,617700,-199000"
st "signal idbg_link_sel       : integer RANGE 0 TO 255"
)
)
*217 (Net
uid 261741,0
decl (Decl
n "busy_ro"
t "std_logic"
prec "--ht_delta_max_i   : in  slv6;"
preAdd 0
o 137
suid 2104,0
)
declText (MLText
uid 261742,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "594000,-200200,609800,-197800"
st "--ht_delta_max_i   : in  slv6;
signal busy_ro             : std_logic"
)
)
*218 (Net
uid 262466,0
decl (Decl
n "pattern_go"
t "std_logic"
o 138
suid 2107,0
)
declText (MLText
uid 262467,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "594000,-200200,610000,-199000"
st "signal pattern_go          : std_logic"
)
)
*219 (PortIoOut
uid 266578,0
shape (CompositeShape
uid 266579,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 266580,0
sl 0
ro 270
xt "252500,-21375,254000,-20625"
)
(Line
uid 266581,0
sl 0
ro 270
xt "252000,-21000,252500,-21000"
pts [
"252000,-21000"
"252500,-21000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 266582,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 266583,0
va (VaSet
isHidden 1
)
xt "255000,-21500,260500,-20500"
st "ti2c_cvst_no"
blo "255000,-20700"
tm "WireNameMgr"
)
)
)
*220 (Net
uid 266604,0
decl (Decl
n "ti2c_cvst_no"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 25
suid 2127,0
)
declText (MLText
uid 266605,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "594000,-200200,617800,-199000"
st "ti2c_cvst_no        : std_logic_vector(2 DOWNTO 0)"
)
)
*221 (PortIoOut
uid 266686,0
shape (CompositeShape
uid 266687,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 266688,0
sl 0
ro 270
xt "252500,-22375,254000,-21625"
)
(Line
uid 266689,0
sl 0
ro 270
xt "252000,-22000,252500,-22000"
pts [
"252000,-22000"
"252500,-22000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 266690,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 266691,0
va (VaSet
isHidden 1
)
xt "255000,-22500,260800,-21500"
st "ti2c_cvstt_no"
blo "255000,-21700"
tm "WireNameMgr"
)
)
)
*222 (Net
uid 266714,0
decl (Decl
n "ti2c_cvstt_no"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 26
suid 2132,0
)
declText (MLText
uid 266715,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "469000,-87000,492800,-85800"
st "ti2c_cvstt_no       : std_logic_vector(2 DOWNTO 0)"
)
)
*223 (Net
uid 268814,0
decl (Decl
n "tick"
t "std_logic_vector"
b "(34 downto 0)"
o 139
suid 2141,0
)
declText (MLText
uid 268815,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "594000,-200200,618700,-199000"
st "signal tick                : std_logic_vector(34 downto 0)"
)
)
*224 (Net
uid 271235,0
decl (Decl
n "sck_o"
t "slv16"
o 28
suid 2143,0
)
declText (MLText
uid 271236,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "594000,-200200,604600,-199000"
st "sck_o               : slv16"
)
)
*225 (Net
uid 271243,0
decl (Decl
n "sck_to"
t "slv16"
o 29
suid 2144,0
)
declText (MLText
uid 271244,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "594000,-200200,604600,-199000"
st "sck_to              : slv16"
)
)
*226 (Net
uid 271251,0
decl (Decl
n "sda_o"
t "slv16"
o 30
suid 2145,0
)
declText (MLText
uid 271252,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "594000,-200200,604800,-199000"
st "sda_o               : slv16"
)
)
*227 (Net
uid 271259,0
decl (Decl
n "sda_to"
t "slv16"
o 31
suid 2146,0
)
declText (MLText
uid 271260,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "594000,-200200,604800,-199000"
st "sda_to              : slv16"
)
)
*228 (Net
uid 271267,0
decl (Decl
n "sda_i"
t "slv16"
o 32
suid 2147,0
)
declText (MLText
uid 271268,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "594000,-200200,604500,-199000"
st "sda_i               : slv16"
)
)
*229 (PortIoOut
uid 271275,0
shape (CompositeShape
uid 271276,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 271277,0
sl 0
ro 270
xt "252500,-27375,254000,-26625"
)
(Line
uid 271278,0
sl 0
ro 270
xt "252000,-27000,252500,-27000"
pts [
"252000,-27000"
"252500,-27000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 271279,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 271280,0
va (VaSet
isHidden 1
)
xt "255000,-27500,257200,-26500"
st "sck_o"
blo "255000,-26700"
tm "WireNameMgr"
)
)
)
*230 (PortIoOut
uid 271281,0
shape (CompositeShape
uid 271282,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 271283,0
sl 0
ro 270
xt "252500,-26375,254000,-25625"
)
(Line
uid 271284,0
sl 0
ro 270
xt "252000,-26000,252500,-26000"
pts [
"252000,-26000"
"252500,-26000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 271285,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 271286,0
va (VaSet
isHidden 1
)
xt "255000,-26500,257500,-25500"
st "sck_to"
blo "255000,-25700"
tm "WireNameMgr"
)
)
)
*231 (PortIoOut
uid 271287,0
shape (CompositeShape
uid 271288,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 271289,0
sl 0
ro 270
xt "252500,-25375,254000,-24625"
)
(Line
uid 271290,0
sl 0
ro 270
xt "252000,-25000,252500,-25000"
pts [
"252000,-25000"
"252500,-25000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 271291,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 271292,0
va (VaSet
isHidden 1
)
xt "255000,-25500,257300,-24500"
st "sda_o"
blo "255000,-24700"
tm "WireNameMgr"
)
)
)
*232 (PortIoOut
uid 271293,0
shape (CompositeShape
uid 271294,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 271295,0
sl 0
ro 270
xt "252500,-23375,254000,-22625"
)
(Line
uid 271296,0
sl 0
ro 270
xt "252000,-23000,252500,-23000"
pts [
"252000,-23000"
"252500,-23000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 271297,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 271298,0
va (VaSet
isHidden 1
)
xt "255000,-23500,257600,-22500"
st "sda_to"
blo "255000,-22700"
tm "WireNameMgr"
)
)
)
*233 (PortIoIn
uid 271299,0
shape (CompositeShape
uid 271300,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 271301,0
sl 0
ro 90
xt "252500,-24375,254000,-23625"
)
(Line
uid 271302,0
sl 0
ro 90
xt "252000,-24000,252500,-24000"
pts [
"252500,-24000"
"252000,-24000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 271303,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 271304,0
va (VaSet
isHidden 1
)
xt "255000,-24500,257000,-23500"
st "sda_i"
blo "255000,-23700"
tm "WireNameMgr"
)
)
)
*234 (Net
uid 272801,0
decl (Decl
n "rst_netrx"
t "std_logic"
o 73
suid 2155,0
)
declText (MLText
uid 272802,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "594000,-200200,609400,-199000"
st "signal rst_netrx           : std_logic"
)
)
*235 (Net
uid 272841,0
decl (Decl
n "rst_nettx"
t "std_logic"
o 140
suid 2159,0
)
declText (MLText
uid 272842,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "594000,-200200,609300,-199000"
st "signal rst_nettx           : std_logic"
)
)
*236 (Net
uid 280705,0
decl (Decl
n "s_lld"
t "std_logic_vector"
b "(255 DOWNTO 0)"
o 141
suid 2165,0
)
declText (MLText
uid 280706,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "594000,-200200,620600,-199000"
st "signal s_lld               : std_logic_vector(255 DOWNTO 0)"
)
)
*237 (Net
uid 280713,0
decl (Decl
n "s_lls"
t "t_llsrc_array"
b "(255 DOWNTO 0)"
o 142
suid 2166,0
)
declText (MLText
uid 280714,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "594000,-200200,618400,-199000"
st "signal s_lls               : t_llsrc_array(255 DOWNTO 0)"
)
)
*238 (Net
uid 280721,0
decl (Decl
n "tx_lls_o"
t "t_llsrc"
o 27
suid 2167,0
)
declText (MLText
uid 280722,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "594000,-200200,604900,-199000"
st "tx_lls_o            : t_llsrc"
)
)
*239 (PortIoOut
uid 280723,0
shape (CompositeShape
uid 280724,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 280725,0
sl 0
ro 270
xt "324500,-27375,326000,-26625"
)
(Line
uid 280726,0
sl 0
ro 270
xt "324000,-27000,324500,-27000"
pts [
"324000,-27000"
"324500,-27000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 280727,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 280728,0
va (VaSet
isHidden 1
)
xt "327000,-27500,330100,-26500"
st "tx_lls_o"
blo "327000,-26700"
tm "WireNameMgr"
)
)
)
*240 (PortIoIn
uid 280745,0
shape (CompositeShape
uid 280746,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 280747,0
sl 0
ro 90
xt "324500,-26375,326000,-25625"
)
(Line
uid 280748,0
sl 0
ro 90
xt "324000,-26000,324500,-26000"
pts [
"324500,-26000"
"324000,-26000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 280749,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 280750,0
va (VaSet
isHidden 1
)
xt "327000,-26500,329900,-25500"
st "tx_lld_i"
blo "327000,-25700"
tm "WireNameMgr"
)
)
)
*241 (Net
uid 280751,0
decl (Decl
n "tx_lld_i"
t "std_logic"
o 34
suid 2170,0
)
declText (MLText
uid 280752,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "594000,-200200,606300,-199000"
st "tx_lld_i            : std_logic"
)
)
*242 (SaComponent
uid 281697,0
optionalChildren [
*243 (CptPort
uid 281689,0
ps "OnEdgeStrategy"
shape (Triangle
uid 281690,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "152000,48625,152750,49375"
)
tg (CPTG
uid 281691,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 281692,0
va (VaSet
)
xt "150300,48500,151000,49500"
st "hi"
ju 2
blo "151000,49300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "hi"
t "std_logic"
preAdd 0
posAdd 0
o 1
suid 1,0
)
)
)
*244 (CptPort
uid 281693,0
ps "OnEdgeStrategy"
shape (Triangle
uid 281694,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "152000,49625,152750,50375"
)
tg (CPTG
uid 281695,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 281696,0
va (VaSet
)
xt "150300,49500,151000,50500"
st "lo"
ju 2
blo "151000,50300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "lo"
t "std_logic"
preAdd 0
posAdd 0
o 2
suid 2,0
)
)
)
]
shape (Rectangle
uid 281698,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "146000,48000,152000,51000"
)
oxt "14000,9000,20000,12000"
ttg (MlTextGroup
uid 281699,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*245 (Text
uid 281700,0
va (VaSet
font "helvetica,8,1"
)
xt "147600,51000,149300,52000"
st "utils"
blo "147600,51800"
tm "BdLibraryNameMgr"
)
*246 (Text
uid 281701,0
va (VaSet
font "helvetica,8,1"
)
xt "147600,52000,151200,53000"
st "m_power"
blo "147600,52800"
tm "CptNameMgr"
)
*247 (Text
uid 281702,0
va (VaSet
font "helvetica,8,1"
)
xt "147600,53000,151300,54000"
st "Umpower"
blo "147600,53800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 281703,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 281704,0
text (MLText
uid 281705,0
va (VaSet
font "clean,8,0"
)
xt "148500,40000,148500,40000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*248 (Net
uid 285139,0
decl (Decl
n "rx_lld_o"
t "std_logic"
o 35
suid 2180,0
)
declText (MLText
uid 285140,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "594000,-200200,606700,-199000"
st "rx_lld_o            : std_logic"
)
)
*249 (Net
uid 285147,0
decl (Decl
n "rx_lls_i"
t "t_llsrc"
prec "-- rx ll fifo interface"
preAdd 0
o 36
suid 2181,0
)
declText (MLText
uid 285148,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "594000,-200200,604700,-197800"
st "-- rx ll fifo interface
rx_lls_i            : t_llsrc"
)
)
*250 (PortIoIn
uid 285161,0
shape (CompositeShape
uid 285162,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 285163,0
sl 0
ro 270
xt "207000,-44375,208500,-43625"
)
(Line
uid 285164,0
sl 0
ro 270
xt "208500,-44000,209000,-44000"
pts [
"208500,-44000"
"209000,-44000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 285165,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 285166,0
va (VaSet
isHidden 1
)
xt "203200,-44500,206000,-43500"
st "rx_lls_i"
ju 2
blo "206000,-43700"
tm "WireNameMgr"
)
)
)
*251 (PortIoOut
uid 285167,0
shape (CompositeShape
uid 285168,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 285169,0
sl 0
ro 90
xt "207000,-43375,208500,-42625"
)
(Line
uid 285170,0
sl 0
ro 90
xt "208500,-43000,209000,-43000"
pts [
"209000,-43000"
"208500,-43000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 285171,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 285172,0
va (VaSet
isHidden 1
)
xt "202800,-43500,206000,-42500"
st "rx_lld_o"
ju 2
blo "206000,-42700"
tm "WireNameMgr"
)
)
)
*252 (PortIoIn
uid 286062,0
shape (CompositeShape
uid 286063,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 286064,0
sl 0
ro 270
xt "177000,-95375,178500,-94625"
)
(Line
uid 286065,0
sl 0
ro 270
xt "178500,-95000,179000,-95000"
pts [
"178500,-95000"
"179000,-95000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 286066,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 286067,0
va (VaSet
isHidden 1
)
xt "173800,-95500,176000,-94500"
st "rst_in"
ju 2
blo "176000,-94700"
tm "WireNameMgr"
)
)
)
*253 (PortIoIn
uid 286068,0
shape (CompositeShape
uid 286069,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 286070,0
sl 0
ro 270
xt "177000,-96375,178500,-95625"
)
(Line
uid 286071,0
sl 0
ro 270
xt "178500,-96000,179000,-96000"
pts [
"178500,-96000"
"179000,-96000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 286072,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 286073,0
va (VaSet
isHidden 1
)
xt "175000,-96500,176000,-95500"
st "clk"
ju 2
blo "176000,-95700"
tm "WireNameMgr"
)
)
)
*254 (Net
uid 286126,0
lang 2
decl (Decl
n "gendata1"
t "std_logic"
o 143
suid 2187,0
)
declText (MLText
uid 286127,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "594000,-200200,610000,-199000"
st "signal gendata1            : std_logic"
)
)
*255 (Net
uid 286128,0
lang 2
decl (Decl
n "gendata0"
t "std_logic"
o 144
suid 2188,0
)
declText (MLText
uid 286129,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "594000,-200200,610000,-199000"
st "signal gendata0            : std_logic"
)
)
*256 (SaComponent
uid 286306,0
optionalChildren [
*257 (CptPort
uid 286170,0
ps "OnEdgeStrategy"
shape (Triangle
uid 286171,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "218250,-51375,219000,-50625"
)
tg (CPTG
uid 286172,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 286173,0
va (VaSet
)
xt "220000,-51500,221000,-50500"
st "clk"
blo "220000,-50700"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 2
suid 1,0
)
)
)
*258 (CptPort
uid 286174,0
ps "OnEdgeStrategy"
shape (Triangle
uid 286175,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "218250,-41375,219000,-40625"
)
tg (CPTG
uid 286176,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 286177,0
va (VaSet
)
xt "220000,-41500,225600,-40500"
st "rx_fifo_rst_o"
blo "220000,-40700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_fifo_rst_o"
t "std_logic"
o 25
suid 2,0
)
)
)
*259 (CptPort
uid 286178,0
ps "OnEdgeStrategy"
shape (Triangle
uid 286179,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "241000,-20375,241750,-19625"
)
tg (CPTG
uid 286180,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 286181,0
va (VaSet
)
xt "234800,-20500,240000,-19500"
st "spiser_clk_o"
ju 2
blo "240000,-19700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "spiser_clk_o"
t "std_logic"
o 31
suid 3,0
)
)
)
*260 (CptPort
uid 286182,0
ps "OnEdgeStrategy"
shape (Triangle
uid 286183,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "241000,-19375,241750,-18625"
)
tg (CPTG
uid 286184,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 286185,0
va (VaSet
)
xt "234300,-19500,240000,-18500"
st "spiser_com_o"
ju 2
blo "240000,-18700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "spiser_com_o"
t "std_logic"
prec "-- payload output"
preAdd 0
o 32
suid 4,0
)
)
)
*261 (CptPort
uid 286186,0
ps "OnEdgeStrategy"
shape (Triangle
uid 286187,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "218250,-50375,219000,-49625"
)
tg (CPTG
uid 286188,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 286189,0
va (VaSet
)
xt "220000,-50500,221000,-49500"
st "rst"
blo "220000,-49700"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 3
suid 6,0
)
)
)
*262 (CptPort
uid 286190,0
ps "OnEdgeStrategy"
shape (Triangle
uid 286191,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "218250,-34375,219000,-33625"
)
tg (CPTG
uid 286192,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 286193,0
va (VaSet
)
xt "220000,-34500,229600,-33500"
st "tick_i : (MAX_TICTOG:0)"
blo "220000,-33700"
)
)
thePort (LogicalPort
decl (Decl
n "tick_i"
t "std_logic_vector"
b "(MAX_TICTOG DOWNTO 0)"
o 8
suid 7,0
)
)
)
*263 (CptPort
uid 286194,0
ps "OnEdgeStrategy"
shape (Triangle
uid 286195,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "241000,-21375,241750,-20625"
)
tg (CPTG
uid 286196,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 286197,0
va (VaSet
)
xt "232100,-21500,240000,-20500"
st "ti2c_cvst_no : (2:0)"
ju 2
blo "240000,-20700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ti2c_cvst_no"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 38
suid 8,0
)
)
)
*264 (CptPort
uid 286198,0
ps "OnEdgeStrategy"
shape (Triangle
uid 286199,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "241000,-22375,241750,-21625"
)
tg (CPTG
uid 286200,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 286201,0
va (VaSet
)
xt "231800,-22500,240000,-21500"
st "ti2c_cvstt_no : (2:0)"
ju 2
blo "240000,-21700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ti2c_cvstt_no"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 39
suid 9,0
)
)
)
*265 (CptPort
uid 286202,0
ps "OnEdgeStrategy"
shape (Triangle
uid 286203,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "241000,-27375,241750,-26625"
)
tg (CPTG
uid 286204,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 286205,0
va (VaSet
)
xt "237800,-27500,240000,-26500"
st "sck_o"
ju 2
blo "240000,-26700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sck_o"
t "slv16"
o 27
suid 10,0
)
)
)
*266 (CptPort
uid 286206,0
ps "OnEdgeStrategy"
shape (Triangle
uid 286207,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "241000,-26375,241750,-25625"
)
tg (CPTG
uid 286208,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 286209,0
va (VaSet
)
xt "237500,-26500,240000,-25500"
st "sck_to"
ju 2
blo "240000,-25700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sck_to"
t "slv16"
o 28
suid 11,0
)
)
)
*267 (CptPort
uid 286210,0
ps "OnEdgeStrategy"
shape (Triangle
uid 286211,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "241000,-25375,241750,-24625"
)
tg (CPTG
uid 286212,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 286213,0
va (VaSet
)
xt "237700,-25500,240000,-24500"
st "sda_o"
ju 2
blo "240000,-24700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sda_o"
t "slv16"
o 29
suid 12,0
)
)
)
*268 (CptPort
uid 286214,0
ps "OnEdgeStrategy"
shape (Triangle
uid 286215,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "241000,-23375,241750,-22625"
)
tg (CPTG
uid 286216,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 286217,0
va (VaSet
)
xt "237400,-23500,240000,-22500"
st "sda_to"
ju 2
blo "240000,-22700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sda_to"
t "slv16"
o 30
suid 13,0
)
)
)
*269 (CptPort
uid 286218,0
ps "OnEdgeStrategy"
shape (Triangle
uid 286219,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "241000,-24375,241750,-23625"
)
tg (CPTG
uid 286220,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 286221,0
va (VaSet
)
xt "238000,-24500,240000,-23500"
st "sda_i"
ju 2
blo "240000,-23700"
)
)
thePort (LogicalPort
decl (Decl
n "sda_i"
t "slv16"
o 6
suid 14,0
)
)
)
*270 (CptPort
uid 286222,0
ps "OnEdgeStrategy"
shape (Triangle
uid 286223,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "218250,-43375,219000,-42625"
)
tg (CPTG
uid 286224,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 286225,0
va (VaSet
)
xt "220000,-43500,223200,-42500"
st "rx_lld_o"
blo "220000,-42700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_lld_o"
t "std_logic"
o 26
suid 15,0
)
)
)
*271 (CptPort
uid 286226,0
ps "OnEdgeStrategy"
shape (Triangle
uid 286227,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "218250,-44375,219000,-43625"
)
tg (CPTG
uid 286228,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 286229,0
va (VaSet
)
xt "220000,-44500,222800,-43500"
st "rx_lls_i"
blo "220000,-43700"
)
)
thePort (LogicalPort
decl (Decl
n "rx_lls_i"
t "t_llsrc"
prec "-- rx ll fifo interface"
preAdd 0
o 4
suid 16,0
)
)
)
*272 (CptPort
uid 286230,0
ps "OnEdgeStrategy"
shape (Triangle
uid 286231,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "241000,-37375,241750,-36625"
)
tg (CPTG
uid 286232,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 286233,0
va (VaSet
)
xt "232100,-37500,240000,-36500"
st "command_o : (15:0)"
ju 2
blo "240000,-36700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "command_o"
t "std_logic_vector"
b "(15 DOWNTO 0)"
prec "-- payload output"
preAdd 0
o 11
suid 17,0
)
)
)
*273 (CptPort
uid 286234,0
ps "OnEdgeStrategy"
shape (Triangle
uid 286235,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "241000,-35375,241750,-34625"
)
tg (CPTG
uid 286236,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 286237,0
va (VaSet
)
xt "235700,-35500,240000,-34500"
st "rst_trig_o"
ju 2
blo "240000,-34700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rst_trig_o"
t "std_logic"
o 24
suid 18,0
)
)
)
*274 (CptPort
uid 286238,0
ps "OnEdgeStrategy"
shape (Triangle
uid 286239,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "241000,-34375,241750,-33625"
)
tg (CPTG
uid 286240,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 286241,0
va (VaSet
)
xt "236700,-34500,240000,-33500"
st "rst_ro_o"
ju 2
blo "240000,-33700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rst_ro_o"
t "std_logic"
o 23
suid 19,0
)
)
)
*275 (CptPort
uid 286242,0
ps "OnEdgeStrategy"
shape (Triangle
uid 286243,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "241000,-33375,241750,-32625"
)
tg (CPTG
uid 286244,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 286245,0
va (VaSet
)
xt "236300,-33500,240000,-32500"
st "rst_feo_o"
ju 2
blo "240000,-32700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rst_feo_o"
t "std_logic"
o 20
suid 20,0
)
)
)
*276 (CptPort
uid 286246,0
ps "OnEdgeStrategy"
shape (Triangle
uid 286247,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "241000,-32375,241750,-31625"
)
tg (CPTG
uid 286248,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 286249,0
va (VaSet
)
xt "235400,-32500,240000,-31500"
st "rst_disp_o"
ju 2
blo "240000,-31700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rst_disp_o"
t "std_logic"
o 18
suid 21,0
)
)
)
*277 (CptPort
uid 286250,0
ps "OnEdgeStrategy"
shape (Triangle
uid 286251,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "241000,-31375,241750,-30625"
)
tg (CPTG
uid 286252,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 286253,0
va (VaSet
)
xt "235000,-31500,240000,-30500"
st "rst_netrx_o"
ju 2
blo "240000,-30700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rst_netrx_o"
t "std_logic"
o 21
suid 22,0
)
)
)
*278 (CptPort
uid 286254,0
ps "OnEdgeStrategy"
shape (Triangle
uid 286255,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "241000,-30375,241750,-29625"
)
tg (CPTG
uid 286256,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 286257,0
va (VaSet
)
xt "235000,-30500,240000,-29500"
st "rst_nettx_o"
ju 2
blo "240000,-29700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rst_nettx_o"
t "std_logic"
o 22
suid 23,0
)
)
)
*279 (CptPort
uid 286258,0
ps "OnEdgeStrategy"
shape (Triangle
uid 286259,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "218250,-37375,219000,-36625"
)
tg (CPTG
uid 286260,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 286261,0
va (VaSet
)
xt "220000,-37500,225500,-36500"
st "stat_i : (31:0)"
blo "220000,-36700"
)
)
thePort (LogicalPort
decl (Decl
n "stat_i"
t "slv16_array"
b "(31 downto 0)"
prec "-- status words in"
preAdd 0
posAdd 0
o 7
suid 24,0
)
)
)
*280 (CptPort
uid 286266,0
ps "OnEdgeStrategy"
shape (Triangle
uid 286267,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "241000,-46375,241750,-45625"
)
tg (CPTG
uid 286268,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 286269,0
va (VaSet
)
xt "232500,-46500,240000,-45500"
st "db_data_o : (15:0)"
ju 2
blo "240000,-45700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "db_data_o"
t "std_logic_vector"
b "(15 downto 0)"
posAdd 0
o 12
suid 26,0
)
)
)
*281 (CptPort
uid 286270,0
ps "OnEdgeStrategy"
shape (Triangle
uid 286271,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "241000,-47375,241750,-46625"
)
tg (CPTG
uid 286272,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 286273,0
va (VaSet
)
xt "233200,-47500,240000,-46500"
st "db_wr_o : (31:0)"
ju 2
blo "240000,-46700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "db_wr_o"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
o 13
suid 27,0
)
)
)
*282 (CptPort
uid 286282,0
ps "OnEdgeStrategy"
shape (Triangle
uid 286283,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "241000,-48375,241750,-47625"
)
tg (CPTG
uid 286284,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 286285,0
va (VaSet
)
xt "237800,-48500,240000,-47500"
st "reg_o"
ju 2
blo "240000,-47700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "reg_o"
t "t_reg_bus"
prec "-- registers"
preAdd 0
posAdd 0
o 17
suid 31,0
)
)
)
*283 (CptPort
uid 286286,0
ps "OnEdgeStrategy"
shape (Triangle
uid 286287,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "241000,-51375,241750,-50625"
)
tg (CPTG
uid 286288,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 286289,0
va (VaSet
)
xt "234900,-51500,240000,-50500"
st "c_lls : (15:0)"
ju 2
blo "240000,-50700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "c_lls"
t "t_llsrc_array"
b "(15 DOWNTO 0)"
o 10
suid 32,0
)
)
)
*284 (CptPort
uid 286290,0
ps "OnEdgeStrategy"
shape (Triangle
uid 286291,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "241000,-50375,241750,-49625"
)
tg (CPTG
uid 286292,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 286293,0
va (VaSet
)
xt "234800,-50500,240000,-49500"
st "c_lld : (15:0)"
ju 2
blo "240000,-49700"
)
)
thePort (LogicalPort
decl (Decl
n "c_lld"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 1
suid 33,0
)
)
)
*285 (CptPort
uid 286294,0
ps "OnEdgeStrategy"
shape (Triangle
uid 286295,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "241000,-44375,241750,-43625"
)
tg (CPTG
uid 286296,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 286297,0
va (VaSet
)
xt "231800,-44500,240000,-43500"
st "strm_reg_o : (143:0)"
ju 2
blo "240000,-43700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "strm_reg_o"
t "slv16_array"
b "(143 DOWNTO 0)"
o 36
suid 34,0
)
)
)
*286 (CptPort
uid 286298,0
ps "OnEdgeStrategy"
shape (Triangle
uid 286299,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "241000,-43375,241750,-42625"
)
tg (CPTG
uid 286300,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 286301,0
va (VaSet
)
xt "229900,-43500,240000,-42500"
st "strm_req_stat_o : (143:0)"
ju 2
blo "240000,-42700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "strm_req_stat_o"
t "std_logic_vector"
b "(143 DOWNTO 0)"
prec "-- streams interface"
preAdd 0
o 37
suid 35,0
)
)
)
*287 (CptPort
uid 286302,0
ps "OnEdgeStrategy"
shape (Triangle
uid 286303,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "241000,-42375,241750,-41625"
)
tg (CPTG
uid 286304,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 286305,0
va (VaSet
)
xt "231500,-42500,240000,-41500"
st "strm_cmd_o : (143:0)"
ju 2
blo "240000,-41700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "strm_cmd_o"
t "slv16_array"
b "(143 DOWNTO 0)"
o 35
suid 36,0
)
)
)
*288 (CptPort
uid 293434,0
ps "OnEdgeStrategy"
shape (Triangle
uid 293435,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "241000,-16375,241750,-15625"
)
tg (CPTG
uid 293436,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 293437,0
va (VaSet
)
xt "232800,-16500,240000,-15500"
st "rawsigs_o : (15:0)"
ju 2
blo "240000,-15700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rawsigs_o"
t "std_logic_vector"
b "(15 downto 0)"
o 16
suid 38,0
)
)
)
*289 (CptPort
uid 307294,0
ps "OnEdgeStrategy"
shape (Triangle
uid 307295,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "241000,-14375,241750,-13625"
)
tg (CPTG
uid 307296,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 307297,0
va (VaSet
)
xt "234100,-14500,240000,-13500"
st "ocraw_start_o"
ju 2
blo "240000,-13700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ocraw_start_o"
t "std_logic"
o 15
suid 41,0
)
)
)
*290 (CptPort
uid 307298,0
ps "OnEdgeStrategy"
shape (Triangle
uid 307299,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "218250,-21375,219000,-20625"
)
tg (CPTG
uid 307300,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 307301,0
va (VaSet
)
xt "220000,-21500,228800,-20500"
st "trg_all_mask_i : (15:0)"
blo "220000,-20700"
)
)
thePort (LogicalPort
decl (Decl
n "trg_all_mask_i"
t "std_logic_vector"
b "(15 downto 0)"
o 9
suid 39,0
)
)
)
*291 (CptPort
uid 313299,0
ps "OnEdgeStrategy"
shape (Triangle
uid 313300,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "241000,-12375,241750,-11625"
)
tg (CPTG
uid 313301,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 313302,0
va (VaSet
)
xt "232500,-12500,240000,-11500"
st "sq_addr_o : (15:0)"
ju 2
blo "240000,-11700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sq_addr_o"
t "std_logic_vector"
b "(15 downto 0)"
o 33
suid 43,0
)
)
)
*292 (CptPort
uid 313303,0
ps "OnEdgeStrategy"
shape (Triangle
uid 313304,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "241000,-11375,241750,-10625"
)
tg (CPTG
uid 313305,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 313306,0
va (VaSet
)
xt "233300,-11500,240000,-10500"
st "sq_stat_o : (7:0)"
ju 2
blo "240000,-10700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sq_stat_o"
t "std_logic_vector"
b "(7 downto 0)"
o 34
suid 44,0
)
)
)
*293 (CptPort
uid 313906,0
ps "OnEdgeStrategy"
shape (Triangle
uid 313907,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "241000,-9375,241750,-8625"
)
tg (CPTG
uid 313908,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 313909,0
va (VaSet
)
xt "235000,-9500,240000,-8500"
st "idelay_ctl_o"
ju 2
blo "240000,-8700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "idelay_ctl_o"
t "t_idelay_ctl"
prec "--idelay_ce_o   : out    std_logic_vector (71 downto 0);
--idelay_inc_o  : out    std_logic;
--idelay_zero_o : out    std_logic_vector (71 downto 0);"
preAdd 0
o 14
suid 46,0
)
)
)
*294 (CptPort
uid 317179,0
ps "OnEdgeStrategy"
shape (Triangle
uid 317180,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "241000,-29375,241750,-28625"
)
tg (CPTG
uid 317181,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 317182,0
va (VaSet
)
xt "236200,-29500,240000,-28500"
st "rst_drv_o"
ju 2
blo "240000,-28700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rst_drv_o"
t "std_logic"
o 19
suid 47,0
)
)
)
*295 (CptPort
uid 342259,0
ps "OnEdgeStrategy"
shape (Triangle
uid 342260,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "218250,-48375,219000,-47625"
)
tg (CPTG
uid 342261,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 342262,0
va (VaSet
)
xt "220000,-48500,221400,-47500"
st "s40"
blo "220000,-47700"
)
)
thePort (LogicalPort
decl (Decl
n "s40"
t "std_logic"
o 5
suid 50,0
)
)
)
]
shape (Rectangle
uid 286307,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "219000,-52000,241000,-7000"
)
oxt "15000,6000,38000,33000"
ttg (MlTextGroup
uid 286308,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*296 (Text
uid 286309,0
va (VaSet
font "helvetica,8,1"
)
xt "227850,-52000,229550,-51000"
st "hsio"
blo "227850,-51200"
tm "BdLibraryNameMgr"
)
*297 (Text
uid 286310,0
va (VaSet
font "helvetica,8,1"
)
xt "227850,-51000,232850,-50000"
st "control_top"
blo "227850,-50200"
tm "CptNameMgr"
)
*298 (Text
uid 286311,0
va (VaSet
font "helvetica,8,1"
)
xt "227850,-50000,230650,-49000"
st "Uctltop"
blo "227850,-49200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 286312,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 286313,0
text (MLText
uid 286314,0
va (VaSet
font "clean,8,0"
)
xt "204000,-44000,204000,-44000"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*299 (Net
uid 286447,0
decl (Decl
n "build_no_slv"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 145
suid 2203,0
)
declText (MLText
uid 286448,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "594000,-200200,621700,-199000"
st "signal build_no_slv        : std_logic_vector(15 DOWNTO 0)"
)
)
*300 (Net
uid 286469,0
lang 2
decl (Decl
n "sma_io"
t "std_logic_vector"
b "(8 downto 1)"
eolc "--IDC_P5"
preAdd 0
posAdd 0
o 12
suid 2205,0
)
declText (MLText
uid 286470,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "594000,-200200,620600,-199000"
st "sma_io              : std_logic_vector(8 downto 1) --IDC_P5"
)
)
*301 (PortIoInOut
uid 286471,0
shape (CompositeShape
uid 286472,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 286473,0
sl 0
xt "412500,-56375,414000,-55625"
)
(Line
uid 286474,0
sl 0
xt "412000,-56000,412500,-56000"
pts [
"412000,-56000"
"412500,-56000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 286475,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 286476,0
va (VaSet
isHidden 1
)
xt "415000,-56500,417600,-55500"
st "sma_io"
blo "415000,-55700"
tm "WireNameMgr"
)
)
)
*302 (PortIoOut
uid 286499,0
shape (CompositeShape
uid 286500,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 286501,0
sl 0
ro 270
xt "502500,-3375,504000,-2625"
)
(Line
uid 286502,0
sl 0
ro 270
xt "502000,-3000,502500,-3000"
pts [
"502000,-3000"
"502500,-3000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 286503,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 286504,0
va (VaSet
isHidden 1
)
xt "505000,-3500,511500,-2500"
st "sim_dat_lvds_o"
blo "505000,-2700"
tm "WireNameMgr"
)
)
)
*303 (PortIoInOut
uid 286519,0
shape (CompositeShape
uid 286520,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 286521,0
sl 0
xt "411500,-77375,413000,-76625"
)
(Line
uid 286522,0
sl 0
xt "411000,-77000,411500,-77000"
pts [
"411000,-77000"
"411500,-77000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 286523,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 286524,0
va (VaSet
isHidden 1
)
xt "414000,-77500,417800,-76500"
st "idc_p3_io"
blo "414000,-76700"
tm "WireNameMgr"
)
)
)
*304 (PortIoInOut
uid 286525,0
shape (CompositeShape
uid 286526,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 286527,0
sl 0
xt "411500,-76375,413000,-75625"
)
(Line
uid 286528,0
sl 0
xt "411000,-76000,411500,-76000"
pts [
"411000,-76000"
"411500,-76000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 286529,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 286530,0
va (VaSet
isHidden 1
)
xt "414000,-76500,417800,-75500"
st "idc_p4_io"
blo "414000,-75700"
tm "WireNameMgr"
)
)
)
*305 (PortIoOut
uid 286537,0
shape (CompositeShape
uid 286538,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 286539,0
sl 0
ro 270
xt "411500,-75375,413000,-74625"
)
(Line
uid 286540,0
sl 0
ro 270
xt "411000,-75000,411500,-75000"
pts [
"411000,-75000"
"411500,-75000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 286541,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 286542,0
va (VaSet
isHidden 1
)
xt "414000,-75500,417800,-74500"
st "idc_p5_io"
blo "414000,-74700"
tm "WireNameMgr"
)
)
)
*306 (SaComponent
uid 287463,0
optionalChildren [
*307 (CptPort
uid 287459,0
ps "OnEdgeStrategy"
shape (Triangle
uid 287460,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "147000,-28375,147750,-27625"
)
tg (CPTG
uid 287461,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 287462,0
va (VaSet
)
xt "140900,-28500,146000,-27500"
st "ts_o : (31:0)"
ju 2
blo "146000,-27700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ts_o"
t "std_logic_vector"
b "(31 downto 0)"
o 1
)
)
)
]
shape (Rectangle
uid 287464,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "141000,-29000,147000,-26000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 287465,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*308 (Text
uid 287466,0
va (VaSet
font "helvetica,8,1"
)
xt "141900,-27000,143600,-26000"
st "hsio"
blo "141900,-26200"
tm "BdLibraryNameMgr"
)
*309 (Text
uid 287467,0
va (VaSet
font "helvetica,8,1"
)
xt "141900,-26000,146100,-25000"
st "timestamp"
blo "141900,-25200"
tm "CptNameMgr"
)
*310 (Text
uid 287468,0
va (VaSet
font "helvetica,8,1"
)
xt "141900,-25000,147200,-24000"
st "Utimestamp"
blo "141900,-24200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 287469,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 287470,0
text (MLText
uid 287471,0
va (VaSet
font "clean,8,0"
)
xt "143000,-29000,143000,-29000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*311 (Net
uid 287484,0
decl (Decl
n "epoc_secs"
t "std_logic_vector"
b "(31 downto 0)"
o 146
suid 2211,0
)
declText (MLText
uid 287485,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "594000,-200200,620100,-199000"
st "signal epoc_secs           : std_logic_vector(31 downto 0)"
)
)
*312 (Net
uid 293446,0
decl (Decl
n "rawsigs"
t "std_logic_vector"
b "(15 downto 0)"
o 147
suid 2221,0
)
declText (MLText
uid 293447,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "594000,-200200,619500,-199000"
st "signal rawsigs             : std_logic_vector(15 downto 0)"
)
)
*313 (MWC
uid 293465,0
optionalChildren [
*314 (CptPort
uid 293448,0
optionalChildren [
*315 (Line
uid 293452,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "253000,-16000,254000,-16000"
pts [
"253000,-16000"
"254000,-16000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 293449,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "252250,-16375,253000,-15625"
)
tg (CPTG
uid 293450,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 293451,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "250000,-16500,251500,-15600"
st "din"
blo "250000,-15800"
)
s (Text
uid 293474,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "250000,-15600,250000,-15600"
blo "250000,-15600"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic_vector"
b "(15 downto 0)"
o 147
suid 1,0
)
)
)
*316 (CptPort
uid 293453,0
optionalChildren [
*317 (Line
uid 293457,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "257000,-16000,258000,-16000"
pts [
"258000,-16000"
"257000,-16000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 293454,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "258000,-16375,258750,-15625"
)
tg (CPTG
uid 293455,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 293456,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "259000,-16500,261000,-15600"
st "dout"
ju 2
blo "261000,-15800"
)
s (Text
uid 293475,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "261000,-15600,261000,-15600"
ju 2
blo "261000,-15600"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic_vector"
b "(15 downto 0)"
o 37
suid 2,0
)
)
)
*318 (Grouping
uid 293458,0
optionalChildren [
*319 (CommentGraphic
uid 293460,0
shape (CustomPolygon
pts [
"254000,-18000"
"257000,-16000"
"254000,-14000"
"254000,-18000"
]
uid 293461,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "254000,-18000,257000,-14000"
)
oxt "7000,6000,10000,10000"
)
*320 (CommentText
uid 293462,0
shape (Rectangle
uid 293463,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "254000,-17000,256250,-15000"
)
oxt "7000,7000,9250,9000"
text (MLText
uid 293464,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "254125,-16450,256125,-15550"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 293459,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "254000,-18000,257000,-14000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 293466,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "253000,-18000,258000,-14000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 293467,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*321 (Text
uid 293468,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "255350,-15800,260650,-14800"
st "moduleware"
blo "255350,-15000"
)
*322 (Text
uid 293469,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "255350,-14900,256950,-13900"
st "buff"
blo "255350,-14100"
)
*323 (Text
uid 293470,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "255350,-14800,256950,-13800"
st "U_0"
blo "255350,-14000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 293471,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 293472,0
text (MLText
uid 293473,0
va (VaSet
font "clean,8,0"
)
xt "250000,-36700,250000,-36700"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*324 (PortIoOut
uid 293492,0
shape (CompositeShape
uid 293493,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 293494,0
sl 0
ro 270
xt "262500,-16375,264000,-15625"
)
(Line
uid 293495,0
sl 0
ro 270
xt "262000,-16000,262500,-16000"
pts [
"262000,-16000"
"262500,-16000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 293496,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 293497,0
va (VaSet
isHidden 1
)
xt "265000,-16500,268800,-15500"
st "rawsigs_o"
blo "265000,-15700"
tm "WireNameMgr"
)
)
)
*325 (Net
uid 293498,0
decl (Decl
n "rawsigs_o"
t "std_logic_vector"
b "(15 downto 0)"
o 37
suid 2222,0
)
declText (MLText
uid 293499,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "594000,-200200,617100,-199000"
st "rawsigs_o           : std_logic_vector(15 downto 0)"
)
)
*326 (PortIoOut
uid 297210,0
shape (CompositeShape
uid 297211,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 297212,0
sl 0
ro 270
xt "252500,-48375,254000,-47625"
)
(Line
uid 297213,0
sl 0
ro 270
xt "252000,-48000,252500,-48000"
pts [
"252000,-48000"
"252500,-48000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 297214,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 297215,0
va (VaSet
isHidden 1
)
xt "255000,-48500,256200,-47500"
st "reg"
blo "255000,-47700"
tm "WireNameMgr"
)
)
)
*327 (HdlText
uid 297228,0
optionalChildren [
*328 (EmbeddedText
uid 297233,0
commentText (CommentText
uid 297234,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 297235,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "148000,3000,167000,4000"
)
oxt "0,0,18000,5000"
text (MLText
uid 297236,0
va (VaSet
font "clean,8,0"
)
xt "148200,3200,161700,4000"
st "
SPY_STREAM_ID <= 16#00F0#;

"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 1000
visibleWidth 19000
)
)
)
]
shape (Rectangle
uid 297229,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "152000,1000,160000,3000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 297230,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*329 (Text
uid 297231,0
va (VaSet
font "charter,8,0"
)
xt "152300,1000,153700,2000"
st "eb1"
blo "152300,1800"
tm "HdlTextNameMgr"
)
*330 (Text
uid 297232,0
va (VaSet
font "charter,8,0"
)
xt "152300,2000,152800,3000"
st "1"
blo "152300,2800"
tm "HdlTextNumberMgr"
)
]
)
)
*331 (Net
uid 297237,0
decl (Decl
n "com_abc_o"
t "std_logic"
o 60
suid 2235,0
)
declText (MLText
uid 297238,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "594000,-200200,610700,-199000"
st "signal com_abc_o           : std_logic"
)
)
*332 (Net
uid 297718,0
decl (Decl
n "twin_open"
t "std_logic"
o 148
suid 2238,0
)
declText (MLText
uid 297719,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "309000,-164400,325300,-163200"
st "signal twin_open           : std_logic"
)
)
*333 (Net
uid 298300,0
decl (Decl
n "strobe40_i"
t "std_logic"
o 39
suid 2241,0
)
declText (MLText
uid 298301,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "309000,-164400,322100,-163200"
st "strobe40_i          : std_logic"
)
)
*334 (PortIoIn
uid 298308,0
shape (CompositeShape
uid 298309,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 298310,0
sl 0
ro 270
xt "177000,-86375,178500,-85625"
)
(Line
uid 298311,0
sl 0
ro 270
xt "178500,-86000,179000,-86000"
pts [
"178500,-86000"
"179000,-86000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 298312,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 298313,0
va (VaSet
isHidden 1
)
xt "171400,-86500,176000,-85500"
st "strobe40_i"
ju 2
blo "176000,-85700"
tm "WireNameMgr"
)
)
)
*335 (MWC
uid 298316,0
optionalChildren [
*336 (Grouping
uid 298325,0
optionalChildren [
*337 (CommentText
uid 298327,0
shape (Rectangle
uid 298328,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "191000,-87000,193250,-85000"
)
oxt "9000,9000,11250,11000"
text (MLText
uid 298329,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "191125,-86450,193125,-85550"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
*338 (CommentGraphic
uid 298330,0
shape (CustomPolygon
pts [
"191000,-88000"
"194000,-86000"
"191000,-84000"
"191000,-88000"
]
uid 298331,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "191000,-88000,194000,-84000"
)
oxt "9000,8000,12000,12000"
)
]
shape (GroupingShape
uid 298326,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "191000,-88000,194000,-84000"
)
oxt "9000,8000,12000,12000"
)
*339 (CptPort
uid 298332,0
optionalChildren [
*340 (Line
uid 298337,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "194000,-86000,195000,-86000"
pts [
"195000,-86000"
"194000,-86000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 298333,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "195000,-86375,195750,-85625"
)
tg (CPTG
uid 298334,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 298335,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "208750,-85500,210750,-84600"
st "dout"
ju 2
blo "210750,-84800"
)
s (Text
uid 298336,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "210750,-84600,210750,-84600"
ju 2
blo "210750,-84600"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 69
)
)
)
*341 (CptPort
uid 298338,0
optionalChildren [
*342 (Line
uid 298343,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "190000,-86000,191000,-86000"
pts [
"190000,-86000"
"191000,-86000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 298339,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "189250,-86375,190000,-85625"
)
tg (CPTG
uid 298340,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 298341,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "188250,-85500,189750,-84600"
st "din"
blo "188250,-84800"
)
s (Text
uid 298342,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "188250,-84600,188250,-84600"
blo "188250,-84600"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
o 39
)
)
)
]
shape (Rectangle
uid 298317,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "190000,-88000,195000,-84000"
fos 1
)
showPorts 0
oxt "8000,8000,13000,12000"
ttg (MlTextGroup
uid 298318,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*343 (Text
uid 298319,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "193350,-84800,198650,-83800"
st "moduleware"
blo "193350,-84000"
)
*344 (Text
uid 298320,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "193350,-83900,194950,-82900"
st "buff"
blo "193350,-83100"
)
*345 (Text
uid 298321,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "193350,-83800,195450,-82800"
st "U_60"
blo "193350,-83000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 298322,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 298323,0
text (MLText
uid 298324,0
va (VaSet
font "clean,8,0"
)
xt "188000,-105700,188000,-105700"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*346 (Net
uid 301420,0
decl (Decl
n "sim_count"
t "std_logic_vector"
b "(7 downto 0)"
preAdd 0
posAdd 0
o 149
suid 2249,0
)
declText (MLText
uid 301421,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "309000,-164400,334800,-163200"
st "signal sim_count           : std_logic_vector(7 downto 0)"
)
)
*347 (Net
uid 301444,0
decl (Decl
n "sim_dat"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 113
suid 2252,0
)
declText (MLText
uid 301445,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "309000,-164400,335800,-163200"
st "signal sim_dat             : std_logic_vector(15 DOWNTO 0)"
)
)
*348 (Net
uid 301446,0
lang 2
decl (Decl
n "sim_dat_lvds_o"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 2
suid 2253,0
)
declText (MLText
uid 301447,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "309000,-164400,333300,-163200"
st "sim_dat_lvds_o      : std_logic_vector(31 downto 0)"
)
)
*349 (Frame
uid 301516,0
shape (RectFrame
uid 301517,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 2
)
xt "386000,-10000,444000,7000"
)
title (TextAssociate
uid 301518,0
ps "TopLeftStrategy"
text (MLText
uid 301519,0
va (VaSet
font "charter,10,0"
)
xt "386150,-11600,401850,-10400"
st "g1: FOR ff IN 0 TO 2 GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
uid 301520,0
ps "TopLeftStrategy"
shape (Rectangle
uid 301521,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "386500,-9800,387500,-8200"
)
num (Text
uid 301522,0
va (VaSet
font "charter,10,0"
)
xt "386700,-9600,387300,-8400"
st "2"
blo "386700,-8600"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
uid 301523,0
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*350 (Text
uid 301524,0
va (VaSet
font "charter,10,1"
)
xt "435000,7000,446200,8300"
st "Frame Declarations"
blo "435000,8000"
)
*351 (MLText
uid 301525,0
va (VaSet
font "charter,10,0"
)
xt "435000,8300,435000,8300"
tm "BdFrameDeclTextMgr"
)
]
)
lb "0"
rb "2"
)
*352 (MWC
uid 303220,0
optionalChildren [
*353 (CptPort
uid 303203,0
optionalChildren [
*354 (Line
uid 303207,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "289000,17000,290000,17000"
pts [
"289000,17000"
"290000,17000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 303204,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "288250,16625,289000,17375"
)
tg (CPTG
uid 303205,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 303206,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "286000,16500,287500,17400"
st "din"
blo "286000,17200"
)
s (Text
uid 303229,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "286000,17400,286000,17400"
blo "286000,17400"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
o 64
suid 1,0
)
)
)
*355 (CptPort
uid 303208,0
optionalChildren [
*356 (Line
uid 303212,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "293000,17000,294000,17000"
pts [
"294000,17000"
"293000,17000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 303209,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "294000,16625,294750,17375"
)
tg (CPTG
uid 303210,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 303211,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "295000,16500,297000,17400"
st "dout"
ju 2
blo "297000,17200"
)
s (Text
uid 303230,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "297000,17400,297000,17400"
ju 2
blo "297000,17400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 60
suid 2,0
)
)
)
*357 (Grouping
uid 303213,0
optionalChildren [
*358 (CommentGraphic
uid 303215,0
shape (CustomPolygon
pts [
"290000,15000"
"293000,17000"
"290000,19000"
"290000,15000"
]
uid 303216,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "290000,15000,293000,19000"
)
oxt "7000,6000,10000,10000"
)
*359 (CommentText
uid 303217,0
shape (Rectangle
uid 303218,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "290000,16000,292250,18000"
)
oxt "7000,7000,9250,9000"
text (MLText
uid 303219,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "290125,16550,292125,17450"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 303214,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "290000,15000,293000,19000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 303221,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "289000,15000,294000,19000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 303222,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*360 (Text
uid 303223,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "291350,17200,296650,18200"
st "moduleware"
blo "291350,18000"
)
*361 (Text
uid 303224,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "291350,18100,292950,19100"
st "buff"
blo "291350,18900"
)
*362 (Text
uid 303225,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "291350,18200,292950,19200"
st "U_6"
blo "291350,19000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 303226,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 303227,0
text (MLText
uid 303228,0
va (VaSet
font "clean,8,0"
)
xt "286000,-3700,286000,-3700"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*363 (Net
uid 303275,0
decl (Decl
n "com_abc"
t "std_logic"
o 64
suid 2261,0
)
declText (MLText
uid 303276,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "309000,-164400,325200,-163200"
st "signal com_abc             : std_logic"
)
)
*364 (Net
uid 303277,0
decl (Decl
n "l1r_abc"
t "std_logic"
o 65
suid 2262,0
)
declText (MLText
uid 303278,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "309000,-164400,324500,-163200"
st "signal l1r_abc             : std_logic"
)
)
*365 (Net
uid 303776,0
decl (Decl
n "dbg_trig_ext"
t "std_logic"
o 150
suid 2264,0
)
declText (MLText
uid 303777,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "309000,-164400,325200,-163200"
st "signal dbg_trig_ext        : std_logic"
)
)
*366 (Net
uid 305213,0
decl (Decl
n "SPY_STREAM_ID"
t "integer"
o 151
suid 2266,0
)
declText (MLText
uid 305214,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "309000,-164400,326400,-163200"
st "signal SPY_STREAM_ID       : integer"
)
)
*367 (SaComponent
uid 305259,0
optionalChildren [
*368 (CptPort
uid 305223,0
ps "OnEdgeStrategy"
shape (Triangle
uid 305224,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "175250,4625,176000,5375"
)
tg (CPTG
uid 305225,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 305226,0
va (VaSet
)
xt "177000,4500,178000,5500"
st "rst"
blo "177000,5300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 9
suid 63,0
)
)
)
*369 (CptPort
uid 305227,0
ps "OnEdgeStrategy"
shape (Triangle
uid 305228,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "175250,3625,176000,4375"
)
tg (CPTG
uid 305229,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 305230,0
va (VaSet
)
xt "177000,3500,178000,4500"
st "clk"
blo "177000,4300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 3
suid 64,0
)
)
)
*370 (CptPort
uid 305231,0
ps "OnEdgeStrategy"
shape (Triangle
uid 305232,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "175250,8625,176000,9375"
)
tg (CPTG
uid 305233,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 305234,0
va (VaSet
)
xt "177000,8500,182500,9500"
st "capture_len_i"
blo "177000,9300"
)
)
thePort (LogicalPort
decl (Decl
n "capture_len_i"
t "std_logic_vector"
b "(15 downto 0)"
o 2
suid 68,0
)
)
)
*371 (CptPort
uid 305239,0
ps "OnEdgeStrategy"
shape (Triangle
uid 305240,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "175250,12625,176000,13375"
)
tg (CPTG
uid 305241,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 305242,0
va (VaSet
)
xt "177000,12500,180600,13500"
st "spy_sig_i"
blo "177000,13300"
)
)
thePort (LogicalPort
decl (Decl
n "spy_sig_i"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 11
suid 92,0
)
)
)
*372 (CptPort
uid 305243,0
ps "OnEdgeStrategy"
shape (Triangle
uid 305244,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "175250,10625,176000,11375"
)
tg (CPTG
uid 305245,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 305246,0
va (VaSet
)
xt "177000,10500,183700,11500"
st "reg_spysig_ctl_i"
blo "177000,11300"
)
)
thePort (LogicalPort
decl (Decl
n "reg_spysig_ctl_i"
t "std_logic_vector"
b "(15 downto 0)"
o 8
suid 94,0
)
)
)
*373 (CptPort
uid 305247,0
ps "OnEdgeStrategy"
shape (Triangle
uid 305248,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "193000,5625,193750,6375"
)
tg (CPTG
uid 305249,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 305250,0
va (VaSet
)
xt "190400,5500,192000,6500"
st "lld_i"
ju 2
blo "192000,6300"
)
)
thePort (LogicalPort
decl (Decl
n "lld_i"
t "std_logic"
o 5
suid 96,0
)
)
)
*374 (CptPort
uid 305251,0
ps "OnEdgeStrategy"
shape (Triangle
uid 305252,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "193000,2625,193750,3375"
)
tg (CPTG
uid 305253,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 305254,0
va (VaSet
)
xt "190200,2500,192000,3500"
st "lls_o"
ju 2
blo "192000,3300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "lls_o"
t "t_llsrc"
prec "-- locallink tx interface"
preAdd 0
o 12
suid 97,0
)
)
)
*375 (CptPort
uid 305255,0
ps "OnEdgeStrategy"
shape (Triangle
uid 305256,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "175250,1625,176000,2375"
)
tg (CPTG
uid 305257,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 305258,0
va (VaSet
)
xt "177000,1500,181800,2500"
st "STREAM_ID"
blo "177000,2300"
)
)
thePort (LogicalPort
decl (Decl
n "STREAM_ID"
t "integer"
o 1
suid 98,0
)
)
)
*376 (CptPort
uid 307308,0
ps "OnEdgeStrategy"
shape (Triangle
uid 307309,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "175250,20625,176000,21375"
)
tg (CPTG
uid 307310,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 307311,0
va (VaSet
)
xt "177000,20500,182600,21500"
st "ocraw_start_i"
blo "177000,21300"
)
)
thePort (LogicalPort
decl (Decl
n "ocraw_start_i"
t "std_logic"
o 6
suid 99,0
)
)
)
*377 (CptPort
uid 309713,0
ps "OnEdgeStrategy"
shape (Triangle
uid 309714,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "175250,17625,176000,18375"
)
tg (CPTG
uid 309715,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 309716,0
va (VaSet
)
xt "177000,17500,183100,18500"
st "hold_reg_rst_i"
blo "177000,18300"
)
)
thePort (LogicalPort
decl (Decl
n "hold_reg_rst_i"
t "std_logic"
o 4
suid 100,0
)
)
)
*378 (CptPort
uid 309717,0
ps "OnEdgeStrategy"
shape (Triangle
uid 309718,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "193000,7625,193750,8375"
)
tg (CPTG
uid 309719,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 309720,0
va (VaSet
)
xt "185300,7500,192000,8500"
st "spy_hold_reg_o"
ju 2
blo "192000,8300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "spy_hold_reg_o"
t "std_logic_vector"
b "(15 downto 0)"
o 13
suid 101,0
)
)
)
*379 (CptPort
uid 313347,0
ps "OnEdgeStrategy"
shape (Triangle
uid 313348,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "175250,13625,176000,14375"
)
tg (CPTG
uid 313349,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 313350,0
va (VaSet
)
xt "177000,13500,180500,14500"
st "rawsigs_i"
blo "177000,14300"
)
)
thePort (LogicalPort
decl (Decl
n "rawsigs_i"
t "std_logic_vector"
b "(15 downto 0)"
o 7
suid 102,0
)
)
)
*380 (CptPort
uid 313377,0
ps "OnEdgeStrategy"
shape (Triangle
uid 313378,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "175250,19625,176000,20375"
)
tg (CPTG
uid 313379,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 313380,0
va (VaSet
)
xt "177000,19500,180700,20500"
st "sink_go_i"
blo "177000,20300"
)
)
thePort (LogicalPort
decl (Decl
n "sink_go_i"
t "std_logic"
o 10
suid 103,0
)
)
)
]
shape (Rectangle
uid 305260,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "176000,1000,193000,22000"
)
oxt "15000,54000,39000,76000"
ttg (MlTextGroup
uid 305261,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*381 (Text
uid 305262,0
va (VaSet
font "helvetica,8,1"
)
xt "184850,1000,186550,2000"
st "hsio"
blo "184850,1800"
tm "BdLibraryNameMgr"
)
*382 (Text
uid 305263,0
va (VaSet
font "helvetica,8,1"
)
xt "184850,2000,190150,3000"
st "ro_spy_unit"
blo "184850,2800"
tm "CptNameMgr"
)
*383 (Text
uid 305264,0
va (VaSet
font "helvetica,8,1"
)
xt "184850,3000,189750,4000"
st "Urospyunit"
blo "184850,3800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 305265,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 305266,0
text (MLText
uid 305267,0
va (VaSet
)
xt "180000,-2800,180000,-2800"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*384 (Net
uid 305779,0
decl (Decl
n "outsigs_o"
t "std_logic_vector"
b "(15 downto 0)"
o 40
suid 2269,0
)
declText (MLText
uid 305780,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "309000,-164400,332000,-163200"
st "outsigs_o           : std_logic_vector(15 downto 0)"
)
)
*385 (PortIoOut
uid 305787,0
shape (CompositeShape
uid 305788,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 305789,0
sl 0
ro 270
xt "285500,18625,287000,19375"
)
(Line
uid 305790,0
sl 0
ro 270
xt "285000,19000,285500,19000"
pts [
"285000,19000"
"285500,19000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 305791,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 305792,0
va (VaSet
isHidden 1
)
xt "288000,18500,291700,19500"
st "outsigs_o"
blo "288000,19300"
tm "WireNameMgr"
)
)
)
*386 (Net
uid 306777,0
decl (Decl
n "trg_all_mask"
t "std_logic_vector"
b "(15 downto 0)"
o 152
suid 2272,0
)
declText (MLText
uid 306778,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "309000,-164400,335300,-163200"
st "signal trg_all_mask        : std_logic_vector(15 downto 0)"
)
)
*387 (Net
uid 307284,0
decl (Decl
n "dbg_outsigs_i"
t "std_logic_vector"
b "(15 downto 0)"
o 41
suid 2274,0
)
declText (MLText
uid 307285,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "309000,-164400,332800,-163200"
st "dbg_outsigs_i       : std_logic_vector(15 downto 0)"
)
)
*388 (PortIoIn
uid 307286,0
shape (CompositeShape
uid 307287,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 307288,0
sl 0
ro 270
xt "162000,12625,163500,13375"
)
(Line
uid 307289,0
sl 0
ro 270
xt "163500,13000,164000,13000"
pts [
"163500,13000"
"164000,13000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 307290,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 307291,0
va (VaSet
isHidden 1
)
xt "155100,12500,161000,13500"
st "dbg_outsigs_i"
ju 2
blo "161000,13300"
tm "WireNameMgr"
)
)
)
*389 (Net
uid 309737,0
decl (Decl
n "spy_hold_reg"
t "std_logic_vector"
b "(15 downto 0)"
o 153
suid 2279,0
)
declText (MLText
uid 309738,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "309000,-164400,335900,-163200"
st "signal spy_hold_reg        : std_logic_vector(15 downto 0)"
)
)
*390 (Net
uid 312164,0
decl (Decl
n "clk_ext_on_i"
t "std_logic"
o 42
suid 2281,0
)
declText (MLText
uid 312165,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "314000,-161400,327300,-160200"
st "clk_ext_on_i        : std_logic"
)
)
*391 (PortIoIn
uid 312166,0
shape (CompositeShape
uid 312167,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 312168,0
sl 0
ro 270
xt "136000,-19375,137500,-18625"
)
(Line
uid 312169,0
sl 0
ro 270
xt "137500,-19000,138000,-19000"
pts [
"137500,-19000"
"138000,-19000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 312170,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 312171,0
va (VaSet
isHidden 1
)
xt "129600,-19500,135000,-18500"
st "clk_ext_on_i"
ju 2
blo "135000,-18700"
tm "WireNameMgr"
)
)
)
*392 (Net
uid 312193,0
decl (Decl
n "busy_ext"
t "std_logic"
o 155
suid 2283,0
)
declText (MLText
uid 312194,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "314000,-161400,329800,-160200"
st "signal busy_ext            : std_logic"
)
)
*393 (Net
uid 312209,0
decl (Decl
n "busy_all"
t "std_logic"
o 156
suid 2285,0
)
declText (MLText
uid 312210,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "314000,-161400,329600,-160200"
st "signal busy_all            : std_logic"
)
)
*394 (Net
uid 313323,0
decl (Decl
n "sq_addr"
t "std_logic_vector"
b "(15 downto 0)"
o 157
suid 2295,0
)
declText (MLText
uid 313324,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "314000,-161400,340000,-160200"
st "signal sq_addr             : std_logic_vector(15 downto 0)"
)
)
*395 (Net
uid 313325,0
decl (Decl
n "sq_stat"
t "std_logic_vector"
b "(7 downto 0)"
o 158
suid 2296,0
)
declText (MLText
uid 313326,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "314000,-161400,338600,-160200"
st "signal sq_stat             : std_logic_vector(7 downto 0)"
)
)
*396 (Net
uid 313373,0
decl (Decl
n "tb_flags"
t "std_logic_vector"
b "(7 DOWNTO 0)"
posAdd 0
o 159
suid 2299,0
)
declText (MLText
uid 313374,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "314000,-161400,339700,-160200"
st "signal tb_flags            : std_logic_vector(7 DOWNTO 0)"
)
)
*397 (Net
uid 313886,0
decl (Decl
n "strm_i"
t "std_logic_vector"
b "(135 DOWNTO 0)"
o 43
suid 2300,0
)
declText (MLText
uid 313887,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "314000,-161400,338000,-160200"
st "strm_i              : std_logic_vector(135 DOWNTO 0)"
)
)
*398 (PortIoIn
uid 313894,0
shape (CompositeShape
uid 313895,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 313896,0
sl 0
ro 270
xt "264000,-47375,265500,-46625"
)
(Line
uid 313897,0
sl 0
ro 270
xt "265500,-47000,266000,-47000"
pts [
"265500,-47000"
"266000,-47000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 313898,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 313899,0
va (VaSet
isHidden 1
)
xt "260700,-47500,263000,-46500"
st "strm_i"
ju 2
blo "263000,-46700"
tm "WireNameMgr"
)
)
)
*399 (Net
uid 313918,0
decl (Decl
n "idelay_ctl_o"
t "t_idelay_ctl"
prec "--idelay_ce_o   : out    std_logic_vector (71 downto 0);
--idelay_inc_o  : out    std_logic;
--idelay_zero_o : out    std_logic_vector (71 downto 0);"
preAdd 0
o 44
suid 2302,0
)
declText (MLText
uid 313919,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "314000,-161400,340100,-156600"
st "--idelay_ce_o   : out    std_logic_vector (71 downto 0);
--idelay_inc_o  : out    std_logic;
--idelay_zero_o : out    std_logic_vector (71 downto 0);
idelay_ctl_o        : t_idelay_ctl"
)
)
*400 (PortIoOut
uid 313932,0
shape (CompositeShape
uid 313933,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 313934,0
sl 0
ro 270
xt "252500,-9375,254000,-8625"
)
(Line
uid 313935,0
sl 0
ro 270
xt "252000,-9000,252500,-9000"
pts [
"252000,-9000"
"252500,-9000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 313936,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 313937,0
va (VaSet
isHidden 1
)
xt "255000,-9500,260000,-8500"
st "idelay_ctl_o"
blo "255000,-8700"
tm "WireNameMgr"
)
)
)
*401 (Net
uid 314445,0
decl (Decl
n "dbg_lemo_link"
t "std_logic"
o 106
suid 2307,0
)
declText (MLText
uid 314446,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "314000,-161400,331100,-160200"
st "signal dbg_lemo_link       : std_logic"
)
)
*402 (Net
uid 314489,0
decl (Decl
n "dbg_clk"
t "std_logic"
preAdd 0
posAdd 0
o 88
suid 2309,0
)
declText (MLText
uid 314490,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "314000,-161400,329700,-160200"
st "signal dbg_clk             : std_logic"
)
)
*403 (MWC
uid 314495,0
optionalChildren [
*404 (CptPort
uid 314504,0
optionalChildren [
*405 (Line
uid 314509,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "377000,-78000,378000,-78000"
pts [
"377000,-78000"
"378000,-78000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 314505,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "376250,-78375,377000,-77625"
)
tg (CPTG
uid 314506,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 314507,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "374000,-78500,375500,-77600"
st "din"
blo "374000,-77800"
)
s (Text
uid 314508,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "374000,-77600,374000,-77600"
blo "374000,-77600"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
o 64
)
)
)
*406 (CptPort
uid 314510,0
optionalChildren [
*407 (Line
uid 314515,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "381000,-78000,382000,-78000"
pts [
"382000,-78000"
"381000,-78000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 314511,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "382000,-78375,382750,-77625"
)
tg (CPTG
uid 314512,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 314513,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "383000,-78500,385000,-77600"
st "dout"
ju 2
blo "385000,-77800"
)
s (Text
uid 314514,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "385000,-77600,385000,-77600"
ju 2
blo "385000,-77600"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 63
)
)
)
*408 (Grouping
uid 314516,0
optionalChildren [
*409 (CommentGraphic
uid 314518,0
shape (CustomPolygon
pts [
"378000,-80000"
"381000,-78000"
"378000,-76000"
"378000,-80000"
]
uid 314519,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "378000,-80000,381000,-76000"
)
oxt "7000,6000,10000,10000"
)
*410 (CommentText
uid 314520,0
shape (Rectangle
uid 314521,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "378000,-79000,380250,-77000"
)
oxt "7000,7000,9250,9000"
text (MLText
uid 314522,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "378125,-78450,380125,-77550"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 314517,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "378000,-80000,381000,-76000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 314496,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "377000,-80000,382000,-76000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 314497,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*411 (Text
uid 314498,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "379350,-77800,384650,-76800"
st "moduleware"
blo "379350,-77000"
)
*412 (Text
uid 314499,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "379350,-76900,380950,-75900"
st "buff"
blo "379350,-76100"
)
*413 (Text
uid 314500,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "379350,-76800,380950,-75800"
st "U_8"
blo "379350,-76000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 314501,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 314502,0
text (MLText
uid 314503,0
va (VaSet
font "clean,8,0"
)
xt "374000,-98700,374000,-98700"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*414 (MWC
uid 314523,0
optionalChildren [
*415 (CptPort
uid 314532,0
optionalChildren [
*416 (Line
uid 314537,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "377000,-77000,378000,-77000"
pts [
"377000,-77000"
"378000,-77000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 314533,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "376250,-77375,377000,-76625"
)
tg (CPTG
uid 314534,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 314535,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "374000,-77500,375500,-76600"
st "din"
blo "374000,-76800"
)
s (Text
uid 314536,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "374000,-76600,374000,-76600"
blo "374000,-76600"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
o 65
)
)
)
*417 (CptPort
uid 314538,0
optionalChildren [
*418 (Line
uid 314543,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "381000,-77000,382000,-77000"
pts [
"382000,-77000"
"381000,-77000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 314539,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "382000,-77375,382750,-76625"
)
tg (CPTG
uid 314540,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 314541,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "383000,-77500,385000,-76600"
st "dout"
ju 2
blo "385000,-76800"
)
s (Text
uid 314542,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "385000,-76600,385000,-76600"
ju 2
blo "385000,-76600"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 66
)
)
)
*419 (Grouping
uid 314544,0
optionalChildren [
*420 (CommentGraphic
uid 314546,0
shape (CustomPolygon
pts [
"378000,-79000"
"381000,-77000"
"378000,-75000"
"378000,-79000"
]
uid 314547,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "378000,-79000,381000,-75000"
)
oxt "7000,6000,10000,10000"
)
*421 (CommentText
uid 314548,0
shape (Rectangle
uid 314549,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "378000,-78000,380250,-76000"
)
oxt "7000,7000,9250,9000"
text (MLText
uid 314550,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "378125,-77450,380125,-76550"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 314545,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "378000,-79000,381000,-75000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 314524,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "377000,-79000,382000,-75000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 314525,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*422 (Text
uid 314526,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "379350,-76800,384650,-75800"
st "moduleware"
blo "379350,-76000"
)
*423 (Text
uid 314527,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "379350,-75900,380950,-74900"
st "buff"
blo "379350,-75100"
)
*424 (Text
uid 314528,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "379350,-75800,380950,-74800"
st "U_9"
blo "379350,-75000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 314529,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 314530,0
text (MLText
uid 314531,0
va (VaSet
font "clean,8,0"
)
xt "374000,-97700,374000,-97700"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*425 (Net
uid 314567,0
decl (Decl
n "dbg_com_abc"
t "std_logic"
o 63
suid 2312,0
)
declText (MLText
uid 314568,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "314000,-161400,331300,-160200"
st "signal dbg_com_abc         : std_logic"
)
)
*426 (Net
uid 314569,0
decl (Decl
n "dbg_l1r_abc"
t "std_logic"
o 66
suid 2313,0
)
declText (MLText
uid 314570,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "314000,-161400,330600,-160200"
st "signal dbg_l1r_abc         : std_logic"
)
)
*427 (MWC
uid 314585,0
optionalChildren [
*428 (CptPort
uid 314594,0
optionalChildren [
*429 (Line
uid 314599,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "377000,-68000,378000,-68000"
pts [
"377000,-68000"
"378000,-68000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 314595,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "376250,-68375,377000,-67625"
)
tg (CPTG
uid 314596,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 314597,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "374000,-68500,375500,-67600"
st "din"
blo "374000,-67800"
)
s (Text
uid 314598,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "374000,-67600,374000,-67600"
blo "374000,-67600"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
o 133
)
)
)
*430 (CptPort
uid 314600,0
optionalChildren [
*431 (Line
uid 314605,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "381000,-68000,382000,-68000"
pts [
"382000,-68000"
"381000,-68000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 314601,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "382000,-68375,382750,-67625"
)
tg (CPTG
uid 314602,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 314603,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "383000,-68500,385000,-67600"
st "dout"
ju 2
blo "385000,-67800"
)
s (Text
uid 314604,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "385000,-67600,385000,-67600"
ju 2
blo "385000,-67600"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 132
)
)
)
*432 (Grouping
uid 314606,0
optionalChildren [
*433 (CommentGraphic
uid 314608,0
shape (CustomPolygon
pts [
"378000,-70000"
"381000,-68000"
"378000,-66000"
"378000,-70000"
]
uid 314609,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "378000,-70000,381000,-66000"
)
oxt "7000,6000,10000,10000"
)
*434 (CommentText
uid 314610,0
shape (Rectangle
uid 314611,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "378000,-69000,380250,-67000"
)
oxt "7000,7000,9250,9000"
text (MLText
uid 314612,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "378125,-68450,380125,-67550"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 314607,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "378000,-70000,381000,-66000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 314586,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "377000,-70000,382000,-66000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 314587,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*435 (Text
uid 314588,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "379350,-67800,384650,-66800"
st "moduleware"
blo "379350,-67000"
)
*436 (Text
uid 314589,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "379350,-66900,380950,-65900"
st "buff"
blo "379350,-66100"
)
*437 (Text
uid 314590,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "379350,-66800,381450,-65800"
st "U_10"
blo "379350,-66000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 314591,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 314592,0
text (MLText
uid 314593,0
va (VaSet
font "clean,8,0"
)
xt "374000,-88700,374000,-88700"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*438 (Net
uid 314613,0
decl (Decl
n "dbg_lemo_trig"
t "std_logic"
o 132
suid 2315,0
)
declText (MLText
uid 314614,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "314000,-161400,330900,-160200"
st "signal dbg_lemo_trig       : std_logic"
)
)
*439 (HdlText
uid 314625,0
optionalChildren [
*440 (EmbeddedText
uid 314630,0
commentText (CommentText
uid 314631,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 314632,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "376000,-110000,384000,-108000"
)
oxt "0,0,18000,5000"
text (MLText
uid 314633,0
va (VaSet
font "clean,8,0"
)
xt "376200,-109800,384200,-108200"
st "
-- eb1 1
dbg_reg <= reg;
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 2000
visibleWidth 8000
)
)
)
]
shape (Buf
uid 314626,0
ro 90
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "378000,-108000,381000,-104000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 314627,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*441 (Text
uid 314628,0
va (VaSet
font "charter,8,0"
)
xt "378300,-107000,379700,-106000"
st "eb5"
blo "378300,-106200"
tm "HdlTextNameMgr"
)
*442 (Text
uid 314629,0
va (VaSet
font "charter,8,0"
)
xt "378300,-106000,378800,-105000"
st "5"
blo "378300,-105200"
tm "HdlTextNumberMgr"
)
]
)
)
*443 (Net
uid 314642,0
decl (Decl
n "dbg_reg"
t "t_reg_bus"
prec "-- registers"
preAdd 0
posAdd 0
o 62
suid 2317,0
)
declText (MLText
uid 314643,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "314000,-161400,330100,-159000"
st "-- registers
signal dbg_reg             : t_reg_bus"
)
)
*444 (MWC
uid 314650,0
optionalChildren [
*445 (CptPort
uid 314659,0
optionalChildren [
*446 (Line
uid 314664,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "377000,-62000,378000,-62000"
pts [
"377000,-62000"
"378000,-62000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 314660,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "376250,-62375,377000,-61625"
)
tg (CPTG
uid 314661,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 314662,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "374000,-62500,375500,-61600"
st "din"
blo "374000,-61800"
)
s (Text
uid 314663,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "374000,-61600,374000,-61600"
blo "374000,-61600"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "slv24"
o 102
)
)
)
*447 (CptPort
uid 314665,0
optionalChildren [
*448 (Line
uid 314670,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "381000,-62000,382000,-62000"
pts [
"382000,-62000"
"381000,-62000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 314666,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "382000,-62375,382750,-61625"
)
tg (CPTG
uid 314667,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 314668,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "383000,-62500,385000,-61600"
st "dout"
ju 2
blo "385000,-61800"
)
s (Text
uid 314669,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "385000,-61600,385000,-61600"
ju 2
blo "385000,-61600"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "slv24"
o 101
)
)
)
*449 (Grouping
uid 314671,0
optionalChildren [
*450 (CommentGraphic
uid 314673,0
shape (CustomPolygon
pts [
"378000,-64000"
"381000,-62000"
"378000,-60000"
"378000,-64000"
]
uid 314674,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "378000,-64000,381000,-60000"
)
oxt "7000,6000,10000,10000"
)
*451 (CommentText
uid 314675,0
shape (Rectangle
uid 314676,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "378000,-63000,380250,-61000"
)
oxt "7000,7000,9250,9000"
text (MLText
uid 314677,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "378125,-62450,380125,-61550"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 314672,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "378000,-64000,381000,-60000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 314651,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "377000,-64000,382000,-60000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 314652,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*452 (Text
uid 314653,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "379350,-61800,384650,-60800"
st "moduleware"
blo "379350,-61000"
)
*453 (Text
uid 314654,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "379350,-60900,380950,-59900"
st "buff"
blo "379350,-60100"
)
*454 (Text
uid 314655,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "379350,-60800,381450,-59800"
st "U_11"
blo "379350,-60000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 314656,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 314657,0
text (MLText
uid 314658,0
va (VaSet
font "clean,8,0"
)
xt "374000,-82700,374000,-82700"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*455 (MWC
uid 314698,0
optionalChildren [
*456 (CptPort
uid 314707,0
optionalChildren [
*457 (Line
uid 314712,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "377000,-59000,378000,-59000"
pts [
"377000,-59000"
"378000,-59000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 314708,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "376250,-59375,377000,-58625"
)
tg (CPTG
uid 314709,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 314710,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "374000,-59500,375500,-58600"
st "din"
blo "374000,-58800"
)
s (Text
uid 314711,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "374000,-58600,374000,-58600"
blo "374000,-58600"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic_vector"
b "(11 downto 0)"
o 111
)
)
)
*458 (CptPort
uid 314713,0
optionalChildren [
*459 (Line
uid 314718,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "381000,-59000,382000,-59000"
pts [
"382000,-59000"
"381000,-59000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 314714,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "382000,-59375,382750,-58625"
)
tg (CPTG
uid 314715,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 314716,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "383000,-59500,385000,-58600"
st "dout"
ju 2
blo "385000,-58800"
)
s (Text
uid 314717,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "385000,-58600,385000,-58600"
ju 2
blo "385000,-58600"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic_vector"
b "(11 downto 0)"
o 110
)
)
)
*460 (Grouping
uid 314719,0
optionalChildren [
*461 (CommentGraphic
uid 314721,0
shape (CustomPolygon
pts [
"378000,-61000"
"381000,-59000"
"378000,-57000"
"378000,-61000"
]
uid 314722,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "378000,-61000,381000,-57000"
)
oxt "7000,6000,10000,10000"
)
*462 (CommentText
uid 314723,0
shape (Rectangle
uid 314724,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "378000,-60000,380250,-58000"
)
oxt "7000,7000,9250,9000"
text (MLText
uid 314725,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "378125,-59450,380125,-58550"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 314720,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "378000,-61000,381000,-57000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 314699,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "377000,-61000,382000,-57000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 314700,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*463 (Text
uid 314701,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "379350,-58800,384650,-57800"
st "moduleware"
blo "379350,-58000"
)
*464 (Text
uid 314702,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "379350,-57900,380950,-56900"
st "buff"
blo "379350,-57100"
)
*465 (Text
uid 314703,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "379350,-57800,381450,-56800"
st "U_12"
blo "379350,-57000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 314704,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 314705,0
text (MLText
uid 314706,0
va (VaSet
font "clean,8,0"
)
xt "374000,-79700,374000,-79700"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*466 (Net
uid 314742,0
decl (Decl
n "dbg_l1id"
t "slv24"
o 101
suid 2320,0
)
declText (MLText
uid 314743,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "314000,-161400,328300,-160200"
st "signal dbg_l1id            : slv24"
)
)
*467 (Net
uid 314744,0
decl (Decl
n "dbg_bcid_l1a"
t "std_logic_vector"
b "(11 DOWNTO 0)"
o 110
suid 2321,0
)
declText (MLText
uid 314745,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "314000,-161400,342000,-160200"
st "signal dbg_bcid_l1a        : std_logic_vector(11 DOWNTO 0)"
)
)
*468 (Net
uid 314802,0
decl (Decl
n "dbg_strobe40"
t "std_logic"
o 67
suid 2322,0
)
declText (MLText
uid 314803,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "314000,-161400,330900,-160200"
st "signal dbg_strobe40        : std_logic"
)
)
*469 (Net
uid 314840,0
lang 2
decl (Decl
n "dbg_trig80"
t "std_logic"
o 90
suid 2323,0
)
declText (MLText
uid 314841,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "314000,-161400,330200,-160200"
st "signal dbg_trig80          : std_logic"
)
)
*470 (Net
uid 314850,0
lang 2
decl (Decl
n "dbg_twin_open"
t "std_logic"
o 93
suid 2324,0
)
declText (MLText
uid 314851,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "314000,-161400,331400,-160200"
st "signal dbg_twin_open       : std_logic"
)
)
*471 (Net
uid 314860,0
lang 2
decl (Decl
n "dbg_busy_ro"
t "std_logic"
o 92
suid 2325,0
)
declText (MLText
uid 314861,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "314000,-161400,330900,-160200"
st "signal dbg_busy_ro         : std_logic"
)
)
*472 (Net
uid 314870,0
lang 2
decl (Decl
n "dbg_ocraw_start"
t "std_logic"
o 91
suid 2326,0
)
declText (MLText
uid 314871,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "314000,-161400,331200,-160200"
st "signal dbg_ocraw_start     : std_logic"
)
)
*473 (MWC
uid 314882,0
optionalChildren [
*474 (CptPort
uid 314891,0
optionalChildren [
*475 (Line
uid 314896,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "377000,-82000,378000,-82000"
pts [
"377000,-82000"
"378000,-82000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 314892,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "376250,-82375,377000,-81625"
)
tg (CPTG
uid 314893,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 314894,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "374000,-82500,375500,-81600"
st "din"
blo "374000,-81800"
)
s (Text
uid 314895,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "374000,-81600,374000,-81600"
blo "374000,-81600"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
o 148
)
)
)
*476 (CptPort
uid 314897,0
optionalChildren [
*477 (Line
uid 314902,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "381000,-82000,382000,-82000"
pts [
"382000,-82000"
"381000,-82000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 314898,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "382000,-82375,382750,-81625"
)
tg (CPTG
uid 314899,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 314900,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "383000,-82500,385000,-81600"
st "dout"
ju 2
blo "385000,-81800"
)
s (Text
uid 314901,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "385000,-81600,385000,-81600"
ju 2
blo "385000,-81600"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "dout"
t "std_logic"
o 93
)
)
)
*478 (Grouping
uid 314903,0
optionalChildren [
*479 (CommentGraphic
uid 314905,0
shape (CustomPolygon
pts [
"378000,-84000"
"381000,-82000"
"378000,-80000"
"378000,-84000"
]
uid 314906,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "378000,-84000,381000,-80000"
)
oxt "7000,6000,10000,10000"
)
*480 (CommentText
uid 314907,0
shape (Rectangle
uid 314908,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "378000,-83000,380250,-81000"
)
oxt "7000,7000,9250,9000"
text (MLText
uid 314909,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "378125,-82450,380125,-81550"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 314904,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "378000,-84000,381000,-80000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 314883,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "377000,-84000,382000,-80000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 314884,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*481 (Text
uid 314885,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "379350,-81800,384650,-80800"
st "moduleware"
blo "379350,-81000"
)
*482 (Text
uid 314886,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "379350,-80900,380950,-79900"
st "buff"
blo "379350,-80100"
)
*483 (Text
uid 314887,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "379350,-80800,381450,-79800"
st "U_15"
blo "379350,-80000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 314888,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 314889,0
text (MLText
uid 314890,0
va (VaSet
font "clean,8,0"
)
xt "374000,-102700,374000,-102700"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*484 (MWC
uid 314910,0
optionalChildren [
*485 (CptPort
uid 314919,0
optionalChildren [
*486 (Line
uid 314924,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "377000,-81000,378000,-81000"
pts [
"377000,-81000"
"378000,-81000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 314920,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "376250,-81375,377000,-80625"
)
tg (CPTG
uid 314921,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 314922,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "374000,-81500,375500,-80600"
st "din"
blo "374000,-80800"
)
s (Text
uid 314923,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "374000,-80600,374000,-80600"
blo "374000,-80600"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
prec "--ht_delta_max_i   : in  slv6;"
preAdd 0
o 137
)
)
)
*487 (CptPort
uid 314925,0
optionalChildren [
*488 (Line
uid 314930,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "381000,-81000,382000,-81000"
pts [
"382000,-81000"
"381000,-81000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 314926,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "382000,-81375,382750,-80625"
)
tg (CPTG
uid 314927,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 314928,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "383000,-81500,385000,-80600"
st "dout"
ju 2
blo "385000,-80800"
)
s (Text
uid 314929,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "385000,-80600,385000,-80600"
ju 2
blo "385000,-80600"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "dout"
t "std_logic"
o 92
)
)
)
*489 (Grouping
uid 314931,0
optionalChildren [
*490 (CommentGraphic
uid 314933,0
shape (CustomPolygon
pts [
"378000,-83000"
"381000,-81000"
"378000,-79000"
"378000,-83000"
]
uid 314934,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "378000,-83000,381000,-79000"
)
oxt "7000,6000,10000,10000"
)
*491 (CommentText
uid 314935,0
shape (Rectangle
uid 314936,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "378000,-82000,380250,-80000"
)
oxt "7000,7000,9250,9000"
text (MLText
uid 314937,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "378125,-81450,380125,-80550"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 314932,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "378000,-83000,381000,-79000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 314911,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "377000,-83000,382000,-79000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 314912,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*492 (Text
uid 314913,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "379350,-80800,384650,-79800"
st "moduleware"
blo "379350,-80000"
)
*493 (Text
uid 314914,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "379350,-79900,380950,-78900"
st "buff"
blo "379350,-79100"
)
*494 (Text
uid 314915,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "379350,-79800,381450,-78800"
st "U_16"
blo "379350,-79000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 314916,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 314917,0
text (MLText
uid 314918,0
va (VaSet
font "clean,8,0"
)
xt "374000,-101700,374000,-101700"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*495 (MWC
uid 314938,0
optionalChildren [
*496 (CptPort
uid 314947,0
optionalChildren [
*497 (Line
uid 314952,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "377000,-80000,378000,-80000"
pts [
"377000,-80000"
"378000,-80000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 314948,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "376250,-80375,377000,-79625"
)
tg (CPTG
uid 314949,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 314950,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "374000,-80500,375500,-79600"
st "din"
blo "374000,-79800"
)
s (Text
uid 314951,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "374000,-79600,374000,-79600"
blo "374000,-79600"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
o 115
)
)
)
*498 (CptPort
uid 314953,0
optionalChildren [
*499 (Line
uid 314958,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "381000,-80000,382000,-80000"
pts [
"382000,-80000"
"381000,-80000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 314954,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "382000,-80375,382750,-79625"
)
tg (CPTG
uid 314955,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 314956,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "383000,-80500,385000,-79600"
st "dout"
ju 2
blo "385000,-79800"
)
s (Text
uid 314957,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "385000,-79600,385000,-79600"
ju 2
blo "385000,-79600"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "dout"
t "std_logic"
o 91
)
)
)
*500 (Grouping
uid 314959,0
optionalChildren [
*501 (CommentGraphic
uid 314961,0
shape (CustomPolygon
pts [
"378000,-82000"
"381000,-80000"
"378000,-78000"
"378000,-82000"
]
uid 314962,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "378000,-82000,381000,-78000"
)
oxt "7000,6000,10000,10000"
)
*502 (CommentText
uid 314963,0
shape (Rectangle
uid 314964,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "378000,-81000,380250,-79000"
)
oxt "7000,7000,9250,9000"
text (MLText
uid 314965,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "378125,-80450,380125,-79550"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 314960,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "378000,-82000,381000,-78000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 314939,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "377000,-82000,382000,-78000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 314940,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*503 (Text
uid 314941,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "379350,-79800,384650,-78800"
st "moduleware"
blo "379350,-79000"
)
*504 (Text
uid 314942,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "379350,-78900,380950,-77900"
st "buff"
blo "379350,-78100"
)
*505 (Text
uid 314943,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "379350,-78800,381450,-77800"
st "U_17"
blo "379350,-78000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 314944,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 314945,0
text (MLText
uid 314946,0
va (VaSet
font "clean,8,0"
)
xt "374000,-100700,374000,-100700"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*506 (Net
uid 315034,0
decl (Decl
n "dbg_lemo_strm0"
t "std_logic"
o 108
suid 2327,0
)
declText (MLText
uid 315035,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "314000,-161400,331700,-160200"
st "signal dbg_lemo_strm0      : std_logic"
)
)
*507 (Net
uid 315036,0
decl (Decl
n "dbg_lemo_strm1"
t "std_logic"
o 107
suid 2328,0
)
declText (MLText
uid 315037,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "314000,-161400,331700,-160200"
st "signal dbg_lemo_strm1      : std_logic"
)
)
*508 (Net
uid 315042,0
decl (Decl
n "dbg_clk40"
t "std_logic"
preAdd 0
posAdd 0
o 86
suid 2329,0
)
declText (MLText
uid 315043,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "137000,-48400,153300,-47200"
st "signal dbg_clk40           : std_logic"
)
)
*509 (Net
uid 315046,0
decl (Decl
n "rst_in"
t "std_logic"
o 33
suid 2330,0
)
declText (MLText
uid 315047,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "137000,-48400,149000,-47200"
st "rst_in              : std_logic"
)
)
*510 (HdlText
uid 315048,0
optionalChildren [
*511 (EmbeddedText
uid 315053,0
commentText (CommentText
uid 315054,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 315055,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "177000,-94000,200000,-91000"
)
oxt "0,0,18000,5000"
text (MLText
uid 315056,0
va (VaSet
font "clean,8,0"
)
xt "177200,-93800,196700,-92200"
st "
-- eb6 6 -- seperate downstream resets
rst <= rst_in when rising_edge(clk);

"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 3000
visibleWidth 23000
)
)
)
]
shape (Rectangle
uid 315049,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "185000,-97000,189000,-94000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 315050,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*512 (Text
uid 315051,0
va (VaSet
font "charter,8,0"
)
xt "185300,-97000,186700,-96000"
st "eb8"
blo "185300,-96200"
tm "HdlTextNameMgr"
)
*513 (Text
uid 315052,0
va (VaSet
font "charter,8,0"
)
xt "185300,-96000,185800,-95000"
st "8"
blo "185300,-95200"
tm "HdlTextNumberMgr"
)
]
)
)
*514 (MWC
uid 316113,0
optionalChildren [
*515 (CptPort
uid 316122,0
optionalChildren [
*516 (Line
uid 316127,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "377000,-92000,378000,-92000"
pts [
"377000,-92000"
"378000,-92000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 316123,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "376250,-92375,377000,-91625"
)
tg (CPTG
uid 316124,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 316125,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "374000,-92500,375500,-91600"
st "din"
blo "374000,-91800"
)
s (Text
uid 316126,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "374000,-91600,374000,-91600"
blo "374000,-91600"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic_vector"
b "(67 downto 0)"
o 45
)
)
)
*517 (CptPort
uid 316128,0
optionalChildren [
*518 (Line
uid 316133,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "381000,-92000,382000,-92000"
pts [
"382000,-92000"
"381000,-92000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 316129,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "382000,-92375,382750,-91625"
)
tg (CPTG
uid 316130,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 316131,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "383000,-92500,385000,-91600"
st "dout"
ju 2
blo "385000,-91800"
)
s (Text
uid 316132,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "385000,-91600,385000,-91600"
ju 2
blo "385000,-91600"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic_vector"
b "(67 downto 0)"
o 160
)
)
)
*519 (Grouping
uid 316134,0
optionalChildren [
*520 (CommentGraphic
uid 316136,0
shape (CustomPolygon
pts [
"378000,-94000"
"381000,-92000"
"378000,-90000"
"378000,-94000"
]
uid 316137,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "378000,-94000,381000,-90000"
)
oxt "7000,6000,10000,10000"
)
*521 (CommentText
uid 316138,0
shape (Rectangle
uid 316139,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "378000,-93000,380250,-91000"
)
oxt "7000,7000,9250,9000"
text (MLText
uid 316140,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "378125,-92450,380125,-91550"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 316135,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "378000,-94000,381000,-90000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 316114,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "377000,-94000,382000,-90000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 316115,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*522 (Text
uid 316116,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "379350,-91800,384650,-90800"
st "moduleware"
blo "379350,-91000"
)
*523 (Text
uid 316117,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "379350,-90900,380950,-89900"
st "buff"
blo "379350,-90100"
)
*524 (Text
uid 316118,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "379350,-90800,380950,-89800"
st "U_4"
blo "379350,-90000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 316119,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 316120,0
text (MLText
uid 316121,0
va (VaSet
font "clean,8,0"
)
xt "374000,-112700,374000,-112700"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*525 (MWC
uid 316141,0
optionalChildren [
*526 (CptPort
uid 316150,0
optionalChildren [
*527 (Line
uid 316155,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "377000,-94000,378000,-94000"
pts [
"377000,-94000"
"378000,-94000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 316151,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "376250,-94375,377000,-93625"
)
tg (CPTG
uid 316152,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 316153,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "374000,-94500,375500,-93600"
st "din"
blo "374000,-93800"
)
s (Text
uid 316154,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "374000,-93600,374000,-93600"
blo "374000,-93600"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic_vector"
b "(135 downto 0)"
o 43
)
)
)
*528 (CptPort
uid 316156,0
optionalChildren [
*529 (Line
uid 316161,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "381000,-94000,382000,-94000"
pts [
"382000,-94000"
"381000,-94000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 316157,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "382000,-94375,382750,-93625"
)
tg (CPTG
uid 316158,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 316159,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "383000,-94500,385000,-93600"
st "dout"
ju 2
blo "385000,-93800"
)
s (Text
uid 316160,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "385000,-93600,385000,-93600"
ju 2
blo "385000,-93600"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic_vector"
b "(135 downto 0)"
o 136
)
)
)
*530 (Grouping
uid 316162,0
optionalChildren [
*531 (CommentGraphic
uid 316164,0
shape (CustomPolygon
pts [
"378000,-96000"
"381000,-94000"
"378000,-92000"
"378000,-96000"
]
uid 316165,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "378000,-96000,381000,-92000"
)
oxt "7000,6000,10000,10000"
)
*532 (CommentText
uid 316166,0
shape (Rectangle
uid 316167,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "378000,-95000,380250,-93000"
)
oxt "7000,7000,9250,9000"
text (MLText
uid 316168,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "378125,-94450,380125,-93550"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 316163,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "378000,-96000,381000,-92000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 316142,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "377000,-96000,382000,-92000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 316143,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*533 (Text
uid 316144,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "379350,-93800,384650,-92800"
st "moduleware"
blo "379350,-93000"
)
*534 (Text
uid 316145,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "379350,-92900,380950,-91900"
st "buff"
blo "379350,-92100"
)
*535 (Text
uid 316146,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "379350,-92800,380950,-91800"
st "U_5"
blo "379350,-92000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 316147,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 316148,0
text (MLText
uid 316149,0
va (VaSet
font "clean,8,0"
)
xt "374000,-114700,374000,-114700"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*536 (Net
uid 316169,0
decl (Decl
n "link_idly_i"
t "std_logic_vector"
b "(67 downto 0)"
o 45
suid 2334,0
)
declText (MLText
uid 316170,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "137000,-48400,159900,-47200"
st "link_idly_i         : std_logic_vector(67 downto 0)"
)
)
*537 (Net
uid 316171,0
decl (Decl
n "dbg_link_idly"
t "std_logic_vector"
b "(67 downto 0)"
o 160
suid 2335,0
)
declText (MLText
uid 316172,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "137000,-48400,163700,-47200"
st "signal dbg_link_idly       : std_logic_vector(67 downto 0)"
)
)
*538 (Net
uid 317183,0
decl (Decl
n "rst_drv_o"
t "std_logic"
o 46
suid 2336,0
)
declText (MLText
uid 317184,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "132000,-48200,144900,-47000"
st "rst_drv_o           : std_logic"
)
)
*539 (PortIoOut
uid 317191,0
shape (CompositeShape
uid 317192,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 317193,0
sl 0
ro 270
xt "252500,-29375,254000,-28625"
)
(Line
uid 317194,0
sl 0
ro 270
xt "252000,-29000,252500,-29000"
pts [
"252000,-29000"
"252500,-29000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 317195,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 317196,0
va (VaSet
isHidden 1
)
xt "255000,-29500,258800,-28500"
st "rst_drv_o"
blo "255000,-28700"
tm "WireNameMgr"
)
)
)
*540 (MWC
uid 319211,0
optionalChildren [
*541 (CptPort
uid 319220,0
optionalChildren [
*542 (Line
uid 319225,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "384000,12000,385000,12000"
pts [
"384000,12000"
"385000,12000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 319221,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "383250,11625,384000,12375"
)
tg (CPTG
uid 319222,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 319223,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "381000,11500,382500,12400"
st "din"
blo "381000,12200"
)
s (Text
uid 319224,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "381000,12400,381000,12400"
blo "381000,12400"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic_vector"
b "(7 downto 0)"
preAdd 0
posAdd 0
o 149
)
)
)
*543 (CptPort
uid 319226,0
optionalChildren [
*544 (Line
uid 319231,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "388000,12000,389000,12000"
pts [
"389000,12000"
"388000,12000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 319227,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "389000,11625,389750,12375"
)
tg (CPTG
uid 319228,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 319229,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "390000,11500,392000,12400"
st "dout"
ju 2
blo "392000,12200"
)
s (Text
uid 319230,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "392000,12400,392000,12400"
ju 2
blo "392000,12400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic_vector"
b "(7 downto 0)"
preAdd 0
posAdd 0
o 47
)
)
)
*545 (Grouping
uid 319232,0
optionalChildren [
*546 (CommentGraphic
uid 319234,0
shape (CustomPolygon
pts [
"385000,10000"
"388000,12000"
"385000,14000"
"385000,10000"
]
uid 319235,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "385000,10000,388000,14000"
)
oxt "7000,6000,10000,10000"
)
*547 (CommentText
uid 319236,0
shape (Rectangle
uid 319237,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "385000,11000,387250,13000"
)
oxt "7000,7000,9250,9000"
text (MLText
uid 319238,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "385125,11550,387125,12450"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 319233,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "385000,10000,388000,14000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 319212,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "384000,10000,389000,14000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 319213,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*548 (Text
uid 319214,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "386350,12200,391650,13200"
st "moduleware"
blo "386350,13000"
)
*549 (Text
uid 319215,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "386350,13100,387950,14100"
st "buff"
blo "386350,13900"
)
*550 (Text
uid 319216,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "386350,13200,388450,14200"
st "U_18"
blo "386350,14000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 319217,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 319218,0
text (MLText
uid 319219,0
va (VaSet
font "clean,8,0"
)
xt "381000,-8700,381000,-8700"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*551 (Net
uid 319247,0
decl (Decl
n "dbg_count_o"
t "std_logic_vector"
b "(7 downto 0)"
preAdd 0
posAdd 0
o 47
suid 2337,0
)
declText (MLText
uid 319248,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "132000,-48200,155600,-47000"
st "dbg_count_o         : std_logic_vector(7 downto 0)"
)
)
*552 (PortIoOut
uid 319249,0
shape (CompositeShape
uid 319250,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 319251,0
sl 0
ro 270
xt "502500,11625,504000,12375"
)
(Line
uid 319252,0
sl 0
ro 270
xt "502000,12000,502500,12000"
pts [
"502000,12000"
"502500,12000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 319253,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 319254,0
va (VaSet
isHidden 1
)
xt "505000,11500,510600,12500"
st "dbg_count_o"
blo "505000,12300"
tm "WireNameMgr"
)
)
)
*553 (Net
uid 319770,0
decl (Decl
n "clocky_leds_o"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 48
suid 2339,0
)
declText (MLText
uid 319771,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "132000,-48200,156300,-47000"
st "clocky_leds_o       : std_logic_vector(7 DOWNTO 0)"
)
)
*554 (HdlText
uid 319772,0
optionalChildren [
*555 (EmbeddedText
uid 319783,0
commentText (CommentText
uid 319784,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 319785,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "401000,55000,421000,72000"
)
oxt "0,0,18000,5000"
text (MLText
uid 319786,0
va (VaSet
font "clean,8,0"
)
xt "401200,55200,419700,62400"
st "
-- eb6 6
clocky_leds_o(7) <= led_tlu_busy;
clocky_leds_o(6) <= led_tlu_tclk;
clocky_leds_o(5) <= led_tlu_trig;
clocky_leds_o(4) <= led_ocraw_start;
clocky_leds_o(3) <= led_trig;
clocky_leds_o(2) <= clk_ext_on_i;
clocky_leds_o(1) <= tog_pll(T_4Hz);
clocky_leds_o(0) <= tog(T_4Hz);
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 17000
visibleWidth 20000
)
)
)
]
shape (Rectangle
uid 319773,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "400000,54000,431000,70000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 319774,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*556 (Text
uid 319775,0
va (VaSet
font "charter,8,0"
)
xt "400300,54000,401700,55000"
st "eb6"
blo "400300,54800"
tm "HdlTextNameMgr"
)
*557 (Text
uid 319776,0
va (VaSet
font "charter,8,0"
)
xt "400300,55000,400800,56000"
st "6"
blo "400300,55800"
tm "HdlTextNumberMgr"
)
]
)
)
*558 (PortIoOut
uid 319777,0
shape (CompositeShape
uid 319778,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 319779,0
sl 0
ro 270
xt "445500,56625,447000,57375"
)
(Line
uid 319780,0
sl 0
ro 270
xt "445000,57000,445500,57000"
pts [
"445000,57000"
"445500,57000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 319781,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 319782,0
va (VaSet
isHidden 1
)
xt "448000,56500,453800,57500"
st "clocky_leds_o"
blo "448000,57300"
tm "WireNameMgr"
)
)
)
*559 (SaComponent
uid 319797,0
optionalChildren [
*560 (CptPort
uid 319806,0
ps "OnEdgeStrategy"
shape (Triangle
uid 319807,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "386000,57625,386750,58375"
)
tg (CPTG
uid 319808,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 319809,0
va (VaSet
)
xt "384500,57500,385000,58500"
st "o"
ju 2
blo "385000,58300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "o"
t "std_logic"
preAdd 0
posAdd 0
o 5
)
)
)
*561 (CptPort
uid 319810,0
ps "OnEdgeStrategy"
shape (Triangle
uid 319811,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "376250,59625,377000,60375"
)
tg (CPTG
uid 319812,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 319813,0
va (VaSet
)
xt "378000,59500,379000,60500"
st "rst"
blo "378000,60300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
preAdd 0
posAdd 0
o 4
)
)
)
*562 (CptPort
uid 319814,0
ps "OnEdgeStrategy"
shape (Triangle
uid 319815,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "376250,57625,377000,58375"
)
tg (CPTG
uid 319816,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 319817,0
va (VaSet
)
xt "378000,57500,378200,58500"
st "i"
blo "378000,58300"
)
)
thePort (LogicalPort
decl (Decl
n "i"
t "std_logic"
preAdd 0
posAdd 0
o 2
)
)
)
*563 (CptPort
uid 319818,0
ps "OnEdgeStrategy"
shape (Triangle
uid 319819,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "376250,58625,377000,59375"
)
tg (CPTG
uid 319820,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 319821,0
va (VaSet
)
xt "378000,58500,379000,59500"
st "clk"
blo "378000,59300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
preAdd 0
posAdd 0
o 1
)
)
)
*564 (CptPort
uid 319822,0
ps "OnEdgeStrategy"
shape (Triangle
uid 319823,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "376250,61625,377000,62375"
)
tg (CPTG
uid 319824,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 319825,0
va (VaSet
)
xt "378000,61500,380000,62500"
st "tick_i"
blo "378000,62300"
)
)
thePort (LogicalPort
decl (Decl
n "tick_i"
t "std_logic"
o 3
)
)
)
]
shape (Rectangle
uid 319798,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "377000,57000,386000,63000"
)
oxt "19000,8000,27000,12000"
ttg (MlTextGroup
uid 319799,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*565 (Text
uid 319800,0
va (VaSet
font "helvetica,8,1"
)
xt "380450,57300,382150,58300"
st "utils"
blo "380450,58100"
tm "BdLibraryNameMgr"
)
*566 (Text
uid 319801,0
va (VaSet
font "helvetica,8,1"
)
xt "380450,58300,384350,59300"
st "led_pulse"
blo "380450,59100"
tm "CptNameMgr"
)
*567 (Text
uid 319802,0
va (VaSet
font "helvetica,8,1"
)
xt "380450,59300,382550,60300"
st "U_46"
blo "380450,60100"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 319803,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 319804,0
text (MLText
uid 319805,0
va (VaSet
font "clean,8,0"
)
xt "376500,50000,376500,50000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*568 (Net
uid 319858,0
decl (Decl
n "led_ocraw_start"
t "std_logic"
preAdd 0
posAdd 0
o 164
suid 2341,0
)
declText (MLText
uid 319859,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "132000,-48200,148900,-47000"
st "signal led_ocraw_start     : std_logic"
)
)
*569 (MWC
uid 320385,0
optionalChildren [
*570 (CptPort
uid 320394,0
optionalChildren [
*571 (Line
uid 320399,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "377000,-69000,378000,-69000"
pts [
"377000,-69000"
"378000,-69000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 320395,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "376250,-69375,377000,-68625"
)
tg (CPTG
uid 320396,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 320397,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "374000,-69500,375500,-68600"
st "din"
blo "374000,-68800"
)
s (Text
uid 320398,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "374000,-68600,374000,-68600"
blo "374000,-68600"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
o 155
)
)
)
*572 (CptPort
uid 320400,0
optionalChildren [
*573 (Line
uid 320405,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "381000,-69000,382000,-69000"
pts [
"382000,-69000"
"381000,-69000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 320401,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "382000,-69375,382750,-68625"
)
tg (CPTG
uid 320402,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 320403,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "383000,-69500,385000,-68600"
st "dout"
ju 2
blo "385000,-68800"
)
s (Text
uid 320404,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "385000,-68600,385000,-68600"
ju 2
blo "385000,-68600"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 154
)
)
)
*574 (Grouping
uid 320406,0
optionalChildren [
*575 (CommentGraphic
uid 320408,0
shape (CustomPolygon
pts [
"378000,-71000"
"381000,-69000"
"378000,-67000"
"378000,-71000"
]
uid 320409,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "378000,-71000,381000,-67000"
)
oxt "7000,6000,10000,10000"
)
*576 (CommentText
uid 320410,0
shape (Rectangle
uid 320411,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "378000,-70000,380250,-68000"
)
oxt "7000,7000,9250,9000"
text (MLText
uid 320412,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "378125,-69450,380125,-68550"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 320407,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "378000,-71000,381000,-67000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 320386,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "377000,-71000,382000,-67000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 320387,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*577 (Text
uid 320388,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "379350,-68800,384650,-67800"
st "moduleware"
blo "379350,-68000"
)
*578 (Text
uid 320389,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "379350,-67900,380950,-66900"
st "buff"
blo "379350,-67100"
)
*579 (Text
uid 320390,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "379350,-67800,381450,-66800"
st "U_19"
blo "379350,-67000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 320391,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 320392,0
text (MLText
uid 320393,0
va (VaSet
font "clean,8,0"
)
xt "374000,-89700,374000,-89700"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*580 (Net
uid 320421,0
decl (Decl
n "dbg_busy_ext"
t "std_logic"
o 154
suid 2342,0
)
declText (MLText
uid 320422,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "132000,-48200,148900,-47000"
st "signal dbg_busy_ext        : std_logic"
)
)
*581 (Net
uid 320453,0
decl (Decl
n "lemo_clk_o"
t "std_logic"
o 49
suid 2344,0
)
declText (MLText
uid 320454,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "132000,-48200,145500,-47000"
st "lemo_clk_o          : std_logic"
)
)
*582 (Net
uid 320513,0
decl (Decl
n "lemo_clk"
t "std_logic"
o 134
suid 2345,0
)
declText (MLText
uid 320514,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "132000,-48200,147900,-47000"
st "signal lemo_clk            : std_logic"
)
)
*583 (Net
uid 320527,0
decl (Decl
n "clk_p2_pll_i"
t "std_logic"
o 50
suid 2347,0
)
declText (MLText
uid 320528,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "132000,-48200,145200,-47000"
st "clk_p2_pll_i        : std_logic"
)
)
*584 (Net
uid 321601,0
decl (Decl
n "stat_clks_top_i"
t "std_logic_vector"
b "(7 downto 0)"
o 51
suid 2349,0
)
declText (MLText
uid 321602,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "132000,-48200,154800,-47000"
st "stat_clks_top_i     : std_logic_vector(7 downto 0)"
)
)
*585 (PortIoIn
uid 321603,0
shape (CompositeShape
uid 321604,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 321605,0
sl 0
ro 270
xt "136000,-17375,137500,-16625"
)
(Line
uid 321606,0
sl 0
ro 270
xt "137500,-17000,138000,-17000"
pts [
"137500,-17000"
"138000,-17000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 321607,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 321608,0
va (VaSet
isHidden 1
)
xt "128950,-17500,135250,-16500"
st "stat_clks_top_i"
ju 2
blo "135250,-16700"
tm "WireNameMgr"
)
)
)
*586 (SaComponent
uid 321619,0
optionalChildren [
*587 (CptPort
uid 321628,0
ps "OnEdgeStrategy"
shape (Triangle
uid 321629,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "382000,103625,382750,104375"
)
tg (CPTG
uid 321630,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 321631,0
va (VaSet
)
xt "371100,103500,381000,104500"
st "tick_o : (MAX_TICTOG:0)"
ju 2
blo "381000,104300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tick_o"
t "std_logic_vector"
b "(MAX_TICTOG downto 0)"
o 1
)
)
)
*588 (CptPort
uid 321632,0
ps "OnEdgeStrategy"
shape (Triangle
uid 321633,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "382000,104625,382750,105375"
)
tg (CPTG
uid 321634,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 321635,0
va (VaSet
)
xt "370000,104500,381000,105500"
st "toggle_o : (MAX_TICTOG:0)"
ju 2
blo "381000,105300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "toggle_o"
t "std_logic_vector"
b "(MAX_TICTOG downto 0)"
o 2
)
)
)
*589 (CptPort
uid 321636,0
ps "OnEdgeStrategy"
shape (Triangle
uid 321637,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "366250,103625,367000,104375"
)
tg (CPTG
uid 321638,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 321639,0
va (VaSet
)
xt "368000,103500,369000,104500"
st "clk"
blo "368000,104300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 3
)
)
)
*590 (CptPort
uid 321640,0
ps "OnEdgeStrategy"
shape (Triangle
uid 321641,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "366250,104625,367000,105375"
)
tg (CPTG
uid 321642,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 321643,0
va (VaSet
)
xt "368000,104500,369000,105500"
st "rst"
blo "368000,105300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 4
)
)
)
]
shape (Rectangle
uid 321620,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "367000,103000,382000,109000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 321621,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*591 (Text
uid 321622,0
va (VaSet
font "helvetica,8,1"
)
xt "372550,106000,374250,107000"
st "utils"
blo "372550,106800"
tm "BdLibraryNameMgr"
)
*592 (Text
uid 321623,0
va (VaSet
font "helvetica,8,1"
)
xt "372550,107000,376450,108000"
st "ticks_gen"
blo "372550,107800"
tm "CptNameMgr"
)
*593 (Text
uid 321624,0
va (VaSet
font "helvetica,8,1"
)
xt "372550,108000,376550,109000"
st "Uticksgen"
blo "372550,108800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 321625,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 321626,0
text (MLText
uid 321627,0
va (VaSet
font "clean,8,0"
)
xt "370000,101400,388500,103000"
st "SIM_MODE = SIM_MODE    ( integer )  
CLK_MHZ  = 40          ( integer )  "
)
header ""
)
elements [
(GiElement
name "SIM_MODE"
type "integer"
value "SIM_MODE"
)
(GiElement
name "CLK_MHZ"
type "integer"
value "40"
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*594 (Net
uid 321664,0
decl (Decl
n "tog_pll"
t "std_logic_vector"
b "(MAX_TICTOG downto 0)"
o 165
suid 2351,0
)
declText (MLText
uid 321665,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "132000,-48200,163200,-47000"
st "signal tog_pll             : std_logic_vector(MAX_TICTOG downto 0)"
)
)
*595 (Net
uid 323338,0
lang 2
decl (Decl
n "trig_out"
t "std_logic"
o 95
suid 2352,0
)
declText (MLText
uid 323339,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "132000,-48200,147400,-47000"
st "signal trig_out            : std_logic"
)
)
*596 (HdlText
uid 323356,0
optionalChildren [
*597 (EmbeddedText
uid 323361,0
commentText (CommentText
uid 323362,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 323363,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "395000,-147000,421000,-125000"
)
oxt "0,0,18000,5000"
text (MLText
uid 323364,0
va (VaSet
font "clean,8,0"
)
xt "395200,-146800,409200,-134000"
st "
-- Jn LEMOs
-------------------------
---------------------
-- top   J5 J7 J6 J8
-- front J4 J3 J1 J2
---------------------

sma_io(1) <= busy_ext;
sma_io(2) <= lemo_bco_out;
lemo_clk_in  <= sma_io(3);
lemo_trig <= sma_io(4);
sma_io(5) <= dbg_trig_ext;
sma_io(6) <= dbg_lemo_link;
sma_io(7) <= trig_out;
sma_io(8) <= pretrig_out;


"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 22000
visibleWidth 26000
)
)
)
]
shape (Rectangle
uid 323357,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "394000,-148000,414000,-124000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 323358,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*598 (Text
uid 323359,0
va (VaSet
font "charter,8,0"
)
xt "394300,-210000,395700,-209000"
st "eb7"
blo "394300,-209200"
tm "HdlTextNameMgr"
)
*599 (Text
uid 323360,0
va (VaSet
font "charter,8,0"
)
xt "394300,-209000,394800,-208000"
st "7"
blo "394300,-208200"
tm "HdlTextNumberMgr"
)
]
)
)
*600 (MWC
uid 323480,0
optionalChildren [
*601 (CptPort
uid 323489,0
optionalChildren [
*602 (Line
uid 323494,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "377000,-70000,378000,-70000"
pts [
"377000,-70000"
"378000,-70000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 323490,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "376250,-70375,377000,-69625"
)
tg (CPTG
uid 323491,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 323492,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "374000,-70500,375500,-69600"
st "din"
blo "374000,-69800"
)
s (Text
uid 323493,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "374000,-69600,374000,-69600"
blo "374000,-69600"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "din"
t "std_logic"
o 95
)
)
)
*603 (CptPort
uid 323495,0
optionalChildren [
*604 (Line
uid 323500,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "381000,-70000,382000,-70000"
pts [
"382000,-70000"
"381000,-70000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 323496,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "382000,-70375,382750,-69625"
)
tg (CPTG
uid 323497,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 323498,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "383000,-70500,385000,-69600"
st "dout"
ju 2
blo "385000,-69800"
)
s (Text
uid 323499,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "385000,-69600,385000,-69600"
ju 2
blo "385000,-69600"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "dout"
t "std_logic"
o 94
)
)
)
*605 (Grouping
uid 323501,0
optionalChildren [
*606 (CommentGraphic
uid 323503,0
shape (CustomPolygon
pts [
"378000,-72000"
"381000,-70000"
"378000,-68000"
"378000,-72000"
]
uid 323504,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "378000,-72000,381000,-68000"
)
oxt "7000,6000,10000,10000"
)
*607 (CommentText
uid 323505,0
shape (Rectangle
uid 323506,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "378000,-71000,380250,-69000"
)
oxt "7000,7000,9250,9000"
text (MLText
uid 323507,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "378125,-70450,380125,-69550"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 323502,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "378000,-72000,381000,-68000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 323481,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "377000,-72000,382000,-68000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 323482,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*608 (Text
uid 323483,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "379350,-69800,384650,-68800"
st "moduleware"
blo "379350,-69000"
)
*609 (Text
uid 323484,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "379350,-68900,380950,-67900"
st "buff"
blo "379350,-68100"
)
*610 (Text
uid 323485,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "379350,-68800,381450,-67800"
st "U_21"
blo "379350,-68000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 323486,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 323487,0
text (MLText
uid 323488,0
va (VaSet
font "clean,8,0"
)
xt "374000,-90700,374000,-90700"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*611 (Net
uid 323508,0
lang 2
decl (Decl
n "dbg_trig_out"
t "std_logic"
o 94
suid 2356,0
)
declText (MLText
uid 323509,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "132000,-48200,148500,-47000"
st "signal dbg_trig_out        : std_logic"
)
)
*612 (SaComponent
uid 324141,0
optionalChildren [
*613 (CptPort
uid 324113,0
ps "OnEdgeStrategy"
shape (Triangle
uid 324114,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "298250,-30375,299000,-29625"
)
tg (CPTG
uid 324115,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 324116,0
va (VaSet
)
xt "300000,-30500,301000,-29500"
st "clk"
blo "300000,-29700"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 1
suid 1,0
)
)
)
*614 (CptPort
uid 324117,0
ps "OnEdgeStrategy"
shape (Triangle
uid 324118,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "298250,-29375,299000,-28625"
)
tg (CPTG
uid 324119,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 324120,0
va (VaSet
)
xt "300000,-29500,301000,-28500"
st "rst"
blo "300000,-28700"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 3
suid 6,0
)
)
)
*615 (CptPort
uid 324121,0
ps "OnEdgeStrategy"
shape (Triangle
uid 324122,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "317000,-24375,317750,-23625"
)
tg (CPTG
uid 324123,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 324124,0
va (VaSet
)
xt "307600,-24500,316000,-23500"
st "selected_str_o : (7:0)"
ju 2
blo "316000,-23700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "selected_str_o"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 7
suid 13,0
)
)
)
*616 (CptPort
uid 324125,0
ps "OnEdgeStrategy"
shape (Triangle
uid 324126,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "298250,-27375,299000,-26625"
)
tg (CPTG
uid 324127,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 324128,0
va (VaSet
)
xt "300000,-27500,306300,-26500"
st "s_lls_i : (255:0)"
blo "300000,-26700"
)
)
thePort (LogicalPort
decl (Decl
n "s_lls_i"
t "t_llsrc_array"
b "(255 DOWNTO 0)"
o 4
suid 18,0
)
)
)
*617 (CptPort
uid 324129,0
ps "OnEdgeStrategy"
shape (Triangle
uid 324130,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "317000,-26375,317750,-25625"
)
tg (CPTG
uid 324131,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 324132,0
va (VaSet
)
xt "314400,-26500,316000,-25500"
st "lld_i"
ju 2
blo "316000,-25700"
)
)
thePort (LogicalPort
decl (Decl
n "lld_i"
t "std_logic"
o 2
suid 19,0
)
)
)
*618 (CptPort
uid 324133,0
ps "OnEdgeStrategy"
shape (Triangle
uid 324134,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "317000,-27375,317750,-26625"
)
tg (CPTG
uid 324135,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 324136,0
va (VaSet
)
xt "314200,-27500,316000,-26500"
st "lls_o"
ju 2
blo "316000,-26700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "lls_o"
t "t_llsrc"
o 5
suid 20,0
)
)
)
*619 (CptPort
uid 324137,0
ps "OnEdgeStrategy"
shape (Triangle
uid 324138,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "298250,-26375,299000,-25625"
)
tg (CPTG
uid 324139,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 324140,0
va (VaSet
)
xt "300000,-26500,306700,-25500"
st "s_lld_o : (255:0)"
blo "300000,-25700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "s_lld_o"
t "std_logic_vector"
b "(255 DOWNTO 0)"
o 6
suid 21,0
)
)
)
]
shape (Rectangle
uid 324142,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "299000,-31000,317000,-23000"
)
oxt "1000,22000,19000,30000"
ttg (MlTextGroup
uid 324143,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*620 (Text
uid 324144,0
va (VaSet
font "helvetica,8,1"
)
xt "307950,-31000,311150,-30000"
st "locallink"
blo "307950,-30200"
tm "BdLibraryNameMgr"
)
*621 (Text
uid 324145,0
va (VaSet
font "helvetica,8,1"
)
xt "307950,-30000,314550,-29000"
st "ll_syncmux256"
blo "307950,-29200"
tm "CptNameMgr"
)
*622 (Text
uid 324146,0
va (VaSet
font "helvetica,8,1"
)
xt "307950,-29000,311850,-28000"
st "Umux256"
blo "307950,-28200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 324147,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 324148,0
text (MLText
uid 324149,0
va (VaSet
)
xt "179000,-2000,179000,-2000"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*623 (Net
uid 326591,0
decl (Decl
n "l0id"
t "std_logic_vector"
b "(31 downto 0)"
o 166
suid 2359,0
)
declText (MLText
uid 326592,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "132000,-45200,157000,-44000"
st "signal l0id                : std_logic_vector(31 downto 0)"
)
)
*624 (Net
uid 326685,0
lang 2
decl (Decl
n "l0id_l1"
t "std_logic_vector"
b "(7 downto 0)"
o 167
suid 2367,0
)
declText (MLText
uid 326686,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "132000,-45200,156900,-44000"
st "signal l0id_l1             : std_logic_vector(7 downto 0)"
)
)
*625 (Net
uid 326697,0
lang 2
decl (Decl
n "pretrig_out"
t "std_logic"
o 96
suid 2368,0
)
declText (MLText
uid 326698,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "132000,-45200,148000,-44000"
st "signal pretrig_out         : std_logic"
)
)
*626 (SaComponent
uid 326749,0
optionalChildren [
*627 (CptPort
uid 326717,0
ps "OnEdgeStrategy"
shape (Triangle
uid 326718,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "360250,-2375,361000,-1625"
)
tg (CPTG
uid 326719,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 326720,0
va (VaSet
)
xt "362000,-2500,363800,-1500"
st "inc_i"
blo "362000,-1700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "inc_i"
t "std_logic"
preAdd 0
posAdd 0
o 1
suid 1,0
)
)
)
*628 (CptPort
uid 326721,0
ps "OnEdgeStrategy"
shape (Triangle
uid 326722,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "360250,-375,361000,375"
)
tg (CPTG
uid 326723,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 326724,0
va (VaSet
)
xt "362000,-500,363600,500"
st "clr_i"
blo "362000,300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "clr_i"
t "std_logic"
preAdd 0
posAdd 0
o 2
suid 2,0
)
)
)
*629 (CptPort
uid 326725,0
ps "OnEdgeStrategy"
shape (Triangle
uid 326726,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "374000,-1375,374750,-625"
)
tg (CPTG
uid 326727,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 326728,0
va (VaSet
)
xt "364300,-1500,373000,-500"
st "count_o : ((BITS-1):0)"
ju 2
blo "373000,-700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "count_o"
t "std_logic_vector"
b "((BITS-1) downto 0)"
preAdd 0
posAdd 0
o 4
suid 3,0
)
)
)
*630 (CptPort
uid 326729,0
ps "OnEdgeStrategy"
shape (Triangle
uid 326730,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "360250,-6375,361000,-5625"
)
tg (CPTG
uid 326731,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 326732,0
va (VaSet
)
xt "362000,-6500,363000,-5500"
st "rst"
blo "362000,-5700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "rst"
t "std_logic"
preAdd 0
posAdd 0
o 7
suid 5,0
)
)
)
*631 (CptPort
uid 326733,0
ps "OnEdgeStrategy"
shape (Triangle
uid 326734,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "360250,-7375,361000,-6625"
)
tg (CPTG
uid 326735,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 326736,0
va (VaSet
)
xt "362000,-7500,363000,-6500"
st "clk"
blo "362000,-6700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "clk"
t "std_logic"
preAdd 0
posAdd 0
o 8
suid 6,0
)
)
)
*632 (CptPort
uid 326737,0
ps "OnEdgeStrategy"
shape (Triangle
uid 326738,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "374000,-375,374750,375"
)
tg (CPTG
uid 326739,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 326740,0
va (VaSet
)
xt "366200,-500,373000,500"
st "count_at_max_o"
ju 2
blo "373000,300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "count_at_max_o"
t "std_logic"
o 5
suid 7,0
)
)
)
*633 (CptPort
uid 326741,0
ps "OnEdgeStrategy"
shape (Triangle
uid 326742,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "360250,-4375,361000,-3625"
)
tg (CPTG
uid 326743,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 326744,0
va (VaSet
)
xt "362000,-4500,363600,-3500"
st "en_i"
blo "362000,-3700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "en_i"
t "std_logic"
o 6
suid 8,0
)
)
)
*634 (CptPort
uid 326745,0
ps "OnEdgeStrategy"
shape (Triangle
uid 326746,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "360250,625,361000,1375"
)
tg (CPTG
uid 326747,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 326748,0
va (VaSet
)
xt "362000,500,363900,1500"
st "pre_i"
blo "362000,1300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "pre_i"
t "std_logic"
o 3
suid 9,0
)
)
)
]
shape (Rectangle
uid 326750,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "361000,-8000,374000,3000"
)
oxt "23000,6000,36000,17000"
ttg (MlTextGroup
uid 326751,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*635 (Text
uid 326752,0
va (VaSet
font "helvetica,8,1"
)
xt "366000,-8000,367700,-7000"
st "utils"
blo "366000,-7200"
tm "BdLibraryNameMgr"
)
*636 (Text
uid 326753,0
va (VaSet
font "helvetica,8,1"
)
xt "366000,-7000,369000,-6000"
st "counter"
blo "366000,-6200"
tm "CptNameMgr"
)
*637 (Text
uid 326754,0
va (VaSet
font "helvetica,8,1"
)
xt "366000,-6000,371500,-5000"
st "Usimcounter"
blo "366000,-5200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 326755,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 326756,0
text (MLText
uid 326757,0
va (VaSet
)
xt "362000,-11000,381300,-8000"
st "BITS          = 8    ( integer )                    
ROLLOVER_EN   = 1    ( integer )                    
RST_IS_PRESET = 0    ( integer ) -- reset is preset "
)
header ""
)
elements [
(GiElement
name "BITS"
type "integer"
value "8"
)
(GiElement
name "ROLLOVER_EN"
type "integer"
value "1"
)
(GiElement
name "RST_IS_PRESET"
type "integer"
value "0"
e "-- reset is preset"
)
]
)
ordering 1
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*638 (Net
uid 328020,0
decl (Decl
n "tdc_counter1"
t "std_logic_vector"
b "(31 downto 0)"
o 168
suid 2373,0
)
declText (MLText
uid 328021,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "132000,-45200,158900,-44000"
st "signal tdc_counter1        : std_logic_vector(31 downto 0)"
)
)
*639 (Net
uid 328022,0
decl (Decl
n "tdc_counter2"
t "std_logic_vector"
b "(31 downto 0)"
o 169
suid 2374,0
)
declText (MLText
uid 328023,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "132000,-45200,158900,-44000"
st "signal tdc_counter2        : std_logic_vector(31 downto 0)"
)
)
*640 (Net
uid 328679,0
decl (Decl
n "tdc_code"
t "std_logic_vector"
b "(19 downto 0)"
o 170
suid 2377,0
)
declText (MLText
uid 328680,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "132000,-45200,158200,-44000"
st "signal tdc_code            : std_logic_vector(19 downto 0)"
)
)
*641 (MWC
uid 329321,0
optionalChildren [
*642 (CptPort
uid 329330,0
optionalChildren [
*643 (Line
uid 329335,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "190000,-85000,191000,-85000"
pts [
"190000,-85000"
"191000,-85000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 329331,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "189250,-85375,190000,-84625"
)
tg (CPTG
uid 329332,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 329333,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "187000,-85500,188500,-84600"
st "din"
blo "187000,-84800"
)
s (Text
uid 329334,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "187000,-84600,187000,-84600"
blo "187000,-84600"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
o 39
)
)
)
*644 (CptPort
uid 329336,0
optionalChildren [
*645 (Line
uid 329341,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "194750,-85000,195000,-85000"
pts [
"195000,-85000"
"194750,-85000"
]
)
*646 (Circle
uid 329342,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
)
xt "194000,-85375,194750,-84625"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 329337,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "195000,-85375,195750,-84625"
)
tg (CPTG
uid 329338,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 329339,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "196750,-85500,198750,-84600"
st "dout"
ju 2
blo "198750,-84800"
)
s (Text
uid 329340,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "198750,-84600,198750,-84600"
ju 2
blo "198750,-84600"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 68
)
)
)
*647 (CommentGraphic
uid 329343,0
shape (CustomPolygon
pts [
"191000,-87000"
"194000,-85000"
"191000,-83000"
"191000,-87000"
]
uid 329344,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "191000,-87000,194000,-83000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 329322,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "190000,-87000,195000,-83000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 329323,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*648 (Text
uid 329324,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "192350,-84800,197650,-83800"
st "moduleware"
blo "192350,-84000"
)
*649 (Text
uid 329325,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "192350,-83900,193550,-82900"
st "inv"
blo "192350,-83100"
)
*650 (Text
uid 329326,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "192350,-83800,193950,-82800"
st "U_7"
blo "192350,-83000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 329327,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 329328,0
text (MLText
uid 329329,0
va (VaSet
font "clean,8,0"
)
xt "187000,-105700,187000,-105700"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*651 (SaComponent
uid 329345,0
optionalChildren [
*652 (CptPort
uid 329354,0
ps "OnEdgeStrategy"
shape (Triangle
uid 329355,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "372250,-141375,373000,-140625"
)
tg (CPTG
uid 329356,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 329357,0
va (VaSet
)
xt "374000,-141500,374600,-140500"
st "C"
blo "374000,-140700"
)
)
thePort (LogicalPort
decl (Decl
n "C"
t "std_ulogic"
o 2
)
)
)
*653 (CptPort
uid 329358,0
ps "OnEdgeStrategy"
shape (Triangle
uid 329359,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "381000,-140375,381750,-139625"
)
tg (CPTG
uid 329360,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 329361,0
va (VaSet
)
xt "379400,-140500,380000,-139500"
st "Q"
ju 2
blo "380000,-139700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Q"
t "std_ulogic"
o 1
)
)
)
*654 (CptPort
uid 329362,0
ps "OnEdgeStrategy"
shape (Triangle
uid 329363,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "372250,-139375,373000,-138625"
)
tg (CPTG
uid 329364,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 329365,0
va (VaSet
)
xt "374000,-139500,375100,-138500"
st "D1"
blo "374000,-138700"
)
)
thePort (LogicalPort
decl (Decl
n "D1"
t "std_ulogic"
o 4
)
)
)
*655 (CptPort
uid 329366,0
ps "OnEdgeStrategy"
shape (Triangle
uid 329367,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "372250,-138375,373000,-137625"
)
tg (CPTG
uid 329368,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 329369,0
va (VaSet
)
xt "374000,-138500,375100,-137500"
st "D2"
blo "374000,-137700"
)
)
thePort (LogicalPort
decl (Decl
n "D2"
t "std_ulogic"
o 5
)
)
)
*656 (CptPort
uid 329370,0
ps "OnEdgeStrategy"
shape (Triangle
uid 329371,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "372250,-140375,373000,-139625"
)
tg (CPTG
uid 329372,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 329373,0
va (VaSet
)
xt "374000,-140500,375200,-139500"
st "CE"
blo "374000,-139700"
)
)
thePort (LogicalPort
decl (Decl
n "CE"
t "std_ulogic"
o 3
)
)
)
*657 (CptPort
uid 329374,0
ps "OnEdgeStrategy"
shape (Triangle
uid 329375,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "372250,-136375,373000,-135625"
)
tg (CPTG
uid 329376,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 329377,0
va (VaSet
)
xt "374000,-136500,374600,-135500"
st "S"
blo "374000,-135700"
)
)
thePort (LogicalPort
decl (Decl
n "S"
t "std_ulogic"
o 7
)
)
)
*658 (CptPort
uid 329378,0
ps "OnEdgeStrategy"
shape (Triangle
uid 329379,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "372250,-137375,373000,-136625"
)
tg (CPTG
uid 329380,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 329381,0
va (VaSet
)
xt "374000,-137500,374600,-136500"
st "R"
blo "374000,-136700"
)
)
thePort (LogicalPort
decl (Decl
n "R"
t "std_ulogic"
o 6
)
)
)
]
shape (Rectangle
uid 329346,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "373000,-142000,381000,-135000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 329347,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*659 (Text
uid 329348,0
va (VaSet
font "helvetica,8,1"
)
xt "376700,-142000,379300,-141000"
st "unisim"
blo "376700,-141200"
tm "BdLibraryNameMgr"
)
*660 (Text
uid 329349,0
va (VaSet
font "helvetica,8,1"
)
xt "376700,-141000,379100,-140000"
st "ODDR"
blo "376700,-140200"
tm "CptNameMgr"
)
*661 (Text
uid 329350,0
va (VaSet
font "helvetica,8,1"
)
xt "376700,-140000,380500,-139000"
st "Uoddrbco"
blo "376700,-139200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 329351,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 329352,0
text (MLText
uid 329353,0
va (VaSet
font "clean,8,0"
)
xt "372000,-144400,393500,-142000"
st "DDR_CLK_EDGE = \"SAME_EDGE\"    ( string )  
INIT         = '0'            ( bit    )  
SRTYPE       = \"SYNC\"         ( string )  "
)
header ""
)
elements [
(GiElement
name "DDR_CLK_EDGE"
type "string"
value "\"SAME_EDGE\""
)
(GiElement
name "INIT"
type "bit"
value "'0'"
)
(GiElement
name "SRTYPE"
type "string"
value "\"SYNC\""
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*662 (Net
uid 329479,0
decl (Decl
n "strobe40_n"
t "std_logic"
o 68
suid 2385,0
)
declText (MLText
uid 329480,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "132000,-45200,148300,-44000"
st "signal strobe40_n          : std_logic"
)
)
*663 (Net
uid 329523,0
decl (Decl
n "lemo_bco_out"
t "std_logic"
o 171
suid 2388,0
)
declText (MLText
uid 329524,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "132000,-45200,149200,-44000"
st "signal lemo_bco_out        : std_logic"
)
)
*664 (Net
uid 329587,0
decl (Decl
n "stat_clks_main"
t "std_logic_vector"
b "(3 downto 0)"
o 172
suid 2391,0
)
declText (MLText
uid 329588,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "132000,-45200,158000,-44000"
st "signal stat_clks_main      : std_logic_vector(3 downto 0)"
)
)
*665 (SaComponent
uid 331570,0
optionalChildren [
*666 (CptPort
uid 331554,0
ps "OnEdgeStrategy"
shape (Triangle
uid 331555,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "372250,-130375,373000,-129625"
)
tg (CPTG
uid 331556,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 331557,0
va (VaSet
)
xt "374000,-130500,374600,-129500"
st "O"
blo "374000,-129700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "O"
t "std_ulogic"
o 1
)
)
)
*667 (CptPort
uid 331558,0
ps "OnEdgeStrategy"
shape (Triangle
uid 331559,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "381000,-129375,381750,-128625"
)
tg (CPTG
uid 331560,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 331561,0
va (VaSet
)
xt "378800,-129500,380000,-128500"
st "CE"
ju 2
blo "380000,-128700"
)
)
thePort (LogicalPort
decl (Decl
n "CE"
t "std_ulogic"
o 2
)
)
)
*668 (CptPort
uid 331562,0
ps "OnEdgeStrategy"
shape (Triangle
uid 331563,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "381000,-128375,381750,-127625"
)
tg (CPTG
uid 331564,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 331565,0
va (VaSet
)
xt "378300,-128500,380000,-127500"
st "CLR"
ju 2
blo "380000,-127700"
)
)
thePort (LogicalPort
decl (Decl
n "CLR"
t "std_ulogic"
o 3
)
)
)
*669 (CptPort
uid 331566,0
ps "OnEdgeStrategy"
shape (Triangle
uid 331567,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "381000,-130375,381750,-129625"
)
tg (CPTG
uid 331568,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 331569,0
va (VaSet
)
xt "379800,-130500,380000,-129500"
st "I"
ju 2
blo "380000,-129700"
)
)
thePort (LogicalPort
decl (Decl
n "I"
t "std_ulogic"
o 4
)
)
)
]
shape (Rectangle
uid 331571,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "373000,-131000,381000,-127000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 331572,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*670 (Text
uid 331573,0
va (VaSet
font "helvetica,8,1"
)
xt "373700,-130000,376300,-129000"
st "unisim"
blo "373700,-129200"
tm "BdLibraryNameMgr"
)
*671 (Text
uid 331574,0
va (VaSet
font "helvetica,8,1"
)
xt "373700,-129000,376000,-128000"
st "BUFR"
blo "373700,-128200"
tm "CptNameMgr"
)
*672 (Text
uid 331575,0
va (VaSet
font "helvetica,8,1"
)
xt "373700,-128000,379400,-127000"
st "Ubufrlemoclk"
blo "373700,-127200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 331576,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 331577,0
text (MLText
uid 331578,0
va (VaSet
font "clean,8,0"
)
xt "373000,-132600,393000,-131000"
st "BUFR_DIVIDE = \"BYPASS\"     ( string )  
SIM_DEVICE  = \"VIRTEX4\"    ( string )  "
)
header ""
)
elements [
(GiElement
name "BUFR_DIVIDE"
type "string"
value "\"BYPASS\""
)
(GiElement
name "SIM_DEVICE"
type "string"
value "\"VIRTEX4\""
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*673 (SaComponent
uid 332943,0
optionalChildren [
*674 (CptPort
uid 332952,0
ps "OnEdgeStrategy"
shape (Triangle
uid 332953,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "343250,-92375,344000,-91625"
)
tg (CPTG
uid 332954,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 332955,0
va (VaSet
)
xt "345000,-92500,345600,-91500"
st "C"
blo "345000,-91700"
)
)
thePort (LogicalPort
decl (Decl
n "C"
t "std_ulogic"
o 2
)
)
)
*675 (CptPort
uid 332956,0
ps "OnEdgeStrategy"
shape (Triangle
uid 332957,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "352000,-91375,352750,-90625"
)
tg (CPTG
uid 332958,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 332959,0
va (VaSet
)
xt "350400,-91500,351000,-90500"
st "Q"
ju 2
blo "351000,-90700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Q"
t "std_ulogic"
o 1
)
)
)
*676 (CptPort
uid 332960,0
ps "OnEdgeStrategy"
shape (Triangle
uid 332961,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "343250,-90375,344000,-89625"
)
tg (CPTG
uid 332962,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 332963,0
va (VaSet
)
xt "345000,-90500,346100,-89500"
st "D1"
blo "345000,-89700"
)
)
thePort (LogicalPort
decl (Decl
n "D1"
t "std_ulogic"
o 4
)
)
)
*677 (CptPort
uid 332964,0
ps "OnEdgeStrategy"
shape (Triangle
uid 332965,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "343250,-89375,344000,-88625"
)
tg (CPTG
uid 332966,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 332967,0
va (VaSet
)
xt "345000,-89500,346100,-88500"
st "D2"
blo "345000,-88700"
)
)
thePort (LogicalPort
decl (Decl
n "D2"
t "std_ulogic"
o 5
)
)
)
*678 (CptPort
uid 332968,0
ps "OnEdgeStrategy"
shape (Triangle
uid 332969,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "343250,-91375,344000,-90625"
)
tg (CPTG
uid 332970,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 332971,0
va (VaSet
)
xt "345000,-91500,346200,-90500"
st "CE"
blo "345000,-90700"
)
)
thePort (LogicalPort
decl (Decl
n "CE"
t "std_ulogic"
o 3
)
)
)
*679 (CptPort
uid 332972,0
ps "OnEdgeStrategy"
shape (Triangle
uid 332973,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "343250,-87375,344000,-86625"
)
tg (CPTG
uid 332974,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 332975,0
va (VaSet
)
xt "345000,-87500,345600,-86500"
st "S"
blo "345000,-86700"
)
)
thePort (LogicalPort
decl (Decl
n "S"
t "std_ulogic"
o 7
)
)
)
*680 (CptPort
uid 332976,0
ps "OnEdgeStrategy"
shape (Triangle
uid 332977,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "343250,-88375,344000,-87625"
)
tg (CPTG
uid 332978,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 332979,0
va (VaSet
)
xt "345000,-88500,345600,-87500"
st "R"
blo "345000,-87700"
)
)
thePort (LogicalPort
decl (Decl
n "R"
t "std_ulogic"
o 6
)
)
)
]
shape (Rectangle
uid 332944,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "344000,-93000,352000,-86000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 332945,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*681 (Text
uid 332946,0
va (VaSet
font "helvetica,8,1"
)
xt "346700,-90000,349300,-89000"
st "unisim"
blo "346700,-89200"
tm "BdLibraryNameMgr"
)
*682 (Text
uid 332947,0
va (VaSet
font "helvetica,8,1"
)
xt "346700,-89000,349100,-88000"
st "ODDR"
blo "346700,-88200"
tm "CptNameMgr"
)
*683 (Text
uid 332948,0
va (VaSet
font "helvetica,8,1"
)
xt "346700,-88000,351000,-87000"
st "Uoddrbco1"
blo "346700,-87200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 332949,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 332950,0
text (MLText
uid 332951,0
va (VaSet
font "clean,8,0"
)
xt "343000,-95400,364500,-93000"
st "DDR_CLK_EDGE = \"SAME_EDGE\"    ( string )  
INIT         = '0'            ( bit    )  
SRTYPE       = \"SYNC\"         ( string )  "
)
header ""
)
elements [
(GiElement
name "DDR_CLK_EDGE"
type "string"
value "\"SAME_EDGE\""
)
(GiElement
name "INIT"
type "bit"
value "'0'"
)
(GiElement
name "SRTYPE"
type "string"
value "\"SYNC\""
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*684 (SaComponent
uid 333078,0
optionalChildren [
*685 (CptPort
uid 333087,0
ps "OnEdgeStrategy"
shape (Triangle
uid 333088,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "343250,-82375,344000,-81625"
)
tg (CPTG
uid 333089,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 333090,0
va (VaSet
)
xt "345000,-82500,345600,-81500"
st "C"
blo "345000,-81700"
)
)
thePort (LogicalPort
decl (Decl
n "C"
t "std_ulogic"
o 2
)
)
)
*686 (CptPort
uid 333091,0
ps "OnEdgeStrategy"
shape (Triangle
uid 333092,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "352000,-81375,352750,-80625"
)
tg (CPTG
uid 333093,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 333094,0
va (VaSet
)
xt "350400,-81500,351000,-80500"
st "Q"
ju 2
blo "351000,-80700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Q"
t "std_ulogic"
o 1
)
)
)
*687 (CptPort
uid 333095,0
ps "OnEdgeStrategy"
shape (Triangle
uid 333096,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "343250,-80375,344000,-79625"
)
tg (CPTG
uid 333097,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 333098,0
va (VaSet
)
xt "345000,-80500,346100,-79500"
st "D1"
blo "345000,-79700"
)
)
thePort (LogicalPort
decl (Decl
n "D1"
t "std_ulogic"
o 4
)
)
)
*688 (CptPort
uid 333099,0
ps "OnEdgeStrategy"
shape (Triangle
uid 333100,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "343250,-79375,344000,-78625"
)
tg (CPTG
uid 333101,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 333102,0
va (VaSet
)
xt "345000,-79500,346100,-78500"
st "D2"
blo "345000,-78700"
)
)
thePort (LogicalPort
decl (Decl
n "D2"
t "std_ulogic"
o 5
)
)
)
*689 (CptPort
uid 333103,0
ps "OnEdgeStrategy"
shape (Triangle
uid 333104,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "343250,-81375,344000,-80625"
)
tg (CPTG
uid 333105,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 333106,0
va (VaSet
)
xt "345000,-81500,346200,-80500"
st "CE"
blo "345000,-80700"
)
)
thePort (LogicalPort
decl (Decl
n "CE"
t "std_ulogic"
o 3
)
)
)
*690 (CptPort
uid 333107,0
ps "OnEdgeStrategy"
shape (Triangle
uid 333108,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "343250,-77375,344000,-76625"
)
tg (CPTG
uid 333109,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 333110,0
va (VaSet
)
xt "345000,-77500,345600,-76500"
st "S"
blo "345000,-76700"
)
)
thePort (LogicalPort
decl (Decl
n "S"
t "std_ulogic"
o 7
)
)
)
*691 (CptPort
uid 333111,0
ps "OnEdgeStrategy"
shape (Triangle
uid 333112,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "343250,-78375,344000,-77625"
)
tg (CPTG
uid 333113,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 333114,0
va (VaSet
)
xt "345000,-78500,345600,-77500"
st "R"
blo "345000,-77700"
)
)
thePort (LogicalPort
decl (Decl
n "R"
t "std_ulogic"
o 6
)
)
)
]
shape (Rectangle
uid 333079,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "344000,-83000,352000,-76000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 333080,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*692 (Text
uid 333081,0
va (VaSet
font "helvetica,8,1"
)
xt "346700,-80000,349300,-79000"
st "unisim"
blo "346700,-79200"
tm "BdLibraryNameMgr"
)
*693 (Text
uid 333082,0
va (VaSet
font "helvetica,8,1"
)
xt "346700,-79000,349100,-78000"
st "ODDR"
blo "346700,-78200"
tm "CptNameMgr"
)
*694 (Text
uid 333083,0
va (VaSet
font "helvetica,8,1"
)
xt "346700,-78000,351000,-77000"
st "Uoddrbco2"
blo "346700,-77200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 333084,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 333085,0
text (MLText
uid 333086,0
va (VaSet
font "clean,8,0"
)
xt "343000,-85400,364500,-83000"
st "DDR_CLK_EDGE = \"SAME_EDGE\"    ( string )  
INIT         = '0'            ( bit    )  
SRTYPE       = \"SYNC\"         ( string )  "
)
header ""
)
elements [
(GiElement
name "DDR_CLK_EDGE"
type "string"
value "\"SAME_EDGE\""
)
(GiElement
name "INIT"
type "bit"
value "'0'"
)
(GiElement
name "SRTYPE"
type "string"
value "\"SYNC\""
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*695 (MWC
uid 333194,0
optionalChildren [
*696 (CptPort
uid 333203,0
optionalChildren [
*697 (Line
uid 333208,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "377000,-84000,378000,-84000"
pts [
"377000,-84000"
"378000,-84000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 333204,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "376250,-84375,377000,-83625"
)
tg (CPTG
uid 333205,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 333206,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "374000,-84500,375500,-83600"
st "din"
blo "374000,-83800"
)
s (Text
uid 333207,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "374000,-83600,374000,-83600"
blo "374000,-83600"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
o 69
)
)
)
*698 (CptPort
uid 333209,0
optionalChildren [
*699 (Line
uid 333214,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "381000,-84000,382000,-84000"
pts [
"382000,-84000"
"381000,-84000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 333210,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "382000,-84375,382750,-83625"
)
tg (CPTG
uid 333211,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 333212,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "383000,-84500,385000,-83600"
st "dout"
ju 2
blo "385000,-83800"
)
s (Text
uid 333213,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "385000,-83600,385000,-83600"
ju 2
blo "385000,-83600"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 67
)
)
)
*700 (Grouping
uid 333215,0
optionalChildren [
*701 (CommentGraphic
uid 333217,0
shape (CustomPolygon
pts [
"378000,-86000"
"381000,-84000"
"378000,-82000"
"378000,-86000"
]
uid 333218,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "378000,-86000,381000,-82000"
)
oxt "7000,6000,10000,10000"
)
*702 (CommentText
uid 333219,0
shape (Rectangle
uid 333220,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "378000,-85000,380250,-83000"
)
oxt "7000,7000,9250,9000"
text (MLText
uid 333221,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "378125,-84450,380125,-83550"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 333216,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "378000,-86000,381000,-82000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 333195,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "377000,-86000,382000,-82000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 333196,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*703 (Text
uid 333197,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "379350,-83800,384650,-82800"
st "moduleware"
blo "379350,-83000"
)
*704 (Text
uid 333198,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "379350,-82900,380950,-81900"
st "buff"
blo "379350,-82100"
)
*705 (Text
uid 333199,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "379350,-82800,381450,-81800"
st "U_25"
blo "379350,-82000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 333200,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 333201,0
text (MLText
uid 333202,0
va (VaSet
font "clean,8,0"
)
xt "374000,-104700,374000,-104700"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*706 (MWC
uid 333222,0
optionalChildren [
*707 (CptPort
uid 333231,0
optionalChildren [
*708 (Line
uid 333236,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "377000,-83000,378000,-83000"
pts [
"377000,-83000"
"378000,-83000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 333232,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "376250,-83375,377000,-82625"
)
tg (CPTG
uid 333233,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 333234,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "374000,-83500,375500,-82600"
st "din"
blo "374000,-82800"
)
s (Text
uid 333235,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "374000,-82600,374000,-82600"
blo "374000,-82600"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "din"
t "std_logic"
o 97
)
)
)
*709 (CptPort
uid 333237,0
optionalChildren [
*710 (Line
uid 333242,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "381000,-83000,382000,-83000"
pts [
"382000,-83000"
"381000,-83000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 333238,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "382000,-83375,382750,-82625"
)
tg (CPTG
uid 333239,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 333240,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "383000,-83500,385000,-82600"
st "dout"
ju 2
blo "385000,-82800"
)
s (Text
uid 333241,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "385000,-82600,385000,-82600"
ju 2
blo "385000,-82600"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "dout"
t "std_logic"
o 90
)
)
)
*711 (Grouping
uid 333243,0
optionalChildren [
*712 (CommentGraphic
uid 333245,0
shape (CustomPolygon
pts [
"378000,-85000"
"381000,-83000"
"378000,-81000"
"378000,-85000"
]
uid 333246,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "378000,-85000,381000,-81000"
)
oxt "7000,6000,10000,10000"
)
*713 (CommentText
uid 333247,0
shape (Rectangle
uid 333248,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "378000,-84000,380250,-82000"
)
oxt "7000,7000,9250,9000"
text (MLText
uid 333249,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "378125,-83450,380125,-82550"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 333244,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "378000,-85000,381000,-81000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 333223,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "377000,-85000,382000,-81000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 333224,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*714 (Text
uid 333225,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "379350,-82800,384650,-81800"
st "moduleware"
blo "379350,-82000"
)
*715 (Text
uid 333226,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "379350,-81900,380950,-80900"
st "buff"
blo "379350,-81100"
)
*716 (Text
uid 333227,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "379350,-81800,381450,-80800"
st "U_20"
blo "379350,-81000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 333228,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 333229,0
text (MLText
uid 333230,0
va (VaSet
font "clean,8,0"
)
xt "374000,-103700,374000,-103700"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*717 (SaComponent
uid 334171,0
optionalChildren [
*718 (CptPort
uid 334180,0
ps "OnEdgeStrategy"
shape (Triangle
uid 334181,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "343250,-70375,344000,-69625"
)
tg (CPTG
uid 334182,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 334183,0
va (VaSet
)
xt "345000,-70500,345600,-69500"
st "C"
blo "345000,-69700"
)
)
thePort (LogicalPort
decl (Decl
n "C"
t "std_ulogic"
o 2
)
)
)
*719 (CptPort
uid 334184,0
ps "OnEdgeStrategy"
shape (Triangle
uid 334185,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "352000,-69375,352750,-68625"
)
tg (CPTG
uid 334186,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 334187,0
va (VaSet
)
xt "350400,-69500,351000,-68500"
st "Q"
ju 2
blo "351000,-68700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Q"
t "std_ulogic"
o 1
)
)
)
*720 (CptPort
uid 334188,0
ps "OnEdgeStrategy"
shape (Triangle
uid 334189,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "343250,-68375,344000,-67625"
)
tg (CPTG
uid 334190,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 334191,0
va (VaSet
)
xt "345000,-68500,346100,-67500"
st "D1"
blo "345000,-67700"
)
)
thePort (LogicalPort
decl (Decl
n "D1"
t "std_ulogic"
o 4
)
)
)
*721 (CptPort
uid 334192,0
ps "OnEdgeStrategy"
shape (Triangle
uid 334193,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "343250,-67375,344000,-66625"
)
tg (CPTG
uid 334194,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 334195,0
va (VaSet
)
xt "345000,-67500,346100,-66500"
st "D2"
blo "345000,-66700"
)
)
thePort (LogicalPort
decl (Decl
n "D2"
t "std_ulogic"
o 5
)
)
)
*722 (CptPort
uid 334196,0
ps "OnEdgeStrategy"
shape (Triangle
uid 334197,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "343250,-69375,344000,-68625"
)
tg (CPTG
uid 334198,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 334199,0
va (VaSet
)
xt "345000,-69500,346200,-68500"
st "CE"
blo "345000,-68700"
)
)
thePort (LogicalPort
decl (Decl
n "CE"
t "std_ulogic"
o 3
)
)
)
*723 (CptPort
uid 334200,0
ps "OnEdgeStrategy"
shape (Triangle
uid 334201,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "343250,-65375,344000,-64625"
)
tg (CPTG
uid 334202,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 334203,0
va (VaSet
)
xt "345000,-65500,345600,-64500"
st "S"
blo "345000,-64700"
)
)
thePort (LogicalPort
decl (Decl
n "S"
t "std_ulogic"
o 7
)
)
)
*724 (CptPort
uid 334204,0
ps "OnEdgeStrategy"
shape (Triangle
uid 334205,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "343250,-66375,344000,-65625"
)
tg (CPTG
uid 334206,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 334207,0
va (VaSet
)
xt "345000,-66500,345600,-65500"
st "R"
blo "345000,-65700"
)
)
thePort (LogicalPort
decl (Decl
n "R"
t "std_ulogic"
o 6
)
)
)
]
shape (Rectangle
uid 334172,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "344000,-71000,352000,-64000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 334173,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*725 (Text
uid 334174,0
va (VaSet
font "helvetica,8,1"
)
xt "346700,-68000,349300,-67000"
st "unisim"
blo "346700,-67200"
tm "BdLibraryNameMgr"
)
*726 (Text
uid 334175,0
va (VaSet
font "helvetica,8,1"
)
xt "346700,-67000,349100,-66000"
st "ODDR"
blo "346700,-66200"
tm "CptNameMgr"
)
*727 (Text
uid 334176,0
va (VaSet
font "helvetica,8,1"
)
xt "346700,-66000,351000,-65000"
st "Uoddrbco5"
blo "346700,-65200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 334177,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 334178,0
text (MLText
uid 334179,0
va (VaSet
font "clean,8,0"
)
xt "343000,-73400,364500,-71000"
st "DDR_CLK_EDGE = \"SAME_EDGE\"    ( string )  
INIT         = '0'            ( bit    )  
SRTYPE       = \"SYNC\"         ( string )  "
)
header ""
)
elements [
(GiElement
name "DDR_CLK_EDGE"
type "string"
value "\"SAME_EDGE\""
)
(GiElement
name "INIT"
type "bit"
value "'0'"
)
(GiElement
name "SRTYPE"
type "string"
value "\"SYNC\""
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*728 (Net
uid 334250,0
decl (Decl
n "dbg_clk_p2_pll"
t "std_logic"
o 59
suid 2401,0
)
declText (MLText
uid 334251,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "6000,-20000,23000,-18800"
st "signal dbg_clk_p2_pll      : std_logic"
)
)
*729 (SaComponent
uid 334262,0
optionalChildren [
*730 (CptPort
uid 334271,0
ps "OnEdgeStrategy"
shape (Triangle
uid 334272,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "343250,-60375,344000,-59625"
)
tg (CPTG
uid 334273,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 334274,0
va (VaSet
)
xt "345000,-60500,345600,-59500"
st "C"
blo "345000,-59700"
)
)
thePort (LogicalPort
decl (Decl
n "C"
t "std_ulogic"
o 2
)
)
)
*731 (CptPort
uid 334275,0
ps "OnEdgeStrategy"
shape (Triangle
uid 334276,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "352000,-59375,352750,-58625"
)
tg (CPTG
uid 334277,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 334278,0
va (VaSet
)
xt "350400,-59500,351000,-58500"
st "Q"
ju 2
blo "351000,-58700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Q"
t "std_ulogic"
o 1
)
)
)
*732 (CptPort
uid 334279,0
ps "OnEdgeStrategy"
shape (Triangle
uid 334280,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "343250,-58375,344000,-57625"
)
tg (CPTG
uid 334281,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 334282,0
va (VaSet
)
xt "345000,-58500,346100,-57500"
st "D1"
blo "345000,-57700"
)
)
thePort (LogicalPort
decl (Decl
n "D1"
t "std_ulogic"
o 4
)
)
)
*733 (CptPort
uid 334283,0
ps "OnEdgeStrategy"
shape (Triangle
uid 334284,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "343250,-57375,344000,-56625"
)
tg (CPTG
uid 334285,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 334286,0
va (VaSet
)
xt "345000,-57500,346100,-56500"
st "D2"
blo "345000,-56700"
)
)
thePort (LogicalPort
decl (Decl
n "D2"
t "std_ulogic"
o 5
)
)
)
*734 (CptPort
uid 334287,0
ps "OnEdgeStrategy"
shape (Triangle
uid 334288,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "343250,-59375,344000,-58625"
)
tg (CPTG
uid 334289,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 334290,0
va (VaSet
)
xt "345000,-59500,346200,-58500"
st "CE"
blo "345000,-58700"
)
)
thePort (LogicalPort
decl (Decl
n "CE"
t "std_ulogic"
o 3
)
)
)
*735 (CptPort
uid 334291,0
ps "OnEdgeStrategy"
shape (Triangle
uid 334292,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "343250,-55375,344000,-54625"
)
tg (CPTG
uid 334293,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 334294,0
va (VaSet
)
xt "345000,-55500,345600,-54500"
st "S"
blo "345000,-54700"
)
)
thePort (LogicalPort
decl (Decl
n "S"
t "std_ulogic"
o 7
)
)
)
*736 (CptPort
uid 334295,0
ps "OnEdgeStrategy"
shape (Triangle
uid 334296,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "343250,-56375,344000,-55625"
)
tg (CPTG
uid 334297,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 334298,0
va (VaSet
)
xt "345000,-56500,345600,-55500"
st "R"
blo "345000,-55700"
)
)
thePort (LogicalPort
decl (Decl
n "R"
t "std_ulogic"
o 6
)
)
)
]
shape (Rectangle
uid 334263,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "344000,-61000,352000,-54000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 334264,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*737 (Text
uid 334265,0
va (VaSet
font "helvetica,8,1"
)
xt "346700,-58000,349300,-57000"
st "unisim"
blo "346700,-57200"
tm "BdLibraryNameMgr"
)
*738 (Text
uid 334266,0
va (VaSet
font "helvetica,8,1"
)
xt "346700,-57000,349100,-56000"
st "ODDR"
blo "346700,-56200"
tm "CptNameMgr"
)
*739 (Text
uid 334267,0
va (VaSet
font "helvetica,8,1"
)
xt "346700,-56000,351000,-55000"
st "Uoddrbco6"
blo "346700,-55200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 334268,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 334269,0
text (MLText
uid 334270,0
va (VaSet
font "clean,8,0"
)
xt "343000,-63400,364500,-61000"
st "DDR_CLK_EDGE = \"SAME_EDGE\"    ( string )  
INIT         = '0'            ( bit    )  
SRTYPE       = \"SYNC\"         ( string )  "
)
header ""
)
elements [
(GiElement
name "DDR_CLK_EDGE"
type "string"
value "\"SAME_EDGE\""
)
(GiElement
name "INIT"
type "bit"
value "'0'"
)
(GiElement
name "SRTYPE"
type "string"
value "\"SYNC\""
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*740 (Net
uid 334345,0
decl (Decl
n "dbg_lemo_clk"
t "std_logic"
preAdd 0
posAdd 0
o 87
suid 2402,0
)
declText (MLText
uid 334346,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "6000,-20000,23000,-18800"
st "signal dbg_lemo_clk        : std_logic"
)
)
*741 (MWC
uid 334359,0
optionalChildren [
*742 (CptPort
uid 334368,0
optionalChildren [
*743 (Line
uid 334373,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "367000,-130000,368000,-130000"
pts [
"368000,-130000"
"367000,-130000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 334369,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "368000,-130375,368750,-129625"
)
tg (CPTG
uid 334370,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 334371,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "1084750,-130500,1086250,-129600"
st "din"
ju 2
blo "1086250,-129800"
)
s (Text
uid 334372,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "1086250,-129600,1086250,-129600"
ju 2
blo "1086250,-129600"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
o 134
)
)
)
*744 (CptPort
uid 334374,0
optionalChildren [
*745 (Line
uid 334379,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "363000,-130000,364000,-130000"
pts [
"363000,-130000"
"364000,-130000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 334375,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "362250,-130375,363000,-129625"
)
tg (CPTG
uid 334376,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 334377,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "1082250,-130500,1084250,-129600"
st "dout"
blo "1082250,-129800"
)
s (Text
uid 334378,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "1082250,-129600,1082250,-129600"
blo "1082250,-129600"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 49
)
)
)
*746 (Grouping
uid 334380,0
optionalChildren [
*747 (CommentGraphic
uid 334382,0
shape (CustomPolygon
pts [
"367000,-132000"
"367000,-128000"
"364000,-130000"
"367000,-132000"
]
uid 334383,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "364000,-132000,367000,-128000"
)
oxt "7000,6000,10000,10000"
)
*748 (CommentText
uid 334384,0
shape (Rectangle
uid 334385,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "364750,-131000,367000,-129000"
)
oxt "7750,7000,10000,9000"
text (MLText
uid 334386,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "364875,-130450,366875,-129550"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 334381,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "364000,-132000,367000,-128000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 334360,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "363000,-132000,368000,-128000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 334361,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*749 (Text
uid 334362,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "365350,-129800,370650,-128800"
st "moduleware"
blo "365350,-129000"
)
*750 (Text
uid 334363,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "365350,-128900,366950,-127900"
st "buff"
blo "365350,-128100"
)
*751 (Text
uid 334364,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "365350,-128800,367450,-127800"
st "U_13"
blo "365350,-128000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 334365,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 334366,0
text (MLText
uid 334367,0
va (VaSet
font "clean,8,0"
)
xt "360000,-150700,360000,-150700"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*752 (Net
uid 334395,0
decl (Decl
n "lemo_clk_in"
t "std_logic"
o 135
suid 2403,0
)
declText (MLText
uid 334396,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "6000,-20000,22400,-18800"
st "signal lemo_clk_in         : std_logic"
)
)
*753 (PortIoIn
uid 335184,0
shape (CompositeShape
uid 335185,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 335186,0
sl 0
ro 270
xt "177000,-101375,178500,-100625"
)
(Line
uid 335187,0
sl 0
ro 270
xt "178500,-101000,179000,-101000"
pts [
"178500,-101000"
"179000,-101000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 335188,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 335189,0
va (VaSet
isHidden 1
)
xt "173500,-101500,176000,-100500"
st "clk160"
ju 2
blo "176000,-100700"
tm "WireNameMgr"
)
)
)
*754 (Net
uid 335200,0
decl (Decl
n "dbg_clk156"
t "std_logic"
preAdd 0
posAdd 0
o 85
suid 2408,0
)
declText (MLText
uid 335201,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "6000,-20000,22600,-18800"
st "signal dbg_clk156          : std_logic"
)
)
*755 (SaComponent
uid 335204,0
optionalChildren [
*756 (CptPort
uid 335213,0
ps "OnEdgeStrategy"
shape (Triangle
uid 335214,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "343250,-102375,344000,-101625"
)
tg (CPTG
uid 335215,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 335216,0
va (VaSet
)
xt "345000,-102500,345600,-101500"
st "C"
blo "345000,-101700"
)
)
thePort (LogicalPort
decl (Decl
n "C"
t "std_ulogic"
o 2
)
)
)
*757 (CptPort
uid 335217,0
ps "OnEdgeStrategy"
shape (Triangle
uid 335218,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "352000,-101375,352750,-100625"
)
tg (CPTG
uid 335219,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 335220,0
va (VaSet
)
xt "350400,-101500,351000,-100500"
st "Q"
ju 2
blo "351000,-100700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Q"
t "std_ulogic"
o 1
)
)
)
*758 (CptPort
uid 335221,0
ps "OnEdgeStrategy"
shape (Triangle
uid 335222,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "343250,-100375,344000,-99625"
)
tg (CPTG
uid 335223,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 335224,0
va (VaSet
)
xt "345000,-100500,346100,-99500"
st "D1"
blo "345000,-99700"
)
)
thePort (LogicalPort
decl (Decl
n "D1"
t "std_ulogic"
o 4
)
)
)
*759 (CptPort
uid 335225,0
ps "OnEdgeStrategy"
shape (Triangle
uid 335226,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "343250,-99375,344000,-98625"
)
tg (CPTG
uid 335227,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 335228,0
va (VaSet
)
xt "345000,-99500,346100,-98500"
st "D2"
blo "345000,-98700"
)
)
thePort (LogicalPort
decl (Decl
n "D2"
t "std_ulogic"
o 5
)
)
)
*760 (CptPort
uid 335229,0
ps "OnEdgeStrategy"
shape (Triangle
uid 335230,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "343250,-101375,344000,-100625"
)
tg (CPTG
uid 335231,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 335232,0
va (VaSet
)
xt "345000,-101500,346200,-100500"
st "CE"
blo "345000,-100700"
)
)
thePort (LogicalPort
decl (Decl
n "CE"
t "std_ulogic"
o 3
)
)
)
*761 (CptPort
uid 335233,0
ps "OnEdgeStrategy"
shape (Triangle
uid 335234,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "343250,-97375,344000,-96625"
)
tg (CPTG
uid 335235,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 335236,0
va (VaSet
)
xt "345000,-97500,345600,-96500"
st "S"
blo "345000,-96700"
)
)
thePort (LogicalPort
decl (Decl
n "S"
t "std_ulogic"
o 7
)
)
)
*762 (CptPort
uid 335237,0
ps "OnEdgeStrategy"
shape (Triangle
uid 335238,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "343250,-98375,344000,-97625"
)
tg (CPTG
uid 335239,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 335240,0
va (VaSet
)
xt "345000,-98500,345600,-97500"
st "R"
blo "345000,-97700"
)
)
thePort (LogicalPort
decl (Decl
n "R"
t "std_ulogic"
o 6
)
)
)
]
shape (Rectangle
uid 335205,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "344000,-103000,352000,-96000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 335206,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*763 (Text
uid 335207,0
va (VaSet
font "helvetica,8,1"
)
xt "346700,-100000,349300,-99000"
st "unisim"
blo "346700,-99200"
tm "BdLibraryNameMgr"
)
*764 (Text
uid 335208,0
va (VaSet
font "helvetica,8,1"
)
xt "346700,-99000,349100,-98000"
st "ODDR"
blo "346700,-98200"
tm "CptNameMgr"
)
*765 (Text
uid 335209,0
va (VaSet
font "helvetica,8,1"
)
xt "346700,-98000,351000,-97000"
st "Uoddrbco7"
blo "346700,-97200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 335210,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 335211,0
text (MLText
uid 335212,0
va (VaSet
font "clean,8,0"
)
xt "343000,-105400,364500,-103000"
st "DDR_CLK_EDGE = \"SAME_EDGE\"    ( string )  
INIT         = '0'            ( bit    )  
SRTYPE       = \"SYNC\"         ( string )  "
)
header ""
)
elements [
(GiElement
name "DDR_CLK_EDGE"
type "string"
value "\"SAME_EDGE\""
)
(GiElement
name "INIT"
type "bit"
value "'0'"
)
(GiElement
name "SRTYPE"
type "string"
value "\"SYNC\""
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*766 (Net
uid 335285,0
decl (Decl
n "dbg_clk156_delayed"
t "std_logic"
preAdd 0
posAdd 0
o 82
suid 2410,0
)
declText (MLText
uid 335286,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "6000,-20000,24400,-18800"
st "signal dbg_clk156_delayed  : std_logic"
)
)
*767 (MWC
uid 335299,0
optionalChildren [
*768 (CptPort
uid 335308,0
optionalChildren [
*769 (Line
uid 335313,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "377000,-54000,378000,-54000"
pts [
"377000,-54000"
"378000,-54000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 335309,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "376250,-54375,377000,-53625"
)
tg (CPTG
uid 335310,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 335311,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "374000,-54500,375500,-53600"
st "din"
blo "374000,-53800"
)
s (Text
uid 335312,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "374000,-53600,374000,-53600"
blo "374000,-53600"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
o 105
)
)
)
*770 (CptPort
uid 335314,0
optionalChildren [
*771 (Line
uid 335319,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "381000,-54000,382000,-54000"
pts [
"382000,-54000"
"381000,-54000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 335315,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "382000,-54375,382750,-53625"
)
tg (CPTG
uid 335316,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 335317,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "383000,-54500,385000,-53600"
st "dout"
ju 2
blo "385000,-53800"
)
s (Text
uid 335318,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "385000,-53600,385000,-53600"
ju 2
blo "385000,-53600"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 104
)
)
)
*772 (Grouping
uid 335320,0
optionalChildren [
*773 (CommentGraphic
uid 335322,0
shape (CustomPolygon
pts [
"378000,-56000"
"381000,-54000"
"378000,-52000"
"378000,-56000"
]
uid 335323,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "378000,-56000,381000,-52000"
)
oxt "7000,6000,10000,10000"
)
*774 (CommentText
uid 335324,0
shape (Rectangle
uid 335325,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "378000,-55000,380250,-53000"
)
oxt "7000,7000,9250,9000"
text (MLText
uid 335326,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "378125,-54450,380125,-53550"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 335321,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "378000,-56000,381000,-52000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 335300,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "377000,-56000,382000,-52000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 335301,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*775 (Text
uid 335302,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "379350,-53800,384650,-52800"
st "moduleware"
blo "379350,-53000"
)
*776 (Text
uid 335303,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "379350,-52900,380950,-51900"
st "buff"
blo "379350,-52100"
)
*777 (Text
uid 335304,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "379350,-52800,381450,-51800"
st "U_14"
blo "379350,-52000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 335305,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 335306,0
text (MLText
uid 335307,0
va (VaSet
font "clean,8,0"
)
xt "374000,-74700,374000,-74700"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*778 (Net
uid 335345,0
decl (Decl
n "tdc_calib_edge0"
t "std_logic"
o 105
suid 2412,0
)
declText (MLText
uid 335346,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "6000,-20000,23200,-18800"
st "signal tdc_calib_edge0     : std_logic"
)
)
*779 (Net
uid 336160,0
decl (Decl
n "dbg_tdc_calib_edge0"
t "std_logic"
o 104
suid 2415,0
)
declText (MLText
uid 336161,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "6000,-20000,24300,-18800"
st "signal dbg_tdc_calib_edge0 : std_logic"
)
)
*780 (Net
uid 336381,0
decl (Decl
n "tlu_trig"
t "std_logic"
o 54
suid 2420,0
)
declText (MLText
uid 336382,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "6000,-20000,18200,-18800"
st "tlu_trig            : std_logic"
)
)
*781 (Net
uid 336383,0
decl (Decl
n "tlu_tclk"
t "std_logic"
o 53
suid 2421,0
)
declText (MLText
uid 336384,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "6000,-20000,18300,-18800"
st "tlu_tclk            : std_logic"
)
)
*782 (Net
uid 336385,0
decl (Decl
n "tlu_busy"
t "std_logic"
o 52
suid 2422,0
)
declText (MLText
uid 336386,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "6000,-20000,18900,-18800"
st "tlu_busy            : std_logic"
)
)
*783 (Net
uid 336409,0
decl (Decl
n "tog"
t "std_logic_vector"
b "(34 downto 0)"
o 176
suid 2425,0
)
declText (MLText
uid 336410,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "6000,-20000,30800,-18800"
st "signal tog                 : std_logic_vector(34 downto 0)"
)
)
*784 (MWC
uid 337230,0
optionalChildren [
*785 (CptPort
uid 337239,0
optionalChildren [
*786 (Line
uid 337244,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "377000,-47000,378000,-47000"
pts [
"377000,-47000"
"378000,-47000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 337240,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "376250,-47375,377000,-46625"
)
tg (CPTG
uid 337241,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 337242,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "374000,-47500,375500,-46600"
st "din"
blo "374000,-46800"
)
s (Text
uid 337243,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "374000,-46600,374000,-46600"
blo "374000,-46600"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
o 54
)
)
)
*787 (CptPort
uid 337245,0
optionalChildren [
*788 (Line
uid 337250,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "381000,-47000,382000,-47000"
pts [
"382000,-47000"
"381000,-47000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 337246,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "382000,-47375,382750,-46625"
)
tg (CPTG
uid 337247,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 337248,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "383000,-47500,385000,-46600"
st "dout"
ju 2
blo "385000,-46800"
)
s (Text
uid 337249,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "385000,-46600,385000,-46600"
ju 2
blo "385000,-46600"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 175
)
)
)
*789 (Grouping
uid 337251,0
optionalChildren [
*790 (CommentGraphic
uid 337253,0
shape (CustomPolygon
pts [
"378000,-49000"
"381000,-47000"
"378000,-45000"
"378000,-49000"
]
uid 337254,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "378000,-49000,381000,-45000"
)
oxt "7000,6000,10000,10000"
)
*791 (CommentText
uid 337255,0
shape (Rectangle
uid 337256,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "378000,-48000,380250,-46000"
)
oxt "7000,7000,9250,9000"
text (MLText
uid 337257,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "378125,-47450,380125,-46550"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 337252,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "378000,-49000,381000,-45000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 337231,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "377000,-49000,382000,-45000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 337232,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*792 (Text
uid 337233,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "379350,-46800,384650,-45800"
st "moduleware"
blo "379350,-46000"
)
*793 (Text
uid 337234,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "379350,-45900,380950,-44900"
st "buff"
blo "379350,-45100"
)
*794 (Text
uid 337235,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "379350,-45800,381450,-44800"
st "U_23"
blo "379350,-45000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 337236,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 337237,0
text (MLText
uid 337238,0
va (VaSet
font "clean,8,0"
)
xt "374000,-67700,374000,-67700"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*795 (MWC
uid 337258,0
optionalChildren [
*796 (CptPort
uid 337267,0
optionalChildren [
*797 (Line
uid 337272,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "377000,-46000,378000,-46000"
pts [
"377000,-46000"
"378000,-46000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 337268,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "376250,-46375,377000,-45625"
)
tg (CPTG
uid 337269,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 337270,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "374000,-46500,375500,-45600"
st "din"
blo "374000,-45800"
)
s (Text
uid 337271,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "374000,-45600,374000,-45600"
blo "374000,-45600"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
o 53
)
)
)
*798 (CptPort
uid 337273,0
optionalChildren [
*799 (Line
uid 337278,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "381000,-46000,382000,-46000"
pts [
"382000,-46000"
"381000,-46000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 337274,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "382000,-46375,382750,-45625"
)
tg (CPTG
uid 337275,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 337276,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "383000,-46500,385000,-45600"
st "dout"
ju 2
blo "385000,-45800"
)
s (Text
uid 337277,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "385000,-45600,385000,-45600"
ju 2
blo "385000,-45600"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 174
)
)
)
*800 (Grouping
uid 337279,0
optionalChildren [
*801 (CommentGraphic
uid 337281,0
shape (CustomPolygon
pts [
"378000,-48000"
"381000,-46000"
"378000,-44000"
"378000,-48000"
]
uid 337282,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "378000,-48000,381000,-44000"
)
oxt "7000,6000,10000,10000"
)
*802 (CommentText
uid 337283,0
shape (Rectangle
uid 337284,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "378000,-47000,380250,-45000"
)
oxt "7000,7000,9250,9000"
text (MLText
uid 337285,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "378125,-46450,380125,-45550"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 337280,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "378000,-48000,381000,-44000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 337259,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "377000,-48000,382000,-44000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 337260,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*803 (Text
uid 337261,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "379350,-45800,384650,-44800"
st "moduleware"
blo "379350,-45000"
)
*804 (Text
uid 337262,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "379350,-44900,380950,-43900"
st "buff"
blo "379350,-44100"
)
*805 (Text
uid 337263,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "379350,-44800,381450,-43800"
st "U_24"
blo "379350,-44000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 337264,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 337265,0
text (MLText
uid 337266,0
va (VaSet
font "clean,8,0"
)
xt "374000,-66700,374000,-66700"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*806 (MWC
uid 337286,0
optionalChildren [
*807 (CptPort
uid 337295,0
optionalChildren [
*808 (Line
uid 337300,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "377000,-45000,378000,-45000"
pts [
"377000,-45000"
"378000,-45000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 337296,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "376250,-45375,377000,-44625"
)
tg (CPTG
uid 337297,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 337298,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "374000,-45500,375500,-44600"
st "din"
blo "374000,-44800"
)
s (Text
uid 337299,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "374000,-44600,374000,-44600"
blo "374000,-44600"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
o 52
)
)
)
*809 (CptPort
uid 337301,0
optionalChildren [
*810 (Line
uid 337306,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "381000,-45000,382000,-45000"
pts [
"382000,-45000"
"381000,-45000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 337302,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "382000,-45375,382750,-44625"
)
tg (CPTG
uid 337303,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 337304,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "383000,-45500,385000,-44600"
st "dout"
ju 2
blo "385000,-44800"
)
s (Text
uid 337305,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "385000,-44600,385000,-44600"
ju 2
blo "385000,-44600"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 173
)
)
)
*811 (Grouping
uid 337307,0
optionalChildren [
*812 (CommentGraphic
uid 337309,0
shape (CustomPolygon
pts [
"378000,-47000"
"381000,-45000"
"378000,-43000"
"378000,-47000"
]
uid 337310,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "378000,-47000,381000,-43000"
)
oxt "7000,6000,10000,10000"
)
*813 (CommentText
uid 337311,0
shape (Rectangle
uid 337312,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "378000,-46000,380250,-44000"
)
oxt "7000,7000,9250,9000"
text (MLText
uid 337313,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "378125,-45450,380125,-44550"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 337308,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "378000,-47000,381000,-43000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 337287,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "377000,-47000,382000,-43000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 337288,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*814 (Text
uid 337289,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "379350,-44800,384650,-43800"
st "moduleware"
blo "379350,-44000"
)
*815 (Text
uid 337290,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "379350,-43900,380950,-42900"
st "buff"
blo "379350,-43100"
)
*816 (Text
uid 337291,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "379350,-43800,381450,-42800"
st "U_26"
blo "379350,-43000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 337292,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 337293,0
text (MLText
uid 337294,0
va (VaSet
font "clean,8,0"
)
xt "374000,-65700,374000,-65700"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*817 (Net
uid 337338,0
decl (Decl
n "dbg_tlu_trig"
t "std_logic"
o 175
suid 2429,0
)
declText (MLText
uid 337339,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "6000,-20000,22200,-18800"
st "signal dbg_tlu_trig        : std_logic"
)
)
*818 (Net
uid 337340,0
decl (Decl
n "dbg_tlu_tclk"
t "std_logic"
o 174
suid 2430,0
)
declText (MLText
uid 337341,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "6000,-20000,22300,-18800"
st "signal dbg_tlu_tclk        : std_logic"
)
)
*819 (Net
uid 337342,0
decl (Decl
n "dbg_tlu_busy"
t "std_logic"
o 173
suid 2431,0
)
declText (MLText
uid 337343,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "6000,-20000,22900,-18800"
st "signal dbg_tlu_busy        : std_logic"
)
)
*820 (PortIoIn
uid 337356,0
shape (CompositeShape
uid 337357,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 337358,0
sl 0
ro 270
xt "245000,47625,246500,48375"
)
(Line
uid 337359,0
sl 0
ro 270
xt "246500,48000,247000,48000"
pts [
"246500,48000"
"247000,48000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 337360,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 337361,0
va (VaSet
isHidden 1
)
xt "241300,47500,244000,48500"
st "tlu_trig"
ju 2
blo "244000,48300"
tm "WireNameMgr"
)
)
)
*821 (PortIoOut
uid 337368,0
shape (CompositeShape
uid 337369,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 337370,0
sl 0
ro 90
xt "245000,48625,246500,49375"
)
(Line
uid 337371,0
sl 0
ro 90
xt "246500,49000,247000,49000"
pts [
"247000,49000"
"246500,49000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 337372,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 337373,0
va (VaSet
isHidden 1
)
xt "241300,48500,244000,49500"
st "tlu_tclk"
ju 2
blo "244000,49300"
tm "WireNameMgr"
)
)
)
*822 (PortIoOut
uid 337374,0
shape (CompositeShape
uid 337375,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 337376,0
sl 0
ro 90
xt "245000,49625,246500,50375"
)
(Line
uid 337377,0
sl 0
ro 90
xt "246500,50000,247000,50000"
pts [
"247000,50000"
"246500,50000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 337378,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 337379,0
va (VaSet
isHidden 1
)
xt "240900,49500,244000,50500"
st "tlu_busy"
ju 2
blo "244000,50300"
tm "WireNameMgr"
)
)
)
*823 (SaComponent
uid 339687,0
optionalChildren [
*824 (CptPort
uid 339696,0
ps "OnEdgeStrategy"
shape (Triangle
uid 339697,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "386000,65625,386750,66375"
)
tg (CPTG
uid 339698,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 339699,0
va (VaSet
)
xt "384500,65500,385000,66500"
st "o"
ju 2
blo "385000,66300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "o"
t "std_logic"
preAdd 0
posAdd 0
o 5
)
)
)
*825 (CptPort
uid 339700,0
ps "OnEdgeStrategy"
shape (Triangle
uid 339701,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "376250,67625,377000,68375"
)
tg (CPTG
uid 339702,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 339703,0
va (VaSet
)
xt "378000,67500,379000,68500"
st "rst"
blo "378000,68300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
preAdd 0
posAdd 0
o 4
)
)
)
*826 (CptPort
uid 339704,0
ps "OnEdgeStrategy"
shape (Triangle
uid 339705,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "376250,65625,377000,66375"
)
tg (CPTG
uid 339706,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 339707,0
va (VaSet
)
xt "378000,65500,378200,66500"
st "i"
blo "378000,66300"
)
)
thePort (LogicalPort
decl (Decl
n "i"
t "std_logic"
preAdd 0
posAdd 0
o 2
)
)
)
*827 (CptPort
uid 339708,0
ps "OnEdgeStrategy"
shape (Triangle
uid 339709,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "376250,66625,377000,67375"
)
tg (CPTG
uid 339710,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 339711,0
va (VaSet
)
xt "378000,66500,379000,67500"
st "clk"
blo "378000,67300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
preAdd 0
posAdd 0
o 1
)
)
)
*828 (CptPort
uid 339712,0
ps "OnEdgeStrategy"
shape (Triangle
uid 339713,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "376250,69625,377000,70375"
)
tg (CPTG
uid 339714,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 339715,0
va (VaSet
)
xt "378000,69500,380000,70500"
st "tick_i"
blo "378000,70300"
)
)
thePort (LogicalPort
decl (Decl
n "tick_i"
t "std_logic"
o 3
)
)
)
]
shape (Rectangle
uid 339688,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "377000,65000,386000,71000"
)
oxt "19000,8000,27000,12000"
ttg (MlTextGroup
uid 339689,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*829 (Text
uid 339690,0
va (VaSet
font "helvetica,8,1"
)
xt "380450,65300,382150,66300"
st "utils"
blo "380450,66100"
tm "BdLibraryNameMgr"
)
*830 (Text
uid 339691,0
va (VaSet
font "helvetica,8,1"
)
xt "380450,66300,384350,67300"
st "led_pulse"
blo "380450,67100"
tm "CptNameMgr"
)
*831 (Text
uid 339692,0
va (VaSet
font "helvetica,8,1"
)
xt "380450,67300,382550,68300"
st "U_49"
blo "380450,68100"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 339693,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 339694,0
text (MLText
uid 339695,0
va (VaSet
font "clean,8,0"
)
xt "376500,58000,376500,58000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*832 (SaComponent
uid 339746,0
optionalChildren [
*833 (CptPort
uid 339755,0
ps "OnEdgeStrategy"
shape (Triangle
uid 339756,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "386000,73625,386750,74375"
)
tg (CPTG
uid 339757,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 339758,0
va (VaSet
)
xt "384500,73500,385000,74500"
st "o"
ju 2
blo "385000,74300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "o"
t "std_logic"
preAdd 0
posAdd 0
o 5
)
)
)
*834 (CptPort
uid 339759,0
ps "OnEdgeStrategy"
shape (Triangle
uid 339760,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "376250,75625,377000,76375"
)
tg (CPTG
uid 339761,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 339762,0
va (VaSet
)
xt "378000,75500,379000,76500"
st "rst"
blo "378000,76300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
preAdd 0
posAdd 0
o 4
)
)
)
*835 (CptPort
uid 339763,0
ps "OnEdgeStrategy"
shape (Triangle
uid 339764,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "376250,73625,377000,74375"
)
tg (CPTG
uid 339765,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 339766,0
va (VaSet
)
xt "378000,73500,378200,74500"
st "i"
blo "378000,74300"
)
)
thePort (LogicalPort
decl (Decl
n "i"
t "std_logic"
preAdd 0
posAdd 0
o 2
)
)
)
*836 (CptPort
uid 339767,0
ps "OnEdgeStrategy"
shape (Triangle
uid 339768,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "376250,74625,377000,75375"
)
tg (CPTG
uid 339769,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 339770,0
va (VaSet
)
xt "378000,74500,379000,75500"
st "clk"
blo "378000,75300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
preAdd 0
posAdd 0
o 1
)
)
)
*837 (CptPort
uid 339771,0
ps "OnEdgeStrategy"
shape (Triangle
uid 339772,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "376250,77625,377000,78375"
)
tg (CPTG
uid 339773,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 339774,0
va (VaSet
)
xt "378000,77500,380000,78500"
st "tick_i"
blo "378000,78300"
)
)
thePort (LogicalPort
decl (Decl
n "tick_i"
t "std_logic"
o 3
)
)
)
]
shape (Rectangle
uid 339747,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "377000,73000,386000,79000"
)
oxt "19000,8000,27000,12000"
ttg (MlTextGroup
uid 339748,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*838 (Text
uid 339749,0
va (VaSet
font "helvetica,8,1"
)
xt "380450,73300,382150,74300"
st "utils"
blo "380450,74100"
tm "BdLibraryNameMgr"
)
*839 (Text
uid 339750,0
va (VaSet
font "helvetica,8,1"
)
xt "380450,74300,384350,75300"
st "led_pulse"
blo "380450,75100"
tm "CptNameMgr"
)
*840 (Text
uid 339751,0
va (VaSet
font "helvetica,8,1"
)
xt "380450,75300,382550,76300"
st "U_50"
blo "380450,76100"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 339752,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 339753,0
text (MLText
uid 339754,0
va (VaSet
font "clean,8,0"
)
xt "376500,66000,376500,66000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*841 (Net
uid 339805,0
decl (Decl
n "led_tlu_trig"
t "std_logic"
preAdd 0
posAdd 0
o 161
suid 2432,0
)
declText (MLText
uid 339806,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "6000,-20000,21900,-18800"
st "signal led_tlu_trig        : std_logic"
)
)
*842 (Net
uid 339807,0
decl (Decl
n "led_tlu_busy"
t "std_logic"
preAdd 0
posAdd 0
o 163
suid 2433,0
)
declText (MLText
uid 339808,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "6000,-20000,22600,-18800"
st "signal led_tlu_busy        : std_logic"
)
)
*843 (SaComponent
uid 339809,0
optionalChildren [
*844 (CptPort
uid 339818,0
ps "OnEdgeStrategy"
shape (Triangle
uid 339819,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "386000,81625,386750,82375"
)
tg (CPTG
uid 339820,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 339821,0
va (VaSet
)
xt "384500,81500,385000,82500"
st "o"
ju 2
blo "385000,82300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "o"
t "std_logic"
preAdd 0
posAdd 0
o 5
)
)
)
*845 (CptPort
uid 339822,0
ps "OnEdgeStrategy"
shape (Triangle
uid 339823,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "376250,83625,377000,84375"
)
tg (CPTG
uid 339824,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 339825,0
va (VaSet
)
xt "378000,83500,379000,84500"
st "rst"
blo "378000,84300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
preAdd 0
posAdd 0
o 4
)
)
)
*846 (CptPort
uid 339826,0
ps "OnEdgeStrategy"
shape (Triangle
uid 339827,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "376250,81625,377000,82375"
)
tg (CPTG
uid 339828,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 339829,0
va (VaSet
)
xt "378000,81500,378200,82500"
st "i"
blo "378000,82300"
)
)
thePort (LogicalPort
decl (Decl
n "i"
t "std_logic"
preAdd 0
posAdd 0
o 2
)
)
)
*847 (CptPort
uid 339830,0
ps "OnEdgeStrategy"
shape (Triangle
uid 339831,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "376250,82625,377000,83375"
)
tg (CPTG
uid 339832,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 339833,0
va (VaSet
)
xt "378000,82500,379000,83500"
st "clk"
blo "378000,83300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
preAdd 0
posAdd 0
o 1
)
)
)
*848 (CptPort
uid 339834,0
ps "OnEdgeStrategy"
shape (Triangle
uid 339835,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "376250,85625,377000,86375"
)
tg (CPTG
uid 339836,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 339837,0
va (VaSet
)
xt "378000,85500,380000,86500"
st "tick_i"
blo "378000,86300"
)
)
thePort (LogicalPort
decl (Decl
n "tick_i"
t "std_logic"
o 3
)
)
)
]
shape (Rectangle
uid 339810,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "377000,81000,386000,87000"
)
oxt "19000,8000,27000,12000"
ttg (MlTextGroup
uid 339811,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*849 (Text
uid 339812,0
va (VaSet
font "helvetica,8,1"
)
xt "380450,81300,382150,82300"
st "utils"
blo "380450,82100"
tm "BdLibraryNameMgr"
)
*850 (Text
uid 339813,0
va (VaSet
font "helvetica,8,1"
)
xt "380450,82300,384350,83300"
st "led_pulse"
blo "380450,83100"
tm "CptNameMgr"
)
*851 (Text
uid 339814,0
va (VaSet
font "helvetica,8,1"
)
xt "380450,83300,382550,84300"
st "U_51"
blo "380450,84100"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 339815,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 339816,0
text (MLText
uid 339817,0
va (VaSet
font "clean,8,0"
)
xt "376500,74000,376500,74000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*852 (Net
uid 339868,0
decl (Decl
n "led_tlu_tclk"
t "std_logic"
preAdd 0
posAdd 0
o 162
suid 2434,0
)
declText (MLText
uid 339869,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "6000,-20000,22000,-18800"
st "signal led_tlu_tclk        : std_logic"
)
)
*853 (Net
uid 339880,0
decl (Decl
n "clk160ps"
t "std_logic"
o 57
suid 2435,0
)
declText (MLText
uid 339881,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "6000,-20000,19000,-18800"
st "clk160ps            : std_logic"
)
)
*854 (Frame
uid 341468,0
shape (RectFrame
uid 341469,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 2
)
xt "146000,-2000,205000,24000"
)
title (TextAssociate
uid 341470,0
ps "TopLeftStrategy"
text (MLText
uid 341471,0
va (VaSet
font "charter,10,0"
)
xt "146450,-3600,157650,-2400"
st "g2: IF 1=2 GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
uid 341472,0
ps "TopLeftStrategy"
shape (Rectangle
uid 341473,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "146500,-1800,147500,-200"
)
num (Text
uid 341474,0
va (VaSet
font "charter,10,0"
)
xt "146700,-1600,147300,-400"
st "3"
blo "146700,-600"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
uid 341475,0
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*855 (Text
uid 341476,0
va (VaSet
font "charter,10,1"
)
xt "196000,24000,207200,25300"
st "Frame Declarations"
blo "196000,25000"
)
*856 (MLText
uid 341477,0
va (VaSet
font "charter,10,0"
)
xt "196000,25300,196000,25300"
tm "BdFrameDeclTextMgr"
)
]
)
style 1
)
*857 (Net
uid 343062,0
decl (Decl
n "dbg_clk160ps"
t "std_logic"
preAdd 0
posAdd 0
o 84
suid 2445,0
)
declText (MLText
uid 343063,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "6000,-20000,23000,-18800"
st "signal dbg_clk160ps        : std_logic"
)
)
*858 (SaComponent
uid 343072,0
optionalChildren [
*859 (CptPort
uid 343081,0
ps "OnEdgeStrategy"
shape (Triangle
uid 343082,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "343250,-112375,344000,-111625"
)
tg (CPTG
uid 343083,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 343084,0
va (VaSet
)
xt "345000,-112500,345600,-111500"
st "C"
blo "345000,-111700"
)
)
thePort (LogicalPort
decl (Decl
n "C"
t "std_ulogic"
o 2
)
)
)
*860 (CptPort
uid 343085,0
ps "OnEdgeStrategy"
shape (Triangle
uid 343086,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "352000,-111375,352750,-110625"
)
tg (CPTG
uid 343087,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 343088,0
va (VaSet
)
xt "350400,-111500,351000,-110500"
st "Q"
ju 2
blo "351000,-110700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Q"
t "std_ulogic"
o 1
)
)
)
*861 (CptPort
uid 343089,0
ps "OnEdgeStrategy"
shape (Triangle
uid 343090,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "343250,-110375,344000,-109625"
)
tg (CPTG
uid 343091,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 343092,0
va (VaSet
)
xt "345000,-110500,346100,-109500"
st "D1"
blo "345000,-109700"
)
)
thePort (LogicalPort
decl (Decl
n "D1"
t "std_ulogic"
o 4
)
)
)
*862 (CptPort
uid 343093,0
ps "OnEdgeStrategy"
shape (Triangle
uid 343094,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "343250,-109375,344000,-108625"
)
tg (CPTG
uid 343095,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 343096,0
va (VaSet
)
xt "345000,-109500,346100,-108500"
st "D2"
blo "345000,-108700"
)
)
thePort (LogicalPort
decl (Decl
n "D2"
t "std_ulogic"
o 5
)
)
)
*863 (CptPort
uid 343097,0
ps "OnEdgeStrategy"
shape (Triangle
uid 343098,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "343250,-111375,344000,-110625"
)
tg (CPTG
uid 343099,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 343100,0
va (VaSet
)
xt "345000,-111500,346200,-110500"
st "CE"
blo "345000,-110700"
)
)
thePort (LogicalPort
decl (Decl
n "CE"
t "std_ulogic"
o 3
)
)
)
*864 (CptPort
uid 343101,0
ps "OnEdgeStrategy"
shape (Triangle
uid 343102,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "343250,-107375,344000,-106625"
)
tg (CPTG
uid 343103,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 343104,0
va (VaSet
)
xt "345000,-107500,345600,-106500"
st "S"
blo "345000,-106700"
)
)
thePort (LogicalPort
decl (Decl
n "S"
t "std_ulogic"
o 7
)
)
)
*865 (CptPort
uid 343105,0
ps "OnEdgeStrategy"
shape (Triangle
uid 343106,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "343250,-108375,344000,-107625"
)
tg (CPTG
uid 343107,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 343108,0
va (VaSet
)
xt "345000,-108500,345600,-107500"
st "R"
blo "345000,-107700"
)
)
thePort (LogicalPort
decl (Decl
n "R"
t "std_ulogic"
o 6
)
)
)
]
shape (Rectangle
uid 343073,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "344000,-113000,352000,-106000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 343074,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*866 (Text
uid 343075,0
va (VaSet
font "helvetica,8,1"
)
xt "346700,-110000,349300,-109000"
st "unisim"
blo "346700,-109200"
tm "BdLibraryNameMgr"
)
*867 (Text
uid 343076,0
va (VaSet
font "helvetica,8,1"
)
xt "346700,-109000,349100,-108000"
st "ODDR"
blo "346700,-108200"
tm "CptNameMgr"
)
*868 (Text
uid 343077,0
va (VaSet
font "helvetica,8,1"
)
xt "346700,-108000,351000,-107000"
st "Uoddrbco8"
blo "346700,-107200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 343078,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 343079,0
text (MLText
uid 343080,0
va (VaSet
font "clean,8,0"
)
xt "343000,-115400,364500,-113000"
st "DDR_CLK_EDGE = \"SAME_EDGE\"    ( string )  
INIT         = '0'            ( bit    )  
SRTYPE       = \"SYNC\"         ( string )  "
)
header ""
)
elements [
(GiElement
name "DDR_CLK_EDGE"
type "string"
value "\"SAME_EDGE\""
)
(GiElement
name "INIT"
type "bit"
value "'0'"
)
(GiElement
name "SRTYPE"
type "string"
value "\"SYNC\""
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*869 (Net
uid 343151,0
decl (Decl
n "clk160"
t "std_logic"
o 58
suid 2446,0
)
declText (MLText
uid 343152,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "6000,-20000,18600,-18800"
st "clk160              : std_logic"
)
)
*870 (Net
uid 343153,0
decl (Decl
n "dbg_clk160"
t "std_logic"
preAdd 0
posAdd 0
o 83
suid 2447,0
)
declText (MLText
uid 343154,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "6000,-20000,22600,-18800"
st "signal dbg_clk160          : std_logic"
)
)
*871 (PortIoIn
uid 343215,0
shape (CompositeShape
uid 343216,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 343217,0
sl 0
ro 270
xt "136000,-16375,137500,-15625"
)
(Line
uid 343218,0
sl 0
ro 270
xt "137500,-16000,138000,-16000"
pts [
"137500,-16000"
"138000,-16000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 343219,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 343220,0
va (VaSet
isHidden 1
)
xt "128550,-16500,135250,-15500"
st "stat_clks_main_i"
ju 2
blo "135250,-15700"
tm "WireNameMgr"
)
)
)
*872 (Net
uid 343233,0
decl (Decl
n "stat_clks_main_i"
t "std_logic_vector"
b "(3 downto 0)"
o 56
suid 2448,0
)
declText (MLText
uid 343234,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "6000,-20000,29300,-18800"
st "stat_clks_main_i    : std_logic_vector(3 downto 0)"
)
)
*873 (SaComponent
uid 343241,0
optionalChildren [
*874 (CptPort
uid 343250,0
ps "OnEdgeStrategy"
shape (Triangle
uid 343251,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "232000,-92375,232750,-91625"
)
tg (CPTG
uid 343252,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 343253,0
va (VaSet
)
xt "221100,-92500,231000,-91500"
st "tick_o : (MAX_TICTOG:0)"
ju 2
blo "231000,-91700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tick_o"
t "std_logic_vector"
b "(MAX_TICTOG downto 0)"
o 1
)
)
)
*875 (CptPort
uid 343254,0
ps "OnEdgeStrategy"
shape (Triangle
uid 343255,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "232000,-91375,232750,-90625"
)
tg (CPTG
uid 343256,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 343257,0
va (VaSet
)
xt "220000,-91500,231000,-90500"
st "toggle_o : (MAX_TICTOG:0)"
ju 2
blo "231000,-90700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "toggle_o"
t "std_logic_vector"
b "(MAX_TICTOG downto 0)"
o 2
)
)
)
*876 (CptPort
uid 343258,0
ps "OnEdgeStrategy"
shape (Triangle
uid 343259,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "216250,-92375,217000,-91625"
)
tg (CPTG
uid 343260,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 343261,0
va (VaSet
)
xt "218000,-92500,219000,-91500"
st "clk"
blo "218000,-91700"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 3
)
)
)
*877 (CptPort
uid 343262,0
ps "OnEdgeStrategy"
shape (Triangle
uid 343263,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "216250,-91375,217000,-90625"
)
tg (CPTG
uid 343264,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 343265,0
va (VaSet
)
xt "218000,-91500,219000,-90500"
st "rst"
blo "218000,-90700"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 4
)
)
)
]
shape (Rectangle
uid 343242,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "217000,-93000,232000,-87000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 343243,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*878 (Text
uid 343244,0
va (VaSet
font "helvetica,8,1"
)
xt "222550,-90000,224250,-89000"
st "utils"
blo "222550,-89200"
tm "BdLibraryNameMgr"
)
*879 (Text
uid 343245,0
va (VaSet
font "helvetica,8,1"
)
xt "222550,-89000,226450,-88000"
st "ticks_gen"
blo "222550,-88200"
tm "CptNameMgr"
)
*880 (Text
uid 343246,0
va (VaSet
font "helvetica,8,1"
)
xt "222550,-88000,227550,-87000"
st "Uticksgen1"
blo "222550,-87200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 343247,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 343248,0
text (MLText
uid 343249,0
va (VaSet
font "clean,8,0"
)
xt "220000,-94600,238500,-93000"
st "SIM_MODE = SIM_MODE    ( integer )  
CLK_MHZ  = 80          ( integer )  "
)
header ""
)
elements [
(GiElement
name "SIM_MODE"
type "integer"
value "SIM_MODE"
)
(GiElement
name "CLK_MHZ"
type "integer"
value "80"
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*881 (MWC
uid 343302,0
optionalChildren [
*882 (CptPort
uid 343311,0
optionalChildren [
*883 (Line
uid 343316,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "218000,-99000,219000,-99000"
pts [
"219000,-99000"
"218000,-99000"
]
)
*884 (Property
uid 343317,0
pclass "_MW_GEOM_"
pname "fixed"
ptn "String"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 343312,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "219000,-99375,219750,-98625"
)
tg (CPTG
uid 343313,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 343314,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "219551,-99473,221551,-98573"
st "dout"
ju 2
blo "221551,-98773"
)
s (Text
uid 343315,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "221551,-98573,221551,-98573"
ju 2
blo "221551,-98573"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 179
)
)
)
*885 (CptPort
uid 343318,0
optionalChildren [
*886 (Line
uid 343323,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "217000,-102000,217000,-100332"
pts [
"217000,-102000"
"217000,-100332"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 343319,0
ro 180
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "216625,-102750,217375,-102000"
)
tg (CPTG
uid 343320,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 343321,0
sl 0
ro 270
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "216527,-104567,217427,-103067"
st "sel"
ju 2
blo "217227,-104567"
)
s (Text
uid 343322,0
sl 0
ro 270
va (VaSet
font "courier,8,0"
)
xt "217427,-104567,217427,-104567"
ju 2
blo "217427,-104567"
)
)
thePort (LogicalPort
decl (Decl
n "sel"
t "std_logic"
o 177
)
)
)
*887 (CommentGraphic
uid 343324,0
shape (CustomPolygon
pts [
"216000,-101000"
"218000,-99666"
"218000,-98334"
"216000,-97000"
"216000,-101000"
]
uid 343325,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "216000,-101000,218000,-97000"
)
oxt "7000,7000,9000,11000"
)
*888 (CommentGraphic
uid 343326,0
optionalChildren [
*889 (Property
uid 343328,0
pclass "_MW_GEOM_"
pname "expand"
ptn "String"
)
]
shape (PolyLine2D
pts [
"216000,-97000"
"216000,-97000"
]
uid 343327,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "216000,-97000,216000,-97000"
)
oxt "7000,11000,7000,11000"
)
*890 (CommentGraphic
uid 343329,0
optionalChildren [
*891 (Property
uid 343331,0
pclass "_MW_GEOM_"
pname "expand"
ptn "String"
)
]
shape (PolyLine2D
pts [
"216000,-101000"
"216000,-101000"
]
uid 343330,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "216000,-101000,216000,-101000"
)
oxt "7000,7000,7000,7000"
)
*892 (CommentText
uid 343332,0
shape (Rectangle
uid 343333,0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "216000,-100506,218000,-99000"
)
oxt "7000,7494,9000,9000"
text (MLText
uid 343334,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "216200,-100306,217200,-99406"
st "
Lo
"
tm "CommentText"
wrapOption 3
visibleHeight 1506
visibleWidth 2000
)
)
*893 (CommentText
uid 343335,0
shape (Rectangle
uid 343336,0
layer 8
sl 0
va (VaSet
vasetType 1
transparent 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "216002,-98556,218000,-97000"
)
oxt "7002,9444,9000,11000"
text (MLText
uid 343337,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "216202,-98356,217202,-97456"
st "
Hi
"
tm "CommentText"
wrapOption 3
visibleHeight 1556
visibleWidth 1998
)
)
*894 (CommentText
uid 343338,0
shape (Rectangle
uid 343339,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "216111,-99517,218111,-98517"
)
oxt "7111,8483,9111,9483"
text (MLText
uid 343340,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "216311,-99317,217811,-98417"
st "
mux
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 2000
)
)
*895 (CptPort
uid 343341,0
optionalChildren [
*896 (Line
uid 343346,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "215000,-98000,216001,-98000"
pts [
"215000,-98000"
"216001,-98000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 343342,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "214250,-98375,215000,-97625"
)
tg (CPTG
uid 343343,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 343344,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "212279,-98497,214279,-97597"
st "din1"
blo "212279,-97797"
)
s (Text
uid 343345,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "212279,-97597,212279,-97597"
blo "212279,-97597"
)
)
thePort (LogicalPort
decl (Decl
n "din1"
t "std_logic"
o 183
)
)
)
*897 (CptPort
uid 343347,0
optionalChildren [
*898 (Line
uid 343352,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "215000,-100000,216001,-100000"
pts [
"215000,-100000"
"216001,-100000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 343348,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "214250,-100375,215000,-99625"
)
tg (CPTG
uid 343349,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 343350,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "212279,-100449,214279,-99549"
st "din0"
blo "212279,-99749"
)
s (Text
uid 343351,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "212279,-99549,212279,-99549"
blo "212279,-99549"
)
)
thePort (LogicalPort
decl (Decl
n "din0"
t "std_logic"
o 180
)
)
)
]
shape (Rectangle
uid 343303,0
va (VaSet
vasetType 1
transparent 1
fg "65535,65535,65535"
lineWidth -1
)
xt "215000,-102000,219000,-96000"
fos 1
)
showPorts 0
oxt "6000,6000,10000,12000"
ttg (MlTextGroup
uid 343304,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*899 (Text
uid 343305,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "216350,-97800,221850,-96900"
st "moduleware"
blo "216350,-97100"
)
*900 (Text
uid 343306,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "216350,-96900,217850,-96000"
st "mux"
blo "216350,-96200"
)
*901 (Text
uid 343307,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "216350,-96900,218350,-96000"
st "U_22"
blo "216350,-96200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 343308,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 343309,0
text (MLText
uid 343310,0
va (VaSet
font "courier,8,0"
)
xt "212000,-119700,212000,-119700"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
de 2
visOptions (mwParamsVisibilityOptions
)
)
*902 (MWC
uid 343353,0
optionalChildren [
*903 (CptPort
uid 343362,0
optionalChildren [
*904 (Line
uid 343367,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "218001,-105000,219000,-105000"
pts [
"219000,-105000"
"218001,-105000"
]
)
*905 (Property
uid 343368,0
pclass "_MW_GEOM_"
pname "fixed"
ptn "String"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 343363,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "219000,-105375,219750,-104625"
)
tg (CPTG
uid 343364,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 343365,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "219551,-105473,221551,-104573"
st "dout"
ju 2
blo "221551,-104773"
)
s (Text
uid 343366,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "221551,-104573,221551,-104573"
ju 2
blo "221551,-104573"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 178
)
)
)
*906 (CptPort
uid 343369,0
optionalChildren [
*907 (Line
uid 343374,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "217000,-108000,217000,-106332"
pts [
"217000,-108000"
"217000,-106332"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 343370,0
ro 180
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "216625,-108750,217375,-108000"
)
tg (CPTG
uid 343371,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 343372,0
sl 0
ro 270
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "216527,-110567,217427,-109067"
st "sel"
ju 2
blo "217227,-110567"
)
s (Text
uid 343373,0
sl 0
ro 270
va (VaSet
font "courier,8,0"
)
xt "217427,-110567,217427,-110567"
ju 2
blo "217427,-110567"
)
)
thePort (LogicalPort
decl (Decl
n "sel"
t "std_logic"
o 177
)
)
)
*908 (CommentGraphic
uid 343375,0
shape (CustomPolygon
pts [
"216000,-107000"
"218000,-105666"
"218000,-104334"
"216000,-103000"
"216000,-107000"
]
uid 343376,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "216000,-107000,218000,-103000"
)
oxt "7000,7000,9000,11000"
)
*909 (CommentGraphic
uid 343377,0
optionalChildren [
*910 (Property
uid 343379,0
pclass "_MW_GEOM_"
pname "expand"
ptn "String"
)
]
shape (PolyLine2D
pts [
"216000,-103000"
"216000,-103000"
]
uid 343378,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "216000,-103000,216000,-103000"
)
oxt "7000,11000,7000,11000"
)
*911 (CommentGraphic
uid 343380,0
optionalChildren [
*912 (Property
uid 343382,0
pclass "_MW_GEOM_"
pname "expand"
ptn "String"
)
]
shape (PolyLine2D
pts [
"216000,-107000"
"216000,-107000"
]
uid 343381,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "216000,-107000,216000,-107000"
)
oxt "7000,7000,7000,7000"
)
*913 (CommentText
uid 343383,0
shape (Rectangle
uid 343384,0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "216000,-106506,218000,-105000"
)
oxt "7000,7494,9000,9000"
text (MLText
uid 343385,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "216200,-106306,217200,-105406"
st "
Lo
"
tm "CommentText"
wrapOption 3
visibleHeight 1506
visibleWidth 2000
)
)
*914 (CommentText
uid 343386,0
shape (Rectangle
uid 343387,0
layer 8
sl 0
va (VaSet
vasetType 1
transparent 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "216002,-104556,218000,-103000"
)
oxt "7002,9444,9000,11000"
text (MLText
uid 343388,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "216202,-104356,217202,-103456"
st "
Hi
"
tm "CommentText"
wrapOption 3
visibleHeight 1556
visibleWidth 1998
)
)
*915 (CommentText
uid 343389,0
shape (Rectangle
uid 343390,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "216111,-105517,218111,-104517"
)
oxt "7111,8483,9111,9483"
text (MLText
uid 343391,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "216311,-105317,217811,-104417"
st "
mux
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 2000
)
)
*916 (CptPort
uid 343392,0
optionalChildren [
*917 (Line
uid 343397,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "215000,-104000,216001,-104000"
pts [
"215000,-104000"
"216001,-104000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 343393,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "214250,-104375,215000,-103625"
)
tg (CPTG
uid 343394,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 343395,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "212279,-104497,214279,-103597"
st "din1"
blo "212279,-103797"
)
s (Text
uid 343396,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "212279,-103597,212279,-103597"
blo "212279,-103597"
)
)
thePort (LogicalPort
decl (Decl
n "din1"
t "std_logic"
o 181
)
)
)
*918 (CptPort
uid 343398,0
optionalChildren [
*919 (Line
uid 343403,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "215000,-106000,216001,-106000"
pts [
"215000,-106000"
"216001,-106000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 343399,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "214250,-106375,215000,-105625"
)
tg (CPTG
uid 343400,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 343401,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "212279,-106449,214279,-105549"
st "din0"
blo "212279,-105749"
)
s (Text
uid 343402,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "212279,-105549,212279,-105549"
blo "212279,-105549"
)
)
thePort (LogicalPort
decl (Decl
n "din0"
t "std_logic"
o 182
)
)
)
]
shape (Rectangle
uid 343354,0
va (VaSet
vasetType 1
transparent 1
fg "65535,65535,65535"
lineWidth -1
)
xt "215000,-108000,219000,-102000"
fos 1
)
showPorts 0
oxt "6000,6000,10000,12000"
ttg (MlTextGroup
uid 343355,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*920 (Text
uid 343356,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "216350,-103800,221850,-102900"
st "moduleware"
blo "216350,-103100"
)
*921 (Text
uid 343357,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "216350,-102900,217850,-102000"
st "mux"
blo "216350,-102200"
)
*922 (Text
uid 343358,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "216350,-102900,218350,-102000"
st "U_27"
blo "216350,-102200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 343359,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 343360,0
text (MLText
uid 343361,0
va (VaSet
font "courier,8,0"
)
xt "212000,-125700,212000,-125700"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
de 2
visOptions (mwParamsVisibilityOptions
)
)
*923 (MWC
uid 343404,0
optionalChildren [
*924 (CptPort
uid 343413,0
optionalChildren [
*925 (Line
uid 343417,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "235000,-102000,236000,-102000"
pts [
"236000,-102000"
"235000,-102000"
]
)
*926 (Property
uid 343418,0
pclass "_MW_GEOM_"
pname "fixed"
ptn "String"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 343414,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "236000,-102375,236750,-101625"
)
tg (CPTG
uid 343415,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 343416,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "237219,-102658,239219,-101758"
st "dout"
ju 2
blo "239219,-101958"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 148
)
)
)
*927 (CommentGraphic
uid 343419,0
optionalChildren [
*928 (Property
uid 343421,0
pclass "_MW_GEOM_"
pname "expand"
ptn "String"
)
]
shape (PolyLine2D
pts [
"231000,-100000"
"231000,-100000"
]
uid 343420,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "231000,-100000,231000,-100000"
)
oxt "7000,10000,7000,10000"
)
*929 (CommentGraphic
uid 343422,0
optionalChildren [
*930 (Property
uid 343424,0
pclass "_MW_GEOM_"
pname "expand"
ptn "String"
)
]
shape (PolyLine2D
pts [
"231000,-104000"
"231000,-104000"
]
uid 343423,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "231000,-104000,231000,-104000"
)
oxt "7000,6000,7000,6000"
)
*931 (Grouping
uid 343425,0
optionalChildren [
*932 (CommentGraphic
uid 343427,0
shape (PolyLine2D
pts [
"233000,-100000"
"231000,-100000"
"231000,-104000"
"233000,-104000"
]
uid 343428,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "231000,-104000,233000,-100000"
)
oxt "7000,6000,9000,10000"
)
*933 (CommentGraphic
uid 343429,0
shape (Arc2D
pts [
"233000,-104000"
"235000,-102000"
"233000,-100000"
]
uid 343430,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "233000,-104000,235000,-100000"
)
oxt "9000,6000,11000,10000"
)
]
shape (GroupingShape
uid 343426,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "231000,-104000,235000,-100000"
)
oxt "7000,6000,11000,10000"
)
*934 (CptPort
uid 343431,0
optionalChildren [
*935 (Line
uid 343435,0
sl 0
va (VaSet
vasetType 3
)
xt "230000,-103000,231001,-103000"
pts [
"230000,-103000"
"231001,-103000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 343432,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "229250,-103375,230000,-102625"
)
tg (CPTG
uid 343433,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 343434,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "231000,-103900,233000,-103000"
st "din0"
blo "231000,-103200"
)
)
thePort (LogicalPort
decl (Decl
n "din0"
t "std_logic"
o 178
)
)
)
*936 (CptPort
uid 343436,0
optionalChildren [
*937 (Line
uid 343440,0
sl 0
va (VaSet
vasetType 3
)
xt "230000,-101000,231001,-101000"
pts [
"230000,-101000"
"231001,-101000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 343437,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "229250,-101375,230000,-100625"
)
tg (CPTG
uid 343438,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 343439,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "231000,-101900,233000,-101000"
st "din1"
blo "231000,-101200"
)
)
thePort (LogicalPort
decl (Decl
n "din1"
t "std_logic"
o 179
)
)
)
]
shape (Rectangle
uid 343405,0
va (VaSet
vasetType 1
transparent 1
fg "65535,65535,65535"
lineWidth -1
)
xt "230000,-104000,236000,-100000"
fos 1
)
showPorts 0
oxt "6000,6000,12000,10000"
ttg (MlTextGroup
uid 343406,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*938 (Text
uid 343407,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "231500,-103400,237000,-102500"
st "moduleware"
blo "231500,-102700"
)
*939 (Text
uid 343408,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "231500,-102500,233000,-101600"
st "and"
blo "231500,-101800"
)
*940 (Text
uid 343409,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "231500,-102500,233500,-101600"
st "U_28"
blo "231500,-101800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 343410,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 343411,0
text (MLText
uid 343412,0
va (VaSet
font "courier,8,0"
)
xt "215000,-113100,215000,-113100"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
de 2
visOptions (mwParamsVisibilityOptions
)
)
*941 (Net
uid 343495,0
decl (Decl
n "twin_swap"
t "std_logic"
o 177
suid 2453,0
)
declText (MLText
uid 343496,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "144000,-7000,160300,-5800"
st "signal twin_swap           : std_logic"
)
)
*942 (Net
uid 343497,0
decl (Decl
n "twin_clk40"
t "std_logic"
o 178
suid 2454,0
)
declText (MLText
uid 343498,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "144000,-7000,160200,-5800"
st "signal twin_clk40          : std_logic"
)
)
*943 (Net
uid 343499,0
decl (Decl
n "twin_clk80"
t "std_logic"
o 179
suid 2455,0
)
declText (MLText
uid 343500,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "144000,-7000,160200,-5800"
st "signal twin_clk80          : std_logic"
)
)
*944 (Net
uid 343501,0
decl (Decl
n "clkn80_delayed"
t "std_logic"
o 180
suid 2456,0
)
declText (MLText
uid 343502,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "144000,-7000,161300,-5800"
st "signal clkn80_delayed      : std_logic"
)
)
*945 (Net
uid 343503,0
decl (Decl
n "clk40_delayed"
t "std_logic"
o 181
suid 2457,0
)
declText (MLText
uid 343504,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "144000,-7000,161000,-5800"
st "signal clk40_delayed       : std_logic"
)
)
*946 (Net
uid 343505,0
decl (Decl
n "clkn40_delayed"
t "std_logic"
o 182
suid 2458,0
)
declText (MLText
uid 343506,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "144000,-7000,161300,-5800"
st "signal clkn40_delayed      : std_logic"
)
)
*947 (Net
uid 343507,0
decl (Decl
n "clk80_delayed"
t "std_logic"
o 183
suid 2459,0
)
declText (MLText
uid 343508,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "101000,-4300,118000,-3100"
st "signal clk80_delayed       : std_logic"
)
)
*948 (SaComponent
uid 343511,0
optionalChildren [
*949 (CptPort
uid 343520,0
ps "OnEdgeStrategy"
shape (Triangle
uid 343521,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "451250,-138375,452000,-137625"
)
tg (CPTG
uid 343522,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 343523,0
va (VaSet
)
xt "453000,-138500,454800,-137500"
st "inc_i"
blo "453000,-137700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "inc_i"
t "std_logic"
preAdd 0
posAdd 0
o 1
)
)
)
*950 (CptPort
uid 343524,0
ps "OnEdgeStrategy"
shape (Triangle
uid 343525,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "451250,-135375,452000,-134625"
)
tg (CPTG
uid 343526,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 343527,0
va (VaSet
)
xt "453000,-135500,454600,-134500"
st "clr_i"
blo "453000,-134700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "clr_i"
t "std_logic"
preAdd 0
posAdd 0
o 2
)
)
)
*951 (CptPort
uid 343528,0
ps "OnEdgeStrategy"
shape (Triangle
uid 343529,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "465000,-137375,465750,-136625"
)
tg (CPTG
uid 343530,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 343531,0
va (VaSet
)
xt "455300,-137500,464000,-136500"
st "count_o : ((BITS-1):0)"
ju 2
blo "464000,-136700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "count_o"
t "std_logic_vector"
b "((BITS-1) downto 0)"
preAdd 0
posAdd 0
o 4
)
)
)
*952 (CptPort
uid 343532,0
ps "OnEdgeStrategy"
shape (Triangle
uid 343533,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "451250,-142375,452000,-141625"
)
tg (CPTG
uid 343534,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 343535,0
va (VaSet
)
xt "453000,-142500,454000,-141500"
st "rst"
blo "453000,-141700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "rst"
t "std_logic"
preAdd 0
posAdd 0
o 7
)
)
)
*953 (CptPort
uid 343536,0
ps "OnEdgeStrategy"
shape (Triangle
uid 343537,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "451250,-143375,452000,-142625"
)
tg (CPTG
uid 343538,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 343539,0
va (VaSet
)
xt "453000,-143500,454000,-142500"
st "clk"
blo "453000,-142700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "clk"
t "std_logic"
preAdd 0
posAdd 0
o 8
)
)
)
*954 (CptPort
uid 343540,0
ps "OnEdgeStrategy"
shape (Triangle
uid 343541,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "465000,-136375,465750,-135625"
)
tg (CPTG
uid 343542,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 343543,0
va (VaSet
)
xt "457200,-136500,464000,-135500"
st "count_at_max_o"
ju 2
blo "464000,-135700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "count_at_max_o"
t "std_logic"
o 5
)
)
)
*955 (CptPort
uid 343544,0
ps "OnEdgeStrategy"
shape (Triangle
uid 343545,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "451250,-140375,452000,-139625"
)
tg (CPTG
uid 343546,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 343547,0
va (VaSet
)
xt "453000,-140500,454600,-139500"
st "en_i"
blo "453000,-139700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "en_i"
t "std_logic"
o 6
)
)
)
*956 (CptPort
uid 343548,0
ps "OnEdgeStrategy"
shape (Triangle
uid 343549,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "451250,-134375,452000,-133625"
)
tg (CPTG
uid 343550,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 343551,0
va (VaSet
)
xt "453000,-134500,454900,-133500"
st "pre_i"
blo "453000,-133700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "pre_i"
t "std_logic"
o 3
)
)
)
]
shape (Rectangle
uid 343512,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "452000,-144000,465000,-133000"
)
oxt "23000,6000,36000,17000"
ttg (MlTextGroup
uid 343513,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*957 (Text
uid 343514,0
va (VaSet
font "helvetica,8,1"
)
xt "460350,-144000,462050,-143000"
st "utils"
blo "460350,-143200"
tm "BdLibraryNameMgr"
)
*958 (Text
uid 343515,0
va (VaSet
font "helvetica,8,1"
)
xt "460350,-143000,463350,-142000"
st "counter"
blo "460350,-142200"
tm "CptNameMgr"
)
*959 (Text
uid 343516,0
va (VaSet
font "helvetica,8,1"
)
xt "460350,-142000,462450,-141000"
st "U_53"
blo "460350,-141200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 343517,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 343518,0
text (MLText
uid 343519,0
va (VaSet
)
xt "453000,-147000,472300,-144000"
st "BITS          = 2    ( integer )                    
ROLLOVER_EN   = 0    ( integer )                    
RST_IS_PRESET = 0    ( integer ) -- reset is preset "
)
header ""
)
elements [
(GiElement
name "BITS"
type "integer"
value "2"
)
(GiElement
name "ROLLOVER_EN"
type "integer"
value "0"
)
(GiElement
name "RST_IS_PRESET"
type "integer"
value "0"
e "-- reset is preset"
)
]
)
ordering 1
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*960 (MWC
uid 343552,0
optionalChildren [
*961 (CptPort
uid 343561,0
optionalChildren [
*962 (Line
uid 343566,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "477000,-136000,478000,-136000"
pts [
"477000,-136000"
"478000,-136000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 343562,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "476250,-136375,477000,-135625"
)
tg (CPTG
uid 343563,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 343564,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "474000,-136500,475500,-135600"
st "din"
blo "474000,-135800"
)
s (Text
uid 343565,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "474000,-135600,474000,-135600"
blo "474000,-135600"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
o 184
)
)
)
*963 (CptPort
uid 343567,0
optionalChildren [
*964 (Line
uid 343572,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "481751,-136000,482000,-136000"
pts [
"482000,-136000"
"481751,-136000"
]
)
*965 (Circle
uid 343573,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
)
xt "481001,-136375,481751,-135625"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 343568,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "482000,-136375,482750,-135625"
)
tg (CPTG
uid 343569,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 343570,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "483750,-136500,485750,-135600"
st "dout"
ju 2
blo "485750,-135800"
)
s (Text
uid 343571,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "485750,-135600,485750,-135600"
ju 2
blo "485750,-135600"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 119
)
)
)
*966 (CommentGraphic
uid 343574,0
shape (CustomPolygon
pts [
"478000,-138000"
"481000,-136000"
"478000,-134000"
"478000,-138000"
]
uid 343575,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "478000,-138000,481000,-134000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 343553,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "477000,-138000,482000,-134000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 343554,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*967 (Text
uid 343555,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "479350,-135800,484850,-134900"
st "moduleware"
blo "479350,-135100"
)
*968 (Text
uid 343556,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "479350,-134900,480850,-134000"
st "inv"
blo "479350,-134200"
)
*969 (Text
uid 343557,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "479350,-134900,480850,-134000"
st "U_3"
blo "479350,-134200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 343558,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 343559,0
text (MLText
uid 343560,0
va (VaSet
font "courier,8,0"
)
xt "474000,-156700,474000,-156700"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*970 (Net
uid 343622,0
decl (Decl
n "post_rst_5s_n"
t "std_logic"
o 184
suid 2461,0
)
declText (MLText
uid 343623,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "101000,-4300,117400,-3100"
st "signal post_rst_5s_n       : std_logic"
)
)
*971 (PortIoIn
uid 343644,0
shape (CompositeShape
uid 343645,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 343646,0
sl 0
ro 270
xt "187750,-109375,189250,-108625"
)
(Line
uid 343647,0
sl 0
ro 270
xt "189250,-109000,189750,-109000"
pts [
"189250,-109000"
"189750,-109000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 343648,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 343649,0
va (VaSet
isHidden 1
)
xt "183600,-109500,187000,-108500"
st "clk160ps"
ju 2
blo "187000,-108700"
tm "WireNameMgr"
)
)
)
*972 (PortIoOut
uid 343656,0
shape (CompositeShape
uid 343657,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 343658,0
sl 0
ro 270
xt "252500,-47375,254000,-46625"
)
(Line
uid 343659,0
sl 0
ro 270
xt "252000,-47000,252500,-47000"
pts [
"252000,-47000"
"252500,-47000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 343660,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 343661,0
va (VaSet
isHidden 1
)
xt "255000,-47500,257400,-46500"
st "db_wr"
blo "255000,-46700"
tm "WireNameMgr"
)
)
)
*973 (Frame
uid 346053,0
shape (RectFrame
uid 346054,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 2
)
xt "332000,-152000,500000,112000"
)
title (TextAssociate
uid 346055,0
ps "TopLeftStrategy"
text (MLText
uid 346056,0
va (VaSet
font "charter,10,0"
)
xt "331900,-153600,346100,-152400"
st "g3: IF ISHSIO=1 GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
uid 346057,0
ps "TopLeftStrategy"
shape (Rectangle
uid 346058,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "332500,-151800,333500,-150200"
)
num (Text
uid 346059,0
va (VaSet
font "charter,10,0"
)
xt "332700,-151600,333300,-150400"
st "4"
blo "332700,-150600"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
uid 346060,0
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*974 (Text
uid 346061,0
va (VaSet
font "charter,10,1"
)
xt "491000,112000,502200,113300"
st "Frame Declarations"
blo "491000,113000"
)
*975 (MLText
uid 346062,0
va (VaSet
font "charter,10,0"
)
xt "491000,113300,491000,113300"
tm "BdFrameDeclTextMgr"
)
]
)
style 1
)
*976 (PortIoIn
uid 346063,0
shape (CompositeShape
uid 346064,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 346065,0
sl 0
ro 270
xt "322000,-65375,323500,-64625"
)
(Line
uid 346066,0
sl 0
ro 270
xt "323500,-65000,324000,-65000"
pts [
"323500,-65000"
"324000,-65000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 346067,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 346068,0
va (VaSet
isHidden 1
)
xt "316900,-65500,321000,-64500"
st "sw_hex_ni"
ju 2
blo "321000,-64700"
tm "WireNameMgr"
)
)
)
*977 (PortIoIn
uid 346075,0
shape (CompositeShape
uid 346076,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 346077,0
sl 0
ro 270
xt "322000,-70375,323500,-69625"
)
(Line
uid 346078,0
sl 0
ro 270
xt "323500,-70000,324000,-70000"
pts [
"323500,-70000"
"324000,-70000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 346079,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 346080,0
va (VaSet
isHidden 1
)
xt "315900,-70500,321000,-69500"
st "clk_p2_pll_i"
ju 2
blo "321000,-69700"
tm "WireNameMgr"
)
)
)
*978 (PortIoIn
uid 346087,0
shape (CompositeShape
uid 346088,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 346089,0
sl 0
ro 270
xt "321000,-91375,322500,-90625"
)
(Line
uid 346090,0
sl 0
ro 270
xt "322500,-91000,323000,-91000"
pts [
"322500,-91000"
"323000,-91000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 346091,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 346092,0
va (VaSet
isHidden 1
)
xt "315700,-91500,320000,-90500"
st "link_idly_i"
ju 2
blo "320000,-90700"
tm "WireNameMgr"
)
)
)
*979 (PortIoOut
uid 346099,0
shape (CompositeShape
uid 346100,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 346101,0
sl 0
ro 90
xt "322000,-130375,323500,-129625"
)
(Line
uid 346102,0
sl 0
ro 90
xt "323500,-130000,324000,-130000"
pts [
"324000,-130000"
"323500,-130000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 346103,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 346104,0
va (VaSet
isHidden 1
)
xt "316300,-130500,321000,-129500"
st "lemo_clk_o"
ju 2
blo "321000,-129700"
tm "WireNameMgr"
)
)
)
*980 (SaComponent
uid 349537,0
optionalChildren [
*981 (CptPort
uid 349365,0
ps "OnEdgeStrategy"
shape (Triangle
uid 349366,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "254250,11625,255000,12375"
)
tg (CPTG
uid 349367,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 349368,0
va (VaSet
)
xt "256000,11500,257000,12500"
st "clk"
blo "256000,12300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 2
suid 19,0
)
)
)
*982 (CptPort
uid 349369,0
ps "OnEdgeStrategy"
shape (Triangle
uid 349370,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "254250,12625,255000,13375"
)
tg (CPTG
uid 349371,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 349372,0
va (VaSet
)
xt "256000,12500,257000,13500"
st "rst"
blo "256000,13300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 13
suid 20,0
)
)
)
*983 (CptPort
uid 349373,0
ps "OnEdgeStrategy"
shape (Triangle
uid 349374,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "254250,18625,255000,19375"
)
tg (CPTG
uid 349375,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 349376,0
va (VaSet
)
xt "256000,18500,257200,19500"
st "reg"
blo "256000,19300"
)
)
thePort (LogicalPort
decl (Decl
n "reg"
t "t_reg_bus"
prec "-- registers"
preAdd 0
posAdd 0
o 12
suid 118,0
)
)
)
*984 (CptPort
uid 349377,0
ps "OnEdgeStrategy"
shape (Triangle
uid 349378,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "254250,17625,255000,18375"
)
tg (CPTG
uid 349379,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 349380,0
va (VaSet
)
xt "256000,17500,262900,18500"
st "command : (15:0)"
blo "256000,18300"
)
)
thePort (LogicalPort
decl (Decl
n "command"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 5
suid 119,0
)
)
)
*985 (CptPort
uid 349381,0
ps "OnEdgeStrategy"
shape (Triangle
uid 349382,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "275000,26625,275750,27375"
)
tg (CPTG
uid 349383,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 349384,0
va (VaSet
)
xt "265700,26500,274000,27500"
st "tb_bcount_o : (15:0)"
ju 2
blo "274000,27300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tb_bcount_o"
t "std_logic_vector"
b "(15 downto 0)"
o 31
suid 127,0
)
)
)
*986 (CptPort
uid 349385,0
ps "OnEdgeStrategy"
shape (Triangle
uid 349386,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "275000,27625,275750,28375"
)
tg (CPTG
uid 349387,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 349388,0
va (VaSet
)
xt "265900,27500,274000,28500"
st "tb_tcount_o : (15:0)"
ju 2
blo "274000,28300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tb_tcount_o"
t "std_logic_vector"
b "(15 downto 0)"
o 33
suid 128,0
)
)
)
*987 (CptPort
uid 349389,0
ps "OnEdgeStrategy"
shape (Triangle
uid 349390,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "275000,12625,275750,13375"
)
tg (CPTG
uid 349391,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 349392,0
va (VaSet
)
xt "270700,12500,274000,13500"
st "trig80_o"
ju 2
blo "274000,13300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "trig80_o"
t "std_logic"
o 42
suid 129,0
)
)
)
*988 (CptPort
uid 349393,0
ps "OnEdgeStrategy"
shape (Triangle
uid 349394,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "275000,11625,275750,12375"
)
tg (CPTG
uid 349395,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 349396,0
va (VaSet
)
xt "270700,11500,274000,12500"
st "trig40_o"
ju 2
blo "274000,12300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "trig40_o"
t "std_logic"
o 41
suid 133,0
)
)
)
*989 (CptPort
uid 349397,0
ps "OnEdgeStrategy"
shape (Triangle
uid 349398,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "275000,23625,275750,24375"
)
tg (CPTG
uid 349399,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 349400,0
va (VaSet
)
xt "268000,23500,274000,24500"
st "bcid_o : (11:0)"
ju 2
blo "274000,24300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "bcid_o"
t "std_logic_vector"
b "(11 DOWNTO 0)"
o 20
suid 134,0
)
)
)
*990 (CptPort
uid 349401,0
ps "OnEdgeStrategy"
shape (Triangle
uid 349402,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "275000,24625,275750,25375"
)
tg (CPTG
uid 349403,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 349404,0
va (VaSet
)
xt "266400,24500,274000,25500"
st "bcid_l1a_o : (11:0)"
ju 2
blo "274000,25300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "bcid_l1a_o"
t "std_logic_vector"
b "(11 DOWNTO 0)"
o 19
suid 135,0
)
)
)
*991 (CptPort
uid 349405,0
ps "OnEdgeStrategy"
shape (Triangle
uid 349406,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "254250,27625,255000,28375"
)
tg (CPTG
uid 349407,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 349408,0
va (VaSet
)
xt "256000,27500,260700,28500"
st "lemo_trig_i"
blo "256000,28300"
)
)
thePort (LogicalPort
decl (Decl
n "lemo_trig_i"
t "std_logic"
o 8
suid 137,0
)
)
)
*992 (CptPort
uid 349409,0
ps "OnEdgeStrategy"
shape (Triangle
uid 349410,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "254250,35625,255000,36375"
)
tg (CPTG
uid 349411,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 349412,0
va (VaSet
)
xt "256000,35500,258400,36500"
st "busy_i"
blo "256000,36300"
)
)
thePort (LogicalPort
decl (Decl
n "busy_i"
t "std_logic"
o 1
suid 138,0
)
)
)
*993 (CptPort
uid 349413,0
ps "OnEdgeStrategy"
shape (Triangle
uid 349414,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "254250,28625,255000,29375"
)
tg (CPTG
uid 349415,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 349416,0
va (VaSet
)
xt "256000,28500,261200,29500"
st "twin_open_i"
blo "256000,29300"
)
)
thePort (LogicalPort
decl (Decl
n "twin_open_i"
t "std_logic"
o 18
suid 141,0
)
)
)
*994 (CptPort
uid 349417,0
ps "OnEdgeStrategy"
shape (Triangle
uid 349418,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "254250,21625,255000,22375"
)
tg (CPTG
uid 349419,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 349420,0
va (VaSet
)
xt "256000,21500,262900,22500"
st "rawsigs_i : (15:0)"
blo "256000,22300"
)
)
thePort (LogicalPort
decl (Decl
n "rawsigs_i"
t "std_logic_vector"
b "(15 downto 0)"
o 11
suid 144,0
)
)
)
*995 (CptPort
uid 349421,0
ps "OnEdgeStrategy"
shape (Triangle
uid 349422,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "275000,18625,275750,19375"
)
tg (CPTG
uid 349423,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 349424,0
va (VaSet
)
xt "266900,18500,274000,19500"
st "outsigs_o : (15:0)"
ju 2
blo "274000,19300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "outsigs_o"
t "std_logic_vector"
b "(15 downto 0)"
o 29
suid 145,0
)
)
)
*996 (CptPort
uid 349425,0
ps "OnEdgeStrategy"
shape (Triangle
uid 349426,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "275000,37625,275750,38375"
)
tg (CPTG
uid 349427,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 349428,0
va (VaSet
)
xt "264900,37500,274000,38500"
st "trg_all_mask_o : (15:0)"
ju 2
blo "274000,38300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "trg_all_mask_o"
t "std_logic_vector"
b "(15 downto 0)"
o 40
suid 146,0
)
)
)
*997 (CptPort
uid 349429,0
ps "OnEdgeStrategy"
shape (Triangle
uid 349430,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "275000,42625,275750,43375"
)
tg (CPTG
uid 349431,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 349432,0
va (VaSet
)
xt "269500,42500,274000,43500"
st "busy_all_o"
ju 2
blo "274000,43300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "busy_all_o"
t "std_logic"
o 22
suid 147,0
)
)
)
*998 (CptPort
uid 349433,0
ps "OnEdgeStrategy"
shape (Triangle
uid 349434,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "275000,32625,275750,33375"
)
tg (CPTG
uid 349435,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 349436,0
va (VaSet
)
xt "267000,32500,274000,33500"
st "tb_flags_o : (7:0)"
ju 2
blo "274000,33300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tb_flags_o"
t "std_logic_vector"
b "(7 DOWNTO 0)"
posAdd 0
o 32
suid 148,0
)
)
)
*999 (CptPort
uid 349437,0
ps "OnEdgeStrategy"
shape (Triangle
uid 349438,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "275000,13625,275750,14375"
)
tg (CPTG
uid 349439,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 349440,0
va (VaSet
)
xt "269500,13500,274000,14500"
st "trig_out_o"
ju 2
blo "274000,14300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "trig_out_o"
t "std_logic"
o 43
suid 149,0
)
)
)
*1000 (CptPort
uid 349441,0
ps "OnEdgeStrategy"
shape (Triangle
uid 349442,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "254250,30625,255000,31375"
)
tg (CPTG
uid 349443,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 349444,0
va (VaSet
)
xt "256000,30500,260500,31500"
st "lemo_ecr_i"
blo "256000,31300"
)
)
thePort (LogicalPort
decl (Decl
n "lemo_ecr_i"
t "std_logic"
o 7
suid 153,0
)
)
)
*1001 (CptPort
uid 349445,0
ps "OnEdgeStrategy"
shape (Triangle
uid 349446,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "275000,14625,275750,15375"
)
tg (CPTG
uid 349447,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 349448,0
va (VaSet
)
xt "270500,14500,274000,15500"
st "pretrig_o"
ju 2
blo "274000,15300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "pretrig_o"
t "std_logic"
o 30
suid 154,0
)
)
)
*1002 (CptPort
uid 349449,0
ps "OnEdgeStrategy"
shape (Triangle
uid 349450,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "254250,25625,255000,26375"
)
tg (CPTG
uid 349451,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 349452,0
va (VaSet
)
xt "256000,25500,261600,26500"
st "ocraw_start_i"
blo "256000,26300"
)
)
thePort (LogicalPort
decl (Decl
n "ocraw_start_i"
t "std_logic"
o 10
suid 155,0
)
)
)
*1003 (CptPort
uid 349453,0
ps "OnEdgeStrategy"
shape (Triangle
uid 349454,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "275000,20625,275750,21375"
)
tg (CPTG
uid 349455,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 349456,0
va (VaSet
)
xt "268200,20500,274000,21500"
st "l0id_o : (31:0)"
ju 2
blo "274000,21300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "l0id_o"
t "std_logic_vector"
b "(31 downto 0)"
o 27
suid 156,0
)
)
)
*1004 (CptPort
uid 349457,0
ps "OnEdgeStrategy"
shape (Triangle
uid 349458,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "275000,39625,275750,40375"
)
tg (CPTG
uid 349459,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 349460,0
va (VaSet
)
xt "267500,39500,274000,40500"
st "dbg_trig_ext_o"
ju 2
blo "274000,40300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dbg_trig_ext_o"
t "std_logic"
o 24
suid 158,0
)
)
)
*1005 (CptPort
uid 349461,0
ps "OnEdgeStrategy"
shape (Triangle
uid 349462,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "254250,31625,255000,32375"
)
tg (CPTG
uid 349463,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 349464,0
va (VaSet
)
xt "256000,31500,260600,32500"
st "lemo_bcr_i"
blo "256000,32300"
)
)
thePort (LogicalPort
decl (Decl
n "lemo_bcr_i"
t "std_logic"
o 6
suid 160,0
)
)
)
*1006 (CptPort
uid 349465,0
ps "OnEdgeStrategy"
shape (Triangle
uid 349466,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "275000,21625,275750,22375"
)
tg (CPTG
uid 349467,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 349468,0
va (VaSet
)
xt "267500,21500,274000,22500"
st "l0id_l1_o : (7:0)"
ju 2
blo "274000,22300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "l0id_l1_o"
t "std_logic_vector"
b "(7 downto 0)"
o 26
suid 163,0
)
)
)
*1007 (CptPort
uid 349469,0
ps "OnEdgeStrategy"
shape (Triangle
uid 349470,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "275000,43625,275750,44375"
)
tg (CPTG
uid 349471,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 349472,0
va (VaSet
)
xt "269100,43500,274000,44500"
st "busy_ext_o"
ju 2
blo "274000,44300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "busy_ext_o"
t "std_logic"
o 23
suid 164,0
)
)
)
*1008 (CptPort
uid 349473,0
ps "OnEdgeStrategy"
shape (Triangle
uid 349474,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "275000,45625,275750,46375"
)
tg (CPTG
uid 349475,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 349476,0
va (VaSet
)
xt "270600,45500,274000,46500"
st "ecr_all_o"
ju 2
blo "274000,46300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "ecr_all_o"
t "std_logic"
o 25
suid 165,0
)
)
)
*1009 (CptPort
uid 349477,0
ps "OnEdgeStrategy"
shape (Triangle
uid 349478,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "275000,44625,275750,45375"
)
tg (CPTG
uid 349479,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 349480,0
va (VaSet
)
xt "270500,44500,274000,45500"
st "bcr_all_o"
ju 2
blo "274000,45300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "bcr_all_o"
t "std_logic"
o 21
suid 166,0
)
)
)
*1010 (CptPort
uid 349481,0
ps "OnEdgeStrategy"
shape (Triangle
uid 349482,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "275000,46625,275750,47375"
)
tg (CPTG
uid 349483,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 349484,0
va (VaSet
)
xt "264600,46500,274000,47500"
st "tdc_counter1_o : (31:0)"
ju 2
blo "274000,47300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tdc_counter1_o"
t "std_logic_vector"
b "(31 downto 0)"
o 36
suid 169,0
)
)
)
*1011 (CptPort
uid 349485,0
ps "OnEdgeStrategy"
shape (Triangle
uid 349486,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "275000,47625,275750,48375"
)
tg (CPTG
uid 349487,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 349488,0
va (VaSet
)
xt "264600,47500,274000,48500"
st "tdc_counter2_o : (31:0)"
ju 2
blo "274000,48300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tdc_counter2_o"
t "std_logic_vector"
b "(31 downto 0)"
o 37
suid 170,0
)
)
)
*1012 (CptPort
uid 349489,0
ps "OnEdgeStrategy"
shape (Triangle
uid 349490,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "275000,49625,275750,50375"
)
tg (CPTG
uid 349491,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 349492,0
va (VaSet
)
xt "266100,49500,274000,50500"
st "tdc_code_o : (19:0)"
ju 2
blo "274000,50300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tdc_code_o"
t "std_logic_vector"
b "(19 downto 0)"
o 35
suid 173,0
)
)
)
*1013 (CptPort
uid 349493,0
ps "OnEdgeStrategy"
shape (Triangle
uid 349494,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "254250,47625,255000,48375"
)
tg (CPTG
uid 349495,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 349496,0
va (VaSet
)
xt "256000,47500,259900,48500"
st "tlu_trig_i"
blo "256000,48300"
)
)
thePort (LogicalPort
decl (Decl
n "tlu_trig_i"
t "std_logic"
o 16
suid 176,0
)
)
)
*1014 (CptPort
uid 349497,0
ps "OnEdgeStrategy"
shape (Triangle
uid 349498,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "254250,49625,255000,50375"
)
tg (CPTG
uid 349499,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 349500,0
va (VaSet
)
xt "256000,49500,260600,50500"
st "tlu_busy_o"
blo "256000,50300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tlu_busy_o"
t "std_logic"
o 38
suid 179,0
)
)
)
*1015 (CptPort
uid 349501,0
ps "OnEdgeStrategy"
shape (Triangle
uid 349502,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "254250,48625,255000,49375"
)
tg (CPTG
uid 349503,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 349504,0
va (VaSet
)
xt "256000,48500,260200,49500"
st "tlu_tclk_o"
blo "256000,49300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tlu_tclk_o"
t "std_logic"
o 39
suid 180,0
)
)
)
*1016 (CptPort
uid 349505,0
ps "OnEdgeStrategy"
shape (Triangle
uid 349506,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "254250,13625,255000,14375"
)
tg (CPTG
uid 349507,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 349508,0
va (VaSet
)
xt "256000,13500,257400,14500"
st "s40"
blo "256000,14300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "s40"
t "std_logic"
o 14
suid 183,0
)
)
)
*1017 (CptPort
uid 349509,0
ps "OnEdgeStrategy"
shape (Triangle
uid 349510,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "275000,52625,275750,53375"
)
tg (CPTG
uid 349511,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 349512,0
va (VaSet
)
xt "272400,52500,274000,53500"
st "lld_i"
ju 2
blo "274000,53300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "lld_i"
t "std_logic"
o 9
suid 184,0
)
)
)
*1018 (CptPort
uid 349513,0
ps "OnEdgeStrategy"
shape (Triangle
uid 349514,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "275000,51625,275750,52375"
)
tg (CPTG
uid 349515,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 349516,0
va (VaSet
)
xt "272200,51500,274000,52500"
st "lls_o"
ju 2
blo "274000,52300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "lls_o"
t "t_llsrc"
prec "-- locallink tx interface"
preAdd 0
o 28
suid 185,0
)
)
)
*1019 (CptPort
uid 349517,0
ps "OnEdgeStrategy"
shape (Triangle
uid 349518,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "254250,40625,255000,41375"
)
tg (CPTG
uid 349519,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 349520,0
va (VaSet
)
xt "256000,40500,260700,41500"
st "tick : (34:0)"
blo "256000,41300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "tick"
t "std_logic_vector"
b "(34 downto 0)"
posAdd 0
o 15
suid 187,0
)
)
)
*1020 (CptPort
uid 349521,0
ps "OnEdgeStrategy"
shape (Triangle
uid 349522,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "254250,41625,255000,42375"
)
tg (CPTG
uid 349523,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 349524,0
va (VaSet
)
xt "256000,41500,260700,42500"
st "tog : (34:0)"
blo "256000,42300"
)
)
thePort (LogicalPort
decl (Decl
n "tog"
t "std_logic_vector"
b "(34 downto 0)"
o 17
suid 188,0
)
)
)
*1021 (CptPort
uid 349525,0
ps "OnEdgeStrategy"
shape (Triangle
uid 349526,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "254250,38625,255000,39375"
)
tg (CPTG
uid 349527,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 349528,0
va (VaSet
)
xt "256000,38500,258000,39500"
st "clk40"
blo "256000,39300"
)
)
thePort (LogicalPort
decl (Decl
n "clk40"
t "std_logic"
o 4
suid 189,0
)
)
)
*1022 (CptPort
uid 349529,0
ps "OnEdgeStrategy"
shape (Triangle
uid 349530,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "275000,53625,275750,54375"
)
tg (CPTG
uid 349531,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 349532,0
va (VaSet
)
xt "266300,53500,274000,54500"
st "tdc_calib_edge0_o"
ju 2
blo "274000,54300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tdc_calib_edge0_o"
t "std_logic"
o 34
suid 190,0
)
)
)
*1023 (CptPort
uid 349533,0
ps "OnEdgeStrategy"
shape (Triangle
uid 349534,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "254250,37625,255000,38375"
)
tg (CPTG
uid 349535,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 349536,0
va (VaSet
)
xt "256000,37500,259400,38500"
st "clk160ps"
blo "256000,38300"
)
)
thePort (LogicalPort
decl (Decl
n "clk160ps"
t "std_logic"
o 3
suid 191,0
)
)
)
]
shape (Rectangle
uid 349538,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "255000,11000,275000,55000"
)
oxt "15000,68000,35000,112000"
ttg (MlTextGroup
uid 349539,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*1024 (Text
uid 349540,0
va (VaSet
font "helvetica,8,1"
)
xt "261850,11000,263550,12000"
st "hsio"
blo "261850,11800"
tm "BdLibraryNameMgr"
)
*1025 (Text
uid 349541,0
va (VaSet
font "helvetica,8,1"
)
xt "261850,12000,266750,13000"
st "trigger_top"
blo "261850,12800"
tm "CptNameMgr"
)
*1026 (Text
uid 349542,0
va (VaSet
font "helvetica,8,1"
)
xt "261850,13000,266850,14000"
st "Utriggertop"
blo "261850,13800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 349543,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 349544,0
text (MLText
uid 349545,0
va (VaSet
)
xt "260000,9000,275000,11000"
st "TLU_EN = TRIG_TLU_EN    ( integer )  
TDC_EN = TRIG_TDC_EN    ( integer )  "
)
header ""
)
elements [
(GiElement
name "TLU_EN"
type "integer"
value "TRIG_TLU_EN"
)
(GiElement
name "TDC_EN"
type "integer"
value "TRIG_TDC_EN"
)
]
)
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*1027 (SaComponent
uid 350453,0
optionalChildren [
*1028 (CptPort
uid 350365,0
ps "OnEdgeStrategy"
shape (Triangle
uid 350366,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "276250,-57375,277000,-56625"
)
tg (CPTG
uid 350367,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 350368,0
va (VaSet
)
xt "278000,-57500,279000,-56500"
st "clk"
blo "278000,-56700"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 2
suid 19,0
)
)
)
*1029 (CptPort
uid 350369,0
ps "OnEdgeStrategy"
shape (Triangle
uid 350370,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "276250,-56375,277000,-55625"
)
tg (CPTG
uid 350371,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 350372,0
va (VaSet
)
xt "278000,-56500,279000,-55500"
st "rst"
blo "278000,-55700"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 6
suid 20,0
)
)
)
*1030 (CptPort
uid 350373,0
ps "OnEdgeStrategy"
shape (Triangle
uid 350374,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "276250,-52375,277000,-51625"
)
tg (CPTG
uid 350375,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 350376,0
va (VaSet
)
xt "278000,-52500,281000,-51500"
st "trig80_i"
blo "278000,-51700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "trig80_i"
t "std_logic"
o 14
suid 96,0
)
)
)
*1031 (CptPort
uid 350377,0
ps "OnEdgeStrategy"
shape (Triangle
uid 350378,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "276250,-44375,277000,-43625"
)
tg (CPTG
uid 350379,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 350380,0
va (VaSet
)
xt "278000,-44500,285900,-43500"
st "strm_reg_i : (143:0)"
blo "278000,-43700"
)
)
thePort (LogicalPort
decl (Decl
n "strm_reg_i"
t "slv16_array"
b "(143 DOWNTO 0)"
o 10
suid 103,0
)
)
)
*1032 (CptPort
uid 350381,0
ps "OnEdgeStrategy"
shape (Triangle
uid 350382,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "276250,-42375,277000,-41625"
)
tg (CPTG
uid 350383,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 350384,0
va (VaSet
)
xt "278000,-42500,286200,-41500"
st "strm_cmd_i : (143:0)"
blo "278000,-41700"
)
)
thePort (LogicalPort
decl (Decl
n "strm_cmd_i"
t "slv16_array"
b "(143 DOWNTO 0)"
o 8
suid 107,0
)
)
)
*1033 (CptPort
uid 350385,0
ps "OnEdgeStrategy"
shape (Triangle
uid 350386,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "276250,-43375,277000,-42625"
)
tg (CPTG
uid 350387,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 350388,0
va (VaSet
)
xt "278000,-43500,287800,-42500"
st "strm_req_stat_i : (143:0)"
blo "278000,-42700"
)
)
thePort (LogicalPort
decl (Decl
n "strm_req_stat_i"
t "std_logic_vector"
b "(143 DOWNTO 0)"
prec "-- streams interface"
preAdd 0
o 11
suid 108,0
)
)
)
*1034 (CptPort
uid 350389,0
ps "OnEdgeStrategy"
shape (Triangle
uid 350390,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "276250,-51375,277000,-50625"
)
tg (CPTG
uid 350391,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 350392,0
va (VaSet
)
xt "278000,-51500,282600,-50500"
st "strobe40_i"
blo "278000,-50700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "strobe40_i"
t "std_logic"
o 12
suid 109,0
)
)
)
*1035 (CptPort
uid 350393,0
ps "OnEdgeStrategy"
shape (Triangle
uid 350394,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "276250,-40375,277000,-39625"
)
tg (CPTG
uid 350395,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 350396,0
va (VaSet
)
xt "278000,-40500,283700,-39500"
st "bcid_i : (11:0)"
blo "278000,-39700"
)
)
thePort (LogicalPort
decl (Decl
n "bcid_i"
t "std_logic_vector"
b "(11 DOWNTO 0)"
o 1
suid 121,0
)
)
)
*1036 (CptPort
uid 350397,0
ps "OnEdgeStrategy"
shape (Triangle
uid 350398,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "276250,-39375,277000,-38625"
)
tg (CPTG
uid 350399,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 350400,0
va (VaSet
)
xt "278000,-39500,283500,-38500"
st "l1id_i : (23:0)"
blo "278000,-38700"
)
)
thePort (LogicalPort
decl (Decl
n "l1id_i"
t "std_logic_vector"
b "(23 DOWNTO 0)"
o 3
suid 122,0
)
)
)
*1037 (CptPort
uid 350401,0
ps "OnEdgeStrategy"
shape (Triangle
uid 350402,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "300000,-51375,300750,-50625"
)
tg (CPTG
uid 350403,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 350404,0
va (VaSet
)
xt "296300,-51500,299000,-50500"
st "busy_o"
ju 2
blo "299000,-50700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "busy_o"
t "std_logic"
prec "--ht_delta_max_i   : in  slv6;"
preAdd 0
o 15
suid 135,0
)
)
)
*1038 (CptPort
uid 350405,0
ps "OnEdgeStrategy"
shape (Triangle
uid 350406,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "300000,-54375,300750,-53625"
)
tg (CPTG
uid 350407,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 350408,0
va (VaSet
)
xt "292400,-54500,299000,-53500"
st "s_lls_o : (135:0)"
ju 2
blo "299000,-53700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "s_lls_o"
t "t_llsrc_array"
b "(135 DOWNTO 0)"
o 20
suid 137,0
)
)
)
*1039 (CptPort
uid 350409,0
ps "OnEdgeStrategy"
shape (Triangle
uid 350410,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "300000,-53375,300750,-52625"
)
tg (CPTG
uid 350411,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 350412,0
va (VaSet
)
xt "292600,-53500,299000,-52500"
st "s_lld_i : (135:0)"
ju 2
blo "299000,-52700"
)
)
thePort (LogicalPort
decl (Decl
n "s_lld_i"
t "std_logic_vector"
b "(135 DOWNTO 0)"
o 7
suid 138,0
)
)
)
*1040 (CptPort
uid 350413,0
ps "OnEdgeStrategy"
shape (Triangle
uid 350414,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "300000,-47375,300750,-46625"
)
tg (CPTG
uid 350415,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 350416,0
va (VaSet
)
xt "294000,-47500,299000,-46500"
st "gendata0_o"
ju 2
blo "299000,-46700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "gendata0_o"
t "std_logic"
o 18
suid 146,0
)
)
)
*1041 (CptPort
uid 350417,0
ps "OnEdgeStrategy"
shape (Triangle
uid 350418,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "300000,-46375,300750,-45625"
)
tg (CPTG
uid 350419,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 350420,0
va (VaSet
)
xt "294000,-46500,299000,-45500"
st "gendata1_o"
ju 2
blo "299000,-45700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "gendata1_o"
t "std_logic"
o 19
suid 147,0
)
)
)
*1042 (CptPort
uid 350421,0
ps "OnEdgeStrategy"
shape (Triangle
uid 350422,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "300000,-44375,300750,-43625"
)
tg (CPTG
uid 350423,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 350424,0
va (VaSet
)
xt "294200,-44500,299000,-43500"
st "simdata0_o"
ju 2
blo "299000,-43700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "simdata0_o"
t "std_logic"
o 21
suid 148,0
)
)
)
*1043 (CptPort
uid 350425,0
ps "OnEdgeStrategy"
shape (Triangle
uid 350426,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "300000,-43375,300750,-42625"
)
tg (CPTG
uid 350427,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 350428,0
va (VaSet
)
xt "294200,-43500,299000,-42500"
st "simdata1_o"
ju 2
blo "299000,-42700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "simdata1_o"
t "std_logic"
o 22
suid 149,0
)
)
)
*1044 (CptPort
uid 350429,0
ps "OnEdgeStrategy"
shape (Triangle
uid 350430,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "276250,-54375,277000,-53625"
)
tg (CPTG
uid 350431,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 350432,0
va (VaSet
)
xt "278000,-54500,279200,-53500"
st "reg"
blo "278000,-53700"
)
)
thePort (LogicalPort
decl (Decl
n "reg"
t "t_reg_bus"
prec "-- registers"
preAdd 0
posAdd 0
o 5
suid 151,0
)
)
)
*1045 (CptPort
uid 350433,0
ps "OnEdgeStrategy"
shape (Triangle
uid 350434,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "276250,-38375,277000,-37625"
)
tg (CPTG
uid 350435,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 350436,0
va (VaSet
)
xt "278000,-38500,286900,-37500"
st "tick : (MAX_TICTOG:0)"
blo "278000,-37700"
)
)
thePort (LogicalPort
decl (Decl
n "tick"
t "std_logic_vector"
b "(MAX_TICTOG downto 0)"
o 13
suid 154,0
)
)
)
*1046 (CptPort
uid 350437,0
ps "OnEdgeStrategy"
shape (Triangle
uid 350438,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "300000,-39375,300750,-38625"
)
tg (CPTG
uid 350439,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 350440,0
va (VaSet
)
xt "291100,-39500,299000,-38500"
st "gen13data_o : (1:0)"
ju 2
blo "299000,-38700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "gen13data_o"
t "slv2_array"
b "(1 downto 0)"
o 17
suid 155,0
)
)
)
*1047 (CptPort
uid 350441,0
ps "OnEdgeStrategy"
shape (Triangle
uid 350442,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "300000,-40375,300750,-39625"
)
tg (CPTG
uid 350443,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 350444,0
va (VaSet
)
xt "290100,-40500,299000,-39500"
st "gen13data80_o : (1:0)"
ju 2
blo "299000,-39700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "gen13data80_o"
t "slv2_array"
b "(1 downto 0)"
o 16
suid 156,0
)
)
)
*1048 (CptPort
uid 350445,0
ps "OnEdgeStrategy"
shape (Triangle
uid 350446,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "276250,-50375,277000,-49625"
)
tg (CPTG
uid 350447,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 350448,0
va (VaSet
)
xt "278000,-50500,283600,-49500"
st "ocraw_start_i"
blo "278000,-49700"
)
)
thePort (LogicalPort
decl (Decl
n "ocraw_start_i"
t "std_logic"
o 4
suid 158,0
)
)
)
*1049 (CptPort
uid 350449,0
ps "OnEdgeStrategy"
shape (Triangle
uid 350450,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "276250,-47375,277000,-46625"
)
tg (CPTG
uid 350451,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 350452,0
va (VaSet
)
xt "278000,-47500,284200,-46500"
st "strm_i : (135:0)"
blo "278000,-46700"
)
)
thePort (LogicalPort
decl (Decl
n "strm_i"
t "std_logic_vector"
b "(135 DOWNTO 0)"
o 9
suid 159,0
)
)
)
]
shape (Rectangle
uid 350454,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "277000,-58000,300000,-37000"
)
oxt "15000,66000,38000,87000"
ttg (MlTextGroup
uid 350455,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*1050 (Text
uid 350456,0
va (VaSet
font "helvetica,8,1"
)
xt "285850,-58000,287550,-57000"
st "hsio"
blo "285850,-57200"
tm "BdLibraryNameMgr"
)
*1051 (Text
uid 350457,0
va (VaSet
font "helvetica,8,1"
)
xt "285850,-57000,291250,-56000"
st "readout_top"
blo "285850,-56200"
tm "CptNameMgr"
)
*1052 (Text
uid 350458,0
va (VaSet
font "helvetica,8,1"
)
xt "285850,-56000,289550,-55000"
st "Ureadout"
blo "285850,-55200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 350459,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 350460,0
text (MLText
uid 350461,0
va (VaSet
)
xt "277000,-63000,303600,-58000"
st "MOD_PRES = RO_MOD_PRES    ( std_logic_vector(35 downto 0) )  
MOD_RAW  = RO_MOD_RAW     ( std_logic_vector(35 downto 0) )  
MOD_HST  = RO_MOD_HST     ( std_logic_vector(35 downto 0) )  
MOD_TYPE = RO_MOD_TYPE    ( std_logic_vector(35 downto 0) )  
MOD_IDBG = RO_MOD_IDBG    ( std_logic_vector(35 downto 0) )  "
)
header ""
)
elements [
(GiElement
name "MOD_PRES"
type "std_logic_vector(35 downto 0)"
value "RO_MOD_PRES"
)
(GiElement
name "MOD_RAW"
type "std_logic_vector(35 downto 0)"
value "RO_MOD_RAW"
)
(GiElement
name "MOD_HST"
type "std_logic_vector(35 downto 0)"
value "RO_MOD_HST"
)
(GiElement
name "MOD_TYPE"
type "std_logic_vector(35 downto 0)"
value "RO_MOD_TYPE"
)
(GiElement
name "MOD_IDBG"
type "std_logic_vector(35 downto 0)"
value "RO_MOD_IDBG"
)
]
)
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*1053 (Net
uid 352108,0
decl (Decl
n "MODULECOUNT"
t "integer"
o 185
suid 2465,0
)
declText (MLText
uid 352109,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "0,0,17800,1200"
st "signal MODULECOUNT         : integer"
)
)
*1054 (Wire
uid 927,0
shape (OrthoPolyLine
uid 928,0
va (VaSet
vasetType 3
)
xt "445750,32000,504000,32000"
pts [
"445750,32000"
"504000,32000"
]
)
start &30
end &56
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 931,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 932,0
va (VaSet
)
xt "448000,31000,452600,32000"
st "disp_clk_o"
blo "448000,31800"
tm "WireNameMgr"
)
)
on &1
)
*1055 (Wire
uid 941,0
shape (OrthoPolyLine
uid 942,0
va (VaSet
vasetType 3
)
xt "445750,33000,504000,33000"
pts [
"445750,33000"
"504000,33000"
]
)
start &31
end &57
ss 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 945,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 946,0
va (VaSet
)
xt "497000,32000,501800,33000"
st "disp_dat_o"
blo "497000,32800"
tm "WireNameMgr"
)
)
on &2
)
*1056 (Wire
uid 955,0
shape (OrthoPolyLine
uid 956,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "445750,34000,504000,34000"
pts [
"445750,34000"
"504000,34000"
]
)
start &32
end &58
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 959,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 960,0
va (VaSet
)
xt "497000,33000,502700,34000"
st "disp_load_no"
blo "497000,33800"
tm "WireNameMgr"
)
)
on &60
)
*1057 (Wire
uid 969,0
shape (OrthoPolyLine
uid 970,0
va (VaSet
vasetType 3
)
xt "445750,35000,504000,35000"
pts [
"445750,35000"
"504000,35000"
]
)
start &33
end &59
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 973,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 974,0
va (VaSet
)
xt "497000,34000,502100,35000"
st "disp_rst_no"
blo "497000,34800"
tm "WireNameMgr"
)
)
on &3
)
*1058 (Wire
uid 1571,0
shape (OrthoPolyLine
uid 1572,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "402000,-77000,411000,-77000"
pts [
"402000,-77000"
"411000,-77000"
]
)
start &24
end &303
sat 2
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1575,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1576,0
va (VaSet
)
xt "403000,-78000,406800,-77000"
st "idc_p3_io"
blo "403000,-77200"
tm "WireNameMgr"
)
)
on &4
)
*1059 (Wire
uid 1585,0
shape (OrthoPolyLine
uid 1586,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "402000,-76000,411000,-76000"
pts [
"402000,-76000"
"411000,-76000"
]
)
start &24
end &304
sat 2
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1589,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1590,0
va (VaSet
)
xt "403000,-77000,406800,-76000"
st "idc_p4_io"
blo "403000,-76200"
tm "WireNameMgr"
)
)
on &5
)
*1060 (Wire
uid 1599,0
shape (OrthoPolyLine
uid 1600,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "402000,-75000,411000,-75000"
pts [
"402000,-75000"
"411000,-75000"
]
)
start &24
end &305
sat 2
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1603,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1604,0
va (VaSet
)
xt "403000,-76000,406800,-75000"
st "idc_p5_io"
blo "403000,-75200"
tm "WireNameMgr"
)
)
on &6
)
*1061 (Wire
uid 1683,0
shape (OrthoPolyLine
uid 1684,0
va (VaSet
vasetType 3
)
xt "450000,21000,502000,21000"
pts [
"450000,21000"
"502000,21000"
]
)
start &82
end &7
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1687,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1688,0
va (VaSet
)
xt "449000,20000,454300,21000"
st "led_status_o"
blo "449000,20800"
tm "WireNameMgr"
)
)
on &8
)
*1062 (Wire
uid 12369,0
shape (OrthoPolyLine
uid 12370,0
va (VaSet
vasetType 3
)
xt "423000,32000,427250,32000"
pts [
"423000,32000"
"427250,32000"
]
)
end &42
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12373,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12374,0
va (VaSet
)
xt "424000,31000,425000,32000"
st "clk"
blo "424000,31800"
tm "WireNameMgr"
)
)
on &120
)
*1063 (Wire
uid 12377,0
shape (OrthoPolyLine
uid 12378,0
va (VaSet
vasetType 3
)
xt "418000,33000,427250,33000"
pts [
"418000,33000"
"427250,33000"
]
)
end &29
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12381,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12382,0
va (VaSet
)
xt "419000,32000,422100,33000"
st "rst_disp"
blo "419000,32800"
tm "WireNameMgr"
)
)
on &206
)
*1064 (Wire
uid 12385,0
shape (OrthoPolyLine
uid 12386,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "408000,32000,416000,32000"
pts [
"408000,32000"
"416000,32000"
]
)
sat 16
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12389,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12390,0
va (VaSet
)
xt "409000,31000,413500,32000"
st "dispDigitA"
blo "409000,31800"
tm "WireNameMgr"
)
)
on &48
)
*1065 (Wire
uid 12393,0
shape (OrthoPolyLine
uid 12394,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "418000,35000,427250,35000"
pts [
"418000,35000"
"427250,35000"
]
)
end &35
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12397,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12398,0
va (VaSet
)
xt "419000,34000,423500,35000"
st "dispDigitB"
blo "419000,34800"
tm "WireNameMgr"
)
)
on &49
)
*1066 (Wire
uid 12401,0
shape (OrthoPolyLine
uid 12402,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "418000,36000,427250,36000"
pts [
"418000,36000"
"427250,36000"
]
)
end &36
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12405,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12406,0
va (VaSet
)
xt "419000,35000,423500,36000"
st "dispDigitC"
blo "419000,35800"
tm "WireNameMgr"
)
)
on &50
)
*1067 (Wire
uid 12409,0
shape (OrthoPolyLine
uid 12410,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "418000,37000,427250,37000"
pts [
"418000,37000"
"427250,37000"
]
)
end &37
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12413,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12414,0
va (VaSet
)
xt "419000,36000,423500,37000"
st "dispDigitD"
blo "419000,36800"
tm "WireNameMgr"
)
)
on &51
)
*1068 (Wire
uid 12417,0
shape (OrthoPolyLine
uid 12418,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "418000,38000,427250,38000"
pts [
"418000,38000"
"427250,38000"
]
)
end &38
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12421,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12422,0
va (VaSet
)
xt "419000,37000,423500,38000"
st "dispDigitE"
blo "419000,37800"
tm "WireNameMgr"
)
)
on &52
)
*1069 (Wire
uid 12425,0
shape (OrthoPolyLine
uid 12426,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "418000,39000,427250,39000"
pts [
"418000,39000"
"427250,39000"
]
)
end &39
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12429,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12430,0
va (VaSet
)
xt "419000,38000,423400,39000"
st "dispDigitF"
blo "419000,38800"
tm "WireNameMgr"
)
)
on &53
)
*1070 (Wire
uid 12433,0
shape (OrthoPolyLine
uid 12434,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "418000,40000,427250,40000"
pts [
"418000,40000"
"427250,40000"
]
)
end &40
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12437,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12438,0
va (VaSet
)
xt "419000,39000,423500,40000"
st "dispDigitG"
blo "419000,39800"
tm "WireNameMgr"
)
)
on &54
)
*1071 (Wire
uid 12441,0
shape (OrthoPolyLine
uid 12442,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "418000,41000,427250,41000"
pts [
"418000,41000"
"427250,41000"
]
)
end &41
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12445,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12446,0
va (VaSet
)
xt "419000,40000,423500,41000"
st "dispDigitH"
blo "419000,40800"
tm "WireNameMgr"
)
)
on &55
)
*1072 (Wire
uid 12463,0
shape (OrthoPolyLine
uid 12464,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "402000,-67000,413250,-67000"
pts [
"402000,-67000"
"413250,-67000"
]
)
start &24
sat 2
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12469,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12470,0
va (VaSet
)
xt "403000,-68000,407500,-67000"
st "dispDigitB"
blo "403000,-67200"
tm "WireNameMgr"
)
)
on &49
)
*1073 (Wire
uid 12471,0
shape (OrthoPolyLine
uid 12472,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "402000,-65000,413250,-65000"
pts [
"402000,-65000"
"413250,-65000"
]
)
start &24
sat 2
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12477,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12478,0
va (VaSet
)
xt "403000,-66000,407500,-65000"
st "dispDigitD"
blo "403000,-65200"
tm "WireNameMgr"
)
)
on &51
)
*1074 (Wire
uid 12479,0
shape (OrthoPolyLine
uid 12480,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "402000,-63000,413250,-63000"
pts [
"402000,-63000"
"413250,-63000"
]
)
start &24
sat 2
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12485,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12486,0
va (VaSet
)
xt "403000,-64000,407400,-63000"
st "dispDigitF"
blo "403000,-63200"
tm "WireNameMgr"
)
)
on &53
)
*1075 (Wire
uid 12487,0
shape (OrthoPolyLine
uid 12488,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "402000,-66000,413250,-66000"
pts [
"402000,-66000"
"413250,-66000"
]
)
start &24
sat 2
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12493,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12494,0
va (VaSet
)
xt "403000,-67000,407500,-66000"
st "dispDigitC"
blo "403000,-66200"
tm "WireNameMgr"
)
)
on &50
)
*1076 (Wire
uid 12495,0
shape (OrthoPolyLine
uid 12496,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "402000,-68000,413250,-68000"
pts [
"402000,-68000"
"413250,-68000"
]
)
start &24
sat 2
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12501,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12502,0
va (VaSet
)
xt "403000,-69000,407500,-68000"
st "dispDigitA"
blo "403000,-68200"
tm "WireNameMgr"
)
)
on &48
)
*1077 (Wire
uid 12503,0
shape (OrthoPolyLine
uid 12504,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "402000,-62000,413250,-62000"
pts [
"402000,-62000"
"413250,-62000"
]
)
start &24
sat 2
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12509,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12510,0
va (VaSet
)
xt "403000,-63000,407500,-62000"
st "dispDigitG"
blo "403000,-62200"
tm "WireNameMgr"
)
)
on &54
)
*1078 (Wire
uid 12511,0
shape (OrthoPolyLine
uid 12512,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "402000,-64000,413250,-64000"
pts [
"402000,-64000"
"413250,-64000"
]
)
start &24
sat 2
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12517,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12518,0
va (VaSet
)
xt "403000,-65000,407500,-64000"
st "dispDigitE"
blo "403000,-64200"
tm "WireNameMgr"
)
)
on &52
)
*1079 (Wire
uid 12519,0
shape (OrthoPolyLine
uid 12520,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "402000,-61000,413250,-61000"
pts [
"402000,-61000"
"413250,-61000"
]
)
start &24
sat 2
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12525,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12526,0
va (VaSet
)
xt "403000,-62000,407500,-61000"
st "dispDigitH"
blo "403000,-61200"
tm "WireNameMgr"
)
)
on &55
)
*1080 (Wire
uid 39414,0
shape (OrthoPolyLine
uid 39415,0
va (VaSet
vasetType 3
)
xt "208750,-41000,218250,-41000"
pts [
"218250,-41000"
"208750,-41000"
]
)
start &258
end &63
ss 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 39418,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 39419,0
va (VaSet
)
xt "210000,-42000,215600,-41000"
st "rx_fifo_rst_o"
blo "210000,-41200"
tm "WireNameMgr"
)
)
on &65
)
*1081 (Wire
uid 42590,0
shape (OrthoPolyLine
uid 42591,0
va (VaSet
vasetType 3
)
xt "316000,-34000,324000,-34000"
pts [
"324000,-34000"
"316000,-34000"
]
)
start &105
end &113
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 42594,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 42595,0
va (VaSet
)
xt "317000,-35000,322600,-34000"
st "tx_fifo_rst_o"
blo "317000,-34200"
tm "WireNameMgr"
)
)
on &64
)
*1082 (Wire
uid 45191,0
shape (OrthoPolyLine
uid 45192,0
va (VaSet
vasetType 3
)
xt "382000,-90000,394000,-90000"
pts [
"382000,-90000"
"394000,-90000"
]
)
end &24
sat 16
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 45197,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 45198,0
va (VaSet
)
xt "383000,-91000,386000,-90000"
st "dbg_clk"
blo "383000,-90200"
tm "WireNameMgr"
)
)
on &402
)
*1083 (Wire
uid 47975,0
shape (OrthoPolyLine
uid 47976,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "386000,34000,395250,34000"
pts [
"386000,34000"
"395250,34000"
]
)
end &155
sat 16
eat 32
sty 1
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 47979,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 47980,0
va (VaSet
)
xt "387000,33000,393500,34000"
st "sf_syncacq_i(0)"
blo "387000,33800"
tm "WireNameMgr"
)
)
on &188
)
*1084 (Wire
uid 47983,0
shape (OrthoPolyLine
uid 47984,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "386000,35000,395250,35000"
pts [
"386000,35000"
"395250,35000"
]
)
end &154
sat 16
eat 32
sty 1
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 47987,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 47988,0
va (VaSet
)
xt "387000,34000,393500,35000"
st "sf_syncacq_i(1)"
blo "387000,34800"
tm "WireNameMgr"
)
)
on &188
)
*1085 (Wire
uid 48927,0
shape (OrthoPolyLine
uid 48928,0
va (VaSet
vasetType 3
)
xt "179000,-96000,185000,-96000"
pts [
"179000,-96000"
"185000,-96000"
]
)
start &253
end &510
es 0
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 48931,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48932,0
va (VaSet
)
xt "179000,-97000,180000,-96000"
st "clk"
blo "179000,-96200"
tm "WireNameMgr"
)
)
on &120
)
*1086 (Wire
uid 51318,0
shape (OrthoPolyLine
uid 51319,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "402000,-59000,411000,-59000"
pts [
"402000,-59000"
"411000,-59000"
]
)
start &24
es 0
sat 4
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 51324,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 51325,0
va (VaSet
)
xt "403000,-60000,406500,-59000"
st "dispword"
blo "403000,-59200"
tm "WireNameMgr"
)
)
on &61
)
*1087 (Wire
uid 80111,0
shape (OrthoPolyLine
uid 80112,0
va (VaSet
vasetType 3
)
xt "271000,-57000,276250,-57000"
pts [
"271000,-57000"
"276250,-57000"
]
)
end &1028
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 80117,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 80118,0
va (VaSet
)
xt "272000,-58000,273000,-57000"
st "clk"
blo "272000,-57200"
tm "WireNameMgr"
)
)
on &120
)
*1088 (Wire
uid 80119,0
shape (OrthoPolyLine
uid 80120,0
va (VaSet
vasetType 3
)
xt "271000,-56000,276250,-56000"
pts [
"271000,-56000"
"276250,-56000"
]
)
end &1029
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 80125,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 80126,0
va (VaSet
)
xt "272000,-57000,274300,-56000"
st "rst_ro"
blo "272000,-56200"
tm "WireNameMgr"
)
)
on &204
)
*1089 (Wire
uid 80241,0
shape (OrthoPolyLine
uid 80242,0
va (VaSet
vasetType 3
)
xt "266000,-52000,276250,-52000"
pts [
"266000,-52000"
"276250,-52000"
]
)
end &1030
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 80245,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 80246,0
va (VaSet
)
xt "267000,-53000,269300,-52000"
st "trig80"
blo "267000,-52200"
tm "WireNameMgr"
)
)
on &62
)
*1090 (Wire
uid 87446,0
shape (OrthoPolyLine
uid 87447,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "402000,-56000,412000,-56000"
pts [
"402000,-56000"
"412000,-56000"
]
)
start &24
end &301
sat 2
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 87450,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 87451,0
va (VaSet
)
xt "403000,-57000,405600,-56000"
st "sma_io"
blo "403000,-56200"
tm "WireNameMgr"
)
)
on &300
)
*1091 (Wire
uid 89321,0
shape (OrthoPolyLine
uid 89322,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "371000,-65000,394000,-65000"
pts [
"371000,-65000"
"394000,-65000"
]
)
end &24
sat 16
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 89325,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 89326,0
va (VaSet
)
xt "371000,-66000,375100,-65000"
st "sw_hex_ni"
blo "371000,-65200"
tm "WireNameMgr"
)
)
on &69
)
*1092 (Wire
uid 91332,0
shape (OrthoPolyLine
uid 91333,0
va (VaSet
vasetType 3
)
xt "425750,20000,444000,20000"
pts [
"425750,20000"
"444000,20000"
]
)
start &71
end &85
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 91336,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 91337,0
va (VaSet
)
xt "439000,19000,441900,20000"
st "led_trig"
blo "439000,19800"
tm "WireNameMgr"
)
)
on &102
)
*1093 (Wire
uid 91340,0
shape (OrthoPolyLine
uid 91341,0
va (VaSet
vasetType 3
)
xt "407000,21000,415250,21000"
pts [
"407000,21000"
"415250,21000"
]
)
end &74
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 91344,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 91345,0
va (VaSet
)
xt "408000,20000,409000,21000"
st "clk"
blo "408000,20800"
tm "WireNameMgr"
)
)
on &120
)
*1094 (Wire
uid 91348,0
shape (OrthoPolyLine
uid 91349,0
va (VaSet
vasetType 3
)
xt "407000,20000,415250,20000"
pts [
"407000,20000"
"415250,20000"
]
)
end &73
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 91352,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 91353,0
va (VaSet
)
xt "408000,19000,410300,20000"
st "trig80"
blo "408000,19800"
tm "WireNameMgr"
)
)
on &62
)
*1095 (Wire
uid 91356,0
shape (OrthoPolyLine
uid 91357,0
va (VaSet
vasetType 3
)
xt "407000,22000,415250,22000"
pts [
"407000,22000"
"415250,22000"
]
)
end &72
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 91360,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 91361,0
va (VaSet
)
xt "408000,21000,411100,22000"
st "rst_disp"
blo "408000,21800"
tm "WireNameMgr"
)
)
on &206
)
*1096 (Wire
uid 96919,0
shape (OrthoPolyLine
uid 96920,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "266000,-40000,276250,-40000"
pts [
"266000,-40000"
"276250,-40000"
]
)
end &1035
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 96923,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 96924,0
va (VaSet
)
xt "267000,-41000,268600,-40000"
st "bcid"
blo "267000,-40200"
tm "WireNameMgr"
)
)
on &104
)
*1097 (Wire
uid 96927,0
shape (OrthoPolyLine
uid 96928,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "266000,-39000,276250,-39000"
pts [
"266000,-39000"
"276250,-39000"
]
)
end &1036
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 96931,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 96932,0
va (VaSet
)
xt "267000,-40000,268400,-39000"
st "l1id"
blo "267000,-39200"
tm "WireNameMgr"
)
)
on &103
)
*1098 (Wire
uid 108880,0
shape (OrthoPolyLine
uid 108881,0
va (VaSet
vasetType 3
)
xt "294000,-29000,298250,-29000"
pts [
"294000,-29000"
"298250,-29000"
]
)
end &614
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 108886,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 108887,0
va (VaSet
)
xt "295000,-30000,296000,-29000"
st "rst"
blo "295000,-29200"
tm "WireNameMgr"
)
)
on &122
)
*1099 (Wire
uid 108888,0
shape (OrthoPolyLine
uid 108889,0
va (VaSet
vasetType 3
)
xt "294000,-30000,298250,-30000"
pts [
"294000,-30000"
"298250,-30000"
]
)
end &613
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 108894,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 108895,0
va (VaSet
)
xt "295000,-31000,296000,-30000"
st "clk"
blo "295000,-30200"
tm "WireNameMgr"
)
)
on &120
)
*1100 (Wire
uid 132938,0
shape (OrthoPolyLine
uid 132939,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "383000,-116000,394000,-116000"
pts [
"394000,-116000"
"383000,-116000"
]
)
start &24
es 0
sat 4
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 132944,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 132945,0
va (VaSet
)
xt "385000,-117000,389300,-116000"
st "HSIO_VER"
blo "385000,-116200"
tm "WireNameMgr"
)
)
on &106
)
*1101 (Wire
uid 149405,0
shape (OrthoPolyLine
uid 149406,0
va (VaSet
vasetType 3
)
xt "266000,-50000,276250,-50000"
pts [
"266000,-50000"
"276250,-50000"
]
)
end &1048
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 149411,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 149412,0
va (VaSet
)
xt "267000,-51000,271900,-50000"
st "ocraw_start"
blo "267000,-50200"
tm "WireNameMgr"
)
)
on &108
)
*1102 (Wire
uid 162868,0
shape (OrthoPolyLine
uid 162869,0
va (VaSet
vasetType 3
)
xt "382000,-87000,394000,-87000"
pts [
"382000,-87000"
"394000,-87000"
]
)
end &24
sat 16
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 162872,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 162873,0
va (VaSet
)
xt "383000,-88000,388000,-87000"
st "dbg_clk156"
blo "383000,-87200"
tm "WireNameMgr"
)
)
on &754
)
*1103 (Wire
uid 173515,0
shape (OrthoPolyLine
uid 173516,0
va (VaSet
vasetType 3
)
xt "179000,-102000,186000,-102000"
pts [
"179000,-102000"
"186000,-102000"
]
)
start &123
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 173519,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 173520,0
va (VaSet
)
xt "179000,-103000,181000,-102000"
st "clk40"
blo "179000,-102200"
tm "WireNameMgr"
)
)
on &150
)
*1104 (Wire
uid 195865,0
shape (OrthoPolyLine
uid 195866,0
va (VaSet
vasetType 3
)
xt "241750,-20000,252000,-20000"
pts [
"241750,-20000"
"247000,-20000"
"252000,-20000"
]
)
start &259
end &129
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 195869,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 195870,0
va (VaSet
)
xt "243000,-21000,248200,-20000"
st "spiser_clk_o"
blo "243000,-20200"
tm "WireNameMgr"
)
)
on &128
)
*1105 (Wire
uid 195873,0
shape (OrthoPolyLine
uid 195874,0
va (VaSet
vasetType 3
)
xt "241750,-19000,252000,-19000"
pts [
"241750,-19000"
"247000,-19000"
"252000,-19000"
]
)
start &260
end &130
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 195877,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 195878,0
va (VaSet
)
xt "243000,-20000,248700,-19000"
st "spiser_com_o"
blo "243000,-19200"
tm "WireNameMgr"
)
)
on &131
)
*1106 (Wire
uid 198952,0
shape (OrthoPolyLine
uid 198953,0
va (VaSet
vasetType 3
)
xt "429750,-3000,442000,-3000"
pts [
"429750,-3000"
"442000,-3000"
]
)
start &144
sat 32
eat 16
sl "(f*2+ff*8)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 198958,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 198959,0
va (VaSet
)
xt "431000,-4000,441100,-3000"
st "sim_dat_lvds_o(f*2+ff*8)"
blo "431000,-3200"
tm "WireNameMgr"
)
)
on &348
)
*1107 (Wire
uid 199008,0
shape (OrthoPolyLine
uid 199009,0
va (VaSet
vasetType 3
)
xt "399000,-3000,402250,-3000"
pts [
"399000,-3000"
"402250,-3000"
]
)
end &134
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 199012,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 199013,0
va (VaSet
)
xt "400000,-4000,401000,-3000"
st "clk"
blo "400000,-3200"
tm "WireNameMgr"
)
)
on &120
)
*1108 (Wire
uid 199016,0
shape (OrthoPolyLine
uid 199017,0
va (VaSet
vasetType 3
)
xt "389000,-2000,402250,-2000"
pts [
"389000,-2000"
"402250,-2000"
]
)
end &135
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 199020,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 199021,0
va (VaSet
)
xt "390000,-3000,392900,-2000"
st "dbg_oe"
blo "390000,-2200"
tm "WireNameMgr"
)
)
on &214
)
*1109 (Wire
uid 199040,0
shape (OrthoPolyLine
uid 199041,0
va (VaSet
vasetType 3
)
xt "399000,1000,402250,1000"
pts [
"399000,1000"
"402250,1000"
]
)
end &138
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 199044,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 199045,0
va (VaSet
)
xt "400000,0,401000,1000"
st "rst"
blo "400000,800"
tm "WireNameMgr"
)
)
on &122
)
*1110 (Wire
uid 199048,0
shape (OrthoPolyLine
uid 199049,0
va (VaSet
vasetType 3
)
xt "399000,2000,402250,2000"
pts [
"399000,2000"
"402250,2000"
]
)
end &139
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 199052,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 199053,0
va (VaSet
)
xt "400000,1000,401100,2000"
st "LO"
blo "400000,1800"
tm "WireNameMgr"
)
)
on &22
)
*1111 (Wire
uid 199095,0
shape (OrthoPolyLine
uid 199096,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "412750,-3000,420250,-3000"
pts [
"412750,-3000"
"420250,-3000"
]
)
start &133
end &146
es 0
sat 32
eat 32
sty 1
sl "(f+ff*4)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 199099,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 199100,0
va (VaSet
)
xt "414000,-4000,420200,-3000"
st "sim_dat(f+ff*4)"
blo "414000,-3200"
tm "WireNameMgr"
)
)
on &347
)
*1112 (Wire
uid 199105,0
shape (OrthoPolyLine
uid 199106,0
va (VaSet
vasetType 3
)
xt "429750,-2000,442000,-2000"
pts [
"429750,-2000"
"442000,-2000"
]
)
start &145
sat 32
eat 16
sl "(f*2+1+ff*8)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 199111,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 199112,0
va (VaSet
)
xt "431000,-3000,442100,-2000"
st "sim_dat_lvds_o(f*2+1+ff*8)"
blo "431000,-2200"
tm "WireNameMgr"
)
)
on &348
)
*1113 (Wire
uid 205658,0
shape (OrthoPolyLine
uid 205659,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "408750,34000,427250,34000"
pts [
"408750,34000"
"418000,34000"
"427250,34000"
]
)
start &156
end &34
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 205662,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 205663,0
va (VaSet
)
xt "409000,33000,413800,34000"
st "binmapchar"
blo "409000,33800"
tm "WireNameMgr"
)
)
on &160
)
*1114 (Wire
uid 205802,0
shape (OrthoPolyLine
uid 205803,0
va (VaSet
vasetType 3
)
xt "384750,36000,395250,36000"
pts [
"384750,36000"
"395250,36000"
]
)
start &165
end &153
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 205806,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 205807,0
va (VaSet
)
xt "392000,35000,394400,36000"
st "led_rx"
blo "392000,35800"
tm "WireNameMgr"
)
)
on &170
)
*1115 (Wire
uid 205808,0
shape (OrthoPolyLine
uid 205809,0
va (VaSet
vasetType 3
)
xt "371000,36000,376250,36000"
pts [
"371000,36000"
"376250,36000"
]
)
end &162
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 205812,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 205813,0
va (VaSet
)
xt "372000,35000,373000,36000"
st "clk"
blo "372000,35800"
tm "WireNameMgr"
)
)
on &120
)
*1116 (Wire
uid 205822,0
shape (OrthoPolyLine
uid 205823,0
va (VaSet
vasetType 3
)
xt "362000,38000,376250,38000"
pts [
"362000,38000"
"376250,38000"
]
)
end &164
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 205826,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 205827,0
va (VaSet
)
xt "363000,37000,366100,38000"
st "rst_disp"
blo "363000,37800"
tm "WireNameMgr"
)
)
on &206
)
*1117 (Wire
uid 205872,0
shape (OrthoPolyLine
uid 205873,0
va (VaSet
vasetType 3
)
xt "384750,37000,395250,42000"
pts [
"384750,42000"
"388000,42000"
"388000,37000"
"395250,37000"
]
)
start &175
end &152
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 205876,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 205877,0
va (VaSet
)
xt "392000,36000,394400,37000"
st "led_tx"
blo "392000,36800"
tm "WireNameMgr"
)
)
on &180
)
*1118 (Wire
uid 205878,0
shape (OrthoPolyLine
uid 205879,0
va (VaSet
vasetType 3
)
xt "362000,44000,376250,44000"
pts [
"362000,44000"
"376250,44000"
]
)
end &174
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 205882,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 205883,0
va (VaSet
)
xt "363000,43000,366100,44000"
st "rst_disp"
blo "363000,43800"
tm "WireNameMgr"
)
)
on &206
)
*1119 (Wire
uid 205884,0
shape (OrthoPolyLine
uid 205885,0
va (VaSet
vasetType 3
)
xt "371000,42000,376250,42000"
pts [
"371000,42000"
"376250,42000"
]
)
end &172
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 205888,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 205889,0
va (VaSet
)
xt "372000,41000,373000,42000"
st "clk"
blo "372000,41800"
tm "WireNameMgr"
)
)
on &120
)
*1120 (Wire
uid 205898,0
shape (OrthoPolyLine
uid 205899,0
va (VaSet
vasetType 3
)
xt "362000,37000,376250,37000"
pts [
"362000,37000"
"376250,37000"
]
)
end &163
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 205904,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 205905,0
va (VaSet
)
xt "363000,36000,365900,37000"
st "rx_ok_i"
blo "363000,36800"
tm "WireNameMgr"
)
)
on &189
)
*1121 (Wire
uid 205906,0
shape (OrthoPolyLine
uid 205907,0
va (VaSet
vasetType 3
)
xt "362000,43000,376250,43000"
pts [
"362000,43000"
"376250,43000"
]
)
end &173
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 205912,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 205913,0
va (VaSet
)
xt "363000,42000,365900,43000"
st "tx_ok_i"
blo "363000,42800"
tm "WireNameMgr"
)
)
on &190
)
*1122 (Wire
uid 208206,0
shape (OrthoPolyLine
uid 208207,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "178750,-59000,191000,-59000"
pts [
"178750,-59000"
"191000,-59000"
]
)
start &184
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 208210,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 208211,0
va (VaSet
)
xt "180000,-60000,186200,-59000"
st "sf_stat_word_i"
blo "180000,-59200"
tm "WireNameMgr"
)
)
on &186
)
*1123 (Wire
uid 208212,0
shape (OrthoPolyLine
uid 208213,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "178750,-58000,191000,-58000"
pts [
"178750,-58000"
"191000,-58000"
]
)
start &185
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 208216,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 208217,0
va (VaSet
)
xt "180000,-59000,185700,-58000"
st "sf_mac_stat_i"
blo "180000,-58200"
tm "WireNameMgr"
)
)
on &187
)
*1124 (Wire
uid 208218,0
shape (OrthoPolyLine
uid 208219,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "178750,-64000,191000,-64000"
pts [
"178750,-64000"
"191000,-64000"
]
)
start &183
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 208222,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 208223,0
va (VaSet
)
xt "180000,-65000,185400,-64000"
st "sf_syncacq_i"
blo "180000,-64200"
tm "WireNameMgr"
)
)
on &188
)
*1125 (Wire
uid 208224,0
shape (OrthoPolyLine
uid 208225,0
va (VaSet
vasetType 3
)
xt "178750,-62000,191000,-62000"
pts [
"178750,-62000"
"191000,-62000"
]
)
start &182
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 208228,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 208229,0
va (VaSet
)
xt "180000,-63000,182900,-62000"
st "tx_ok_i"
blo "180000,-62200"
tm "WireNameMgr"
)
)
on &190
)
*1126 (Wire
uid 208230,0
shape (OrthoPolyLine
uid 208231,0
va (VaSet
vasetType 3
)
xt "178750,-63000,191000,-63000"
pts [
"178750,-63000"
"191000,-63000"
]
)
start &181
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 208234,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 208235,0
va (VaSet
)
xt "180000,-64000,182900,-63000"
st "rx_ok_i"
blo "180000,-63200"
tm "WireNameMgr"
)
)
on &189
)
*1127 (Wire
uid 208340,0
shape (OrthoPolyLine
uid 208341,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "178750,-55000,191000,-55000"
pts [
"178750,-55000"
"191000,-55000"
]
)
start &191
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 208344,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 208345,0
va (VaSet
)
xt "180000,-56000,185600,-55000"
st "stat_word_cu"
blo "180000,-55200"
tm "WireNameMgr"
)
)
on &193
)
*1128 (Wire
uid 208346,0
shape (OrthoPolyLine
uid 208347,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "178750,-54000,191000,-54000"
pts [
"178750,-54000"
"191000,-54000"
]
)
start &192
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 208350,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 208351,0
va (VaSet
)
xt "180000,-55000,186100,-54000"
st "stat_word_usb"
blo "180000,-54200"
tm "WireNameMgr"
)
)
on &194
)
*1129 (Wire
uid 211603,0
shape (OrthoPolyLine
uid 211604,0
va (VaSet
vasetType 3
)
xt "244000,25000,254250,25000"
pts [
"244000,25000"
"254250,25000"
]
)
sat 16
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 211607,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 211608,0
va (VaSet
)
xt "245000,24000,251200,25000"
st "com_ocrawcom"
blo "245000,24800"
tm "WireNameMgr"
)
)
on &68
)
*1130 (Wire
uid 217413,0
shape (OrthoPolyLine
uid 217414,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "241750,-44000,252000,-44000"
pts [
"241750,-44000"
"252000,-44000"
]
)
start &285
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 217417,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 217418,0
va (VaSet
)
xt "243000,-45000,246300,-44000"
st "strm_reg"
blo "243000,-44200"
tm "WireNameMgr"
)
)
on &196
)
*1131 (Wire
uid 217421,0
shape (OrthoPolyLine
uid 217422,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "241750,-43000,252000,-43000"
pts [
"241750,-43000"
"252000,-43000"
]
)
start &286
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 217425,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 217426,0
va (VaSet
)
xt "243000,-44000,248700,-43000"
st "strm_req_stat"
blo "243000,-43200"
tm "WireNameMgr"
)
)
on &197
)
*1132 (Wire
uid 218240,0
shape (OrthoPolyLine
uid 218241,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "266000,-42000,276250,-42000"
pts [
"266000,-42000"
"276250,-42000"
]
)
end &1032
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 218244,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 218245,0
va (VaSet
)
xt "267000,-43000,270600,-42000"
st "strm_cmd"
blo "267000,-42200"
tm "WireNameMgr"
)
)
on &198
)
*1133 (Wire
uid 218248,0
shape (OrthoPolyLine
uid 218249,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "266000,-44000,276250,-44000"
pts [
"266000,-44000"
"276250,-44000"
]
)
end &1031
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 218252,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 218253,0
va (VaSet
)
xt "267000,-45000,270300,-44000"
st "strm_reg"
blo "267000,-44200"
tm "WireNameMgr"
)
)
on &196
)
*1134 (Wire
uid 218254,0
shape (OrthoPolyLine
uid 218255,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "266000,-43000,276250,-43000"
pts [
"266000,-43000"
"276250,-43000"
]
)
end &1033
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 218258,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 218259,0
va (VaSet
)
xt "267000,-44000,272700,-43000"
st "strm_req_stat"
blo "267000,-43200"
tm "WireNameMgr"
)
)
on &197
)
*1135 (Wire
uid 218272,0
shape (OrthoPolyLine
uid 218273,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "241750,-42000,252000,-42000"
pts [
"241750,-42000"
"252000,-42000"
]
)
start &287
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 218278,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 218279,0
va (VaSet
)
xt "243000,-43000,246600,-42000"
st "strm_cmd"
blo "243000,-42200"
tm "WireNameMgr"
)
)
on &198
)
*1136 (Wire
uid 229771,0
shape (OrthoPolyLine
uid 229772,0
va (VaSet
vasetType 3
)
xt "266000,-51000,276250,-51000"
pts [
"266000,-51000"
"276250,-51000"
]
)
end &1034
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 229777,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 229778,0
va (VaSet
)
xt "267000,-52000,270400,-51000"
st "strobe40"
blo "267000,-51200"
tm "WireNameMgr"
)
)
on &121
)
*1137 (Wire
uid 235292,0
shape (OrthoPolyLine
uid 235293,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "203000,-37000,218250,-37000"
pts [
"203000,-37000"
"218250,-37000"
]
)
start &124
end &279
es 0
sat 2
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 235296,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 235297,0
va (VaSet
)
xt "210000,-38000,211400,-37000"
st "stat"
blo "210000,-37200"
tm "WireNameMgr"
)
)
on &199
)
*1138 (Wire
uid 237314,0
shape (OrthoPolyLine
uid 237315,0
va (VaSet
vasetType 3
)
xt "294000,17000,301000,17000"
pts [
"294000,17000"
"301000,17000"
]
)
start &355
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 237318,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 237319,0
va (VaSet
)
xt "295000,16000,299300,17000"
st "com_abc_o"
blo "295000,16800"
tm "WireNameMgr"
)
)
on &331
)
*1139 (Wire
uid 237391,0
shape (OrthoPolyLine
uid 237392,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "275750,25000,291000,25000"
pts [
"275750,25000"
"291000,25000"
]
)
start &990
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 237395,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 237396,0
va (VaSet
)
xt "277000,24000,280200,25000"
st "bcid_l1a"
blo "277000,24800"
tm "WireNameMgr"
)
)
on &107
)
*1140 (Wire
uid 237419,0
shape (OrthoPolyLine
uid 237420,0
va (VaSet
vasetType 3
)
xt "244000,12000,254250,12000"
pts [
"244000,12000"
"254250,12000"
]
)
end &981
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 237423,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 237424,0
va (VaSet
)
xt "245000,11000,246000,12000"
st "clk"
blo "245000,11800"
tm "WireNameMgr"
)
)
on &120
)
*1141 (Wire
uid 237425,0
shape (OrthoPolyLine
uid 237426,0
va (VaSet
vasetType 3
)
xt "244000,13000,254250,13000"
pts [
"244000,13000"
"254250,13000"
]
)
end &982
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 237429,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 237430,0
va (VaSet
)
xt "245000,12000,247800,13000"
st "rst_trig"
blo "245000,12800"
tm "WireNameMgr"
)
)
on &205
)
*1142 (Wire
uid 237433,0
shape (OrthoPolyLine
uid 237434,0
va (VaSet
vasetType 3
)
xt "244000,14000,254250,14000"
pts [
"244000,14000"
"254250,14000"
]
)
end &1016
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 237437,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 237438,0
va (VaSet
)
xt "245000,13000,248400,14000"
st "strobe40"
blo "245000,13800"
tm "WireNameMgr"
)
)
on &121
)
*1143 (Wire
uid 237463,0
shape (OrthoPolyLine
uid 237464,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "244000,19000,254250,19000"
pts [
"244000,19000"
"254250,19000"
]
)
end &983
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 237467,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 237468,0
va (VaSet
)
xt "245000,18000,246200,19000"
st "reg"
blo "245000,18800"
tm "WireNameMgr"
)
)
on &200
)
*1144 (Wire
uid 237469,0
shape (OrthoPolyLine
uid 237470,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "244000,18000,254250,18000"
pts [
"244000,18000"
"254250,18000"
]
)
end &984
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 237473,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 237474,0
va (VaSet
)
xt "245000,17000,248500,18000"
st "command"
blo "245000,17800"
tm "WireNameMgr"
)
)
on &201
)
*1145 (Wire
uid 239054,0
shape (OrthoPolyLine
uid 239055,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "275750,27000,291000,27000"
pts [
"275750,27000"
"291000,27000"
]
)
start &985
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 239058,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 239059,0
va (VaSet
)
xt "277000,26000,280900,27000"
st "tb_bcount"
blo "277000,26800"
tm "WireNameMgr"
)
)
on &202
)
*1146 (Wire
uid 239062,0
shape (OrthoPolyLine
uid 239063,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "275750,28000,291000,28000"
pts [
"275750,28000"
"291000,28000"
]
)
start &986
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 239066,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 239067,0
va (VaSet
)
xt "277000,27000,280700,28000"
st "tb_tcount"
blo "277000,27800"
tm "WireNameMgr"
)
)
on &203
)
*1147 (Wire
uid 241201,0
shape (OrthoPolyLine
uid 241202,0
va (VaSet
vasetType 3
)
xt "275750,13000,291000,13000"
pts [
"275750,13000"
"291000,13000"
]
)
start &987
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 241205,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 241206,0
va (VaSet
)
xt "277000,12000,279300,13000"
st "trig80"
blo "277000,12800"
tm "WireNameMgr"
)
)
on &62
)
*1148 (Wire
uid 243634,0
shape (OrthoPolyLine
uid 243635,0
va (VaSet
vasetType 3
)
xt "163000,9000,175250,9000"
pts [
"163000,9000"
"175250,9000"
]
)
end &370
sat 16
eat 32
sl "(R_LEN0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 243640,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 243641,0
va (VaSet
)
xt "164000,8000,169600,9000"
st "reg(R_LEN0)"
blo "164000,8800"
tm "WireNameMgr"
)
)
on &200
)
*1149 (Wire
uid 243658,0
shape (OrthoPolyLine
uid 243659,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "164000,13000,175250,13000"
pts [
"164000,13000"
"175250,13000"
]
)
start &388
end &371
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 243664,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 243665,0
va (VaSet
)
xt "164000,12000,169900,13000"
st "dbg_outsigs_i"
blo "164000,12800"
tm "WireNameMgr"
)
)
on &387
)
*1150 (Wire
uid 243720,0
shape (OrthoPolyLine
uid 243721,0
va (VaSet
vasetType 3
)
xt "160000,21000,175250,21000"
pts [
"160000,21000"
"175250,21000"
]
)
end &376
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 243724,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 243725,0
va (VaSet
)
xt "161000,20000,165900,21000"
st "ocraw_start"
blo "161000,20800"
tm "WireNameMgr"
)
)
on &108
)
*1151 (Wire
uid 243728,0
shape (OrthoPolyLine
uid 243729,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "163000,11000,175250,11000"
pts [
"163000,11000"
"175250,11000"
]
)
end &372
sat 16
eat 32
sty 1
sl "(R_SPYSIG_CTL)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 243732,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 243733,0
va (VaSet
)
xt "164000,10000,172600,11000"
st "reg(R_SPYSIG_CTL)"
blo "164000,10800"
tm "WireNameMgr"
)
)
on &200
)
*1152 (Wire
uid 248314,0
shape (OrthoPolyLine
uid 248315,0
va (VaSet
vasetType 3
)
xt "170000,4000,175250,4000"
pts [
"170000,4000"
"175250,4000"
]
)
end &369
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 248320,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 248321,0
va (VaSet
)
xt "171000,3000,172000,4000"
st "clk"
blo "171000,3800"
tm "WireNameMgr"
)
)
on &120
)
*1153 (Wire
uid 248322,0
shape (OrthoPolyLine
uid 248323,0
va (VaSet
vasetType 3
)
xt "170000,5000,175250,5000"
pts [
"170000,5000"
"175250,5000"
]
)
end &368
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 248328,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 248329,0
va (VaSet
)
xt "171000,4000,173300,5000"
st "rst_ro"
blo "171000,4800"
tm "WireNameMgr"
)
)
on &204
)
*1154 (Wire
uid 248361,0
shape (OrthoPolyLine
uid 248362,0
va (VaSet
vasetType 3
)
xt "179000,-95000,185000,-95000"
pts [
"179000,-95000"
"185000,-95000"
]
)
start &252
end &510
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 248367,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 248368,0
va (VaSet
)
xt "179000,-96000,181200,-95000"
st "rst_in"
blo "179000,-95200"
tm "WireNameMgr"
)
)
on &509
)
*1155 (Wire
uid 248389,0
shape (OrthoPolyLine
uid 248390,0
va (VaSet
vasetType 3
)
xt "307000,-34000,311000,-34000"
pts [
"307000,-34000"
"311000,-34000"
]
)
end &115
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 248395,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 248396,0
va (VaSet
)
xt "309000,-35000,310000,-34000"
st "rst"
blo "309000,-34200"
tm "WireNameMgr"
)
)
on &122
)
*1156 (Wire
uid 249254,0
shape (OrthoPolyLine
uid 249255,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "241750,-51000,252000,-51000"
pts [
"241750,-51000"
"252000,-51000"
]
)
start &283
sat 32
eat 16
sty 1
sl "(255 DOWNTO 240)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 249258,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 249259,0
va (VaSet
)
xt "243000,-52000,249000,-51000"
st "s_lls(255:240)"
blo "243000,-51200"
tm "WireNameMgr"
)
)
on &237
)
*1157 (Wire
uid 249383,0
shape (OrthoPolyLine
uid 249384,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "193750,3000,203000,3000"
pts [
"193750,3000"
"203000,3000"
]
)
start &374
sat 32
eat 16
sty 1
sl "(239)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 249389,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 249390,0
va (VaSet
)
xt "195000,2000,199300,3000"
st "s_lls(239)"
blo "195000,2800"
tm "WireNameMgr"
)
)
on &237
)
*1158 (Wire
uid 249511,0
shape (OrthoPolyLine
uid 249512,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "317750,-27000,324000,-27000"
pts [
"317750,-27000"
"324000,-27000"
]
)
start &618
end &239
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 249515,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 249516,0
va (VaSet
)
xt "319000,-28000,322100,-27000"
st "tx_lls_o"
blo "319000,-27200"
tm "WireNameMgr"
)
)
on &238
)
*1159 (Wire
uid 255758,0
shape (OrthoPolyLine
uid 255759,0
va (VaSet
vasetType 3
)
xt "275750,12000,291000,12000"
pts [
"275750,12000"
"291000,12000"
]
)
start &988
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 255762,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 255763,0
va (VaSet
)
xt "277000,11000,279300,12000"
st "trig40"
blo "277000,11800"
tm "WireNameMgr"
)
)
on &209
)
*1160 (Wire
uid 255780,0
shape (OrthoPolyLine
uid 255781,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "275750,24000,291000,24000"
pts [
"275750,24000"
"291000,24000"
]
)
start &989
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 255784,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 255785,0
va (VaSet
)
xt "277000,23000,278600,24000"
st "bcid"
blo "277000,23800"
tm "WireNameMgr"
)
)
on &104
)
*1161 (Wire
uid 255788,0
shape (OrthoPolyLine
uid 255789,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "148000,-40000,156000,-40000"
pts [
"148000,-40000"
"156000,-40000"
]
)
end &124
sat 16
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 255794,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 255795,0
va (VaSet
)
xt "149000,-41000,152200,-40000"
st "bcid_l1a"
blo "149000,-40200"
tm "WireNameMgr"
)
)
on &107
)
*1162 (Wire
uid 255796,0
shape (OrthoPolyLine
uid 255797,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "148000,-39000,156000,-39000"
pts [
"148000,-39000"
"156000,-39000"
]
)
end &124
sat 16
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 255802,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 255803,0
va (VaSet
)
xt "149000,-40000,150400,-39000"
st "l1id"
blo "149000,-39200"
tm "WireNameMgr"
)
)
on &103
)
*1163 (Wire
uid 256669,0
shape (OrthoPolyLine
uid 256670,0
va (VaSet
vasetType 3
)
xt "244000,28000,254250,28000"
pts [
"244000,28000"
"254250,28000"
]
)
end &991
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 256673,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 256674,0
va (VaSet
)
xt "245000,27000,248500,28000"
st "lemo_trig"
blo "245000,27800"
tm "WireNameMgr"
)
)
on &213
)
*1164 (Wire
uid 256679,0
shape (OrthoPolyLine
uid 256680,0
va (VaSet
vasetType 3
)
xt "382000,-68000,394000,-68000"
pts [
"394000,-68000"
"382000,-68000"
]
)
start &24
end &430
es 0
sat 1
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 256685,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 256686,0
va (VaSet
)
xt "383000,-69000,389000,-68000"
st "dbg_lemo_trig"
blo "383000,-68200"
tm "WireNameMgr"
)
)
on &438
)
*1165 (Wire
uid 260203,0
shape (OrthoPolyLine
uid 260204,0
va (VaSet
vasetType 3
)
xt "369000,-111000,394000,-111000"
pts [
"394000,-111000"
"369000,-111000"
]
)
start &24
es 0
sat 4
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 260209,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 260210,0
va (VaSet
)
xt "371000,-112000,373900,-111000"
st "dbg_oe"
blo "371000,-111200"
tm "WireNameMgr"
)
)
on &214
)
*1166 (Wire
uid 260970,0
shape (OrthoPolyLine
uid 260971,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "381000,-106000,394000,-106000"
pts [
"381000,-106000"
"394000,-106000"
]
)
start &439
end &24
sat 2
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 260976,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 260977,0
va (VaSet
)
xt "383000,-107000,386200,-106000"
st "dbg_reg"
blo "383000,-106200"
tm "WireNameMgr"
)
)
on &443
)
*1167 (Wire
uid 260978,0
shape (OrthoPolyLine
uid 260979,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "370000,-101000,394000,-101000"
pts [
"394000,-101000"
"370000,-101000"
]
)
start &24
es 0
sat 4
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 260984,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 260985,0
va (VaSet
)
xt "372000,-102000,377500,-101000"
st "idbg_link_sel"
blo "372000,-101200"
tm "WireNameMgr"
)
)
on &216
)
*1168 (Wire
uid 260988,0
shape (OrthoPolyLine
uid 260989,0
va (VaSet
vasetType 3
)
xt "370000,-100000,394000,-100000"
pts [
"394000,-100000"
"370000,-100000"
]
)
start &24
es 0
sat 4
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 260994,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 260995,0
va (VaSet
)
xt "372000,-101000,378800,-100000"
st "dbg_lemo_strm0"
blo "372000,-100200"
tm "WireNameMgr"
)
)
on &506
)
*1169 (Wire
uid 260998,0
shape (OrthoPolyLine
uid 260999,0
va (VaSet
vasetType 3
)
xt "370000,-99000,394000,-99000"
pts [
"394000,-99000"
"370000,-99000"
]
)
start &24
es 0
sat 4
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 261004,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 261005,0
va (VaSet
)
xt "372000,-100000,378800,-99000"
st "dbg_lemo_strm1"
blo "372000,-99200"
tm "WireNameMgr"
)
)
on &507
)
*1170 (Wire
uid 261008,0
shape (OrthoPolyLine
uid 261009,0
va (VaSet
vasetType 3
)
xt "370000,-98000,394000,-98000"
pts [
"394000,-98000"
"370000,-98000"
]
)
start &24
es 0
sat 4
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 261014,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 261015,0
va (VaSet
)
xt "372000,-99000,378000,-98000"
st "dbg_lemo_link"
blo "372000,-98200"
tm "WireNameMgr"
)
)
on &401
)
*1171 (Wire
uid 261713,0
shape (OrthoPolyLine
uid 261714,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "382000,-94000,394000,-94000"
pts [
"382000,-94000"
"394000,-94000"
]
)
start &528
end &24
ss 0
sat 32
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 261719,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 261720,0
va (VaSet
)
xt "383000,-95000,386600,-94000"
st "dbg_strm"
blo "383000,-94200"
tm "WireNameMgr"
)
)
on &215
)
*1172 (Wire
uid 261735,0
shape (OrthoPolyLine
uid 261736,0
va (VaSet
vasetType 3
)
xt "300750,-51000,309000,-51000"
pts [
"300750,-51000"
"309000,-51000"
]
)
start &1037
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 261739,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 261740,0
va (VaSet
)
xt "302000,-52000,305000,-51000"
st "busy_ro"
blo "302000,-51200"
tm "WireNameMgr"
)
)
on &217
)
*1173 (Wire
uid 261751,0
shape (OrthoPolyLine
uid 261752,0
va (VaSet
vasetType 3
)
xt "244000,36000,254250,36000"
pts [
"244000,36000"
"254250,36000"
]
)
end &992
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 261755,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 261756,0
va (VaSet
)
xt "245000,35000,248000,36000"
st "busy_ro"
blo "245000,35800"
tm "WireNameMgr"
)
)
on &217
)
*1174 (Wire
uid 262468,0
shape (OrthoPolyLine
uid 262469,0
va (VaSet
vasetType 3
)
xt "277750,31000,293000,31000"
pts [
"277750,31000"
"293000,31000"
]
)
sat 16
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 262474,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 262475,0
va (VaSet
)
xt "279000,30000,283700,31000"
st "pattern_go"
blo "279000,30800"
tm "WireNameMgr"
)
)
on &218
)
*1175 (Wire
uid 263189,0
shape (OrthoPolyLine
uid 263190,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "401000,24000,415250,24000"
pts [
"401000,24000"
"415250,24000"
]
)
end &75
sat 16
eat 32
sty 1
sl "(T_10Hz)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 263193,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 263194,0
va (VaSet
)
xt "402000,23000,407300,24000"
st "tick(T_10Hz)"
blo "402000,23800"
tm "WireNameMgr"
)
)
on &223
)
*1176 (Wire
uid 263201,0
shape (OrthoPolyLine
uid 263202,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "428000,22000,444000,22000"
pts [
"428000,22000"
"444000,22000"
]
)
end &80
es 0
sat 16
eat 32
sty 1
sl "(T_4Hz)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 263205,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 263206,0
va (VaSet
)
xt "429000,21000,433800,22000"
st "tog(T_4Hz)"
blo "429000,21800"
tm "WireNameMgr"
)
)
on &783
)
*1177 (Wire
uid 263227,0
shape (OrthoPolyLine
uid 263228,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "362000,45000,376250,45000"
pts [
"362000,45000"
"376250,45000"
]
)
end &176
sat 16
eat 32
sty 1
sl "(T_20Hz)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 263231,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 263232,0
va (VaSet
)
xt "363000,44000,368300,45000"
st "tick(T_20Hz)"
blo "363000,44800"
tm "WireNameMgr"
)
)
on &223
)
*1178 (Wire
uid 263233,0
shape (OrthoPolyLine
uid 263234,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "362000,39000,376250,39000"
pts [
"362000,39000"
"376250,39000"
]
)
end &166
sat 16
eat 32
sty 1
sl "(T_20Hz)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 263237,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 263238,0
va (VaSet
)
xt "363000,38000,368300,39000"
st "tick(T_20Hz)"
blo "363000,38800"
tm "WireNameMgr"
)
)
on &223
)
*1179 (Wire
uid 266590,0
shape (OrthoPolyLine
uid 266591,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "241750,-21000,252000,-21000"
pts [
"241750,-21000"
"247000,-21000"
"252000,-21000"
]
)
start &263
end &219
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 266594,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 266595,0
va (VaSet
)
xt "243000,-22000,248500,-21000"
st "ti2c_cvst_no"
blo "243000,-21200"
tm "WireNameMgr"
)
)
on &220
)
*1180 (Wire
uid 266704,0
shape (OrthoPolyLine
uid 266705,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "241750,-22000,252000,-22000"
pts [
"241750,-22000"
"247000,-22000"
"252000,-22000"
]
)
start &264
end &221
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 266708,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 266709,0
va (VaSet
)
xt "243000,-23000,248800,-22000"
st "ti2c_cvstt_no"
blo "243000,-22200"
tm "WireNameMgr"
)
)
on &222
)
*1181 (Wire
uid 267499,0
shape (OrthoPolyLine
uid 267500,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "413000,46000,427250,46000"
pts [
"413000,46000"
"427250,46000"
]
)
end &43
sat 16
eat 32
sty 1
sl "(T_2kHz)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 267503,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 267504,0
va (VaSet
)
xt "414000,45000,419200,46000"
st "tick(T_2kHz)"
blo "414000,45800"
tm "WireNameMgr"
)
)
on &223
)
*1182 (Wire
uid 267507,0
shape (OrthoPolyLine
uid 267508,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "413000,45000,427250,45000"
pts [
"413000,45000"
"427250,45000"
]
)
end &44
sat 16
eat 32
sty 1
sl "(T_2MHz)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 267511,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 267512,0
va (VaSet
)
xt "414000,44000,419500,45000"
st "tog(T_2MHz)"
blo "414000,44800"
tm "WireNameMgr"
)
)
on &783
)
*1183 (Wire
uid 271237,0
shape (OrthoPolyLine
uid 271238,0
va (VaSet
vasetType 3
)
xt "241750,-27000,252000,-27000"
pts [
"241750,-27000"
"247000,-27000"
"252000,-27000"
]
)
start &265
end &229
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 271241,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 271242,0
va (VaSet
)
xt "243000,-28000,245200,-27000"
st "sck_o"
blo "243000,-27200"
tm "WireNameMgr"
)
)
on &224
)
*1184 (Wire
uid 271245,0
shape (OrthoPolyLine
uid 271246,0
va (VaSet
vasetType 3
)
xt "241750,-26000,252000,-26000"
pts [
"241750,-26000"
"247000,-26000"
"252000,-26000"
]
)
start &266
end &230
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 271249,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 271250,0
va (VaSet
)
xt "243000,-27000,245500,-26000"
st "sck_to"
blo "243000,-26200"
tm "WireNameMgr"
)
)
on &225
)
*1185 (Wire
uid 271253,0
shape (OrthoPolyLine
uid 271254,0
va (VaSet
vasetType 3
)
xt "241750,-25000,252000,-25000"
pts [
"241750,-25000"
"247000,-25000"
"252000,-25000"
]
)
start &267
end &231
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 271257,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 271258,0
va (VaSet
)
xt "243000,-26000,245300,-25000"
st "sda_o"
blo "243000,-25200"
tm "WireNameMgr"
)
)
on &226
)
*1186 (Wire
uid 271261,0
shape (OrthoPolyLine
uid 271262,0
va (VaSet
vasetType 3
)
xt "241750,-23000,252000,-23000"
pts [
"241750,-23000"
"247000,-23000"
"252000,-23000"
]
)
start &268
end &232
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 271265,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 271266,0
va (VaSet
)
xt "243000,-24000,245600,-23000"
st "sda_to"
blo "243000,-23200"
tm "WireNameMgr"
)
)
on &227
)
*1187 (Wire
uid 271269,0
shape (OrthoPolyLine
uid 271270,0
va (VaSet
vasetType 3
)
xt "241750,-24000,252000,-24000"
pts [
"252000,-24000"
"247000,-24000"
"241750,-24000"
]
)
start &233
end &269
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 271273,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 271274,0
va (VaSet
)
xt "243000,-25000,245000,-24000"
st "sda_i"
blo "243000,-24200"
tm "WireNameMgr"
)
)
on &228
)
*1188 (Wire
uid 277123,0
shape (OrthoPolyLine
uid 277124,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "300750,-54000,309000,-54000"
pts [
"300750,-54000"
"309000,-54000"
]
)
start &1038
es 0
sat 32
eat 16
sty 1
sl "(135 downto 0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 277129,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 277130,0
va (VaSet
)
xt "310000,-55000,315000,-54000"
st "s_lls(135:0)"
blo "310000,-54200"
tm "WireNameMgr"
)
)
on &237
)
*1189 (Wire
uid 280707,0
shape (OrthoPolyLine
uid 280708,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "289000,-26000,298250,-26000"
pts [
"298250,-26000"
"289000,-26000"
]
)
start &619
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 280711,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 280712,0
va (VaSet
)
xt "290000,-27000,291800,-26000"
st "s_lld"
blo "290000,-26200"
tm "WireNameMgr"
)
)
on &236
)
*1190 (Wire
uid 280715,0
shape (OrthoPolyLine
uid 280716,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "289000,-27000,298250,-27000"
pts [
"289000,-27000"
"298250,-27000"
]
)
end &616
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 280719,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 280720,0
va (VaSet
)
xt "290000,-28000,291700,-27000"
st "s_lls"
blo "290000,-27200"
tm "WireNameMgr"
)
)
on &237
)
*1191 (Wire
uid 280739,0
shape (OrthoPolyLine
uid 280740,0
va (VaSet
vasetType 3
)
xt "317750,-26000,324000,-26000"
pts [
"324000,-26000"
"317750,-26000"
]
)
start &240
end &617
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 280743,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 280744,0
va (VaSet
)
xt "319000,-27000,321900,-26000"
st "tx_lld_i"
blo "319000,-26200"
tm "WireNameMgr"
)
)
on &241
)
*1192 (Wire
uid 280884,0
shape (OrthoPolyLine
uid 280885,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "300750,-53000,309000,-53000"
pts [
"309000,-53000"
"300750,-53000"
]
)
end &1039
sat 16
eat 32
sty 1
sl "(135 downto 0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 280888,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 280889,0
va (VaSet
)
xt "302000,-54000,307100,-53000"
st "s_lld(135:0)"
blo "302000,-53200"
tm "WireNameMgr"
)
)
on &236
)
*1193 (Wire
uid 281617,0
shape (OrthoPolyLine
uid 281618,0
va (VaSet
vasetType 3
)
xt "193750,6000,203000,6000"
pts [
"203000,6000"
"193750,6000"
]
)
end &373
sat 16
eat 32
sl "(239)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 281623,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 281624,0
va (VaSet
)
xt "195000,5000,199400,6000"
st "s_lld(239)"
blo "195000,5800"
tm "WireNameMgr"
)
)
on &236
)
*1194 (Wire
uid 281651,0
shape (OrthoPolyLine
uid 281652,0
va (VaSet
vasetType 3
)
xt "241750,-50000,252000,-50000"
pts [
"252000,-50000"
"241750,-50000"
]
)
end &284
es 0
sat 16
eat 32
sl "(255 downto 240)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 281655,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 281656,0
va (VaSet
)
xt "243000,-51000,249100,-50000"
st "s_lld(255:240)"
blo "243000,-50200"
tm "WireNameMgr"
)
)
on &236
)
*1195 (Wire
uid 281706,0
shape (OrthoPolyLine
uid 281707,0
va (VaSet
vasetType 3
)
xt "152750,49000,156000,49000"
pts [
"152750,49000"
"156000,49000"
]
)
start &243
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 281710,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 281711,0
va (VaSet
)
xt "154000,48000,154800,49000"
st "HI"
blo "154000,48800"
tm "WireNameMgr"
)
)
on &23
)
*1196 (Wire
uid 282383,0
shape (OrthoPolyLine
uid 282384,0
va (VaSet
vasetType 3
)
xt "152750,50000,156000,50000"
pts [
"152750,50000"
"156000,50000"
]
)
start &244
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 282387,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 282388,0
va (VaSet
)
xt "154000,49000,155100,50000"
st "LO"
blo "154000,49800"
tm "WireNameMgr"
)
)
on &22
)
*1197 (Wire
uid 285141,0
shape (OrthoPolyLine
uid 285142,0
va (VaSet
vasetType 3
)
xt "209000,-43000,218250,-43000"
pts [
"218250,-43000"
"209000,-43000"
]
)
start &270
end &251
ss 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 285145,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 285146,0
va (VaSet
)
xt "210000,-44000,213200,-43000"
st "rx_lld_o"
blo "210000,-43200"
tm "WireNameMgr"
)
)
on &248
)
*1198 (Wire
uid 285149,0
shape (OrthoPolyLine
uid 285150,0
va (VaSet
vasetType 3
)
xt "209000,-44000,218250,-44000"
pts [
"209000,-44000"
"218250,-44000"
]
)
start &250
end &271
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 285153,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 285154,0
va (VaSet
)
xt "210000,-45000,212800,-44000"
st "rx_lls_i"
blo "210000,-44200"
tm "WireNameMgr"
)
)
on &249
)
*1199 (Wire
uid 286074,0
shape (OrthoPolyLine
uid 286075,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "266000,-54000,276250,-54000"
pts [
"266000,-54000"
"276250,-54000"
]
)
end &1044
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 286080,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 286081,0
va (VaSet
)
xt "267000,-55000,268200,-54000"
st "reg"
blo "267000,-54200"
tm "WireNameMgr"
)
)
on &200
)
*1200 (Wire
uid 286094,0
shape (OrthoPolyLine
uid 286095,0
va (VaSet
vasetType 3
)
xt "300750,-43000,309000,-43000"
pts [
"300750,-43000"
"309000,-43000"
]
)
start &1043
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 286100,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 286101,0
va (VaSet
)
xt "302000,-44000,305300,-43000"
st "simdata1"
blo "302000,-43200"
tm "WireNameMgr"
)
)
on &208
)
*1201 (Wire
uid 286102,0
shape (OrthoPolyLine
uid 286103,0
va (VaSet
vasetType 3
)
xt "300750,-44000,309000,-44000"
pts [
"300750,-44000"
"309000,-44000"
]
)
start &1042
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 286108,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 286109,0
va (VaSet
)
xt "302000,-45000,305300,-44000"
st "simdata0"
blo "302000,-44200"
tm "WireNameMgr"
)
)
on &207
)
*1202 (Wire
uid 286110,0
shape (OrthoPolyLine
uid 286111,0
va (VaSet
vasetType 3
)
xt "300750,-46000,309000,-46000"
pts [
"300750,-46000"
"309000,-46000"
]
)
start &1041
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 286116,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 286117,0
va (VaSet
)
xt "302000,-47000,305500,-46000"
st "gendata1"
blo "302000,-46200"
tm "WireNameMgr"
)
)
on &254
)
*1203 (Wire
uid 286118,0
shape (OrthoPolyLine
uid 286119,0
va (VaSet
vasetType 3
)
xt "300750,-47000,309000,-47000"
pts [
"300750,-47000"
"309000,-47000"
]
)
start &1040
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 286124,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 286125,0
va (VaSet
)
xt "302000,-48000,305500,-47000"
st "gendata0"
blo "302000,-47200"
tm "WireNameMgr"
)
)
on &255
)
*1204 (Wire
uid 286315,0
shape (OrthoPolyLine
uid 286316,0
va (VaSet
vasetType 3
)
xt "213000,-51000,218250,-51000"
pts [
"213000,-51000"
"218250,-51000"
]
)
end &257
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 286319,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 286320,0
va (VaSet
)
xt "214000,-52000,215000,-51000"
st "clk"
blo "214000,-51200"
tm "WireNameMgr"
)
)
on &120
)
*1205 (Wire
uid 286321,0
shape (OrthoPolyLine
uid 286322,0
va (VaSet
vasetType 3
)
xt "213000,-50000,218250,-50000"
pts [
"213000,-50000"
"218250,-50000"
]
)
end &261
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 286325,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 286326,0
va (VaSet
)
xt "214000,-51000,215000,-50000"
st "rst"
blo "214000,-50200"
tm "WireNameMgr"
)
)
on &122
)
*1206 (Wire
uid 286327,0
shape (OrthoPolyLine
uid 286328,0
va (VaSet
vasetType 3
)
xt "213000,-48000,218250,-48000"
pts [
"213000,-48000"
"218250,-48000"
]
)
end &295
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 286331,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 286332,0
va (VaSet
)
xt "214000,-49000,217400,-48000"
st "strobe40"
blo "214000,-48200"
tm "WireNameMgr"
)
)
on &121
)
*1207 (Wire
uid 286335,0
shape (OrthoPolyLine
uid 286336,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "241750,-46000,252000,-46000"
pts [
"241750,-46000"
"252000,-46000"
]
)
start &280
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 286339,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 286340,0
va (VaSet
)
xt "243000,-47000,246100,-46000"
st "db_data"
blo "243000,-46200"
tm "WireNameMgr"
)
)
on &67
)
*1208 (Wire
uid 286343,0
shape (OrthoPolyLine
uid 286344,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "241750,-47000,252000,-47000"
pts [
"241750,-47000"
"252000,-47000"
]
)
start &281
end &972
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 286347,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 286348,0
va (VaSet
)
xt "243000,-48000,245400,-47000"
st "db_wr"
blo "243000,-47200"
tm "WireNameMgr"
)
)
on &66
)
*1209 (Wire
uid 286351,0
shape (OrthoPolyLine
uid 286352,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "241750,-48000,252000,-48000"
pts [
"241750,-48000"
"247000,-48000"
"252000,-48000"
]
)
start &282
end &326
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 286355,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 286356,0
va (VaSet
)
xt "243000,-49000,244200,-48000"
st "reg"
blo "243000,-48200"
tm "WireNameMgr"
)
)
on &200
)
*1210 (Wire
uid 286359,0
shape (OrthoPolyLine
uid 286360,0
va (VaSet
vasetType 3
)
xt "241750,-35000,249000,-35000"
pts [
"241750,-35000"
"249000,-35000"
]
)
start &273
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 286363,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 286364,0
va (VaSet
)
xt "243000,-36000,245800,-35000"
st "rst_trig"
blo "243000,-35200"
tm "WireNameMgr"
)
)
on &205
)
*1211 (Wire
uid 286367,0
shape (OrthoPolyLine
uid 286368,0
va (VaSet
vasetType 3
)
xt "241750,-34000,249000,-34000"
pts [
"241750,-34000"
"249000,-34000"
]
)
start &274
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 286371,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 286372,0
va (VaSet
)
xt "243000,-35000,245300,-34000"
st "rst_ro"
blo "243000,-34200"
tm "WireNameMgr"
)
)
on &204
)
*1212 (Wire
uid 286383,0
shape (OrthoPolyLine
uid 286384,0
va (VaSet
vasetType 3
)
xt "241750,-32000,249000,-32000"
pts [
"241750,-32000"
"249000,-32000"
]
)
start &276
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 286387,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 286388,0
va (VaSet
)
xt "243000,-33000,246100,-32000"
st "rst_disp"
blo "243000,-32200"
tm "WireNameMgr"
)
)
on &206
)
*1213 (Wire
uid 286391,0
shape (OrthoPolyLine
uid 286392,0
va (VaSet
vasetType 3
)
xt "241750,-31000,249000,-31000"
pts [
"241750,-31000"
"249000,-31000"
]
)
start &277
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 286395,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 286396,0
va (VaSet
)
xt "243000,-32000,246500,-31000"
st "rst_netrx"
blo "243000,-31200"
tm "WireNameMgr"
)
)
on &234
)
*1214 (Wire
uid 286399,0
shape (OrthoPolyLine
uid 286400,0
va (VaSet
vasetType 3
)
xt "241750,-30000,249000,-30000"
pts [
"241750,-30000"
"249000,-30000"
]
)
start &278
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 286403,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 286404,0
va (VaSet
)
xt "243000,-31000,246500,-30000"
st "rst_nettx"
blo "243000,-30200"
tm "WireNameMgr"
)
)
on &235
)
*1215 (Wire
uid 286407,0
shape (OrthoPolyLine
uid 286408,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "241750,-37000,252000,-37000"
pts [
"241750,-37000"
"252000,-37000"
]
)
start &272
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 286411,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 286412,0
va (VaSet
)
xt "243000,-38000,246500,-37000"
st "command"
blo "243000,-37200"
tm "WireNameMgr"
)
)
on &201
)
*1216 (Wire
uid 286415,0
shape (OrthoPolyLine
uid 286416,0
va (VaSet
vasetType 3
)
xt "241750,-40000,252000,-40000"
pts [
"241750,-40000"
"252000,-40000"
]
)
sat 16
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 286419,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 286420,0
va (VaSet
)
xt "243000,-41000,249200,-40000"
st "com_ocrawcom"
blo "243000,-40200"
tm "WireNameMgr"
)
)
on &68
)
*1217 (Wire
uid 286423,0
shape (OrthoPolyLine
uid 286424,0
va (VaSet
vasetType 3
)
xt "241750,-14000,252000,-14000"
pts [
"241750,-14000"
"252000,-14000"
]
)
start &289
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 286427,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 286428,0
va (VaSet
)
xt "243000,-15000,247900,-14000"
st "ocraw_start"
blo "243000,-14200"
tm "WireNameMgr"
)
)
on &108
)
*1218 (Wire
uid 286431,0
shape (OrthoPolyLine
uid 286432,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "206000,-34000,218250,-34000"
pts [
"206000,-34000"
"218250,-34000"
]
)
end &262
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 286435,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 286436,0
va (VaSet
)
xt "207000,-35000,208300,-34000"
st "tick"
blo "207000,-34200"
tm "WireNameMgr"
)
)
on &223
)
*1219 (Wire
uid 286439,0
shape (OrthoPolyLine
uid 286440,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "203000,-28000,212000,-28000"
pts [
"203000,-28000"
"212000,-28000"
]
)
start &124
es 0
sat 4
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 286445,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 286446,0
va (VaSet
)
xt "213000,-29000,218400,-28000"
st "build_no_slv"
blo "213000,-28200"
tm "WireNameMgr"
)
)
on &299
)
*1220 (Wire
uid 286483,0
shape (OrthoPolyLine
uid 286484,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "448000,-3000,502000,-3000"
pts [
"448000,-3000"
"502000,-3000"
]
)
end &302
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 286489,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 286490,0
va (VaSet
)
xt "494000,-4000,500500,-3000"
st "sim_dat_lvds_o"
blo "494000,-3200"
tm "WireNameMgr"
)
)
on &348
)
*1221 (Wire
uid 287474,0
shape (OrthoPolyLine
uid 287475,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "147750,-28000,156000,-28000"
pts [
"147750,-28000"
"156000,-28000"
]
)
start &307
end &124
sat 32
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 287478,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 287479,0
va (VaSet
)
xt "148000,-29000,151900,-28000"
st "epoc_secs"
blo "148000,-28200"
tm "WireNameMgr"
)
)
on &311
)
*1222 (Wire
uid 292019,0
shape (OrthoPolyLine
uid 292020,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "266000,-38000,276250,-38000"
pts [
"266000,-38000"
"276250,-38000"
]
)
end &1045
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 292023,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 292024,0
va (VaSet
)
xt "267000,-39000,268300,-38000"
st "tick"
blo "267000,-38200"
tm "WireNameMgr"
)
)
on &223
)
*1223 (Wire
uid 293440,0
shape (OrthoPolyLine
uid 293441,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "241750,-16000,253000,-16000"
pts [
"241750,-16000"
"253000,-16000"
]
)
start &288
end &314
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 293444,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 293445,0
va (VaSet
)
xt "243000,-17000,245800,-16000"
st "rawsigs"
blo "243000,-16200"
tm "WireNameMgr"
)
)
on &312
)
*1224 (Wire
uid 293484,0
shape (OrthoPolyLine
uid 293485,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "258000,-16000,262000,-16000"
pts [
"258000,-16000"
"262000,-16000"
]
)
start &316
end &324
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 293490,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 293491,0
va (VaSet
)
xt "258000,-17000,261800,-16000"
st "rawsigs_o"
blo "258000,-16200"
tm "WireNameMgr"
)
)
on &325
)
*1225 (Wire
uid 297712,0
shape (OrthoPolyLine
uid 297713,0
va (VaSet
vasetType 3
)
xt "244000,29000,254250,29000"
pts [
"244000,29000"
"254250,29000"
]
)
end &993
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 297716,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 297717,0
va (VaSet
)
xt "245000,28000,249000,29000"
st "twin_open"
blo "245000,28800"
tm "WireNameMgr"
)
)
on &332
)
*1226 (Wire
uid 297758,0
shape (OrthoPolyLine
uid 297759,0
va (VaSet
vasetType 3
)
xt "382000,-88000,394000,-88000"
pts [
"382000,-88000"
"394000,-88000"
]
)
end &24
sat 16
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 297762,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 297763,0
va (VaSet
)
xt "383000,-89000,387000,-88000"
st "dbg_clk40"
blo "383000,-88200"
tm "WireNameMgr"
)
)
on &508
)
*1227 (Wire
uid 298302,0
optionalChildren [
*1228 (BdJunction
uid 329517,0
ps "OnConnectorStrategy"
shape (Circle
uid 329518,0
va (VaSet
vasetType 1
)
xt "187600,-86400,188400,-85600"
radius 400
)
)
]
shape (OrthoPolyLine
uid 298303,0
va (VaSet
vasetType 3
)
xt "179000,-86000,190000,-86000"
pts [
"179000,-86000"
"190000,-86000"
]
)
start &334
end &341
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 298306,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 298307,0
va (VaSet
)
xt "179000,-87000,183600,-86000"
st "strobe40_i"
blo "179000,-86200"
tm "WireNameMgr"
)
)
on &333
)
*1229 (Wire
uid 298344,0
shape (OrthoPolyLine
uid 298345,0
va (VaSet
vasetType 3
)
xt "195000,-86000,204000,-86000"
pts [
"195000,-86000"
"204000,-86000"
]
)
start &339
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 298350,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 298351,0
va (VaSet
)
xt "199000,-87000,202400,-86000"
st "strobe40"
blo "199000,-86200"
tm "WireNameMgr"
)
)
on &121
)
*1230 (Wire
uid 301366,0
shape (OrthoPolyLine
uid 301367,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "374750,-1000,384000,-1000"
pts [
"374750,-1000"
"384000,-1000"
]
)
start &629
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 301370,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 301371,0
va (VaSet
)
xt "376000,-2000,379800,-1000"
st "sim_count"
blo "376000,-1200"
tm "WireNameMgr"
)
)
on &346
)
*1231 (Wire
uid 301382,0
shape (OrthoPolyLine
uid 301383,0
va (VaSet
vasetType 3
)
xt "356000,-2000,360250,-2000"
pts [
"356000,-2000"
"360250,-2000"
]
)
end &627
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 301386,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 301387,0
va (VaSet
)
xt "357000,-3000,357800,-2000"
st "HI"
blo "357000,-2200"
tm "WireNameMgr"
)
)
on &23
)
*1232 (Wire
uid 301390,0
shape (OrthoPolyLine
uid 301391,0
va (VaSet
vasetType 3
)
xt "356000,0,360250,0"
pts [
"356000,0"
"360250,0"
]
)
end &628
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 301394,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 301395,0
va (VaSet
)
xt "357000,-1000,358100,0"
st "LO"
blo "357000,-200"
tm "WireNameMgr"
)
)
on &22
)
*1233 (Wire
uid 301398,0
shape (OrthoPolyLine
uid 301399,0
va (VaSet
vasetType 3
)
xt "356000,-4000,360250,-4000"
pts [
"356000,-4000"
"360250,-4000"
]
)
end &633
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 301402,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 301403,0
va (VaSet
)
xt "357000,-5000,357800,-4000"
st "HI"
blo "357000,-4200"
tm "WireNameMgr"
)
)
on &23
)
*1234 (Wire
uid 301404,0
shape (OrthoPolyLine
uid 301405,0
va (VaSet
vasetType 3
)
xt "356000,-6000,360250,-6000"
pts [
"356000,-6000"
"360250,-6000"
]
)
end &630
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 301408,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 301409,0
va (VaSet
)
xt "357000,-7000,358000,-6000"
st "rst"
blo "357000,-6200"
tm "WireNameMgr"
)
)
on &122
)
*1235 (Wire
uid 301410,0
shape (OrthoPolyLine
uid 301411,0
va (VaSet
vasetType 3
)
xt "356000,-7000,360250,-7000"
pts [
"356000,-7000"
"360250,-7000"
]
)
end &631
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 301414,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 301415,0
va (VaSet
)
xt "357000,-8000,358000,-7000"
st "clk"
blo "357000,-7200"
tm "WireNameMgr"
)
)
on &120
)
*1236 (Wire
uid 301422,0
shape (OrthoPolyLine
uid 301423,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "389000,0,402250,0"
pts [
"389000,0"
"402250,0"
]
)
end &137
sat 16
eat 32
sty 1
sl "(f*2)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 301428,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 301429,0
va (VaSet
)
xt "390000,-1000,396000,0"
st "sim_count(f*2)"
blo "390000,-200"
tm "WireNameMgr"
)
)
on &346
)
*1237 (Wire
uid 301430,0
shape (OrthoPolyLine
uid 301431,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "389000,-1000,402250,-1000"
pts [
"389000,-1000"
"402250,-1000"
]
)
end &136
es 0
sat 16
eat 32
sty 1
sl "(f*2+1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 301436,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 301437,0
va (VaSet
)
xt "390000,-2000,397000,-1000"
st "sim_count(f*2+1)"
blo "390000,-1200"
tm "WireNameMgr"
)
)
on &346
)
*1238 (Wire
uid 302281,0
shape (OrthoPolyLine
uid 302282,0
va (VaSet
vasetType 3
)
xt "141750,-34000,156000,-34000"
pts [
"141750,-34000"
"156000,-34000"
]
)
end &124
sat 16
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 302287,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 302288,0
va (VaSet
)
xt "143000,-35000,146000,-34000"
st "busy_ro"
blo "143000,-34200"
tm "WireNameMgr"
)
)
on &217
)
*1239 (Wire
uid 303259,0
shape (OrthoPolyLine
uid 303260,0
va (VaSet
vasetType 3
)
xt "277000,17000,289000,17000"
pts [
"277000,17000"
"289000,17000"
]
)
end &353
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 303265,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 303266,0
va (VaSet
)
xt "285000,16000,288300,17000"
st "com_abc"
blo "285000,16800"
tm "WireNameMgr"
)
)
on &363
)
*1240 (Wire
uid 303283,0
shape (OrthoPolyLine
uid 303284,0
va (VaSet
vasetType 3
)
xt "382000,-77000,394000,-77000"
pts [
"382000,-77000"
"394000,-77000"
]
)
start &417
end &24
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 303289,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 303290,0
va (VaSet
)
xt "383000,-78000,388300,-77000"
st "dbg_l1r_abc"
blo "383000,-77200"
tm "WireNameMgr"
)
)
on &426
)
*1241 (Wire
uid 303291,0
shape (OrthoPolyLine
uid 303292,0
va (VaSet
vasetType 3
)
xt "382000,-78000,394000,-78000"
pts [
"382000,-78000"
"394000,-78000"
]
)
start &406
end &24
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 303297,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 303298,0
va (VaSet
)
xt "383000,-79000,388800,-78000"
st "dbg_com_abc"
blo "383000,-78200"
tm "WireNameMgr"
)
)
on &425
)
*1242 (Wire
uid 303770,0
shape (OrthoPolyLine
uid 303771,0
va (VaSet
vasetType 3
)
xt "275750,40000,291000,40000"
pts [
"275750,40000"
"291000,40000"
]
)
start &1004
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 303774,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 303775,0
va (VaSet
)
xt "277000,39000,282500,40000"
st "dbg_trig_ext"
blo "277000,39800"
tm "WireNameMgr"
)
)
on &365
)
*1243 (Wire
uid 303778,0
shape (OrthoPolyLine
uid 303779,0
va (VaSet
vasetType 3
)
xt "382000,-75000,394000,-75000"
pts [
"382000,-75000"
"394000,-75000"
]
)
end &24
sat 16
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 303784,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 303785,0
va (VaSet
)
xt "383000,-76000,388500,-75000"
st "dbg_trig_ext"
blo "383000,-75200"
tm "WireNameMgr"
)
)
on &365
)
*1244 (Wire
uid 305215,0
shape (OrthoPolyLine
uid 305216,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "160000,2000,175250,2000"
pts [
"160000,2000"
"175250,2000"
]
)
start &327
end &375
sat 2
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 305221,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 305222,0
va (VaSet
)
xt "167000,1000,174600,2000"
st "SPY_STREAM_ID"
blo "167000,1800"
tm "WireNameMgr"
)
)
on &366
)
*1245 (Wire
uid 305781,0
shape (OrthoPolyLine
uid 305782,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "275750,19000,285000,19000"
pts [
"275750,19000"
"285000,19000"
]
)
start &995
end &385
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 305785,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 305786,0
va (VaSet
)
xt "277000,18000,284100,19000"
st "outsigs_o : (15:0)"
blo "277000,18800"
tm "WireNameMgr"
)
)
on &384
)
*1246 (Wire
uid 306274,0
shape (OrthoPolyLine
uid 306275,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "244000,22000,254250,22000"
pts [
"244000,22000"
"254250,22000"
]
)
end &994
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 306278,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 306279,0
va (VaSet
)
xt "245000,21000,251200,22000"
st "rawsigs : (15:0)"
blo "245000,21800"
tm "WireNameMgr"
)
)
on &312
)
*1247 (Wire
uid 306765,0
shape (OrthoPolyLine
uid 306766,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "275750,38000,291000,38000"
pts [
"275750,38000"
"291000,38000"
]
)
start &996
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 306769,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 306770,0
va (VaSet
)
xt "277000,37000,285100,38000"
st "trg_all_mask : (15:0)"
blo "277000,37800"
tm "WireNameMgr"
)
)
on &386
)
*1248 (Wire
uid 306779,0
shape (OrthoPolyLine
uid 306780,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "206750,-21000,218250,-21000"
pts [
"206750,-21000"
"218250,-21000"
]
)
end &290
es 0
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 306785,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 306786,0
va (VaSet
)
xt "208000,-22000,216100,-21000"
st "trg_all_mask : (15:0)"
blo "208000,-21200"
tm "WireNameMgr"
)
)
on &386
)
*1249 (Wire
uid 309723,0
shape (OrthoPolyLine
uid 309724,0
va (VaSet
vasetType 3
)
xt "160000,18000,175250,18000"
pts [
"160000,18000"
"175250,18000"
]
)
end &377
sat 16
eat 32
sl "(CMD_LATCH_RST)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 309727,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 309728,0
va (VaSet
)
xt "161000,17000,172800,18000"
st "command(CMD_LATCH_RST)"
blo "161000,17800"
tm "WireNameMgr"
)
)
on &201
)
*1250 (Wire
uid 309731,0
shape (OrthoPolyLine
uid 309732,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "193750,8000,203000,8000"
pts [
"193750,8000"
"203000,8000"
]
)
start &378
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 309735,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 309736,0
va (VaSet
)
xt "195000,7000,200700,8000"
st "spy_hold_reg"
blo "195000,7800"
tm "WireNameMgr"
)
)
on &389
)
*1251 (Wire
uid 309739,0
shape (OrthoPolyLine
uid 309740,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "142750,-20000,156000,-20000"
pts [
"142750,-20000"
"156000,-20000"
]
)
end &124
sat 16
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 309745,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 309746,0
va (VaSet
)
xt "144000,-21000,149700,-20000"
st "spy_hold_reg"
blo "144000,-20200"
tm "WireNameMgr"
)
)
on &389
)
*1252 (Wire
uid 312156,0
shape (OrthoPolyLine
uid 312157,0
va (VaSet
vasetType 3
)
xt "138000,-19000,156000,-19000"
pts [
"156000,-19000"
"138000,-19000"
]
)
start &124
end &391
sat 1
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 312162,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 312163,0
va (VaSet
)
xt "144000,-20000,149400,-19000"
st "clk_ext_on_i"
blo "144000,-19200"
tm "WireNameMgr"
)
)
on &390
)
*1253 (Wire
uid 312203,0
shape (OrthoPolyLine
uid 312204,0
va (VaSet
vasetType 3
)
xt "275750,43000,283000,43000"
pts [
"275750,43000"
"283000,43000"
]
)
start &997
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 312207,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 312208,0
va (VaSet
)
xt "277000,42000,280000,43000"
st "busy_all"
blo "277000,42800"
tm "WireNameMgr"
)
)
on &393
)
*1254 (Wire
uid 313309,0
shape (OrthoPolyLine
uid 313310,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "241750,-12000,252000,-12000"
pts [
"241750,-12000"
"252000,-12000"
]
)
start &291
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 313313,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 313314,0
va (VaSet
)
xt "243000,-13000,249500,-12000"
st "sq_addr : (15:0)"
blo "243000,-12200"
tm "WireNameMgr"
)
)
on &394
)
*1255 (Wire
uid 313317,0
shape (OrthoPolyLine
uid 313318,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "241750,-11000,252000,-11000"
pts [
"241750,-11000"
"252000,-11000"
]
)
start &292
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 313321,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 313322,0
va (VaSet
)
xt "243000,-12000,248700,-11000"
st "sq_stat : (7:0)"
blo "243000,-11200"
tm "WireNameMgr"
)
)
on &395
)
*1256 (Wire
uid 313331,0
shape (OrthoPolyLine
uid 313332,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "141750,-31000,152000,-31000"
pts [
"141750,-31000"
"152000,-31000"
]
)
sat 16
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 313337,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 313338,0
va (VaSet
)
xt "143000,-32000,148700,-31000"
st "sq_stat : (7:0)"
blo "143000,-31200"
tm "WireNameMgr"
)
)
on &395
)
*1257 (Wire
uid 313339,0
shape (OrthoPolyLine
uid 313340,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "141750,-32000,152000,-32000"
pts [
"141750,-32000"
"152000,-32000"
]
)
sat 16
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 313345,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 313346,0
va (VaSet
)
xt "143000,-33000,149500,-32000"
st "sq_addr : (15:0)"
blo "143000,-32200"
tm "WireNameMgr"
)
)
on &394
)
*1258 (Wire
uid 313353,0
shape (OrthoPolyLine
uid 313354,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "163000,14000,175250,14000"
pts [
"163000,14000"
"175250,14000"
]
)
end &379
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 313357,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 313358,0
va (VaSet
)
xt "164000,13000,166800,14000"
st "rawsigs"
blo "164000,13800"
tm "WireNameMgr"
)
)
on &312
)
*1259 (Wire
uid 313367,0
shape (OrthoPolyLine
uid 313368,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "275750,33000,285000,33000"
pts [
"275750,33000"
"285000,33000"
]
)
start &998
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 313371,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 313372,0
va (VaSet
)
xt "277000,32000,283000,33000"
st "tb_flags : (7:0)"
blo "277000,32800"
tm "WireNameMgr"
)
)
on &396
)
*1260 (Wire
uid 313381,0
shape (OrthoPolyLine
uid 313382,0
va (VaSet
vasetType 3
)
xt "160000,20000,175250,20000"
pts [
"160000,20000"
"175250,20000"
]
)
end &380
sat 16
eat 32
sl "(CMD_SINK_GO)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 313387,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 313388,0
va (VaSet
)
xt "161000,19000,171700,20000"
st "command(CMD_SINK_GO)"
blo "161000,19800"
tm "WireNameMgr"
)
)
on &201
)
*1261 (Wire
uid 313888,0
shape (OrthoPolyLine
uid 313889,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "266000,-47000,276250,-47000"
pts [
"266000,-47000"
"276250,-47000"
]
)
start &398
end &1049
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 313892,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 313893,0
va (VaSet
)
xt "267000,-48000,273200,-47000"
st "strm_i : (135:0)"
blo "267000,-47200"
tm "WireNameMgr"
)
)
on &397
)
*1262 (Wire
uid 313920,0
shape (OrthoPolyLine
uid 313921,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "241750,-9000,252000,-9000"
pts [
"241750,-9000"
"252000,-9000"
]
)
start &293
end &400
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 313924,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 313925,0
va (VaSet
)
xt "243000,-10000,248000,-9000"
st "idelay_ctl_o"
blo "243000,-9200"
tm "WireNameMgr"
)
)
on &399
)
*1263 (Wire
uid 314421,0
shape (OrthoPolyLine
uid 314422,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "370000,-92000,377000,-92000"
pts [
"377000,-92000"
"370000,-92000"
]
)
start &515
ss 0
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 314427,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 314428,0
va (VaSet
)
xt "371000,-93000,378200,-92000"
st "link_idly_i : (67:0)"
blo "371000,-92200"
tm "WireNameMgr"
)
)
on &536
)
*1264 (Wire
uid 314483,0
shape (OrthoPolyLine
uid 314484,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "370000,-94000,377000,-94000"
pts [
"370000,-94000"
"377000,-94000"
]
)
end &526
es 0
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 314487,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 314488,0
va (VaSet
)
xt "371000,-95000,373300,-94000"
st "strm_i"
blo "371000,-94200"
tm "WireNameMgr"
)
)
on &397
)
*1265 (Wire
uid 314551,0
shape (OrthoPolyLine
uid 314552,0
va (VaSet
vasetType 3
)
xt "370000,-78000,377000,-78000"
pts [
"370000,-78000"
"377000,-78000"
]
)
end &404
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 314557,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 314558,0
va (VaSet
)
xt "371000,-79000,374300,-78000"
st "com_abc"
blo "371000,-78200"
tm "WireNameMgr"
)
)
on &363
)
*1266 (Wire
uid 314559,0
shape (OrthoPolyLine
uid 314560,0
va (VaSet
vasetType 3
)
xt "370000,-77000,377000,-77000"
pts [
"370000,-77000"
"377000,-77000"
]
)
end &415
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 314565,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 314566,0
va (VaSet
)
xt "371000,-78000,373800,-77000"
st "l1r_abc"
blo "371000,-77200"
tm "WireNameMgr"
)
)
on &364
)
*1267 (Wire
uid 314615,0
shape (OrthoPolyLine
uid 314616,0
va (VaSet
vasetType 3
)
xt "370000,-68000,377000,-68000"
pts [
"370000,-68000"
"377000,-68000"
]
)
end &428
ss 0
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 314621,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 314622,0
va (VaSet
)
xt "378000,-69000,381500,-68000"
st "lemo_trig"
blo "378000,-68200"
tm "WireNameMgr"
)
)
on &213
)
*1268 (Wire
uid 314634,0
shape (OrthoPolyLine
uid 314635,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "369000,-106000,378000,-106000"
pts [
"369000,-106000"
"378000,-106000"
]
)
end &439
sat 16
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 314640,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 314641,0
va (VaSet
)
xt "370000,-107000,371200,-106000"
st "reg"
blo "370000,-106200"
tm "WireNameMgr"
)
)
on &200
)
*1269 (Wire
uid 314680,0
shape (OrthoPolyLine
uid 314681,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "370000,-62000,377000,-62000"
pts [
"370000,-62000"
"377000,-62000"
]
)
end &445
es 0
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 314686,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 314687,0
va (VaSet
)
xt "372000,-63000,373400,-62000"
st "l1id"
blo "372000,-62200"
tm "WireNameMgr"
)
)
on &103
)
*1270 (Wire
uid 314690,0
shape (OrthoPolyLine
uid 314691,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "370000,-59000,377000,-59000"
pts [
"370000,-59000"
"377000,-59000"
]
)
end &456
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 314696,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 314697,0
va (VaSet
)
xt "372000,-60000,375200,-59000"
st "bcid_l1a"
blo "372000,-59200"
tm "WireNameMgr"
)
)
on &107
)
*1271 (Wire
uid 314726,0
shape (OrthoPolyLine
uid 314727,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "382000,-59000,394000,-59000"
pts [
"382000,-59000"
"394000,-59000"
]
)
start &458
end &24
ss 0
sat 32
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 314732,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 314733,0
va (VaSet
)
xt "384000,-60000,389700,-59000"
st "dbg_bcid_l1a"
blo "384000,-59200"
tm "WireNameMgr"
)
)
on &467
)
*1272 (Wire
uid 314734,0
shape (OrthoPolyLine
uid 314735,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "382000,-62000,394000,-62000"
pts [
"382000,-62000"
"394000,-62000"
]
)
start &447
end &24
sat 32
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 314740,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 314741,0
va (VaSet
)
xt "384000,-63000,387400,-62000"
st "dbg_l1id"
blo "384000,-62200"
tm "WireNameMgr"
)
)
on &466
)
*1273 (Wire
uid 314778,0
shape (OrthoPolyLine
uid 314779,0
va (VaSet
vasetType 3
)
xt "370000,-84000,377000,-84000"
pts [
"370000,-84000"
"377000,-84000"
]
)
end &696
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 314784,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 314785,0
va (VaSet
)
xt "371000,-85000,374400,-84000"
st "strobe40"
blo "371000,-84200"
tm "WireNameMgr"
)
)
on &121
)
*1274 (Wire
uid 314786,0
shape (OrthoPolyLine
uid 314787,0
va (VaSet
vasetType 3
)
xt "382000,-84000,394000,-84000"
pts [
"382000,-84000"
"394000,-84000"
]
)
start &698
end &24
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 314792,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 314793,0
va (VaSet
)
xt "383000,-85000,388900,-84000"
st "dbg_strobe40"
blo "383000,-84200"
tm "WireNameMgr"
)
)
on &468
)
*1275 (Wire
uid 314794,0
shape (OrthoPolyLine
uid 314795,0
va (VaSet
vasetType 3
)
xt "370000,-83000,377000,-83000"
pts [
"370000,-83000"
"377000,-83000"
]
)
end &707
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 314800,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 314801,0
va (VaSet
)
xt "371000,-84000,373300,-83000"
st "trig80"
blo "371000,-83200"
tm "WireNameMgr"
)
)
on &62
)
*1276 (Wire
uid 314832,0
shape (OrthoPolyLine
uid 314833,0
va (VaSet
vasetType 3
)
xt "382000,-83000,394000,-83000"
pts [
"382000,-83000"
"394000,-83000"
]
)
start &709
end &24
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 314838,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 314839,0
va (VaSet
)
xt "383000,-84000,387800,-83000"
st "dbg_trig80"
blo "383000,-83200"
tm "WireNameMgr"
)
)
on &469
)
*1277 (Wire
uid 314842,0
shape (OrthoPolyLine
uid 314843,0
va (VaSet
vasetType 3
)
xt "382000,-82000,394000,-82000"
pts [
"382000,-82000"
"394000,-82000"
]
)
start &476
end &24
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 314848,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 314849,0
va (VaSet
)
xt "383000,-83000,389500,-82000"
st "dbg_twin_open"
blo "383000,-82200"
tm "WireNameMgr"
)
)
on &470
)
*1278 (Wire
uid 314852,0
shape (OrthoPolyLine
uid 314853,0
va (VaSet
vasetType 3
)
xt "382000,-81000,394000,-81000"
pts [
"382000,-81000"
"394000,-81000"
]
)
start &487
end &24
ss 0
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 314858,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 314859,0
va (VaSet
)
xt "383000,-82000,388500,-81000"
st "dbg_busy_ro"
blo "383000,-81200"
tm "WireNameMgr"
)
)
on &471
)
*1279 (Wire
uid 314862,0
shape (OrthoPolyLine
uid 314863,0
va (VaSet
vasetType 3
)
xt "382000,-80000,394000,-80000"
pts [
"382000,-80000"
"394000,-80000"
]
)
start &498
end &24
ss 0
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 314868,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 314869,0
va (VaSet
)
xt "383000,-81000,389900,-80000"
st "dbg_ocraw_start"
blo "383000,-80200"
tm "WireNameMgr"
)
)
on &472
)
*1280 (Wire
uid 315010,0
shape (OrthoPolyLine
uid 315011,0
va (VaSet
vasetType 3
)
xt "370000,-82000,377000,-82000"
pts [
"370000,-82000"
"377000,-82000"
]
)
end &474
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 315016,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 315017,0
va (VaSet
)
xt "371000,-83000,375000,-82000"
st "twin_open"
blo "371000,-82200"
tm "WireNameMgr"
)
)
on &332
)
*1281 (Wire
uid 315018,0
shape (OrthoPolyLine
uid 315019,0
va (VaSet
vasetType 3
)
xt "370000,-81000,377000,-81000"
pts [
"370000,-81000"
"377000,-81000"
]
)
end &485
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 315024,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 315025,0
va (VaSet
)
xt "371000,-82000,374000,-81000"
st "busy_ro"
blo "371000,-81200"
tm "WireNameMgr"
)
)
on &217
)
*1282 (Wire
uid 315026,0
shape (OrthoPolyLine
uid 315027,0
va (VaSet
vasetType 3
)
xt "370000,-80000,377000,-80000"
pts [
"370000,-80000"
"377000,-80000"
]
)
end &496
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 315032,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 315033,0
va (VaSet
)
xt "371000,-81000,375900,-80000"
st "ocraw_start"
blo "371000,-80200"
tm "WireNameMgr"
)
)
on &108
)
*1283 (Wire
uid 315057,0
shape (OrthoPolyLine
uid 315058,0
va (VaSet
vasetType 3
)
xt "189000,-95000,194000,-95000"
pts [
"189000,-95000"
"194000,-95000"
]
)
start &510
sat 2
eat 16
st 0
sf 1
tg (WTG
uid 315063,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 315064,0
va (VaSet
)
xt "190000,-96000,191000,-95000"
st "rst"
blo "190000,-95200"
tm "WireNameMgr"
)
)
on &122
)
*1284 (Wire
uid 316099,0
shape (OrthoPolyLine
uid 316100,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "382000,-92000,394000,-92000"
pts [
"394000,-92000"
"382000,-92000"
]
)
start &24
end &517
sat 1
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 316105,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 316106,0
va (VaSet
)
xt "383000,-93000,391500,-92000"
st "dbg_link_idly : (67:0)"
blo "383000,-92200"
tm "WireNameMgr"
)
)
on &537
)
*1285 (Wire
uid 317185,0
shape (OrthoPolyLine
uid 317186,0
va (VaSet
vasetType 3
)
xt "241750,-29000,252000,-29000"
pts [
"241750,-29000"
"252000,-29000"
]
)
start &294
end &539
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 317189,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 317190,0
va (VaSet
)
xt "243000,-30000,246800,-29000"
st "rst_drv_o"
blo "243000,-29200"
tm "WireNameMgr"
)
)
on &538
)
*1286 (Wire
uid 319203,0
shape (OrthoPolyLine
uid 319204,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "373750,12000,384000,12000"
pts [
"373750,12000"
"384000,12000"
]
)
end &541
es 0
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 319209,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 319210,0
va (VaSet
)
xt "375000,11000,378800,12000"
st "sim_count"
blo "375000,11800"
tm "WireNameMgr"
)
)
on &346
)
*1287 (Wire
uid 319239,0
shape (OrthoPolyLine
uid 319240,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "389000,12000,502000,12000"
pts [
"389000,12000"
"502000,12000"
]
)
start &543
end &552
ss 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 319245,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 319246,0
va (VaSet
)
xt "390000,11000,395600,12000"
st "dbg_count_o"
blo "390000,11800"
tm "WireNameMgr"
)
)
on &551
)
*1288 (Wire
uid 319762,0
shape (OrthoPolyLine
uid 319763,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "431000,57000,445000,57000"
pts [
"431000,57000"
"445000,57000"
]
)
start &554
end &558
sat 2
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 319768,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 319769,0
va (VaSet
)
xt "433000,56000,438800,57000"
st "clocky_leds_o"
blo "433000,56800"
tm "WireNameMgr"
)
)
on &553
)
*1289 (Wire
uid 319789,0
shape (OrthoPolyLine
uid 319790,0
va (VaSet
vasetType 3
)
xt "362000,58000,376250,58000"
pts [
"362000,58000"
"376250,58000"
]
)
end &562
ss 0
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 319795,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 319796,0
va (VaSet
)
xt "363000,57000,369900,58000"
st "dbg_ocraw_start"
blo "363000,57800"
tm "WireNameMgr"
)
)
on &472
)
*1290 (Wire
uid 319826,0
shape (OrthoPolyLine
uid 319827,0
va (VaSet
vasetType 3
)
xt "368000,59000,376250,59000"
pts [
"368000,59000"
"376250,59000"
]
)
end &563
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 319830,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 319831,0
va (VaSet
)
xt "369000,58000,370000,59000"
st "clk"
blo "369000,58800"
tm "WireNameMgr"
)
)
on &120
)
*1291 (Wire
uid 319838,0
shape (OrthoPolyLine
uid 319839,0
va (VaSet
vasetType 3
)
xt "368000,60000,376250,60000"
pts [
"368000,60000"
"376250,60000"
]
)
end &561
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 319842,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 319843,0
va (VaSet
)
xt "369000,59000,372100,60000"
st "rst_disp"
blo "369000,59800"
tm "WireNameMgr"
)
)
on &206
)
*1292 (Wire
uid 319844,0
shape (OrthoPolyLine
uid 319845,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "362000,62000,376250,62000"
pts [
"362000,62000"
"376250,62000"
]
)
end &564
sat 16
eat 32
sty 1
sl "(T_10Hz)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 319848,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 319849,0
va (VaSet
)
xt "363000,61000,368300,62000"
st "tick(T_10Hz)"
blo "363000,61800"
tm "WireNameMgr"
)
)
on &223
)
*1293 (Wire
uid 319852,0
shape (OrthoPolyLine
uid 319853,0
va (VaSet
vasetType 3
)
xt "386750,58000,400000,58000"
pts [
"386750,58000"
"400000,58000"
]
)
start &560
end &554
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 319856,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 319857,0
va (VaSet
)
xt "388000,57000,394500,58000"
st "led_ocraw_start"
blo "388000,57800"
tm "WireNameMgr"
)
)
on &568
)
*1294 (Wire
uid 320377,0
shape (OrthoPolyLine
uid 320378,0
va (VaSet
vasetType 3
)
xt "370000,-69000,377000,-69000"
pts [
"370000,-69000"
"377000,-69000"
]
)
end &570
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 320383,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 320384,0
va (VaSet
)
xt "371000,-70000,374400,-69000"
st "busy_ext"
blo "371000,-69200"
tm "WireNameMgr"
)
)
on &392
)
*1295 (Wire
uid 320413,0
shape (OrthoPolyLine
uid 320414,0
va (VaSet
vasetType 3
)
xt "382000,-69000,394000,-69000"
pts [
"382000,-69000"
"394000,-69000"
]
)
start &572
end &24
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 320419,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 320420,0
va (VaSet
)
xt "383000,-70000,388900,-69000"
st "dbg_busy_ext"
blo "383000,-69200"
tm "WireNameMgr"
)
)
on &580
)
*1296 (Wire
uid 320445,0
shape (OrthoPolyLine
uid 320446,0
va (VaSet
vasetType 3
)
xt "357000,-130000,363000,-130000"
pts [
"363000,-130000"
"357000,-130000"
]
)
start &744
ss 0
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 320451,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 320452,0
va (VaSet
)
xt "357000,-131000,361700,-130000"
st "lemo_clk_o"
blo "357000,-130200"
tm "WireNameMgr"
)
)
on &581
)
*1297 (Wire
uid 320505,0
shape (OrthoPolyLine
uid 320506,0
va (VaSet
vasetType 3
)
xt "381750,-130000,394000,-130000"
pts [
"381750,-130000"
"394000,-130000"
]
)
start &669
end &596
sat 32
eat 2
stc 0
st 0
sf 1
si 0
tg (WTG
uid 320511,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 320512,0
va (VaSet
)
xt "384000,-131000,388900,-130000"
st "lemo_clk_in"
blo "384000,-130200"
tm "WireNameMgr"
)
)
on &752
)
*1298 (Wire
uid 320515,0
shape (OrthoPolyLine
uid 320516,0
va (VaSet
vasetType 3
)
xt "336000,-70000,343250,-70000"
pts [
"336000,-70000"
"343250,-70000"
]
)
end &718
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 320521,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 320522,0
va (VaSet
)
xt "336000,-71000,341100,-70000"
st "clk_p2_pll_i"
blo "336000,-70200"
tm "WireNameMgr"
)
)
on &583
)
*1299 (Wire
uid 321591,0
shape (OrthoPolyLine
uid 321592,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "138000,-17000,156000,-17000"
pts [
"138000,-17000"
"156000,-17000"
]
)
start &585
end &124
sat 32
eat 1
sty 1
st 0
sf 1
tg (WTG
uid 321597,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 321598,0
va (VaSet
)
xt "143000,-18000,151700,-17000"
st "stat_clks_top_i : (7:0)"
blo "143000,-17200"
tm "WireNameMgr"
)
)
on &584
)
*1300 (Wire
uid 321611,0
shape (OrthoPolyLine
uid 321612,0
va (VaSet
vasetType 3
)
xt "385000,55000,400000,55000"
pts [
"385000,55000"
"400000,55000"
]
)
end &554
ss 0
sat 16
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 321617,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 321618,0
va (VaSet
)
xt "376000,54000,381400,55000"
st "clk_ext_on_i"
blo "376000,54800"
tm "WireNameMgr"
)
)
on &390
)
*1301 (Wire
uid 321644,0
shape (OrthoPolyLine
uid 321645,0
va (VaSet
vasetType 3
)
xt "363000,105000,366250,105000"
pts [
"363000,105000"
"366250,105000"
]
)
end &590
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 321648,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 321649,0
va (VaSet
)
xt "364000,104000,365000,105000"
st "rst"
blo "364000,104800"
tm "WireNameMgr"
)
)
on &122
)
*1302 (Wire
uid 321650,0
shape (OrthoPolyLine
uid 321651,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "382750,105000,395000,105000"
pts [
"382750,105000"
"395000,105000"
]
)
start &588
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 321654,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 321655,0
va (VaSet
)
xt "384000,104000,394300,105000"
st "tog_pll : (MAX_TICTOG:0)"
blo "384000,104800"
tm "WireNameMgr"
)
)
on &594
)
*1303 (Wire
uid 321666,0
shape (OrthoPolyLine
uid 321667,0
va (VaSet
vasetType 3
)
xt "359000,104000,366250,104000"
pts [
"359000,104000"
"366250,104000"
]
)
end &589
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 321672,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 321673,0
va (VaSet
)
xt "360000,103000,365100,104000"
st "clk_p2_pll_i"
blo "360000,103800"
tm "WireNameMgr"
)
)
on &583
)
*1304 (Wire
uid 323330,0
shape (OrthoPolyLine
uid 323331,0
va (VaSet
vasetType 3
)
xt "382000,-70000,394000,-70000"
pts [
"382000,-70000"
"394000,-70000"
]
)
start &603
end &24
ss 0
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 323336,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 323337,0
va (VaSet
)
xt "383000,-71000,388500,-70000"
st "dbg_trig_out"
blo "383000,-70200"
tm "WireNameMgr"
)
)
on &611
)
*1305 (Wire
uid 323365,0
shape (OrthoPolyLine
uid 323366,0
va (VaSet
vasetType 3
)
xt "385000,-136000,394000,-136000"
pts [
"385000,-136000"
"394000,-136000"
]
)
end &596
ss 0
sat 16
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 323371,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 323372,0
va (VaSet
)
xt "395000,-137000,401000,-136000"
st "dbg_lemo_link"
blo "395000,-136200"
tm "WireNameMgr"
)
)
on &401
)
*1306 (Wire
uid 323373,0
shape (OrthoPolyLine
uid 323374,0
va (VaSet
vasetType 3
)
xt "385000,-141000,394000,-141000"
pts [
"385000,-141000"
"394000,-141000"
]
)
end &596
sat 16
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 323379,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 323380,0
va (VaSet
)
xt "386000,-142000,389400,-141000"
st "busy_ext"
blo "386000,-141200"
tm "WireNameMgr"
)
)
on &392
)
*1307 (Wire
uid 323389,0
shape (OrthoPolyLine
uid 323390,0
va (VaSet
vasetType 3
)
xt "385000,-138000,394000,-138000"
pts [
"394000,-138000"
"385000,-138000"
]
)
start &596
sat 2
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 323395,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 323396,0
va (VaSet
)
xt "386000,-139000,389500,-138000"
st "lemo_trig"
blo "386000,-138200"
tm "WireNameMgr"
)
)
on &213
)
*1308 (Wire
uid 323409,0
shape (OrthoPolyLine
uid 323410,0
va (VaSet
vasetType 3
)
xt "385000,-137000,394000,-137000"
pts [
"385000,-137000"
"394000,-137000"
]
)
end &596
sat 16
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 323415,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 323416,0
va (VaSet
)
xt "386000,-138000,391500,-137000"
st "dbg_trig_ext"
blo "386000,-137200"
tm "WireNameMgr"
)
)
on &365
)
*1309 (Wire
uid 323417,0
shape (OrthoPolyLine
uid 323418,0
va (VaSet
vasetType 3
)
xt "385000,-135000,394000,-135000"
pts [
"385000,-135000"
"394000,-135000"
]
)
end &596
sat 16
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 323423,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 323424,0
va (VaSet
)
xt "386000,-136000,389000,-135000"
st "trig_out"
blo "386000,-135200"
tm "WireNameMgr"
)
)
on &595
)
*1310 (Wire
uid 323510,0
shape (OrthoPolyLine
uid 323511,0
va (VaSet
vasetType 3
)
xt "370000,-70000,377000,-70000"
pts [
"370000,-70000"
"377000,-70000"
]
)
end &601
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 323516,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 323517,0
va (VaSet
)
xt "371000,-71000,374000,-70000"
st "trig_out"
blo "371000,-70200"
tm "WireNameMgr"
)
)
on &595
)
*1311 (Wire
uid 323524,0
shape (OrthoPolyLine
uid 323525,0
va (VaSet
vasetType 3
)
xt "275750,14000,283000,14000"
pts [
"275750,14000"
"283000,14000"
]
)
start &999
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 323528,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 323529,0
va (VaSet
)
xt "277000,13000,280000,14000"
st "trig_out"
blo "277000,13800"
tm "WireNameMgr"
)
)
on &595
)
*1312 (Wire
uid 323530,0
shape (OrthoPolyLine
uid 323531,0
va (VaSet
vasetType 3
)
xt "382000,-74000,394000,-74000"
pts [
"394000,-74000"
"382000,-74000"
]
)
start &24
es 0
sat 4
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 323536,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 323537,0
va (VaSet
)
xt "383000,-75000,389000,-74000"
st "dbg_lemo_link"
blo "383000,-74200"
tm "WireNameMgr"
)
)
on &401
)
*1313 (Wire
uid 326585,0
shape (OrthoPolyLine
uid 326586,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "275750,21000,284000,21000"
pts [
"275750,21000"
"284000,21000"
]
)
start &1003
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 326589,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 326590,0
va (VaSet
)
xt "277000,20000,281800,21000"
st "l0id : (31:0)"
blo "277000,20800"
tm "WireNameMgr"
)
)
on &623
)
*1314 (Wire
uid 326595,0
shape (OrthoPolyLine
uid 326596,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "275750,22000,288000,22000"
pts [
"275750,22000"
"288000,22000"
]
)
start &1006
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 326599,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 326600,0
va (VaSet
)
xt "277000,21000,282500,22000"
st "l0id_l1 : (7:0)"
blo "277000,21800"
tm "WireNameMgr"
)
)
on &624
)
*1315 (Wire
uid 326609,0
shape (OrthoPolyLine
uid 326610,0
va (VaSet
vasetType 3
)
xt "275750,15000,282000,15000"
pts [
"275750,15000"
"282000,15000"
]
)
start &1001
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 326613,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 326614,0
va (VaSet
)
xt "277000,14000,281700,15000"
st "pretrig_out"
blo "277000,14800"
tm "WireNameMgr"
)
)
on &625
)
*1316 (Wire
uid 326619,0
shape (OrthoPolyLine
uid 326620,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "148000,-38000,156000,-38000"
pts [
"148000,-38000"
"156000,-38000"
]
)
end &124
sat 16
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 326625,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 326626,0
va (VaSet
)
xt "149000,-39000,150400,-38000"
st "l0id"
blo "149000,-38200"
tm "WireNameMgr"
)
)
on &623
)
*1317 (Wire
uid 326639,0
shape (OrthoPolyLine
uid 326640,0
va (VaSet
vasetType 3
)
xt "244000,26000,254250,26000"
pts [
"244000,26000"
"254250,26000"
]
)
end &1002
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 326645,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 326646,0
va (VaSet
)
xt "245000,25000,249900,26000"
st "ocraw_start"
blo "245000,25800"
tm "WireNameMgr"
)
)
on &108
)
*1318 (Wire
uid 326649,0
shape (OrthoPolyLine
uid 326650,0
va (VaSet
vasetType 3
)
xt "250000,31000,254250,31000"
pts [
"250000,31000"
"254250,31000"
]
)
end &1000
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 326653,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 326654,0
va (VaSet
)
xt "251000,30000,252100,31000"
st "LO"
blo "251000,30800"
tm "WireNameMgr"
)
)
on &22
)
*1319 (Wire
uid 326657,0
shape (OrthoPolyLine
uid 326658,0
va (VaSet
vasetType 3
)
xt "250000,32000,254250,32000"
pts [
"250000,32000"
"254250,32000"
]
)
end &1005
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 326661,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 326662,0
va (VaSet
)
xt "251000,31000,252100,32000"
st "LO"
blo "251000,31800"
tm "WireNameMgr"
)
)
on &22
)
*1320 (Wire
uid 326675,0
shape (OrthoPolyLine
uid 326676,0
va (VaSet
vasetType 3
)
xt "275750,44000,283000,44000"
pts [
"275750,44000"
"283000,44000"
]
)
start &1007
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 326679,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 326680,0
va (VaSet
)
xt "277000,43000,280400,44000"
st "busy_ext"
blo "277000,43800"
tm "WireNameMgr"
)
)
on &392
)
*1321 (Wire
uid 326689,0
shape (OrthoPolyLine
uid 326690,0
va (VaSet
vasetType 3
)
xt "385000,-134000,394000,-134000"
pts [
"385000,-134000"
"394000,-134000"
]
)
end &596
sat 16
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 326695,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 326696,0
va (VaSet
)
xt "386000,-135000,390700,-134000"
st "pretrig_out"
blo "386000,-134200"
tm "WireNameMgr"
)
)
on &625
)
*1322 (Wire
uid 326758,0
shape (OrthoPolyLine
uid 326759,0
va (VaSet
vasetType 3
)
xt "356000,1000,360250,1000"
pts [
"356000,1000"
"360250,1000"
]
)
end &634
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 326764,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 326765,0
va (VaSet
)
xt "357000,0,358100,1000"
st "LO"
blo "357000,800"
tm "WireNameMgr"
)
)
on &22
)
*1323 (Wire
uid 328006,0
shape (OrthoPolyLine
uid 328007,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "275750,47000,286000,47000"
pts [
"275750,47000"
"286000,47000"
]
)
start &1010
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 328010,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 328011,0
va (VaSet
)
xt "277000,46000,285400,47000"
st "tdc_counter1 : (31:0)"
blo "277000,46800"
tm "WireNameMgr"
)
)
on &638
)
*1324 (Wire
uid 328014,0
shape (OrthoPolyLine
uid 328015,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "275750,48000,286000,48000"
pts [
"275750,48000"
"286000,48000"
]
)
start &1011
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 328018,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 328019,0
va (VaSet
)
xt "277000,47000,285400,48000"
st "tdc_counter2 : (31:0)"
blo "277000,47800"
tm "WireNameMgr"
)
)
on &639
)
*1325 (Wire
uid 328024,0
shape (OrthoPolyLine
uid 328025,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "141750,-13000,156000,-13000"
pts [
"141750,-13000"
"156000,-13000"
]
)
end &124
sat 16
eat 1
sty 1
st 0
sf 1
tg (WTG
uid 328030,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 328031,0
va (VaSet
)
xt "143000,-14000,151400,-13000"
st "tdc_counter2 : (31:0)"
blo "143000,-13200"
tm "WireNameMgr"
)
)
on &639
)
*1326 (Wire
uid 328032,0
shape (OrthoPolyLine
uid 328033,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "141750,-14000,156000,-14000"
pts [
"141750,-14000"
"156000,-14000"
]
)
end &124
sat 16
eat 1
sty 1
st 0
sf 1
tg (WTG
uid 328038,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 328039,0
va (VaSet
)
xt "143000,-15000,151400,-14000"
st "tdc_counter1 : (31:0)"
blo "143000,-14200"
tm "WireNameMgr"
)
)
on &638
)
*1327 (Wire
uid 328669,0
shape (OrthoPolyLine
uid 328670,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "141750,-15000,156000,-15000"
pts [
"141750,-15000"
"156000,-15000"
]
)
end &124
sat 16
eat 1
sty 1
st 0
sf 1
tg (WTG
uid 328675,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 328676,0
va (VaSet
)
xt "143000,-16000,149900,-15000"
st "tdc_code : (19:0)"
blo "143000,-15200"
tm "WireNameMgr"
)
)
on &640
)
*1328 (Wire
uid 328689,0
shape (OrthoPolyLine
uid 328690,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "275750,50000,286000,50000"
pts [
"275750,50000"
"286000,50000"
]
)
start &1012
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 328693,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 328694,0
va (VaSet
)
xt "277000,49000,283900,50000"
st "tdc_code : (19:0)"
blo "277000,49800"
tm "WireNameMgr"
)
)
on &640
)
*1329 (Wire
uid 329385,0
shape (OrthoPolyLine
uid 329386,0
va (VaSet
vasetType 3
)
xt "366000,-139000,372250,-139000"
pts [
"366000,-139000"
"372250,-139000"
]
)
end &654
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 329389,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 329390,0
va (VaSet
)
xt "367000,-140000,370400,-139000"
st "strobe40"
blo "367000,-139200"
tm "WireNameMgr"
)
)
on &121
)
*1330 (Wire
uid 329397,0
shape (OrthoPolyLine
uid 329398,0
va (VaSet
vasetType 3
)
xt "381750,-140000,394000,-140000"
pts [
"381750,-140000"
"394000,-140000"
]
)
start &653
end &596
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 329401,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 329402,0
va (VaSet
)
xt "386000,-141000,391800,-140000"
st "lemo_bco_out"
blo "386000,-140200"
tm "WireNameMgr"
)
)
on &663
)
*1331 (Wire
uid 329403,0
shape (OrthoPolyLine
uid 329404,0
va (VaSet
vasetType 3
)
xt "366000,-141000,372250,-141000"
pts [
"366000,-141000"
"372250,-141000"
]
)
end &652
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 329407,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 329408,0
va (VaSet
)
xt "367000,-142000,368000,-141000"
st "clk"
blo "367000,-141200"
tm "WireNameMgr"
)
)
on &120
)
*1332 (Wire
uid 329409,0
shape (OrthoPolyLine
uid 329410,0
va (VaSet
vasetType 3
)
xt "366000,-136000,372250,-136000"
pts [
"366000,-136000"
"372250,-136000"
]
)
end &657
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 329413,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 329414,0
va (VaSet
)
xt "367000,-137000,368100,-136000"
st "LO"
blo "367000,-136200"
tm "WireNameMgr"
)
)
on &22
)
*1333 (Wire
uid 329415,0
shape (OrthoPolyLine
uid 329416,0
va (VaSet
vasetType 3
)
xt "366000,-137000,372250,-137000"
pts [
"366000,-137000"
"372250,-137000"
]
)
end &658
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 329419,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 329420,0
va (VaSet
)
xt "367000,-138000,368000,-137000"
st "rst"
blo "367000,-137200"
tm "WireNameMgr"
)
)
on &122
)
*1334 (Wire
uid 329425,0
shape (OrthoPolyLine
uid 329426,0
va (VaSet
vasetType 3
)
xt "366000,-140000,372250,-140000"
pts [
"366000,-140000"
"372250,-140000"
]
)
end &656
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 329429,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 329430,0
va (VaSet
)
xt "367000,-141000,367800,-140000"
st "HI"
blo "367000,-140200"
tm "WireNameMgr"
)
)
on &23
)
*1335 (Wire
uid 329483,0
shape (OrthoPolyLine
uid 329484,0
va (VaSet
vasetType 3
)
xt "366000,-138000,372250,-138000"
pts [
"366000,-138000"
"372250,-138000"
]
)
end &655
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 329487,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 329488,0
va (VaSet
)
xt "367000,-139000,371900,-138000"
st "strobe40_n"
blo "367000,-138200"
tm "WireNameMgr"
)
)
on &662
)
*1336 (Wire
uid 329505,0
shape (OrthoPolyLine
uid 329506,0
va (VaSet
vasetType 3
)
xt "195000,-85000,204000,-85000"
pts [
"195000,-85000"
"204000,-85000"
]
)
start &644
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 329511,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 329512,0
va (VaSet
)
xt "199000,-86000,203900,-85000"
st "strobe40_n"
blo "199000,-85200"
tm "WireNameMgr"
)
)
on &662
)
*1337 (Wire
uid 329513,0
shape (OrthoPolyLine
uid 329514,0
va (VaSet
vasetType 3
)
xt "188000,-86000,190000,-85000"
pts [
"188000,-86000"
"188000,-85000"
"190000,-85000"
]
)
start &1228
end &642
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 329515,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 329516,0
va (VaSet
isHidden 1
)
xt "184000,-86000,188600,-85000"
st "strobe40_i"
blo "184000,-85200"
tm "WireNameMgr"
)
)
on &333
)
*1338 (Wire
uid 329589,0
shape (OrthoPolyLine
uid 329590,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "145000,-10000,156000,-10000"
pts [
"145000,-10000"
"156000,-10000"
]
)
end &124
sat 16
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 329595,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 329596,0
va (VaSet
)
xt "146000,-11000,154400,-10000"
st "stat_clks_main : (3:0)"
blo "146000,-10200"
tm "WireNameMgr"
)
)
on &664
)
*1339 (Wire
uid 331581,0
shape (OrthoPolyLine
uid 331582,0
va (VaSet
vasetType 3
)
xt "381750,-128000,385000,-128000"
pts [
"385000,-128000"
"381750,-128000"
]
)
end &668
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 331585,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 331586,0
va (VaSet
)
xt "383000,-129000,384100,-128000"
st "LO"
blo "383000,-128200"
tm "WireNameMgr"
)
)
on &22
)
*1340 (Wire
uid 331589,0
shape (OrthoPolyLine
uid 331590,0
va (VaSet
vasetType 3
)
xt "381750,-129000,385000,-129000"
pts [
"385000,-129000"
"381750,-129000"
]
)
end &667
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 331593,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 331594,0
va (VaSet
)
xt "383000,-130000,383800,-129000"
st "HI"
blo "383000,-129200"
tm "WireNameMgr"
)
)
on &23
)
*1341 (Wire
uid 332980,0
shape (OrthoPolyLine
uid 332981,0
va (VaSet
vasetType 3
)
xt "337000,-91000,343250,-91000"
pts [
"337000,-91000"
"343250,-91000"
]
)
end &678
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 332984,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 332985,0
va (VaSet
)
xt "338000,-92000,340900,-91000"
st "dbg_oe"
blo "338000,-91200"
tm "WireNameMgr"
)
)
on &214
)
*1342 (Wire
uid 332986,0
shape (OrthoPolyLine
uid 332987,0
va (VaSet
vasetType 3
)
xt "337000,-89000,343250,-89000"
pts [
"337000,-89000"
"343250,-89000"
]
)
end &677
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 332990,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 332991,0
va (VaSet
)
xt "338000,-90000,342900,-89000"
st "strobe40_n"
blo "338000,-89200"
tm "WireNameMgr"
)
)
on &662
)
*1343 (Wire
uid 332992,0
shape (OrthoPolyLine
uid 332993,0
va (VaSet
vasetType 3
)
xt "337000,-87000,343250,-87000"
pts [
"337000,-87000"
"343250,-87000"
]
)
end &679
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 332996,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 332997,0
va (VaSet
)
xt "338000,-88000,339100,-87000"
st "LO"
blo "338000,-87200"
tm "WireNameMgr"
)
)
on &22
)
*1344 (Wire
uid 332998,0
shape (OrthoPolyLine
uid 332999,0
va (VaSet
vasetType 3
)
xt "337000,-88000,343250,-88000"
pts [
"337000,-88000"
"343250,-88000"
]
)
end &680
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 333002,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 333003,0
va (VaSet
)
xt "338000,-89000,339000,-88000"
st "rst"
blo "338000,-88200"
tm "WireNameMgr"
)
)
on &122
)
*1345 (Wire
uid 333004,0
shape (OrthoPolyLine
uid 333005,0
va (VaSet
vasetType 3
)
xt "337000,-92000,343250,-92000"
pts [
"337000,-92000"
"343250,-92000"
]
)
end &674
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 333008,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 333009,0
va (VaSet
)
xt "338000,-93000,339000,-92000"
st "clk"
blo "338000,-92200"
tm "WireNameMgr"
)
)
on &120
)
*1346 (Wire
uid 333010,0
shape (OrthoPolyLine
uid 333011,0
va (VaSet
vasetType 3
)
xt "337000,-90000,343250,-90000"
pts [
"337000,-90000"
"343250,-90000"
]
)
end &676
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 333014,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 333015,0
va (VaSet
)
xt "338000,-91000,341400,-90000"
st "strobe40"
blo "338000,-90200"
tm "WireNameMgr"
)
)
on &121
)
*1347 (Wire
uid 333016,0
shape (OrthoPolyLine
uid 333017,0
va (VaSet
vasetType 3
)
xt "352750,-91000,361000,-91000"
pts [
"352750,-91000"
"361000,-91000"
]
)
start &675
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 333020,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 333021,0
va (VaSet
)
xt "355000,-92000,359000,-91000"
st "dbg_clk40"
blo "355000,-91200"
tm "WireNameMgr"
)
)
on &508
)
*1348 (Wire
uid 333115,0
shape (OrthoPolyLine
uid 333116,0
va (VaSet
vasetType 3
)
xt "337000,-77000,343250,-77000"
pts [
"337000,-77000"
"343250,-77000"
]
)
end &690
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 333119,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 333120,0
va (VaSet
)
xt "338000,-78000,339100,-77000"
st "LO"
blo "338000,-77200"
tm "WireNameMgr"
)
)
on &22
)
*1349 (Wire
uid 333121,0
shape (OrthoPolyLine
uid 333122,0
va (VaSet
vasetType 3
)
xt "352750,-81000,361000,-81000"
pts [
"352750,-81000"
"361000,-81000"
]
)
start &686
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 333125,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 333126,0
va (VaSet
)
xt "354000,-82000,357000,-81000"
st "dbg_clk"
blo "354000,-81200"
tm "WireNameMgr"
)
)
on &402
)
*1350 (Wire
uid 333127,0
shape (OrthoPolyLine
uid 333128,0
va (VaSet
vasetType 3
)
xt "337000,-79000,343250,-79000"
pts [
"337000,-79000"
"343250,-79000"
]
)
end &688
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 333131,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 333132,0
va (VaSet
)
xt "338000,-80000,339100,-79000"
st "LO"
blo "338000,-79200"
tm "WireNameMgr"
)
)
on &22
)
*1351 (Wire
uid 333133,0
shape (OrthoPolyLine
uid 333134,0
va (VaSet
vasetType 3
)
xt "337000,-78000,343250,-78000"
pts [
"337000,-78000"
"343250,-78000"
]
)
end &691
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 333137,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 333138,0
va (VaSet
)
xt "338000,-79000,339000,-78000"
st "rst"
blo "338000,-78200"
tm "WireNameMgr"
)
)
on &122
)
*1352 (Wire
uid 333139,0
shape (OrthoPolyLine
uid 333140,0
va (VaSet
vasetType 3
)
xt "337000,-82000,343250,-82000"
pts [
"337000,-82000"
"343250,-82000"
]
)
end &685
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 333143,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 333144,0
va (VaSet
)
xt "338000,-83000,339000,-82000"
st "clk"
blo "338000,-82200"
tm "WireNameMgr"
)
)
on &120
)
*1353 (Wire
uid 333145,0
shape (OrthoPolyLine
uid 333146,0
va (VaSet
vasetType 3
)
xt "337000,-80000,343250,-80000"
pts [
"337000,-80000"
"343250,-80000"
]
)
end &687
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 333149,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 333150,0
va (VaSet
)
xt "338000,-81000,338800,-80000"
st "HI"
blo "338000,-80200"
tm "WireNameMgr"
)
)
on &23
)
*1354 (Wire
uid 333151,0
shape (OrthoPolyLine
uid 333152,0
va (VaSet
vasetType 3
)
xt "337000,-81000,343250,-81000"
pts [
"337000,-81000"
"343250,-81000"
]
)
end &689
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 333155,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 333156,0
va (VaSet
)
xt "338000,-82000,340900,-81000"
st "dbg_oe"
blo "338000,-81200"
tm "WireNameMgr"
)
)
on &214
)
*1355 (Wire
uid 334163,0
shape (OrthoPolyLine
uid 334164,0
va (VaSet
vasetType 3
)
xt "383000,-72000,394000,-72000"
pts [
"383000,-72000"
"394000,-72000"
]
)
end &24
sat 16
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 334169,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 334170,0
va (VaSet
)
xt "384000,-73000,390400,-72000"
st "dbg_clk_p2_pll"
blo "384000,-72200"
tm "WireNameMgr"
)
)
on &728
)
*1356 (Wire
uid 334208,0
shape (OrthoPolyLine
uid 334209,0
va (VaSet
vasetType 3
)
xt "337000,-66000,343250,-66000"
pts [
"337000,-66000"
"343250,-66000"
]
)
end &724
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 334212,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 334213,0
va (VaSet
)
xt "338000,-67000,339100,-66000"
st "LO"
blo "338000,-66200"
tm "WireNameMgr"
)
)
on &22
)
*1357 (Wire
uid 334214,0
shape (OrthoPolyLine
uid 334215,0
va (VaSet
vasetType 3
)
xt "337000,-65000,343250,-65000"
pts [
"337000,-65000"
"343250,-65000"
]
)
end &723
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 334218,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 334219,0
va (VaSet
)
xt "338000,-66000,339100,-65000"
st "LO"
blo "338000,-65200"
tm "WireNameMgr"
)
)
on &22
)
*1358 (Wire
uid 334226,0
shape (OrthoPolyLine
uid 334227,0
va (VaSet
vasetType 3
)
xt "337000,-67000,343250,-67000"
pts [
"337000,-67000"
"343250,-67000"
]
)
end &721
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 334230,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 334231,0
va (VaSet
)
xt "338000,-68000,339100,-67000"
st "LO"
blo "338000,-67200"
tm "WireNameMgr"
)
)
on &22
)
*1359 (Wire
uid 334238,0
shape (OrthoPolyLine
uid 334239,0
va (VaSet
vasetType 3
)
xt "337000,-68000,343250,-68000"
pts [
"337000,-68000"
"343250,-68000"
]
)
end &720
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 334242,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 334243,0
va (VaSet
)
xt "338000,-69000,338800,-68000"
st "HI"
blo "338000,-68200"
tm "WireNameMgr"
)
)
on &23
)
*1360 (Wire
uid 334244,0
shape (OrthoPolyLine
uid 334245,0
va (VaSet
vasetType 3
)
xt "337000,-69000,343250,-69000"
pts [
"337000,-69000"
"343250,-69000"
]
)
end &722
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 334248,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 334249,0
va (VaSet
)
xt "338000,-70000,340900,-69000"
st "dbg_oe"
blo "338000,-69200"
tm "WireNameMgr"
)
)
on &214
)
*1361 (Wire
uid 334252,0
shape (OrthoPolyLine
uid 334253,0
va (VaSet
vasetType 3
)
xt "335000,-60000,343250,-60000"
pts [
"335000,-60000"
"343250,-60000"
]
)
end &730
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 334258,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 334259,0
va (VaSet
)
xt "337000,-61000,340200,-60000"
st "lemo_clk"
blo "337000,-60200"
tm "WireNameMgr"
)
)
on &582
)
*1362 (Wire
uid 334299,0
shape (OrthoPolyLine
uid 334300,0
va (VaSet
vasetType 3
)
xt "352750,-59000,361000,-59000"
pts [
"352750,-59000"
"361000,-59000"
]
)
start &731
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 334303,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 334304,0
va (VaSet
)
xt "353000,-60000,358700,-59000"
st "dbg_lemo_clk"
blo "353000,-59200"
tm "WireNameMgr"
)
)
on &740
)
*1363 (Wire
uid 334305,0
shape (OrthoPolyLine
uid 334306,0
va (VaSet
vasetType 3
)
xt "337000,-59000,343250,-59000"
pts [
"337000,-59000"
"343250,-59000"
]
)
end &734
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 334311,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 334312,0
va (VaSet
)
xt "338000,-60000,340900,-59000"
st "dbg_oe"
blo "338000,-59200"
tm "WireNameMgr"
)
)
on &214
)
*1364 (Wire
uid 334313,0
shape (OrthoPolyLine
uid 334314,0
va (VaSet
vasetType 3
)
xt "337000,-55000,343250,-55000"
pts [
"337000,-55000"
"343250,-55000"
]
)
end &735
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 334319,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 334320,0
va (VaSet
)
xt "338000,-56000,339100,-55000"
st "LO"
blo "338000,-55200"
tm "WireNameMgr"
)
)
on &22
)
*1365 (Wire
uid 334321,0
shape (OrthoPolyLine
uid 334322,0
va (VaSet
vasetType 3
)
xt "337000,-58000,343250,-58000"
pts [
"337000,-58000"
"343250,-58000"
]
)
end &732
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 334327,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 334328,0
va (VaSet
)
xt "338000,-59000,338800,-58000"
st "HI"
blo "338000,-58200"
tm "WireNameMgr"
)
)
on &23
)
*1366 (Wire
uid 334329,0
shape (OrthoPolyLine
uid 334330,0
va (VaSet
vasetType 3
)
xt "337000,-57000,343250,-57000"
pts [
"337000,-57000"
"343250,-57000"
]
)
end &733
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 334335,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 334336,0
va (VaSet
)
xt "338000,-58000,339100,-57000"
st "LO"
blo "338000,-57200"
tm "WireNameMgr"
)
)
on &22
)
*1367 (Wire
uid 334337,0
shape (OrthoPolyLine
uid 334338,0
va (VaSet
vasetType 3
)
xt "337000,-56000,343250,-56000"
pts [
"337000,-56000"
"343250,-56000"
]
)
end &736
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 334343,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 334344,0
va (VaSet
)
xt "338000,-57000,339100,-56000"
st "LO"
blo "338000,-56200"
tm "WireNameMgr"
)
)
on &22
)
*1368 (Wire
uid 334347,0
shape (OrthoPolyLine
uid 334348,0
va (VaSet
vasetType 3
)
xt "352750,-69000,361000,-69000"
pts [
"352750,-69000"
"361000,-69000"
]
)
start &719
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 334353,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 334354,0
va (VaSet
)
xt "354000,-70000,360400,-69000"
st "dbg_clk_p2_pll"
blo "354000,-69200"
tm "WireNameMgr"
)
)
on &728
)
*1369 (Wire
uid 334387,0
shape (OrthoPolyLine
uid 334388,0
va (VaSet
vasetType 3
)
xt "368000,-130000,372250,-130000"
pts [
"368000,-130000"
"372250,-130000"
]
)
start &742
end &666
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 334393,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 334394,0
va (VaSet
)
xt "368000,-131000,371200,-130000"
st "lemo_clk"
blo "368000,-130200"
tm "WireNameMgr"
)
)
on &582
)
*1370 (Wire
uid 335158,0
shape (OrthoPolyLine
uid 335159,0
va (VaSet
vasetType 3
)
xt "275750,54000,286000,54000"
pts [
"275750,54000"
"286000,54000"
]
)
start &1022
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 335162,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 335163,0
va (VaSet
)
xt "277000,53000,283700,54000"
st "tdc_calib_edge0"
blo "277000,53800"
tm "WireNameMgr"
)
)
on &778
)
*1371 (Wire
uid 335170,0
shape (OrthoPolyLine
uid 335171,0
va (VaSet
vasetType 3
)
xt "179000,-101000,186000,-101000"
pts [
"179000,-101000"
"186000,-101000"
]
)
start &753
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 335174,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 335175,0
va (VaSet
)
xt "179000,-102000,181500,-101000"
st "clk160"
blo "179000,-101200"
tm "WireNameMgr"
)
)
on &869
)
*1372 (Wire
uid 335241,0
shape (OrthoPolyLine
uid 335242,0
va (VaSet
vasetType 3
)
xt "337000,-102000,343250,-102000"
pts [
"337000,-102000"
"343250,-102000"
]
)
end &756
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 335245,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 335246,0
va (VaSet
)
xt "338000,-103000,341400,-102000"
st "clk160ps"
blo "338000,-102200"
tm "WireNameMgr"
)
)
on &853
)
*1373 (Wire
uid 335247,0
shape (OrthoPolyLine
uid 335248,0
va (VaSet
vasetType 3
)
xt "337000,-98000,343250,-98000"
pts [
"337000,-98000"
"343250,-98000"
]
)
end &762
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 335251,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 335252,0
va (VaSet
)
xt "338000,-99000,339100,-98000"
st "LO"
blo "338000,-98200"
tm "WireNameMgr"
)
)
on &22
)
*1374 (Wire
uid 335253,0
shape (OrthoPolyLine
uid 335254,0
va (VaSet
vasetType 3
)
xt "337000,-97000,343250,-97000"
pts [
"337000,-97000"
"343250,-97000"
]
)
end &761
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 335257,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 335258,0
va (VaSet
)
xt "338000,-98000,339100,-97000"
st "LO"
blo "338000,-97200"
tm "WireNameMgr"
)
)
on &22
)
*1375 (Wire
uid 335259,0
shape (OrthoPolyLine
uid 335260,0
va (VaSet
vasetType 3
)
xt "337000,-99000,343250,-99000"
pts [
"337000,-99000"
"343250,-99000"
]
)
end &759
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 335263,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 335264,0
va (VaSet
)
xt "338000,-100000,339100,-99000"
st "LO"
blo "338000,-99200"
tm "WireNameMgr"
)
)
on &22
)
*1376 (Wire
uid 335265,0
shape (OrthoPolyLine
uid 335266,0
va (VaSet
vasetType 3
)
xt "337000,-100000,343250,-100000"
pts [
"337000,-100000"
"343250,-100000"
]
)
end &758
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 335269,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 335270,0
va (VaSet
)
xt "338000,-101000,338800,-100000"
st "HI"
blo "338000,-100200"
tm "WireNameMgr"
)
)
on &23
)
*1377 (Wire
uid 335271,0
shape (OrthoPolyLine
uid 335272,0
va (VaSet
vasetType 3
)
xt "337000,-101000,343250,-101000"
pts [
"337000,-101000"
"343250,-101000"
]
)
end &760
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 335275,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 335276,0
va (VaSet
)
xt "338000,-102000,340900,-101000"
st "dbg_oe"
blo "338000,-101200"
tm "WireNameMgr"
)
)
on &214
)
*1378 (Wire
uid 335277,0
shape (OrthoPolyLine
uid 335278,0
va (VaSet
vasetType 3
)
xt "352750,-101000,362000,-101000"
pts [
"352750,-101000"
"362000,-101000"
]
)
start &757
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 335281,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 335282,0
va (VaSet
)
xt "353000,-102000,358900,-101000"
st "dbg_clk160ps"
blo "353000,-101200"
tm "WireNameMgr"
)
)
on &857
)
*1379 (Wire
uid 335287,0
shape (OrthoPolyLine
uid 335288,0
va (VaSet
vasetType 3
)
xt "382000,-86000,394000,-86000"
pts [
"382000,-86000"
"394000,-86000"
]
)
end &24
sat 16
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 335293,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 335294,0
va (VaSet
)
xt "383000,-87000,391300,-86000"
st "dbg_clk156_delayed"
blo "383000,-86200"
tm "WireNameMgr"
)
)
on &766
)
*1380 (Wire
uid 335327,0
shape (OrthoPolyLine
uid 335328,0
va (VaSet
vasetType 3
)
xt "382000,-54000,394000,-54000"
pts [
"394000,-54000"
"382000,-54000"
]
)
start &24
end &770
es 0
sat 1
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 335333,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 335334,0
va (VaSet
)
xt "383000,-55000,391700,-54000"
st "dbg_tdc_calib_edge0"
blo "383000,-54200"
tm "WireNameMgr"
)
)
on &779
)
*1381 (Wire
uid 335337,0
shape (OrthoPolyLine
uid 335338,0
va (VaSet
vasetType 3
)
xt "370000,-54000,377000,-54000"
pts [
"370000,-54000"
"377000,-54000"
]
)
end &768
ss 0
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 335343,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 335344,0
va (VaSet
)
xt "364000,-55000,370700,-54000"
st "tdc_calib_edge0"
blo "364000,-54200"
tm "WireNameMgr"
)
)
on &778
)
*1382 (Wire
uid 336359,0
shape (OrthoPolyLine
uid 336360,0
va (VaSet
vasetType 3
)
xt "247000,50000,254250,50000"
pts [
"254250,50000"
"247000,50000"
]
)
start &1014
end &822
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 336363,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 336364,0
va (VaSet
)
xt "248000,49000,251100,50000"
st "tlu_busy"
blo "248000,49800"
tm "WireNameMgr"
)
)
on &782
)
*1383 (Wire
uid 336367,0
shape (OrthoPolyLine
uid 336368,0
va (VaSet
vasetType 3
)
xt "247000,49000,254250,49000"
pts [
"254250,49000"
"247000,49000"
]
)
start &1015
end &821
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 336371,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 336372,0
va (VaSet
)
xt "248000,48000,250700,49000"
st "tlu_tclk"
blo "248000,48800"
tm "WireNameMgr"
)
)
on &781
)
*1384 (Wire
uid 336375,0
shape (OrthoPolyLine
uid 336376,0
va (VaSet
vasetType 3
)
xt "247000,48000,254250,48000"
pts [
"247000,48000"
"254250,48000"
]
)
start &820
end &1013
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 336379,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 336380,0
va (VaSet
)
xt "248000,47000,250700,48000"
st "tlu_trig"
blo "248000,47800"
tm "WireNameMgr"
)
)
on &780
)
*1385 (Wire
uid 336395,0
shape (OrthoPolyLine
uid 336396,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "244000,41000,254250,41000"
pts [
"244000,41000"
"254250,41000"
]
)
end &1019
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 336399,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 336400,0
va (VaSet
)
xt "245000,40000,249700,41000"
st "tick : (34:0)"
blo "245000,40800"
tm "WireNameMgr"
)
)
on &223
)
*1386 (Wire
uid 336403,0
shape (OrthoPolyLine
uid 336404,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "244000,42000,254250,42000"
pts [
"244000,42000"
"254250,42000"
]
)
end &1020
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 336407,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 336408,0
va (VaSet
)
xt "245000,41000,249700,42000"
st "tog : (34:0)"
blo "245000,41800"
tm "WireNameMgr"
)
)
on &783
)
*1387 (Wire
uid 337190,0
shape (OrthoPolyLine
uid 337191,0
va (VaSet
vasetType 3
)
xt "275750,53000,286000,53000"
pts [
"286000,53000"
"275750,53000"
]
)
end &1017
sat 16
eat 32
sl "(238)"
st 0
sf 1
tg (WTG
uid 337194,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 337195,0
va (VaSet
)
xt "277000,52000,284800,53000"
st "s_lld(238) : (255:0)"
blo "277000,52800"
tm "WireNameMgr"
)
)
on &236
)
*1388 (Wire
uid 337198,0
shape (OrthoPolyLine
uid 337199,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "275750,52000,286000,52000"
pts [
"275750,52000"
"286000,52000"
]
)
start &1018
sat 32
eat 16
sty 1
sl "(238)"
st 0
sf 1
tg (WTG
uid 337202,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 337203,0
va (VaSet
)
xt "277000,51000,284700,52000"
st "s_lls(238) : (255:0)"
blo "277000,51800"
tm "WireNameMgr"
)
)
on &237
)
*1389 (Wire
uid 337206,0
shape (OrthoPolyLine
uid 337207,0
va (VaSet
vasetType 3
)
xt "369000,-45000,377000,-45000"
pts [
"369000,-45000"
"377000,-45000"
]
)
end &807
ss 0
es 0
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 337212,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 337213,0
va (VaSet
)
xt "378000,-46000,381100,-45000"
st "tlu_busy"
blo "378000,-45200"
tm "WireNameMgr"
)
)
on &782
)
*1390 (Wire
uid 337214,0
shape (OrthoPolyLine
uid 337215,0
va (VaSet
vasetType 3
)
xt "369000,-46000,377000,-46000"
pts [
"369000,-46000"
"377000,-46000"
]
)
end &796
ss 0
es 0
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 337220,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 337221,0
va (VaSet
)
xt "378000,-47000,380700,-46000"
st "tlu_tclk"
blo "378000,-46200"
tm "WireNameMgr"
)
)
on &781
)
*1391 (Wire
uid 337222,0
shape (OrthoPolyLine
uid 337223,0
va (VaSet
vasetType 3
)
xt "369000,-47000,377000,-47000"
pts [
"369000,-47000"
"377000,-47000"
]
)
end &785
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 337228,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 337229,0
va (VaSet
)
xt "370000,-48000,372700,-47000"
st "tlu_trig"
blo "370000,-47200"
tm "WireNameMgr"
)
)
on &780
)
*1392 (Wire
uid 337314,0
shape (OrthoPolyLine
uid 337315,0
va (VaSet
vasetType 3
)
xt "382000,-47000,394000,-47000"
pts [
"382000,-47000"
"394000,-47000"
]
)
start &787
end &24
sat 32
eat 1
st 0
sf 1
tg (WTG
uid 337320,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 337321,0
va (VaSet
)
xt "383000,-48000,388200,-47000"
st "dbg_tlu_trig"
blo "383000,-47200"
tm "WireNameMgr"
)
)
on &817
)
*1393 (Wire
uid 337322,0
shape (OrthoPolyLine
uid 337323,0
va (VaSet
vasetType 3
)
xt "382000,-45000,394000,-45000"
pts [
"394000,-45000"
"382000,-45000"
]
)
start &24
end &809
sat 1
eat 32
st 0
sf 1
tg (WTG
uid 337328,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 337329,0
va (VaSet
)
xt "383000,-46000,388600,-45000"
st "dbg_tlu_busy"
blo "383000,-45200"
tm "WireNameMgr"
)
)
on &819
)
*1394 (Wire
uid 337330,0
shape (OrthoPolyLine
uid 337331,0
va (VaSet
vasetType 3
)
xt "382000,-46000,394000,-46000"
pts [
"394000,-46000"
"382000,-46000"
]
)
start &24
end &798
sat 1
eat 32
st 0
sf 1
tg (WTG
uid 337336,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 337337,0
va (VaSet
)
xt "383000,-47000,388200,-46000"
st "dbg_tlu_tclk"
blo "383000,-46200"
tm "WireNameMgr"
)
)
on &818
)
*1395 (Wire
uid 338898,0
shape (OrthoPolyLine
uid 338899,0
va (VaSet
vasetType 3
)
xt "249000,39000,254250,39000"
pts [
"249000,39000"
"254250,39000"
]
)
end &1021
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 338902,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 338903,0
va (VaSet
)
xt "250000,38000,252000,39000"
st "clk40"
blo "250000,38800"
tm "WireNameMgr"
)
)
on &150
)
*1396 (Wire
uid 339663,0
shape (OrthoPolyLine
uid 339664,0
va (VaSet
vasetType 3
)
xt "362000,74000,376250,74000"
pts [
"362000,74000"
"376250,74000"
]
)
end &835
ss 0
es 0
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 339669,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 339670,0
va (VaSet
)
xt "377000,73000,380100,74000"
st "tlu_busy"
blo "377000,73800"
tm "WireNameMgr"
)
)
on &782
)
*1397 (Wire
uid 339671,0
shape (OrthoPolyLine
uid 339672,0
va (VaSet
vasetType 3
)
xt "362000,82000,376250,82000"
pts [
"362000,82000"
"376250,82000"
]
)
end &846
ss 0
es 0
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 339677,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 339678,0
va (VaSet
)
xt "377000,81000,379700,82000"
st "tlu_tclk"
blo "377000,81800"
tm "WireNameMgr"
)
)
on &781
)
*1398 (Wire
uid 339679,0
shape (OrthoPolyLine
uid 339680,0
va (VaSet
vasetType 3
)
xt "362000,66000,376250,66000"
pts [
"362000,66000"
"376250,66000"
]
)
end &826
es 0
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 339685,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 339686,0
va (VaSet
)
xt "363000,65000,365700,66000"
st "tlu_trig"
blo "363000,65800"
tm "WireNameMgr"
)
)
on &780
)
*1399 (Wire
uid 339722,0
shape (OrthoPolyLine
uid 339723,0
va (VaSet
vasetType 3
)
xt "368000,67000,376250,67000"
pts [
"368000,67000"
"376250,67000"
]
)
end &827
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 339726,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 339727,0
va (VaSet
)
xt "369000,66000,370000,67000"
st "clk"
blo "369000,66800"
tm "WireNameMgr"
)
)
on &120
)
*1400 (Wire
uid 339728,0
shape (OrthoPolyLine
uid 339729,0
va (VaSet
vasetType 3
)
xt "368000,68000,376250,68000"
pts [
"368000,68000"
"376250,68000"
]
)
end &825
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 339732,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 339733,0
va (VaSet
)
xt "369000,67000,372100,68000"
st "rst_disp"
blo "369000,67800"
tm "WireNameMgr"
)
)
on &206
)
*1401 (Wire
uid 339734,0
shape (OrthoPolyLine
uid 339735,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "362000,70000,376250,70000"
pts [
"362000,70000"
"376250,70000"
]
)
end &828
sat 16
eat 32
sty 1
sl "(T_10Hz)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 339738,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 339739,0
va (VaSet
)
xt "363000,69000,368300,70000"
st "tick(T_10Hz)"
blo "363000,69800"
tm "WireNameMgr"
)
)
on &223
)
*1402 (Wire
uid 339740,0
shape (OrthoPolyLine
uid 339741,0
va (VaSet
vasetType 3
)
xt "386750,61000,400000,66000"
pts [
"386750,66000"
"395000,66000"
"395000,61000"
"400000,61000"
]
)
start &824
end &554
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 339744,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 339745,0
va (VaSet
)
xt "388000,65000,392800,66000"
st "led_tlu_trig"
blo "388000,65800"
tm "WireNameMgr"
)
)
on &841
)
*1403 (Wire
uid 339781,0
shape (OrthoPolyLine
uid 339782,0
va (VaSet
vasetType 3
)
xt "368000,75000,376250,75000"
pts [
"368000,75000"
"376250,75000"
]
)
end &836
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 339785,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 339786,0
va (VaSet
)
xt "369000,74000,370000,75000"
st "clk"
blo "369000,74800"
tm "WireNameMgr"
)
)
on &120
)
*1404 (Wire
uid 339787,0
shape (OrthoPolyLine
uid 339788,0
va (VaSet
vasetType 3
)
xt "386750,63000,400000,74000"
pts [
"386750,74000"
"396000,74000"
"396000,63000"
"400000,63000"
]
)
start &833
end &554
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 339791,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 339792,0
va (VaSet
)
xt "388000,73000,393200,74000"
st "led_tlu_busy"
blo "388000,73800"
tm "WireNameMgr"
)
)
on &842
)
*1405 (Wire
uid 339793,0
shape (OrthoPolyLine
uid 339794,0
va (VaSet
vasetType 3
)
xt "368000,76000,376250,76000"
pts [
"368000,76000"
"376250,76000"
]
)
end &834
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 339797,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 339798,0
va (VaSet
)
xt "369000,75000,372100,76000"
st "rst_disp"
blo "369000,75800"
tm "WireNameMgr"
)
)
on &206
)
*1406 (Wire
uid 339799,0
shape (OrthoPolyLine
uid 339800,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "362000,78000,376250,78000"
pts [
"362000,78000"
"376250,78000"
]
)
end &837
sat 16
eat 32
sty 1
sl "(T_10Hz)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 339803,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 339804,0
va (VaSet
)
xt "363000,77000,368300,78000"
st "tick(T_10Hz)"
blo "363000,77800"
tm "WireNameMgr"
)
)
on &223
)
*1407 (Wire
uid 339838,0
shape (OrthoPolyLine
uid 339839,0
va (VaSet
vasetType 3
)
xt "368000,83000,376250,83000"
pts [
"368000,83000"
"376250,83000"
]
)
end &847
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 339842,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 339843,0
va (VaSet
)
xt "369000,82000,370000,83000"
st "clk"
blo "369000,82800"
tm "WireNameMgr"
)
)
on &120
)
*1408 (Wire
uid 339844,0
shape (OrthoPolyLine
uid 339845,0
va (VaSet
vasetType 3
)
xt "368000,84000,376250,84000"
pts [
"368000,84000"
"376250,84000"
]
)
end &845
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 339848,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 339849,0
va (VaSet
)
xt "369000,83000,372100,84000"
st "rst_disp"
blo "369000,83800"
tm "WireNameMgr"
)
)
on &206
)
*1409 (Wire
uid 339856,0
shape (OrthoPolyLine
uid 339857,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "362000,86000,376250,86000"
pts [
"362000,86000"
"376250,86000"
]
)
end &848
sat 16
eat 32
sty 1
sl "(T_10Hz)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 339860,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 339861,0
va (VaSet
)
xt "363000,85000,368300,86000"
st "tick(T_10Hz)"
blo "363000,85800"
tm "WireNameMgr"
)
)
on &223
)
*1410 (Wire
uid 339862,0
shape (OrthoPolyLine
uid 339863,0
va (VaSet
vasetType 3
)
xt "386750,66000,400000,82000"
pts [
"386750,82000"
"397000,82000"
"397000,66000"
"400000,66000"
]
)
start &844
end &554
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 339866,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 339867,0
va (VaSet
)
xt "388000,81000,392800,82000"
st "led_tlu_tclk"
blo "388000,81800"
tm "WireNameMgr"
)
)
on &852
)
*1411 (Wire
uid 339898,0
shape (OrthoPolyLine
uid 339899,0
va (VaSet
vasetType 3
)
xt "249000,38000,254250,38000"
pts [
"249000,38000"
"254250,38000"
]
)
end &1023
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 339902,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 339903,0
va (VaSet
)
xt "250000,37000,253400,38000"
st "clk160ps"
blo "250000,37800"
tm "WireNameMgr"
)
)
on &853
)
*1412 (Wire
uid 343109,0
shape (OrthoPolyLine
uid 343110,0
va (VaSet
vasetType 3
)
xt "337000,-112000,343250,-112000"
pts [
"337000,-112000"
"343250,-112000"
]
)
end &859
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 343113,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 343114,0
va (VaSet
)
xt "338000,-113000,340500,-112000"
st "clk160"
blo "338000,-112200"
tm "WireNameMgr"
)
)
on &869
)
*1413 (Wire
uid 343115,0
shape (OrthoPolyLine
uid 343116,0
va (VaSet
vasetType 3
)
xt "337000,-108000,343250,-108000"
pts [
"337000,-108000"
"343250,-108000"
]
)
end &865
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 343119,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 343120,0
va (VaSet
)
xt "338000,-109000,339100,-108000"
st "LO"
blo "338000,-108200"
tm "WireNameMgr"
)
)
on &22
)
*1414 (Wire
uid 343121,0
shape (OrthoPolyLine
uid 343122,0
va (VaSet
vasetType 3
)
xt "337000,-107000,343250,-107000"
pts [
"337000,-107000"
"343250,-107000"
]
)
end &864
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 343125,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 343126,0
va (VaSet
)
xt "338000,-108000,339100,-107000"
st "LO"
blo "338000,-107200"
tm "WireNameMgr"
)
)
on &22
)
*1415 (Wire
uid 343127,0
shape (OrthoPolyLine
uid 343128,0
va (VaSet
vasetType 3
)
xt "337000,-109000,343250,-109000"
pts [
"337000,-109000"
"343250,-109000"
]
)
end &862
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 343131,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 343132,0
va (VaSet
)
xt "338000,-110000,339100,-109000"
st "LO"
blo "338000,-109200"
tm "WireNameMgr"
)
)
on &22
)
*1416 (Wire
uid 343133,0
shape (OrthoPolyLine
uid 343134,0
va (VaSet
vasetType 3
)
xt "337000,-110000,343250,-110000"
pts [
"337000,-110000"
"343250,-110000"
]
)
end &861
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 343137,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 343138,0
va (VaSet
)
xt "338000,-111000,338800,-110000"
st "HI"
blo "338000,-110200"
tm "WireNameMgr"
)
)
on &23
)
*1417 (Wire
uid 343139,0
shape (OrthoPolyLine
uid 343140,0
va (VaSet
vasetType 3
)
xt "337000,-111000,343250,-111000"
pts [
"337000,-111000"
"343250,-111000"
]
)
end &863
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 343143,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 343144,0
va (VaSet
)
xt "338000,-112000,340900,-111000"
st "dbg_oe"
blo "338000,-111200"
tm "WireNameMgr"
)
)
on &214
)
*1418 (Wire
uid 343145,0
shape (OrthoPolyLine
uid 343146,0
va (VaSet
vasetType 3
)
xt "352750,-111000,362000,-111000"
pts [
"352750,-111000"
"362000,-111000"
]
)
start &860
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 343149,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 343150,0
va (VaSet
)
xt "353000,-112000,358000,-111000"
st "dbg_clk160"
blo "353000,-111200"
tm "WireNameMgr"
)
)
on &870
)
*1419 (Wire
uid 343199,0
shape (OrthoPolyLine
uid 343200,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "138000,-16000,156000,-16000"
pts [
"138000,-16000"
"156000,-16000"
]
)
start &871
end &124
sat 32
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 343205,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 343206,0
va (VaSet
)
xt "143000,-17000,152100,-16000"
st "stat_clks_main_i : (3:0)"
blo "143000,-16200"
tm "WireNameMgr"
)
)
on &872
)
*1420 (Wire
uid 343207,0
shape (OrthoPolyLine
uid 343208,0
va (VaSet
vasetType 3
)
xt "189750,-109000,200000,-109000"
pts [
"189750,-109000"
"200000,-109000"
]
)
start &971
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 343213,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 343214,0
va (VaSet
)
xt "193000,-110000,196400,-109000"
st "clk160ps"
blo "193000,-109200"
tm "WireNameMgr"
)
)
on &853
)
*1421 (Wire
uid 343278,0
shape (OrthoPolyLine
uid 343279,0
va (VaSet
vasetType 3
)
xt "213000,-92000,216250,-92000"
pts [
"213000,-92000"
"216250,-92000"
]
)
end &876
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 343282,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 343283,0
va (VaSet
)
xt "214000,-93000,215000,-92000"
st "clk"
blo "214000,-92200"
tm "WireNameMgr"
)
)
on &120
)
*1422 (Wire
uid 343284,0
shape (OrthoPolyLine
uid 343285,0
va (VaSet
vasetType 3
)
xt "213000,-91000,216250,-91000"
pts [
"213000,-91000"
"216250,-91000"
]
)
end &877
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 343288,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 343289,0
va (VaSet
)
xt "214000,-92000,215000,-91000"
st "rst"
blo "214000,-91200"
tm "WireNameMgr"
)
)
on &122
)
*1423 (Wire
uid 343290,0
shape (OrthoPolyLine
uid 343291,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "232750,-91000,245000,-91000"
pts [
"232750,-91000"
"245000,-91000"
]
)
start &875
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 343292,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 343293,0
va (VaSet
)
xt "234000,-92000,238700,-91000"
st "tog : (34:0)"
blo "234000,-91200"
tm "WireNameMgr"
)
)
on &783
)
*1424 (Wire
uid 343294,0
shape (OrthoPolyLine
uid 343295,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "232750,-92000,245000,-92000"
pts [
"232750,-92000"
"245000,-92000"
]
)
start &874
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 343296,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 343297,0
va (VaSet
)
xt "234000,-93000,238700,-92000"
st "tick : (34:0)"
blo "234000,-92200"
tm "WireNameMgr"
)
)
on &223
)
*1425 (Wire
uid 343447,0
optionalChildren [
*1426 (BdJunction
uid 343453,0
ps "OnConnectorStrategy"
shape (Circle
uid 343454,0
va (VaSet
vasetType 1
)
xt "214600,-109390,215400,-108590"
radius 400
)
)
]
shape (OrthoPolyLine
uid 343448,0
va (VaSet
vasetType 3
)
xt "207000,-109000,217000,-102000"
pts [
"207000,-109000"
"215000,-109000"
"215000,-102000"
"217000,-102000"
]
)
end &885
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 343451,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 343452,0
ro 270
va (VaSet
isHidden 1
)
xt "206000,-114000,207000,-110000"
st "twin_swap"
blo "206800,-110000"
tm "WireNameMgr"
)
)
on &941
)
*1427 (Wire
uid 343455,0
shape (OrthoPolyLine
uid 343456,0
va (VaSet
vasetType 3
)
xt "215000,-108990,217000,-108000"
pts [
"217000,-108000"
"217000,-108990"
"215000,-108990"
]
)
start &906
end &1426
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 343457,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 343458,0
va (VaSet
)
xt "208000,-110000,212000,-109000"
st "twin_swap"
blo "208000,-109200"
tm "WireNameMgr"
)
)
on &941
)
*1428 (Wire
uid 343459,0
shape (OrthoPolyLine
uid 343460,0
va (VaSet
vasetType 3
)
xt "219000,-105000,230000,-103000"
pts [
"219000,-105000"
"221000,-105000"
"221000,-103000"
"230000,-103000"
]
)
start &903
end &934
ss 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 343461,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 343462,0
va (VaSet
)
xt "223000,-104000,227600,-103000"
st "twin_clk40"
blo "223000,-103200"
tm "WireNameMgr"
)
)
on &942
)
*1429 (Wire
uid 343463,0
shape (OrthoPolyLine
uid 343464,0
va (VaSet
vasetType 3
)
xt "219000,-101000,230000,-99000"
pts [
"219000,-99000"
"221000,-99000"
"221000,-101000"
"230000,-101000"
]
)
start &882
end &936
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 343465,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 343466,0
va (VaSet
)
xt "223000,-102000,227600,-101000"
st "twin_clk80"
blo "223000,-101200"
tm "WireNameMgr"
)
)
on &943
)
*1430 (Wire
uid 343467,0
shape (OrthoPolyLine
uid 343468,0
va (VaSet
vasetType 3
)
xt "203000,-100000,215000,-98000"
pts [
"203000,-98000"
"215000,-100000"
]
)
end &897
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 343471,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 343472,0
va (VaSet
)
xt "204000,-99000,210300,-98000"
st "clkn80_delayed"
blo "204000,-98200"
tm "WireNameMgr"
)
)
on &944
)
*1431 (Wire
uid 343473,0
shape (OrthoPolyLine
uid 343474,0
va (VaSet
vasetType 3
)
xt "207000,-104000,215000,-104000"
pts [
"207000,-104000"
"215000,-104000"
]
)
end &916
es 0
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 343477,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 343478,0
va (VaSet
)
xt "208000,-105000,213800,-104000"
st "clk40_delayed"
blo "208000,-104200"
tm "WireNameMgr"
)
)
on &945
)
*1432 (Wire
uid 343479,0
shape (OrthoPolyLine
uid 343480,0
va (VaSet
vasetType 3
)
xt "207000,-106000,215000,-106000"
pts [
"207000,-106000"
"215000,-106000"
]
)
end &918
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 343483,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 343484,0
va (VaSet
)
xt "208000,-107000,214300,-106000"
st "clkn40_delayed"
blo "208000,-106200"
tm "WireNameMgr"
)
)
on &946
)
*1433 (Wire
uid 343485,0
shape (OrthoPolyLine
uid 343486,0
va (VaSet
vasetType 3
)
xt "203000,-100000,215000,-98000"
pts [
"203000,-100000"
"215000,-98000"
]
)
end &895
es 0
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 343489,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 343490,0
va (VaSet
)
xt "204000,-101000,209800,-100000"
st "clk80_delayed"
blo "204000,-100200"
tm "WireNameMgr"
)
)
on &947
)
*1434 (Wire
uid 343491,0
shape (OrthoPolyLine
uid 343492,0
va (VaSet
vasetType 3
)
xt "236000,-102000,243000,-102000"
pts [
"236000,-102000"
"243000,-102000"
]
)
start &924
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 343493,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 343494,0
va (VaSet
)
xt "236000,-103000,240000,-102000"
st "twin_open"
blo "236000,-102200"
tm "WireNameMgr"
)
)
on &332
)
*1435 (Wire
uid 343576,0
shape (OrthoPolyLine
uid 343577,0
va (VaSet
vasetType 3
)
xt "447000,-135000,451250,-135000"
pts [
"447000,-135000"
"451250,-135000"
]
)
end &950
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 343580,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 343581,0
va (VaSet
)
xt "448000,-136000,449100,-135000"
st "LO"
blo "448000,-135200"
tm "WireNameMgr"
)
)
on &22
)
*1436 (Wire
uid 343582,0
shape (OrthoPolyLine
uid 343583,0
va (VaSet
vasetType 3
)
xt "465750,-136000,477000,-136000"
pts [
"465750,-136000"
"477000,-136000"
]
)
start &954
end &961
es 0
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 343584,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 343585,0
va (VaSet
)
xt "470000,-137000,476100,-136000"
st "post_rst_5s_n"
blo "470000,-136200"
tm "WireNameMgr"
)
)
on &970
)
*1437 (Wire
uid 343586,0
shape (OrthoPolyLine
uid 343587,0
va (VaSet
vasetType 3
)
xt "482000,-136000,491000,-136000"
pts [
"482000,-136000"
"491000,-136000"
]
)
start &963
ss 0
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 343590,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 343591,0
va (VaSet
)
xt "483000,-137000,488100,-136000"
st "post_rst_5s"
blo "483000,-136200"
tm "WireNameMgr"
)
)
on &195
)
*1438 (Wire
uid 343592,0
shape (OrthoPolyLine
uid 343593,0
va (VaSet
vasetType 3
)
xt "447000,-134000,451250,-134000"
pts [
"447000,-134000"
"451250,-134000"
]
)
end &956
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 343596,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 343597,0
va (VaSet
)
xt "448000,-135000,449100,-134000"
st "LO"
blo "448000,-134200"
tm "WireNameMgr"
)
)
on &22
)
*1439 (Wire
uid 343598,0
shape (OrthoPolyLine
uid 343599,0
va (VaSet
vasetType 3
)
xt "447000,-143000,451250,-143000"
pts [
"447000,-143000"
"451250,-143000"
]
)
end &953
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 343602,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 343603,0
va (VaSet
)
xt "448000,-144000,449000,-143000"
st "clk"
blo "448000,-143200"
tm "WireNameMgr"
)
)
on &120
)
*1440 (Wire
uid 343604,0
shape (OrthoPolyLine
uid 343605,0
va (VaSet
vasetType 3
)
xt "447000,-140000,451250,-140000"
pts [
"447000,-140000"
"451250,-140000"
]
)
end &955
es 0
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 343608,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 343609,0
va (VaSet
)
xt "448000,-141000,448800,-140000"
st "HI"
blo "448000,-140200"
tm "WireNameMgr"
)
)
on &23
)
*1441 (Wire
uid 343610,0
shape (OrthoPolyLine
uid 343611,0
va (VaSet
vasetType 3
)
xt "447000,-142000,451250,-142000"
pts [
"447000,-142000"
"451250,-142000"
]
)
end &952
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 343614,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 343615,0
va (VaSet
)
xt "448000,-143000,449000,-142000"
st "rst"
blo "448000,-142200"
tm "WireNameMgr"
)
)
on &122
)
*1442 (Wire
uid 343616,0
shape (OrthoPolyLine
uid 343617,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "437000,-138000,451250,-138000"
pts [
"437000,-138000"
"451250,-138000"
]
)
end &949
sat 16
eat 32
sty 1
sl "(T_0Hz5)"
st 0
sf 1
tg (WTG
uid 343620,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 343621,0
va (VaSet
)
xt "438000,-139000,446200,-138000"
st "tick(T_0Hz5) : (34:0)"
blo "438000,-138200"
tm "WireNameMgr"
)
)
on &223
)
*1443 (Wire
uid 346069,0
shape (OrthoPolyLine
uid 346070,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "324000,-65000,330000,-65000"
pts [
"324000,-65000"
"330000,-65000"
]
)
start &976
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 346073,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 346074,0
va (VaSet
)
xt "324000,-66000,328100,-65000"
st "sw_hex_ni"
blo "324000,-65200"
tm "WireNameMgr"
)
)
on &69
)
*1444 (Wire
uid 346081,0
shape (OrthoPolyLine
uid 346082,0
va (VaSet
vasetType 3
)
xt "324000,-70000,331250,-70000"
pts [
"324000,-70000"
"331250,-70000"
]
)
start &977
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 346085,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 346086,0
va (VaSet
)
xt "324000,-71000,329100,-70000"
st "clk_p2_pll_i"
blo "324000,-70200"
tm "WireNameMgr"
)
)
on &583
)
*1445 (Wire
uid 346093,0
shape (OrthoPolyLine
uid 346094,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "323000,-91000,330000,-91000"
pts [
"330000,-91000"
"323000,-91000"
]
)
end &978
ss 0
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 346097,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 346098,0
va (VaSet
)
xt "324000,-92000,331200,-91000"
st "link_idly_i : (67:0)"
blo "324000,-91200"
tm "WireNameMgr"
)
)
on &536
)
*1446 (Wire
uid 346105,0
shape (OrthoPolyLine
uid 346106,0
va (VaSet
vasetType 3
)
xt "324000,-130000,330000,-130000"
pts [
"330000,-130000"
"324000,-130000"
]
)
end &979
ss 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 346109,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 346110,0
va (VaSet
)
xt "324000,-131000,328700,-130000"
st "lemo_clk_o"
blo "324000,-130200"
tm "WireNameMgr"
)
)
on &581
)
*1447 (Wire
uid 352100,0
shape (OrthoPolyLine
uid 352101,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "145000,-8000,156000,-8000"
pts [
"145000,-8000"
"156000,-8000"
]
)
end &124
sat 16
eat 4
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 352106,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 352107,0
va (VaSet
)
xt "146000,-9000,152900,-8000"
st "MODULECOUNT"
blo "146000,-8200"
tm "WireNameMgr"
)
)
on &1053
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *1448 (PackageList
uid 2412,0
stg "VerticalLayoutStrategy"
textVec [
*1449 (Text
uid 2413,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "1000,84375,7500,85275"
st "Package List"
blo "1000,85075"
)
*1450 (MLText
uid 2414,0
va (VaSet
isHidden 1
)
xt "1000,85275,13100,98275"
st "library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;
use ieee.numeric_std.all;
library UNISIM;
use UNISIM.Vcomponents.all;

library hsio;
use hsio.pkg_core_globals.all;

library utils;
use utils.pkg_types.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 2415,0
stg "VerticalLayoutStrategy"
textVec [
*1451 (Text
uid 2416,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "21000,84375,29200,85375"
st "Compiler Directives"
blo "21000,85175"
)
*1452 (Text
uid 2417,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "21000,85375,30500,86375"
st "Pre-module directives:"
blo "21000,86175"
)
*1453 (MLText
uid 2418,0
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "21000,86375,31000,87975"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*1454 (Text
uid 2419,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "21000,88375,31000,89375"
st "Post-module directives:"
blo "21000,89175"
)
*1455 (MLText
uid 2420,0
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "21000,84375,21000,84375"
tm "BdCompilerDirectivesTextMgr"
)
*1456 (Text
uid 2421,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "21000,89375,30600,90375"
st "End-module directives:"
blo "21000,90175"
)
*1457 (MLText
uid 2422,0
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "21000,90375,21000,90375"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "1596,1,3204,1201"
viewArea "124768,-55199,185032,-10381"
cachedDiagramExtent "-4000,-210000,1086250,113300"
pageSetupInfo (PageSetupInfo
toPrinter 1
paperWidth 595
paperHeight 842
unixPaperWidth 595
unixPaperHeight 842
paperType "A4  (210mm x 297mm)"
unixPaperName "A4  (210mm x 297mm)"
usingPageBreaks 0
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
exportStdIncludeRefs 1
exportStdPackageRefs 1
)
hasePageBreakOrigin 1
pageBreakOrigin "-143000,-114000"
lastUid 352111,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
font "charter,10,0"
)
xt "200,200,2100,1400"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "courier,8,0"
)
xt "450,2150,1450,3050"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "clean,10,0"
)
xt "1000,1000,4000,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*1458 (Text
va (VaSet
font "charter,10,0"
)
xt "1600,3200,6400,4400"
st "<library>"
blo "1600,4200"
tm "BdLibraryNameMgr"
)
*1459 (Text
va (VaSet
font "charter,10,0"
)
xt "1600,4400,5900,5600"
st "<block>"
blo "1600,5400"
tm "BlkNameMgr"
)
*1460 (Text
va (VaSet
font "charter,10,0"
)
xt "1600,5600,3500,6800"
st "U_0"
blo "1600,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "1600,13200,1600,13200"
)
header ""
)
elements [
]
)
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*1461 (Text
va (VaSet
font "helvetica,8,1"
)
xt "600,3500,3400,4500"
st "Library"
blo "600,4300"
)
*1462 (Text
va (VaSet
font "helvetica,8,1"
)
xt "600,4500,7400,5500"
st "MWComponent"
blo "600,5300"
)
*1463 (Text
va (VaSet
font "helvetica,8,1"
)
xt "600,5500,2200,6500"
st "U_0"
blo "600,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6400,1500,-6400,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*1464 (Text
va (VaSet
font "helvetica,8,1"
)
xt "900,3500,3700,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*1465 (Text
va (VaSet
font "helvetica,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*1466 (Text
va (VaSet
font "helvetica,8,1"
)
xt "900,5500,2500,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*1467 (Text
va (VaSet
font "helvetica,8,1"
)
xt "550,3500,3350,4500"
st "Library"
blo "550,4300"
)
*1468 (Text
va (VaSet
font "helvetica,8,1"
)
xt "550,4500,7450,5500"
st "VhdlComponent"
blo "550,5300"
)
*1469 (Text
va (VaSet
font "helvetica,8,1"
)
xt "550,5500,2150,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*1470 (Text
va (VaSet
font "helvetica,8,1"
)
xt "50,3500,2850,4500"
st "Library"
blo "50,4300"
)
*1471 (Text
va (VaSet
font "helvetica,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*1472 (Text
va (VaSet
font "helvetica,8,1"
)
xt "50,5500,1650,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*1473 (Text
va (VaSet
font "charter,8,0"
)
xt "3300,4000,4700,5000"
st "eb1"
blo "3300,4800"
tm "HdlTextNameMgr"
)
*1474 (Text
va (VaSet
font "charter,8,0"
)
xt "3300,5000,3800,6000"
st "1"
blo "3300,5800"
tm "HdlTextNumberMgr"
)
]
)
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
font "clean,8,0"
)
xt "200,200,2200,1000"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "clean,8,0"
)
xt "-250,-400,250,400"
st "G"
blo "-250,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,1600,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,2300,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "charter,8,0"
)
xt "0,0,3100,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
font "charter,8,0"
)
xt "0,1000,600,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
font "charter,10,0"
)
)
second (MLText
va (VaSet
font "charter,10,0"
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "charter,10,0"
)
xt "0,-1300,15400,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1650"
)
num (Text
va (VaSet
font "charter,10,0"
)
xt "250,250,850,1450"
st "1"
blo "250,1250"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*1475 (Text
va (VaSet
font "charter,10,1"
)
xt "10800,20000,22000,21300"
st "Frame Declarations"
blo "10800,21000"
)
*1476 (MLText
va (VaSet
font "charter,10,0"
)
xt "10800,21300,10800,21300"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "charter,10,0"
)
xt "0,-1300,9600,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1650"
)
num (Text
va (VaSet
font "charter,10,0"
)
xt "250,250,850,1450"
st "1"
blo "250,1250"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*1477 (Text
va (VaSet
font "charter,10,1"
)
xt "10800,20000,22000,21300"
st "Frame Declarations"
blo "10800,21000"
)
*1478 (MLText
va (VaSet
font "charter,10,0"
)
xt "10800,21300,10800,21300"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1700,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1700,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
lang 2
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
isHidden 1
font "charter,10,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "467000,-122600,472500,-121600"
st "Declarations"
blo "467000,-121800"
)
portLabel (Text
uid 3,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "467000,-121600,469400,-120600"
st "Ports:"
blo "467000,-120800"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "467000,-121600,470700,-120600"
st "Pre User:"
blo "467000,-120800"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "467000,-122600,487000,-116600"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "467000,-121600,474200,-120600"
st "Diagram Signals:"
blo "467000,-120800"
)
postUserLabel (Text
uid 7,0
va (VaSet
font "helvetica,8,1"
)
xt "467000,-121600,471700,-120600"
st "Post User:"
blo "467000,-120800"
)
postUserText (MLText
uid 8,0
va (VaSet
font "charter,10,0"
)
xt "469000,-120600,495800,-81000"
st "attribute KEEP : string;
attribute KEEP of dispword : signal is \"true\";
attribute KEEP of dbg_oe : signal is \"true\";
--attribute KEEP of sma_io : signal is \"true\";
--attribute KEEP of idc_p2_io : signal is \"true\";
--attribute KEEP of idc_p3_io : signal is \"true\";
--attribute KEEP of idc_p4_io : signal is \"true\";
--attribute KEEP of idc_p5_io : signal is \"true\";

-- Note sure if keeping both helps,
-- but I doubt it hinders
--attribute KEEP of clk40 : signal is \"true\";
--attribute KEEP of dbg_clk40_delayed : signal is \"true\";
--attribute KEEP of dbg_clk40 : signal is \"true\";

--attribute KEEP of clk156 : signal is \"true\";
--attribute KEEP of dbg_clk156 : signal is \"true\";
--attribute KEEP of dbg_clk156_delayed : signal is \"true\";

--attribute KEEP of clk : signal is \"true\";
--attribute KEEP of dbg_clk : signal is \"true\";

attribute KEEP of strm_i : signal is \"true\";
attribute KEEP of dbg_strm : signal is \"true\";

attribute KEEP of reg : signal is \"true\";
attribute KEEP of dbg_reg : signal is \"true\";

attribute KEEP of link_idly_i : signal is \"true\";
attribute KEEP of dbg_link_idly : signal is \"true\";

attribute KEEP of dbg_tdc_calib_edge0 : signal is \"true\";
--attribute KEEP of dbg_tdc_calib_edge1 : signal is \"true\";"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
ordering 1
suid 2465,0
usingSuid 1
emptyRow *1479 (LEmptyRow
)
uid 2425,0
optionalChildren [
*1480 (RefLabelRowHdr
)
*1481 (TitleRowHdr
)
*1482 (FilterRowHdr
)
*1483 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*1484 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*1485 (GroupColHdr
tm "GroupColHdrMgr"
)
*1486 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*1487 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*1488 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*1489 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*1490 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*1491 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*1492 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "disp_clk_o"
t "std_logic"
prec "-- DISPLAY"
eolc "--DISP_CLK"
preAdd 0
posAdd 0
o 6
suid 66,0
)
)
uid 2248,0
)
*1493 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "disp_dat_o"
t "std_logic"
eolc "--DISP_DAT"
preAdd 0
posAdd 0
o 7
suid 67,0
)
)
uid 2250,0
)
*1494 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "disp_rst_no"
t "std_logic"
eolc "--DISP_RST_N"
preAdd 0
posAdd 0
o 8
suid 69,0
)
)
uid 2254,0
)
*1495 (LeafLogPort
port (LogicalPort
lang 2
m 2
decl (Decl
n "idc_p3_io"
t "std_logic_vector"
b "(31 downto 0)"
eolc "--IDC_P3"
preAdd 0
posAdd 0
o 1
suid 112,0
)
)
uid 2340,0
)
*1496 (LeafLogPort
port (LogicalPort
lang 2
m 2
decl (Decl
n "idc_p4_io"
t "std_logic_vector"
b "(31 downto 0)"
eolc "--IDC_P4"
preAdd 0
posAdd 0
o 3
suid 113,0
)
)
uid 2342,0
)
*1497 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "idc_p5_io"
t "std_logic_vector"
b "(31 downto 0)"
eolc "--IDC_P5"
preAdd 0
posAdd 0
o 4
suid 114,0
)
)
uid 2344,0
)
*1498 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "led_status_o"
t "std_logic"
eolc "--LED_FPGA_STATUS"
preAdd 0
posAdd 0
o 5
suid 120,0
)
)
uid 2356,0
)
*1499 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "LO"
t "std_logic"
o 72
suid 279,0
)
)
uid 9063,0
)
*1500 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "HI"
t "std_logic"
o 71
suid 280,0
)
)
uid 9097,0
)
*1501 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dispDigitA"
t "std_logic_vector"
b "(7 downto 0)"
o 74
suid 379,0
)
)
uid 12447,0
)
*1502 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dispDigitB"
t "std_logic_vector"
b "(7 downto 0)"
o 75
suid 380,0
)
)
uid 12449,0
)
*1503 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dispDigitC"
t "std_logic_vector"
b "(7 downto 0)"
o 76
suid 381,0
)
)
uid 12451,0
)
*1504 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dispDigitD"
t "std_logic_vector"
b "(7 downto 0)"
o 77
suid 382,0
)
)
uid 12453,0
)
*1505 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dispDigitE"
t "std_logic_vector"
b "(7 downto 0)"
o 78
suid 383,0
)
)
uid 12455,0
)
*1506 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dispDigitF"
t "std_logic_vector"
b "(7 downto 0)"
o 79
suid 384,0
)
)
uid 12457,0
)
*1507 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dispDigitG"
t "std_logic_vector"
b "(7 downto 0)"
o 80
suid 385,0
)
)
uid 12459,0
)
*1508 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dispDigitH"
t "std_logic_vector"
b "(7 downto 0)"
o 81
suid 386,0
)
)
uid 12461,0
)
*1509 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "disp_load_no"
t "std_logic_vector"
b "(1 downto 0)"
eolc "--DISP_LOAD1_N"
preAdd 0
posAdd 0
o 9
suid 388,0
)
)
uid 12561,0
)
*1510 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dispword"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 89
suid 763,0
)
)
uid 51328,0
)
*1511 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "trig80"
t "std_logic"
o 97
suid 1106,0
)
)
uid 80257,0
)
*1512 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "tx_fifo_rst_o"
t "std_logic"
o 10
suid 1168,0
)
)
uid 84626,0
)
*1513 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "db_wr"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 55
suid 1191,0
)
)
uid 85700,0
)
*1514 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "db_data"
t "std_logic_vector"
b "(15 DOWNTO 0)"
preAdd 0
o 98
suid 1193,0
)
)
uid 86061,0
)
*1515 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "com_ocrawcom"
t "std_logic"
o 99
suid 1200,0
)
)
uid 86276,0
)
*1516 (LeafLogPort
port (LogicalPort
decl (Decl
n "sw_hex_ni"
t "std_logic_vector"
b "(3 downto 0)"
o 13
suid 1211,0
)
)
uid 89329,0
)
*1517 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "led_trig"
t "std_logic"
preAdd 0
posAdd 0
o 100
suid 1221,0
)
)
uid 91419,0
)
*1518 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "l1id"
t "slv24"
o 102
suid 1234,0
)
)
uid 94433,0
)
*1519 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "bcid"
t "std_logic_vector"
b "(11 DOWNTO 0)"
o 112
suid 1260,0
)
)
uid 96414,0
)
*1520 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "HSIO_VER"
t "std_logic_vector"
b "(31 downto 0)"
o 114
suid 1446,0
)
)
uid 132948,0
)
*1521 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "bcid_l1a"
t "std_logic_vector"
b "(11 DOWNTO 0)"
o 111
suid 1478,0
)
)
uid 145834,0
)
*1522 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ocraw_start"
t "std_logic"
o 115
suid 1491,0
)
)
uid 149417,0
)
*1523 (LeafLogPort
port (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 14
suid 1548,0
)
)
uid 164674,0
)
*1524 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "strobe40"
t "std_logic"
o 69
suid 1551,0
)
)
uid 164678,0
)
*1525 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rst"
t "std_logic"
o 61
suid 1552,0
)
)
uid 164690,0
)
*1526 (LeafLogPort
port (LogicalPort
decl (Decl
n "clk40"
t "std_logic"
o 15
suid 1823,0
)
)
uid 204631,0
)
*1527 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "binmapchar"
t "std_logic_vector"
b "(7 downto 0)"
o 116
suid 1826,0
)
)
uid 205698,0
)
*1528 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "led_rx"
t "std_logic"
preAdd 0
posAdd 0
o 117
suid 1835,0
)
)
uid 205914,0
)
*1529 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "led_tx"
t "std_logic"
preAdd 0
posAdd 0
o 118
suid 1838,0
)
)
uid 205916,0
)
*1530 (LeafLogPort
port (LogicalPort
decl (Decl
n "sf_stat_word_i"
t "slv64_array"
b "(1 DOWNTO 0)"
o 18
suid 1861,0
)
)
uid 208302,0
)
*1531 (LeafLogPort
port (LogicalPort
decl (Decl
n "sf_mac_stat_i"
t "slv64_array"
b "(1 DOWNTO 0)"
o 21
suid 1862,0
)
)
uid 208304,0
)
*1532 (LeafLogPort
port (LogicalPort
decl (Decl
n "sf_syncacq_i"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 22
suid 1866,0
)
)
uid 208318,0
)
*1533 (LeafLogPort
port (LogicalPort
decl (Decl
n "rx_ok_i"
t "std_logic"
prec "-- Client Receiver Interface - EMAC0"
preAdd 0
posAdd 0
o 20
suid 1867,0
)
)
uid 208324,0
)
*1534 (LeafLogPort
port (LogicalPort
decl (Decl
n "tx_ok_i"
t "std_logic"
o 19
suid 1868,0
)
)
uid 208326,0
)
*1535 (LeafLogPort
port (LogicalPort
decl (Decl
n "stat_word_cu"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 23
suid 1869,0
)
)
uid 208356,0
)
*1536 (LeafLogPort
port (LogicalPort
decl (Decl
n "stat_word_usb"
t "std_logic_vector"
b "(63 downto 0)"
o 24
suid 1870,0
)
)
uid 208358,0
)
*1537 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "post_rst_5s"
t "std_logic"
o 119
suid 1903,0
)
)
uid 212001,0
)
*1538 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "strm_req_stat"
t "std_logic_vector"
b "(143 DOWNTO 0)"
prec "-- streams interface"
preAdd 0
o 121
suid 1920,0
)
)
uid 217437,0
)
*1539 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "strm_reg"
t "slv16_array"
b "(143 DOWNTO 0)"
o 120
suid 1919,0
)
)
uid 217435,0
)
*1540 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "strm_cmd"
t "slv16_array"
b "(143 DOWNTO 0)"
o 122
suid 1923,0
)
)
uid 218266,0
)
*1541 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "reg"
t "t_reg_bus"
prec "-- registers"
preAdd 0
posAdd 0
o 38
suid 1946,0
)
)
uid 235318,0
)
*1542 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "command"
t "slv16"
o 124
suid 1956,0
)
)
uid 236997,0
)
*1543 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tb_bcount"
t "std_logic_vector"
b "(15 downto 0)"
o 125
suid 1991,0
)
)
uid 239072,0
)
*1544 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tb_tcount"
t "std_logic_vector"
b "(15 downto 0)"
o 126
suid 1992,0
)
)
uid 239074,0
)
*1545 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rst_ro"
t "std_logic"
o 127
suid 2017,0
)
)
uid 248258,0
)
*1546 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rst_trig"
t "std_logic"
o 128
suid 2018,0
)
)
uid 248260,0
)
*1547 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rst_disp"
t "std_logic"
o 70
suid 2025,0
)
)
uid 248399,0
)
*1548 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "simdata0"
t "std_logic"
o 129
suid 2063,0
)
)
uid 254939,0
)
*1549 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "simdata1"
t "std_logic"
o 130
suid 2064,0
)
)
uid 254941,0
)
*1550 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "trig40"
t "std_logic"
o 131
suid 2071,0
)
)
uid 255786,0
)
*1551 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "lemo_trig"
t "std_logic"
o 133
suid 2092,0
)
)
uid 256689,0
)
*1552 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dbg_oe"
t "std_logic"
o 109
suid 2093,0
)
)
uid 260213,0
)
*1553 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dbg_strm"
t "std_logic_vector"
b "(135 DOWNTO 0)"
o 136
suid 2097,0
)
)
uid 260966,0
)
*1554 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "idbg_link_sel"
t "integer"
b "RANGE 0 TO 255"
o 103
suid 2099,0
)
)
uid 261018,0
)
*1555 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "busy_ro"
t "std_logic"
prec "--ht_delta_max_i   : in  slv6;"
preAdd 0
o 137
suid 2104,0
)
)
uid 261743,0
)
*1556 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "pattern_go"
t "std_logic"
o 138
suid 2107,0
)
)
uid 262476,0
)
*1557 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tick"
t "std_logic_vector"
b "(34 downto 0)"
o 139
suid 2141,0
)
)
uid 268818,0
)
*1558 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rst_nettx"
t "std_logic"
o 140
suid 2159,0
)
)
uid 272843,0
)
*1559 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "s_lld"
t "std_logic_vector"
b "(255 DOWNTO 0)"
o 141
suid 2165,0
)
)
uid 280753,0
)
*1560 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "s_lls"
t "t_llsrc_array"
b "(255 DOWNTO 0)"
o 142
suid 2166,0
)
)
uid 280755,0
)
*1561 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "tx_lls_o"
t "t_llsrc"
o 27
suid 2167,0
)
)
uid 280757,0
)
*1562 (LeafLogPort
port (LogicalPort
decl (Decl
n "tx_lld_i"
t "std_logic"
o 34
suid 2170,0
)
)
uid 280759,0
)
*1563 (LeafLogPort
port (LogicalPort
decl (Decl
n "rx_lls_i"
t "t_llsrc"
prec "-- rx ll fifo interface"
preAdd 0
o 36
suid 2181,0
)
)
uid 285175,0
)
*1564 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "rx_lld_o"
t "std_logic"
o 35
suid 2180,0
)
)
uid 285173,0
)
*1565 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rst_netrx"
t "std_logic"
o 73
suid 2155,0
)
)
uid 272803,0
)
*1566 (LeafLogPort
port (LogicalPort
decl (Decl
n "sda_i"
t "slv16"
o 32
suid 2147,0
)
)
uid 271313,0
)
*1567 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "sda_to"
t "slv16"
o 31
suid 2146,0
)
)
uid 271311,0
)
*1568 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "sda_o"
t "slv16"
o 30
suid 2145,0
)
)
uid 271309,0
)
*1569 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "sck_to"
t "slv16"
o 29
suid 2144,0
)
)
uid 271307,0
)
*1570 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "sck_o"
t "slv16"
o 28
suid 2143,0
)
)
uid 271305,0
)
*1571 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ti2c_cvstt_no"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 26
suid 2132,0
)
)
uid 266720,0
)
*1572 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ti2c_cvst_no"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 25
suid 2127,0
)
)
uid 266610,0
)
*1573 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "stat"
t "slv16_array"
b "(31 downto 0)"
prec "-- status words in"
preAdd 0
posAdd 0
o 123
suid 1944,0
)
)
uid 235316,0
)
*1574 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "spiser_com_o"
t "std_logic"
prec "-- payload output"
preAdd 0
o 17
suid 1787,0
)
)
uid 197026,0
)
*1575 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "spiser_clk_o"
t "std_logic"
o 16
suid 1785,0
)
)
uid 197020,0
)
*1576 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "rx_fifo_rst_o"
t "std_logic"
o 11
suid 1181,0
)
)
uid 84954,0
)
*1577 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "gendata1"
t "std_logic"
o 143
suid 2187,0
)
)
uid 286130,0
)
*1578 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "gendata0"
t "std_logic"
o 144
suid 2188,0
)
)
uid 286132,0
)
*1579 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "build_no_slv"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 145
suid 2203,0
)
)
uid 286457,0
)
*1580 (LeafLogPort
port (LogicalPort
lang 2
m 2
decl (Decl
n "sma_io"
t "std_logic_vector"
b "(8 downto 1)"
eolc "--IDC_P5"
preAdd 0
posAdd 0
o 12
suid 2205,0
)
)
uid 286477,0
)
*1581 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "epoc_secs"
t "std_logic_vector"
b "(31 downto 0)"
o 146
suid 2211,0
)
)
uid 287486,0
)
*1582 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rawsigs"
t "std_logic_vector"
b "(15 downto 0)"
o 147
suid 2221,0
)
)
uid 293500,0
)
*1583 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "rawsigs_o"
t "std_logic_vector"
b "(15 downto 0)"
o 37
suid 2222,0
)
)
uid 293502,0
)
*1584 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "com_abc_o"
t "std_logic"
o 60
suid 2235,0
)
)
uid 297257,0
)
*1585 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "twin_open"
t "std_logic"
o 148
suid 2238,0
)
)
uid 297728,0
)
*1586 (LeafLogPort
port (LogicalPort
decl (Decl
n "strobe40_i"
t "std_logic"
o 39
suid 2241,0
)
)
uid 298314,0
)
*1587 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sim_count"
t "std_logic_vector"
b "(7 downto 0)"
preAdd 0
posAdd 0
o 149
suid 2249,0
)
)
uid 301438,0
)
*1588 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sim_dat"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 113
suid 2252,0
)
)
uid 301448,0
)
*1589 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "sim_dat_lvds_o"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 2
suid 2253,0
)
)
uid 301450,0
)
*1590 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "com_abc"
t "std_logic"
o 64
suid 2261,0
)
)
uid 303279,0
)
*1591 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "l1r_abc"
t "std_logic"
o 65
suid 2262,0
)
)
uid 303281,0
)
*1592 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dbg_trig_ext"
t "std_logic"
o 150
suid 2264,0
)
)
uid 303786,0
)
*1593 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "SPY_STREAM_ID"
t "integer"
o 151
suid 2266,0
)
)
uid 305268,0
)
*1594 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "outsigs_o"
t "std_logic_vector"
b "(15 downto 0)"
o 40
suid 2269,0
)
)
uid 305793,0
)
*1595 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "trg_all_mask"
t "std_logic_vector"
b "(15 downto 0)"
o 152
suid 2272,0
)
)
uid 306787,0
)
*1596 (LeafLogPort
port (LogicalPort
decl (Decl
n "dbg_outsigs_i"
t "std_logic_vector"
b "(15 downto 0)"
o 41
suid 2274,0
)
)
uid 307292,0
)
*1597 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "spy_hold_reg"
t "std_logic_vector"
b "(15 downto 0)"
o 153
suid 2279,0
)
)
uid 309747,0
)
*1598 (LeafLogPort
port (LogicalPort
decl (Decl
n "clk_ext_on_i"
t "std_logic"
o 42
suid 2281,0
)
)
uid 312172,0
)
*1599 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "busy_ext"
t "std_logic"
o 155
suid 2283,0
)
)
uid 312195,0
)
*1600 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "busy_all"
t "std_logic"
o 156
suid 2285,0
)
)
uid 312219,0
)
*1601 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sq_addr"
t "std_logic_vector"
b "(15 downto 0)"
o 157
suid 2295,0
)
)
uid 313327,0
)
*1602 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sq_stat"
t "std_logic_vector"
b "(7 downto 0)"
o 158
suid 2296,0
)
)
uid 313329,0
)
*1603 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tb_flags"
t "std_logic_vector"
b "(7 DOWNTO 0)"
posAdd 0
o 159
suid 2299,0
)
)
uid 313375,0
)
*1604 (LeafLogPort
port (LogicalPort
decl (Decl
n "strm_i"
t "std_logic_vector"
b "(135 DOWNTO 0)"
o 43
suid 2300,0
)
)
uid 313900,0
)
*1605 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "idelay_ctl_o"
t "t_idelay_ctl"
prec "--idelay_ce_o   : out    std_logic_vector (71 downto 0);
--idelay_inc_o  : out    std_logic;
--idelay_zero_o : out    std_logic_vector (71 downto 0);"
preAdd 0
o 44
suid 2302,0
)
)
uid 313940,0
)
*1606 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dbg_lemo_link"
t "std_logic"
o 106
suid 2307,0
)
)
uid 314451,0
)
*1607 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dbg_clk"
t "std_logic"
preAdd 0
posAdd 0
o 88
suid 2309,0
)
)
uid 314573,0
)
*1608 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dbg_com_abc"
t "std_logic"
o 63
suid 2312,0
)
)
uid 314579,0
)
*1609 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dbg_l1r_abc"
t "std_logic"
o 66
suid 2313,0
)
)
uid 314581,0
)
*1610 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dbg_lemo_trig"
t "std_logic"
o 132
suid 2315,0
)
)
uid 314644,0
)
*1611 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dbg_reg"
t "t_reg_bus"
prec "-- registers"
preAdd 0
posAdd 0
o 62
suid 2317,0
)
)
uid 314648,0
)
*1612 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dbg_l1id"
t "slv24"
o 101
suid 2320,0
)
)
uid 314746,0
)
*1613 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dbg_bcid_l1a"
t "std_logic_vector"
b "(11 DOWNTO 0)"
o 110
suid 2321,0
)
)
uid 314748,0
)
*1614 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dbg_strobe40"
t "std_logic"
o 67
suid 2322,0
)
)
uid 314872,0
)
*1615 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "dbg_trig80"
t "std_logic"
o 90
suid 2323,0
)
)
uid 314874,0
)
*1616 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "dbg_twin_open"
t "std_logic"
o 93
suid 2324,0
)
)
uid 314876,0
)
*1617 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "dbg_busy_ro"
t "std_logic"
o 92
suid 2325,0
)
)
uid 314878,0
)
*1618 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "dbg_ocraw_start"
t "std_logic"
o 91
suid 2326,0
)
)
uid 314880,0
)
*1619 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dbg_lemo_strm0"
t "std_logic"
o 108
suid 2327,0
)
)
uid 315038,0
)
*1620 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dbg_lemo_strm1"
t "std_logic"
o 107
suid 2328,0
)
)
uid 315040,0
)
*1621 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dbg_clk40"
t "std_logic"
preAdd 0
posAdd 0
o 86
suid 2329,0
)
)
uid 315044,0
)
*1622 (LeafLogPort
port (LogicalPort
decl (Decl
n "rst_in"
t "std_logic"
o 33
suid 2330,0
)
)
uid 315089,0
)
*1623 (LeafLogPort
port (LogicalPort
decl (Decl
n "link_idly_i"
t "std_logic_vector"
b "(67 downto 0)"
o 45
suid 2334,0
)
)
uid 316173,0
)
*1624 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dbg_link_idly"
t "std_logic_vector"
b "(67 downto 0)"
o 160
suid 2335,0
)
)
uid 316175,0
)
*1625 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "rst_drv_o"
t "std_logic"
o 46
suid 2336,0
)
)
uid 317197,0
)
*1626 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "dbg_count_o"
t "std_logic_vector"
b "(7 downto 0)"
preAdd 0
posAdd 0
o 47
suid 2337,0
)
)
uid 319255,0
)
*1627 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "clocky_leds_o"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 48
suid 2339,0
)
)
uid 319787,0
)
*1628 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "led_ocraw_start"
t "std_logic"
preAdd 0
posAdd 0
o 164
suid 2341,0
)
)
uid 319860,0
)
*1629 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dbg_busy_ext"
t "std_logic"
o 154
suid 2342,0
)
)
uid 320441,0
)
*1630 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "lemo_clk_o"
t "std_logic"
o 49
suid 2344,0
)
)
uid 320467,0
)
*1631 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "lemo_clk"
t "std_logic"
o 134
suid 2345,0
)
)
uid 320523,0
)
*1632 (LeafLogPort
port (LogicalPort
decl (Decl
n "clk_p2_pll_i"
t "std_logic"
o 50
suid 2347,0
)
)
uid 320535,0
)
*1633 (LeafLogPort
port (LogicalPort
decl (Decl
n "stat_clks_top_i"
t "std_logic_vector"
b "(7 downto 0)"
o 51
suid 2349,0
)
)
uid 321609,0
)
*1634 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tog_pll"
t "std_logic_vector"
b "(MAX_TICTOG downto 0)"
o 165
suid 2351,0
)
)
uid 321674,0
)
*1635 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "trig_out"
t "std_logic"
o 95
suid 2352,0
)
)
uid 323354,0
)
*1636 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "dbg_trig_out"
t "std_logic"
o 94
suid 2356,0
)
)
uid 323538,0
)
*1637 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "l0id"
t "std_logic_vector"
b "(31 downto 0)"
o 166
suid 2359,0
)
)
uid 326603,0
)
*1638 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "l0id_l1"
t "std_logic_vector"
b "(7 downto 0)"
o 167
suid 2367,0
)
)
uid 326687,0
)
*1639 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "pretrig_out"
t "std_logic"
o 96
suid 2368,0
)
)
uid 326699,0
)
*1640 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tdc_counter1"
t "std_logic_vector"
b "(31 downto 0)"
o 168
suid 2373,0
)
)
uid 328040,0
)
*1641 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tdc_counter2"
t "std_logic_vector"
b "(31 downto 0)"
o 169
suid 2374,0
)
)
uid 328042,0
)
*1642 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tdc_code"
t "std_logic_vector"
b "(19 downto 0)"
o 170
suid 2377,0
)
)
uid 328681,0
)
*1643 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "strobe40_n"
t "std_logic"
o 68
suid 2385,0
)
)
uid 329491,0
)
*1644 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "lemo_bco_out"
t "std_logic"
o 171
suid 2388,0
)
)
uid 329525,0
)
*1645 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "stat_clks_main"
t "std_logic_vector"
b "(3 downto 0)"
o 172
suid 2391,0
)
)
uid 329597,0
)
*1646 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dbg_clk_p2_pll"
t "std_logic"
o 59
suid 2401,0
)
)
uid 334355,0
)
*1647 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dbg_lemo_clk"
t "std_logic"
preAdd 0
posAdd 0
o 87
suid 2402,0
)
)
uid 334357,0
)
*1648 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "lemo_clk_in"
t "std_logic"
o 135
suid 2403,0
)
)
uid 334397,0
)
*1649 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dbg_clk156"
t "std_logic"
preAdd 0
posAdd 0
o 85
suid 2408,0
)
)
uid 335202,0
)
*1650 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dbg_clk156_delayed"
t "std_logic"
preAdd 0
posAdd 0
o 82
suid 2410,0
)
)
uid 335297,0
)
*1651 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tdc_calib_edge0"
t "std_logic"
o 105
suid 2412,0
)
)
uid 335393,0
)
*1652 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dbg_tdc_calib_edge0"
t "std_logic"
o 104
suid 2415,0
)
)
uid 336164,0
)
*1653 (LeafLogPort
port (LogicalPort
decl (Decl
n "tlu_trig"
t "std_logic"
o 54
suid 2420,0
)
)
uid 336387,0
)
*1654 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "tlu_tclk"
t "std_logic"
o 53
suid 2421,0
)
)
uid 336389,0
)
*1655 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "tlu_busy"
t "std_logic"
o 52
suid 2422,0
)
)
uid 336391,0
)
*1656 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tog"
t "std_logic_vector"
b "(34 downto 0)"
o 176
suid 2425,0
)
)
uid 336411,0
)
*1657 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dbg_tlu_trig"
t "std_logic"
o 175
suid 2429,0
)
)
uid 337344,0
)
*1658 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dbg_tlu_tclk"
t "std_logic"
o 174
suid 2430,0
)
)
uid 337346,0
)
*1659 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dbg_tlu_busy"
t "std_logic"
o 173
suid 2431,0
)
)
uid 337348,0
)
*1660 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "led_tlu_trig"
t "std_logic"
preAdd 0
posAdd 0
o 161
suid 2432,0
)
)
uid 339870,0
)
*1661 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "led_tlu_busy"
t "std_logic"
preAdd 0
posAdd 0
o 163
suid 2433,0
)
)
uid 339872,0
)
*1662 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "led_tlu_tclk"
t "std_logic"
preAdd 0
posAdd 0
o 162
suid 2434,0
)
)
uid 339874,0
)
*1663 (LeafLogPort
port (LogicalPort
decl (Decl
n "clk160ps"
t "std_logic"
o 57
suid 2435,0
)
)
uid 339896,0
)
*1664 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dbg_clk160ps"
t "std_logic"
preAdd 0
posAdd 0
o 84
suid 2445,0
)
)
uid 343070,0
)
*1665 (LeafLogPort
port (LogicalPort
decl (Decl
n "clk160"
t "std_logic"
o 58
suid 2446,0
)
)
uid 343155,0
)
*1666 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dbg_clk160"
t "std_logic"
preAdd 0
posAdd 0
o 83
suid 2447,0
)
)
uid 343157,0
)
*1667 (LeafLogPort
port (LogicalPort
decl (Decl
n "stat_clks_main_i"
t "std_logic_vector"
b "(3 downto 0)"
o 56
suid 2448,0
)
)
uid 343235,0
)
*1668 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "twin_swap"
t "std_logic"
o 177
suid 2453,0
)
)
uid 343628,0
)
*1669 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "twin_clk40"
t "std_logic"
o 178
suid 2454,0
)
)
uid 343630,0
)
*1670 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "twin_clk80"
t "std_logic"
o 179
suid 2455,0
)
)
uid 343632,0
)
*1671 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clkn80_delayed"
t "std_logic"
o 180
suid 2456,0
)
)
uid 343634,0
)
*1672 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clk40_delayed"
t "std_logic"
o 181
suid 2457,0
)
)
uid 343636,0
)
*1673 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clkn40_delayed"
t "std_logic"
o 182
suid 2458,0
)
)
uid 343638,0
)
*1674 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clk80_delayed"
t "std_logic"
o 183
suid 2459,0
)
)
uid 343640,0
)
*1675 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "post_rst_5s_n"
t "std_logic"
o 184
suid 2461,0
)
)
uid 343642,0
)
*1676 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "MODULECOUNT"
t "integer"
o 185
suid 2465,0
)
)
uid 352110,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 2438,0
optionalChildren [
*1677 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *1678 (MRCItem
litem &1479
pos 185
dimension 20
)
uid 2440,0
optionalChildren [
*1679 (MRCItem
litem &1480
pos 0
dimension 20
uid 2441,0
)
*1680 (MRCItem
litem &1481
pos 1
dimension 23
uid 2442,0
)
*1681 (MRCItem
litem &1482
pos 2
hidden 1
dimension 20
uid 2443,0
)
*1682 (MRCItem
litem &1492
pos 2
dimension 20
uid 2249,0
)
*1683 (MRCItem
litem &1493
pos 3
dimension 20
uid 2251,0
)
*1684 (MRCItem
litem &1494
pos 5
dimension 20
uid 2255,0
)
*1685 (MRCItem
litem &1495
pos 6
dimension 20
uid 2341,0
)
*1686 (MRCItem
litem &1496
pos 7
dimension 20
uid 2343,0
)
*1687 (MRCItem
litem &1497
pos 8
dimension 20
uid 2345,0
)
*1688 (MRCItem
litem &1498
pos 9
dimension 20
uid 2357,0
)
*1689 (MRCItem
litem &1499
pos 81
dimension 20
uid 9064,0
)
*1690 (MRCItem
litem &1500
pos 76
dimension 20
uid 9098,0
)
*1691 (MRCItem
litem &1501
pos 67
dimension 20
uid 12448,0
)
*1692 (MRCItem
litem &1502
pos 68
dimension 20
uid 12450,0
)
*1693 (MRCItem
litem &1503
pos 69
dimension 20
uid 12452,0
)
*1694 (MRCItem
litem &1504
pos 70
dimension 20
uid 12454,0
)
*1695 (MRCItem
litem &1505
pos 71
dimension 20
uid 12456,0
)
*1696 (MRCItem
litem &1506
pos 72
dimension 20
uid 12458,0
)
*1697 (MRCItem
litem &1507
pos 73
dimension 20
uid 12460,0
)
*1698 (MRCItem
litem &1508
pos 74
dimension 20
uid 12462,0
)
*1699 (MRCItem
litem &1509
pos 4
dimension 20
uid 12562,0
)
*1700 (MRCItem
litem &1510
pos 75
dimension 20
uid 51329,0
)
*1701 (MRCItem
litem &1511
pos 87
dimension 20
uid 80258,0
)
*1702 (MRCItem
litem &1512
pos 20
dimension 20
uid 84627,0
)
*1703 (MRCItem
litem &1513
pos 54
dimension 20
uid 85701,0
)
*1704 (MRCItem
litem &1514
pos 66
dimension 20
uid 86062,0
)
*1705 (MRCItem
litem &1515
pos 62
dimension 20
uid 86277,0
)
*1706 (MRCItem
litem &1516
pos 19
dimension 20
uid 89330,0
)
*1707 (MRCItem
litem &1517
pos 79
dimension 20
uid 91420,0
)
*1708 (MRCItem
litem &1518
pos 77
dimension 20
uid 94434,0
)
*1709 (MRCItem
litem &1519
pos 63
dimension 20
uid 96415,0
)
*1710 (MRCItem
litem &1520
pos 61
dimension 20
uid 132949,0
)
*1711 (MRCItem
litem &1521
pos 64
dimension 20
uid 145835,0
)
*1712 (MRCItem
litem &1522
pos 82
dimension 20
uid 149418,0
)
*1713 (MRCItem
litem &1523
pos 0
dimension 20
uid 164675,0
)
*1714 (MRCItem
litem &1524
pos 60
dimension 20
uid 164679,0
)
*1715 (MRCItem
litem &1525
pos 59
dimension 20
uid 164691,0
)
*1716 (MRCItem
litem &1526
pos 1
dimension 20
uid 204632,0
)
*1717 (MRCItem
litem &1527
pos 65
dimension 20
uid 205699,0
)
*1718 (MRCItem
litem &1528
pos 78
dimension 20
uid 205915,0
)
*1719 (MRCItem
litem &1529
pos 80
dimension 20
uid 205917,0
)
*1720 (MRCItem
litem &1530
pos 13
dimension 20
uid 208303,0
)
*1721 (MRCItem
litem &1531
pos 12
dimension 20
uid 208305,0
)
*1722 (MRCItem
litem &1532
pos 14
dimension 20
uid 208319,0
)
*1723 (MRCItem
litem &1533
pos 11
dimension 20
uid 208325,0
)
*1724 (MRCItem
litem &1534
pos 21
dimension 20
uid 208327,0
)
*1725 (MRCItem
litem &1535
pos 17
dimension 20
uid 208357,0
)
*1726 (MRCItem
litem &1536
pos 18
dimension 20
uid 208359,0
)
*1727 (MRCItem
litem &1537
pos 83
dimension 20
uid 212002,0
)
*1728 (MRCItem
litem &1538
pos 86
dimension 20
uid 217438,0
)
*1729 (MRCItem
litem &1539
pos 85
dimension 20
uid 217436,0
)
*1730 (MRCItem
litem &1540
pos 84
dimension 20
uid 218267,0
)
*1731 (MRCItem
litem &1541
pos 35
dimension 20
uid 235319,0
)
*1732 (MRCItem
litem &1542
pos 89
dimension 20
uid 236998,0
)
*1733 (MRCItem
litem &1543
pos 90
dimension 20
uid 239073,0
)
*1734 (MRCItem
litem &1544
pos 91
dimension 20
uid 239075,0
)
*1735 (MRCItem
litem &1545
pos 92
dimension 20
uid 248259,0
)
*1736 (MRCItem
litem &1546
pos 93
dimension 20
uid 248261,0
)
*1737 (MRCItem
litem &1547
pos 94
dimension 20
uid 248400,0
)
*1738 (MRCItem
litem &1548
pos 95
dimension 20
uid 254940,0
)
*1739 (MRCItem
litem &1549
pos 96
dimension 20
uid 254942,0
)
*1740 (MRCItem
litem &1550
pos 97
dimension 20
uid 255787,0
)
*1741 (MRCItem
litem &1551
pos 98
dimension 20
uid 256690,0
)
*1742 (MRCItem
litem &1552
pos 99
dimension 20
uid 260214,0
)
*1743 (MRCItem
litem &1553
pos 100
dimension 20
uid 260967,0
)
*1744 (MRCItem
litem &1554
pos 101
dimension 20
uid 261019,0
)
*1745 (MRCItem
litem &1555
pos 102
dimension 20
uid 261744,0
)
*1746 (MRCItem
litem &1556
pos 103
dimension 20
uid 262477,0
)
*1747 (MRCItem
litem &1557
pos 104
dimension 20
uid 268819,0
)
*1748 (MRCItem
litem &1558
pos 106
dimension 20
uid 272844,0
)
*1749 (MRCItem
litem &1559
pos 107
dimension 20
uid 280754,0
)
*1750 (MRCItem
litem &1560
pos 108
dimension 20
uid 280756,0
)
*1751 (MRCItem
litem &1561
pos 29
dimension 20
uid 280758,0
)
*1752 (MRCItem
litem &1562
pos 30
dimension 20
uid 280760,0
)
*1753 (MRCItem
litem &1563
pos 32
dimension 20
uid 285176,0
)
*1754 (MRCItem
litem &1564
pos 31
dimension 20
uid 285174,0
)
*1755 (MRCItem
litem &1565
pos 105
dimension 20
uid 272804,0
)
*1756 (MRCItem
litem &1566
pos 28
dimension 20
uid 271314,0
)
*1757 (MRCItem
litem &1567
pos 27
dimension 20
uid 271312,0
)
*1758 (MRCItem
litem &1568
pos 26
dimension 20
uid 271310,0
)
*1759 (MRCItem
litem &1569
pos 25
dimension 20
uid 271308,0
)
*1760 (MRCItem
litem &1570
pos 24
dimension 20
uid 271306,0
)
*1761 (MRCItem
litem &1571
pos 23
dimension 20
uid 266721,0
)
*1762 (MRCItem
litem &1572
pos 22
dimension 20
uid 266611,0
)
*1763 (MRCItem
litem &1573
pos 88
dimension 20
uid 235317,0
)
*1764 (MRCItem
litem &1574
pos 16
dimension 20
uid 197027,0
)
*1765 (MRCItem
litem &1575
pos 15
dimension 20
uid 197021,0
)
*1766 (MRCItem
litem &1576
pos 10
dimension 20
uid 84955,0
)
*1767 (MRCItem
litem &1577
pos 109
dimension 20
uid 286131,0
)
*1768 (MRCItem
litem &1578
pos 110
dimension 20
uid 286133,0
)
*1769 (MRCItem
litem &1579
pos 111
dimension 20
uid 286458,0
)
*1770 (MRCItem
litem &1580
pos 33
dimension 20
uid 286478,0
)
*1771 (MRCItem
litem &1581
pos 112
dimension 20
uid 287487,0
)
*1772 (MRCItem
litem &1582
pos 113
dimension 20
uid 293501,0
)
*1773 (MRCItem
litem &1583
pos 34
dimension 20
uid 293503,0
)
*1774 (MRCItem
litem &1584
pos 58
dimension 20
uid 297258,0
)
*1775 (MRCItem
litem &1585
pos 114
dimension 20
uid 297729,0
)
*1776 (MRCItem
litem &1586
pos 36
dimension 20
uid 298315,0
)
*1777 (MRCItem
litem &1587
pos 115
dimension 20
uid 301439,0
)
*1778 (MRCItem
litem &1588
pos 116
dimension 20
uid 301449,0
)
*1779 (MRCItem
litem &1589
pos 37
dimension 20
uid 301451,0
)
*1780 (MRCItem
litem &1590
pos 117
dimension 20
uid 303280,0
)
*1781 (MRCItem
litem &1591
pos 118
dimension 20
uid 303282,0
)
*1782 (MRCItem
litem &1592
pos 119
dimension 20
uid 303787,0
)
*1783 (MRCItem
litem &1593
pos 120
dimension 20
uid 305269,0
)
*1784 (MRCItem
litem &1594
pos 38
dimension 20
uid 305794,0
)
*1785 (MRCItem
litem &1595
pos 121
dimension 20
uid 306788,0
)
*1786 (MRCItem
litem &1596
pos 39
dimension 20
uid 307293,0
)
*1787 (MRCItem
litem &1597
pos 122
dimension 20
uid 309748,0
)
*1788 (MRCItem
litem &1598
pos 40
dimension 20
uid 312173,0
)
*1789 (MRCItem
litem &1599
pos 123
dimension 20
uid 312196,0
)
*1790 (MRCItem
litem &1600
pos 124
dimension 20
uid 312220,0
)
*1791 (MRCItem
litem &1601
pos 125
dimension 20
uid 313328,0
)
*1792 (MRCItem
litem &1602
pos 126
dimension 20
uid 313330,0
)
*1793 (MRCItem
litem &1603
pos 127
dimension 20
uid 313376,0
)
*1794 (MRCItem
litem &1604
pos 41
dimension 20
uid 313901,0
)
*1795 (MRCItem
litem &1605
pos 42
dimension 20
uid 313941,0
)
*1796 (MRCItem
litem &1606
pos 128
dimension 20
uid 314452,0
)
*1797 (MRCItem
litem &1607
pos 129
dimension 20
uid 314574,0
)
*1798 (MRCItem
litem &1608
pos 130
dimension 20
uid 314580,0
)
*1799 (MRCItem
litem &1609
pos 131
dimension 20
uid 314582,0
)
*1800 (MRCItem
litem &1610
pos 132
dimension 20
uid 314645,0
)
*1801 (MRCItem
litem &1611
pos 133
dimension 20
uid 314649,0
)
*1802 (MRCItem
litem &1612
pos 134
dimension 20
uid 314747,0
)
*1803 (MRCItem
litem &1613
pos 135
dimension 20
uid 314749,0
)
*1804 (MRCItem
litem &1614
pos 136
dimension 20
uid 314873,0
)
*1805 (MRCItem
litem &1615
pos 137
dimension 20
uid 314875,0
)
*1806 (MRCItem
litem &1616
pos 138
dimension 20
uid 314877,0
)
*1807 (MRCItem
litem &1617
pos 139
dimension 20
uid 314879,0
)
*1808 (MRCItem
litem &1618
pos 140
dimension 20
uid 314881,0
)
*1809 (MRCItem
litem &1619
pos 141
dimension 20
uid 315039,0
)
*1810 (MRCItem
litem &1620
pos 142
dimension 20
uid 315041,0
)
*1811 (MRCItem
litem &1621
pos 143
dimension 20
uid 315045,0
)
*1812 (MRCItem
litem &1622
pos 43
dimension 20
uid 315090,0
)
*1813 (MRCItem
litem &1623
pos 44
dimension 20
uid 316174,0
)
*1814 (MRCItem
litem &1624
pos 144
dimension 20
uid 316176,0
)
*1815 (MRCItem
litem &1625
pos 45
dimension 20
uid 317198,0
)
*1816 (MRCItem
litem &1626
pos 46
dimension 20
uid 319256,0
)
*1817 (MRCItem
litem &1627
pos 47
dimension 20
uid 319788,0
)
*1818 (MRCItem
litem &1628
pos 145
dimension 20
uid 319861,0
)
*1819 (MRCItem
litem &1629
pos 146
dimension 20
uid 320442,0
)
*1820 (MRCItem
litem &1630
pos 48
dimension 20
uid 320468,0
)
*1821 (MRCItem
litem &1631
pos 147
dimension 20
uid 320524,0
)
*1822 (MRCItem
litem &1632
pos 49
dimension 20
uid 320536,0
)
*1823 (MRCItem
litem &1633
pos 50
dimension 20
uid 321610,0
)
*1824 (MRCItem
litem &1634
pos 148
dimension 20
uid 321675,0
)
*1825 (MRCItem
litem &1635
pos 149
dimension 20
uid 323355,0
)
*1826 (MRCItem
litem &1636
pos 150
dimension 20
uid 323539,0
)
*1827 (MRCItem
litem &1637
pos 151
dimension 20
uid 326604,0
)
*1828 (MRCItem
litem &1638
pos 152
dimension 20
uid 326688,0
)
*1829 (MRCItem
litem &1639
pos 153
dimension 20
uid 326700,0
)
*1830 (MRCItem
litem &1640
pos 154
dimension 20
uid 328041,0
)
*1831 (MRCItem
litem &1641
pos 155
dimension 20
uid 328043,0
)
*1832 (MRCItem
litem &1642
pos 156
dimension 20
uid 328682,0
)
*1833 (MRCItem
litem &1643
pos 157
dimension 20
uid 329492,0
)
*1834 (MRCItem
litem &1644
pos 158
dimension 20
uid 329526,0
)
*1835 (MRCItem
litem &1645
pos 159
dimension 20
uid 329598,0
)
*1836 (MRCItem
litem &1646
pos 160
dimension 20
uid 334356,0
)
*1837 (MRCItem
litem &1647
pos 161
dimension 20
uid 334358,0
)
*1838 (MRCItem
litem &1648
pos 162
dimension 20
uid 334398,0
)
*1839 (MRCItem
litem &1649
pos 163
dimension 20
uid 335203,0
)
*1840 (MRCItem
litem &1650
pos 164
dimension 20
uid 335298,0
)
*1841 (MRCItem
litem &1651
pos 165
dimension 20
uid 335394,0
)
*1842 (MRCItem
litem &1652
pos 166
dimension 20
uid 336165,0
)
*1843 (MRCItem
litem &1653
pos 51
dimension 20
uid 336388,0
)
*1844 (MRCItem
litem &1654
pos 52
dimension 20
uid 336390,0
)
*1845 (MRCItem
litem &1655
pos 53
dimension 20
uid 336392,0
)
*1846 (MRCItem
litem &1656
pos 167
dimension 20
uid 336412,0
)
*1847 (MRCItem
litem &1657
pos 168
dimension 20
uid 337345,0
)
*1848 (MRCItem
litem &1658
pos 169
dimension 20
uid 337347,0
)
*1849 (MRCItem
litem &1659
pos 170
dimension 20
uid 337349,0
)
*1850 (MRCItem
litem &1660
pos 171
dimension 20
uid 339871,0
)
*1851 (MRCItem
litem &1661
pos 172
dimension 20
uid 339873,0
)
*1852 (MRCItem
litem &1662
pos 173
dimension 20
uid 339875,0
)
*1853 (MRCItem
litem &1663
pos 55
dimension 20
uid 339897,0
)
*1854 (MRCItem
litem &1664
pos 174
dimension 20
uid 343071,0
)
*1855 (MRCItem
litem &1665
pos 56
dimension 20
uid 343156,0
)
*1856 (MRCItem
litem &1666
pos 175
dimension 20
uid 343158,0
)
*1857 (MRCItem
litem &1667
pos 57
dimension 20
uid 343236,0
)
*1858 (MRCItem
litem &1668
pos 176
dimension 20
uid 343629,0
)
*1859 (MRCItem
litem &1669
pos 177
dimension 20
uid 343631,0
)
*1860 (MRCItem
litem &1670
pos 178
dimension 20
uid 343633,0
)
*1861 (MRCItem
litem &1671
pos 179
dimension 20
uid 343635,0
)
*1862 (MRCItem
litem &1672
pos 180
dimension 20
uid 343637,0
)
*1863 (MRCItem
litem &1673
pos 181
dimension 20
uid 343639,0
)
*1864 (MRCItem
litem &1674
pos 182
dimension 20
uid 343641,0
)
*1865 (MRCItem
litem &1675
pos 183
dimension 20
uid 343643,0
)
*1866 (MRCItem
litem &1676
pos 184
dimension 20
uid 352111,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 2444,0
optionalChildren [
*1867 (MRCItem
litem &1483
pos 0
dimension 20
uid 2445,0
)
*1868 (MRCItem
litem &1485
pos 1
dimension 50
uid 2446,0
)
*1869 (MRCItem
litem &1486
pos 2
dimension 130
uid 2447,0
)
*1870 (MRCItem
litem &1487
pos 3
dimension 50
uid 2448,0
)
*1871 (MRCItem
litem &1488
pos 4
dimension 100
uid 2449,0
)
*1872 (MRCItem
litem &1489
pos 5
dimension 100
uid 2450,0
)
*1873 (MRCItem
litem &1490
pos 6
dimension 347
uid 2451,0
)
*1874 (MRCItem
litem &1491
pos 7
dimension 80
uid 2452,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 2439,0
vaOverrides [
]
)
]
)
uid 2424,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *1875 (LEmptyRow
)
uid 2454,0
optionalChildren [
*1876 (RefLabelRowHdr
)
*1877 (TitleRowHdr
)
*1878 (FilterRowHdr
)
*1879 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*1880 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*1881 (GroupColHdr
tm "GroupColHdrMgr"
)
*1882 (NameColHdr
tm "GenericNameColHdrMgr"
)
*1883 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*1884 (InitColHdr
tm "GenericValueColHdrMgr"
)
*1885 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*1886 (EolColHdr
tm "GenericEolColHdrMgr"
)
*1887 (LogGeneric
generic (GiElement
name "SIM_MODE"
type "integer"
value "0"
)
uid 48050,0
)
*1888 (LogGeneric
generic (GiElement
name "TOP_ID"
type "integer"
value "16#0C02#"
)
uid 257502,0
)
*1889 (LogGeneric
generic (GiElement
name "ISHSIO"
type "integer"
value "1"
)
uid 346112,0
)
*1890 (LogGeneric
generic (GiElement
name "TRIG_TLU_EN"
type "integer"
value "1"
)
uid 349546,0
)
*1891 (LogGeneric
generic (GiElement
name "TRIG_TDC_EN"
type "integer"
value "1"
)
uid 349548,0
)
*1892 (LogGeneric
generic (GiElement
name "BUILD_NO"
type "integer"
value "1"
)
uid 350363,0
)
*1893 (LogGeneric
generic (GiElement
name "RO_MOD_PRES"
type "std_logic_vector(35 downto 0)"
value "x\"000000000\""
)
uid 350462,0
)
*1894 (LogGeneric
generic (GiElement
name "RO_MOD_RAW"
type "std_logic_vector(35 downto 0)"
value "x\"000000000\""
)
uid 350464,0
)
*1895 (LogGeneric
generic (GiElement
name "RO_MOD_HST"
type "std_logic_vector(35 downto 0)"
value "x\"000000000\""
)
uid 350466,0
)
*1896 (LogGeneric
generic (GiElement
name "RO_MOD_TYPE"
type "std_logic_vector(35 downto 0)"
value "x\"000000000\""
)
uid 350468,0
)
*1897 (LogGeneric
generic (GiElement
name "RO_MOD_IDBG"
type "std_logic_vector(35 downto 0)"
value "x\"000000000\""
)
uid 350470,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 2466,0
optionalChildren [
*1898 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *1899 (MRCItem
litem &1875
pos 11
dimension 20
)
uid 2468,0
optionalChildren [
*1900 (MRCItem
litem &1876
pos 0
dimension 20
uid 2469,0
)
*1901 (MRCItem
litem &1877
pos 1
dimension 23
uid 2470,0
)
*1902 (MRCItem
litem &1878
pos 2
hidden 1
dimension 20
uid 2471,0
)
*1903 (MRCItem
litem &1887
pos 0
dimension 20
uid 48051,0
)
*1904 (MRCItem
litem &1888
pos 1
dimension 20
uid 257501,0
)
*1905 (MRCItem
litem &1889
pos 2
dimension 20
uid 346111,0
)
*1906 (MRCItem
litem &1890
pos 3
dimension 20
uid 349547,0
)
*1907 (MRCItem
litem &1891
pos 4
dimension 20
uid 349549,0
)
*1908 (MRCItem
litem &1892
pos 5
dimension 20
uid 350364,0
)
*1909 (MRCItem
litem &1893
pos 6
dimension 20
uid 350463,0
)
*1910 (MRCItem
litem &1894
pos 7
dimension 20
uid 350465,0
)
*1911 (MRCItem
litem &1895
pos 8
dimension 20
uid 350467,0
)
*1912 (MRCItem
litem &1896
pos 9
dimension 20
uid 350469,0
)
*1913 (MRCItem
litem &1897
pos 10
dimension 20
uid 350471,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 2472,0
optionalChildren [
*1914 (MRCItem
litem &1879
pos 0
dimension 20
uid 2473,0
)
*1915 (MRCItem
litem &1881
pos 1
dimension 50
uid 2474,0
)
*1916 (MRCItem
litem &1882
pos 2
dimension 100
uid 2475,0
)
*1917 (MRCItem
litem &1883
pos 3
dimension 222
uid 2476,0
)
*1918 (MRCItem
litem &1884
pos 4
dimension 208
uid 2477,0
)
*1919 (MRCItem
litem &1885
pos 5
dimension 50
uid 2478,0
)
*1920 (MRCItem
litem &1886
pos 6
dimension 80
uid 2479,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 2467,0
vaOverrides [
]
)
]
)
uid 2453,0
type 1
)
activeModelName "BlockDiag"
frameCount 4
)
