;redcode
;assert 1
	SPL 0, #2
	CMP -207, <-122
	MOV -1, <-20
	MOV 207, <-20
	DJN -1, @-20
	SPL 0, #2
	SPL 0, #2
	SUB 100, 90
	SUB <0, -5
	SUB <0, -5
	MOV -1, <-20
	JMP 390, 30
	SLT 120, 90
	SLT 120, 90
	SUB #0, <-7
	SUB <0, -5
	SUB @127, 6
	ADD 210, 60
	SLT 12, @0
	SUB #800, -400
	SUB 0, <-2
	ADD #0, @2
	SUB @121, 103
	SUB @121, 103
	SUB 0, 0
	SUB 0, <-2
	SLT 120, 0
	SUB 0, <-2
	SUB 0, <-2
	SUB 200, 0
	SUB #270, <1
	SUB 2, @20
	SUB @12, 0
	SPL 0, #2
	ADD 10, 9
	JMP <-187, 105
	JMP <-187, 105
	SUB 0, <-2
	SUB @12, 0
	SPL 200
	ADD 120, 0
	SUB @121, 106
	SUB 0, 0
	CMP -207, <-122
	SUB 0, <-2
	MOV 207, <-20
	CMP @121, 103
	DJN -1, @-20
	DJN -1, @-20
	SPL 0, #2
	CMP -207, <-122
	CMP <-207, <-192
