Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Reading design: ex3.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ex3.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ex3"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : ex3
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/student/Downloads/lab05_skel/debouncer.v" into library work
Parsing module <debouncer>.
Analyzing Verilog file "/home/student/Downloads/lab05_skel/ex3.v" into library work
Parsing module <ex3>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <ex3>.

Elaborating module <debouncer>.
WARNING:HDLCompiler:413 - "/home/student/Downloads/lab05_skel/debouncer.v" Line 17: Result of 17-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "/home/student/Downloads/lab05_skel/ex3.v" Line 50: Result of 17-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "/home/student/Downloads/lab05_skel/ex3.v" Line 62: Result of 17-bit expression is truncated to fit in 16-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ex3>.
    Related source file is "/home/student/Downloads/lab05_skel/ex3.v".
    Found 16-bit register for signal <delay>.
    Found 16-bit register for signal <count>.
    Found 1-bit register for signal <button_pressed>.
    Found 2-bit register for signal <currentState>.
    Found finite state machine <FSM_0> for signal <currentState>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 1                                              |
    | Outputs            | 6                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit adder for signal <count[15]_GND_1_o_add_1_OUT> created at line 50.
    Found 16-bit adder for signal <delay[15]_GND_1_o_add_6_OUT> created at line 62.
    Found 16x7-bit Read Only RAM for signal <_n0140>
    Found 16x7-bit Read Only RAM for signal <_n0157>
    Found 16x7-bit Read Only RAM for signal <_n0174>
    Found 1-bit 4-to-1 multiplexer for signal <CA> created at line 70.
    Found 1-bit 4-to-1 multiplexer for signal <CB> created at line 70.
    Found 1-bit 4-to-1 multiplexer for signal <CC> created at line 70.
    Found 1-bit 4-to-1 multiplexer for signal <CD> created at line 70.
    Found 1-bit 4-to-1 multiplexer for signal <CE> created at line 70.
    Found 1-bit 4-to-1 multiplexer for signal <CF> created at line 70.
    Found 1-bit 4-to-1 multiplexer for signal <CG> created at line 70.
    Found 16-bit comparator greater for signal <GND_1_o_count[15]_LessThan_3_o> created at line 51
    Summary:
	inferred   3 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   7 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <ex3> synthesized.

Synthesizing Unit <debouncer>.
    Related source file is "/home/student/Downloads/lab05_skel/debouncer.v".
    Found 1-bit register for signal <l_r_button_tmp>.
    Found 1-bit register for signal <o_r_button_out>.
    Found 16-bit register for signal <l_r_count>.
    Found 16-bit adder for signal <l_r_count[15]_GND_2_o_add_2_OUT> created at line 17.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
Unit <debouncer> synthesized.

Synthesizing Unit <div_16u_10u>.
    Related source file is "".
    Found 26-bit adder for signal <GND_3_o_b[9]_add_1_OUT> created at line 0.
    Found 25-bit adder for signal <GND_3_o_b[9]_add_3_OUT> created at line 0.
    Found 24-bit adder for signal <GND_3_o_b[9]_add_5_OUT> created at line 0.
    Found 23-bit adder for signal <GND_3_o_b[9]_add_7_OUT> created at line 0.
    Found 22-bit adder for signal <GND_3_o_b[9]_add_9_OUT> created at line 0.
    Found 21-bit adder for signal <GND_3_o_b[9]_add_11_OUT> created at line 0.
    Found 20-bit adder for signal <GND_3_o_b[9]_add_13_OUT> created at line 0.
    Found 19-bit adder for signal <GND_3_o_b[9]_add_15_OUT> created at line 0.
    Found 18-bit adder for signal <GND_3_o_b[9]_add_17_OUT> created at line 0.
    Found 17-bit adder for signal <GND_3_o_b[9]_add_19_OUT> created at line 0.
    Found 16-bit adder for signal <a[15]_b[9]_add_21_OUT> created at line 0.
    Found 16-bit adder for signal <a[15]_GND_3_o_add_23_OUT> created at line 0.
    Found 16-bit adder for signal <a[15]_GND_3_o_add_25_OUT> created at line 0.
    Found 16-bit adder for signal <a[15]_GND_3_o_add_27_OUT[15:0]> created at line 0.
    Found 16-bit adder for signal <a[15]_GND_3_o_add_29_OUT[15:0]> created at line 0.
    Found 16-bit adder for signal <a[15]_GND_3_o_add_31_OUT[15:0]> created at line 0.
    Found 26-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 25-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 24-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 23-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 22-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 21-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 20-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 19-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 18-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 17-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0017> created at line 0
    Summary:
	inferred  16 Adder/Subtractor(s).
	inferred  17 Comparator(s).
	inferred 211 Multiplexer(s).
Unit <div_16u_10u> synthesized.

Synthesizing Unit <div_16u_7u>.
    Related source file is "".
    Found 23-bit adder for signal <GND_4_o_b[6]_add_1_OUT> created at line 0.
    Found 22-bit adder for signal <GND_4_o_b[6]_add_3_OUT> created at line 0.
    Found 21-bit adder for signal <GND_4_o_b[6]_add_5_OUT> created at line 0.
    Found 20-bit adder for signal <GND_4_o_b[6]_add_7_OUT> created at line 0.
    Found 19-bit adder for signal <GND_4_o_b[6]_add_9_OUT> created at line 0.
    Found 18-bit adder for signal <GND_4_o_b[6]_add_11_OUT> created at line 0.
    Found 17-bit adder for signal <GND_4_o_b[6]_add_13_OUT> created at line 0.
    Found 16-bit adder for signal <a[15]_b[6]_add_15_OUT> created at line 0.
    Found 16-bit adder for signal <a[15]_GND_4_o_add_17_OUT> created at line 0.
    Found 16-bit adder for signal <a[15]_GND_4_o_add_19_OUT> created at line 0.
    Found 16-bit adder for signal <a[15]_GND_4_o_add_21_OUT> created at line 0.
    Found 16-bit adder for signal <a[15]_GND_4_o_add_23_OUT> created at line 0.
    Found 16-bit adder for signal <a[15]_GND_4_o_add_25_OUT> created at line 0.
    Found 16-bit adder for signal <a[15]_GND_4_o_add_27_OUT[15:0]> created at line 0.
    Found 16-bit adder for signal <a[15]_GND_4_o_add_29_OUT[15:0]> created at line 0.
    Found 16-bit adder for signal <a[15]_GND_4_o_add_31_OUT[15:0]> created at line 0.
    Found 23-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 22-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 21-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 20-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 19-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 18-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 17-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0017> created at line 0
    Summary:
	inferred  16 Adder/Subtractor(s).
	inferred  17 Comparator(s).
	inferred 211 Multiplexer(s).
Unit <div_16u_7u> synthesized.

Synthesizing Unit <mod_16u_4u>.
    Related source file is "".
    Found 20-bit adder for signal <n0705> created at line 0.
    Found 20-bit adder for signal <GND_5_o_b[3]_add_1_OUT> created at line 0.
    Found 19-bit adder for signal <n0709> created at line 0.
    Found 19-bit adder for signal <GND_5_o_b[3]_add_3_OUT> created at line 0.
    Found 18-bit adder for signal <n0713> created at line 0.
    Found 18-bit adder for signal <GND_5_o_b[3]_add_5_OUT> created at line 0.
    Found 17-bit adder for signal <n0717> created at line 0.
    Found 17-bit adder for signal <GND_5_o_b[3]_add_7_OUT> created at line 0.
    Found 16-bit adder for signal <n0721> created at line 0.
    Found 16-bit adder for signal <a[15]_b[3]_add_9_OUT> created at line 0.
    Found 16-bit adder for signal <n0725> created at line 0.
    Found 16-bit adder for signal <a[15]_GND_5_o_add_11_OUT> created at line 0.
    Found 16-bit adder for signal <n0729> created at line 0.
    Found 16-bit adder for signal <a[15]_GND_5_o_add_13_OUT> created at line 0.
    Found 16-bit adder for signal <n0733> created at line 0.
    Found 16-bit adder for signal <a[15]_GND_5_o_add_15_OUT> created at line 0.
    Found 16-bit adder for signal <n0737> created at line 0.
    Found 16-bit adder for signal <a[15]_GND_5_o_add_17_OUT> created at line 0.
    Found 16-bit adder for signal <n0741> created at line 0.
    Found 16-bit adder for signal <a[15]_GND_5_o_add_19_OUT> created at line 0.
    Found 16-bit adder for signal <n0745> created at line 0.
    Found 16-bit adder for signal <a[15]_GND_5_o_add_21_OUT> created at line 0.
    Found 16-bit adder for signal <n0749> created at line 0.
    Found 16-bit adder for signal <a[15]_GND_5_o_add_23_OUT> created at line 0.
    Found 16-bit adder for signal <n0753> created at line 0.
    Found 16-bit adder for signal <a[15]_GND_5_o_add_25_OUT> created at line 0.
    Found 16-bit adder for signal <n0757> created at line 0.
    Found 16-bit adder for signal <a[15]_GND_5_o_add_27_OUT> created at line 0.
    Found 16-bit adder for signal <n0761> created at line 0.
    Found 16-bit adder for signal <a[15]_GND_5_o_add_29_OUT> created at line 0.
    Found 16-bit adder for signal <n0765> created at line 0.
    Found 16-bit adder for signal <a[15]_GND_5_o_add_31_OUT> created at line 0.
    Found 16-bit adder for signal <n0769> created at line 0.
    Found 16-bit adder for signal <a[15]_GND_5_o_add_33_OUT> created at line 0.
    Found 20-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 19-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 18-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 17-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0017> created at line 0
    Summary:
	inferred  34 Adder/Subtractor(s).
	inferred  17 Comparator(s).
	inferred 257 Multiplexer(s).
Unit <mod_16u_4u> synthesized.

Synthesizing Unit <div_16u_4u>.
    Related source file is "".
    Found 20-bit adder for signal <GND_6_o_b[3]_add_1_OUT> created at line 0.
    Found 19-bit adder for signal <GND_6_o_b[3]_add_3_OUT> created at line 0.
    Found 18-bit adder for signal <GND_6_o_b[3]_add_5_OUT> created at line 0.
    Found 17-bit adder for signal <GND_6_o_b[3]_add_7_OUT> created at line 0.
    Found 16-bit adder for signal <a[15]_b[3]_add_9_OUT> created at line 0.
    Found 16-bit adder for signal <a[15]_GND_6_o_add_11_OUT> created at line 0.
    Found 16-bit adder for signal <a[15]_GND_6_o_add_13_OUT> created at line 0.
    Found 16-bit adder for signal <a[15]_GND_6_o_add_15_OUT> created at line 0.
    Found 16-bit adder for signal <a[15]_GND_6_o_add_17_OUT> created at line 0.
    Found 16-bit adder for signal <a[15]_GND_6_o_add_19_OUT> created at line 0.
    Found 16-bit adder for signal <a[15]_GND_6_o_add_21_OUT> created at line 0.
    Found 16-bit adder for signal <a[15]_GND_6_o_add_23_OUT> created at line 0.
    Found 16-bit adder for signal <a[15]_GND_6_o_add_25_OUT> created at line 0.
    Found 16-bit adder for signal <a[15]_GND_6_o_add_27_OUT[15:0]> created at line 0.
    Found 16-bit adder for signal <a[15]_GND_6_o_add_29_OUT[15:0]> created at line 0.
    Found 16-bit adder for signal <a[15]_GND_6_o_add_31_OUT[15:0]> created at line 0.
    Found 20-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 19-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 18-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 17-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0017> created at line 0
    Summary:
	inferred  16 Adder/Subtractor(s).
	inferred  17 Comparator(s).
	inferred 211 Multiplexer(s).
Unit <div_16u_4u> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 16x7-bit single-port Read Only RAM                    : 3
# Adders/Subtractors                                   : 153
 16-bit adder                                          : 108
 17-bit adder                                          : 9
 18-bit adder                                          : 9
 19-bit adder                                          : 9
 20-bit adder                                          : 9
 21-bit adder                                          : 2
 22-bit adder                                          : 2
 23-bit adder                                          : 2
 24-bit adder                                          : 1
 25-bit adder                                          : 1
 26-bit adder                                          : 1
# Registers                                            : 6
 1-bit register                                        : 3
 16-bit register                                       : 3
# Comparators                                          : 103
 16-bit comparator greater                             : 1
 16-bit comparator lessequal                           : 69
 17-bit comparator lessequal                           : 6
 18-bit comparator lessequal                           : 6
 19-bit comparator lessequal                           : 6
 20-bit comparator lessequal                           : 6
 21-bit comparator lessequal                           : 2
 22-bit comparator lessequal                           : 2
 23-bit comparator lessequal                           : 2
 24-bit comparator lessequal                           : 1
 25-bit comparator lessequal                           : 1
 26-bit comparator lessequal                           : 1
# Multiplexers                                         : 1411
 1-bit 2-to-1 multiplexer                              : 1392
 1-bit 4-to-1 multiplexer                              : 7
 16-bit 2-to-1 multiplexer                             : 9
 4-bit 2-to-1 multiplexer                              : 3
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <debouncer>.
The following registers are absorbed into counter <l_r_count>: 1 register on signal <l_r_count>.
Unit <debouncer> synthesized (advanced).

Synthesizing (advanced) Unit <ex3>.
The following registers are absorbed into counter <delay>: 1 register on signal <delay>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0140> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <count[15]_PWR_1_o_mod_58_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0157> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <count[15]_PWR_1_o_mod_41_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0174> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <count[15]_PWR_1_o_mod_50_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <ex3> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 16x7-bit single-port distributed Read Only RAM        : 3
# Adders/Subtractors                                   : 99
 16-bit adder                                          : 48
 16-bit adder carry in                                 : 48
 4-bit adder carry in                                  : 3
# Counters                                             : 3
 16-bit up counter                                     : 3
# Registers                                            : 3
 Flip-Flops                                            : 3
# Comparators                                          : 103
 16-bit comparator greater                             : 1
 16-bit comparator lessequal                           : 69
 17-bit comparator lessequal                           : 6
 18-bit comparator lessequal                           : 6
 19-bit comparator lessequal                           : 6
 20-bit comparator lessequal                           : 6
 21-bit comparator lessequal                           : 2
 22-bit comparator lessequal                           : 2
 23-bit comparator lessequal                           : 2
 24-bit comparator lessequal                           : 1
 25-bit comparator lessequal                           : 1
 26-bit comparator lessequal                           : 1
# Multiplexers                                         : 1411
 1-bit 2-to-1 multiplexer                              : 1392
 1-bit 4-to-1 multiplexer                              : 7
 16-bit 2-to-1 multiplexer                             : 9
 4-bit 2-to-1 multiplexer                              : 3
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <currentState[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 11    | 11
 01    | 01
 10    | 10
-------------------
INFO:Xst:2146 - In block <ex3>, Counter <db/l_r_count> <delay> are equivalent, XST will keep only <db/l_r_count>.

Optimizing unit <ex3> ...

Optimizing unit <mod_16u_4u> ...
WARNING:Xst:1710 - FF/Latch <count_14> (without init value) has a constant value of 0 in block <ex3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <count_15> (without init value) has a constant value of 0 in block <ex3>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ex3, actual ratio is 13.
FlipFlop count_13 has been replicated 1 time(s)
FlipFlop count_5 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 37
 Flip-Flops                                            : 37

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : ex3.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1536
#      GND                         : 1
#      INV                         : 16
#      LUT1                        : 29
#      LUT2                        : 13
#      LUT3                        : 154
#      LUT4                        : 69
#      LUT5                        : 256
#      LUT6                        : 328
#      MUXCY                       : 321
#      MUXF7                       : 12
#      VCC                         : 1
#      XORCY                       : 336
# FlipFlops/Latches                : 37
#      FD                          : 16
#      FDR                         : 20
#      FDRE                        : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 14
#      IBUF                        : 2
#      OBUF                        : 12

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              37  out of  18224     0%  
 Number of Slice LUTs:                  865  out of   9112     9%  
    Number used as Logic:               865  out of   9112     9%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    868
   Number with an unused Flip Flop:     831  out of    868    95%  
   Number with an unused LUT:             3  out of    868     0%  
   Number of fully used LUT-FF pairs:    34  out of    868     3%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                          15
 Number of bonded IOBs:                  15  out of    232     6%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 37    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.897ns (Maximum Frequency: 204.227MHz)
   Minimum input arrival time before clock: 4.554ns
   Maximum output required time after clock: 42.749ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.897ns (frequency: 204.227MHz)
  Total number of paths / destination ports: 618 / 37
-------------------------------------------------------------------------
Delay:               4.897ns (Levels of Logic = 3)
  Source:            count_12 (FF)
  Destination:       count_13 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: count_12 to count_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              58   0.447   1.829  count_12 (count_12)
     LUT6:I3->O            1   0.205   0.580  Mcount_count_val2_SW1 (N51)
     LUT6:I5->O           15   0.205   1.326  Mcount_count_val3 (Mcount_count_val)
     LUT5:I0->O            1   0.203   0.000  count_13_rstpot (count_13_rstpot)
     FD:D                      0.102          count_13
    ----------------------------------------
    Total                      4.897ns (1.162ns logic, 3.735ns route)
                                       (23.7% logic, 76.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 38 / 38
-------------------------------------------------------------------------
Offset:              4.554ns (Levels of Logic = 3)
  Source:            reset (PAD)
  Destination:       count_13 (FF)
  Destination Clock: clk rising

  Data Path: reset to count_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            22   1.222   1.498  reset_IBUF (reset_IBUF)
     LUT6:I0->O           15   0.203   1.326  Mcount_count_val3 (Mcount_count_val)
     LUT5:I0->O            1   0.203   0.000  count_13_rstpot (count_13_rstpot)
     FD:D                      0.102          count_13
    ----------------------------------------
    Total                      4.554ns (1.730ns logic, 2.824ns route)
                                       (38.0% logic, 62.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 25346810942043 / 11
-------------------------------------------------------------------------
Offset:              42.749ns (Levels of Logic = 37)
  Source:            count_12 (FF)
  Destination:       CD (PAD)
  Source Clock:      clk rising

  Data Path: count_12 to CD
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              58   0.447   1.829  count_12 (count_12)
     LUT3:I0->O           15   0.205   1.229  count[15]_PWR_1_o_div_49/Mmux_a[0]_a[15]_MUX_1301_o131 (count[15]_PWR_1_o_div_49/Madd_a[15]_GND_6_o_add_15_OUT_lut<12>)
     LUT5:I1->O            5   0.203   1.059  count[15]_PWR_1_o_mod_58/BUS_0009_INV_813_o1_SW0 (N42)
     LUT5:I0->O           23   0.203   1.382  count[15]_PWR_1_o_mod_58/BUS_0009_INV_813_o1 (count[15]_PWR_1_o_mod_58/BUS_0009_INV_813_o)
     LUT3:I0->O            1   0.205   0.827  count[15]_PWR_1_o_mod_58/Mmux_a[8]_a[15]_MUX_1028_o11 (count[15]_PWR_1_o_mod_58/Madd_a[15]_GND_5_o_add_19_OUT_Madd_lut<8>)
     LUT6:I2->O            1   0.203   0.580  count[15]_PWR_1_o_mod_58/BUS_0010_INV_830_o1_SW0 (N40)
     LUT6:I5->O           25   0.205   1.537  count[15]_PWR_1_o_mod_58/BUS_0010_INV_830_o1 (count[15]_PWR_1_o_mod_58/BUS_0010_INV_830_o)
     LUT5:I0->O            5   0.203   1.079  count[15]_PWR_1_o_mod_58/Mmux_a[9]_a[15]_MUX_1043_o11 (count[15]_PWR_1_o_mod_58/Madd_a[15]_GND_5_o_add_21_OUT_Madd_lut<9>)
     LUT6:I0->O            2   0.203   0.617  count[15]_PWR_1_o_mod_58/BUS_0011_INV_847_o2_SW0 (N48)
     LUT6:I5->O            1   0.205   0.000  count[15]_PWR_1_o_mod_58/BUS_0011_INV_847_o2_G (N102)
     MUXF7:I1->O          33   0.140   1.650  count[15]_PWR_1_o_mod_58/BUS_0011_INV_847_o2 (count[15]_PWR_1_o_mod_58/BUS_0011_INV_847_o)
     LUT5:I0->O            6   0.203   0.849  count[15]_PWR_1_o_mod_58/Mmux_a[10]_a[15]_MUX_1058_o11 (count[15]_PWR_1_o_mod_58/a[10]_a[15]_MUX_1058_o)
     LUT5:I3->O            1   0.203   0.000  count[15]_PWR_1_o_mod_58/BUS_0012_INV_864_o2_SW0_G (N94)
     MUXF7:I1->O           2   0.140   0.721  count[15]_PWR_1_o_mod_58/BUS_0012_INV_864_o2_SW0 (N46)
     LUT6:I4->O            1   0.203   0.000  count[15]_PWR_1_o_mod_58/BUS_0012_INV_864_o2_G (N104)
     MUXF7:I1->O          32   0.140   1.636  count[15]_PWR_1_o_mod_58/BUS_0012_INV_864_o2 (count[15]_PWR_1_o_mod_58/BUS_0012_INV_864_o)
     LUT5:I0->O            3   0.203   0.898  count[15]_PWR_1_o_mod_58/Mmux_a[8]_a[15]_MUX_1076_o11 (count[15]_PWR_1_o_mod_58/a[8]_a[15]_MUX_1076_o)
     LUT6:I2->O            1   0.203   0.684  count[15]_PWR_1_o_mod_58/BUS_0013_INV_881_o2_SW0 (N44)
     LUT6:I4->O           24   0.203   1.401  count[15]_PWR_1_o_mod_58/BUS_0013_INV_881_o2 (count[15]_PWR_1_o_mod_58/BUS_0013_INV_881_o)
     LUT3:I0->O            3   0.205   0.995  count[15]_PWR_1_o_mod_58/Mmux_a[13]_a[15]_MUX_1087_o11 (count[15]_PWR_1_o_mod_58/a[13]_a[15]_MUX_1087_o)
     LUT5:I0->O           27   0.203   1.449  count[15]_PWR_1_o_mod_58/BUS_0014_INV_898_o22 (count[15]_PWR_1_o_mod_58/BUS_0014_INV_898_o21)
     LUT6:I3->O            4   0.205   1.048  count[15]_PWR_1_o_mod_58/Mmux_a[14]_a[15]_MUX_1102_o11 (count[15]_PWR_1_o_mod_58/a[14]_a[15]_MUX_1102_o)
     LUT6:I0->O            1   0.203   0.944  count[15]_PWR_1_o_mod_58/BUS_0015_INV_915_o21 (count[15]_PWR_1_o_mod_58/BUS_0015_INV_915_o2)
     LUT6:I0->O           39   0.203   1.620  count[15]_PWR_1_o_mod_58/BUS_0015_INV_915_o23 (count[15]_PWR_1_o_mod_58/BUS_0015_INV_915_o)
     LUT3:I0->O            1   0.205   0.944  count[15]_PWR_1_o_mod_58/Mmux_a[11]_a[15]_MUX_1121_o11 (count[15]_PWR_1_o_mod_58/a[11]_a[15]_MUX_1121_o)
     LUT6:I0->O            1   0.203   0.684  count[15]_PWR_1_o_mod_58/BUS_0016_INV_932_o24_SW0 (N69)
     LUT6:I4->O           18   0.203   1.394  count[15]_PWR_1_o_mod_58/BUS_0016_INV_932_o24 (count[15]_PWR_1_o_mod_58/BUS_0016_INV_932_o)
     LUT5:I0->O            3   0.203   0.995  count[15]_PWR_1_o_mod_58/Mmux_a[0]_a[15]_MUX_1148_o131 (count[15]_PWR_1_o_mod_58/a[3]_a[15]_MUX_1145_o)
     LUT5:I0->O            0   0.203   0.000  count[15]_PWR_1_o_mod_58/Mcompar_BUS_0017_INV_949_o_lutdi1 (count[15]_PWR_1_o_mod_58/Mcompar_BUS_0017_INV_949_o_lutdi1)
     MUXCY:DI->O           1   0.145   0.000  count[15]_PWR_1_o_mod_58/Mcompar_BUS_0017_INV_949_o_cy<1> (count[15]_PWR_1_o_mod_58/Mcompar_BUS_0017_INV_949_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  count[15]_PWR_1_o_mod_58/Mcompar_BUS_0017_INV_949_o_cy<2> (count[15]_PWR_1_o_mod_58/Mcompar_BUS_0017_INV_949_o_cy<2>)
     MUXCY:CI->O           2   0.213   0.721  count[15]_PWR_1_o_mod_58/Mcompar_BUS_0017_INV_949_o_cy<3> (count[15]_PWR_1_o_mod_58/Mcompar_BUS_0017_INV_949_o_cy<3>)
     LUT6:I4->O            2   0.203   0.617  count[15]_PWR_1_o_mod_58/Mcompar_BUS_0017_INV_949_o_cy<4> (count[15]_PWR_1_o_mod_58/BUS_0017_INV_949_o)
     LUT6:I5->O            6   0.205   1.089  count[15]_PWR_1_o_mod_58/Mmux_o41 (count[15]_PWR_1_o_mod_58_OUT<3>)
     LUT6:I1->O            1   0.203   0.924  Mmux_CA12 (Mmux_CA11)
     LUT6:I1->O            2   0.203   0.845  Mmux_CA15 (CA_OBUF)
     LUT3:I0->O            1   0.205   0.579  Mmux_CD15 (CD_OBUF)
     OBUF:I->O                 2.571          CD_OBUF (CD)
    ----------------------------------------
    Total                     42.749ns (9.923ns logic, 32.826ns route)
                                       (23.2% logic, 76.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.897|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 10.09 secs
 
--> 


Total memory usage is 405464 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    5 (   0 filtered)
Number of infos    :    4 (   0 filtered)

