example-0: 
// Design a module that implements an AND gate

module and_gate( 
    input a, 
    input b, 
    output out );

    // assing the AND of a and b to out


================================================================
example-1: 
// Design a module that implements an AND gate

module and_gate( 
    input a, 
    input b, 
    output out );

    // assing the AND of a and b to out


================================================================
example-2: 
// Design a module that implements an AND gate

module and_gate( 
    input a, 
    input b, 
    output out );

    // assing the AND of a and b to out
output out;


always@(a, b)
begin
out = a & b;
end

================================================================
example-3: 
// Design a module that implements an AND gate

module and_gate( 
    input a, 
    input b, 
    output out );

    // assing the AND of a and b to out
 assign out = a & b;

 endmodule
module ripple_carry_counter(clock,reset);
input clock,reset;
//output reg [3:0]q;

reg [3:0]q,q_temp;
always @(posedge clock, posedge reset)
begin
if(reset)
q<=4'b0;
else
q<=q_temp;
end

always @(q)
begin
q_temp<=q-1;
end


================================================================
example-4: 
// Design a module that implements an AND gate

module and_gate( 
    input a, 
    input b, 
    output out );

    // assing the AND of a and b to out
 wire and1, and2;
 always @(a, b, and1)
 and @(a, b, and2);
 
 assign out = and1 & and2;


================================================================
