strict digraph  {
"0 /nncf_model_input_0" [id=0, label="nncf_model_input_#0", style=filled, type=nncf_model_input];
"1 AsymmetricQuantizer/asymmetric_quantize_0" [color=green, id=1, label="AFQ_[B:8 M:A SGN:S PC:N]_#1_G0", style=filled, type=asymmetric_quantize];
"2 SSD_VGG/__getitem___0" [id=2, label="__getitem___#2", style=filled, type=__getitem__];
"3 SSD_VGG/unsqueeze_0" [id=3, label="unsqueeze_#3", style=filled, type=unsqueeze];
"4 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[0]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=green, id=4, label="WFQ_[B:8 M:S SGN:S PC:Y]_#4_G0", style=filled, type=symmetric_quantize];
"5 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[0]/conv2d_0" [color=lightblue, id=5, label="conv2d_k3x3_PAD_#5", style=filled, type=conv2d];
"6 SSD_VGG/MultiOutputSequential[basenet]/ReLU[1]/relu__0" [id=6, label="relu__#6", style=filled, type=relu_];
"7 SSD_VGG/MultiOutputSequential[basenet]/ReLU[1]/AsymmetricQuantizer/asymmetric_quantize_0" [color=green, id=7, label="AFQ_[B:8 M:A SGN:S PC:N]_#7_G1", style=filled, type=asymmetric_quantize];
"8 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[2]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=green, id=8, label="WFQ_[B:8 M:S SGN:S PC:Y]_#8_G1", style=filled, type=symmetric_quantize];
"9 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[2]/conv2d_0" [color=lightblue, id=9, label="conv2d_k3x3_PAD_#9", style=filled, type=conv2d];
"10 SSD_VGG/MultiOutputSequential[basenet]/ReLU[3]/relu__0" [id=10, label="relu__#10", style=filled, type=relu_];
"11 SSD_VGG/MultiOutputSequential[basenet]/ReLU[3]/SymmetricQuantizer/symmetric_quantize_0" [color=red, id=11, label="AFQ_[B:4 M:S SGN:U PC:N]_#11_G2", style=filled, type=symmetric_quantize];
"12 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[4]/max_pool2d_0" [id=12, label="max_pool2d_#12", style=filled, type=max_pool2d];
"13 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[5]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=red, id=13, label="WFQ_[B:4 M:S SGN:S PC:Y]_#13_G2", style=filled, type=symmetric_quantize];
"14 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[5]/pad_0" [color=lightblue, id=14, label="pad_k3x3_PAD_#14", style=filled, type=pad];
"15 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[5]/conv2d_0" [color=lightblue, id=15, label="conv2d_k3x3_PAD_#15", style=filled, type=conv2d];
"16 SSD_VGG/MultiOutputSequential[basenet]/ReLU[6]/relu__0" [id=16, label="relu__#16", style=filled, type=relu_];
"17 SSD_VGG/MultiOutputSequential[basenet]/ReLU[6]/SymmetricQuantizer/symmetric_quantize_0" [color=red, id=17, label="AFQ_[B:4 M:S SGN:U PC:N]_#17_G3", style=filled, type=symmetric_quantize];
"18 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[7]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=red, id=18, label="WFQ_[B:4 M:S SGN:S PC:Y]_#18_G3", style=filled, type=symmetric_quantize];
"19 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[7]/pad_0" [color=lightblue, id=19, label="pad_k3x3_PAD_#19", style=filled, type=pad];
"20 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[7]/conv2d_0" [color=lightblue, id=20, label="conv2d_k3x3_PAD_#20", style=filled, type=conv2d];
"21 SSD_VGG/MultiOutputSequential[basenet]/ReLU[8]/relu__0" [id=21, label="relu__#21", style=filled, type=relu_];
"22 SSD_VGG/MultiOutputSequential[basenet]/ReLU[8]/SymmetricQuantizer/symmetric_quantize_0" [color=red, id=22, label="AFQ_[B:4 M:S SGN:U PC:N]_#22_G4", style=filled, type=symmetric_quantize];
"23 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[9]/max_pool2d_0" [id=23, label="max_pool2d_#23", style=filled, type=max_pool2d];
"24 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[10]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=red, id=24, label="WFQ_[B:4 M:S SGN:S PC:Y]_#24_G4", style=filled, type=symmetric_quantize];
"25 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[10]/pad_0" [color=lightblue, id=25, label="pad_k3x3_PAD_#25", style=filled, type=pad];
"26 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[10]/conv2d_0" [color=lightblue, id=26, label="conv2d_k3x3_PAD_#26", style=filled, type=conv2d];
"27 SSD_VGG/MultiOutputSequential[basenet]/ReLU[11]/relu__0" [id=27, label="relu__#27", style=filled, type=relu_];
"28 SSD_VGG/MultiOutputSequential[basenet]/ReLU[11]/AsymmetricQuantizer/asymmetric_quantize_0" [color=green, id=28, label="AFQ_[B:8 M:A SGN:S PC:N]_#28_G5", style=filled, type=asymmetric_quantize];
"29 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[12]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=green, id=29, label="WFQ_[B:8 M:S SGN:S PC:Y]_#29_G5", style=filled, type=symmetric_quantize];
"30 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[12]/conv2d_0" [color=lightblue, id=30, label="conv2d_k3x3_PAD_#30", style=filled, type=conv2d];
"31 SSD_VGG/MultiOutputSequential[basenet]/ReLU[13]/relu__0" [id=31, label="relu__#31", style=filled, type=relu_];
"32 SSD_VGG/MultiOutputSequential[basenet]/ReLU[13]/AsymmetricQuantizer/asymmetric_quantize_0" [color=green, id=32, label="AFQ_[B:8 M:A SGN:S PC:N]_#32_G6", style=filled, type=asymmetric_quantize];
"33 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[14]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=green, id=33, label="WFQ_[B:8 M:S SGN:S PC:Y]_#33_G6", style=filled, type=symmetric_quantize];
"34 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[14]/conv2d_0" [color=lightblue, id=34, label="conv2d_k3x3_PAD_#34", style=filled, type=conv2d];
"35 SSD_VGG/MultiOutputSequential[basenet]/ReLU[15]/relu__0" [id=35, label="relu__#35", style=filled, type=relu_];
"36 SSD_VGG/MultiOutputSequential[basenet]/ReLU[15]/SymmetricQuantizer/symmetric_quantize_0" [color=red, id=36, label="AFQ_[B:4 M:S SGN:U PC:N]_#36_G7", style=filled, type=symmetric_quantize];
"37 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[16]/max_pool2d_0" [id=37, label="max_pool2d_#37", style=filled, type=max_pool2d];
"38 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[17]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=purple, id=38, label="WFQ_[B:2 M:S SGN:S PC:Y]_#38_G7", style=filled, type=symmetric_quantize];
"39 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[17]/pad_0" [color=lightblue, id=39, label="pad_k3x3_PAD_#39", style=filled, type=pad];
"40 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[17]/conv2d_0" [color=lightblue, id=40, label="conv2d_k3x3_PAD_#40", style=filled, type=conv2d];
"41 SSD_VGG/MultiOutputSequential[basenet]/ReLU[18]/relu__0" [id=41, label="relu__#41", style=filled, type=relu_];
"42 SSD_VGG/MultiOutputSequential[basenet]/ReLU[18]/SymmetricQuantizer/symmetric_quantize_0" [color=red, id=42, label="AFQ_[B:4 M:S SGN:U PC:N]_#42_G8", style=filled, type=symmetric_quantize];
"43 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[19]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=red, id=43, label="WFQ_[B:4 M:S SGN:S PC:Y]_#43_G8", style=filled, type=symmetric_quantize];
"44 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[19]/pad_0" [color=lightblue, id=44, label="pad_k3x3_PAD_#44", style=filled, type=pad];
"45 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[19]/conv2d_0" [color=lightblue, id=45, label="conv2d_k3x3_PAD_#45", style=filled, type=conv2d];
"46 SSD_VGG/MultiOutputSequential[basenet]/ReLU[20]/relu__0" [id=46, label="relu__#46", style=filled, type=relu_];
"47 SSD_VGG/MultiOutputSequential[basenet]/ReLU[20]/AsymmetricQuantizer/asymmetric_quantize_0" [color=green, id=47, label="AFQ_[B:8 M:A SGN:S PC:N]_#47_G9", style=filled, type=asymmetric_quantize];
"48 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[21]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=green, id=48, label="WFQ_[B:8 M:S SGN:S PC:Y]_#48_G9", style=filled, type=symmetric_quantize];
"49 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[21]/conv2d_0" [color=lightblue, id=49, label="conv2d_k3x3_PAD_#49", style=filled, type=conv2d];
"50 SSD_VGG/MultiOutputSequential[basenet]/ReLU[22]/relu__0" [id=50, label="relu__#50", style=filled, type=relu_];
"51 SSD_VGG/MultiOutputSequential[basenet]/ReLU[22]/AsymmetricQuantizer/asymmetric_quantize_0" [color=green, id=51, label="AFQ_[B:8 M:A SGN:S PC:N]_#51_G29", style=filled, type=asymmetric_quantize];
"52 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[23]/max_pool2d_0" [id=52, label="max_pool2d_#52", style=filled, type=max_pool2d];
"53 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[24]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=red, id=53, label="WFQ_[B:4 M:S SGN:S PC:Y]_#53_G29", style=filled, type=symmetric_quantize];
"54 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[24]/conv2d_0" [color=lightblue, id=54, label="conv2d_k3x3_PAD_#54", style=filled, type=conv2d];
"55 SSD_VGG/MultiOutputSequential[basenet]/ReLU[25]/relu__0" [id=55, label="relu__#55", style=filled, type=relu_];
"56 SSD_VGG/MultiOutputSequential[basenet]/ReLU[25]/SymmetricQuantizer/symmetric_quantize_0" [color=red, id=56, label="AFQ_[B:4 M:S SGN:U PC:N]_#56_G10", style=filled, type=symmetric_quantize];
"57 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[26]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=red, id=57, label="WFQ_[B:4 M:S SGN:S PC:Y]_#57_G10", style=filled, type=symmetric_quantize];
"58 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[26]/pad_0" [color=lightblue, id=58, label="pad_k3x3_PAD_#58", style=filled, type=pad];
"59 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[26]/conv2d_0" [color=lightblue, id=59, label="conv2d_k3x3_PAD_#59", style=filled, type=conv2d];
"60 SSD_VGG/MultiOutputSequential[basenet]/ReLU[27]/relu__0" [id=60, label="relu__#60", style=filled, type=relu_];
"61 SSD_VGG/MultiOutputSequential[basenet]/ReLU[27]/SymmetricQuantizer/symmetric_quantize_0" [color=red, id=61, label="AFQ_[B:4 M:S SGN:U PC:N]_#61_G11", style=filled, type=symmetric_quantize];
"62 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[28]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=red, id=62, label="WFQ_[B:4 M:S SGN:S PC:Y]_#62_G11", style=filled, type=symmetric_quantize];
"63 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[28]/pad_0" [color=lightblue, id=63, label="pad_k3x3_PAD_#63", style=filled, type=pad];
"64 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[28]/conv2d_0" [color=lightblue, id=64, label="conv2d_k3x3_PAD_#64", style=filled, type=conv2d];
"65 SSD_VGG/MultiOutputSequential[basenet]/ReLU[29]/relu__0" [id=65, label="relu__#65", style=filled, type=relu_];
"66 SSD_VGG/MultiOutputSequential[basenet]/ReLU[29]/SymmetricQuantizer/symmetric_quantize_0" [color=red, id=66, label="AFQ_[B:4 M:S SGN:U PC:N]_#66_G12", style=filled, type=symmetric_quantize];
"67 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[30]/max_pool2d_0" [id=67, label="max_pool2d_#67", style=filled, type=max_pool2d];
"68 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[31]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=red, id=68, label="WFQ_[B:4 M:S SGN:S PC:Y]_#68_G12", style=filled, type=symmetric_quantize];
"69 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[31]/pad_0" [color=lightblue, id=69, label="pad_k3x3_PAD_#69", style=filled, type=pad];
"70 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[31]/conv2d_0" [color=lightblue, id=70, label="conv2d_k3x3_PAD_#70", style=filled, type=conv2d];
"71 SSD_VGG/MultiOutputSequential[basenet]/ReLU[32]/relu__0" [id=71, label="relu__#71", style=filled, type=relu_];
"72 SSD_VGG/MultiOutputSequential[basenet]/ReLU[32]/SymmetricQuantizer/symmetric_quantize_0" [color=red, id=72, label="AFQ_[B:4 M:S SGN:U PC:N]_#72_G13", style=filled, type=symmetric_quantize];
"73 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[33]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=purple, id=73, label="WFQ_[B:2 M:S SGN:S PC:Y]_#73_G13", style=filled, type=symmetric_quantize];
"74 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[33]/pad_0" [color=lightblue, id=74, label="pad_k1x1_PAD_#74", style=filled, type=pad];
"75 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[33]/conv2d_0" [color=lightblue, id=75, label="conv2d_k1x1_PAD_#75", style=filled, type=conv2d];
"76 SSD_VGG/MultiOutputSequential[basenet]/ReLU[34]/relu__0" [id=76, label="relu__#76", style=filled, type=relu_];
"77 SSD_VGG/MultiOutputSequential[basenet]/ReLU[34]/SymmetricQuantizer/symmetric_quantize_0" [color=red, id=77, label="AFQ_[B:4 M:S SGN:U PC:N]_#77_G22", style=filled, type=symmetric_quantize];
"78 SSD_VGG/NNCFUserL2Norm[L2Norm]/pow_0" [id=78, label="pow_#78", style=filled, type=pow];
"79 SSD_VGG/NNCFUserL2Norm[L2Norm]/AsymmetricQuantizer/asymmetric_quantize_0" [color=green, id=79, label="AFQ_[B:8 M:A SGN:S PC:N]_#79_G14", style=filled, type=asymmetric_quantize];
"80 SSD_VGG/NNCFUserL2Norm[L2Norm]/sum_0" [id=80, label="sum_#80", style=filled, type=sum];
"81 SSD_VGG/NNCFUserL2Norm[L2Norm]/sqrt_0" [id=81, label="sqrt_#81", style=filled, type=sqrt];
"82 SSD_VGG/NNCFUserL2Norm[L2Norm]/SymmetricQuantizer/symmetric_quantize_0" [color=red, id=82, label="AFQ_[B:4 M:S SGN:U PC:N]_#82_G15", style=filled, type=symmetric_quantize];
"83 SSD_VGG/NNCFUserL2Norm[L2Norm]/__add___0" [id=83, label="__add___#83", style=filled, type=__add__];
"84 SSD_VGG/NNCFUserL2Norm[L2Norm]/AsymmetricQuantizer/asymmetric_quantize_1" [color=green, id=84, label="AFQ_[B:8 M:A SGN:S PC:N]_#84_G29", style=filled, type=asymmetric_quantize];
"85 SSD_VGG/NNCFUserL2Norm[L2Norm]/div_0" [id=85, label="div_#85", style=filled, type=div];
"86 SSD_VGG/NNCFUserL2Norm[L2Norm]/AsymmetricQuantizer/asymmetric_quantize_2" [color=green, id=86, label="AFQ_[B:8 M:A SGN:S PC:N]_#86_G21", style=filled, type=asymmetric_quantize];
"87 SSD_VGG/NNCFUserL2Norm[L2Norm]/__rmul___0" [id=87, label="__rmul___#87", style=filled, type=__rmul__];
"88 SSD_VGG/NNCFUserL2Norm[L2Norm]/SymmetricQuantizer/symmetric_quantize_1" [color=red, id=88, label="AFQ_[B:4 M:S SGN:U PC:N]_#88_G28", style=filled, type=symmetric_quantize];
"89 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[0]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=red, id=89, label="WFQ_[B:4 M:S SGN:S PC:Y]_#89_G22", style=filled, type=symmetric_quantize];
"90 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[0]/conv2d_0" [color=lightblue, id=90, label="conv2d_k1x1_#90", style=filled, type=conv2d];
"91 SSD_VGG/MultiOutputSequential[extras]/ReLU[1]/relu__0" [id=91, label="relu__#91", style=filled, type=relu_];
"92 SSD_VGG/MultiOutputSequential[extras]/ReLU[1]/SymmetricQuantizer/symmetric_quantize_0" [color=red, id=92, label="AFQ_[B:4 M:S SGN:U PC:N]_#92_G16", style=filled, type=symmetric_quantize];
"93 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[2]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=red, id=93, label="WFQ_[B:4 M:S SGN:S PC:Y]_#93_G16", style=filled, type=symmetric_quantize];
"94 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[2]/pad_0" [color=lightblue, id=94, label="pad_k1x1_PAD_#94", style=filled, type=pad];
"95 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[2]/conv2d_0" [color=lightblue, id=95, label="conv2d_k1x1_PAD_#95", style=filled, type=conv2d];
"96 SSD_VGG/MultiOutputSequential[extras]/ReLU[3]/relu__0" [id=96, label="relu__#96", style=filled, type=relu_];
"97 SSD_VGG/MultiOutputSequential[extras]/ReLU[3]/SymmetricQuantizer/symmetric_quantize_0" [color=red, id=97, label="AFQ_[B:4 M:S SGN:U PC:N]_#97_G23", style=filled, type=symmetric_quantize];
"98 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[4]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=red, id=98, label="WFQ_[B:4 M:S SGN:S PC:Y]_#98_G23", style=filled, type=symmetric_quantize];
"99 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[4]/conv2d_0" [color=lightblue, id=99, label="conv2d_k1x1_#99", style=filled, type=conv2d];
"100 SSD_VGG/MultiOutputSequential[extras]/ReLU[5]/relu__0" [id=100, label="relu__#100", style=filled, type=relu_];
"101 SSD_VGG/MultiOutputSequential[extras]/ReLU[5]/SymmetricQuantizer/symmetric_quantize_0" [color=red, id=101, label="AFQ_[B:4 M:S SGN:U PC:N]_#101_G17", style=filled, type=symmetric_quantize];
"102 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[6]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=purple, id=102, label="WFQ_[B:2 M:S SGN:S PC:Y]_#102_G17", style=filled, type=symmetric_quantize];
"103 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[6]/pad_0" [color=lightblue, id=103, label="pad_k1x1_PAD_#103", style=filled, type=pad];
"104 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[6]/conv2d_0" [color=lightblue, id=104, label="conv2d_k1x1_PAD_#104", style=filled, type=conv2d];
"105 SSD_VGG/MultiOutputSequential[extras]/ReLU[7]/relu__0" [id=105, label="relu__#105", style=filled, type=relu_];
"106 SSD_VGG/MultiOutputSequential[extras]/ReLU[7]/SymmetricQuantizer/symmetric_quantize_0" [color=red, id=106, label="AFQ_[B:4 M:S SGN:U PC:N]_#106_G24", style=filled, type=symmetric_quantize];
"107 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[8]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=purple, id=107, label="WFQ_[B:2 M:S SGN:S PC:Y]_#107_G24", style=filled, type=symmetric_quantize];
"108 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[8]/conv2d_0" [color=lightblue, id=108, label="conv2d_k1x1_#108", style=filled, type=conv2d];
"109 SSD_VGG/MultiOutputSequential[extras]/ReLU[9]/relu__0" [id=109, label="relu__#109", style=filled, type=relu_];
"110 SSD_VGG/MultiOutputSequential[extras]/ReLU[9]/SymmetricQuantizer/symmetric_quantize_0" [color=red, id=110, label="AFQ_[B:4 M:S SGN:U PC:N]_#110_G18", style=filled, type=symmetric_quantize];
"111 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[10]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=red, id=111, label="WFQ_[B:4 M:S SGN:S PC:Y]_#111_G18", style=filled, type=symmetric_quantize];
"112 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[10]/pad_0" [color=lightblue, id=112, label="pad_k1x1_PAD_#112", style=filled, type=pad];
"113 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[10]/conv2d_0" [color=lightblue, id=113, label="conv2d_k1x1_PAD_#113", style=filled, type=conv2d];
"114 SSD_VGG/MultiOutputSequential[extras]/ReLU[11]/relu__0" [id=114, label="relu__#114", style=filled, type=relu_];
"115 SSD_VGG/MultiOutputSequential[extras]/ReLU[11]/SymmetricQuantizer/symmetric_quantize_0" [color=red, id=115, label="AFQ_[B:4 M:S SGN:U PC:N]_#115_G25", style=filled, type=symmetric_quantize];
"116 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[12]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=purple, id=116, label="WFQ_[B:2 M:S SGN:S PC:Y]_#116_G25", style=filled, type=symmetric_quantize];
"117 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[12]/conv2d_0" [color=lightblue, id=117, label="conv2d_k1x1_#117", style=filled, type=conv2d];
"118 SSD_VGG/MultiOutputSequential[extras]/ReLU[13]/relu__0" [id=118, label="relu__#118", style=filled, type=relu_];
"119 SSD_VGG/MultiOutputSequential[extras]/ReLU[13]/SymmetricQuantizer/symmetric_quantize_0" [color=red, id=119, label="AFQ_[B:4 M:S SGN:U PC:N]_#119_G19", style=filled, type=symmetric_quantize];
"120 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[14]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=purple, id=120, label="WFQ_[B:2 M:S SGN:S PC:Y]_#120_G19", style=filled, type=symmetric_quantize];
"121 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[14]/pad_0" [color=lightblue, id=121, label="pad_k1x1_PAD_#121", style=filled, type=pad];
"122 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[14]/conv2d_0" [color=lightblue, id=122, label="conv2d_k1x1_PAD_#122", style=filled, type=conv2d];
"123 SSD_VGG/MultiOutputSequential[extras]/ReLU[15]/relu__0" [id=123, label="relu__#123", style=filled, type=relu_];
"124 SSD_VGG/MultiOutputSequential[extras]/ReLU[15]/SymmetricQuantizer/symmetric_quantize_0" [color=red, id=124, label="AFQ_[B:4 M:S SGN:U PC:N]_#124_G26", style=filled, type=symmetric_quantize];
"125 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[16]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=purple, id=125, label="WFQ_[B:2 M:S SGN:S PC:Y]_#125_G26", style=filled, type=symmetric_quantize];
"126 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[16]/conv2d_0" [color=lightblue, id=126, label="conv2d_k1x1_#126", style=filled, type=conv2d];
"127 SSD_VGG/MultiOutputSequential[extras]/ReLU[17]/relu__0" [id=127, label="relu__#127", style=filled, type=relu_];
"128 SSD_VGG/MultiOutputSequential[extras]/ReLU[17]/SymmetricQuantizer/symmetric_quantize_0" [color=red, id=128, label="AFQ_[B:4 M:S SGN:U PC:N]_#128_G20", style=filled, type=symmetric_quantize];
"129 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[18]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=purple, id=129, label="WFQ_[B:2 M:S SGN:S PC:Y]_#129_G20", style=filled, type=symmetric_quantize];
"130 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[18]/pad_0" [color=lightblue, id=130, label="pad_k4x4_PAD_#130", style=filled, type=pad];
"131 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[18]/conv2d_0" [color=lightblue, id=131, label="conv2d_k4x4_PAD_#131", style=filled, type=conv2d];
"132 SSD_VGG/MultiOutputSequential[extras]/ReLU[19]/relu__0" [id=132, label="relu__#132", style=filled, type=relu_];
"133 SSD_VGG/MultiOutputSequential[extras]/ReLU[19]/SymmetricQuantizer/symmetric_quantize_0" [color=red, id=133, label="AFQ_[B:4 M:S SGN:U PC:N]_#133_G27", style=filled, type=symmetric_quantize];
"134 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[loc]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=purple, id=134, label="WFQ_[B:2 M:S SGN:S PC:Y]_#134_G28", style=filled, type=symmetric_quantize];
"135 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[loc]/pad_0" [color=lightblue, id=135, label="pad_k3x3_PAD_#135", style=filled, type=pad];
"136 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[loc]/conv2d_0" [color=lightblue, id=136, label="conv2d_k3x3_PAD_#136", style=filled, type=conv2d];
"137 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[conf]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=red, id=137, label="WFQ_[B:4 M:S SGN:S PC:Y]_#137_G28", style=filled, type=symmetric_quantize];
"138 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[conf]/pad_0" [color=lightblue, id=138, label="pad_k3x3_PAD_#138", style=filled, type=pad];
"139 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[conf]/conv2d_0" [color=lightblue, id=139, label="conv2d_k3x3_PAD_#139", style=filled, type=conv2d];
"140 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/permute_0" [id=140, label="permute_#140", style=filled, type=permute];
"141 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/permute_1" [id=141, label="permute_#141", style=filled, type=permute];
"142 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[loc]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=purple, id=142, label="WFQ_[B:2 M:S SGN:S PC:Y]_#142_G22", style=filled, type=symmetric_quantize];
"143 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[loc]/pad_0" [color=lightblue, id=143, label="pad_k3x3_PAD_#143", style=filled, type=pad];
"144 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[loc]/conv2d_0" [color=lightblue, id=144, label="conv2d_k3x3_PAD_#144", style=filled, type=conv2d];
"145 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[conf]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=purple, id=145, label="WFQ_[B:2 M:S SGN:S PC:Y]_#145_G22", style=filled, type=symmetric_quantize];
"146 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[conf]/pad_0" [color=lightblue, id=146, label="pad_k3x3_PAD_#146", style=filled, type=pad];
"147 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[conf]/conv2d_0" [color=lightblue, id=147, label="conv2d_k3x3_PAD_#147", style=filled, type=conv2d];
"148 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/permute_0" [id=148, label="permute_#148", style=filled, type=permute];
"149 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/permute_1" [id=149, label="permute_#149", style=filled, type=permute];
"150 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[loc]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=purple, id=150, label="WFQ_[B:2 M:S SGN:S PC:Y]_#150_G23", style=filled, type=symmetric_quantize];
"151 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[loc]/pad_0" [color=lightblue, id=151, label="pad_k3x3_PAD_#151", style=filled, type=pad];
"152 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[loc]/conv2d_0" [color=lightblue, id=152, label="conv2d_k3x3_PAD_#152", style=filled, type=conv2d];
"153 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[conf]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=purple, id=153, label="WFQ_[B:2 M:S SGN:S PC:Y]_#153_G23", style=filled, type=symmetric_quantize];
"154 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[conf]/pad_0" [color=lightblue, id=154, label="pad_k3x3_PAD_#154", style=filled, type=pad];
"155 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[conf]/conv2d_0" [color=lightblue, id=155, label="conv2d_k3x3_PAD_#155", style=filled, type=conv2d];
"156 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/permute_0" [id=156, label="permute_#156", style=filled, type=permute];
"157 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/permute_1" [id=157, label="permute_#157", style=filled, type=permute];
"158 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[loc]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=purple, id=158, label="WFQ_[B:2 M:S SGN:S PC:Y]_#158_G24", style=filled, type=symmetric_quantize];
"159 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[loc]/pad_0" [color=lightblue, id=159, label="pad_k3x3_PAD_#159", style=filled, type=pad];
"160 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[loc]/conv2d_0" [color=lightblue, id=160, label="conv2d_k3x3_PAD_#160", style=filled, type=conv2d];
"161 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[conf]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=red, id=161, label="WFQ_[B:4 M:S SGN:S PC:Y]_#161_G24", style=filled, type=symmetric_quantize];
"162 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[conf]/pad_0" [color=lightblue, id=162, label="pad_k3x3_PAD_#162", style=filled, type=pad];
"163 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[conf]/conv2d_0" [color=lightblue, id=163, label="conv2d_k3x3_PAD_#163", style=filled, type=conv2d];
"164 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/permute_0" [id=164, label="permute_#164", style=filled, type=permute];
"165 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/permute_1" [id=165, label="permute_#165", style=filled, type=permute];
"166 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[loc]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=purple, id=166, label="WFQ_[B:2 M:S SGN:S PC:Y]_#166_G25", style=filled, type=symmetric_quantize];
"167 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[loc]/pad_0" [color=lightblue, id=167, label="pad_k3x3_PAD_#167", style=filled, type=pad];
"168 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[loc]/conv2d_0" [color=lightblue, id=168, label="conv2d_k3x3_PAD_#168", style=filled, type=conv2d];
"169 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[conf]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=purple, id=169, label="WFQ_[B:2 M:S SGN:S PC:Y]_#169_G25", style=filled, type=symmetric_quantize];
"170 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[conf]/pad_0" [color=lightblue, id=170, label="pad_k3x3_PAD_#170", style=filled, type=pad];
"171 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[conf]/conv2d_0" [color=lightblue, id=171, label="conv2d_k3x3_PAD_#171", style=filled, type=conv2d];
"172 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/permute_0" [id=172, label="permute_#172", style=filled, type=permute];
"173 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/permute_1" [id=173, label="permute_#173", style=filled, type=permute];
"174 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[loc]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=purple, id=174, label="WFQ_[B:2 M:S SGN:S PC:Y]_#174_G26", style=filled, type=symmetric_quantize];
"175 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[loc]/pad_0" [color=lightblue, id=175, label="pad_k3x3_PAD_#175", style=filled, type=pad];
"176 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[loc]/conv2d_0" [color=lightblue, id=176, label="conv2d_k3x3_PAD_#176", style=filled, type=conv2d];
"177 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[conf]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=red, id=177, label="WFQ_[B:4 M:S SGN:S PC:Y]_#177_G26", style=filled, type=symmetric_quantize];
"178 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[conf]/pad_0" [color=lightblue, id=178, label="pad_k3x3_PAD_#178", style=filled, type=pad];
"179 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[conf]/conv2d_0" [color=lightblue, id=179, label="conv2d_k3x3_PAD_#179", style=filled, type=conv2d];
"180 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/permute_0" [id=180, label="permute_#180", style=filled, type=permute];
"181 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/permute_1" [id=181, label="permute_#181", style=filled, type=permute];
"182 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[loc]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=purple, id=182, label="WFQ_[B:2 M:S SGN:S PC:Y]_#182_G27", style=filled, type=symmetric_quantize];
"183 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[loc]/pad_0" [color=lightblue, id=183, label="pad_k3x3_PAD_#183", style=filled, type=pad];
"184 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[loc]/conv2d_0" [color=lightblue, id=184, label="conv2d_k3x3_PAD_#184", style=filled, type=conv2d];
"185 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[conf]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=red, id=185, label="WFQ_[B:4 M:S SGN:S PC:Y]_#185_G27", style=filled, type=symmetric_quantize];
"186 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[conf]/pad_0" [color=lightblue, id=186, label="pad_k3x3_PAD_#186", style=filled, type=pad];
"187 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[conf]/conv2d_0" [color=lightblue, id=187, label="conv2d_k3x3_PAD_#187", style=filled, type=conv2d];
"188 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/permute_0" [id=188, label="permute_#188", style=filled, type=permute];
"189 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/permute_1" [id=189, label="permute_#189", style=filled, type=permute];
"190 SSD_VGG/SSDDetectionOutput[detection_head]/view_0" [id=190, label="view_#190", style=filled, type=view];
"191 SSD_VGG/SSDDetectionOutput[detection_head]/view_1" [id=191, label="view_#191", style=filled, type=view];
"192 SSD_VGG/SSDDetectionOutput[detection_head]/view_2" [id=192, label="view_#192", style=filled, type=view];
"193 SSD_VGG/SSDDetectionOutput[detection_head]/view_3" [id=193, label="view_#193", style=filled, type=view];
"194 SSD_VGG/SSDDetectionOutput[detection_head]/view_4" [id=194, label="view_#194", style=filled, type=view];
"195 SSD_VGG/SSDDetectionOutput[detection_head]/view_5" [id=195, label="view_#195", style=filled, type=view];
"196 SSD_VGG/SSDDetectionOutput[detection_head]/view_6" [id=196, label="view_#196", style=filled, type=view];
"197 SSD_VGG/SSDDetectionOutput[detection_head]/cat_0" [id=197, label="cat_#197", style=filled, type=cat];
"198 SSD_VGG/SSDDetectionOutput[detection_head]/view_7" [id=198, label="view_#198", style=filled, type=view];
"199 SSD_VGG/SSDDetectionOutput[detection_head]/view_8" [id=199, label="view_#199", style=filled, type=view];
"200 SSD_VGG/SSDDetectionOutput[detection_head]/view_9" [id=200, label="view_#200", style=filled, type=view];
"201 SSD_VGG/SSDDetectionOutput[detection_head]/view_10" [id=201, label="view_#201", style=filled, type=view];
"202 SSD_VGG/SSDDetectionOutput[detection_head]/view_11" [id=202, label="view_#202", style=filled, type=view];
"203 SSD_VGG/SSDDetectionOutput[detection_head]/view_12" [id=203, label="view_#203", style=filled, type=view];
"204 SSD_VGG/SSDDetectionOutput[detection_head]/view_13" [id=204, label="view_#204", style=filled, type=view];
"205 SSD_VGG/SSDDetectionOutput[detection_head]/cat_1" [id=205, label="cat_#205", style=filled, type=cat];
"206 SSD_VGG/SSDDetectionOutput[detection_head]/view_14" [id=206, label="view_#206", style=filled, type=view];
"207 SSD_VGG/SSDDetectionOutput[detection_head]/softmax_0" [id=207, label="softmax_#207", style=filled, type=softmax];
"208 SSD_VGG/SSDDetectionOutput[detection_head]/view_15" [id=208, label="view_#208", style=filled, type=view];
"209 SSD_VGG/SSDDetectionOutput[detection_head]/view_16" [id=209, label="view_#209", style=filled, type=view];
"210 /nncf_model_output_0" [id=210, label="nncf_model_output_#210", style=filled, type=nncf_model_output];
"211 /nncf_model_output_1" [id=211, label="nncf_model_output_#211", style=filled, type=nncf_model_output];
"14 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[5]/pad_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"15 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[5]/conv2d_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"19 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[7]/pad_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"20 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[7]/conv2d_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"25 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[10]/pad_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"26 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[10]/conv2d_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"39 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[17]/pad_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"40 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[17]/conv2d_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"44 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[19]/pad_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"45 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[19]/conv2d_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"58 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[26]/pad_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"59 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[26]/conv2d_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"63 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[28]/pad_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"64 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[28]/conv2d_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"69 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[31]/pad_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"70 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[31]/conv2d_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"74 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[33]/pad_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"75 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[33]/conv2d_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"94 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[2]/pad_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"95 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[2]/conv2d_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"103 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[6]/pad_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"104 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[6]/conv2d_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"112 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[10]/pad_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"113 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[10]/conv2d_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"121 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[14]/pad_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"122 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[14]/conv2d_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"130 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[18]/pad_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"131 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[18]/conv2d_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"135 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[loc]/pad_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"136 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[loc]/conv2d_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"138 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[conf]/pad_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"139 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[conf]/conv2d_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"143 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[loc]/pad_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"144 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[loc]/conv2d_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"146 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[conf]/pad_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"147 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[conf]/conv2d_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"151 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[loc]/pad_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"152 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[loc]/conv2d_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"154 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[conf]/pad_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"155 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[conf]/conv2d_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"159 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[loc]/pad_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"160 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[loc]/conv2d_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"162 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[conf]/pad_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"163 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[conf]/conv2d_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"167 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[loc]/pad_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"168 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[loc]/conv2d_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"170 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[conf]/pad_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"171 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[conf]/conv2d_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"175 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[loc]/pad_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"176 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[loc]/conv2d_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"178 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[conf]/pad_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"179 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[conf]/conv2d_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"183 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[loc]/pad_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"184 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[loc]/conv2d_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"186 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[conf]/pad_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"187 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[conf]/conv2d_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"0 /nncf_model_input_0" -> "1 AsymmetricQuantizer/asymmetric_quantize_0";
"1 AsymmetricQuantizer/asymmetric_quantize_0" -> "2 SSD_VGG/__getitem___0";
"1 AsymmetricQuantizer/asymmetric_quantize_0" -> "5 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[0]/conv2d_0";
"2 SSD_VGG/__getitem___0" -> "3 SSD_VGG/unsqueeze_0";
"4 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[0]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "5 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[0]/conv2d_0";
"5 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[0]/conv2d_0" -> "6 SSD_VGG/MultiOutputSequential[basenet]/ReLU[1]/relu__0";
"6 SSD_VGG/MultiOutputSequential[basenet]/ReLU[1]/relu__0" -> "7 SSD_VGG/MultiOutputSequential[basenet]/ReLU[1]/AsymmetricQuantizer/asymmetric_quantize_0";
"7 SSD_VGG/MultiOutputSequential[basenet]/ReLU[1]/AsymmetricQuantizer/asymmetric_quantize_0" -> "9 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[2]/conv2d_0";
"8 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[2]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "9 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[2]/conv2d_0";
"9 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[2]/conv2d_0" -> "10 SSD_VGG/MultiOutputSequential[basenet]/ReLU[3]/relu__0";
"10 SSD_VGG/MultiOutputSequential[basenet]/ReLU[3]/relu__0" -> "11 SSD_VGG/MultiOutputSequential[basenet]/ReLU[3]/SymmetricQuantizer/symmetric_quantize_0";
"11 SSD_VGG/MultiOutputSequential[basenet]/ReLU[3]/SymmetricQuantizer/symmetric_quantize_0" -> "12 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[4]/max_pool2d_0";
"12 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[4]/max_pool2d_0" -> "14 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[5]/pad_0";
"13 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[5]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "15 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[5]/conv2d_0";
"14 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[5]/pad_0" -> "15 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[5]/conv2d_0";
"15 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[5]/conv2d_0" -> "16 SSD_VGG/MultiOutputSequential[basenet]/ReLU[6]/relu__0";
"16 SSD_VGG/MultiOutputSequential[basenet]/ReLU[6]/relu__0" -> "17 SSD_VGG/MultiOutputSequential[basenet]/ReLU[6]/SymmetricQuantizer/symmetric_quantize_0";
"17 SSD_VGG/MultiOutputSequential[basenet]/ReLU[6]/SymmetricQuantizer/symmetric_quantize_0" -> "19 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[7]/pad_0";
"18 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[7]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "20 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[7]/conv2d_0";
"19 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[7]/pad_0" -> "20 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[7]/conv2d_0";
"20 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[7]/conv2d_0" -> "21 SSD_VGG/MultiOutputSequential[basenet]/ReLU[8]/relu__0";
"21 SSD_VGG/MultiOutputSequential[basenet]/ReLU[8]/relu__0" -> "22 SSD_VGG/MultiOutputSequential[basenet]/ReLU[8]/SymmetricQuantizer/symmetric_quantize_0";
"22 SSD_VGG/MultiOutputSequential[basenet]/ReLU[8]/SymmetricQuantizer/symmetric_quantize_0" -> "23 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[9]/max_pool2d_0";
"23 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[9]/max_pool2d_0" -> "25 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[10]/pad_0";
"24 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[10]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "26 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[10]/conv2d_0";
"25 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[10]/pad_0" -> "26 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[10]/conv2d_0";
"26 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[10]/conv2d_0" -> "27 SSD_VGG/MultiOutputSequential[basenet]/ReLU[11]/relu__0";
"27 SSD_VGG/MultiOutputSequential[basenet]/ReLU[11]/relu__0" -> "28 SSD_VGG/MultiOutputSequential[basenet]/ReLU[11]/AsymmetricQuantizer/asymmetric_quantize_0";
"28 SSD_VGG/MultiOutputSequential[basenet]/ReLU[11]/AsymmetricQuantizer/asymmetric_quantize_0" -> "30 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[12]/conv2d_0";
"29 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[12]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "30 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[12]/conv2d_0";
"30 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[12]/conv2d_0" -> "31 SSD_VGG/MultiOutputSequential[basenet]/ReLU[13]/relu__0";
"31 SSD_VGG/MultiOutputSequential[basenet]/ReLU[13]/relu__0" -> "32 SSD_VGG/MultiOutputSequential[basenet]/ReLU[13]/AsymmetricQuantizer/asymmetric_quantize_0";
"32 SSD_VGG/MultiOutputSequential[basenet]/ReLU[13]/AsymmetricQuantizer/asymmetric_quantize_0" -> "34 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[14]/conv2d_0";
"33 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[14]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "34 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[14]/conv2d_0";
"34 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[14]/conv2d_0" -> "35 SSD_VGG/MultiOutputSequential[basenet]/ReLU[15]/relu__0";
"35 SSD_VGG/MultiOutputSequential[basenet]/ReLU[15]/relu__0" -> "36 SSD_VGG/MultiOutputSequential[basenet]/ReLU[15]/SymmetricQuantizer/symmetric_quantize_0";
"36 SSD_VGG/MultiOutputSequential[basenet]/ReLU[15]/SymmetricQuantizer/symmetric_quantize_0" -> "37 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[16]/max_pool2d_0";
"37 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[16]/max_pool2d_0" -> "39 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[17]/pad_0";
"38 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[17]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "40 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[17]/conv2d_0";
"39 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[17]/pad_0" -> "40 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[17]/conv2d_0";
"40 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[17]/conv2d_0" -> "41 SSD_VGG/MultiOutputSequential[basenet]/ReLU[18]/relu__0";
"41 SSD_VGG/MultiOutputSequential[basenet]/ReLU[18]/relu__0" -> "42 SSD_VGG/MultiOutputSequential[basenet]/ReLU[18]/SymmetricQuantizer/symmetric_quantize_0";
"42 SSD_VGG/MultiOutputSequential[basenet]/ReLU[18]/SymmetricQuantizer/symmetric_quantize_0" -> "44 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[19]/pad_0";
"43 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[19]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "45 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[19]/conv2d_0";
"44 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[19]/pad_0" -> "45 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[19]/conv2d_0";
"45 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[19]/conv2d_0" -> "46 SSD_VGG/MultiOutputSequential[basenet]/ReLU[20]/relu__0";
"46 SSD_VGG/MultiOutputSequential[basenet]/ReLU[20]/relu__0" -> "47 SSD_VGG/MultiOutputSequential[basenet]/ReLU[20]/AsymmetricQuantizer/asymmetric_quantize_0";
"47 SSD_VGG/MultiOutputSequential[basenet]/ReLU[20]/AsymmetricQuantizer/asymmetric_quantize_0" -> "49 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[21]/conv2d_0";
"48 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[21]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "49 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[21]/conv2d_0";
"49 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[21]/conv2d_0" -> "50 SSD_VGG/MultiOutputSequential[basenet]/ReLU[22]/relu__0";
"50 SSD_VGG/MultiOutputSequential[basenet]/ReLU[22]/relu__0" -> "51 SSD_VGG/MultiOutputSequential[basenet]/ReLU[22]/AsymmetricQuantizer/asymmetric_quantize_0";
"51 SSD_VGG/MultiOutputSequential[basenet]/ReLU[22]/AsymmetricQuantizer/asymmetric_quantize_0" -> "52 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[23]/max_pool2d_0";
"51 SSD_VGG/MultiOutputSequential[basenet]/ReLU[22]/AsymmetricQuantizer/asymmetric_quantize_0" -> "78 SSD_VGG/NNCFUserL2Norm[L2Norm]/pow_0";
"51 SSD_VGG/MultiOutputSequential[basenet]/ReLU[22]/AsymmetricQuantizer/asymmetric_quantize_0" -> "85 SSD_VGG/NNCFUserL2Norm[L2Norm]/div_0";
"52 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[23]/max_pool2d_0" -> "54 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[24]/conv2d_0";
"53 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[24]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "54 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[24]/conv2d_0";
"54 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[24]/conv2d_0" -> "55 SSD_VGG/MultiOutputSequential[basenet]/ReLU[25]/relu__0";
"55 SSD_VGG/MultiOutputSequential[basenet]/ReLU[25]/relu__0" -> "56 SSD_VGG/MultiOutputSequential[basenet]/ReLU[25]/SymmetricQuantizer/symmetric_quantize_0";
"56 SSD_VGG/MultiOutputSequential[basenet]/ReLU[25]/SymmetricQuantizer/symmetric_quantize_0" -> "58 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[26]/pad_0";
"57 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[26]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "59 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[26]/conv2d_0";
"58 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[26]/pad_0" -> "59 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[26]/conv2d_0";
"59 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[26]/conv2d_0" -> "60 SSD_VGG/MultiOutputSequential[basenet]/ReLU[27]/relu__0";
"60 SSD_VGG/MultiOutputSequential[basenet]/ReLU[27]/relu__0" -> "61 SSD_VGG/MultiOutputSequential[basenet]/ReLU[27]/SymmetricQuantizer/symmetric_quantize_0";
"61 SSD_VGG/MultiOutputSequential[basenet]/ReLU[27]/SymmetricQuantizer/symmetric_quantize_0" -> "63 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[28]/pad_0";
"62 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[28]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "64 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[28]/conv2d_0";
"63 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[28]/pad_0" -> "64 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[28]/conv2d_0";
"64 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[28]/conv2d_0" -> "65 SSD_VGG/MultiOutputSequential[basenet]/ReLU[29]/relu__0";
"65 SSD_VGG/MultiOutputSequential[basenet]/ReLU[29]/relu__0" -> "66 SSD_VGG/MultiOutputSequential[basenet]/ReLU[29]/SymmetricQuantizer/symmetric_quantize_0";
"66 SSD_VGG/MultiOutputSequential[basenet]/ReLU[29]/SymmetricQuantizer/symmetric_quantize_0" -> "67 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[30]/max_pool2d_0";
"67 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[30]/max_pool2d_0" -> "69 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[31]/pad_0";
"68 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[31]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "70 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[31]/conv2d_0";
"69 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[31]/pad_0" -> "70 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[31]/conv2d_0";
"70 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[31]/conv2d_0" -> "71 SSD_VGG/MultiOutputSequential[basenet]/ReLU[32]/relu__0";
"71 SSD_VGG/MultiOutputSequential[basenet]/ReLU[32]/relu__0" -> "72 SSD_VGG/MultiOutputSequential[basenet]/ReLU[32]/SymmetricQuantizer/symmetric_quantize_0";
"72 SSD_VGG/MultiOutputSequential[basenet]/ReLU[32]/SymmetricQuantizer/symmetric_quantize_0" -> "74 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[33]/pad_0";
"73 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[33]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "75 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[33]/conv2d_0";
"74 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[33]/pad_0" -> "75 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[33]/conv2d_0";
"75 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[33]/conv2d_0" -> "76 SSD_VGG/MultiOutputSequential[basenet]/ReLU[34]/relu__0";
"76 SSD_VGG/MultiOutputSequential[basenet]/ReLU[34]/relu__0" -> "77 SSD_VGG/MultiOutputSequential[basenet]/ReLU[34]/SymmetricQuantizer/symmetric_quantize_0";
"77 SSD_VGG/MultiOutputSequential[basenet]/ReLU[34]/SymmetricQuantizer/symmetric_quantize_0" -> "90 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[0]/conv2d_0";
"77 SSD_VGG/MultiOutputSequential[basenet]/ReLU[34]/SymmetricQuantizer/symmetric_quantize_0" -> "143 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[loc]/pad_0";
"77 SSD_VGG/MultiOutputSequential[basenet]/ReLU[34]/SymmetricQuantizer/symmetric_quantize_0" -> "146 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[conf]/pad_0";
"78 SSD_VGG/NNCFUserL2Norm[L2Norm]/pow_0" -> "79 SSD_VGG/NNCFUserL2Norm[L2Norm]/AsymmetricQuantizer/asymmetric_quantize_0";
"79 SSD_VGG/NNCFUserL2Norm[L2Norm]/AsymmetricQuantizer/asymmetric_quantize_0" -> "80 SSD_VGG/NNCFUserL2Norm[L2Norm]/sum_0";
"80 SSD_VGG/NNCFUserL2Norm[L2Norm]/sum_0" -> "81 SSD_VGG/NNCFUserL2Norm[L2Norm]/sqrt_0";
"81 SSD_VGG/NNCFUserL2Norm[L2Norm]/sqrt_0" -> "82 SSD_VGG/NNCFUserL2Norm[L2Norm]/SymmetricQuantizer/symmetric_quantize_0";
"82 SSD_VGG/NNCFUserL2Norm[L2Norm]/SymmetricQuantizer/symmetric_quantize_0" -> "83 SSD_VGG/NNCFUserL2Norm[L2Norm]/__add___0";
"83 SSD_VGG/NNCFUserL2Norm[L2Norm]/__add___0" -> "84 SSD_VGG/NNCFUserL2Norm[L2Norm]/AsymmetricQuantizer/asymmetric_quantize_1";
"84 SSD_VGG/NNCFUserL2Norm[L2Norm]/AsymmetricQuantizer/asymmetric_quantize_1" -> "85 SSD_VGG/NNCFUserL2Norm[L2Norm]/div_0";
"85 SSD_VGG/NNCFUserL2Norm[L2Norm]/div_0" -> "86 SSD_VGG/NNCFUserL2Norm[L2Norm]/AsymmetricQuantizer/asymmetric_quantize_2";
"86 SSD_VGG/NNCFUserL2Norm[L2Norm]/AsymmetricQuantizer/asymmetric_quantize_2" -> "87 SSD_VGG/NNCFUserL2Norm[L2Norm]/__rmul___0";
"87 SSD_VGG/NNCFUserL2Norm[L2Norm]/__rmul___0" -> "88 SSD_VGG/NNCFUserL2Norm[L2Norm]/SymmetricQuantizer/symmetric_quantize_1";
"88 SSD_VGG/NNCFUserL2Norm[L2Norm]/SymmetricQuantizer/symmetric_quantize_1" -> "135 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[loc]/pad_0";
"88 SSD_VGG/NNCFUserL2Norm[L2Norm]/SymmetricQuantizer/symmetric_quantize_1" -> "138 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[conf]/pad_0";
"89 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[0]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "90 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[0]/conv2d_0";
"90 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[0]/conv2d_0" -> "91 SSD_VGG/MultiOutputSequential[extras]/ReLU[1]/relu__0";
"91 SSD_VGG/MultiOutputSequential[extras]/ReLU[1]/relu__0" -> "92 SSD_VGG/MultiOutputSequential[extras]/ReLU[1]/SymmetricQuantizer/symmetric_quantize_0";
"92 SSD_VGG/MultiOutputSequential[extras]/ReLU[1]/SymmetricQuantizer/symmetric_quantize_0" -> "94 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[2]/pad_0";
"93 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[2]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "95 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[2]/conv2d_0";
"94 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[2]/pad_0" -> "95 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[2]/conv2d_0";
"95 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[2]/conv2d_0" -> "96 SSD_VGG/MultiOutputSequential[extras]/ReLU[3]/relu__0";
"96 SSD_VGG/MultiOutputSequential[extras]/ReLU[3]/relu__0" -> "97 SSD_VGG/MultiOutputSequential[extras]/ReLU[3]/SymmetricQuantizer/symmetric_quantize_0";
"97 SSD_VGG/MultiOutputSequential[extras]/ReLU[3]/SymmetricQuantizer/symmetric_quantize_0" -> "99 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[4]/conv2d_0";
"97 SSD_VGG/MultiOutputSequential[extras]/ReLU[3]/SymmetricQuantizer/symmetric_quantize_0" -> "151 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[loc]/pad_0";
"97 SSD_VGG/MultiOutputSequential[extras]/ReLU[3]/SymmetricQuantizer/symmetric_quantize_0" -> "154 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[conf]/pad_0";
"98 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[4]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "99 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[4]/conv2d_0";
"99 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[4]/conv2d_0" -> "100 SSD_VGG/MultiOutputSequential[extras]/ReLU[5]/relu__0";
"100 SSD_VGG/MultiOutputSequential[extras]/ReLU[5]/relu__0" -> "101 SSD_VGG/MultiOutputSequential[extras]/ReLU[5]/SymmetricQuantizer/symmetric_quantize_0";
"101 SSD_VGG/MultiOutputSequential[extras]/ReLU[5]/SymmetricQuantizer/symmetric_quantize_0" -> "103 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[6]/pad_0";
"102 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[6]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "104 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[6]/conv2d_0";
"103 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[6]/pad_0" -> "104 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[6]/conv2d_0";
"104 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[6]/conv2d_0" -> "105 SSD_VGG/MultiOutputSequential[extras]/ReLU[7]/relu__0";
"105 SSD_VGG/MultiOutputSequential[extras]/ReLU[7]/relu__0" -> "106 SSD_VGG/MultiOutputSequential[extras]/ReLU[7]/SymmetricQuantizer/symmetric_quantize_0";
"106 SSD_VGG/MultiOutputSequential[extras]/ReLU[7]/SymmetricQuantizer/symmetric_quantize_0" -> "108 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[8]/conv2d_0";
"106 SSD_VGG/MultiOutputSequential[extras]/ReLU[7]/SymmetricQuantizer/symmetric_quantize_0" -> "159 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[loc]/pad_0";
"106 SSD_VGG/MultiOutputSequential[extras]/ReLU[7]/SymmetricQuantizer/symmetric_quantize_0" -> "162 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[conf]/pad_0";
"107 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[8]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "108 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[8]/conv2d_0";
"108 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[8]/conv2d_0" -> "109 SSD_VGG/MultiOutputSequential[extras]/ReLU[9]/relu__0";
"109 SSD_VGG/MultiOutputSequential[extras]/ReLU[9]/relu__0" -> "110 SSD_VGG/MultiOutputSequential[extras]/ReLU[9]/SymmetricQuantizer/symmetric_quantize_0";
"110 SSD_VGG/MultiOutputSequential[extras]/ReLU[9]/SymmetricQuantizer/symmetric_quantize_0" -> "112 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[10]/pad_0";
"111 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[10]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "113 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[10]/conv2d_0";
"112 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[10]/pad_0" -> "113 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[10]/conv2d_0";
"113 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[10]/conv2d_0" -> "114 SSD_VGG/MultiOutputSequential[extras]/ReLU[11]/relu__0";
"114 SSD_VGG/MultiOutputSequential[extras]/ReLU[11]/relu__0" -> "115 SSD_VGG/MultiOutputSequential[extras]/ReLU[11]/SymmetricQuantizer/symmetric_quantize_0";
"115 SSD_VGG/MultiOutputSequential[extras]/ReLU[11]/SymmetricQuantizer/symmetric_quantize_0" -> "117 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[12]/conv2d_0";
"115 SSD_VGG/MultiOutputSequential[extras]/ReLU[11]/SymmetricQuantizer/symmetric_quantize_0" -> "167 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[loc]/pad_0";
"115 SSD_VGG/MultiOutputSequential[extras]/ReLU[11]/SymmetricQuantizer/symmetric_quantize_0" -> "170 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[conf]/pad_0";
"116 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[12]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "117 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[12]/conv2d_0";
"117 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[12]/conv2d_0" -> "118 SSD_VGG/MultiOutputSequential[extras]/ReLU[13]/relu__0";
"118 SSD_VGG/MultiOutputSequential[extras]/ReLU[13]/relu__0" -> "119 SSD_VGG/MultiOutputSequential[extras]/ReLU[13]/SymmetricQuantizer/symmetric_quantize_0";
"119 SSD_VGG/MultiOutputSequential[extras]/ReLU[13]/SymmetricQuantizer/symmetric_quantize_0" -> "121 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[14]/pad_0";
"120 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[14]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "122 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[14]/conv2d_0";
"121 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[14]/pad_0" -> "122 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[14]/conv2d_0";
"122 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[14]/conv2d_0" -> "123 SSD_VGG/MultiOutputSequential[extras]/ReLU[15]/relu__0";
"123 SSD_VGG/MultiOutputSequential[extras]/ReLU[15]/relu__0" -> "124 SSD_VGG/MultiOutputSequential[extras]/ReLU[15]/SymmetricQuantizer/symmetric_quantize_0";
"124 SSD_VGG/MultiOutputSequential[extras]/ReLU[15]/SymmetricQuantizer/symmetric_quantize_0" -> "126 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[16]/conv2d_0";
"124 SSD_VGG/MultiOutputSequential[extras]/ReLU[15]/SymmetricQuantizer/symmetric_quantize_0" -> "175 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[loc]/pad_0";
"124 SSD_VGG/MultiOutputSequential[extras]/ReLU[15]/SymmetricQuantizer/symmetric_quantize_0" -> "178 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[conf]/pad_0";
"125 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[16]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "126 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[16]/conv2d_0";
"126 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[16]/conv2d_0" -> "127 SSD_VGG/MultiOutputSequential[extras]/ReLU[17]/relu__0";
"127 SSD_VGG/MultiOutputSequential[extras]/ReLU[17]/relu__0" -> "128 SSD_VGG/MultiOutputSequential[extras]/ReLU[17]/SymmetricQuantizer/symmetric_quantize_0";
"128 SSD_VGG/MultiOutputSequential[extras]/ReLU[17]/SymmetricQuantizer/symmetric_quantize_0" -> "130 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[18]/pad_0";
"129 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[18]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "131 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[18]/conv2d_0";
"130 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[18]/pad_0" -> "131 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[18]/conv2d_0";
"131 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[18]/conv2d_0" -> "132 SSD_VGG/MultiOutputSequential[extras]/ReLU[19]/relu__0";
"132 SSD_VGG/MultiOutputSequential[extras]/ReLU[19]/relu__0" -> "133 SSD_VGG/MultiOutputSequential[extras]/ReLU[19]/SymmetricQuantizer/symmetric_quantize_0";
"133 SSD_VGG/MultiOutputSequential[extras]/ReLU[19]/SymmetricQuantizer/symmetric_quantize_0" -> "183 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[loc]/pad_0";
"133 SSD_VGG/MultiOutputSequential[extras]/ReLU[19]/SymmetricQuantizer/symmetric_quantize_0" -> "186 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[conf]/pad_0";
"134 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[loc]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "136 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[loc]/conv2d_0";
"135 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[loc]/pad_0" -> "136 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[loc]/conv2d_0";
"136 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[loc]/conv2d_0" -> "140 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/permute_0";
"137 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[conf]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "139 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[conf]/conv2d_0";
"138 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[conf]/pad_0" -> "139 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[conf]/conv2d_0";
"139 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[conf]/conv2d_0" -> "141 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/permute_1";
"140 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/permute_0" -> "190 SSD_VGG/SSDDetectionOutput[detection_head]/view_0";
"141 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/permute_1" -> "198 SSD_VGG/SSDDetectionOutput[detection_head]/view_7";
"142 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[loc]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "144 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[loc]/conv2d_0";
"143 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[loc]/pad_0" -> "144 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[loc]/conv2d_0";
"144 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[loc]/conv2d_0" -> "148 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/permute_0";
"145 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[conf]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "147 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[conf]/conv2d_0";
"146 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[conf]/pad_0" -> "147 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[conf]/conv2d_0";
"147 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[conf]/conv2d_0" -> "149 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/permute_1";
"148 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/permute_0" -> "191 SSD_VGG/SSDDetectionOutput[detection_head]/view_1";
"149 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/permute_1" -> "199 SSD_VGG/SSDDetectionOutput[detection_head]/view_8";
"150 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[loc]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "152 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[loc]/conv2d_0";
"151 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[loc]/pad_0" -> "152 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[loc]/conv2d_0";
"152 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[loc]/conv2d_0" -> "156 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/permute_0";
"153 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[conf]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "155 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[conf]/conv2d_0";
"154 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[conf]/pad_0" -> "155 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[conf]/conv2d_0";
"155 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[conf]/conv2d_0" -> "157 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/permute_1";
"156 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/permute_0" -> "192 SSD_VGG/SSDDetectionOutput[detection_head]/view_2";
"157 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/permute_1" -> "200 SSD_VGG/SSDDetectionOutput[detection_head]/view_9";
"158 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[loc]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "160 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[loc]/conv2d_0";
"159 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[loc]/pad_0" -> "160 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[loc]/conv2d_0";
"160 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[loc]/conv2d_0" -> "164 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/permute_0";
"161 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[conf]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "163 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[conf]/conv2d_0";
"162 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[conf]/pad_0" -> "163 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[conf]/conv2d_0";
"163 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[conf]/conv2d_0" -> "165 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/permute_1";
"164 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/permute_0" -> "193 SSD_VGG/SSDDetectionOutput[detection_head]/view_3";
"165 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/permute_1" -> "201 SSD_VGG/SSDDetectionOutput[detection_head]/view_10";
"166 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[loc]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "168 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[loc]/conv2d_0";
"167 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[loc]/pad_0" -> "168 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[loc]/conv2d_0";
"168 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[loc]/conv2d_0" -> "172 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/permute_0";
"169 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[conf]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "171 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[conf]/conv2d_0";
"170 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[conf]/pad_0" -> "171 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[conf]/conv2d_0";
"171 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[conf]/conv2d_0" -> "173 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/permute_1";
"172 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/permute_0" -> "194 SSD_VGG/SSDDetectionOutput[detection_head]/view_4";
"173 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/permute_1" -> "202 SSD_VGG/SSDDetectionOutput[detection_head]/view_11";
"174 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[loc]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "176 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[loc]/conv2d_0";
"175 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[loc]/pad_0" -> "176 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[loc]/conv2d_0";
"176 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[loc]/conv2d_0" -> "180 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/permute_0";
"177 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[conf]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "179 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[conf]/conv2d_0";
"178 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[conf]/pad_0" -> "179 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[conf]/conv2d_0";
"179 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[conf]/conv2d_0" -> "181 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/permute_1";
"180 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/permute_0" -> "195 SSD_VGG/SSDDetectionOutput[detection_head]/view_5";
"181 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/permute_1" -> "203 SSD_VGG/SSDDetectionOutput[detection_head]/view_12";
"182 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[loc]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "184 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[loc]/conv2d_0";
"183 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[loc]/pad_0" -> "184 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[loc]/conv2d_0";
"184 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[loc]/conv2d_0" -> "188 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/permute_0";
"185 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[conf]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "187 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[conf]/conv2d_0";
"186 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[conf]/pad_0" -> "187 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[conf]/conv2d_0";
"187 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[conf]/conv2d_0" -> "189 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/permute_1";
"188 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/permute_0" -> "196 SSD_VGG/SSDDetectionOutput[detection_head]/view_6";
"189 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/permute_1" -> "204 SSD_VGG/SSDDetectionOutput[detection_head]/view_13";
"190 SSD_VGG/SSDDetectionOutput[detection_head]/view_0" -> "197 SSD_VGG/SSDDetectionOutput[detection_head]/cat_0";
"191 SSD_VGG/SSDDetectionOutput[detection_head]/view_1" -> "197 SSD_VGG/SSDDetectionOutput[detection_head]/cat_0";
"192 SSD_VGG/SSDDetectionOutput[detection_head]/view_2" -> "197 SSD_VGG/SSDDetectionOutput[detection_head]/cat_0";
"193 SSD_VGG/SSDDetectionOutput[detection_head]/view_3" -> "197 SSD_VGG/SSDDetectionOutput[detection_head]/cat_0";
"194 SSD_VGG/SSDDetectionOutput[detection_head]/view_4" -> "197 SSD_VGG/SSDDetectionOutput[detection_head]/cat_0";
"195 SSD_VGG/SSDDetectionOutput[detection_head]/view_5" -> "197 SSD_VGG/SSDDetectionOutput[detection_head]/cat_0";
"196 SSD_VGG/SSDDetectionOutput[detection_head]/view_6" -> "197 SSD_VGG/SSDDetectionOutput[detection_head]/cat_0";
"197 SSD_VGG/SSDDetectionOutput[detection_head]/cat_0" -> "208 SSD_VGG/SSDDetectionOutput[detection_head]/view_15";
"198 SSD_VGG/SSDDetectionOutput[detection_head]/view_7" -> "205 SSD_VGG/SSDDetectionOutput[detection_head]/cat_1";
"199 SSD_VGG/SSDDetectionOutput[detection_head]/view_8" -> "205 SSD_VGG/SSDDetectionOutput[detection_head]/cat_1";
"200 SSD_VGG/SSDDetectionOutput[detection_head]/view_9" -> "205 SSD_VGG/SSDDetectionOutput[detection_head]/cat_1";
"201 SSD_VGG/SSDDetectionOutput[detection_head]/view_10" -> "205 SSD_VGG/SSDDetectionOutput[detection_head]/cat_1";
"202 SSD_VGG/SSDDetectionOutput[detection_head]/view_11" -> "205 SSD_VGG/SSDDetectionOutput[detection_head]/cat_1";
"203 SSD_VGG/SSDDetectionOutput[detection_head]/view_12" -> "205 SSD_VGG/SSDDetectionOutput[detection_head]/cat_1";
"204 SSD_VGG/SSDDetectionOutput[detection_head]/view_13" -> "205 SSD_VGG/SSDDetectionOutput[detection_head]/cat_1";
"205 SSD_VGG/SSDDetectionOutput[detection_head]/cat_1" -> "206 SSD_VGG/SSDDetectionOutput[detection_head]/view_14";
"205 SSD_VGG/SSDDetectionOutput[detection_head]/cat_1" -> "209 SSD_VGG/SSDDetectionOutput[detection_head]/view_16";
"206 SSD_VGG/SSDDetectionOutput[detection_head]/view_14" -> "207 SSD_VGG/SSDDetectionOutput[detection_head]/softmax_0";
"208 SSD_VGG/SSDDetectionOutput[detection_head]/view_15" -> "210 /nncf_model_output_0";
"209 SSD_VGG/SSDDetectionOutput[detection_head]/view_16" -> "211 /nncf_model_output_1";
"14 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[5]/pad_0_apad" -> "14 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[5]/pad_0";
"15 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[5]/conv2d_0_apad" -> "15 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[5]/conv2d_0";
"19 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[7]/pad_0_apad" -> "19 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[7]/pad_0";
"20 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[7]/conv2d_0_apad" -> "20 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[7]/conv2d_0";
"25 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[10]/pad_0_apad" -> "25 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[10]/pad_0";
"26 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[10]/conv2d_0_apad" -> "26 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[10]/conv2d_0";
"39 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[17]/pad_0_apad" -> "39 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[17]/pad_0";
"40 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[17]/conv2d_0_apad" -> "40 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[17]/conv2d_0";
"44 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[19]/pad_0_apad" -> "44 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[19]/pad_0";
"45 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[19]/conv2d_0_apad" -> "45 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[19]/conv2d_0";
"58 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[26]/pad_0_apad" -> "58 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[26]/pad_0";
"59 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[26]/conv2d_0_apad" -> "59 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[26]/conv2d_0";
"63 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[28]/pad_0_apad" -> "63 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[28]/pad_0";
"64 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[28]/conv2d_0_apad" -> "64 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[28]/conv2d_0";
"69 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[31]/pad_0_apad" -> "69 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[31]/pad_0";
"70 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[31]/conv2d_0_apad" -> "70 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[31]/conv2d_0";
"74 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[33]/pad_0_apad" -> "74 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[33]/pad_0";
"75 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[33]/conv2d_0_apad" -> "75 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[33]/conv2d_0";
"94 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[2]/pad_0_apad" -> "94 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[2]/pad_0";
"95 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[2]/conv2d_0_apad" -> "95 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[2]/conv2d_0";
"103 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[6]/pad_0_apad" -> "103 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[6]/pad_0";
"104 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[6]/conv2d_0_apad" -> "104 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[6]/conv2d_0";
"112 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[10]/pad_0_apad" -> "112 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[10]/pad_0";
"113 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[10]/conv2d_0_apad" -> "113 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[10]/conv2d_0";
"121 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[14]/pad_0_apad" -> "121 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[14]/pad_0";
"122 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[14]/conv2d_0_apad" -> "122 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[14]/conv2d_0";
"130 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[18]/pad_0_apad" -> "130 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[18]/pad_0";
"131 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[18]/conv2d_0_apad" -> "131 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[18]/conv2d_0";
"135 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[loc]/pad_0_apad" -> "135 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[loc]/pad_0";
"136 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[loc]/conv2d_0_apad" -> "136 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[loc]/conv2d_0";
"138 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[conf]/pad_0_apad" -> "138 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[conf]/pad_0";
"139 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[conf]/conv2d_0_apad" -> "139 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[conf]/conv2d_0";
"143 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[loc]/pad_0_apad" -> "143 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[loc]/pad_0";
"144 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[loc]/conv2d_0_apad" -> "144 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[loc]/conv2d_0";
"146 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[conf]/pad_0_apad" -> "146 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[conf]/pad_0";
"147 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[conf]/conv2d_0_apad" -> "147 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[conf]/conv2d_0";
"151 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[loc]/pad_0_apad" -> "151 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[loc]/pad_0";
"152 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[loc]/conv2d_0_apad" -> "152 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[loc]/conv2d_0";
"154 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[conf]/pad_0_apad" -> "154 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[conf]/pad_0";
"155 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[conf]/conv2d_0_apad" -> "155 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[conf]/conv2d_0";
"159 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[loc]/pad_0_apad" -> "159 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[loc]/pad_0";
"160 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[loc]/conv2d_0_apad" -> "160 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[loc]/conv2d_0";
"162 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[conf]/pad_0_apad" -> "162 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[conf]/pad_0";
"163 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[conf]/conv2d_0_apad" -> "163 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[conf]/conv2d_0";
"167 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[loc]/pad_0_apad" -> "167 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[loc]/pad_0";
"168 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[loc]/conv2d_0_apad" -> "168 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[loc]/conv2d_0";
"170 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[conf]/pad_0_apad" -> "170 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[conf]/pad_0";
"171 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[conf]/conv2d_0_apad" -> "171 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[conf]/conv2d_0";
"175 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[loc]/pad_0_apad" -> "175 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[loc]/pad_0";
"176 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[loc]/conv2d_0_apad" -> "176 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[loc]/conv2d_0";
"178 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[conf]/pad_0_apad" -> "178 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[conf]/pad_0";
"179 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[conf]/conv2d_0_apad" -> "179 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[conf]/conv2d_0";
"183 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[loc]/pad_0_apad" -> "183 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[loc]/pad_0";
"184 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[loc]/conv2d_0_apad" -> "184 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[loc]/conv2d_0";
"186 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[conf]/pad_0_apad" -> "186 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[conf]/pad_0";
"187 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[conf]/conv2d_0_apad" -> "187 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[conf]/conv2d_0";
}
