#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x7fffbe794570 .scope module, "cache_tb" "cache_tb" 2 28;
 .timescale -9 -12;
P_0x7fffbe769a20 .param/l "ADDRESS_BITS" 0 2 30, +C4<00000000000000000000000000100000>;
P_0x7fffbe769a60 .param/l "ASSOCIATIVITY" 0 2 31, +C4<00000000000000000000000000000010>;
P_0x7fffbe769aa0 .param/l "BLOCK_BITS" 0 2 29, +C4<00000000000000000000000000000100>;
P_0x7fffbe769ae0 .param/l "CACHE_SIZE" 0 2 33, +C4<00000000000000000000010000000000>;
P_0x7fffbe769b20 .param/str "REPLACEMENT" 0 2 32, "LRU";
P_0x7fffbe769b60 .param/l "SET_BITS" 0 2 35, +C4<0000000000000000000000000000000101>;
P_0x7fffbe769ba0 .param/l "TAG_BITS" 0 2 36, +C4<00000000000000000000000000000010111>;
P_0x7fffbe769be0 .param/str "TRACE_FILE" 0 2 37, "helloc.mem";
P_0x7fffbe769c20 .param/l "WAY_BITS" 0 2 34, +C4<000000000000000000000000000000010>;
v0x7fffbe7c43c0_0 .var/i "address_file", 31 0;
v0x7fffbe7c44c0_0 .var "address_in", 31 0;
v0x7fffbe7c45b0_0 .var "clk", 0 0;
v0x7fffbe7c4680_0 .var "data_in", 31 0;
v0x7fffbe7c4720_0 .net "data_out", 31 0, v0x7fffbe7c37f0_0;  1 drivers
v0x7fffbe7c47c0_0 .var "enable", 0 0;
v0x7fffbe7c48b0_0 .net "hit", 0 0, L_0x7fffbe7c6150;  1 drivers
v0x7fffbe7c4950_0 .var/i "miss_count", 31 0;
v0x7fffbe7c49f0_0 .var "rst", 0 0;
v0x7fffbe7c4b20_0 .var/i "scan_file", 31 0;
v0x7fffbe7c4c00_0 .var/i "total_count", 31 0;
E_0x7fffbe7647a0 .event negedge, v0x7fffbe7bf270_0;
S_0x7fffbe795240 .scope module, "UUT" "cache" 2 57, 3 24 0, S_0x7fffbe794570;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 32 "address_in";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 1 "hit_out";
    .port_info 6 /OUTPUT 32 "data_out";
P_0x7fffbe77e880 .param/l "ADDR_BITS" 0 3 31, +C4<00000000000000000000000000100000>;
P_0x7fffbe77e8c0 .param/l "ASSOCIATIVITY" 0 3 25, +C4<00000000000000000000000000000010>;
P_0x7fffbe77e900 .param/l "BLOCK_BITS" 0 3 27, +C4<00000000000000000000000000000100>;
P_0x7fffbe77e940 .param/l "DATA_BITS" 0 3 30, +C4<00000000000000000000000000100000>;
P_0x7fffbe77e980 .param/str "REPLACEMENT" 0 3 32, "LRU";
P_0x7fffbe77e9c0 .param/l "SET_BITS" 0 3 28, +C4<0000000000000000000000000000000101>;
P_0x7fffbe77ea00 .param/l "TAG_BITS" 0 3 29, +C4<00000000000000000000000000000010111>;
P_0x7fffbe77ea40 .param/l "WAY_BITS" 0 3 26, +C4<000000000000000000000000000000010>;
v0x7fffbe7c3300_0 .net *"_ivl_5", 5 0, L_0x7fffbe7c6290;  1 drivers
v0x7fffbe7c33e0_0 .net "address_in", 31 0, v0x7fffbe7c44c0_0;  1 drivers
v0x7fffbe7c34c0_0 .net "clk", 0 0, v0x7fffbe7c45b0_0;  1 drivers
v0x7fffbe7c3590 .array "data", 0 1;
v0x7fffbe7c3590_0 .net v0x7fffbe7c3590 0, 31 0, L_0x7fffbe79b760; 1 drivers
v0x7fffbe7c3590_1 .net v0x7fffbe7c3590 1, 31 0, L_0x7fffbe7c5f50; 1 drivers
v0x7fffbe7c36b0_0 .net "data_in", 31 0, v0x7fffbe7c4680_0;  1 drivers
v0x7fffbe7c37f0_0 .var "data_out", 31 0;
v0x7fffbe7c38b0_0 .net "enable", 0 0, v0x7fffbe7c47c0_0;  1 drivers
v0x7fffbe7c3950_0 .var "enables", 1 0;
v0x7fffbe7c3a10_0 .net "hit_out", 0 0, L_0x7fffbe7c6150;  alias, 1 drivers
v0x7fffbe7c3ad0_0 .var "hits", 1 0;
v0x7fffbe7c3b90_0 .net "match", 1 0, v0x7fffbe7c31d0_0;  1 drivers
v0x7fffbe7c3c30_0 .net "rst", 0 0, v0x7fffbe7c49f0_0;  1 drivers
v0x7fffbe7c3cd0_0 .net "set_idx", 4 0, L_0x7fffbe7c6380;  1 drivers
v0x7fffbe7c3d90_0 .net "tag", 22 0, L_0x7fffbe7c6470;  1 drivers
v0x7fffbe7c3ea0 .array "tags", 0 1;
v0x7fffbe7c3ea0_0 .net v0x7fffbe7c3ea0 0, 22 0, L_0x7fffbe7a3b00; 1 drivers
v0x7fffbe7c3ea0_1 .net v0x7fffbe7c3ea0 1, 22 0, L_0x7fffbe791a90; 1 drivers
v0x7fffbe7c3f80 .array "valids", 0 1;
v0x7fffbe7c3f80_0 .net v0x7fffbe7c3f80 0, 0 0, L_0x7fffbe7a2800; 1 drivers
v0x7fffbe7c3f80_1 .net v0x7fffbe7c3f80 1, 0 0, L_0x7fffbe796a00; 1 drivers
v0x7fffbe7c4080_0 .var/i "w", 31 0;
v0x7fffbe7c4230_0 .net "way", 1 0, L_0x7fffbe7c4ce0;  1 drivers
E_0x7fffbe762970 .event edge, v0x7fffbe7bf190_0, v0x7fffbe7a3c60_0;
E_0x7fffbe75db50 .event edge, v0x7fffbe7bf330_0, v0x7fffbe7c0df0_0;
L_0x7fffbe7c5600 .part v0x7fffbe7c3950_0, 0, 1;
L_0x7fffbe7c6060 .part v0x7fffbe7c3950_0, 1, 1;
L_0x7fffbe7c6150 .reduce/or v0x7fffbe7c3ad0_0;
L_0x7fffbe7c6290 .part v0x7fffbe7c44c0_0, 4, 6;
L_0x7fffbe7c6380 .part L_0x7fffbe7c6290, 0, 5;
L_0x7fffbe7c6470 .part v0x7fffbe7c44c0_0, 9, 23;
S_0x7fffbe795fa0 .scope generate, "genblk3" "genblk3" 3 71, 3 71 0, S_0x7fffbe795240;
 .timescale -9 -12;
S_0x7fffbe78a3c0 .scope module, "replacement" "lru_replacement" 3 76, 4 24 0, S_0x7fffbe795fa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 5 "set_in";
    .port_info 4 /INPUT 2 "way_in";
    .port_info 5 /OUTPUT 2 "next_out";
P_0x7fffbe724620 .param/l "ASSOCIATIVITY" 0 4 27, +C4<00000000000000000000000000000010>;
P_0x7fffbe724660 .param/l "SET_SIZE" 0 4 26, +C4<0000000000000000000000000000000101>;
P_0x7fffbe7246a0 .param/l "WAY_SIZE" 0 4 25, +C4<000000000000000000000000000000010>;
v0x7fffbe7776f0_0 .net "clk", 0 0, v0x7fffbe7c45b0_0;  alias, 1 drivers
v0x7fffbe7a1eb0 .array/i "counts", 63 0, 31 0;
v0x7fffbe7a3c60_0 .net "enable", 0 0, v0x7fffbe7c47c0_0;  alias, 1 drivers
v0x7fffbe79b900_0 .var/i "i", 31 0;
v0x7fffbe796800_0 .var/i "j", 31 0;
v0x7fffbe791890_0 .var "min_idx", 4 0;
v0x7fffbe7bf0b0_0 .var "new_idx", 4 0;
v0x7fffbe7bf190_0 .net "next_out", 1 0, L_0x7fffbe7c4ce0;  alias, 1 drivers
v0x7fffbe7bf270_0 .net "rst", 0 0, v0x7fffbe7c49f0_0;  alias, 1 drivers
v0x7fffbe7bf330_0 .net "set_in", 4 0, L_0x7fffbe7c6380;  alias, 1 drivers
v0x7fffbe7bf410_0 .var/i "tick", 31 0;
v0x7fffbe7bf4f0_0 .net "way_in", 1 0, v0x7fffbe7c31d0_0;  alias, 1 drivers
E_0x7fffbe7a3bd0 .event edge, v0x7fffbe7a3c60_0, v0x7fffbe7bf4f0_0, v0x7fffbe7bf330_0;
E_0x7fffbe793420 .event posedge, v0x7fffbe7776f0_0;
L_0x7fffbe7c4ce0 .part v0x7fffbe7bf0b0_0, 0, 2;
S_0x7fffbe7bf690 .scope generate, "genblk4[0]" "genblk4[0]" 3 90, 3 90 0, S_0x7fffbe795240;
 .timescale -9 -12;
P_0x7fffbe7bf860 .param/l "i" 0 3 90, +C4<00>;
S_0x7fffbe7bf920 .scope module, "SET" "set" 3 91, 5 24 0, S_0x7fffbe7bf690;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 5 "index_in";
    .port_info 4 /INPUT 23 "tag_in";
    .port_info 5 /INPUT 32 "data_in";
    .port_info 6 /OUTPUT 1 "valid_out";
    .port_info 7 /OUTPUT 23 "tag_out";
    .port_info 8 /OUTPUT 32 "data_out";
P_0x7fffbe7bfb00 .param/l "DATA_BITS" 0 5 27, +C4<00000000000000000000000000100000>;
P_0x7fffbe7bfb40 .param/l "INDEX_BITS" 0 5 25, +C4<0000000000000000000000000000000101>;
P_0x7fffbe7bfb80 .param/l "TAG_BITS" 0 5 26, +C4<00000000000000000000000000000010111>;
L_0x7fffbe7a2800 .functor BUFZ 1, L_0x7fffbe7c4d80, C4<0>, C4<0>, C4<0>;
L_0x7fffbe7a3b00 .functor BUFZ 23, L_0x7fffbe7c5090, C4<00000000000000000000000>, C4<00000000000000000000000>, C4<00000000000000000000000>;
L_0x7fffbe79b760 .functor BUFZ 32, L_0x7fffbe7c5340, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fffbe7bfcf0_0 .net *"_ivl_0", 0 0, L_0x7fffbe7c4d80;  1 drivers
v0x7fffbe7bff90_0 .net *"_ivl_10", 6 0, L_0x7fffbe7c5130;  1 drivers
L_0x7f35f1e10060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffbe7c0070_0 .net *"_ivl_13", 1 0, L_0x7f35f1e10060;  1 drivers
v0x7fffbe7c0160_0 .net *"_ivl_16", 31 0, L_0x7fffbe7c5340;  1 drivers
v0x7fffbe7c0240_0 .net *"_ivl_18", 6 0, L_0x7fffbe7c53e0;  1 drivers
v0x7fffbe7c0370_0 .net *"_ivl_2", 6 0, L_0x7fffbe7c4ea0;  1 drivers
L_0x7f35f1e100a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffbe7c0450_0 .net *"_ivl_21", 1 0, L_0x7f35f1e100a8;  1 drivers
L_0x7f35f1e10018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffbe7c0530_0 .net *"_ivl_5", 1 0, L_0x7f35f1e10018;  1 drivers
v0x7fffbe7c0610_0 .net *"_ivl_8", 22 0, L_0x7fffbe7c5090;  1 drivers
v0x7fffbe7c06f0_0 .var/i "block", 31 0;
v0x7fffbe7c07d0_0 .net "clk", 0 0, v0x7fffbe7c45b0_0;  alias, 1 drivers
v0x7fffbe7c0870 .array "data", 0 31, 31 0;
v0x7fffbe7c0910_0 .net "data_in", 31 0, v0x7fffbe7c4680_0;  alias, 1 drivers
v0x7fffbe7c09f0_0 .net "data_out", 31 0, L_0x7fffbe79b760;  alias, 1 drivers
v0x7fffbe7c0ad0_0 .net "enable", 0 0, L_0x7fffbe7c5600;  1 drivers
v0x7fffbe7c0b90_0 .net "index_in", 4 0, L_0x7fffbe7c6380;  alias, 1 drivers
v0x7fffbe7c0c80_0 .net "rst", 0 0, v0x7fffbe7c49f0_0;  alias, 1 drivers
v0x7fffbe7c0d50 .array "tag", 0 31, 22 0;
v0x7fffbe7c0df0_0 .net "tag_in", 22 0, L_0x7fffbe7c6470;  alias, 1 drivers
v0x7fffbe7c0eb0_0 .net "tag_out", 22 0, L_0x7fffbe7a3b00;  alias, 1 drivers
v0x7fffbe7c0f90 .array "valid", 0 31, 0 0;
v0x7fffbe7c1030_0 .net "valid_out", 0 0, L_0x7fffbe7a2800;  alias, 1 drivers
E_0x7fffbe746b80 .event posedge, v0x7fffbe7c0ad0_0;
L_0x7fffbe7c4d80 .array/port v0x7fffbe7c0f90, L_0x7fffbe7c4ea0;
L_0x7fffbe7c4ea0 .concat [ 5 2 0 0], L_0x7fffbe7c6380, L_0x7f35f1e10018;
L_0x7fffbe7c5090 .array/port v0x7fffbe7c0d50, L_0x7fffbe7c5130;
L_0x7fffbe7c5130 .concat [ 5 2 0 0], L_0x7fffbe7c6380, L_0x7f35f1e10060;
L_0x7fffbe7c5340 .array/port v0x7fffbe7c0870, L_0x7fffbe7c53e0;
L_0x7fffbe7c53e0 .concat [ 5 2 0 0], L_0x7fffbe7c6380, L_0x7f35f1e100a8;
S_0x7fffbe7c1210 .scope generate, "genblk4[1]" "genblk4[1]" 3 90, 3 90 0, S_0x7fffbe795240;
 .timescale -9 -12;
P_0x7fffbe7c13f0 .param/l "i" 0 3 90, +C4<01>;
S_0x7fffbe7c14b0 .scope module, "SET" "set" 3 91, 5 24 0, S_0x7fffbe7c1210;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 5 "index_in";
    .port_info 4 /INPUT 23 "tag_in";
    .port_info 5 /INPUT 32 "data_in";
    .port_info 6 /OUTPUT 1 "valid_out";
    .port_info 7 /OUTPUT 23 "tag_out";
    .port_info 8 /OUTPUT 32 "data_out";
P_0x7fffbe7c1690 .param/l "DATA_BITS" 0 5 27, +C4<00000000000000000000000000100000>;
P_0x7fffbe7c16d0 .param/l "INDEX_BITS" 0 5 25, +C4<0000000000000000000000000000000101>;
P_0x7fffbe7c1710 .param/l "TAG_BITS" 0 5 26, +C4<00000000000000000000000000000010111>;
L_0x7fffbe796a00 .functor BUFZ 1, L_0x7fffbe7c56a0, C4<0>, C4<0>, C4<0>;
L_0x7fffbe791a90 .functor BUFZ 23, L_0x7fffbe7c5920, C4<00000000000000000000000>, C4<00000000000000000000000>, C4<00000000000000000000000>;
L_0x7fffbe7c5f50 .functor BUFZ 32, L_0x7fffbe7c5d30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fffbe7c18b0_0 .net *"_ivl_0", 0 0, L_0x7fffbe7c56a0;  1 drivers
v0x7fffbe7c1b50_0 .net *"_ivl_10", 6 0, L_0x7fffbe7c59c0;  1 drivers
L_0x7f35f1e10138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffbe7c1c30_0 .net *"_ivl_13", 1 0, L_0x7f35f1e10138;  1 drivers
v0x7fffbe7c1d20_0 .net *"_ivl_16", 31 0, L_0x7fffbe7c5d30;  1 drivers
v0x7fffbe7c1e00_0 .net *"_ivl_18", 6 0, L_0x7fffbe7c5dd0;  1 drivers
v0x7fffbe7c1f30_0 .net *"_ivl_2", 6 0, L_0x7fffbe7c5740;  1 drivers
L_0x7f35f1e10180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffbe7c2010_0 .net *"_ivl_21", 1 0, L_0x7f35f1e10180;  1 drivers
L_0x7f35f1e100f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffbe7c20f0_0 .net *"_ivl_5", 1 0, L_0x7f35f1e100f0;  1 drivers
v0x7fffbe7c21d0_0 .net *"_ivl_8", 22 0, L_0x7fffbe7c5920;  1 drivers
v0x7fffbe7c22b0_0 .var/i "block", 31 0;
v0x7fffbe7c2390_0 .net "clk", 0 0, v0x7fffbe7c45b0_0;  alias, 1 drivers
v0x7fffbe7c2430 .array "data", 0 31, 31 0;
v0x7fffbe7c24f0_0 .net "data_in", 31 0, v0x7fffbe7c4680_0;  alias, 1 drivers
v0x7fffbe7c25b0_0 .net "data_out", 31 0, L_0x7fffbe7c5f50;  alias, 1 drivers
v0x7fffbe7c2670_0 .net "enable", 0 0, L_0x7fffbe7c6060;  1 drivers
v0x7fffbe7c2730_0 .net "index_in", 4 0, L_0x7fffbe7c6380;  alias, 1 drivers
v0x7fffbe7c2840_0 .net "rst", 0 0, v0x7fffbe7c49f0_0;  alias, 1 drivers
v0x7fffbe7c2930 .array "tag", 0 31, 22 0;
v0x7fffbe7c29f0_0 .net "tag_in", 22 0, L_0x7fffbe7c6470;  alias, 1 drivers
v0x7fffbe7c2ab0_0 .net "tag_out", 22 0, L_0x7fffbe791a90;  alias, 1 drivers
v0x7fffbe7c2b70 .array "valid", 0 31, 0 0;
v0x7fffbe7c2c10_0 .net "valid_out", 0 0, L_0x7fffbe796a00;  alias, 1 drivers
E_0x7fffbe76d3a0 .event posedge, v0x7fffbe7c2670_0;
L_0x7fffbe7c56a0 .array/port v0x7fffbe7c2b70, L_0x7fffbe7c5740;
L_0x7fffbe7c5740 .concat [ 5 2 0 0], L_0x7fffbe7c6380, L_0x7f35f1e100f0;
L_0x7fffbe7c5920 .array/port v0x7fffbe7c2930, L_0x7fffbe7c59c0;
L_0x7fffbe7c59c0 .concat [ 5 2 0 0], L_0x7fffbe7c6380, L_0x7f35f1e10138;
L_0x7fffbe7c5d30 .array/port v0x7fffbe7c2430, L_0x7fffbe7c5dd0;
L_0x7fffbe7c5dd0 .concat [ 5 2 0 0], L_0x7fffbe7c6380, L_0x7f35f1e10180;
S_0x7fffbe7c2e40 .scope module, "match_encoder" "encoder" 3 105, 6 24 0, S_0x7fffbe795240;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 2 "out";
    .port_info 1 /INPUT 2 "in";
P_0x7fffbe7a2db0 .param/l "IN_SIZE" 0 6 25, +C4<00000000000000000000000000000010>;
P_0x7fffbe7a2df0 .param/l "OUT_SIZE" 0 6 26, +C4<000000000000000000000000000000010>;
v0x7fffbe7c30d0_0 .net "in", 1 0, v0x7fffbe7c3ad0_0;  1 drivers
v0x7fffbe7c31d0_0 .var "out", 1 0;
E_0x7fffbe755ec0 .event edge, v0x7fffbe7c30d0_0;
    .scope S_0x7fffbe78a3c0;
T_0 ;
    %wait E_0x7fffbe793420;
    %load/vec4 v0x7fffbe7bf270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffbe7bf410_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fffbe7bf0b0_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffbe79b900_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x7fffbe79b900_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffbe796800_0, 0, 32;
T_0.4 ;
    %load/vec4 v0x7fffbe796800_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_0.5, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7fffbe79b900_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x7fffbe796800_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x7fffbe7a1eb0, 4, 0;
    %load/vec4 v0x7fffbe796800_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffbe796800_0, 0, 32;
    %jmp T_0.4;
T_0.5 ;
    %load/vec4 v0x7fffbe79b900_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffbe79b900_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fffbe7bf410_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffbe7bf410_0, 0, 32;
    %load/vec4 v0x7fffbe7bf4f0_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %jmp/0xz  T_0.6, 5;
    %load/vec4 v0x7fffbe7bf410_0;
    %load/vec4 v0x7fffbe7bf330_0;
    %pad/u 9;
    %pad/u 10;
    %muli 2, 0, 10;
    %pad/u 11;
    %load/vec4 v0x7fffbe7bf4f0_0;
    %pad/u 3;
    %pad/u 11;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x7fffbe7a1eb0, 4, 0;
T_0.6 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fffbe78a3c0;
T_1 ;
    %wait E_0x7fffbe7a3bd0;
    %load/vec4 v0x7fffbe7a3c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x7fffbe7bf4f0_0;
    %pad/u 5;
    %store/vec4 v0x7fffbe7bf0b0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fffbe791890_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffbe79b900_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x7fffbe79b900_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_1.3, 5;
    %load/vec4 v0x7fffbe7bf330_0;
    %pad/u 9;
    %pad/u 10;
    %muli 2, 0, 10;
    %pad/u 11;
    %load/vec4 v0x7fffbe79b900_0;
    %pad/s 11;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x7fffbe7a1eb0, 4;
    %load/vec4 v0x7fffbe7bf330_0;
    %pad/u 9;
    %pad/u 10;
    %muli 2, 0, 10;
    %pad/u 11;
    %load/vec4 v0x7fffbe791890_0;
    %pad/u 11;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x7fffbe7a1eb0, 4;
    %cmp/s;
    %jmp/0xz  T_1.4, 5;
    %load/vec4 v0x7fffbe79b900_0;
    %pad/s 5;
    %store/vec4 v0x7fffbe791890_0, 0, 5;
T_1.4 ;
    %load/vec4 v0x7fffbe79b900_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffbe79b900_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %load/vec4 v0x7fffbe7bf410_0;
    %load/vec4 v0x7fffbe7bf330_0;
    %pad/u 9;
    %pad/u 10;
    %muli 2, 0, 10;
    %pad/u 11;
    %load/vec4 v0x7fffbe791890_0;
    %pad/u 11;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffbe7a1eb0, 0, 4;
    %load/vec4 v0x7fffbe791890_0;
    %assign/vec4 v0x7fffbe7bf0b0_0, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fffbe7bf920;
T_2 ;
    %wait E_0x7fffbe793420;
    %load/vec4 v0x7fffbe7c0c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffbe7c06f0_0, 0, 32;
T_2.2 ;
    %load/vec4 v0x7fffbe7c06f0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x7fffbe7c06f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffbe7c0f90, 0, 4;
    %pushi/vec4 0, 0, 23;
    %ix/getv/s 3, v0x7fffbe7c06f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffbe7c0d50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7fffbe7c06f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffbe7c0870, 0, 4;
    %load/vec4 v0x7fffbe7c06f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffbe7c06f0_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fffbe7bf920;
T_3 ;
    %wait E_0x7fffbe746b80;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x7fffbe7c0b90_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffbe7c0f90, 0, 4;
    %load/vec4 v0x7fffbe7c0df0_0;
    %load/vec4 v0x7fffbe7c0b90_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffbe7c0d50, 0, 4;
    %load/vec4 v0x7fffbe7c0910_0;
    %load/vec4 v0x7fffbe7c0b90_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffbe7c0870, 0, 4;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fffbe7c14b0;
T_4 ;
    %wait E_0x7fffbe793420;
    %load/vec4 v0x7fffbe7c2840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffbe7c22b0_0, 0, 32;
T_4.2 ;
    %load/vec4 v0x7fffbe7c22b0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x7fffbe7c22b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffbe7c2b70, 0, 4;
    %pushi/vec4 0, 0, 23;
    %ix/getv/s 3, v0x7fffbe7c22b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffbe7c2930, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7fffbe7c22b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffbe7c2430, 0, 4;
    %load/vec4 v0x7fffbe7c22b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffbe7c22b0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fffbe7c14b0;
T_5 ;
    %wait E_0x7fffbe76d3a0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x7fffbe7c2730_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffbe7c2b70, 0, 4;
    %load/vec4 v0x7fffbe7c29f0_0;
    %load/vec4 v0x7fffbe7c2730_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffbe7c2930, 0, 4;
    %load/vec4 v0x7fffbe7c24f0_0;
    %load/vec4 v0x7fffbe7c2730_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffbe7c2430, 0, 4;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fffbe7c2e40;
T_6 ;
    %wait E_0x7fffbe755ec0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffbe7c31d0_0, 0, 2;
T_6.0 ;
    %load/vec4 v0x7fffbe7c31d0_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v0x7fffbe7c30d0_0;
    %load/vec4 v0x7fffbe7c31d0_0;
    %part/u 1;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/ne;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz T_6.1, 8;
    %load/vec4 v0x7fffbe7c31d0_0;
    %addi 1, 0, 2;
    %store/vec4 v0x7fffbe7c31d0_0, 0, 2;
    %jmp T_6.0;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7fffbe795240;
T_7 ;
    %wait E_0x7fffbe793420;
    %load/vec4 v0x7fffbe7c3c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fffbe7c3ad0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fffbe7c3950_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffbe7c37f0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x7fffbe7c38b0_0;
    %pad/u 2;
    %ix/getv 4, v0x7fffbe7c4230_0;
    %shiftl 4;
    %assign/vec4 v0x7fffbe7c3950_0, 0;
    %load/vec4 v0x7fffbe7c38b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.2, 8;
    %load/vec4 v0x7fffbe7c4230_0;
    %jmp/1 T_7.3, 8;
T_7.2 ; End of true expr.
    %load/vec4 v0x7fffbe7c3b90_0;
    %jmp/0 T_7.3, 8;
 ; End of false expr.
    %blend;
T_7.3;
    %pad/u 3;
    %ix/vec4 4;
    %load/vec4a v0x7fffbe7c3590, 4;
    %assign/vec4 v0x7fffbe7c37f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffbe7c4080_0, 0, 32;
T_7.4 ;
    %load/vec4 v0x7fffbe7c4080_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_7.5, 5;
    %load/vec4 v0x7fffbe7c3d90_0;
    %ix/getv/s 4, v0x7fffbe7c4080_0;
    %load/vec4a v0x7fffbe7c3ea0, 4;
    %cmp/e;
    %flag_get/vec4 6;
    %ix/getv/s 4, v0x7fffbe7c4080_0;
    %load/vec4a v0x7fffbe7c3f80, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %ix/getv/s 4, v0x7fffbe7c4080_0;
    %store/vec4 v0x7fffbe7c3ad0_0, 4, 1;
    %load/vec4 v0x7fffbe7c4080_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffbe7c4080_0, 0, 32;
    %jmp T_7.4;
T_7.5 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7fffbe795240;
T_8 ;
    %wait E_0x7fffbe75db50;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffbe7c4080_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x7fffbe7c4080_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_8.1, 5;
    %load/vec4 v0x7fffbe7c3d90_0;
    %ix/getv/s 4, v0x7fffbe7c4080_0;
    %load/vec4a v0x7fffbe7c3ea0, 4;
    %cmp/e;
    %flag_get/vec4 6;
    %ix/getv/s 4, v0x7fffbe7c4080_0;
    %load/vec4a v0x7fffbe7c3f80, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %ix/getv/s 4, v0x7fffbe7c4080_0;
    %store/vec4 v0x7fffbe7c3ad0_0, 4, 1;
    %load/vec4 v0x7fffbe7c4080_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffbe7c4080_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7fffbe795240;
T_9 ;
    %wait E_0x7fffbe762970;
    %load/vec4 v0x7fffbe7c38b0_0;
    %pad/u 2;
    %ix/getv 4, v0x7fffbe7c4230_0;
    %shiftl 4;
    %assign/vec4 v0x7fffbe7c3950_0, 0;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7fffbe794570;
T_10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffbe7c4950_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffbe7c4c00_0, 0, 32;
    %end;
    .thread T_10;
    .scope S_0x7fffbe794570;
T_11 ;
    %vpi_call 2 68 "$dumpfile", "lab06.vcd" {0 0 0};
    %vpi_call 2 69 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fffbe795240 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x7fffbe794570;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffbe7c45b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffbe7c49f0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffbe7c45b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffbe7c49f0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffbe7c45b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffbe7c49f0_0, 0, 1;
T_12.0 ;
    %delay 50000, 0;
    %load/vec4 v0x7fffbe7c45b0_0;
    %inv;
    %store/vec4 v0x7fffbe7c45b0_0, 0, 1;
    %jmp T_12.0;
    %end;
    .thread T_12;
    .scope S_0x7fffbe794570;
T_13 ;
    %vpi_call 2 86 "$write", "Opening file..." {0 0 0};
    %vpi_func 2 87 "$fopen" 32, P_0x7fffbe769be0, "r" {0 0 0};
    %store/vec4 v0x7fffbe7c43c0_0, 0, 32;
    %vpi_func 2 88 "$feof" 32, v0x7fffbe7c43c0_0 {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %vpi_call 2 89 "$display", "*** Cannot open trace file ***", v0x7fffbe7c43c0_0 {0 0 0};
    %vpi_call 2 90 "$finish" {0 0 0};
T_13.0 ;
    %vpi_call 2 92 "$display", "Done" {0 0 0};
    %end;
    .thread T_13;
    .scope S_0x7fffbe794570;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffbe7c47c0_0, 0;
    %wait E_0x7fffbe7647a0;
T_14.0 ;
    %vpi_func 2 108 "$feof" 32, v0x7fffbe7c43c0_0 {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_14.1, 4;
    %vpi_call 2 109 "$display", "End of file" {0 0 0};
    %vpi_call 2 110 "$display", "misses:         %7d", v0x7fffbe7c4950_0 {0 0 0};
    %vpi_call 2 111 "$display", "total accesses: %7d", v0x7fffbe7c4c00_0 {0 0 0};
    %pushi/real 1677721600, 4072; load=100.000
    %load/vec4 v0x7fffbe7c4950_0;
    %cvt/rv/s;
    %mul/wr;
    %load/vec4 v0x7fffbe7c4c00_0;
    %cvt/rv/s;
    %div/wr;
    %vpi_call 2 112 "$display", "Miss rate:      %7.2f", W<0,r> {0 1 0};
    %vpi_call 2 113 "$display", "Way bits:       %7d", P_0x7fffbe77ea40 {0 0 0};
    %vpi_call 2 114 "$display", "Set bits:       %7d", P_0x7fffbe77e9c0 {0 0 0};
    %vpi_call 2 115 "$display", "Tag bits:       %7d", P_0x7fffbe77ea00 {0 0 0};
    %vpi_call 2 116 "$display", "Associativity:  %7d", P_0x7fffbe769a60 {0 0 0};
    %vpi_call 2 117 "$display", "Cache Size:     %7d", 32'sb00000000000000000000010000000000 {0 0 0};
    %vpi_call 2 118 "$display", "Replacement:    %7s", P_0x7fffbe769b20 {0 0 0};
    %vpi_call 2 119 "$finish" {0 0 0};
T_14.1 ;
    %vpi_func 2 121 "$fscanf" 32, v0x7fffbe7c43c0_0, "%x\012", v0x7fffbe7c44c0_0 {0 0 0};
    %store/vec4 v0x7fffbe7c4b20_0, 0, 32;
    %wait E_0x7fffbe793420;
    %load/vec4 v0x7fffbe7c4c00_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x7fffbe7c4c00_0, 0;
    %load/vec4 v0x7fffbe7c48b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.3, 6;
    %load/vec4 v0x7fffbe7c4950_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x7fffbe7c4950_0, 0;
    %vpi_func 2 127 "$urandom" 32 {0 0 0};
    %assign/vec4 v0x7fffbe7c4680_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffbe7c47c0_0, 0;
T_14.3 ;
    %wait E_0x7fffbe793420;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffbe7c47c0_0, 0, 1;
    %jmp T_14.0;
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "cache_tb.v";
    "cache.v";
    "lru_replacement.v";
    "set.v";
    "encoder.v";
