Analysis & Elaboration report for test_fifo
Wed Sep 26 18:09:15 2018
Quartus Prime Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration IP Cores Summary
  5. Source assignments for fifo_module:add1|dcfifo:dcfifo_component
  6. Source assignments for fifo_module:add1|dcfifo:dcfifo_component|dcfifo_m0m1:auto_generated
  7. Source assignments for fifo_module:add1|dcfifo:dcfifo_component|dcfifo_m0m1:auto_generated|a_graycounter_5p6:rdptr_g1p
  8. Source assignments for fifo_module:add1|dcfifo:dcfifo_component|dcfifo_m0m1:auto_generated|a_graycounter_17c:wrptr_g1p
  9. Source assignments for fifo_module:add1|dcfifo:dcfifo_component|dcfifo_m0m1:auto_generated|altsyncram_ja61:fifo_ram
 10. Source assignments for fifo_module:add1|dcfifo:dcfifo_component|dcfifo_m0m1:auto_generated|dffpipe_b09:rs_brp
 11. Source assignments for fifo_module:add1|dcfifo:dcfifo_component|dcfifo_m0m1:auto_generated|dffpipe_b09:rs_bwp
 12. Source assignments for fifo_module:add1|dcfifo:dcfifo_component|dcfifo_m0m1:auto_generated|alt_synch_pipe_ral:rs_dgwp
 13. Source assignments for fifo_module:add1|dcfifo:dcfifo_component|dcfifo_m0m1:auto_generated|alt_synch_pipe_ral:rs_dgwp|dffpipe_c09:dffpipe13
 14. Source assignments for fifo_module:add1|dcfifo:dcfifo_component|dcfifo_m0m1:auto_generated|dffpipe_b09:ws_brp
 15. Source assignments for fifo_module:add1|dcfifo:dcfifo_component|dcfifo_m0m1:auto_generated|dffpipe_b09:ws_bwp
 16. Source assignments for fifo_module:add1|dcfifo:dcfifo_component|dcfifo_m0m1:auto_generated|alt_synch_pipe_sal:ws_dgrp
 17. Source assignments for fifo_module:add1|dcfifo:dcfifo_component|dcfifo_m0m1:auto_generated|alt_synch_pipe_sal:ws_dgrp|dffpipe_d09:dffpipe16
 18. Parameter Settings for User Entity Instance: fifo_module:add1|dcfifo:dcfifo_component
 19. dcfifo Parameter Settings by Entity Instance
 20. Analysis & Elaboration Settings
 21. Port Connectivity Checks: "fifo_module:add1"
 22. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                   ;
+------------------------------------+---------------------------------------------+
; Analysis & Elaboration Status      ; Successful - Wed Sep 26 18:09:15 2018       ;
; Quartus Prime Version              ; 17.0.2 Build 602 07/19/2017 SJ Lite Edition ;
; Revision Name                      ; test_fifo                                   ;
; Top-level Entity Name              ; test_fifo                                   ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration IP Cores Summary                                                                       ;
+--------+--------------+---------+--------------+--------------+-----------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance             ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------------------+-----------------+
; Altera ; FIFO         ; 17.0    ; N/A          ; N/A          ; |test_fifo|fifo_module:add1 ; fifo_module.v   ;
+--------+--------------+---------+--------------+--------------+-----------------------------+-----------------+


+-----------------------------------------------------------------+
; Source assignments for fifo_module:add1|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+----------------+
; Assignment                      ; Value ; From ; To             ;
+---------------------------------+-------+------+----------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -              ;
+---------------------------------+-------+------+----------------+


+--------------------------------------------------------------------------------------------+
; Source assignments for fifo_module:add1|dcfifo:dcfifo_component|dcfifo_m0m1:auto_generated ;
+---------------------------------------+-------+------+-------------------------------------+
; Assignment                            ; Value ; From ; To                                  ;
+---------------------------------------+-------+------+-------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                   ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                   ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                   ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                   ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                             ;
+---------------------------------------+-------+------+-------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_module:add1|dcfifo:dcfifo_component|dcfifo_m0m1:auto_generated|a_graycounter_5p6:rdptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                     ;
+----------------+-------+------+----------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                ;
+----------------+-------+------+----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_module:add1|dcfifo:dcfifo_component|dcfifo_m0m1:auto_generated|a_graycounter_17c:wrptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                     ;
+----------------+-------+------+----------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                ;
+----------------+-------+------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_module:add1|dcfifo:dcfifo_component|dcfifo_m0m1:auto_generated|altsyncram_ja61:fifo_ram ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_module:add1|dcfifo:dcfifo_component|dcfifo_m0m1:auto_generated|dffpipe_b09:rs_brp ;
+---------------------------------+-------+------+--------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                           ;
+---------------------------------+-------+------+--------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                            ;
+---------------------------------+-------+------+--------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_module:add1|dcfifo:dcfifo_component|dcfifo_m0m1:auto_generated|dffpipe_b09:rs_bwp ;
+---------------------------------+-------+------+--------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                           ;
+---------------------------------+-------+------+--------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                            ;
+---------------------------------+-------+------+--------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_module:add1|dcfifo:dcfifo_component|dcfifo_m0m1:auto_generated|alt_synch_pipe_ral:rs_dgwp ;
+-----------------------------+------------------------+------+---------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                      ;
+-----------------------------+------------------------+------+---------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                       ;
+-----------------------------+------------------------+------+---------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_module:add1|dcfifo:dcfifo_component|dcfifo_m0m1:auto_generated|alt_synch_pipe_ral:rs_dgwp|dffpipe_c09:dffpipe13 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                         ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                          ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_module:add1|dcfifo:dcfifo_component|dcfifo_m0m1:auto_generated|dffpipe_b09:ws_brp ;
+---------------------------------+-------+------+--------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                           ;
+---------------------------------+-------+------+--------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                            ;
+---------------------------------+-------+------+--------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_module:add1|dcfifo:dcfifo_component|dcfifo_m0m1:auto_generated|dffpipe_b09:ws_bwp ;
+---------------------------------+-------+------+--------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                           ;
+---------------------------------+-------+------+--------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                            ;
+---------------------------------+-------+------+--------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_module:add1|dcfifo:dcfifo_component|dcfifo_m0m1:auto_generated|alt_synch_pipe_sal:ws_dgrp ;
+-----------------------------+------------------------+------+---------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                      ;
+-----------------------------+------------------------+------+---------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                       ;
+-----------------------------+------------------------+------+---------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_module:add1|dcfifo:dcfifo_component|dcfifo_m0m1:auto_generated|alt_synch_pipe_sal:ws_dgrp|dffpipe_d09:dffpipe16 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                         ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                          ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo_module:add1|dcfifo:dcfifo_component ;
+-------------------------+--------------+----------------------------------------------+
; Parameter Name          ; Value        ; Type                                         ;
+-------------------------+--------------+----------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                      ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                               ;
; LPM_WIDTH               ; 16           ; Signed Integer                               ;
; LPM_NUMWORDS            ; 2048         ; Signed Integer                               ;
; LPM_WIDTHU              ; 11           ; Signed Integer                               ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                      ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                      ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                      ;
; USE_EAB                 ; ON           ; Untyped                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                      ;
; ENABLE_ECC              ; FALSE        ; Untyped                                      ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                      ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                      ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                               ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                               ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                      ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                      ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                      ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                      ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                      ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                      ;
; CBXI_PARAMETER          ; dcfifo_m0m1  ; Untyped                                      ;
+-------------------------+--------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                          ;
+----------------------------+------------------------------------------+
; Name                       ; Value                                    ;
+----------------------------+------------------------------------------+
; Number of entity instances ; 1                                        ;
; Entity Instance            ; fifo_module:add1|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                               ;
;     -- LPM_WIDTH           ; 16                                       ;
;     -- LPM_NUMWORDS        ; 2048                                     ;
;     -- LPM_SHOWAHEAD       ; OFF                                      ;
;     -- USE_EAB             ; ON                                       ;
+----------------------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; test_fifo          ; test_fifo          ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fifo_module:add1"                                                                                                               ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                      ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; rdusedw ; Output ; Warning  ; Output or bidir port (11 bits) is wider than the port expression (1 bits) it drives; bit(s) "rdusedw[10..1]" have no fanouts ;
; wrusedw ; Output ; Warning  ; Output or bidir port (11 bits) is wider than the port expression (1 bits) it drives; bit(s) "wrusedw[10..1]" have no fanouts ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition
    Info: Processing started: Wed Sep 26 18:09:03 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off test_fifo -c test_fifo --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file test_fifo.v
    Info (12023): Found entity 1: test_fifo File: D:/FPGA/test_FIFO/test_fifo/test_fifo.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fifo_module.v
    Info (12023): Found entity 1: fifo_module File: D:/FPGA/test_FIFO/test_fifo/fifo_module.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file testbench.v
    Info (12023): Found entity 1: testbench File: D:/FPGA/test_FIFO/test_fifo/testbench.v Line: 3
Info (12127): Elaborating entity "test_fifo" for the top level hierarchy
Info (12128): Elaborating entity "fifo_module" for hierarchy "fifo_module:add1" File: D:/FPGA/test_FIFO/test_fifo/test_fifo.v Line: 49
Info (12128): Elaborating entity "dcfifo" for hierarchy "fifo_module:add1|dcfifo:dcfifo_component" File: D:/FPGA/test_FIFO/test_fifo/fifo_module.v Line: 88
Info (12130): Elaborated megafunction instantiation "fifo_module:add1|dcfifo:dcfifo_component" File: D:/FPGA/test_FIFO/test_fifo/fifo_module.v Line: 88
Info (12133): Instantiated megafunction "fifo_module:add1|dcfifo:dcfifo_component" with the following parameter: File: D:/FPGA/test_FIFO/test_fifo/fifo_module.v Line: 88
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M9K"
    Info (12134): Parameter "lpm_numwords" = "2048"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "11"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_m0m1.tdf
    Info (12023): Found entity 1: dcfifo_m0m1 File: D:/FPGA/test_FIFO/test_fifo/db/dcfifo_m0m1.tdf Line: 41
Info (12128): Elaborating entity "dcfifo_m0m1" for hierarchy "fifo_module:add1|dcfifo:dcfifo_component|dcfifo_m0m1:auto_generated" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/dcfifo.tdf Line: 191
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_8ib.tdf
    Info (12023): Found entity 1: a_gray2bin_8ib File: D:/FPGA/test_FIFO/test_fifo/db/a_gray2bin_8ib.tdf Line: 23
Info (12128): Elaborating entity "a_gray2bin_8ib" for hierarchy "fifo_module:add1|dcfifo:dcfifo_component|dcfifo_m0m1:auto_generated|a_gray2bin_8ib:rdptr_g_gray2bin" File: D:/FPGA/test_FIFO/test_fifo/db/dcfifo_m0m1.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_5p6.tdf
    Info (12023): Found entity 1: a_graycounter_5p6 File: D:/FPGA/test_FIFO/test_fifo/db/a_graycounter_5p6.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_5p6" for hierarchy "fifo_module:add1|dcfifo:dcfifo_component|dcfifo_m0m1:auto_generated|a_graycounter_5p6:rdptr_g1p" File: D:/FPGA/test_FIFO/test_fifo/db/dcfifo_m0m1.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_17c.tdf
    Info (12023): Found entity 1: a_graycounter_17c File: D:/FPGA/test_FIFO/test_fifo/db/a_graycounter_17c.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_17c" for hierarchy "fifo_module:add1|dcfifo:dcfifo_component|dcfifo_m0m1:auto_generated|a_graycounter_17c:wrptr_g1p" File: D:/FPGA/test_FIFO/test_fifo/db/dcfifo_m0m1.tdf Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ja61.tdf
    Info (12023): Found entity 1: altsyncram_ja61 File: D:/FPGA/test_FIFO/test_fifo/db/altsyncram_ja61.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_ja61" for hierarchy "fifo_module:add1|dcfifo:dcfifo_component|dcfifo_m0m1:auto_generated|altsyncram_ja61:fifo_ram" File: D:/FPGA/test_FIFO/test_fifo/db/dcfifo_m0m1.tdf Line: 61
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_b09.tdf
    Info (12023): Found entity 1: dffpipe_b09 File: D:/FPGA/test_FIFO/test_fifo/db/dffpipe_b09.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_b09" for hierarchy "fifo_module:add1|dcfifo:dcfifo_component|dcfifo_m0m1:auto_generated|dffpipe_b09:rs_brp" File: D:/FPGA/test_FIFO/test_fifo/db/dcfifo_m0m1.tdf Line: 68
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ral.tdf
    Info (12023): Found entity 1: alt_synch_pipe_ral File: D:/FPGA/test_FIFO/test_fifo/db/alt_synch_pipe_ral.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_ral" for hierarchy "fifo_module:add1|dcfifo:dcfifo_component|dcfifo_m0m1:auto_generated|alt_synch_pipe_ral:rs_dgwp" File: D:/FPGA/test_FIFO/test_fifo/db/dcfifo_m0m1.tdf Line: 70
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_c09.tdf
    Info (12023): Found entity 1: dffpipe_c09 File: D:/FPGA/test_FIFO/test_fifo/db/dffpipe_c09.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_c09" for hierarchy "fifo_module:add1|dcfifo:dcfifo_component|dcfifo_m0m1:auto_generated|alt_synch_pipe_ral:rs_dgwp|dffpipe_c09:dffpipe13" File: D:/FPGA/test_FIFO/test_fifo/db/alt_synch_pipe_ral.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_sal.tdf
    Info (12023): Found entity 1: alt_synch_pipe_sal File: D:/FPGA/test_FIFO/test_fifo/db/alt_synch_pipe_sal.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_sal" for hierarchy "fifo_module:add1|dcfifo:dcfifo_component|dcfifo_m0m1:auto_generated|alt_synch_pipe_sal:ws_dgrp" File: D:/FPGA/test_FIFO/test_fifo/db/dcfifo_m0m1.tdf Line: 73
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_d09.tdf
    Info (12023): Found entity 1: dffpipe_d09 File: D:/FPGA/test_FIFO/test_fifo/db/dffpipe_d09.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_d09" for hierarchy "fifo_module:add1|dcfifo:dcfifo_component|dcfifo_m0m1:auto_generated|alt_synch_pipe_sal:ws_dgrp|dffpipe_d09:dffpipe16" File: D:/FPGA/test_FIFO/test_fifo/db/alt_synch_pipe_sal.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_p76.tdf
    Info (12023): Found entity 1: cmpr_p76 File: D:/FPGA/test_FIFO/test_fifo/db/cmpr_p76.tdf Line: 23
Info (12128): Elaborating entity "cmpr_p76" for hierarchy "fifo_module:add1|dcfifo:dcfifo_component|dcfifo_m0m1:auto_generated|cmpr_p76:rdempty_eq_comp" File: D:/FPGA/test_FIFO/test_fifo/db/dcfifo_m0m1.tdf Line: 80
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4741 megabytes
    Info: Processing ended: Wed Sep 26 18:09:15 2018
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:25


