

================================================================
== Vitis HLS Report for 'equalizer'
================================================================
* Date:           Wed Mar 27 17:45:56 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        Audio_Equalizer_Vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      168|      168|  1.680 us|  1.680 us|  169|  169|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------+---------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                              |                                                   |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                           Instance                           |                       Module                      |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------------------------------------+---------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243   |equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop   |       45|       45|  0.450 us|  0.450 us|   45|   45|       no|
        |grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254   |equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop   |       45|       45|  0.450 us|  0.450 us|   45|   45|       no|
        |grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264  |equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop  |       45|       45|  0.450 us|  0.450 us|   45|   45|       no|
        +--------------------------------------------------------------+---------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    121|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    9|    2527|   2663|    -|
|Memory           |        3|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|    541|    -|
|Register         |        -|    -|     699|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        3|    9|    3226|   3325|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        1|    4|       3|      6|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------------+---------------------------------------------------+---------+----+-----+------+-----+
    |                           Instance                           |                       Module                      | BRAM_18K| DSP|  FF |  LUT | URAM|
    +--------------------------------------------------------------+---------------------------------------------------+---------+----+-----+------+-----+
    |control_s_axi_U                                               |control_s_axi                                      |        0|   0|  240|   424|    0|
    |grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264  |equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop  |        0|   0|  358|   257|    0|
    |grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243   |equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop   |        0|   0|  358|   257|    0|
    |grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254   |equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop   |        0|   0|  358|   257|    0|
    |gmem_m_axi_U                                                  |gmem_m_axi                                         |        0|   0|  718|  1318|    0|
    |mul_32s_32s_32_2_1_U16                                        |mul_32s_32s_32_2_1                                 |        0|   3|  165|    50|    0|
    |mul_32s_32s_32_2_1_U17                                        |mul_32s_32s_32_2_1                                 |        0|   3|  165|    50|    0|
    |mul_32s_32s_32_2_1_U18                                        |mul_32s_32s_32_2_1                                 |        0|   3|  165|    50|    0|
    +--------------------------------------------------------------+---------------------------------------------------+---------+----+-----+------+-----+
    |Total                                                         |                                                   |        0|   9| 2527|  2663|    0|
    +--------------------------------------------------------------+---------------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------------+---------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |        Memory        |              Module             | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------------+---------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |lowfreq_shift_reg_U   |lowfreq_shift_reg_RAM_AUTO_1R1W  |        1|  0|   0|    0|    33|   32|     1|         1056|
    |midfreq_shift_reg_U   |lowfreq_shift_reg_RAM_AUTO_1R1W  |        1|  0|   0|    0|    33|   32|     1|         1056|
    |highfreq_shift_reg_U  |lowfreq_shift_reg_RAM_AUTO_1R1W  |        1|  0|   0|    0|    33|   32|     1|         1056|
    +----------------------+---------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                 |                                 |        3|  0|   0|    0|    99|   96|     3|         3168|
    +----------------------+---------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+----+---+----+------------+------------+
    |         Variable Name         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+----+---+----+------------+------------+
    |SIGNAL_OUT_TDATA_int_regslice  |         +|   0|  0|  39|          32|          32|
    |lowfreq_accumulate_fu_369_p2   |         +|   0|  0|  39|          32|          32|
    |midfreq_accumulate_fu_382_p2   |         +|   0|  0|  39|          32|          32|
    |ap_block_state1                |        or|   0|  0|   2|           1|           1|
    |ap_block_state34               |        or|   0|  0|   2|           1|           1|
    +-------------------------------+----------+----+---+----+------------+------------+
    |Total                          |          |   0|  0| 121|          98|          98|
    +-------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+-----+-----------+-----+-----------+
    |             Name            | LUT | Input Size| Bits| Total Bits|
    +-----------------------------+-----+-----------+-----+-----------+
    |SIGNAL_IN_TDATA_blk_n        |    9|          2|    1|          2|
    |SIGNAL_OUT_TDATA_blk_n       |    9|          2|    1|          2|
    |ap_NS_fsm                    |  155|         35|    1|         35|
    |gmem_ARADDR                  |   37|          7|   64|        448|
    |gmem_ARLEN                   |   25|          5|   32|        160|
    |gmem_ARVALID                 |   25|          5|    1|          5|
    |gmem_RREADY                  |   25|          5|    1|          5|
    |gmem_blk_n_AR                |    9|          2|    1|          2|
    |gmem_blk_n_R                 |    9|          2|    1|          2|
    |grp_fu_391_ce                |   20|          4|    1|          4|
    |grp_fu_391_p0                |   25|          5|   32|        160|
    |grp_fu_391_p1                |   25|          5|   32|        160|
    |highfreq_shift_reg_address0  |   14|          3|    6|         18|
    |highfreq_shift_reg_ce0       |   14|          3|    1|          3|
    |highfreq_shift_reg_d0        |   14|          3|   32|         96|
    |highfreq_shift_reg_we0       |   14|          3|    1|          3|
    |lowfreq_shift_reg_address0   |   14|          3|    6|         18|
    |lowfreq_shift_reg_ce0        |   14|          3|    1|          3|
    |lowfreq_shift_reg_d0         |   14|          3|   32|         96|
    |lowfreq_shift_reg_we0        |   14|          3|    1|          3|
    |midfreq_shift_reg_address0   |   14|          3|    6|         18|
    |midfreq_shift_reg_ce0        |   14|          3|    1|          3|
    |midfreq_shift_reg_d0         |   14|          3|   32|         96|
    |midfreq_shift_reg_we0        |   14|          3|    1|          3|
    +-----------------------------+-----+-----------+-----+-----------+
    |Total                        |  541|        115|  288|       1345|
    +-----------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------------+----+----+-----+-----------+
    |                                    Name                                   | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                  |  34|   0|   34|          0|
    |gmem_addr_1_read_reg_503                                                   |  32|   0|   32|          0|
    |gmem_addr_1_reg_476                                                        |  64|   0|   64|          0|
    |gmem_addr_2_read_reg_513                                                   |  32|   0|   32|          0|
    |gmem_addr_2_reg_482                                                        |  64|   0|   64|          0|
    |gmem_addr_read_reg_488                                                     |  32|   0|   32|          0|
    |gmem_addr_reg_470                                                          |  64|   0|   64|          0|
    |grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_ap_start_reg  |   1|   0|    1|          0|
    |grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg   |   1|   0|    1|          0|
    |grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_ap_start_reg   |   1|   0|    1|          0|
    |highfreq_coefs_read_reg_401                                                |  64|   0|   64|          0|
    |lowfreq_accumulate_reg_498                                                 |  32|   0|   32|          0|
    |lowfreq_coefs_read_reg_411                                                 |  64|   0|   64|          0|
    |midfreq_coefs_read_reg_406                                                 |  64|   0|   64|          0|
    |mul_ln49_reg_493                                                           |  32|   0|   32|          0|
    |mul_ln59_reg_508                                                           |  32|   0|   32|          0|
    |mul_ln69_reg_521                                                           |  32|   0|   32|          0|
    |tmp_data_V_reg_434                                                         |  32|   0|   32|          0|
    |tmp_dest_V_reg_465                                                         |   6|   0|    6|          0|
    |tmp_id_V_reg_460                                                           |   5|   0|    5|          0|
    |tmp_keep_V_reg_440                                                         |   4|   0|    4|          0|
    |tmp_last_V_reg_455                                                         |   1|   0|    1|          0|
    |tmp_strb_V_reg_445                                                         |   4|   0|    4|          0|
    |tmp_user_V_reg_450                                                         |   2|   0|    2|          0|
    +---------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                      | 699|   0|  699|          0|
    +---------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+---------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------------------+-----+-----+------------+---------------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|              control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|              control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|              control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|              control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|              control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|              control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|              control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|              control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|              control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|              control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|              control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|              control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|              control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|              control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|              control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|              control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|              control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|            equalizer|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|            equalizer|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|            equalizer|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|            equalizer|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|            equalizer|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|            equalizer|  return value|
|m_axi_gmem_AWVALID     |  out|    1|       m_axi|                 gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|       m_axi|                 gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|       m_axi|                 gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|       m_axi|                 gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|       m_axi|                 gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|       m_axi|                 gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|       m_axi|                 gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|       m_axi|                 gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|       m_axi|                 gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|       m_axi|                 gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|       m_axi|                 gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|       m_axi|                 gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|       m_axi|                 gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|       m_axi|                 gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|       m_axi|                 gmem|       pointer|
|m_axi_gmem_WDATA       |  out|   32|       m_axi|                 gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|    4|       m_axi|                 gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|       m_axi|                 gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|       m_axi|                 gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|       m_axi|                 gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|       m_axi|                 gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|       m_axi|                 gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|       m_axi|                 gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|       m_axi|                 gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|       m_axi|                 gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|       m_axi|                 gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|       m_axi|                 gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|       m_axi|                 gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|       m_axi|                 gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|       m_axi|                 gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|       m_axi|                 gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|       m_axi|                 gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|       m_axi|                 gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|       m_axi|                 gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|       m_axi|                 gmem|       pointer|
|m_axi_gmem_RDATA       |   in|   32|       m_axi|                 gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|       m_axi|                 gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|       m_axi|                 gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|       m_axi|                 gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|       m_axi|                 gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|       m_axi|                 gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|       m_axi|                 gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|       m_axi|                 gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|       m_axi|                 gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|       m_axi|                 gmem|       pointer|
|SIGNAL_IN_TDATA        |   in|   32|        axis|   SIGNAL_IN_V_data_V|       pointer|
|SIGNAL_IN_TVALID       |   in|    1|        axis|   SIGNAL_IN_V_dest_V|       pointer|
|SIGNAL_IN_TREADY       |  out|    1|        axis|   SIGNAL_IN_V_dest_V|       pointer|
|SIGNAL_IN_TDEST        |   in|    6|        axis|   SIGNAL_IN_V_dest_V|       pointer|
|SIGNAL_IN_TKEEP        |   in|    4|        axis|   SIGNAL_IN_V_keep_V|       pointer|
|SIGNAL_IN_TSTRB        |   in|    4|        axis|   SIGNAL_IN_V_strb_V|       pointer|
|SIGNAL_IN_TUSER        |   in|    2|        axis|   SIGNAL_IN_V_user_V|       pointer|
|SIGNAL_IN_TLAST        |   in|    1|        axis|   SIGNAL_IN_V_last_V|       pointer|
|SIGNAL_IN_TID          |   in|    5|        axis|     SIGNAL_IN_V_id_V|       pointer|
|SIGNAL_OUT_TDATA       |  out|   32|        axis|  SIGNAL_OUT_V_data_V|       pointer|
|SIGNAL_OUT_TVALID      |  out|    1|        axis|  SIGNAL_OUT_V_dest_V|       pointer|
|SIGNAL_OUT_TREADY      |   in|    1|        axis|  SIGNAL_OUT_V_dest_V|       pointer|
|SIGNAL_OUT_TDEST       |  out|    6|        axis|  SIGNAL_OUT_V_dest_V|       pointer|
|SIGNAL_OUT_TKEEP       |  out|    4|        axis|  SIGNAL_OUT_V_keep_V|       pointer|
|SIGNAL_OUT_TSTRB       |  out|    4|        axis|  SIGNAL_OUT_V_strb_V|       pointer|
|SIGNAL_OUT_TUSER       |  out|    2|        axis|  SIGNAL_OUT_V_user_V|       pointer|
|SIGNAL_OUT_TLAST       |  out|    1|        axis|  SIGNAL_OUT_V_last_V|       pointer|
|SIGNAL_OUT_TID         |  out|    5|        axis|    SIGNAL_OUT_V_id_V|       pointer|
+-----------------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 34
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.52>
ST_1 : Operation 35 [1/1] (1.00ns)   --->   "%highfreq_coefs_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %highfreq_coefs"   --->   Operation 35 'read' 'highfreq_coefs_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 36 [1/1] (1.00ns)   --->   "%midfreq_coefs_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %midfreq_coefs"   --->   Operation 36 'read' 'midfreq_coefs_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 37 [1/1] (1.00ns)   --->   "%lowfreq_coefs_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %lowfreq_coefs"   --->   Operation 37 'read' 'lowfreq_coefs_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%highfreq_accumulate_loc = alloca i64 1"   --->   Operation 38 'alloca' 'highfreq_accumulate_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%midfreq_accumulate_loc = alloca i64 1"   --->   Operation 39 'alloca' 'midfreq_accumulate_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%lowfreq_accumulate_loc = alloca i64 1"   --->   Operation 40 'alloca' 'lowfreq_accumulate_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%empty = read i54 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %SIGNAL_IN_V_data_V, i4 %SIGNAL_IN_V_keep_V, i4 %SIGNAL_IN_V_strb_V, i2 %SIGNAL_IN_V_user_V, i1 %SIGNAL_IN_V_last_V, i5 %SIGNAL_IN_V_id_V, i6 %SIGNAL_IN_V_dest_V"   --->   Operation 41 'read' 'empty' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue i54 %empty"   --->   Operation 42 'extractvalue' 'tmp_data_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_keep_V = extractvalue i54 %empty"   --->   Operation 43 'extractvalue' 'tmp_keep_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_strb_V = extractvalue i54 %empty"   --->   Operation 44 'extractvalue' 'tmp_strb_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_user_V = extractvalue i54 %empty"   --->   Operation 45 'extractvalue' 'tmp_user_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue i54 %empty"   --->   Operation 46 'extractvalue' 'tmp_last_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_id_V = extractvalue i54 %empty"   --->   Operation 47 'extractvalue' 'tmp_id_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_dest_V = extractvalue i54 %empty"   --->   Operation 48 'extractvalue' 'tmp_dest_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [2/2] (3.52ns)   --->   "%call_ln0 = call void @equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop, i32 %gmem, i64 %lowfreq_coefs_read, i32 %lowfreq_accumulate_loc, i32 %lowfreq_shift_reg"   --->   Operation 49 'call' 'call_ln0' <Predicate = true> <Delay = 3.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %lowfreq_coefs_read, i32 2, i32 63" [equalizer.cpp:49]   --->   Operation 50 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln49 = sext i62 %trunc_ln1" [equalizer.cpp:49]   --->   Operation 51 'sext' 'sext_ln49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln49" [equalizer.cpp:49]   --->   Operation 52 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %midfreq_coefs_read, i32 2, i32 63" [equalizer.cpp:59]   --->   Operation 53 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln59 = sext i62 %trunc_ln3" [equalizer.cpp:59]   --->   Operation 54 'sext' 'sext_ln59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln59" [equalizer.cpp:59]   --->   Operation 55 'getelementptr' 'gmem_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %highfreq_coefs_read, i32 2, i32 63" [equalizer.cpp:69]   --->   Operation 56 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln69 = sext i62 %trunc_ln5" [equalizer.cpp:69]   --->   Operation 57 'sext' 'sext_ln69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i32 %gmem, i64 %sext_ln69" [equalizer.cpp:69]   --->   Operation 58 'getelementptr' 'gmem_addr_2' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 59 [1/2] (0.00ns)   --->   "%call_ln0 = call void @equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop, i32 %gmem, i64 %lowfreq_coefs_read, i32 %lowfreq_accumulate_loc, i32 %lowfreq_shift_reg"   --->   Operation 59 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 60 [7/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [equalizer.cpp:49]   --->   Operation 60 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 61 [1/1] (3.25ns)   --->   "%store_ln50 = store i32 %tmp_data_V, i32 0" [equalizer.cpp:50]   --->   Operation 61 'store' 'store_ln50' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 62 [6/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [equalizer.cpp:49]   --->   Operation 62 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 63 [5/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [equalizer.cpp:49]   --->   Operation 63 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 64 [4/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [equalizer.cpp:49]   --->   Operation 64 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 65 [3/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [equalizer.cpp:49]   --->   Operation 65 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 66 [2/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [equalizer.cpp:49]   --->   Operation 66 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 67 [1/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [equalizer.cpp:49]   --->   Operation 67 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 68 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem_addr" [equalizer.cpp:49]   --->   Operation 68 'read' 'gmem_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 6.91>
ST_11 : Operation 69 [2/2] (3.52ns)   --->   "%call_ln0 = call void @equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop, i32 %gmem, i64 %midfreq_coefs_read, i32 %midfreq_accumulate_loc, i32 %midfreq_shift_reg"   --->   Operation 69 'call' 'call_ln0' <Predicate = true> <Delay = 3.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 70 [2/2] (6.91ns)   --->   "%mul_ln49 = mul i32 %gmem_addr_read, i32 %tmp_data_V" [equalizer.cpp:49]   --->   Operation 70 'mul' 'mul_ln49' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.91>
ST_12 : Operation 71 [1/2] (0.00ns)   --->   "%call_ln0 = call void @equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop, i32 %gmem, i64 %midfreq_coefs_read, i32 %midfreq_accumulate_loc, i32 %midfreq_shift_reg"   --->   Operation 71 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 72 [1/2] (6.91ns)   --->   "%mul_ln49 = mul i32 %gmem_addr_read, i32 %tmp_data_V" [equalizer.cpp:49]   --->   Operation 72 'mul' 'mul_ln49' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 73 [7/7] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [equalizer.cpp:59]   --->   Operation 73 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 74 [6/7] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [equalizer.cpp:59]   --->   Operation 74 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 75 [5/7] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [equalizer.cpp:59]   --->   Operation 75 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 76 [4/7] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [equalizer.cpp:59]   --->   Operation 76 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 77 [3/7] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [equalizer.cpp:59]   --->   Operation 77 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 78 [2/7] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [equalizer.cpp:59]   --->   Operation 78 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 79 [1/7] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [equalizer.cpp:59]   --->   Operation 79 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 80 [1/1] (0.00ns)   --->   "%lowfreq_accumulate_loc_load = load i32 %lowfreq_accumulate_loc"   --->   Operation 80 'load' 'lowfreq_accumulate_loc_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 81 [1/1] (2.55ns)   --->   "%lowfreq_accumulate = add i32 %mul_ln49, i32 %lowfreq_accumulate_loc_load" [equalizer.cpp:49]   --->   Operation 81 'add' 'lowfreq_accumulate' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 82 [1/1] (7.30ns)   --->   "%gmem_addr_1_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem_addr_1" [equalizer.cpp:59]   --->   Operation 82 'read' 'gmem_addr_1_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 83 [1/1] (3.25ns)   --->   "%store_ln60 = store i32 %lowfreq_accumulate, i32 0" [equalizer.cpp:60]   --->   Operation 83 'store' 'store_ln60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>

State 21 <SV = 20> <Delay = 6.91>
ST_21 : Operation 84 [2/2] (3.52ns)   --->   "%call_ln0 = call void @equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop, i32 %gmem, i64 %highfreq_coefs_read, i32 %highfreq_accumulate_loc, i32 %highfreq_shift_reg"   --->   Operation 84 'call' 'call_ln0' <Predicate = true> <Delay = 3.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 85 [2/2] (6.91ns)   --->   "%mul_ln59 = mul i32 %gmem_addr_1_read, i32 %lowfreq_accumulate" [equalizer.cpp:59]   --->   Operation 85 'mul' 'mul_ln59' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.91>
ST_22 : Operation 86 [1/2] (0.00ns)   --->   "%call_ln0 = call void @equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop, i32 %gmem, i64 %highfreq_coefs_read, i32 %highfreq_accumulate_loc, i32 %highfreq_shift_reg"   --->   Operation 86 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 87 [1/2] (6.91ns)   --->   "%mul_ln59 = mul i32 %gmem_addr_1_read, i32 %lowfreq_accumulate" [equalizer.cpp:59]   --->   Operation 87 'mul' 'mul_ln59' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 88 [1/1] (0.00ns)   --->   "%midfreq_accumulate_loc_load = load i32 %midfreq_accumulate_loc"   --->   Operation 88 'load' 'midfreq_accumulate_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 89 [1/1] (2.55ns)   --->   "%midfreq_accumulate = add i32 %mul_ln59, i32 %midfreq_accumulate_loc_load" [equalizer.cpp:59]   --->   Operation 89 'add' 'midfreq_accumulate' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 90 [7/7] (7.30ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [equalizer.cpp:69]   --->   Operation 90 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 91 [1/1] (3.25ns)   --->   "%store_ln70 = store i32 %midfreq_accumulate, i32 0" [equalizer.cpp:70]   --->   Operation 91 'store' 'store_ln70' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 92 [6/7] (7.30ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [equalizer.cpp:69]   --->   Operation 92 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 7.30>
ST_25 : Operation 93 [5/7] (7.30ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [equalizer.cpp:69]   --->   Operation 93 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 7.30>
ST_26 : Operation 94 [4/7] (7.30ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [equalizer.cpp:69]   --->   Operation 94 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 7.30>
ST_27 : Operation 95 [3/7] (7.30ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [equalizer.cpp:69]   --->   Operation 95 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 7.30>
ST_28 : Operation 96 [2/7] (7.30ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [equalizer.cpp:69]   --->   Operation 96 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 7.30>
ST_29 : Operation 97 [1/7] (7.30ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [equalizer.cpp:69]   --->   Operation 97 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 7.30>
ST_30 : Operation 98 [1/1] (7.30ns)   --->   "%gmem_addr_2_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem_addr_2" [equalizer.cpp:69]   --->   Operation 98 'read' 'gmem_addr_2_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 6.91>
ST_31 : Operation 99 [1/1] (0.00ns)   --->   "%highfreq_accumulate_loc_load = load i32 %highfreq_accumulate_loc"   --->   Operation 99 'load' 'highfreq_accumulate_loc_load' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 100 [2/2] (6.91ns)   --->   "%mul_ln69 = mul i32 %gmem_addr_2_read, i32 %highfreq_accumulate_loc_load" [equalizer.cpp:69]   --->   Operation 100 'mul' 'mul_ln69' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 6.91>
ST_32 : Operation 101 [1/2] (6.91ns)   --->   "%mul_ln69 = mul i32 %gmem_addr_2_read, i32 %highfreq_accumulate_loc_load" [equalizer.cpp:69]   --->   Operation 101 'mul' 'mul_ln69' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 2.55>
ST_33 : Operation 102 [1/1] (2.55ns)   --->   "%highfreq_accumulate = add i32 %mul_ln69, i32 %highfreq_accumulate_loc_load" [equalizer.cpp:69]   --->   Operation 102 'add' 'highfreq_accumulate' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 103 [2/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %SIGNAL_OUT_V_data_V, i4 %SIGNAL_OUT_V_keep_V, i4 %SIGNAL_OUT_V_strb_V, i2 %SIGNAL_OUT_V_user_V, i1 %SIGNAL_OUT_V_last_V, i5 %SIGNAL_OUT_V_id_V, i6 %SIGNAL_OUT_V_dest_V, i32 %highfreq_accumulate, i4 %tmp_keep_V, i4 %tmp_strb_V, i2 %tmp_user_V, i1 %tmp_last_V, i5 %tmp_id_V, i6 %tmp_dest_V"   --->   Operation 103 'write' 'write_ln304' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 34 <SV = 33> <Delay = 0.00>
ST_34 : Operation 104 [1/1] (0.00ns)   --->   "%spectopmodule_ln16 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_12" [equalizer.cpp:16]   --->   Operation 104 'spectopmodule' 'spectopmodule_ln16' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 105 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 33, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 105 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 106 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 106 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 107 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %SIGNAL_IN_V_data_V, i4 %SIGNAL_IN_V_keep_V, i4 %SIGNAL_IN_V_strb_V, i2 %SIGNAL_IN_V_user_V, i1 %SIGNAL_IN_V_last_V, i5 %SIGNAL_IN_V_id_V, i6 %SIGNAL_IN_V_dest_V, void @empty_3, i32 1, i32 1, void @empty_4, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 107 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 108 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %SIGNAL_IN_V_data_V"   --->   Operation 108 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 109 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %SIGNAL_IN_V_keep_V"   --->   Operation 109 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 110 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %SIGNAL_IN_V_strb_V"   --->   Operation 110 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 111 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %SIGNAL_IN_V_user_V"   --->   Operation 111 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 112 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %SIGNAL_IN_V_last_V"   --->   Operation 112 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 113 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %SIGNAL_IN_V_id_V"   --->   Operation 113 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 114 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %SIGNAL_IN_V_dest_V"   --->   Operation 114 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 115 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %SIGNAL_OUT_V_data_V, i4 %SIGNAL_OUT_V_keep_V, i4 %SIGNAL_OUT_V_strb_V, i2 %SIGNAL_OUT_V_user_V, i1 %SIGNAL_OUT_V_last_V, i5 %SIGNAL_OUT_V_id_V, i6 %SIGNAL_OUT_V_dest_V, void @empty_3, i32 1, i32 1, void @empty_4, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 115 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 116 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %SIGNAL_OUT_V_data_V"   --->   Operation 116 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 117 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %SIGNAL_OUT_V_keep_V"   --->   Operation 117 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 118 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %SIGNAL_OUT_V_strb_V"   --->   Operation 118 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 119 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %SIGNAL_OUT_V_user_V"   --->   Operation 119 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 120 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %SIGNAL_OUT_V_last_V"   --->   Operation 120 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 121 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %SIGNAL_OUT_V_id_V"   --->   Operation 121 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 122 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %SIGNAL_OUT_V_dest_V"   --->   Operation 122 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 123 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %lowfreq_coefs, void @empty_5, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_6, void @empty_7, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8, i32 4294967295, i32 0"   --->   Operation 123 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 124 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %lowfreq_coefs, void @empty_9, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8, i32 4294967295, i32 0"   --->   Operation 124 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 125 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %midfreq_coefs, void @empty_5, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_6, void @empty_10, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8, i32 4294967295, i32 0"   --->   Operation 125 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 126 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %midfreq_coefs, void @empty_9, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8, i32 4294967295, i32 0"   --->   Operation 126 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 127 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %highfreq_coefs, void @empty_5, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_6, void @empty_11, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8, i32 4294967295, i32 0"   --->   Operation 127 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 128 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %highfreq_coefs, void @empty_9, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8, i32 4294967295, i32 0"   --->   Operation 128 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 129 [1/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %SIGNAL_OUT_V_data_V, i4 %SIGNAL_OUT_V_keep_V, i4 %SIGNAL_OUT_V_strb_V, i2 %SIGNAL_OUT_V_user_V, i1 %SIGNAL_OUT_V_last_V, i5 %SIGNAL_OUT_V_id_V, i6 %SIGNAL_OUT_V_dest_V, i32 %highfreq_accumulate, i4 %tmp_keep_V, i4 %tmp_strb_V, i2 %tmp_user_V, i1 %tmp_last_V, i5 %tmp_id_V, i6 %tmp_dest_V"   --->   Operation 129 'write' 'write_ln304' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_34 : Operation 130 [1/1] (0.00ns)   --->   "%ret_ln83 = ret" [equalizer.cpp:83]   --->   Operation 130 'ret' 'ret_ln83' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ SIGNAL_IN_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ SIGNAL_IN_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ SIGNAL_IN_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ SIGNAL_IN_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ SIGNAL_IN_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ SIGNAL_IN_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ SIGNAL_IN_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ SIGNAL_OUT_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ SIGNAL_OUT_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ SIGNAL_OUT_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ SIGNAL_OUT_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ SIGNAL_OUT_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ SIGNAL_OUT_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ SIGNAL_OUT_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ lowfreq_coefs]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ midfreq_coefs]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ highfreq_coefs]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ lowfreq_shift_reg]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ midfreq_shift_reg]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ highfreq_shift_reg]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
highfreq_coefs_read          (read         ) [ 00111111111111111111111000000000000]
midfreq_coefs_read           (read         ) [ 00111111111110000000000000000000000]
lowfreq_coefs_read           (read         ) [ 00100000000000000000000000000000000]
highfreq_accumulate_loc      (alloca       ) [ 00111111111111111111111111111111000]
midfreq_accumulate_loc       (alloca       ) [ 00111111111111111111111100000000000]
lowfreq_accumulate_loc       (alloca       ) [ 01111111111111111111100000000000000]
empty                        (read         ) [ 00000000000000000000000000000000000]
tmp_data_V                   (extractvalue ) [ 00111111111110000000000000000000000]
tmp_keep_V                   (extractvalue ) [ 00111111111111111111111111111111111]
tmp_strb_V                   (extractvalue ) [ 00111111111111111111111111111111111]
tmp_user_V                   (extractvalue ) [ 00111111111111111111111111111111111]
tmp_last_V                   (extractvalue ) [ 00111111111111111111111111111111111]
tmp_id_V                     (extractvalue ) [ 00111111111111111111111111111111111]
tmp_dest_V                   (extractvalue ) [ 00111111111111111111111111111111111]
trunc_ln1                    (partselect   ) [ 00000000000000000000000000000000000]
sext_ln49                    (sext         ) [ 00000000000000000000000000000000000]
gmem_addr                    (getelementptr) [ 00111111111000000000000000000000000]
trunc_ln3                    (partselect   ) [ 00000000000000000000000000000000000]
sext_ln59                    (sext         ) [ 00000000000000000000000000000000000]
gmem_addr_1                  (getelementptr) [ 00111111111111111111100000000000000]
trunc_ln5                    (partselect   ) [ 00000000000000000000000000000000000]
sext_ln69                    (sext         ) [ 00000000000000000000000000000000000]
gmem_addr_2                  (getelementptr) [ 00111111111111111111111111111110000]
call_ln0                     (call         ) [ 00000000000000000000000000000000000]
store_ln50                   (store        ) [ 00000000000000000000000000000000000]
gmem_load_1_req              (readreq      ) [ 00000000000000000000000000000000000]
gmem_addr_read               (read         ) [ 00000000000110000000000000000000000]
call_ln0                     (call         ) [ 00000000000000000000000000000000000]
mul_ln49                     (mul          ) [ 00000000000001111111100000000000000]
gmem_load_3_req              (readreq      ) [ 00000000000000000000000000000000000]
lowfreq_accumulate_loc_load  (load         ) [ 00000000000000000000000000000000000]
lowfreq_accumulate           (add          ) [ 00000000000000000000011000000000000]
gmem_addr_1_read             (read         ) [ 00000000000000000000011000000000000]
store_ln60                   (store        ) [ 00000000000000000000000000000000000]
call_ln0                     (call         ) [ 00000000000000000000000000000000000]
mul_ln59                     (mul          ) [ 00000000000000000000000100000000000]
midfreq_accumulate_loc_load  (load         ) [ 00000000000000000000000000000000000]
midfreq_accumulate           (add          ) [ 00000000000000000000000000000000000]
store_ln70                   (store        ) [ 00000000000000000000000000000000000]
gmem_load_5_req              (readreq      ) [ 00000000000000000000000000000000000]
gmem_addr_2_read             (read         ) [ 00000000000000000000000000000001100]
highfreq_accumulate_loc_load (load         ) [ 00000000000000000000000000000000110]
mul_ln69                     (mul          ) [ 00000000000000000000000000000000010]
highfreq_accumulate          (add          ) [ 00000000000000000000000000000000001]
spectopmodule_ln16           (spectopmodule) [ 00000000000000000000000000000000000]
specinterface_ln0            (specinterface) [ 00000000000000000000000000000000000]
specbitsmap_ln0              (specbitsmap  ) [ 00000000000000000000000000000000000]
specinterface_ln0            (specinterface) [ 00000000000000000000000000000000000]
specbitsmap_ln0              (specbitsmap  ) [ 00000000000000000000000000000000000]
specbitsmap_ln0              (specbitsmap  ) [ 00000000000000000000000000000000000]
specbitsmap_ln0              (specbitsmap  ) [ 00000000000000000000000000000000000]
specbitsmap_ln0              (specbitsmap  ) [ 00000000000000000000000000000000000]
specbitsmap_ln0              (specbitsmap  ) [ 00000000000000000000000000000000000]
specbitsmap_ln0              (specbitsmap  ) [ 00000000000000000000000000000000000]
specbitsmap_ln0              (specbitsmap  ) [ 00000000000000000000000000000000000]
specinterface_ln0            (specinterface) [ 00000000000000000000000000000000000]
specbitsmap_ln0              (specbitsmap  ) [ 00000000000000000000000000000000000]
specbitsmap_ln0              (specbitsmap  ) [ 00000000000000000000000000000000000]
specbitsmap_ln0              (specbitsmap  ) [ 00000000000000000000000000000000000]
specbitsmap_ln0              (specbitsmap  ) [ 00000000000000000000000000000000000]
specbitsmap_ln0              (specbitsmap  ) [ 00000000000000000000000000000000000]
specbitsmap_ln0              (specbitsmap  ) [ 00000000000000000000000000000000000]
specbitsmap_ln0              (specbitsmap  ) [ 00000000000000000000000000000000000]
specinterface_ln0            (specinterface) [ 00000000000000000000000000000000000]
specinterface_ln0            (specinterface) [ 00000000000000000000000000000000000]
specinterface_ln0            (specinterface) [ 00000000000000000000000000000000000]
specinterface_ln0            (specinterface) [ 00000000000000000000000000000000000]
specinterface_ln0            (specinterface) [ 00000000000000000000000000000000000]
specinterface_ln0            (specinterface) [ 00000000000000000000000000000000000]
write_ln304                  (write        ) [ 00000000000000000000000000000000000]
ret_ln83                     (ret          ) [ 00000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="SIGNAL_IN_V_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SIGNAL_IN_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="SIGNAL_IN_V_keep_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SIGNAL_IN_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="SIGNAL_IN_V_strb_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SIGNAL_IN_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="SIGNAL_IN_V_user_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SIGNAL_IN_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="SIGNAL_IN_V_last_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SIGNAL_IN_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="SIGNAL_IN_V_id_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SIGNAL_IN_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="SIGNAL_IN_V_dest_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SIGNAL_IN_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="SIGNAL_OUT_V_data_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SIGNAL_OUT_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="SIGNAL_OUT_V_keep_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SIGNAL_OUT_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="SIGNAL_OUT_V_strb_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SIGNAL_OUT_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="SIGNAL_OUT_V_user_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SIGNAL_OUT_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="SIGNAL_OUT_V_last_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SIGNAL_OUT_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="SIGNAL_OUT_V_id_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SIGNAL_OUT_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="SIGNAL_OUT_V_dest_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SIGNAL_OUT_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="lowfreq_coefs">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lowfreq_coefs"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="midfreq_coefs">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="midfreq_coefs"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="highfreq_coefs">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="highfreq_coefs"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="lowfreq_shift_reg">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lowfreq_shift_reg"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="midfreq_shift_reg">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="midfreq_shift_reg"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="highfreq_shift_reg">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="highfreq_shift_reg"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="116" class="1004" name="highfreq_accumulate_loc_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="32" slack="20"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="highfreq_accumulate_loc/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="midfreq_accumulate_loc_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="midfreq_accumulate_loc/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="lowfreq_accumulate_loc_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lowfreq_accumulate_loc/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="highfreq_coefs_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="64" slack="0"/>
<pin id="130" dir="0" index="1" bw="64" slack="0"/>
<pin id="131" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="highfreq_coefs_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="midfreq_coefs_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="64" slack="0"/>
<pin id="136" dir="0" index="1" bw="64" slack="0"/>
<pin id="137" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="midfreq_coefs_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="lowfreq_coefs_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="64" slack="0"/>
<pin id="142" dir="0" index="1" bw="64" slack="0"/>
<pin id="143" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="lowfreq_coefs_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="empty_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="54" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="0" index="2" bw="4" slack="0"/>
<pin id="150" dir="0" index="3" bw="4" slack="0"/>
<pin id="151" dir="0" index="4" bw="2" slack="0"/>
<pin id="152" dir="0" index="5" bw="1" slack="0"/>
<pin id="153" dir="0" index="6" bw="5" slack="0"/>
<pin id="154" dir="0" index="7" bw="6" slack="0"/>
<pin id="155" dir="1" index="8" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_readreq_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="2"/>
<pin id="167" dir="0" index="2" bw="1" slack="0"/>
<pin id="168" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_1_req/3 "/>
</bind>
</comp>

<comp id="171" class="1004" name="gmem_addr_read_read_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="0"/>
<pin id="173" dir="0" index="1" bw="32" slack="9"/>
<pin id="174" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/10 "/>
</bind>
</comp>

<comp id="176" class="1004" name="grp_readreq_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="12"/>
<pin id="179" dir="0" index="2" bw="1" slack="0"/>
<pin id="180" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_3_req/13 "/>
</bind>
</comp>

<comp id="183" class="1004" name="gmem_addr_1_read_read_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="0"/>
<pin id="185" dir="0" index="1" bw="32" slack="19"/>
<pin id="186" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_1_read/20 "/>
</bind>
</comp>

<comp id="188" class="1004" name="grp_readreq_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="22"/>
<pin id="191" dir="0" index="2" bw="1" slack="0"/>
<pin id="192" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_5_req/23 "/>
</bind>
</comp>

<comp id="195" class="1004" name="gmem_addr_2_read_read_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="0"/>
<pin id="197" dir="0" index="1" bw="32" slack="29"/>
<pin id="198" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_2_read/30 "/>
</bind>
</comp>

<comp id="200" class="1004" name="grp_write_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="0" slack="0"/>
<pin id="202" dir="0" index="1" bw="32" slack="0"/>
<pin id="203" dir="0" index="2" bw="4" slack="0"/>
<pin id="204" dir="0" index="3" bw="4" slack="0"/>
<pin id="205" dir="0" index="4" bw="2" slack="0"/>
<pin id="206" dir="0" index="5" bw="1" slack="0"/>
<pin id="207" dir="0" index="6" bw="5" slack="0"/>
<pin id="208" dir="0" index="7" bw="6" slack="0"/>
<pin id="209" dir="0" index="8" bw="32" slack="0"/>
<pin id="210" dir="0" index="9" bw="4" slack="32"/>
<pin id="211" dir="0" index="10" bw="4" slack="32"/>
<pin id="212" dir="0" index="11" bw="2" slack="32"/>
<pin id="213" dir="0" index="12" bw="1" slack="32"/>
<pin id="214" dir="0" index="13" bw="5" slack="32"/>
<pin id="215" dir="0" index="14" bw="6" slack="32"/>
<pin id="216" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln304/33 "/>
</bind>
</comp>

<comp id="225" class="1004" name="store_ln50_access_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="0"/>
<pin id="227" dir="0" index="1" bw="32" slack="2"/>
<pin id="228" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="229" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln50/3 "/>
</bind>
</comp>

<comp id="231" class="1004" name="store_ln60_access_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="0"/>
<pin id="233" dir="0" index="1" bw="32" slack="0"/>
<pin id="234" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="235" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln60/20 "/>
</bind>
</comp>

<comp id="237" class="1004" name="store_ln70_access_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="0"/>
<pin id="239" dir="0" index="1" bw="32" slack="0"/>
<pin id="240" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="241" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln70/23 "/>
</bind>
</comp>

<comp id="243" class="1004" name="grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="0" slack="0"/>
<pin id="245" dir="0" index="1" bw="32" slack="0"/>
<pin id="246" dir="0" index="2" bw="64" slack="0"/>
<pin id="247" dir="0" index="3" bw="32" slack="0"/>
<pin id="248" dir="0" index="4" bw="32" slack="0"/>
<pin id="249" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="0" slack="0"/>
<pin id="256" dir="0" index="1" bw="32" slack="0"/>
<pin id="257" dir="0" index="2" bw="64" slack="10"/>
<pin id="258" dir="0" index="3" bw="32" slack="10"/>
<pin id="259" dir="0" index="4" bw="32" slack="0"/>
<pin id="260" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/11 "/>
</bind>
</comp>

<comp id="264" class="1004" name="grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="0" slack="0"/>
<pin id="266" dir="0" index="1" bw="32" slack="0"/>
<pin id="267" dir="0" index="2" bw="64" slack="20"/>
<pin id="268" dir="0" index="3" bw="32" slack="20"/>
<pin id="269" dir="0" index="4" bw="32" slack="0"/>
<pin id="270" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/21 "/>
</bind>
</comp>

<comp id="274" class="1004" name="tmp_data_V_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="54" slack="0"/>
<pin id="276" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="tmp_keep_V_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="54" slack="0"/>
<pin id="280" dir="1" index="1" bw="4" slack="32"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_keep_V/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="tmp_strb_V_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="54" slack="0"/>
<pin id="284" dir="1" index="1" bw="4" slack="32"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_strb_V/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="tmp_user_V_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="54" slack="0"/>
<pin id="288" dir="1" index="1" bw="2" slack="32"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_user_V/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="tmp_last_V_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="54" slack="0"/>
<pin id="292" dir="1" index="1" bw="1" slack="32"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="tmp_id_V_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="54" slack="0"/>
<pin id="296" dir="1" index="1" bw="5" slack="32"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_id_V/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="tmp_dest_V_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="54" slack="0"/>
<pin id="300" dir="1" index="1" bw="6" slack="32"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_dest_V/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="trunc_ln1_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="62" slack="0"/>
<pin id="304" dir="0" index="1" bw="64" slack="0"/>
<pin id="305" dir="0" index="2" bw="3" slack="0"/>
<pin id="306" dir="0" index="3" bw="7" slack="0"/>
<pin id="307" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="sext_ln49_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="62" slack="0"/>
<pin id="314" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln49/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="gmem_addr_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="64" slack="0"/>
<pin id="318" dir="0" index="1" bw="64" slack="0"/>
<pin id="319" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="trunc_ln3_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="62" slack="0"/>
<pin id="324" dir="0" index="1" bw="64" slack="0"/>
<pin id="325" dir="0" index="2" bw="3" slack="0"/>
<pin id="326" dir="0" index="3" bw="7" slack="0"/>
<pin id="327" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln3/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="sext_ln59_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="62" slack="0"/>
<pin id="334" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln59/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="gmem_addr_1_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="64" slack="0"/>
<pin id="338" dir="0" index="1" bw="64" slack="0"/>
<pin id="339" dir="1" index="2" bw="64" slack="12"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_1/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="trunc_ln5_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="62" slack="0"/>
<pin id="344" dir="0" index="1" bw="64" slack="0"/>
<pin id="345" dir="0" index="2" bw="3" slack="0"/>
<pin id="346" dir="0" index="3" bw="7" slack="0"/>
<pin id="347" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln5/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="sext_ln69_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="62" slack="0"/>
<pin id="354" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln69/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="gmem_addr_2_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="64" slack="0"/>
<pin id="358" dir="0" index="1" bw="64" slack="0"/>
<pin id="359" dir="1" index="2" bw="64" slack="22"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_2/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="grp_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="32" slack="1"/>
<pin id="364" dir="0" index="1" bw="32" slack="10"/>
<pin id="365" dir="1" index="2" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln49/11 "/>
</bind>
</comp>

<comp id="366" class="1004" name="lowfreq_accumulate_loc_load_load_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="32" slack="19"/>
<pin id="368" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lowfreq_accumulate_loc_load/20 "/>
</bind>
</comp>

<comp id="369" class="1004" name="lowfreq_accumulate_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="32" slack="8"/>
<pin id="371" dir="0" index="1" bw="32" slack="0"/>
<pin id="372" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="lowfreq_accumulate/20 "/>
</bind>
</comp>

<comp id="375" class="1004" name="grp_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="32" slack="1"/>
<pin id="377" dir="0" index="1" bw="32" slack="1"/>
<pin id="378" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln59/21 "/>
</bind>
</comp>

<comp id="379" class="1004" name="midfreq_accumulate_loc_load_load_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="32" slack="22"/>
<pin id="381" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="midfreq_accumulate_loc_load/23 "/>
</bind>
</comp>

<comp id="382" class="1004" name="midfreq_accumulate_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="32" slack="1"/>
<pin id="384" dir="0" index="1" bw="32" slack="0"/>
<pin id="385" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="midfreq_accumulate/23 "/>
</bind>
</comp>

<comp id="388" class="1004" name="highfreq_accumulate_loc_load_load_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="32" slack="30"/>
<pin id="390" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="highfreq_accumulate_loc_load/31 "/>
</bind>
</comp>

<comp id="391" class="1004" name="grp_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="32" slack="1"/>
<pin id="393" dir="0" index="1" bw="32" slack="0"/>
<pin id="394" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln69/31 mul_ln46/10 mul_ln56/10 mul_ln66/10 "/>
</bind>
</comp>

<comp id="396" class="1004" name="highfreq_accumulate_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="32" slack="1"/>
<pin id="398" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="399" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="highfreq_accumulate/33 "/>
</bind>
</comp>

<comp id="401" class="1005" name="highfreq_coefs_read_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="64" slack="20"/>
<pin id="403" dir="1" index="1" bw="64" slack="20"/>
</pin_list>
<bind>
<opset="highfreq_coefs_read "/>
</bind>
</comp>

<comp id="406" class="1005" name="midfreq_coefs_read_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="64" slack="10"/>
<pin id="408" dir="1" index="1" bw="64" slack="10"/>
</pin_list>
<bind>
<opset="midfreq_coefs_read "/>
</bind>
</comp>

<comp id="411" class="1005" name="lowfreq_coefs_read_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="64" slack="1"/>
<pin id="413" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="lowfreq_coefs_read "/>
</bind>
</comp>

<comp id="416" class="1005" name="highfreq_accumulate_loc_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="32" slack="20"/>
<pin id="418" dir="1" index="1" bw="32" slack="20"/>
</pin_list>
<bind>
<opset="highfreq_accumulate_loc "/>
</bind>
</comp>

<comp id="422" class="1005" name="midfreq_accumulate_loc_reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="32" slack="10"/>
<pin id="424" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="midfreq_accumulate_loc "/>
</bind>
</comp>

<comp id="428" class="1005" name="lowfreq_accumulate_loc_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="32" slack="0"/>
<pin id="430" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="lowfreq_accumulate_loc "/>
</bind>
</comp>

<comp id="434" class="1005" name="tmp_data_V_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="32" slack="2"/>
<pin id="436" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_data_V "/>
</bind>
</comp>

<comp id="440" class="1005" name="tmp_keep_V_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="4" slack="32"/>
<pin id="442" dir="1" index="1" bw="4" slack="32"/>
</pin_list>
<bind>
<opset="tmp_keep_V "/>
</bind>
</comp>

<comp id="445" class="1005" name="tmp_strb_V_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="4" slack="32"/>
<pin id="447" dir="1" index="1" bw="4" slack="32"/>
</pin_list>
<bind>
<opset="tmp_strb_V "/>
</bind>
</comp>

<comp id="450" class="1005" name="tmp_user_V_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="2" slack="32"/>
<pin id="452" dir="1" index="1" bw="2" slack="32"/>
</pin_list>
<bind>
<opset="tmp_user_V "/>
</bind>
</comp>

<comp id="455" class="1005" name="tmp_last_V_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="1" slack="32"/>
<pin id="457" dir="1" index="1" bw="1" slack="32"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="460" class="1005" name="tmp_id_V_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="5" slack="32"/>
<pin id="462" dir="1" index="1" bw="5" slack="32"/>
</pin_list>
<bind>
<opset="tmp_id_V "/>
</bind>
</comp>

<comp id="465" class="1005" name="tmp_dest_V_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="6" slack="32"/>
<pin id="467" dir="1" index="1" bw="6" slack="32"/>
</pin_list>
<bind>
<opset="tmp_dest_V "/>
</bind>
</comp>

<comp id="470" class="1005" name="gmem_addr_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="32" slack="2"/>
<pin id="472" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="476" class="1005" name="gmem_addr_1_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="32" slack="12"/>
<pin id="478" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opset="gmem_addr_1 "/>
</bind>
</comp>

<comp id="482" class="1005" name="gmem_addr_2_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="32" slack="22"/>
<pin id="484" dir="1" index="1" bw="32" slack="22"/>
</pin_list>
<bind>
<opset="gmem_addr_2 "/>
</bind>
</comp>

<comp id="488" class="1005" name="gmem_addr_read_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="32" slack="1"/>
<pin id="490" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_read "/>
</bind>
</comp>

<comp id="493" class="1005" name="mul_ln49_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="32" slack="8"/>
<pin id="495" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="mul_ln49 "/>
</bind>
</comp>

<comp id="498" class="1005" name="lowfreq_accumulate_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="32" slack="1"/>
<pin id="500" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lowfreq_accumulate "/>
</bind>
</comp>

<comp id="503" class="1005" name="gmem_addr_1_read_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="32" slack="1"/>
<pin id="505" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_1_read "/>
</bind>
</comp>

<comp id="508" class="1005" name="mul_ln59_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="32" slack="1"/>
<pin id="510" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln59 "/>
</bind>
</comp>

<comp id="513" class="1005" name="gmem_addr_2_read_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="32" slack="1"/>
<pin id="515" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_2_read "/>
</bind>
</comp>

<comp id="521" class="1005" name="mul_ln69_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="32" slack="1"/>
<pin id="523" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln69 "/>
</bind>
</comp>

<comp id="526" class="1005" name="highfreq_accumulate_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="32" slack="1"/>
<pin id="528" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="highfreq_accumulate "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="119"><net_src comp="44" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="44" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="44" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="132"><net_src comp="42" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="34" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="42" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="32" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="42" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="30" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="156"><net_src comp="46" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="157"><net_src comp="2" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="158"><net_src comp="4" pin="0"/><net_sink comp="146" pin=2"/></net>

<net id="159"><net_src comp="6" pin="0"/><net_sink comp="146" pin=3"/></net>

<net id="160"><net_src comp="8" pin="0"/><net_sink comp="146" pin=4"/></net>

<net id="161"><net_src comp="10" pin="0"/><net_sink comp="146" pin=5"/></net>

<net id="162"><net_src comp="12" pin="0"/><net_sink comp="146" pin=6"/></net>

<net id="163"><net_src comp="14" pin="0"/><net_sink comp="146" pin=7"/></net>

<net id="169"><net_src comp="56" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="58" pin="0"/><net_sink comp="164" pin=2"/></net>

<net id="175"><net_src comp="62" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="181"><net_src comp="56" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="58" pin="0"/><net_sink comp="176" pin=2"/></net>

<net id="187"><net_src comp="62" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="193"><net_src comp="56" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="58" pin="0"/><net_sink comp="188" pin=2"/></net>

<net id="199"><net_src comp="62" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="217"><net_src comp="72" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="218"><net_src comp="16" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="219"><net_src comp="18" pin="0"/><net_sink comp="200" pin=2"/></net>

<net id="220"><net_src comp="20" pin="0"/><net_sink comp="200" pin=3"/></net>

<net id="221"><net_src comp="22" pin="0"/><net_sink comp="200" pin=4"/></net>

<net id="222"><net_src comp="24" pin="0"/><net_sink comp="200" pin=5"/></net>

<net id="223"><net_src comp="26" pin="0"/><net_sink comp="200" pin=6"/></net>

<net id="224"><net_src comp="28" pin="0"/><net_sink comp="200" pin=7"/></net>

<net id="230"><net_src comp="60" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="236"><net_src comp="66" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="242"><net_src comp="70" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="250"><net_src comp="48" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="251"><net_src comp="0" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="252"><net_src comp="140" pin="2"/><net_sink comp="243" pin=2"/></net>

<net id="253"><net_src comp="36" pin="0"/><net_sink comp="243" pin=4"/></net>

<net id="261"><net_src comp="64" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="262"><net_src comp="0" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="263"><net_src comp="38" pin="0"/><net_sink comp="254" pin=4"/></net>

<net id="271"><net_src comp="68" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="272"><net_src comp="0" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="273"><net_src comp="40" pin="0"/><net_sink comp="264" pin=4"/></net>

<net id="277"><net_src comp="146" pin="8"/><net_sink comp="274" pin=0"/></net>

<net id="281"><net_src comp="146" pin="8"/><net_sink comp="278" pin=0"/></net>

<net id="285"><net_src comp="146" pin="8"/><net_sink comp="282" pin=0"/></net>

<net id="289"><net_src comp="146" pin="8"/><net_sink comp="286" pin=0"/></net>

<net id="293"><net_src comp="146" pin="8"/><net_sink comp="290" pin=0"/></net>

<net id="297"><net_src comp="146" pin="8"/><net_sink comp="294" pin=0"/></net>

<net id="301"><net_src comp="146" pin="8"/><net_sink comp="298" pin=0"/></net>

<net id="308"><net_src comp="50" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="309"><net_src comp="140" pin="2"/><net_sink comp="302" pin=1"/></net>

<net id="310"><net_src comp="52" pin="0"/><net_sink comp="302" pin=2"/></net>

<net id="311"><net_src comp="54" pin="0"/><net_sink comp="302" pin=3"/></net>

<net id="315"><net_src comp="302" pin="4"/><net_sink comp="312" pin=0"/></net>

<net id="320"><net_src comp="0" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="312" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="328"><net_src comp="50" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="329"><net_src comp="134" pin="2"/><net_sink comp="322" pin=1"/></net>

<net id="330"><net_src comp="52" pin="0"/><net_sink comp="322" pin=2"/></net>

<net id="331"><net_src comp="54" pin="0"/><net_sink comp="322" pin=3"/></net>

<net id="335"><net_src comp="322" pin="4"/><net_sink comp="332" pin=0"/></net>

<net id="340"><net_src comp="0" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="332" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="348"><net_src comp="50" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="349"><net_src comp="128" pin="2"/><net_sink comp="342" pin=1"/></net>

<net id="350"><net_src comp="52" pin="0"/><net_sink comp="342" pin=2"/></net>

<net id="351"><net_src comp="54" pin="0"/><net_sink comp="342" pin=3"/></net>

<net id="355"><net_src comp="342" pin="4"/><net_sink comp="352" pin=0"/></net>

<net id="360"><net_src comp="0" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="352" pin="1"/><net_sink comp="356" pin=1"/></net>

<net id="373"><net_src comp="366" pin="1"/><net_sink comp="369" pin=1"/></net>

<net id="374"><net_src comp="369" pin="2"/><net_sink comp="231" pin=1"/></net>

<net id="386"><net_src comp="379" pin="1"/><net_sink comp="382" pin=1"/></net>

<net id="387"><net_src comp="382" pin="2"/><net_sink comp="237" pin=1"/></net>

<net id="395"><net_src comp="388" pin="1"/><net_sink comp="391" pin=1"/></net>

<net id="400"><net_src comp="396" pin="2"/><net_sink comp="200" pin=8"/></net>

<net id="404"><net_src comp="128" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="409"><net_src comp="134" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="414"><net_src comp="140" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="419"><net_src comp="116" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="264" pin=3"/></net>

<net id="421"><net_src comp="416" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="425"><net_src comp="120" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="254" pin=3"/></net>

<net id="427"><net_src comp="422" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="431"><net_src comp="124" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="243" pin=3"/></net>

<net id="433"><net_src comp="428" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="437"><net_src comp="274" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="439"><net_src comp="434" pin="1"/><net_sink comp="362" pin=1"/></net>

<net id="443"><net_src comp="278" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="200" pin=9"/></net>

<net id="448"><net_src comp="282" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="449"><net_src comp="445" pin="1"/><net_sink comp="200" pin=10"/></net>

<net id="453"><net_src comp="286" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="200" pin=11"/></net>

<net id="458"><net_src comp="290" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="200" pin=12"/></net>

<net id="463"><net_src comp="294" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="200" pin=13"/></net>

<net id="468"><net_src comp="298" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="200" pin=14"/></net>

<net id="473"><net_src comp="316" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="475"><net_src comp="470" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="479"><net_src comp="336" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="481"><net_src comp="476" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="485"><net_src comp="356" pin="2"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="487"><net_src comp="482" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="491"><net_src comp="171" pin="2"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="496"><net_src comp="362" pin="2"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="501"><net_src comp="369" pin="2"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="375" pin=1"/></net>

<net id="506"><net_src comp="183" pin="2"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="511"><net_src comp="375" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="516"><net_src comp="195" pin="2"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="524"><net_src comp="391" pin="2"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="529"><net_src comp="396" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="200" pin=8"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: SIGNAL_OUT_V_data_V | {34 }
	Port: SIGNAL_OUT_V_keep_V | {34 }
	Port: SIGNAL_OUT_V_strb_V | {34 }
	Port: SIGNAL_OUT_V_user_V | {34 }
	Port: SIGNAL_OUT_V_last_V | {34 }
	Port: SIGNAL_OUT_V_id_V | {34 }
	Port: SIGNAL_OUT_V_dest_V | {34 }
	Port: lowfreq_shift_reg | {1 2 3 }
	Port: midfreq_shift_reg | {11 12 20 }
	Port: highfreq_shift_reg | {21 22 23 }
 - Input state : 
	Port: equalizer : gmem | {1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 }
	Port: equalizer : SIGNAL_IN_V_data_V | {1 }
	Port: equalizer : SIGNAL_IN_V_keep_V | {1 }
	Port: equalizer : SIGNAL_IN_V_strb_V | {1 }
	Port: equalizer : SIGNAL_IN_V_user_V | {1 }
	Port: equalizer : SIGNAL_IN_V_last_V | {1 }
	Port: equalizer : SIGNAL_IN_V_id_V | {1 }
	Port: equalizer : SIGNAL_IN_V_dest_V | {1 }
	Port: equalizer : lowfreq_coefs | {1 }
	Port: equalizer : midfreq_coefs | {1 }
	Port: equalizer : highfreq_coefs | {1 }
	Port: equalizer : lowfreq_shift_reg | {1 2 }
	Port: equalizer : midfreq_shift_reg | {11 12 }
	Port: equalizer : highfreq_shift_reg | {21 22 }
  - Chain level:
	State 1
		call_ln0 : 1
		sext_ln49 : 1
		gmem_addr : 2
		sext_ln59 : 1
		gmem_addr_1 : 2
		sext_ln69 : 1
		gmem_addr_2 : 2
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
		lowfreq_accumulate : 1
		store_ln60 : 2
	State 21
	State 22
	State 23
		midfreq_accumulate : 1
		store_ln70 : 2
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
		mul_ln69 : 1
	State 32
	State 33
		write_ln304 : 1
	State 34


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                        Functional Unit                       |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|
|          |  grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243 |    3    |  1.588  |   346   |   183   |
|   call   |  grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254 |    3    |  1.588  |   346   |   183   |
|          | grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264 |    3    |  1.588  |   346   |   183   |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|
|          |                          grp_fu_362                          |    3    |    0    |   165   |    50   |
|    mul   |                          grp_fu_375                          |    3    |    0    |   165   |    50   |
|          |                          grp_fu_391                          |    3    |    0    |   165   |    50   |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|
|          |                   lowfreq_accumulate_fu_369                  |    0    |    0    |    0    |    39   |
|    add   |                   midfreq_accumulate_fu_382                  |    0    |    0    |    0    |    39   |
|          |                  highfreq_accumulate_fu_396                  |    0    |    0    |    0    |    39   |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|
|          |                highfreq_coefs_read_read_fu_128               |    0    |    0    |    0    |    0    |
|          |                midfreq_coefs_read_read_fu_134                |    0    |    0    |    0    |    0    |
|          |                lowfreq_coefs_read_read_fu_140                |    0    |    0    |    0    |    0    |
|   read   |                       empty_read_fu_146                      |    0    |    0    |    0    |    0    |
|          |                  gmem_addr_read_read_fu_171                  |    0    |    0    |    0    |    0    |
|          |                 gmem_addr_1_read_read_fu_183                 |    0    |    0    |    0    |    0    |
|          |                 gmem_addr_2_read_read_fu_195                 |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|
|          |                      grp_readreq_fu_164                      |    0    |    0    |    0    |    0    |
|  readreq |                      grp_readreq_fu_176                      |    0    |    0    |    0    |    0    |
|          |                      grp_readreq_fu_188                      |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|
|   write  |                       grp_write_fu_200                       |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|
|          |                       tmp_data_V_fu_274                      |    0    |    0    |    0    |    0    |
|          |                       tmp_keep_V_fu_278                      |    0    |    0    |    0    |    0    |
|          |                       tmp_strb_V_fu_282                      |    0    |    0    |    0    |    0    |
|extractvalue|                       tmp_user_V_fu_286                      |    0    |    0    |    0    |    0    |
|          |                       tmp_last_V_fu_290                      |    0    |    0    |    0    |    0    |
|          |                        tmp_id_V_fu_294                       |    0    |    0    |    0    |    0    |
|          |                       tmp_dest_V_fu_298                      |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|
|          |                       trunc_ln1_fu_302                       |    0    |    0    |    0    |    0    |
|partselect|                       trunc_ln3_fu_322                       |    0    |    0    |    0    |    0    |
|          |                       trunc_ln5_fu_342                       |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|
|          |                       sext_ln49_fu_312                       |    0    |    0    |    0    |    0    |
|   sext   |                       sext_ln59_fu_332                       |    0    |    0    |    0    |    0    |
|          |                       sext_ln69_fu_352                       |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                              |    18   |  4.764  |   1533  |   816   |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|

Memories:
+------------------+--------+--------+--------+--------+
|                  |  BRAM  |   FF   |   LUT  |  URAM  |
+------------------+--------+--------+--------+--------+
|highfreq_shift_reg|    1   |    0   |    0   |    0   |
| lowfreq_shift_reg|    1   |    0   |    0   |    0   |
| midfreq_shift_reg|    1   |    0   |    0   |    0   |
+------------------+--------+--------+--------+--------+
|       Total      |    3   |    0   |    0   |    0   |
+------------------+--------+--------+--------+--------+

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|    gmem_addr_1_read_reg_503   |   32   |
|      gmem_addr_1_reg_476      |   32   |
|    gmem_addr_2_read_reg_513   |   32   |
|      gmem_addr_2_reg_482      |   32   |
|     gmem_addr_read_reg_488    |   32   |
|       gmem_addr_reg_470       |   32   |
|highfreq_accumulate_loc_reg_416|   32   |
|  highfreq_accumulate_reg_526  |   32   |
|  highfreq_coefs_read_reg_401  |   64   |
| lowfreq_accumulate_loc_reg_428|   32   |
|   lowfreq_accumulate_reg_498  |   32   |
|   lowfreq_coefs_read_reg_411  |   64   |
| midfreq_accumulate_loc_reg_422|   32   |
|   midfreq_coefs_read_reg_406  |   64   |
|        mul_ln49_reg_493       |   32   |
|        mul_ln59_reg_508       |   32   |
|        mul_ln69_reg_521       |   32   |
|       tmp_data_V_reg_434      |   32   |
|       tmp_dest_V_reg_465      |    6   |
|        tmp_id_V_reg_460       |    5   |
|       tmp_keep_V_reg_440      |    4   |
|       tmp_last_V_reg_455      |    1   |
|       tmp_strb_V_reg_445      |    4   |
|       tmp_user_V_reg_450      |    2   |
+-------------------------------+--------+
|             Total             |   694  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------------------------------------|------|------|------|--------||---------||---------|
|                             Comp                            |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------------------------------------------|------|------|------|--------||---------||---------|
|                       grp_write_fu_200                      |  p8  |   2  |  32  |   64   ||    9    |
| grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243 |  p2  |   2  |  64  |   128  ||    9    |
|-------------------------------------------------------------|------|------|------|--------||---------||---------|
|                            Total                            |      |      |      |   192  ||  3.176  ||    18   |
|-------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   18   |    4   |  1533  |   816  |    -   |
|   Memory  |    3   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    3   |    -   |   18   |    -   |
|  Register |    -   |    -   |    -   |   694  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    3   |   18   |    7   |  2227  |   834  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
