
---------- Begin Simulation Statistics ----------
simSeconds                                   0.005809                       # Number of seconds simulated (Second)
simTicks                                   5809241000                       # Number of ticks simulated (Tick)
finalTick                                  5809241000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    169.49                       # Real time elapsed on the host (Second)
hostTickRate                                 34274116                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                   16933500                       # Number of bytes of host memory used (Byte)
simInsts                                     50000000                       # Number of instructions simulated (Count)
simOps                                       50000000                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   294996                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     294996                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5809241000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         11618485                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        51521648                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                       70                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       51060652                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                  17990                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined              1521578                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined            853767                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                   3                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            11528027                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               4.429262                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.696244                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                   2029521     17.61%     17.61% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                    509235      4.42%     22.02% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    441138      3.83%     25.85% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    586627      5.09%     30.94% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   1091995      9.47%     40.41% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   2085609     18.09%     58.50% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   2000550     17.35%     75.86% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                   1156881     10.04%     85.89% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                   1626471     14.11%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              11528027                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                  565803     29.45%     29.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                 143501      7.47%     36.91% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                  132507      6.90%     43.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     43.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     43.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     43.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     43.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     43.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     43.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     43.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     43.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     43.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     43.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     43.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     43.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     43.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     43.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     43.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     43.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     43.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     43.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     43.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     43.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     43.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     43.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     43.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     43.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     43.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     43.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     43.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     43.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     43.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     43.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     43.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     43.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     43.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     43.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     43.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     43.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     43.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     43.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     43.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     43.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     43.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     43.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     43.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                 919051     47.83%     91.64% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                157260      8.18%     99.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead              2166      0.11%     99.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite             1180      0.06%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass           66      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      29457278     57.69%     57.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult       278173      0.54%     58.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv         25191      0.05%     58.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd          616      0.00%     58.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp         1230      0.00%     58.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt         1837      0.00%     58.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            9      0.00%     58.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc         1177      0.00%     58.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            2      0.00%     58.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc         4112      0.01%     58.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            1      0.00%     58.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     58.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     58.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     58.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     58.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     58.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            0      0.00%     58.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     58.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     58.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     58.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     58.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     58.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     58.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     58.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     58.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     58.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     58.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     58.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     58.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     58.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     58.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     58.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     58.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     58.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     58.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     58.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     58.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     58.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     58.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     58.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     58.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     58.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     58.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     58.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     58.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     58.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead     15035753     29.45%     87.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      6251309     12.24%     99.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead         2692      0.01%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite         1206      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       51060652                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         4.394777                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             1921468                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.037631                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                115559640                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                53037093                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        50870591                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                     29145                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                    13627                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses            12683                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    52965826                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                        16228                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          50951433                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                      14995528                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                    103334                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                           21234365                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        3854923                       # Number of branches executed (Count)
system.cpu.numStoreInsts                      6238837                       # Number of stores executed (Count)
system.cpu.numRate                           4.385377                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                             959                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           90458                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    50000000                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      50000000                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.232370                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.232370                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               4.303487                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          4.303487                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   67945056                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  41136471                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                       17079                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                       9702                       # Number of floating regfile writes (Count)
system.cpu.miscRegfileReads                 333368931                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                    11136                       # number of misc regfile writes (Count)
system.cpu.lastCommitTick                  5809241000                       # The last tick to commit an instruction (Count)
system.cpu.MemDepUnit__0.insertedLoads       15120975                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       6312815                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads       834205                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores       335763                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 4091253                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           2658776                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect             38861                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              2363287                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                 2358056                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.997787                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                  337421                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                 59                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups          271670                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits             271670                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted          157                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.indirectBranchPred.mainlookupHit       249739                       # ittage the provider component lookup hit (Count)
system.cpu.branchPred.tage.longestMatchProviderCorrect      1467563                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu.branchPred.tage.altMatchProviderCorrect        13010                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect         1730                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu.branchPred.tage.bimodalProviderCorrect       839188                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu.branchPred.tage.longestMatchProviderWrong        24823                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.altMatchProviderWrong         4396                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong          723                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.bimodalProviderWrong         4550                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu.branchPred.tage.altMatchProviderWouldHaveHit         5248                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu.branchPred.tage.longestMatchProviderWouldHaveHit         3306                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::1       172847                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::2       178850                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::3       221885                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::4       145318                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::5       223319                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::6       148920                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::7       418653                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.altMatchProvider::0       654644                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::1       138163                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::2       154275                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::3       147084                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::4       188348                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::5       146409                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::6        80869                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu.commit.commitSquashedInsts         1521592                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls              67                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts             37217                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     11248097                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     4.445196                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.468396                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0         2209312     19.64%     19.64% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1          389554      3.46%     23.10% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2          192722      1.71%     24.82% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          272619      2.42%     27.24% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          109155      0.97%     28.21% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          477885      4.25%     32.46% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6         7596850     67.54%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            6                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     11248097                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             50000000                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               50000000                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                    20976518                       # Number of memory references committed (Count)
system.cpu.commit.loads                      14770220                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    3727267                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                      12285                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    49273810                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                317621                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass           66      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     28719428     57.44%     57.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult       271172      0.54%     57.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv        24214      0.05%     58.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd          611      0.00%     58.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp         1221      0.00%     58.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt         1787      0.00%     58.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            9      0.00%     58.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc         1143      0.00%     58.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            2      0.00%     58.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc         3828      0.01%     58.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            1      0.00%     58.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     58.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     58.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     58.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     58.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     58.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     58.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     58.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     58.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     58.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     58.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     58.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     58.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     58.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     58.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     58.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     58.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     58.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     58.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     58.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     58.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     58.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     58.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     58.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     58.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     58.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     58.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     58.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     58.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     58.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     58.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     58.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     58.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     58.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     58.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     58.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead     14767711     29.54%     87.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      6205124     12.41%     99.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead         2509      0.01%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite         1174      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     50000000                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       7596850                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data       20117271                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          20117271                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      20117271                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         20117271                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       394206                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          394206                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       394206                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         394206                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data  18324481381                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total  18324481381                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data  18324481381                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total  18324481381                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     20511477                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      20511477                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     20511477                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     20511477                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.019219                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.019219                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.019219                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.019219                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 46484.531897                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 46484.531897                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 46484.531897                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 46484.531897                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs         2236                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets         9137                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs          149                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets          142                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      15.006711                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets    64.345070                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks        58368                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total             58368                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data       333790                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total        333790                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data       333790                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total       333790                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data        60416                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total        60416                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data        60416                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total        60416                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrUncacheable::cpu.data            2                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.overallMshrUncacheable::total            2                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data   2348778378                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   2348778378                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data   2348778378                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   2348778378                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.002945                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.002945                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.002945                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.002945                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 38876.760759                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 38876.760759                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 38876.760759                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 38876.760759                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                  58368                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data     14105163                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        14105163                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data       200018                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total        200018                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   7777651000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   7777651000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     14305181                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     14305181                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.013982                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.013982                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 38884.755372                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 38884.755372                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data       162441                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total       162441                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data        37577                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total        37577                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   1128428500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   1128428500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.002627                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.002627                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 30029.765548                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 30029.765548                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      6012108                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        6012108                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data       194188                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total       194188                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data  10546830381                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total  10546830381                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      6206296                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      6206296                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.031289                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.031289                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 54312.472352                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 54312.472352                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data       171349                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total       171349                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data        22839                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total        22839                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::cpu.data            2                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::total            2                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data   1220349878                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total   1220349878                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.003680                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.003680                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 53432.719384                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 53432.719384                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   5809241000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse          2013.606288                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             19067201                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs              58368                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             326.672166                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              169500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data  2013.606288                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.983206                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.983206                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         2048                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           58                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          531                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2         1457                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses          164152232                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses         164152232                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5809241000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                   192211                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles               2107473                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   9035685                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                150613                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  42045                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              2299942                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                  1739                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               52145377                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  7515                       # Number of squashed instructions handled by decode (Count)
system.cpu.decode.mispredictedByPC                  0                       # Number of instructions that mispredicted due to pc (Count)
system.cpu.decode.mispredictedByNPC                 0                       # Number of instructions that mispredicted due to npc (Count)
system.cpu.dtb_walker_cache.demandHits::cpu.mmu.dtb.walker        13920                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.demandHits::total        13920                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.overallHits::cpu.mmu.dtb.walker        13920                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.overallHits::total        13920                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.demandMisses::cpu.mmu.dtb.walker         3049                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.demandMisses::total         3049                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.overallMisses::cpu.mmu.dtb.walker         3049                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.overallMisses::total         3049                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.demandMissLatency::cpu.mmu.dtb.walker    213712500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMissLatency::total    213712500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::cpu.mmu.dtb.walker    213712500                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::total    213712500                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.demandAccesses::cpu.mmu.dtb.walker        16969                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandAccesses::total        16969                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::cpu.mmu.dtb.walker        16969                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::total        16969                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandMissRate::cpu.mmu.dtb.walker     0.179681                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMissRate::total     0.179681                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::cpu.mmu.dtb.walker     0.179681                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::total     0.179681                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMissLatency::cpu.mmu.dtb.walker 70092.653329                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMissLatency::total 70092.653329                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::cpu.mmu.dtb.walker 70092.653329                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::total 70092.653329                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.demandMshrMisses::cpu.mmu.dtb.walker         3049                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMisses::total         3049                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::cpu.mmu.dtb.walker         3049                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::total         3049                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMissLatency::cpu.mmu.dtb.walker    210663500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissLatency::total    210663500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::cpu.mmu.dtb.walker    210663500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::total    210663500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissRate::cpu.mmu.dtb.walker     0.179681                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMshrMissRate::total     0.179681                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::cpu.mmu.dtb.walker     0.179681                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::total     0.179681                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 69092.653329                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::total 69092.653329                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 69092.653329                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::total 69092.653329                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.replacements         3033                       # number of replacements (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::cpu.mmu.dtb.walker        13920                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::total        13920                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::cpu.mmu.dtb.walker         3049                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::total         3049                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.missLatency::cpu.mmu.dtb.walker    213712500                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatency::total    213712500                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.accesses::cpu.mmu.dtb.walker        16969                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.accesses::total        16969                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.missRate::cpu.mmu.dtb.walker     0.179681                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.missRate::total     0.179681                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.dtb.walker 70092.653329                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::total 70092.653329                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::cpu.mmu.dtb.walker         3049                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::total         3049                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.dtb.walker    210663500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::total    210663500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.dtb.walker     0.179681                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::total     0.179681                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.dtb.walker 69092.653329                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::total 69092.653329                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   5809241000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse    15.900768                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs        16724                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs         3033                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs     5.514013                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick      1803500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.occupancies::cpu.mmu.dtb.walker    15.900768                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::cpu.mmu.dtb.walker     0.993798                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::total     0.993798                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::2           12                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::3            4                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dtb_walker_cache.tags.tagAccesses        36987                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses        36987                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5809241000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch.icacheStallCycles              76347                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       52827168                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     4091253                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            2967147                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      11401294                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                   87378                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.tlbCycles                       2417                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu.fetch.miscStallCycles                  969                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles         3311                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                   4970994                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                  1248                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.tlbSquashes                       35                       # Number of outstanding ITLB misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           11528027                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              4.582499                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.145537                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                  2042967     17.72%     17.72% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                   953653      8.27%     25.99% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   731537      6.35%     32.34% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                   895720      7.77%     40.11% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                   882613      7.66%     47.77% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                   340729      2.96%     50.72% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                  1174761     10.19%     60.91% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                   607758      5.27%     66.18% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  3898289     33.82%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             11528027                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.352133                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        4.546821                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst        4968847                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           4968847                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       4968847                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          4968847                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         2135                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            2135                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         2135                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           2135                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    133666480                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    133666480                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    133666480                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    133666480                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      4970982                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       4970982                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      4970982                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      4970982                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000429                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000429                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000429                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000429                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 62607.250585                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 62607.250585                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 62607.250585                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 62607.250585                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs        32041                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs          307                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs     104.368078                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks            6                       # number of writebacks (Count)
system.cpu.icache.writebacks::total                 6                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst          721                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           721                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          721                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          721                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst         1414                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         1414                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         1414                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         1414                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     99469484                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     99469484                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     99469484                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     99469484                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000284                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000284                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000284                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000284                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 70346.169731                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 70346.169731                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 70346.169731                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 70346.169731                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                      6                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      4968847                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         4968847                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         2135                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          2135                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    133666480                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    133666480                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      4970982                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      4970982                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000429                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000429                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 62607.250585                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 62607.250585                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          721                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          721                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         1414                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         1414                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     99469484                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     99469484                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000284                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000284                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 70346.169731                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 70346.169731                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   5809241000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           737.272204                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs                   10                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                  6                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs               1.666667                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               86500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   737.272204                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.359996                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.359996                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024         1408                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::2          202                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3         1206                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.687500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           39769270                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          39769270                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5809241000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                     42045                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                     243214                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                    22163                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               51521718                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                 2857                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                 15120975                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 6312815                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                    70                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                         9                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                    22012                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents           7578                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect          20501                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect        23552                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                44053                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 50915246                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                50883274                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  38098816                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  45677028                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        4.379510                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.834091                       # Average fanout of values written-back ((Count/Count))
system.cpu.itb_walker_cache.demandHits::cpu.mmu.itb.walker          145                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.demandHits::total          145                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.overallHits::cpu.mmu.itb.walker          145                       # number of overall hits (Count)
system.cpu.itb_walker_cache.overallHits::total          145                       # number of overall hits (Count)
system.cpu.itb_walker_cache.demandMisses::cpu.mmu.itb.walker           53                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.demandMisses::total           53                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.overallMisses::cpu.mmu.itb.walker           53                       # number of overall misses (Count)
system.cpu.itb_walker_cache.overallMisses::total           53                       # number of overall misses (Count)
system.cpu.itb_walker_cache.demandMissLatency::cpu.mmu.itb.walker      3967000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.demandMissLatency::total      3967000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::cpu.mmu.itb.walker      3967000                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::total      3967000                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.demandAccesses::cpu.mmu.itb.walker          198                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandAccesses::total          198                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::cpu.mmu.itb.walker          198                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::total          198                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandMissRate::cpu.mmu.itb.walker     0.267677                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMissRate::total     0.267677                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::cpu.mmu.itb.walker     0.267677                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::total     0.267677                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMissLatency::cpu.mmu.itb.walker 74849.056604                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.itb_walker_cache.demandAvgMissLatency::total 74849.056604                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::cpu.mmu.itb.walker 74849.056604                       # average overall miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::total 74849.056604                       # average overall miss latency ((Tick/Count))
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.demandMshrMisses::cpu.mmu.itb.walker           53                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMisses::total           53                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::cpu.mmu.itb.walker           53                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::total           53                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMissLatency::cpu.mmu.itb.walker      3914000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissLatency::total      3914000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::cpu.mmu.itb.walker      3914000                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::total      3914000                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissRate::cpu.mmu.itb.walker     0.267677                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMshrMissRate::total     0.267677                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::cpu.mmu.itb.walker     0.267677                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::total     0.267677                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.itb.walker 73849.056604                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::total 73849.056604                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.itb.walker 73849.056604                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::total 73849.056604                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.replacements           39                       # number of replacements (Count)
system.cpu.itb_walker_cache.ReadReq.hits::cpu.mmu.itb.walker          145                       # number of ReadReq hits (Count)
system.cpu.itb_walker_cache.ReadReq.hits::total          145                       # number of ReadReq hits (Count)
system.cpu.itb_walker_cache.ReadReq.misses::cpu.mmu.itb.walker           53                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.misses::total           53                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.missLatency::cpu.mmu.itb.walker      3967000                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatency::total      3967000                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.accesses::cpu.mmu.itb.walker          198                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.accesses::total          198                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.missRate::cpu.mmu.itb.walker     0.267677                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.missRate::total     0.267677                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.itb.walker 74849.056604                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::total 74849.056604                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.mshrMisses::cpu.mmu.itb.walker           53                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMisses::total           53                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.itb.walker      3914000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::total      3914000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.itb.walker     0.267677                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::total     0.267677                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.itb.walker 73849.056604                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::total 73849.056604                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   5809241000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse     9.593350                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs          129                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs           39                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs     3.307692                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick      1507500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.occupancies::cpu.mmu.itb.walker     9.593350                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::cpu.mmu.itb.walker     0.599584                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::total     0.599584                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.occupanciesTaskId::1024           14                       # Occupied blocks per task id (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::2            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::3           12                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ratioOccsTaskId::1024     0.875000                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.itb_walker_cache.tags.tagAccesses          449                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses          449                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5809241000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                      684537                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                  350697                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                   59                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                7578                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                 106514                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                   82                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                    829                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           14770215                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              3.639628                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            17.602575                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9               14656864     99.23%     99.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                15788      0.11%     99.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                 4784      0.03%     99.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                 1134      0.01%     99.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                 1042      0.01%     99.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                 1040      0.01%     99.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                 1473      0.01%     99.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                  667      0.00%     99.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                  703      0.00%     99.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                 5757      0.04%     99.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109              14053      0.10%     99.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119              21394      0.14%     99.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129              24679      0.17%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139               3850      0.03%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149               2630      0.02%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159               4490      0.03%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169               1286      0.01%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179               1343      0.01%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189               1402      0.01%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                312      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                195      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                198      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                248      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                270      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                229      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                211      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                183      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                210      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                244      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                233      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows             3303      0.02%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             9541                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             14770215                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.readHits                  14989837                       # read hits (Count)
system.cpu.mmu.dtb.readMisses                    3674                       # read misses (Count)
system.cpu.mmu.dtb.readAccesses              14993511                       # read accesses (Count)
system.cpu.mmu.dtb.writeHits                  6238836                       # write hits (Count)
system.cpu.mmu.dtb.writeMisses                   2212                       # write misses (Count)
system.cpu.mmu.dtb.writeAccesses              6241048                       # write accesses (Count)
system.cpu.mmu.dtb.hits                      21228673                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.dtb.misses                        5886                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.dtb.accesses                  21234559                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5809241000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.readHits                   4970997                       # read hits (Count)
system.cpu.mmu.itb.readMisses                      66                       # read misses (Count)
system.cpu.mmu.itb.readAccesses               4971063                       # read accesses (Count)
system.cpu.mmu.itb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.itb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.itb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.itb.hits                       4970997                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.itb.misses                          66                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.itb.accesses                   4971063                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5809241000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   5809241000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  42045                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   267683                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 1771217                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles           6700                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   9096573                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                343809                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               51926642                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                  2600                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                    729                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                  43219                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                 201573                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents           65606                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands            41931791                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    69618451                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 69302369                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                     17485                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              40385118                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                  1546521                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      72                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  72                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                    389838                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         55172838                       # The number of ROB reads (Count)
system.cpu.rob.writes                       103324222                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 50000000                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   50000000                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.transDist::WriteReq                    2                       # Transaction distribution (Count)
system.iobus.transDist::WriteResp                   2                       # Transaction distribution (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.lint.pio            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::total            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktSize_system.bridge.mem_side_port::system.lint.pio           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::total           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED   5809241000                       # Cumulative time (in ticks) in various power states (Tick)
system.iobus.reqLayer1.occupancy                 4000                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (Ratio)
system.iobus.respLayer0.occupancy                2000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED   5809241000                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                       0                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5809241000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.demandHits::cpu.data                  28708                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                     28708                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.data                 28708                       # number of overall hits (Count)
system.l2.overallHits::total                    28708                       # number of overall hits (Count)
system.l2.demandMisses::cpu.mmu.dtb.walker         3049                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.mmu.itb.walker           53                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.inst                 1414                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                31237                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                   35753                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.mmu.dtb.walker         3049                       # number of overall misses (Count)
system.l2.overallMisses::cpu.mmu.itb.walker           53                       # number of overall misses (Count)
system.l2.overallMisses::cpu.inst                1414                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data               31237                       # number of overall misses (Count)
system.l2.overallMisses::total                  35753                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.mmu.dtb.walker    206049000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.mmu.itb.walker      3832500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.inst        98037500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data      2205874000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total         2513793000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.dtb.walker    206049000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.itb.walker      3832500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst       98037500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data     2205874000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total        2513793000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.mmu.dtb.walker         3049                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.mmu.itb.walker           53                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.inst               1414                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data              59945                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                 64461                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.dtb.walker         3049                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.itb.walker           53                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst              1414                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data             59945                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                64461                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.mmu.dtb.walker            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.mmu.itb.walker            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.inst                  1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.521094                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.554645                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.dtb.walker            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.itb.walker            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.inst                 1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.521094                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.554645                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.mmu.dtb.walker 67579.206297                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.mmu.itb.walker 72311.320755                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.inst 69333.451202                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 70617.344815                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    70309.987973                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.dtb.walker 67579.206297                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.itb.walker 72311.320755                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 69333.451202                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 70617.344815                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   70309.987973                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                14887                       # number of writebacks (Count)
system.l2.writebacks::total                     14887                       # number of writebacks (Count)
system.l2.demandMshrHits::cpu.mmu.dtb.walker            4                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu.mmu.itb.walker            2                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::total                     6                       # number of demand (read+write) MSHR hits (Count)
system.l2.overallMshrHits::cpu.mmu.dtb.walker            4                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu.mmu.itb.walker            2                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::total                    6                       # number of overall MSHR hits (Count)
system.l2.demandMshrMisses::cpu.mmu.dtb.walker         3045                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.mmu.itb.walker           51                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.inst             1414                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data            31237                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total               35747                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.dtb.walker         3045                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.itb.walker           51                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst            1414                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data           31237                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total              35747                       # number of overall MSHR misses (Count)
system.l2.overallMshrUncacheable::cpu.data            2                       # number of overall MSHR uncacheable misses (Count)
system.l2.overallMshrUncacheable::total             2                       # number of overall MSHR uncacheable misses (Count)
system.l2.demandMshrMissLatency::cpu.mmu.dtb.walker    175338000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.mmu.itb.walker      3229000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.inst     83897500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data   1893504000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total     2155968500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.dtb.walker    175338000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.itb.walker      3229000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst     83897500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data   1893504000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total    2155968500                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.mmu.dtb.walker     0.998688                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.mmu.itb.walker     0.962264                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.inst              1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.521094                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.554552                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.dtb.walker     0.998688                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.itb.walker     0.962264                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst             1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.521094                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.554552                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 57582.266010                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.mmu.itb.walker 63313.725490                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.inst 59333.451202                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 60617.344815                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 60311.872325                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 57582.266010                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.itb.walker 63313.725490                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 59333.451202                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 60617.344815                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 60311.872325                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                          14887                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks         1243                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total           1243                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.InvalidateReq.hits::cpu.data            471                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.hits::total               471                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.accesses::cpu.data          471                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total           471                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.misses::cpu.inst          1414                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             1414                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst     98037500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     98037500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst         1414                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total           1414                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total              1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 69333.451202                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 69333.451202                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst         1414                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total         1414                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     83897500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     83897500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 59333.451202                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 59333.451202                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data               5587                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                  5587                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data            16782                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total               16782                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data   1178411000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total     1178411000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data          22369                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total             22369                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.750235                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.750235                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 70218.746276                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 70218.746276                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data        16782                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total           16782                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data   1010591000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total   1010591000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.750235                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.750235                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 60218.746276                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 60218.746276                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data          23121                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total             23121                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.mmu.dtb.walker         3049                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.mmu.itb.walker           53                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.data        14455                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total           17557                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.mmu.dtb.walker    206049000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.mmu.itb.walker      3832500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.data   1027463000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total   1237344500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.mmu.dtb.walker         3049                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.mmu.itb.walker           53                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.data        37576                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total         40678                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.mmu.dtb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.mmu.itb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.data     0.384687                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.431609                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.mmu.dtb.walker 67579.206297                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.mmu.itb.walker 72311.320755                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.data 71080.110688                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 70475.850088                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrHits::cpu.mmu.dtb.walker            4                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::cpu.mmu.itb.walker            2                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::total             6                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.mmu.dtb.walker         3045                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.mmu.itb.walker           51                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.data        14455                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total        17551                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.mmu.dtb.walker    175338000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.mmu.itb.walker      3229000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data    882913000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total   1061480000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.mmu.dtb.walker     0.998688                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.mmu.itb.walker     0.962264                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.384687                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.431462                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.mmu.dtb.walker 57582.266010                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.mmu.itb.walker 63313.725490                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 61080.110688                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 60479.744744                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WriteReq.mshrUncacheable::cpu.data            2                       # number of WriteReq MSHR uncacheable (Count)
system.l2.WriteReq.mshrUncacheable::total            2                       # number of WriteReq MSHR uncacheable (Count)
system.l2.WritebackClean.hits::writebacks        23313                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total            23313                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks        23313                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total        23313                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks        35061                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total            35061                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks        35061                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total        35061                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   5809241000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                 12116.743913                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                        73245                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                      44066                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       1.662166                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                   117471000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks   12116.743913                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.739547                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.739547                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          14308                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                   58                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  531                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 4139                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 9580                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024         0.873291                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                    1054766                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                   1054766                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5809241000                       # Cumulative time (in ticks) in various power states (Tick)
system.lint.power_state.pwrStateResidencyTicks::UNDEFINED   5809241000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples     14887.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.dtb.walker::samples      3045.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.itb.walker::samples        51.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples      1414.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples     31148.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.003814863464                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds          804                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds          804                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState               84891                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState              14063                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                       35747                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                      14887                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                     35747                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                    14887                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                     89                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.22                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      48.03                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                 35747                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                14887                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                   22040                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                   10220                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                    1736                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                     910                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                     309                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                     177                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                      97                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                      62                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                      41                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                      19                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                     15                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                     12                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      8                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                    420                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                    480                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                    695                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                    816                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                    836                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                    882                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                    879                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                    897                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                    944                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                    882                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                    900                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                    910                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                    880                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                    843                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                    813                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                    859                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                    824                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::64                    809                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::65                     26                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::66                     13                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::67                     10                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::68                      7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::69                      5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::70                      5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::71                      4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::72                      4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::73                      6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::74                      5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::75                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::76                      8                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::77                      6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::78                      5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::79                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::80                      6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::81                      4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::82                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::83                      6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::84                      5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::85                      5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::86                      4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::87                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::88                      6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::89                      6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::90                      7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::91                      5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::92                      5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::93                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::94                      4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::95                     25                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::96                     21                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::97                     17                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::98                      4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::99                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::100                     3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::101                     3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::102                     3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::103                     4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::104                     2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::105                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::106                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::107                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::108                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples          804                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      44.350746                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev    391.121766                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-255           799     99.38%     99.38% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::256-511            3      0.37%     99.75% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::512-767            1      0.12%     99.88% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::11008-11263            1      0.12%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total           804                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples          804                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      18.455224                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     17.847890                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      8.516879                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16-17           375     46.64%     46.64% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18-19           343     42.66%     89.30% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20-21            43      5.35%     94.65% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22-23            14      1.74%     96.39% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::24-25             3      0.37%     96.77% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::26-27             3      0.37%     97.14% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::28-29             3      0.37%     97.51% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::30-31             3      0.37%     97.89% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::32-33             1      0.12%     98.01% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::38-39             3      0.37%     98.38% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::40-41             2      0.25%     98.63% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::46-47             3      0.37%     99.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::48-49             2      0.25%     99.25% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::50-51             1      0.12%     99.38% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::58-59             1      0.12%     99.50% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::74-75             1      0.12%     99.63% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::118-119            1      0.12%     99.75% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::120-121            1      0.12%     99.88% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::166-167            1      0.12%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total           804                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                    5696                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                 2287808                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys               952768                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              393822187.78666615                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              164009033.19383720                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                    5807704000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     114699.69                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.mmu.dtb.walker       194880                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.mmu.itb.walker         3264                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.inst        90496                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data      1993472                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks       949632                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.mmu.dtb.walker 33546551.089892812073                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.mmu.itb.walker 561863.417269140715                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.inst 15577938.667030684650                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 343155327.864690065384                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 163469203.636068820953                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.mmu.dtb.walker         3045                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.mmu.itb.walker           51                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.inst         1414                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data        31237                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks        14887                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.dtb.walker     75883620                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.itb.walker      1557944                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     38152928                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data    880535152                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 273736541340                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.dtb.walker     24920.73                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.itb.walker     30547.92                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.inst     26982.27                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     28188.85                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks  18387622.85                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.mmu.dtb.walker       194880                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.mmu.itb.walker         3264                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.inst        90496                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data      1999168                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total        2287808                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        90496                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        90496                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks       595200                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total       595200                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.mmu.dtb.walker         3045                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.mmu.itb.walker           51                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.inst         1414                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data        31237                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total           35747                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks         9300                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total           9300                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.mmu.dtb.walker     33546551                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.mmu.itb.walker       561863                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.inst       15577939                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      344135835                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         393822188                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst     15577939                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total      15577939                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    102457447                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        102457447                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    102457447                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.dtb.walker     33546551                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.itb.walker       561863                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst      15577939                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     344135835                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        496279634                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                35658                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts               14838                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0          678                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1         1379                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2         1093                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3          933                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4          459                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5         2113                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6         1301                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7          814                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8         1917                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9         2302                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10         1385                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11          744                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12          669                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13         1532                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14         1441                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15          658                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::16          475                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::17         1264                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::18         1017                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::19          422                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::20          351                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::21         1659                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::22         1166                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::23         1202                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::24         1069                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::25         1380                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::26         1376                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::27          774                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::28          634                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::29         1507                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::30         1350                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::31          594                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0           80                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1          681                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2          390                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3           15                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4           12                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5         1225                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6          515                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7          329                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8          314                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9          792                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10          799                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11          202                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12           57                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13          915                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14          833                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15          120                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::16           13                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::17          681                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::18          427                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::19            6                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::20            5                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::21         1116                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::22          669                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::23          547                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::24          514                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::25          811                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::26          808                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::27          131                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::28           72                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::29          948                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::30          713                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::31           98                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat               372399908                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat             118812456                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat          996129644                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                10443.66                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           27935.66                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits               29029                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits               8620                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            81.41                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           58.09                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples        12847                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   251.556317                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   153.202101                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   291.318096                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127         5350     41.64%     41.64% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255         3459     26.92%     68.57% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383         1586     12.35%     80.91% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511          576      4.48%     85.40% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639          276      2.15%     87.55% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767          188      1.46%     89.01% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895          128      1.00%     90.01% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023          118      0.92%     90.92% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151         1166      9.08%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total        12847                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead               2282112                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten             949632                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              392.841681                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              163.469204                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    2.90                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                2.05                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.85                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               74.56                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   5809241000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy    21079644.768000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    28025117.467200                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy   81678259.622400                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy  27358092.384000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 1033491709.891205                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 3077623278.072031                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 1427545169.433605                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  5696801271.638374                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   980.644678                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   2168252728                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    261100000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   3379888272                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy    18986962.176000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy    25242922.790400                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy   68310584.832000                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy  28410471.264000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 1033491709.891205                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy 2896117981.243236                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy 1567006866.432006                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  5637567498.628773                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   970.448205                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   2381589794                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    261100000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   3166551206                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   5809241000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               18965                       # Transaction distribution (Count)
system.membus.transDist::WriteReq                   2                       # Transaction distribution (Count)
system.membus.transDist::WriteResp                  2                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty          9300                       # Transaction distribution (Count)
system.membus.transDist::WritebackClean          5587                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict              1243                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              16782                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             16782                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq           18965                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.bridge.cpu_side_port            4                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port        87624                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total        87628                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   87628                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.bridge.cpu_side_port           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port      3240576                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total      3240592                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  3240592                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              35749                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    35749    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                35749                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED   5809241000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   5809241000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy                4000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer1.occupancy           122646500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy          193695474                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests          51877                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests        17954                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.mmcs.power_state.pwrStateResidencyTicks::UNDEFINED   5809241000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.transDist::ReadResp              42092                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteReq                  2                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteResp                 2                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty        44361                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean        28900                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict             3072                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq             22369                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp            22369                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq           1414                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq         40678                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq           471                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp          471                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         2834                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       179204                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.itb_walker_cache.mem_side_port::system.l2.cpu_side_port          145                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port         9131                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                 191314                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        90880                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      7572048                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.itb_walker_cache.mem_side_port::system.l2.cpu_side_port         3392                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port       195136                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                 7861456                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                           14887                       # Total snoops (Count)
system.tol2bus.snoopTraffic                    952768                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples             79901                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.022903                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.149596                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                   78071     97.71%     97.71% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                    1830      2.29%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total               79901                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   5809241000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy           92601290                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy           1414000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy          60181999                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer2.occupancy             53998                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer3.occupancy           3050996                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests        126615                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests        61604                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests         1829                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.uartlite.power_state.pwrStateResidencyTicks::UNDEFINED   5809241000                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.005550                       # Number of seconds simulated (Second)
simTicks                                   5550089000                       # Number of ticks simulated (Tick)
finalTick                                 11359330000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    168.18                       # Real time elapsed on the host (Second)
hostTickRate                                 33001590                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                   16947836                       # Number of bytes of host memory used (Byte)
simInsts                                    100000004                       # Number of instructions simulated (Count)
simOps                                      100000004                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   594613                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     594613                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5550089000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         11100178                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        51477291                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                       38                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       51026875                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                  16817                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined              1477328                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined            824475                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                   4                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            11099925                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               4.597047                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.573139                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                   1581764     14.25%     14.25% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                    483782      4.36%     18.61% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    431490      3.89%     22.50% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    600700      5.41%     27.91% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   1111656     10.01%     37.92% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   2175346     19.60%     57.52% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   2005207     18.07%     75.59% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                   1156423     10.42%     86.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                   1553557     14.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              11099925                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                  552179     29.72%     29.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                 138844      7.47%     37.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                  120222      6.47%     43.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     43.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     43.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     43.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     43.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 1      0.00%     43.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     43.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     43.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     43.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     43.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     43.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     43.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     43.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     43.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     43.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     43.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     43.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     43.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     43.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     43.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     43.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     43.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     43.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     43.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     43.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     43.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     43.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     43.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     43.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     43.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     43.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     43.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     43.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     43.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     43.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     43.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     43.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     43.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     43.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     43.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     43.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     43.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     43.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     43.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                 884043     47.58%     91.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                159549      8.59%     99.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead              2135      0.11%     99.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite             1227      0.07%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass           34      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      29548657     57.91%     57.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult       266603      0.52%     58.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv         25362      0.05%     58.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd          616      0.00%     58.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp         1228      0.00%     58.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt         1820      0.00%     58.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            9      0.00%     58.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc         1164      0.00%     58.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            2      0.00%     58.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc         4033      0.01%     58.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            1      0.00%     58.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     58.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     58.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     58.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     58.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     58.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            0      0.00%     58.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     58.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     58.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     58.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     58.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     58.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     58.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     58.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     58.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     58.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     58.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     58.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     58.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     58.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     58.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     58.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     58.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     58.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     58.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     58.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     58.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     58.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     58.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     58.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     58.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     58.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     58.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     58.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     58.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     58.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead     14853893     29.11%     87.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      6319649     12.38%     99.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead         2595      0.01%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite         1209      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       51026875                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         4.596942                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             1858200                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.036416                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                114999951                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                52949044                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        50848442                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                     28744                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                    13333                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses            12537                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    52869001                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                        16040                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          50928385                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                      14819207                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                     98237                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                           21128979                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        3902647                       # Number of branches executed (Count)
system.cpu.numStoreInsts                      6309772                       # Number of stores executed (Count)
system.cpu.numRate                           4.588069                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                               5                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                             253                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    50000004                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      50000004                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.222004                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.222004                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               4.504433                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          4.504433                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   67877454                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  41006678                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                       16883                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                       9560                       # Number of floating regfile writes (Count)
system.cpu.miscRegfileReads                 329850775                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                    11024                       # number of misc regfile writes (Count)
system.cpu.lastCommitTick                 11359330000                       # The last tick to commit an instruction (Count)
system.cpu.MemDepUnit__0.insertedLoads       14939273                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       6381439                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads       826742                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores       362597                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 4126260                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           2678199                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect             35724                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              2390444                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                 2386159                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.998207                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                  349444                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                 16                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups          282496                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits             282496                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted           32                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.indirectBranchPred.mainlookupHit       281303                       # ittage the provider component lookup hit (Count)
system.cpu.branchPred.tage.longestMatchProviderCorrect      1556010                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu.branchPred.tage.altMatchProviderCorrect        12262                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect         1767                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu.branchPred.tage.bimodalProviderCorrect       785682                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu.branchPred.tage.longestMatchProviderWrong        24018                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.altMatchProviderWrong         4368                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong          789                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.bimodalProviderWrong         2854                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu.branchPred.tage.altMatchProviderWouldHaveHit         5282                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu.branchPred.tage.longestMatchProviderWouldHaveHit         3395                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::1       122851                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::2       180692                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::3       188094                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::4       209702                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::5       207214                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::6       230687                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::7       457418                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.altMatchProvider::0       417024                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::1       107055                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::2       163839                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::3       141526                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::4       200139                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::5       158895                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::6       408180                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu.commit.commitSquashedInsts         1477349                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls              34                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts             34560                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     10828208                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     4.617570                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.342903                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0         1756123     16.22%     16.22% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1          399630      3.69%     19.91% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2          202697      1.87%     21.78% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          305076      2.82%     24.60% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          111866      1.03%     25.63% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          484608      4.48%     30.11% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6         7568208     69.89%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            6                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     10828208                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             50000004                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               50000004                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                    20871150                       # Number of memory references committed (Count)
system.cpu.commit.loads                      14595780                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    3778596                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                      12199                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    49279814                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                330437                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass           34      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     28835890     57.67%     57.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult       260078      0.52%     58.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv        24310      0.05%     58.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd          611      0.00%     58.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp         1225      0.00%     58.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt         1789      0.00%     58.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            9      0.00%     58.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc         1145      0.00%     58.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            2      0.00%     58.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc         3760      0.01%     58.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            1      0.00%     58.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     58.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     58.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     58.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     58.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     58.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     58.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     58.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     58.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     58.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     58.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     58.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     58.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     58.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     58.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     58.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     58.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     58.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     58.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     58.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     58.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     58.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     58.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     58.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     58.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     58.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     58.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     58.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     58.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     58.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     58.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     58.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     58.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     58.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     58.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     58.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead     14593298     29.19%     87.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      6274195     12.55%     99.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead         2482      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite         1175      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     50000004                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       7568208                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data       20003261                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          20003261                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      20003261                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         20003261                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       386308                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          386308                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       386308                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         386308                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data  17671573395                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total  17671573395                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data  17671573395                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total  17671573395                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     20389569                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      20389569                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     20389569                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     20389569                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.018946                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.018946                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.018946                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.018946                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 45744.777211                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 45744.777211                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 45744.777211                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 45744.777211                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs         1877                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets         8771                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs          157                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets          120                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      11.955414                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets    73.091667                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks        62685                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total             62685                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data       323623                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total        323623                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data       323623                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total       323623                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data        62685                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total        62685                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data        62685                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total        62685                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data   2023383867                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   2023383867                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data   2023383867                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   2023383867                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.003074                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.003074                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.003074                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.003074                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 32278.597224                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 32278.597224                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 32278.597224                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 32278.597224                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                  62685                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data     13920833                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        13920833                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data       193372                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total        193372                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   6913261000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   6913261000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     14114205                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     14114205                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.013701                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.013701                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 35751.096332                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 35751.096332                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data       154953                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total       154953                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data        38419                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total        38419                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   1003256000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   1003256000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.002722                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.002722                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 26113.537573                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 26113.537573                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      6082428                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        6082428                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data       192936                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total       192936                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data  10758312395                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total  10758312395                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      6275364                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      6275364                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.030745                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.030745                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 55761.041978                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 55761.041978                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data       168670                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total       168670                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data        24266                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total        24266                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data   1020127867                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total   1020127867                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.003867                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.003867                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 42039.391206                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 42039.391206                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   5550089000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                 2048                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             21176432                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs              64733                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             327.135032                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data         2048                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         2048                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          251                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1         1548                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          248                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses          163179237                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses         163179237                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5550089000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                   148701                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles               1703483                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   9053935                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                154264                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  39542                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              2329666                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                  1209                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               52078214                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  5605                       # Number of squashed instructions handled by decode (Count)
system.cpu.decode.mispredictedByPC                  0                       # Number of instructions that mispredicted due to pc (Count)
system.cpu.decode.mispredictedByNPC                 0                       # Number of instructions that mispredicted due to npc (Count)
system.cpu.dtb_walker_cache.demandHits::cpu.mmu.dtb.walker          577                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.demandHits::total          577                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.overallHits::cpu.mmu.dtb.walker          577                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.overallHits::total          577                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.demandMisses::cpu.mmu.dtb.walker          146                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.demandMisses::total          146                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.overallMisses::cpu.mmu.dtb.walker          146                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.overallMisses::total          146                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.demandMissLatency::cpu.mmu.dtb.walker     12760500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMissLatency::total     12760500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::cpu.mmu.dtb.walker     12760500                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::total     12760500                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.demandAccesses::cpu.mmu.dtb.walker          723                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandAccesses::total          723                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::cpu.mmu.dtb.walker          723                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::total          723                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandMissRate::cpu.mmu.dtb.walker     0.201936                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMissRate::total     0.201936                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::cpu.mmu.dtb.walker     0.201936                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::total     0.201936                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMissLatency::cpu.mmu.dtb.walker 87400.684932                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMissLatency::total 87400.684932                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::cpu.mmu.dtb.walker 87400.684932                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::total 87400.684932                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.demandMshrMisses::cpu.mmu.dtb.walker          146                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMisses::total          146                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::cpu.mmu.dtb.walker          146                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::total          146                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMissLatency::cpu.mmu.dtb.walker     12614500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissLatency::total     12614500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::cpu.mmu.dtb.walker     12614500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::total     12614500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissRate::cpu.mmu.dtb.walker     0.201936                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMshrMissRate::total     0.201936                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::cpu.mmu.dtb.walker     0.201936                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::total     0.201936                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 86400.684932                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::total 86400.684932                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 86400.684932                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::total 86400.684932                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.replacements          146                       # number of replacements (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::cpu.mmu.dtb.walker          577                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::total          577                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::cpu.mmu.dtb.walker          146                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::total          146                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.missLatency::cpu.mmu.dtb.walker     12760500                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatency::total     12760500                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.accesses::cpu.mmu.dtb.walker          723                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.accesses::total          723                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.missRate::cpu.mmu.dtb.walker     0.201936                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.missRate::total     0.201936                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.dtb.walker 87400.684932                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::total 87400.684932                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::cpu.mmu.dtb.walker          146                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::total          146                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.dtb.walker     12614500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::total     12614500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.dtb.walker     0.201936                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::total     0.201936                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.dtb.walker 86400.684932                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::total 86400.684932                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   5550089000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse           16                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs          968                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs          162                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs     5.975309                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.occupancies::cpu.mmu.dtb.walker           16                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::cpu.mmu.dtb.walker            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::1            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::2            8                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::3            6                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dtb_walker_cache.tags.tagAccesses         1592                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses         1592                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5550089000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch.icacheStallCycles              32020                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       52724417                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     4126260                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            3018099                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      11027083                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                   81412                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.tlbCycles                         32                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu.fetch.miscStallCycles                    4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           80                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                   4973769                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                    28                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.tlbSquashes                        6                       # Number of outstanding ITLB misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           11099925                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              4.749980                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.073742                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                  1605282     14.46%     14.46% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                   985648      8.88%     23.34% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   729234      6.57%     29.91% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                   898264      8.09%     38.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                   879306      7.92%     45.93% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                   337292      3.04%     48.96% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                  1164782     10.49%     59.46% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                   607803      5.48%     64.93% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  3892314     35.07%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             11099925                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.371729                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        4.749871                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst        4973742                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           4973742                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       4973742                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          4973742                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst           27                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total              27                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst           27                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total             27                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst      2427000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total      2427000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst      2427000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total      2427000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      4973769                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       4973769                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      4973769                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      4973769                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000005                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000005                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000005                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000005                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 89888.888889                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 89888.888889                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 89888.888889                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 89888.888889                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs          284                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            4                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs             71                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks            5                       # number of writebacks (Count)
system.cpu.icache.writebacks::total                 5                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst            3                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total             3                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst            3                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total            3                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst           24                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total           24                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst           24                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total           24                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst      2188000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total      2188000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst      2188000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total      2188000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000005                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000005                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000005                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000005                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 91166.666667                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 91166.666667                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 91166.666667                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 91166.666667                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                      5                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      4973742                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         4973742                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst           27                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total            27                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst      2427000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total      2427000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      4973769                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      4973769                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000005                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000005                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 89888.888889                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 89888.888889                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst            3                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total            3                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst           24                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total           24                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst      2188000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total      2188000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000005                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000005                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 91166.666667                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 91166.666667                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   5550089000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse          1414.296959                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs              9944017                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               1432                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs            6944.145950                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst  1414.296959                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.690575                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.690575                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024         1427                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::1            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2           11                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3         1209                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          206                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.696777                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           39790176                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          39790176                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5550089000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                     39542                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                     237128                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                     9392                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               51477329                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                 2213                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                 14939273                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 6381439                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                    38                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                         6                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                     9251                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents           7844                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect          19617                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect        20625                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                40242                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 50891612                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                50860979                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  37939553                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  45582069                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        4.581997                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.832335                       # Average fanout of values written-back ((Count/Count))
system.cpu.itb_walker_cache.demandHits::cpu.mmu.itb.walker           13                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.demandHits::total           13                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.overallHits::cpu.mmu.itb.walker           13                       # number of overall hits (Count)
system.cpu.itb_walker_cache.overallHits::total           13                       # number of overall hits (Count)
system.cpu.itb_walker_cache.demandMisses::cpu.mmu.itb.walker            5                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.demandMisses::total            5                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.overallMisses::cpu.mmu.itb.walker            5                       # number of overall misses (Count)
system.cpu.itb_walker_cache.overallMisses::total            5                       # number of overall misses (Count)
system.cpu.itb_walker_cache.demandMissLatency::cpu.mmu.itb.walker       355500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.demandMissLatency::total       355500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::cpu.mmu.itb.walker       355500                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::total       355500                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.demandAccesses::cpu.mmu.itb.walker           18                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandAccesses::total           18                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::cpu.mmu.itb.walker           18                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::total           18                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandMissRate::cpu.mmu.itb.walker     0.277778                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMissRate::total     0.277778                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::cpu.mmu.itb.walker     0.277778                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::total     0.277778                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMissLatency::cpu.mmu.itb.walker        71100                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.itb_walker_cache.demandAvgMissLatency::total        71100                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::cpu.mmu.itb.walker        71100                       # average overall miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::total        71100                       # average overall miss latency ((Tick/Count))
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.demandMshrMisses::cpu.mmu.itb.walker            5                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMisses::total            5                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::cpu.mmu.itb.walker            5                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::total            5                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMissLatency::cpu.mmu.itb.walker       350500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissLatency::total       350500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::cpu.mmu.itb.walker       350500                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::total       350500                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissRate::cpu.mmu.itb.walker     0.277778                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMshrMissRate::total     0.277778                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::cpu.mmu.itb.walker     0.277778                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::total     0.277778                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.itb.walker        70100                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::total        70100                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.itb.walker        70100                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::total        70100                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.replacements            4                       # number of replacements (Count)
system.cpu.itb_walker_cache.ReadReq.hits::cpu.mmu.itb.walker           13                       # number of ReadReq hits (Count)
system.cpu.itb_walker_cache.ReadReq.hits::total           13                       # number of ReadReq hits (Count)
system.cpu.itb_walker_cache.ReadReq.misses::cpu.mmu.itb.walker            5                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.misses::total            5                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.missLatency::cpu.mmu.itb.walker       355500                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatency::total       355500                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.accesses::cpu.mmu.itb.walker           18                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.accesses::total           18                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.missRate::cpu.mmu.itb.walker     0.277778                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.missRate::total     0.277778                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.itb.walker        71100                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::total        71100                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.mshrMisses::cpu.mmu.itb.walker            5                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMisses::total            5                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.itb.walker       350500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::total       350500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.itb.walker     0.277778                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::total     0.277778                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.itb.walker        70100                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::total        70100                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   5550089000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse    14.357466                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs           87                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs           19                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs     4.578947                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.occupancies::cpu.mmu.itb.walker    14.357466                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::cpu.mmu.itb.walker     0.897342                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::total     0.897342                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.occupanciesTaskId::1024           15                       # Occupied blocks per task id (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::2            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::3           10                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::4            3                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ratioOccsTaskId::1024     0.937500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.itb_walker_cache.tags.tagAccesses           41                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses           41                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5550089000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                      698060                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                  343486                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                   86                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                7844                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                 106064                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                  103                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                    820                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           14595784                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              3.483888                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            11.510268                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9               14493225     99.30%     99.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                17603      0.12%     99.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                 4777      0.03%     99.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                  957      0.01%     99.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                  820      0.01%     99.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                  883      0.01%     99.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                 1199      0.01%     99.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                  484      0.00%     99.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                  561      0.00%     99.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                 5344      0.04%     99.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109              13309      0.09%     99.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119              18871      0.13%     99.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129              21294      0.15%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139               1988      0.01%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149               2405      0.02%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159               3778      0.03%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                896      0.01%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179               1479      0.01%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189               1294      0.01%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                455      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                234      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                172      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                242      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                275      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                253      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                280      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                232      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                221      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                223      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                197      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows             1833      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             1348                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             14595784                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.readHits                  14812407                       # read hits (Count)
system.cpu.mmu.dtb.readMisses                     233                       # read misses (Count)
system.cpu.mmu.dtb.readAccesses              14812640                       # read accesses (Count)
system.cpu.mmu.dtb.writeHits                  6309772                       # write hits (Count)
system.cpu.mmu.dtb.writeMisses                     23                       # write misses (Count)
system.cpu.mmu.dtb.writeAccesses              6309795                       # write accesses (Count)
system.cpu.mmu.dtb.hits                      21122179                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.dtb.misses                         256                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.dtb.accesses                  21122435                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5550089000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.readHits                   4973770                       # read hits (Count)
system.cpu.mmu.itb.readMisses                       6                       # read misses (Count)
system.cpu.mmu.itb.readAccesses               4973776                       # read accesses (Count)
system.cpu.mmu.itb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.itb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.itb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.itb.hits                       4973770                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.itb.misses                           6                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.itb.accesses                   4973776                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5550089000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   5550089000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  39542                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   224527                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 1343366                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles           1185                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   9119444                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                371861                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               51868651                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                  2040                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                    735                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                  47073                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                 216774                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents           72347                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands            41774592                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    69509118                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 69196728                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                     17296                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              40277409                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                  1497197                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      38                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  38                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                    409050                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         54737353                       # The number of ROB reads (Count)
system.cpu.rob.writes                       103227317                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 50000004                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   50000004                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED   5550089000                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED   5550089000                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                       0                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5550089000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.demandHits::cpu.inst                      4                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                  37118                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                     37122                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                     4                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                 37118                       # number of overall hits (Count)
system.l2.overallHits::total                    37122                       # number of overall hits (Count)
system.l2.demandMisses::cpu.mmu.dtb.walker          146                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.mmu.itb.walker            5                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.inst                   20                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                25024                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                   25195                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.mmu.dtb.walker          146                       # number of overall misses (Count)
system.l2.overallMisses::cpu.mmu.itb.walker            5                       # number of overall misses (Count)
system.l2.overallMisses::cpu.inst                  20                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data               25024                       # number of overall misses (Count)
system.l2.overallMisses::total                  25195                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.mmu.dtb.walker     12389000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.mmu.itb.walker       343000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.inst         2154000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data      1855338500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total         1870224500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.dtb.walker     12389000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.itb.walker       343000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst        2154000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data     1855338500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total        1870224500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.mmu.dtb.walker          146                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.mmu.itb.walker            5                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.inst                 24                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data              62142                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                 62317                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.dtb.walker          146                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.itb.walker            5                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst                24                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data             62142                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                62317                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.mmu.dtb.walker            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.mmu.itb.walker            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.inst           0.833333                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.402691                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.404304                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.dtb.walker            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.itb.walker            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.833333                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.402691                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.404304                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.mmu.dtb.walker 84856.164384                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.mmu.itb.walker        68600                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.inst       107700                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 74142.363331                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    74229.986108                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.dtb.walker 84856.164384                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.itb.walker        68600                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst       107700                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 74142.363331                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   74229.986108                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                24644                       # number of writebacks (Count)
system.l2.writebacks::total                     24644                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.mmu.dtb.walker          146                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.mmu.itb.walker            5                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.inst               20                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data            25024                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total               25195                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.dtb.walker          146                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.itb.walker            5                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst              20                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data           25024                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total              25195                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.mmu.dtb.walker     10929000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.mmu.itb.walker       293000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.inst      1954000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data   1605098500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total     1618274500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.dtb.walker     10929000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.itb.walker       293000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst      1954000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data   1605098500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total    1618274500                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.mmu.itb.walker            1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.inst       0.833333                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.402691                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.404304                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.itb.walker            1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.833333                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.402691                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.404304                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 74856.164384                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.mmu.itb.walker        58600                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.inst        97700                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 64142.363331                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 64229.986108                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 74856.164384                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.itb.walker        58600                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst        97700                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 64142.363331                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 64229.986108                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                          24644                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks           72                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total             72                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.InvalidateReq.hits::cpu.data            543                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.hits::total               543                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.accesses::cpu.data          543                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total           543                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.hits::cpu.inst               4                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                  4                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst            20                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total               20                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst      2154000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total      2154000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst           24                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total             24                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.833333                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.833333                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst       107700                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total       107700                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst           20                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total           20                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst      1954000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total      1954000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.833333                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.833333                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst        97700                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total        97700                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data              11063                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                 11063                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data            12660                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total               12660                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data    962233000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total      962233000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data          23723                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total             23723                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.533659                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.533659                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 76005.766193                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 76005.766193                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data        12660                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total           12660                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data    835633000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total    835633000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.533659                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.533659                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 66005.766193                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 66005.766193                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data          26055                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total             26055                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.mmu.dtb.walker          146                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.mmu.itb.walker            5                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.data        12364                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total           12515                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.mmu.dtb.walker     12389000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.mmu.itb.walker       343000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.data    893105500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total    905837500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.mmu.dtb.walker          146                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.mmu.itb.walker            5                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.data        38419                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total         38570                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.mmu.dtb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.mmu.itb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.data     0.321820                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.324475                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.mmu.dtb.walker 84856.164384                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.mmu.itb.walker        68600                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.data 72234.349725                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 72380.143827                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.mmu.dtb.walker          146                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.mmu.itb.walker            5                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.data        12364                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total        12515                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.mmu.dtb.walker     10929000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.mmu.itb.walker       293000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data    769465500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total    780687500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.mmu.itb.walker            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.321820                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.324475                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.mmu.dtb.walker 74856.164384                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.mmu.itb.walker        58600                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 62234.349725                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 62380.143827                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks        23162                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total            23162                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks        23162                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total        23162                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks        39528                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total            39528                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks        39528                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total        39528                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   5550089000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                 14790.533244                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                       114663                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                      76998                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       1.489169                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks   14790.533244                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.902743                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.902743                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          14689                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  250                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                 1972                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 4545                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 7879                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                   43                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024         0.896545                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                    1067666                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                   1067666                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5550089000                       # Cumulative time (in ticks) in various power states (Tick)
system.lint.power_state.pwrStateResidencyTicks::UNDEFINED   5550089000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples     24644.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.dtb.walker::samples       146.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.itb.walker::samples         5.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples        20.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples     24940.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.003747790476                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds         1359                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds         1359                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState               70858                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState              23313                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                       25195                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                      24644                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                     25195                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                    24644                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                     84                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.23                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      56.28                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                 25195                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                24644                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                   14429                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                    8072                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                    1251                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                     765                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                     234                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                     141                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                      66                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                      41                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                      40                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                      23                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                     12                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      9                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      9                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      7                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      6                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      6                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                    680                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                    763                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                   1019                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                   1231                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                   1417                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                   1474                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                   1563                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                   1568                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                   1590                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                   1570                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                   1546                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                   1554                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                   1464                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                   1444                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                   1406                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                   1408                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                   1418                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::64                   1379                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::65                     37                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::66                     26                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::67                     13                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::68                     20                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::69                      5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::70                      6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::71                      4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::72                      4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::73                      4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::74                      4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::75                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::76                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::77                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::78                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::79                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::80                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::81                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::82                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::83                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::84                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::85                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::86                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples         1359                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      18.469463                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     14.660731                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-3             181     13.32%     13.32% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::4-7             152     11.18%     24.50% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::8-11            189     13.91%     38.41% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::12-15           113      8.31%     46.73% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::16-19           179     13.17%     59.90% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::20-23           126      9.27%     69.17% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::24-27           121      8.90%     78.07% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::28-31            74      5.45%     83.52% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::32-35            62      4.56%     88.08% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::36-39            51      3.75%     91.83% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::40-43            28      2.06%     93.89% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::44-47            21      1.55%     95.44% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::48-51            19      1.40%     96.84% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::52-55            13      0.96%     97.79% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::56-59            12      0.88%     98.68% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::60-63             3      0.22%     98.90% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::64-67             1      0.07%     98.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::68-71             4      0.29%     99.26% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::72-75             6      0.44%     99.71% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::76-79             2      0.15%     99.85% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::88-91             1      0.07%     99.93% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::132-135            1      0.07%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total          1359                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples         1359                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      18.126564                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     17.706968                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      6.448860                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16-17           666     49.01%     49.01% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18-19           546     40.18%     89.18% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20-21            79      5.81%     95.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22-23            20      1.47%     96.47% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::24-25            12      0.88%     97.35% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::26-27             8      0.59%     97.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::28-29             1      0.07%     98.01% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::30-31             2      0.15%     98.16% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::32-33             2      0.15%     98.31% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::34-35             3      0.22%     98.53% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::36-37             3      0.22%     98.75% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::38-39             1      0.07%     98.82% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::40-41             2      0.15%     98.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::42-43             4      0.29%     99.26% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::46-47             1      0.07%     99.34% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::48-49             1      0.07%     99.41% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::50-51             1      0.07%     99.48% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::52-53             1      0.07%     99.56% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::56-57             1      0.07%     99.63% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::72-73             1      0.07%     99.71% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::78-79             1      0.07%     99.78% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::106-107            1      0.07%     99.85% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::108-109            1      0.07%     99.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::148-149            1      0.07%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total          1359                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                    5376                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                 1612480                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys              1577216                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              290532277.95085806                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              284178505.96630073                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                    5550674000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     111372.10                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.mmu.dtb.walker         9344                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.mmu.itb.walker          320                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.inst         1280                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data      1596160                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks      1576576                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.mmu.dtb.walker 1683576.605708485004                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.mmu.itb.walker 57656.733072208386                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.inst 230626.932288833545                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 287591784.564175426960                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 284063192.500156283379                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.mmu.dtb.walker          146                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.mmu.itb.walker            5                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.inst           20                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data        25024                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks        24644                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.dtb.walker      6144590                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.itb.walker       129940                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.inst      1295984                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data    789047964                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 308987426020                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.dtb.walker     42086.23                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.itb.walker     25988.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.inst     64799.20                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     31531.65                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks  12538038.71                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.mmu.dtb.walker         9344                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.mmu.itb.walker          320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.inst         1280                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data      1601536                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total        1612480                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst         1280                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total         1280                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks       958976                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total       958976                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.mmu.dtb.walker          146                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.mmu.itb.walker            5                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.inst           20                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data        25024                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total           25195                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks        14984                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total          14984                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.mmu.dtb.walker      1683577                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.mmu.itb.walker        57657                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.inst         230627                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      288560418                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         290532278                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst       230627                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total        230627                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    172785698                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        172785698                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    172785698                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.dtb.walker      1683577                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.itb.walker        57657                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst        230627                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     288560418                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        463317976                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                25111                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts               24634                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0          148                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1          991                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2          699                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3           48                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4           70                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5         1832                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6          977                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7          691                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8          933                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9         1403                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10         1418                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11          430                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12          230                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13         1465                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14         1400                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15          333                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::16          104                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::17         1078                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::18          770                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::19           36                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::20           42                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::21         1645                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::22          971                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::23          790                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::24          825                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::25         1222                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::26         1250                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::27          381                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::28          197                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::29         1374                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::30         1134                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::31          224                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0          158                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1         1029                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2          760                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3           20                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4           29                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5         1804                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6          963                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7          699                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8          904                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9         1326                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10         1427                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11          439                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12          227                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13         1428                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14         1420                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15          313                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::16           85                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::17         1113                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::18          773                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::19           21                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::20           16                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::21         1575                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::22          915                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::23          816                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::24          752                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::25         1193                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::26         1212                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::27          359                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::28          180                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::29         1337                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::30         1122                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::31          219                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat               357376866                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat              83669852                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat          796618478                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                14231.89                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           31723.89                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits               20122                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits              13967                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            80.13                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           56.70                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples        15648                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   203.366053                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   128.104710                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   252.062239                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127         7741     49.47%     49.47% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255         4373     27.95%     77.42% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383         1323      8.45%     85.87% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511          553      3.53%     89.40% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639          296      1.89%     91.30% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767          211      1.35%     92.64% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895          133      0.85%     93.49% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023          118      0.75%     94.25% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151          900      5.75%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total        15648                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead               1607104                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten            1576576                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              289.563645                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              284.063193                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    2.99                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                1.51                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               1.48                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               68.53                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   5550089000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy    26050935.456000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    34626092.020800                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy   54968147.942400                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy  48657489.216000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 986388870.566405                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 2774852122.996837                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 1491008381.990406                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  5416552040.188787                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   975.939672                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   2266976024                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    249200000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   3033912976                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy    22776245.856000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy    30255848.817600                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy   50656673.222400                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy  43929301.248000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 986388870.566405                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy 2710391861.419237                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy 1540537170.547207                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  5384935971.676782                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   970.243175                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   2342722248                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    249200000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   2958166752                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   5550089000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               12535                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty         14984                       # Transaction distribution (Count)
system.membus.transDist::WritebackClean          9660                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict                72                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              12660                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             12660                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq           12535                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port        75106                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total        75106                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   75106                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port      3189696                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total      3189696                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  3189696                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              25195                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    25195    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                25195                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED   5550089000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   5550089000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer1.occupancy           160870500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy          136330410                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests          49911                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests        24793                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.mmcs.power_state.pwrStateResidencyTicks::UNDEFINED   5550089000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.transDist::ReadResp              38594                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty        54512                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean        32822                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict              150                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq             23723                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp            23723                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq             24                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq         38570                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq           543                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp          543                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port           53                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       188055                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.itb_walker_cache.mem_side_port::system.l2.cpu_side_port           14                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port          438                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                 188560                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1856                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      7988928                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.itb_walker_cache.mem_side_port::system.l2.cpu_side_port          320                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port         9344                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                 8000448                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                           24644                       # Total snoops (Count)
system.tol2bus.snoopTraffic                   1577216                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples             87594                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.000879                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.029636                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                   87517     99.91%     99.91% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                      77      0.09%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total               87594                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   5550089000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy           94444263                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy             24000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy          62413999                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer2.occupancy              5000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer3.occupancy            146000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests        125962                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests        63011                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests           78                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.uartlite.power_state.pwrStateResidencyTicks::UNDEFINED   5550089000                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
