{"Source Block": ["hdl/projects/fmcomms1/zc706/system_top.v@156:166@HdlIdDef", "  reg     [63:0]  dac_ddata_0 = 'd0;\n  reg     [63:0]  dac_ddata_1 = 'd0;\n  reg             dac_dma_rd = 'd0;\n  reg     [ 1:0]  adc_data_cnt = 'd0;\n  reg             adc_dma_wr = 'd0;\n  reg     [63:0]  adc_dma_wdata = 'd0;\n\n  // internal signals\n\n  wire    [31:0]  gpio_i;\n  wire    [31:0]  gpio_o;\n"], "Clone Blocks": [["hdl/projects/fmcomms1/zc706/system_top.v@151:161", "  inout           iic_scl;\n  inout           iic_sda;\n\n  // internal registers\n\n  reg     [63:0]  dac_ddata_0 = 'd0;\n  reg     [63:0]  dac_ddata_1 = 'd0;\n  reg             dac_dma_rd = 'd0;\n  reg     [ 1:0]  adc_data_cnt = 'd0;\n  reg             adc_dma_wr = 'd0;\n  reg     [63:0]  adc_dma_wdata = 'd0;\n"], ["hdl/projects/daq2/zc706/system_top.v@226:236", "  // internal registers\n\n  reg             dac_drd = 'd0;\n  reg     [63:0]  dac_ddata_0 = 'd0;\n  reg     [63:0]  dac_ddata_1 = 'd0;\n  reg     [63:0]  dac_ddata_2 = 'd0;\n  reg     [63:0]  dac_ddata_3 = 'd0;\n  reg             adc_dsync = 'd0;\n  reg             adc_dwr = 'd0;\n  reg    [127:0]  adc_ddata = 'd0;\n  \n"], ["hdl/projects/daq2/zc706/system_top.v@230:240", "  reg     [63:0]  dac_ddata_1 = 'd0;\n  reg     [63:0]  dac_ddata_2 = 'd0;\n  reg     [63:0]  dac_ddata_3 = 'd0;\n  reg             adc_dsync = 'd0;\n  reg             adc_dwr = 'd0;\n  reg    [127:0]  adc_ddata = 'd0;\n  \n  // internal signals\n\n  wire    [42:0]  gpio_i;\n  wire    [42:0]  gpio_o;\n"], ["hdl/projects/daq2/zc706/system_top.v@227:237", "\n  reg             dac_drd = 'd0;\n  reg     [63:0]  dac_ddata_0 = 'd0;\n  reg     [63:0]  dac_ddata_1 = 'd0;\n  reg     [63:0]  dac_ddata_2 = 'd0;\n  reg     [63:0]  dac_ddata_3 = 'd0;\n  reg             adc_dsync = 'd0;\n  reg             adc_dwr = 'd0;\n  reg    [127:0]  adc_ddata = 'd0;\n  \n  // internal signals\n"], ["hdl/projects/fmcomms1/zc706/system_top.v@152:162", "  inout           iic_sda;\n\n  // internal registers\n\n  reg     [63:0]  dac_ddata_0 = 'd0;\n  reg     [63:0]  dac_ddata_1 = 'd0;\n  reg             dac_dma_rd = 'd0;\n  reg     [ 1:0]  adc_data_cnt = 'd0;\n  reg             adc_dma_wr = 'd0;\n  reg     [63:0]  adc_dma_wdata = 'd0;\n\n"], ["hdl/projects/fmcomms1/zc706/system_top.v@154:164", "  // internal registers\n\n  reg     [63:0]  dac_ddata_0 = 'd0;\n  reg     [63:0]  dac_ddata_1 = 'd0;\n  reg             dac_dma_rd = 'd0;\n  reg     [ 1:0]  adc_data_cnt = 'd0;\n  reg             adc_dma_wr = 'd0;\n  reg     [63:0]  adc_dma_wdata = 'd0;\n\n  // internal signals\n\n"], ["hdl/projects/fmcomms1/zc706/system_top.v@155:165", "\n  reg     [63:0]  dac_ddata_0 = 'd0;\n  reg     [63:0]  dac_ddata_1 = 'd0;\n  reg             dac_dma_rd = 'd0;\n  reg     [ 1:0]  adc_data_cnt = 'd0;\n  reg             adc_dma_wr = 'd0;\n  reg     [63:0]  adc_dma_wdata = 'd0;\n\n  // internal signals\n\n  wire    [31:0]  gpio_i;\n"], ["hdl/projects/daq2/kcu105/system_top.v@216:226", "  // internal registers\n\n  reg             dac_drd = 'd0;\n  reg     [63:0]  dac_ddata_0 = 'd0;\n  reg     [63:0]  dac_ddata_1 = 'd0;\n  reg     [63:0]  dac_ddata_2 = 'd0;\n  reg     [63:0]  dac_ddata_3 = 'd0;\n  reg             adc_dsync = 'd0;\n  reg             adc_dwr = 'd0;\n  reg    [127:0]  adc_ddata = 'd0;\n\n"], ["hdl/projects/fmcomms1/zc706/system_top.v@153:163", "\n  // internal registers\n\n  reg     [63:0]  dac_ddata_0 = 'd0;\n  reg     [63:0]  dac_ddata_1 = 'd0;\n  reg             dac_dma_rd = 'd0;\n  reg     [ 1:0]  adc_data_cnt = 'd0;\n  reg             adc_dma_wr = 'd0;\n  reg     [63:0]  adc_dma_wdata = 'd0;\n\n  // internal signals\n"], ["hdl/projects/daq2/kcu105/system_top.v@218:228", "  reg             dac_drd = 'd0;\n  reg     [63:0]  dac_ddata_0 = 'd0;\n  reg     [63:0]  dac_ddata_1 = 'd0;\n  reg     [63:0]  dac_ddata_2 = 'd0;\n  reg     [63:0]  dac_ddata_3 = 'd0;\n  reg             adc_dsync = 'd0;\n  reg             adc_dwr = 'd0;\n  reg    [127:0]  adc_ddata = 'd0;\n\n  // internal signals\n\n"], ["hdl/projects/daq2/zc706/system_top.v@229:239", "  reg     [63:0]  dac_ddata_0 = 'd0;\n  reg     [63:0]  dac_ddata_1 = 'd0;\n  reg     [63:0]  dac_ddata_2 = 'd0;\n  reg     [63:0]  dac_ddata_3 = 'd0;\n  reg             adc_dsync = 'd0;\n  reg             adc_dwr = 'd0;\n  reg    [127:0]  adc_ddata = 'd0;\n  \n  // internal signals\n\n  wire    [42:0]  gpio_i;\n"], ["hdl/projects/daq2/kcu105/system_top.v@217:227", "\n  reg             dac_drd = 'd0;\n  reg     [63:0]  dac_ddata_0 = 'd0;\n  reg     [63:0]  dac_ddata_1 = 'd0;\n  reg     [63:0]  dac_ddata_2 = 'd0;\n  reg     [63:0]  dac_ddata_3 = 'd0;\n  reg             adc_dsync = 'd0;\n  reg             adc_dwr = 'd0;\n  reg    [127:0]  adc_ddata = 'd0;\n\n  // internal signals\n"], ["hdl/projects/daq2/zc706/system_top.v@228:238", "  reg             dac_drd = 'd0;\n  reg     [63:0]  dac_ddata_0 = 'd0;\n  reg     [63:0]  dac_ddata_1 = 'd0;\n  reg     [63:0]  dac_ddata_2 = 'd0;\n  reg     [63:0]  dac_ddata_3 = 'd0;\n  reg             adc_dsync = 'd0;\n  reg             adc_dwr = 'd0;\n  reg    [127:0]  adc_ddata = 'd0;\n  \n  // internal signals\n\n"], ["hdl/projects/daq2/zc706/system_top.v@225:235", "\n  // internal registers\n\n  reg             dac_drd = 'd0;\n  reg     [63:0]  dac_ddata_0 = 'd0;\n  reg     [63:0]  dac_ddata_1 = 'd0;\n  reg     [63:0]  dac_ddata_2 = 'd0;\n  reg     [63:0]  dac_ddata_3 = 'd0;\n  reg             adc_dsync = 'd0;\n  reg             adc_dwr = 'd0;\n  reg    [127:0]  adc_ddata = 'd0;\n"], ["hdl/projects/daq2/kcu105/system_top.v@219:229", "  reg     [63:0]  dac_ddata_0 = 'd0;\n  reg     [63:0]  dac_ddata_1 = 'd0;\n  reg     [63:0]  dac_ddata_2 = 'd0;\n  reg     [63:0]  dac_ddata_3 = 'd0;\n  reg             adc_dsync = 'd0;\n  reg             adc_dwr = 'd0;\n  reg    [127:0]  adc_ddata = 'd0;\n\n  // internal signals\n\n  wire            rx_ref_clk;\n"], ["hdl/projects/daq2/kcu105/system_top.v@215:225", "  \n  // internal registers\n\n  reg             dac_drd = 'd0;\n  reg     [63:0]  dac_ddata_0 = 'd0;\n  reg     [63:0]  dac_ddata_1 = 'd0;\n  reg     [63:0]  dac_ddata_2 = 'd0;\n  reg     [63:0]  dac_ddata_3 = 'd0;\n  reg             adc_dsync = 'd0;\n  reg             adc_dwr = 'd0;\n  reg    [127:0]  adc_ddata = 'd0;\n"]], "Diff Content": {"Delete": [[161, "  reg     [63:0]  adc_dma_wdata = 'd0;\n"]], "Add": [[161, "  reg     [31:0]  adc_dma_wdata = 'd0;\n"]]}}