.. _ps_pcie_pl_pcie_driver_debug_checklist:

Supporting Documentation
========================

For additional reference and relevant information, users can consult the following links:

- `Zynq UltraScale+ MPSoC (PS-PCIe/PL-PCIE XDMA Bridge) /Versal Adaptive SoC (CPM/PL-PCIE QDMA Bridge) - Drivers Release Notes - Article 70702 <https://adaptivesupport.amd.com/s/article/70702?language=en_US>`_
- `Versal Adaptive SoC CPM DMA and Bridge Mode for PCI Express - Release Notes and Known Issues - Article 75396 <https://adaptivesupport.amd.com/s/article/75396?language=en_US>`_
- `Xilinx GitHub Repository - Versal CPM Bridge RP Design <https://github.com/Xilinx/XilinxCEDStore/tree/2023.2/ced/Xilinx/IPI/Versal_CPM_Bridge_RP_Design>`_
- `Xilinx Wiki - PCIe Root Port Drivers Landing Page <https://xilinx-wiki.atlassian.net/wiki/spaces/A/pages/85983409/Xilinx+PCIe+Root+and+EndPoint>`_
- `Versal Adaptive SoC CPM DMA and Bridge Mode for PCI Express Product Guide -  Root Port Documentation <https://docs.amd.com/r/en-US/pg347-cpm-dma-bridge/Root-Port?tocId=VMTvw3pDZyP40xTZSluAnQ>`_
- `Xilinx Wiki - Versal Adaptive SoC CPM Root Port Linux Driver <https://xilinx-wiki.atlassian.net/wiki/spaces/A/pages/184287255/Versal+Adaptive+SoC+CCIX-PCIe+Module+CPM+Root+port+Linux+driver>`_
