From 0d9351d150cfaa576e47d158f971ce66e07cba6a Mon Sep 17 00:00:00 2001
From: Ghennadi Procopciuc <ghennadi.procopciuc@nxp.com>
Date: Tue, 10 May 2022 15:24:21 +0300
Subject: [PATCH 48/64] arm: dts: s32cc: Make uSDHC part of the soc node

Issue: ALB-8823
Upstream-Status: Pending 

Signed-off-by: Ghennadi Procopciuc <ghennadi.procopciuc@nxp.com>
Signed-off-by: Zhantao Tang <zhantao.tang@windriver.com>
---
 arch/arm/dts/s32cc.dtsi | 32 ++++++++++++++++----------------
 1 file changed, 16 insertions(+), 16 deletions(-)

diff --git a/arch/arm/dts/s32cc.dtsi b/arch/arm/dts/s32cc.dtsi
index 441870fcc6..10e7e2ceb1 100644
--- a/arch/arm/dts/s32cc.dtsi
+++ b/arch/arm/dts/s32cc.dtsi
@@ -358,23 +358,23 @@
 			clock-names = "adc";
 			status = "okay";
 		};
-	};
 
-	usdhc0: usdhc@402F0000{
-		compatible = "nxp,s32cc-usdhc";
-		reg = <0x0 0x402F0000 0x0 0x1000>;
-		interrupts = <0 36 4>;
-		clocks = <&clks S32GEN1_SCMI_CLK_USDHC_MODULE>,
-			<&clks S32GEN1_SCMI_CLK_USDHC_AHB>,
-			<&clks S32GEN1_SCMI_CLK_USDHC_CORE>;
-		clock-names = "ipg", "ahb", "per";
-		clock-frequency = <0>;	/* updated dynamically if 0 */
-		bus-width = <8>;
-		/* The property name is misleading. Actually means DDR52 is
-		 * supported at both 1.8V and 3.3V
-		 */
-		mmc-ddr-1_8v;
-		status = "disabled";
+		usdhc0: usdhc@402f0000 {
+			compatible = "nxp,s32cc-usdhc";
+			reg = <0x0 0x402f0000 0x0 0x1000>;
+			interrupts = <GIC_SPI 36 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&clks S32GEN1_SCMI_CLK_USDHC_MODULE>,
+				 <&clks S32GEN1_SCMI_CLK_USDHC_AHB>,
+				 <&clks S32GEN1_SCMI_CLK_USDHC_CORE>;
+			clock-names = "ipg", "ahb", "per";
+			bus-width = <8>;
+			clock-frequency = <0>;	/* updated dynamically if 0 */
+			/* The property name is misleading. Actually means DDR52 is
+			 * supported at both 1.8V and 3.3V
+			 */
+			mmc-ddr-1_8v;
+			status = "disabled";
+		};
 	};
 
 	gic: interrupt-controller@50800000 {
-- 
2.17.1

