Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Dec  4 12:42:01 2025
| Host         : LAPTOP-6PEI4GLP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file picorv32_top_timing_summary_routed.rpt -pb picorv32_top_timing_summary_routed.pb -rpx picorv32_top_timing_summary_routed.rpx -warn_on_violation
| Design       : picorv32_top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  32          
SYNTH-15   Warning   Byte wide write enable not inferred         64          
TIMING-18  Warning   Missing input or output delay               11          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.548        0.000                      0                 4676        0.096        0.000                      0                 4676        2.750        0.000                       0                  1210  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.548        0.000                      0                 4676        0.096        0.000                      0                 4676        2.750        0.000                       0                  1210  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.548ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.548ns  (required time - arrival time)
  Source:                 u_pico/mem_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_sram/addr_reg_reg[2]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.006ns  (logic 1.334ns (19.042%)  route 5.672ns (80.958%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.261ns = ( 13.261 - 8.000 ) 
    Source Clock Delay      (SCD):    5.776ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=1209, routed)        1.702     5.776    u_pico/clk_IBUF_BUFG
    SLICE_X86Y75         FDRE                                         r  u_pico/mem_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y75         FDRE (Prop_fdre_C_Q)         0.518     6.294 r  u_pico/mem_addr_reg[4]/Q
                         net (fo=14, routed)          1.009     7.303    u_pico/mem_addr_reg[17]_0[2]
    SLICE_X81Y74         LUT4 (Prop_lut4_I0_O)        0.124     7.427 r  u_pico/addr_reg[9]_rep__1_i_10/O
                         net (fo=1, routed)           0.433     7.860    u_pico/addr_reg[9]_rep__1_i_10_n_0
    SLICE_X81Y74         LUT6 (Prop_lut6_I0_O)        0.124     7.984 r  u_pico/addr_reg[9]_rep__1_i_8/O
                         net (fo=1, routed)           0.597     8.581    u_pico/addr_reg[9]_rep__1_i_8_n_0
    SLICE_X82Y74         LUT6 (Prop_lut6_I5_O)        0.124     8.705 f  u_pico/addr_reg[9]_rep__1_i_5/O
                         net (fo=6, routed)           0.762     9.467    u_pico/mmio_led_sel0
    SLICE_X80Y70         LUT3 (Prop_lut3_I0_O)        0.118     9.585 f  u_pico/addr_reg[9]_rep__1_i_2/O
                         net (fo=10, routed)          1.023    10.608    u_pico/addr_reg[9]_rep__1_i_2_n_0
    SLICE_X67Y70         LUT5 (Prop_lut5_I0_O)        0.326    10.934 r  u_pico/addr_reg[9]_rep__1_i_1/O
                         net (fo=246, routed)         1.847    12.781    u_sram/addr_reg0
    SLICE_X43Y48         FDRE                                         r  u_sram/addr_reg_reg[2]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=1209, routed)        1.496    13.261    u_sram/clk_IBUF_BUFG
    SLICE_X43Y48         FDRE                                         r  u_sram/addr_reg_reg[2]_rep__0/C
                         clock pessimism              0.309    13.570    
                         clock uncertainty           -0.035    13.535    
    SLICE_X43Y48         FDRE (Setup_fdre_C_CE)      -0.205    13.330    u_sram/addr_reg_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                         13.330    
                         arrival time                         -12.781    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.548ns  (required time - arrival time)
  Source:                 u_pico/mem_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_sram/addr_reg_reg[6]_rep/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.006ns  (logic 1.334ns (19.042%)  route 5.672ns (80.958%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.261ns = ( 13.261 - 8.000 ) 
    Source Clock Delay      (SCD):    5.776ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=1209, routed)        1.702     5.776    u_pico/clk_IBUF_BUFG
    SLICE_X86Y75         FDRE                                         r  u_pico/mem_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y75         FDRE (Prop_fdre_C_Q)         0.518     6.294 r  u_pico/mem_addr_reg[4]/Q
                         net (fo=14, routed)          1.009     7.303    u_pico/mem_addr_reg[17]_0[2]
    SLICE_X81Y74         LUT4 (Prop_lut4_I0_O)        0.124     7.427 r  u_pico/addr_reg[9]_rep__1_i_10/O
                         net (fo=1, routed)           0.433     7.860    u_pico/addr_reg[9]_rep__1_i_10_n_0
    SLICE_X81Y74         LUT6 (Prop_lut6_I0_O)        0.124     7.984 r  u_pico/addr_reg[9]_rep__1_i_8/O
                         net (fo=1, routed)           0.597     8.581    u_pico/addr_reg[9]_rep__1_i_8_n_0
    SLICE_X82Y74         LUT6 (Prop_lut6_I5_O)        0.124     8.705 f  u_pico/addr_reg[9]_rep__1_i_5/O
                         net (fo=6, routed)           0.762     9.467    u_pico/mmio_led_sel0
    SLICE_X80Y70         LUT3 (Prop_lut3_I0_O)        0.118     9.585 f  u_pico/addr_reg[9]_rep__1_i_2/O
                         net (fo=10, routed)          1.023    10.608    u_pico/addr_reg[9]_rep__1_i_2_n_0
    SLICE_X67Y70         LUT5 (Prop_lut5_I0_O)        0.326    10.934 r  u_pico/addr_reg[9]_rep__1_i_1/O
                         net (fo=246, routed)         1.847    12.781    u_sram/addr_reg0
    SLICE_X43Y48         FDRE                                         r  u_sram/addr_reg_reg[6]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=1209, routed)        1.496    13.261    u_sram/clk_IBUF_BUFG
    SLICE_X43Y48         FDRE                                         r  u_sram/addr_reg_reg[6]_rep/C
                         clock pessimism              0.309    13.570    
                         clock uncertainty           -0.035    13.535    
    SLICE_X43Y48         FDRE (Setup_fdre_C_CE)      -0.205    13.330    u_sram/addr_reg_reg[6]_rep
  -------------------------------------------------------------------
                         required time                         13.330    
                         arrival time                         -12.781    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.548ns  (required time - arrival time)
  Source:                 u_pico/mem_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_sram/addr_reg_reg[6]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.006ns  (logic 1.334ns (19.042%)  route 5.672ns (80.958%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.261ns = ( 13.261 - 8.000 ) 
    Source Clock Delay      (SCD):    5.776ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=1209, routed)        1.702     5.776    u_pico/clk_IBUF_BUFG
    SLICE_X86Y75         FDRE                                         r  u_pico/mem_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y75         FDRE (Prop_fdre_C_Q)         0.518     6.294 r  u_pico/mem_addr_reg[4]/Q
                         net (fo=14, routed)          1.009     7.303    u_pico/mem_addr_reg[17]_0[2]
    SLICE_X81Y74         LUT4 (Prop_lut4_I0_O)        0.124     7.427 r  u_pico/addr_reg[9]_rep__1_i_10/O
                         net (fo=1, routed)           0.433     7.860    u_pico/addr_reg[9]_rep__1_i_10_n_0
    SLICE_X81Y74         LUT6 (Prop_lut6_I0_O)        0.124     7.984 r  u_pico/addr_reg[9]_rep__1_i_8/O
                         net (fo=1, routed)           0.597     8.581    u_pico/addr_reg[9]_rep__1_i_8_n_0
    SLICE_X82Y74         LUT6 (Prop_lut6_I5_O)        0.124     8.705 f  u_pico/addr_reg[9]_rep__1_i_5/O
                         net (fo=6, routed)           0.762     9.467    u_pico/mmio_led_sel0
    SLICE_X80Y70         LUT3 (Prop_lut3_I0_O)        0.118     9.585 f  u_pico/addr_reg[9]_rep__1_i_2/O
                         net (fo=10, routed)          1.023    10.608    u_pico/addr_reg[9]_rep__1_i_2_n_0
    SLICE_X67Y70         LUT5 (Prop_lut5_I0_O)        0.326    10.934 r  u_pico/addr_reg[9]_rep__1_i_1/O
                         net (fo=246, routed)         1.847    12.781    u_sram/addr_reg0
    SLICE_X43Y48         FDRE                                         r  u_sram/addr_reg_reg[6]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=1209, routed)        1.496    13.261    u_sram/clk_IBUF_BUFG
    SLICE_X43Y48         FDRE                                         r  u_sram/addr_reg_reg[6]_rep__0/C
                         clock pessimism              0.309    13.570    
                         clock uncertainty           -0.035    13.535    
    SLICE_X43Y48         FDRE (Setup_fdre_C_CE)      -0.205    13.330    u_sram/addr_reg_reg[6]_rep__0
  -------------------------------------------------------------------
                         required time                         13.330    
                         arrival time                         -12.781    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.548ns  (required time - arrival time)
  Source:                 u_pico/mem_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_sram/addr_reg_reg[9]_rep/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.006ns  (logic 1.334ns (19.042%)  route 5.672ns (80.958%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.261ns = ( 13.261 - 8.000 ) 
    Source Clock Delay      (SCD):    5.776ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=1209, routed)        1.702     5.776    u_pico/clk_IBUF_BUFG
    SLICE_X86Y75         FDRE                                         r  u_pico/mem_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y75         FDRE (Prop_fdre_C_Q)         0.518     6.294 r  u_pico/mem_addr_reg[4]/Q
                         net (fo=14, routed)          1.009     7.303    u_pico/mem_addr_reg[17]_0[2]
    SLICE_X81Y74         LUT4 (Prop_lut4_I0_O)        0.124     7.427 r  u_pico/addr_reg[9]_rep__1_i_10/O
                         net (fo=1, routed)           0.433     7.860    u_pico/addr_reg[9]_rep__1_i_10_n_0
    SLICE_X81Y74         LUT6 (Prop_lut6_I0_O)        0.124     7.984 r  u_pico/addr_reg[9]_rep__1_i_8/O
                         net (fo=1, routed)           0.597     8.581    u_pico/addr_reg[9]_rep__1_i_8_n_0
    SLICE_X82Y74         LUT6 (Prop_lut6_I5_O)        0.124     8.705 f  u_pico/addr_reg[9]_rep__1_i_5/O
                         net (fo=6, routed)           0.762     9.467    u_pico/mmio_led_sel0
    SLICE_X80Y70         LUT3 (Prop_lut3_I0_O)        0.118     9.585 f  u_pico/addr_reg[9]_rep__1_i_2/O
                         net (fo=10, routed)          1.023    10.608    u_pico/addr_reg[9]_rep__1_i_2_n_0
    SLICE_X67Y70         LUT5 (Prop_lut5_I0_O)        0.326    10.934 r  u_pico/addr_reg[9]_rep__1_i_1/O
                         net (fo=246, routed)         1.847    12.781    u_sram/addr_reg0
    SLICE_X43Y48         FDRE                                         r  u_sram/addr_reg_reg[9]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=1209, routed)        1.496    13.261    u_sram/clk_IBUF_BUFG
    SLICE_X43Y48         FDRE                                         r  u_sram/addr_reg_reg[9]_rep/C
                         clock pessimism              0.309    13.570    
                         clock uncertainty           -0.035    13.535    
    SLICE_X43Y48         FDRE (Setup_fdre_C_CE)      -0.205    13.330    u_sram/addr_reg_reg[9]_rep
  -------------------------------------------------------------------
                         required time                         13.330    
                         arrival time                         -12.781    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.581ns  (required time - arrival time)
  Source:                 u_pico/mem_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_sram/addr_reg_reg[4]_rep/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.007ns  (logic 1.334ns (19.037%)  route 5.673ns (80.963%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.259ns = ( 13.259 - 8.000 ) 
    Source Clock Delay      (SCD):    5.776ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=1209, routed)        1.702     5.776    u_pico/clk_IBUF_BUFG
    SLICE_X86Y75         FDRE                                         r  u_pico/mem_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y75         FDRE (Prop_fdre_C_Q)         0.518     6.294 r  u_pico/mem_addr_reg[4]/Q
                         net (fo=14, routed)          1.009     7.303    u_pico/mem_addr_reg[17]_0[2]
    SLICE_X81Y74         LUT4 (Prop_lut4_I0_O)        0.124     7.427 r  u_pico/addr_reg[9]_rep__1_i_10/O
                         net (fo=1, routed)           0.433     7.860    u_pico/addr_reg[9]_rep__1_i_10_n_0
    SLICE_X81Y74         LUT6 (Prop_lut6_I0_O)        0.124     7.984 r  u_pico/addr_reg[9]_rep__1_i_8/O
                         net (fo=1, routed)           0.597     8.581    u_pico/addr_reg[9]_rep__1_i_8_n_0
    SLICE_X82Y74         LUT6 (Prop_lut6_I5_O)        0.124     8.705 f  u_pico/addr_reg[9]_rep__1_i_5/O
                         net (fo=6, routed)           0.762     9.467    u_pico/mmio_led_sel0
    SLICE_X80Y70         LUT3 (Prop_lut3_I0_O)        0.118     9.585 f  u_pico/addr_reg[9]_rep__1_i_2/O
                         net (fo=10, routed)          1.023    10.608    u_pico/addr_reg[9]_rep__1_i_2_n_0
    SLICE_X67Y70         LUT5 (Prop_lut5_I0_O)        0.326    10.934 r  u_pico/addr_reg[9]_rep__1_i_1/O
                         net (fo=246, routed)         1.849    12.783    u_sram/addr_reg0
    SLICE_X46Y46         FDRE                                         r  u_sram/addr_reg_reg[4]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=1209, routed)        1.494    13.259    u_sram/clk_IBUF_BUFG
    SLICE_X46Y46         FDRE                                         r  u_sram/addr_reg_reg[4]_rep/C
                         clock pessimism              0.309    13.568    
                         clock uncertainty           -0.035    13.533    
    SLICE_X46Y46         FDRE (Setup_fdre_C_CE)      -0.169    13.364    u_sram/addr_reg_reg[4]_rep
  -------------------------------------------------------------------
                         required time                         13.364    
                         arrival time                         -12.783    
  -------------------------------------------------------------------
                         slack                                  0.581    

Slack (MET) :             0.581ns  (required time - arrival time)
  Source:                 u_pico/mem_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_sram/addr_reg_reg[4]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.007ns  (logic 1.334ns (19.037%)  route 5.673ns (80.963%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.259ns = ( 13.259 - 8.000 ) 
    Source Clock Delay      (SCD):    5.776ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=1209, routed)        1.702     5.776    u_pico/clk_IBUF_BUFG
    SLICE_X86Y75         FDRE                                         r  u_pico/mem_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y75         FDRE (Prop_fdre_C_Q)         0.518     6.294 r  u_pico/mem_addr_reg[4]/Q
                         net (fo=14, routed)          1.009     7.303    u_pico/mem_addr_reg[17]_0[2]
    SLICE_X81Y74         LUT4 (Prop_lut4_I0_O)        0.124     7.427 r  u_pico/addr_reg[9]_rep__1_i_10/O
                         net (fo=1, routed)           0.433     7.860    u_pico/addr_reg[9]_rep__1_i_10_n_0
    SLICE_X81Y74         LUT6 (Prop_lut6_I0_O)        0.124     7.984 r  u_pico/addr_reg[9]_rep__1_i_8/O
                         net (fo=1, routed)           0.597     8.581    u_pico/addr_reg[9]_rep__1_i_8_n_0
    SLICE_X82Y74         LUT6 (Prop_lut6_I5_O)        0.124     8.705 f  u_pico/addr_reg[9]_rep__1_i_5/O
                         net (fo=6, routed)           0.762     9.467    u_pico/mmio_led_sel0
    SLICE_X80Y70         LUT3 (Prop_lut3_I0_O)        0.118     9.585 f  u_pico/addr_reg[9]_rep__1_i_2/O
                         net (fo=10, routed)          1.023    10.608    u_pico/addr_reg[9]_rep__1_i_2_n_0
    SLICE_X67Y70         LUT5 (Prop_lut5_I0_O)        0.326    10.934 r  u_pico/addr_reg[9]_rep__1_i_1/O
                         net (fo=246, routed)         1.849    12.783    u_sram/addr_reg0
    SLICE_X46Y46         FDRE                                         r  u_sram/addr_reg_reg[4]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=1209, routed)        1.494    13.259    u_sram/clk_IBUF_BUFG
    SLICE_X46Y46         FDRE                                         r  u_sram/addr_reg_reg[4]_rep__0/C
                         clock pessimism              0.309    13.568    
                         clock uncertainty           -0.035    13.533    
    SLICE_X46Y46         FDRE (Setup_fdre_C_CE)      -0.169    13.364    u_sram/addr_reg_reg[4]_rep__0
  -------------------------------------------------------------------
                         required time                         13.364    
                         arrival time                         -12.783    
  -------------------------------------------------------------------
                         slack                                  0.581    

Slack (MET) :             0.581ns  (required time - arrival time)
  Source:                 u_pico/mem_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_sram/addr_reg_reg[8]_rep/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.007ns  (logic 1.334ns (19.037%)  route 5.673ns (80.963%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.259ns = ( 13.259 - 8.000 ) 
    Source Clock Delay      (SCD):    5.776ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=1209, routed)        1.702     5.776    u_pico/clk_IBUF_BUFG
    SLICE_X86Y75         FDRE                                         r  u_pico/mem_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y75         FDRE (Prop_fdre_C_Q)         0.518     6.294 r  u_pico/mem_addr_reg[4]/Q
                         net (fo=14, routed)          1.009     7.303    u_pico/mem_addr_reg[17]_0[2]
    SLICE_X81Y74         LUT4 (Prop_lut4_I0_O)        0.124     7.427 r  u_pico/addr_reg[9]_rep__1_i_10/O
                         net (fo=1, routed)           0.433     7.860    u_pico/addr_reg[9]_rep__1_i_10_n_0
    SLICE_X81Y74         LUT6 (Prop_lut6_I0_O)        0.124     7.984 r  u_pico/addr_reg[9]_rep__1_i_8/O
                         net (fo=1, routed)           0.597     8.581    u_pico/addr_reg[9]_rep__1_i_8_n_0
    SLICE_X82Y74         LUT6 (Prop_lut6_I5_O)        0.124     8.705 f  u_pico/addr_reg[9]_rep__1_i_5/O
                         net (fo=6, routed)           0.762     9.467    u_pico/mmio_led_sel0
    SLICE_X80Y70         LUT3 (Prop_lut3_I0_O)        0.118     9.585 f  u_pico/addr_reg[9]_rep__1_i_2/O
                         net (fo=10, routed)          1.023    10.608    u_pico/addr_reg[9]_rep__1_i_2_n_0
    SLICE_X67Y70         LUT5 (Prop_lut5_I0_O)        0.326    10.934 r  u_pico/addr_reg[9]_rep__1_i_1/O
                         net (fo=246, routed)         1.849    12.783    u_sram/addr_reg0
    SLICE_X46Y46         FDRE                                         r  u_sram/addr_reg_reg[8]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=1209, routed)        1.494    13.259    u_sram/clk_IBUF_BUFG
    SLICE_X46Y46         FDRE                                         r  u_sram/addr_reg_reg[8]_rep/C
                         clock pessimism              0.309    13.568    
                         clock uncertainty           -0.035    13.533    
    SLICE_X46Y46         FDRE (Setup_fdre_C_CE)      -0.169    13.364    u_sram/addr_reg_reg[8]_rep
  -------------------------------------------------------------------
                         required time                         13.364    
                         arrival time                         -12.783    
  -------------------------------------------------------------------
                         slack                                  0.581    

Slack (MET) :             0.581ns  (required time - arrival time)
  Source:                 u_pico/mem_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_sram/addr_reg_reg[8]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.007ns  (logic 1.334ns (19.037%)  route 5.673ns (80.963%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.259ns = ( 13.259 - 8.000 ) 
    Source Clock Delay      (SCD):    5.776ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=1209, routed)        1.702     5.776    u_pico/clk_IBUF_BUFG
    SLICE_X86Y75         FDRE                                         r  u_pico/mem_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y75         FDRE (Prop_fdre_C_Q)         0.518     6.294 r  u_pico/mem_addr_reg[4]/Q
                         net (fo=14, routed)          1.009     7.303    u_pico/mem_addr_reg[17]_0[2]
    SLICE_X81Y74         LUT4 (Prop_lut4_I0_O)        0.124     7.427 r  u_pico/addr_reg[9]_rep__1_i_10/O
                         net (fo=1, routed)           0.433     7.860    u_pico/addr_reg[9]_rep__1_i_10_n_0
    SLICE_X81Y74         LUT6 (Prop_lut6_I0_O)        0.124     7.984 r  u_pico/addr_reg[9]_rep__1_i_8/O
                         net (fo=1, routed)           0.597     8.581    u_pico/addr_reg[9]_rep__1_i_8_n_0
    SLICE_X82Y74         LUT6 (Prop_lut6_I5_O)        0.124     8.705 f  u_pico/addr_reg[9]_rep__1_i_5/O
                         net (fo=6, routed)           0.762     9.467    u_pico/mmio_led_sel0
    SLICE_X80Y70         LUT3 (Prop_lut3_I0_O)        0.118     9.585 f  u_pico/addr_reg[9]_rep__1_i_2/O
                         net (fo=10, routed)          1.023    10.608    u_pico/addr_reg[9]_rep__1_i_2_n_0
    SLICE_X67Y70         LUT5 (Prop_lut5_I0_O)        0.326    10.934 r  u_pico/addr_reg[9]_rep__1_i_1/O
                         net (fo=246, routed)         1.849    12.783    u_sram/addr_reg0
    SLICE_X46Y46         FDRE                                         r  u_sram/addr_reg_reg[8]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=1209, routed)        1.494    13.259    u_sram/clk_IBUF_BUFG
    SLICE_X46Y46         FDRE                                         r  u_sram/addr_reg_reg[8]_rep__0/C
                         clock pessimism              0.309    13.568    
                         clock uncertainty           -0.035    13.533    
    SLICE_X46Y46         FDRE (Setup_fdre_C_CE)      -0.169    13.364    u_sram/addr_reg_reg[8]_rep__0
  -------------------------------------------------------------------
                         required time                         13.364    
                         arrival time                         -12.783    
  -------------------------------------------------------------------
                         slack                                  0.581    

Slack (MET) :             0.584ns  (required time - arrival time)
  Source:                 u_pico/mem_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_sram/addr_reg_reg[13]_rep/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.006ns  (logic 1.334ns (19.042%)  route 5.672ns (80.958%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.261ns = ( 13.261 - 8.000 ) 
    Source Clock Delay      (SCD):    5.776ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=1209, routed)        1.702     5.776    u_pico/clk_IBUF_BUFG
    SLICE_X86Y75         FDRE                                         r  u_pico/mem_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y75         FDRE (Prop_fdre_C_Q)         0.518     6.294 r  u_pico/mem_addr_reg[4]/Q
                         net (fo=14, routed)          1.009     7.303    u_pico/mem_addr_reg[17]_0[2]
    SLICE_X81Y74         LUT4 (Prop_lut4_I0_O)        0.124     7.427 r  u_pico/addr_reg[9]_rep__1_i_10/O
                         net (fo=1, routed)           0.433     7.860    u_pico/addr_reg[9]_rep__1_i_10_n_0
    SLICE_X81Y74         LUT6 (Prop_lut6_I0_O)        0.124     7.984 r  u_pico/addr_reg[9]_rep__1_i_8/O
                         net (fo=1, routed)           0.597     8.581    u_pico/addr_reg[9]_rep__1_i_8_n_0
    SLICE_X82Y74         LUT6 (Prop_lut6_I5_O)        0.124     8.705 f  u_pico/addr_reg[9]_rep__1_i_5/O
                         net (fo=6, routed)           0.762     9.467    u_pico/mmio_led_sel0
    SLICE_X80Y70         LUT3 (Prop_lut3_I0_O)        0.118     9.585 f  u_pico/addr_reg[9]_rep__1_i_2/O
                         net (fo=10, routed)          1.023    10.608    u_pico/addr_reg[9]_rep__1_i_2_n_0
    SLICE_X67Y70         LUT5 (Prop_lut5_I0_O)        0.326    10.934 r  u_pico/addr_reg[9]_rep__1_i_1/O
                         net (fo=246, routed)         1.847    12.781    u_sram/addr_reg0
    SLICE_X42Y48         FDRE                                         r  u_sram/addr_reg_reg[13]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=1209, routed)        1.496    13.261    u_sram/clk_IBUF_BUFG
    SLICE_X42Y48         FDRE                                         r  u_sram/addr_reg_reg[13]_rep/C
                         clock pessimism              0.309    13.570    
                         clock uncertainty           -0.035    13.535    
    SLICE_X42Y48         FDRE (Setup_fdre_C_CE)      -0.169    13.366    u_sram/addr_reg_reg[13]_rep
  -------------------------------------------------------------------
                         required time                         13.366    
                         arrival time                         -12.781    
  -------------------------------------------------------------------
                         slack                                  0.584    

Slack (MET) :             0.584ns  (required time - arrival time)
  Source:                 u_pico/mem_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_sram/addr_reg_reg[13]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.006ns  (logic 1.334ns (19.042%)  route 5.672ns (80.958%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.261ns = ( 13.261 - 8.000 ) 
    Source Clock Delay      (SCD):    5.776ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=1209, routed)        1.702     5.776    u_pico/clk_IBUF_BUFG
    SLICE_X86Y75         FDRE                                         r  u_pico/mem_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y75         FDRE (Prop_fdre_C_Q)         0.518     6.294 r  u_pico/mem_addr_reg[4]/Q
                         net (fo=14, routed)          1.009     7.303    u_pico/mem_addr_reg[17]_0[2]
    SLICE_X81Y74         LUT4 (Prop_lut4_I0_O)        0.124     7.427 r  u_pico/addr_reg[9]_rep__1_i_10/O
                         net (fo=1, routed)           0.433     7.860    u_pico/addr_reg[9]_rep__1_i_10_n_0
    SLICE_X81Y74         LUT6 (Prop_lut6_I0_O)        0.124     7.984 r  u_pico/addr_reg[9]_rep__1_i_8/O
                         net (fo=1, routed)           0.597     8.581    u_pico/addr_reg[9]_rep__1_i_8_n_0
    SLICE_X82Y74         LUT6 (Prop_lut6_I5_O)        0.124     8.705 f  u_pico/addr_reg[9]_rep__1_i_5/O
                         net (fo=6, routed)           0.762     9.467    u_pico/mmio_led_sel0
    SLICE_X80Y70         LUT3 (Prop_lut3_I0_O)        0.118     9.585 f  u_pico/addr_reg[9]_rep__1_i_2/O
                         net (fo=10, routed)          1.023    10.608    u_pico/addr_reg[9]_rep__1_i_2_n_0
    SLICE_X67Y70         LUT5 (Prop_lut5_I0_O)        0.326    10.934 r  u_pico/addr_reg[9]_rep__1_i_1/O
                         net (fo=246, routed)         1.847    12.781    u_sram/addr_reg0
    SLICE_X42Y48         FDRE                                         r  u_sram/addr_reg_reg[13]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=1209, routed)        1.496    13.261    u_sram/clk_IBUF_BUFG
    SLICE_X42Y48         FDRE                                         r  u_sram/addr_reg_reg[13]_rep__0/C
                         clock pessimism              0.309    13.570    
                         clock uncertainty           -0.035    13.535    
    SLICE_X42Y48         FDRE (Setup_fdre_C_CE)      -0.169    13.366    u_sram/addr_reg_reg[13]_rep__0
  -------------------------------------------------------------------
                         required time                         13.366    
                         arrival time                         -12.781    
  -------------------------------------------------------------------
                         slack                                  0.584    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 u_sram/addr_reg_reg[12]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_sram/mem_reg_0_0_2/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.164ns (27.571%)  route 0.431ns (72.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.215ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=1209, routed)        0.557     1.643    u_sram/clk_IBUF_BUFG
    SLICE_X46Y50         FDRE                                         r  u_sram/addr_reg_reg[12]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         FDRE (Prop_fdre_C_Q)         0.164     1.807 r  u_sram/addr_reg_reg[12]_rep/Q
                         net (fo=10, routed)          0.431     2.238    u_sram/addr_reg_reg[12]_rep_n_0
    RAMB36_X2Y8          RAMB36E1                                     r  u_sram/mem_reg_0_0_2/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=1209, routed)        0.872     2.215    u_sram/clk_IBUF_BUFG
    RAMB36_X2Y8          RAMB36E1                                     r  u_sram/mem_reg_0_0_2/CLKARDCLK
                         clock pessimism             -0.256     1.959    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     2.142    u_sram/mem_reg_0_0_2
  -------------------------------------------------------------------
                         required time                         -2.142    
                         arrival time                           2.238    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 u_sram/addr_reg_reg[1]_rep_rep__2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_sram/mem_reg_1_0_2/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.164ns (48.440%)  route 0.175ns (51.560%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.218ns
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=1209, routed)        0.563     1.649    u_sram/clk_IBUF_BUFG
    SLICE_X54Y75         FDRE                                         r  u_sram/addr_reg_reg[1]_rep_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y75         FDRE (Prop_fdre_C_Q)         0.164     1.813 r  u_sram/addr_reg_reg[1]_rep_rep__2/Q
                         net (fo=10, routed)          0.175     1.988    u_sram/addr_reg_reg[1]_rep_rep__2_n_0
    RAMB36_X3Y15         RAMB36E1                                     r  u_sram/mem_reg_1_0_2/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=1209, routed)        0.875     2.218    u_sram/clk_IBUF_BUFG
    RAMB36_X3Y15         RAMB36E1                                     r  u_sram/mem_reg_1_0_2/CLKARDCLK
                         clock pessimism             -0.509     1.709    
    RAMB36_X3Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183     1.892    u_sram/mem_reg_1_0_2
  -------------------------------------------------------------------
                         required time                         -1.892    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 u_sram/addr_reg_reg[12]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_sram/mem_reg_0_0_2/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.164ns (27.571%)  route 0.431ns (72.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.214ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=1209, routed)        0.557     1.643    u_sram/clk_IBUF_BUFG
    SLICE_X46Y50         FDRE                                         r  u_sram/addr_reg_reg[12]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         FDRE (Prop_fdre_C_Q)         0.164     1.807 r  u_sram/addr_reg_reg[12]_rep/Q
                         net (fo=10, routed)          0.431     2.238    u_sram/addr_reg_reg[12]_rep_n_0
    RAMB36_X2Y8          RAMB36E1                                     r  u_sram/mem_reg_0_0_2/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=1209, routed)        0.871     2.214    u_sram/clk_IBUF_BUFG
    RAMB36_X2Y8          RAMB36E1                                     r  u_sram/mem_reg_0_0_2/CLKBWRCLK
                         clock pessimism             -0.256     1.958    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     2.141    u_sram/mem_reg_0_0_2
  -------------------------------------------------------------------
                         required time                         -2.141    
                         arrival time                           2.238    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 u_sram/addr_reg_reg[1]_rep_rep__2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_sram/mem_reg_1_0_2/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.164ns (48.440%)  route 0.175ns (51.560%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.215ns
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=1209, routed)        0.563     1.649    u_sram/clk_IBUF_BUFG
    SLICE_X54Y75         FDRE                                         r  u_sram/addr_reg_reg[1]_rep_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y75         FDRE (Prop_fdre_C_Q)         0.164     1.813 r  u_sram/addr_reg_reg[1]_rep_rep__2/Q
                         net (fo=10, routed)          0.175     1.988    u_sram/addr_reg_reg[1]_rep_rep__2_n_0
    RAMB36_X3Y15         RAMB36E1                                     r  u_sram/mem_reg_1_0_2/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=1209, routed)        0.872     2.215    u_sram/clk_IBUF_BUFG
    RAMB36_X3Y15         RAMB36E1                                     r  u_sram/mem_reg_1_0_2/CLKBWRCLK
                         clock pessimism             -0.509     1.706    
    RAMB36_X3Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                      0.183     1.889    u_sram/mem_reg_1_0_2
  -------------------------------------------------------------------
                         required time                         -1.889    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 u_sram/addr_reg_reg[1]_rep_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_sram/mem_reg_1_1_4/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.688ns  (logic 0.164ns (23.836%)  route 0.524ns (76.164%))
  Logic Levels:           0  
  Clock Path Skew:        0.401ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.317ns
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=1209, routed)        0.569     1.655    u_sram/clk_IBUF_BUFG
    SLICE_X66Y78         FDRE                                         r  u_sram/addr_reg_reg[1]_rep_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y78         FDRE (Prop_fdre_C_Q)         0.164     1.819 r  u_sram/addr_reg_reg[1]_rep_rep__1/Q
                         net (fo=10, routed)          0.524     2.343    u_sram/addr_reg_reg[1]_rep_rep__1_n_0
    RAMB36_X3Y20         RAMB36E1                                     r  u_sram/mem_reg_1_1_4/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=1209, routed)        0.974     2.317    u_sram/clk_IBUF_BUFG
    RAMB36_X3Y20         RAMB36E1                                     r  u_sram/mem_reg_1_1_4/CLKBWRCLK
                         clock pessimism             -0.261     2.056    
    RAMB36_X3Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                      0.183     2.239    u_sram/mem_reg_1_1_4
  -------------------------------------------------------------------
                         required time                         -2.239    
                         arrival time                           2.343    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 u_sram/addr_reg_reg[1]_rep_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_sram/mem_reg_1_1_4/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.688ns  (logic 0.164ns (23.836%)  route 0.524ns (76.164%))
  Logic Levels:           0  
  Clock Path Skew:        0.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.316ns
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=1209, routed)        0.569     1.655    u_sram/clk_IBUF_BUFG
    SLICE_X66Y78         FDRE                                         r  u_sram/addr_reg_reg[1]_rep_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y78         FDRE (Prop_fdre_C_Q)         0.164     1.819 r  u_sram/addr_reg_reg[1]_rep_rep__1/Q
                         net (fo=10, routed)          0.524     2.343    u_sram/addr_reg_reg[1]_rep_rep__1_n_0
    RAMB36_X3Y20         RAMB36E1                                     r  u_sram/mem_reg_1_1_4/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=1209, routed)        0.973     2.316    u_sram/clk_IBUF_BUFG
    RAMB36_X3Y20         RAMB36E1                                     r  u_sram/mem_reg_1_1_4/CLKARDCLK
                         clock pessimism             -0.261     2.055    
    RAMB36_X3Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183     2.238    u_sram/mem_reg_1_1_4
  -------------------------------------------------------------------
                         required time                         -2.238    
                         arrival time                           2.343    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 u_sram/addr_reg_reg[15]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_sram/mem_reg_0_1_7/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.164ns (47.312%)  route 0.183ns (52.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.231ns
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=1209, routed)        0.576     1.662    u_sram/clk_IBUF_BUFG
    SLICE_X54Y53         FDRE                                         r  u_sram/addr_reg_reg[15]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y53         FDRE (Prop_fdre_C_Q)         0.164     1.826 r  u_sram/addr_reg_reg[15]_rep__3/Q
                         net (fo=17, routed)          0.183     2.009    u_sram/addr_reg_reg[15]_rep__3_n_0
    RAMB36_X3Y10         RAMB36E1                                     r  u_sram/mem_reg_0_1_7/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=1209, routed)        0.888     2.231    u_sram/clk_IBUF_BUFG
    RAMB36_X3Y10         RAMB36E1                                     r  u_sram/mem_reg_0_1_7/CLKBWRCLK
                         clock pessimism             -0.509     1.722    
    RAMB36_X3Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                      0.180     1.902    u_sram/mem_reg_0_1_7
  -------------------------------------------------------------------
                         required time                         -1.902    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 u_sram/addr_reg_reg[15]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_sram/mem_reg_0_1_7/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.164ns (47.100%)  route 0.184ns (52.900%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.230ns
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=1209, routed)        0.576     1.662    u_sram/clk_IBUF_BUFG
    SLICE_X54Y53         FDRE                                         r  u_sram/addr_reg_reg[15]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y53         FDRE (Prop_fdre_C_Q)         0.164     1.826 r  u_sram/addr_reg_reg[15]_rep__3/Q
                         net (fo=17, routed)          0.184     2.010    u_sram/addr_reg_reg[15]_rep__3_n_0
    RAMB36_X3Y10         RAMB36E1                                     r  u_sram/mem_reg_0_1_7/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=1209, routed)        0.887     2.230    u_sram/clk_IBUF_BUFG
    RAMB36_X3Y10         RAMB36E1                                     r  u_sram/mem_reg_0_1_7/CLKARDCLK
                         clock pessimism             -0.509     1.721    
    RAMB36_X3Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                      0.180     1.901    u_sram/mem_reg_0_1_7
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 u_sram/addr_reg_reg[1]_rep__0_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_sram/mem_reg_3_1_1/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.141ns (23.459%)  route 0.460ns (76.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.198ns
    Source Clock Delay      (SCD):    1.629ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=1209, routed)        0.543     1.629    u_sram/clk_IBUF_BUFG
    SLICE_X51Y70         FDRE                                         r  u_sram/addr_reg_reg[1]_rep__0_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y70         FDRE (Prop_fdre_C_Q)         0.141     1.770 r  u_sram/addr_reg_reg[1]_rep__0_rep__0/Q
                         net (fo=10, routed)          0.460     2.230    u_sram/addr_reg_reg[1]_rep__0_rep__0_n_0
    RAMB36_X2Y14         RAMB36E1                                     r  u_sram/mem_reg_3_1_1/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=1209, routed)        0.855     2.198    u_sram/clk_IBUF_BUFG
    RAMB36_X2Y14         RAMB36E1                                     r  u_sram/mem_reg_3_1_1/CLKBWRCLK
                         clock pessimism             -0.261     1.937    
    RAMB36_X2Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                      0.183     2.120    u_sram/mem_reg_3_1_1
  -------------------------------------------------------------------
                         required time                         -2.120    
                         arrival time                           2.230    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 u_sram/addr_reg_reg[11]_rep__0_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_sram/mem_reg_3_1_1/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.141ns (23.420%)  route 0.461ns (76.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.198ns
    Source Clock Delay      (SCD):    1.629ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=1209, routed)        0.543     1.629    u_sram/clk_IBUF_BUFG
    SLICE_X51Y70         FDRE                                         r  u_sram/addr_reg_reg[11]_rep__0_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y70         FDRE (Prop_fdre_C_Q)         0.141     1.770 r  u_sram/addr_reg_reg[11]_rep__0_rep__0/Q
                         net (fo=10, routed)          0.461     2.231    u_sram/addr_reg_reg[11]_rep__0_rep__0_n_0
    RAMB36_X2Y14         RAMB36E1                                     r  u_sram/mem_reg_3_1_1/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=1209, routed)        0.855     2.198    u_sram/clk_IBUF_BUFG
    RAMB36_X2Y14         RAMB36E1                                     r  u_sram/mem_reg_3_1_1/CLKBWRCLK
                         clock pessimism             -0.261     1.937    
    RAMB36_X2Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     2.120    u_sram/mem_reg_3_1_1
  -------------------------------------------------------------------
                         required time                         -2.120    
                         arrival time                           2.231    
  -------------------------------------------------------------------
                         slack                                  0.111    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         8.000       4.637      RAMB36_X1Y6   u_sram/mem_reg_0_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         8.000       4.637      RAMB36_X2Y5   u_sram/mem_reg_0_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         8.000       4.637      RAMB36_X2Y8   u_sram/mem_reg_0_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         8.000       4.637      RAMB36_X1Y8   u_sram/mem_reg_0_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         8.000       4.637      RAMB36_X0Y8   u_sram/mem_reg_0_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         8.000       4.637      RAMB36_X4Y7   u_sram/mem_reg_0_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         8.000       4.637      RAMB36_X3Y7   u_sram/mem_reg_0_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         8.000       4.637      RAMB36_X3Y9   u_sram/mem_reg_0_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         8.000       4.637      RAMB36_X1Y7   u_sram/mem_reg_0_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         8.000       4.637      RAMB36_X2Y6   u_sram/mem_reg_0_1_1/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X98Y76  u_pico/cpuregs_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X98Y76  u_pico/cpuregs_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X98Y76  u_pico/cpuregs_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X98Y76  u_pico/cpuregs_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X98Y76  u_pico/cpuregs_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X98Y76  u_pico/cpuregs_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X98Y76  u_pico/cpuregs_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X98Y76  u_pico/cpuregs_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X98Y76  u_pico/cpuregs_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X98Y76  u_pico/cpuregs_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X98Y76  u_pico/cpuregs_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X98Y76  u_pico/cpuregs_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X98Y76  u_pico/cpuregs_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X98Y76  u_pico/cpuregs_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X98Y76  u_pico/cpuregs_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X98Y76  u_pico/cpuregs_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X98Y76  u_pico/cpuregs_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X98Y76  u_pico/cpuregs_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X98Y76  u_pico/cpuregs_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X98Y76  u_pico/cpuregs_reg_r1_0_31_0_5/RAMC/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_reg_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            leds[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.160ns  (logic 4.094ns (44.700%)  route 5.065ns (55.300%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=1209, routed)        1.703     5.777    clk_IBUF_BUFG
    SLICE_X84Y73         FDRE                                         r  led_reg_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y73         FDRE (Prop_fdre_C_Q)         0.419     6.196 r  led_reg_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           5.065    11.261    led_reg_reg[7]_lopt_replica_1
    G14                  OBUF (Prop_obuf_I_O)         3.675    14.936 r  leds_OBUF[7]_inst/O
                         net (fo=0)                   0.000    14.936    leds[7]
    G14                                                               r  leds[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            leds[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.166ns  (logic 4.104ns (50.257%)  route 4.062ns (49.743%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=1209, routed)        1.703     5.777    clk_IBUF_BUFG
    SLICE_X84Y73         FDRE                                         r  led_reg_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y73         FDRE (Prop_fdre_C_Q)         0.419     6.196 r  led_reg_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           4.062    10.258    led_reg_reg[5]_lopt_replica_1
    G17                  OBUF (Prop_obuf_I_O)         3.685    13.942 r  leds_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.942    leds[5]
    G17                                                               r  leds[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            leds[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.964ns  (logic 4.167ns (52.319%)  route 3.798ns (47.681%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=1209, routed)        1.703     5.777    clk_IBUF_BUFG
    SLICE_X84Y73         FDRE                                         r  led_reg_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y73         FDRE (Prop_fdre_C_Q)         0.419     6.196 r  led_reg_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           3.798     9.993    led_reg_reg[6]_lopt_replica_1
    N15                  OBUF (Prop_obuf_I_O)         3.748    13.741 r  leds_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.741    leds[6]
    N15                                                               r  leds[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            leds[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.794ns  (logic 4.166ns (53.451%)  route 3.628ns (46.549%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=1209, routed)        1.703     5.777    clk_IBUF_BUFG
    SLICE_X84Y73         FDRE                                         r  led_reg_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y73         FDRE (Prop_fdre_C_Q)         0.419     6.196 r  led_reg_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           3.628     9.824    led_reg_reg[4]_lopt_replica_1
    L15                  OBUF (Prop_obuf_I_O)         3.747    13.571 r  leds_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.571    leds[4]
    L15                                                               r  leds[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            leds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.674ns  (logic 4.028ns (52.494%)  route 3.646ns (47.506%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=1209, routed)        1.703     5.777    clk_IBUF_BUFG
    SLICE_X84Y73         FDRE                                         r  led_reg_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y73         FDRE (Prop_fdre_C_Q)         0.456     6.233 r  led_reg_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           3.646     9.878    led_reg_reg[2]_lopt_replica_1
    N16                  OBUF (Prop_obuf_I_O)         3.572    13.451 r  leds_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.451    leds[2]
    N16                                                               r  leds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            leds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.665ns  (logic 4.037ns (52.671%)  route 3.628ns (47.329%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=1209, routed)        1.703     5.777    clk_IBUF_BUFG
    SLICE_X84Y73         FDRE                                         r  led_reg_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y73         FDRE (Prop_fdre_C_Q)         0.456     6.233 r  led_reg_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           3.628     9.860    led_reg_reg[3]_lopt_replica_1
    M14                  OBUF (Prop_obuf_I_O)         3.581    13.441 r  leds_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.441    leds[3]
    M14                                                               r  leds[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            leds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.159ns  (logic 3.986ns (55.672%)  route 3.174ns (44.328%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=1209, routed)        1.703     5.777    clk_IBUF_BUFG
    SLICE_X84Y73         FDRE                                         r  led_reg_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y73         FDRE (Prop_fdre_C_Q)         0.456     6.233 r  led_reg_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           3.174     9.406    led_reg_reg[0]_lopt_replica_1
    R14                  OBUF (Prop_obuf_I_O)         3.530    12.936 r  leds_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.936    leds[0]
    R14                                                               r  leds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            leds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.037ns  (logic 4.013ns (57.032%)  route 3.024ns (42.968%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=1209, routed)        1.703     5.777    clk_IBUF_BUFG
    SLICE_X84Y73         FDRE                                         r  led_reg_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y73         FDRE (Prop_fdre_C_Q)         0.456     6.233 r  led_reg_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           3.024     9.256    led_reg_reg[1]_lopt_replica_1
    P14                  OBUF (Prop_obuf_I_O)         3.557    12.814 r  leds_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.814    leds[1]
    P14                                                               r  leds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_uart_tx/tx_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_tx_pin
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.753ns  (logic 4.029ns (59.665%)  route 2.724ns (40.335%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=1209, routed)        1.713     5.787    u_uart_tx/clk_IBUF_BUFG
    SLICE_X85Y66         FDPE                                         r  u_uart_tx/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y66         FDPE (Prop_fdpe_C_Q)         0.456     6.243 r  u_uart_tx/tx_reg/Q
                         net (fo=1, routed)           2.724     8.967    uart_tx_pin_OBUF
    Y19                  OBUF (Prop_obuf_I_O)         3.573    12.540 r  uart_tx_pin_OBUF_inst/O
                         net (fo=0)                   0.000    12.540    uart_tx_pin
    Y19                                                               r  uart_tx_pin (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_uart_tx/tx_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_tx_pin
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.268ns  (logic 1.415ns (62.388%)  route 0.853ns (37.612%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=1209, routed)        0.578     1.664    u_uart_tx/clk_IBUF_BUFG
    SLICE_X85Y66         FDPE                                         r  u_uart_tx/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y66         FDPE (Prop_fdpe_C_Q)         0.141     1.805 r  u_uart_tx/tx_reg/Q
                         net (fo=1, routed)           0.853     2.658    uart_tx_pin_OBUF
    Y19                  OBUF (Prop_obuf_I_O)         1.274     3.932 r  uart_tx_pin_OBUF_inst/O
                         net (fo=0)                   0.000     3.932    uart_tx_pin
    Y19                                                               r  uart_tx_pin (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            leds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.408ns  (logic 1.399ns (58.105%)  route 1.009ns (41.895%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=1209, routed)        0.571     1.657    clk_IBUF_BUFG
    SLICE_X84Y73         FDRE                                         r  led_reg_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y73         FDRE (Prop_fdre_C_Q)         0.141     1.798 r  led_reg_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           1.009     2.807    led_reg_reg[1]_lopt_replica_1
    P14                  OBUF (Prop_obuf_I_O)         1.258     4.065 r  leds_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.065    leds[1]
    P14                                                               r  leds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            leds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.458ns  (logic 1.372ns (55.798%)  route 1.087ns (44.202%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=1209, routed)        0.571     1.657    clk_IBUF_BUFG
    SLICE_X84Y73         FDRE                                         r  led_reg_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y73         FDRE (Prop_fdre_C_Q)         0.141     1.798 r  led_reg_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           1.087     2.885    led_reg_reg[0]_lopt_replica_1
    R14                  OBUF (Prop_obuf_I_O)         1.231     4.115 r  leds_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.115    leds[0]
    R14                                                               r  leds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            leds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.708ns  (logic 1.422ns (52.526%)  route 1.286ns (47.474%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=1209, routed)        0.571     1.657    clk_IBUF_BUFG
    SLICE_X84Y73         FDRE                                         r  led_reg_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y73         FDRE (Prop_fdre_C_Q)         0.141     1.798 r  led_reg_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.286     3.084    led_reg_reg[3]_lopt_replica_1
    M14                  OBUF (Prop_obuf_I_O)         1.281     4.365 r  leds_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.365    leds[3]
    M14                                                               r  leds[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            leds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.715ns  (logic 1.414ns (52.068%)  route 1.302ns (47.932%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=1209, routed)        0.571     1.657    clk_IBUF_BUFG
    SLICE_X84Y73         FDRE                                         r  led_reg_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y73         FDRE (Prop_fdre_C_Q)         0.141     1.798 r  led_reg_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           1.302     3.100    led_reg_reg[2]_lopt_replica_1
    N16                  OBUF (Prop_obuf_I_O)         1.273     4.373 r  leds_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.373    leds[2]
    N16                                                               r  leds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            leds[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.766ns  (logic 1.455ns (52.592%)  route 1.311ns (47.408%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=1209, routed)        0.571     1.657    clk_IBUF_BUFG
    SLICE_X84Y73         FDRE                                         r  led_reg_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y73         FDRE (Prop_fdre_C_Q)         0.128     1.785 r  led_reg_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           1.311     3.096    led_reg_reg[4]_lopt_replica_1
    L15                  OBUF (Prop_obuf_I_O)         1.327     4.423 r  leds_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.423    leds[4]
    L15                                                               r  leds[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            leds[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.811ns  (logic 1.456ns (51.812%)  route 1.355ns (48.188%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=1209, routed)        0.571     1.657    clk_IBUF_BUFG
    SLICE_X84Y73         FDRE                                         r  led_reg_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y73         FDRE (Prop_fdre_C_Q)         0.128     1.785 r  led_reg_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           1.355     3.140    led_reg_reg[6]_lopt_replica_1
    N15                  OBUF (Prop_obuf_I_O)         1.328     4.468 r  leds_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.468    leds[6]
    N15                                                               r  leds[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            leds[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.881ns  (logic 1.395ns (48.421%)  route 1.486ns (51.579%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=1209, routed)        0.571     1.657    clk_IBUF_BUFG
    SLICE_X84Y73         FDRE                                         r  led_reg_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y73         FDRE (Prop_fdre_C_Q)         0.128     1.785 r  led_reg_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           1.486     3.271    led_reg_reg[5]_lopt_replica_1
    G17                  OBUF (Prop_obuf_I_O)         1.267     4.538 r  leds_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.538    leds[5]
    G17                                                               r  leds[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            leds[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.302ns  (logic 1.382ns (41.871%)  route 1.919ns (58.129%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=1209, routed)        0.571     1.657    clk_IBUF_BUFG
    SLICE_X84Y73         FDRE                                         r  led_reg_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y73         FDRE (Prop_fdre_C_Q)         0.128     1.785 r  led_reg_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           1.919     3.704    led_reg_reg[7]_lopt_replica_1
    G14                  OBUF (Prop_obuf_I_O)         1.254     4.959 r  leds_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.959    leds[7]
    G14                                                               r  leds[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay          1084 Endpoints
Min Delay          1084 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 resetn_in
                            (input port)
  Destination:            u_sram/mem_reg_3_1_4/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.922ns  (logic 1.688ns (11.314%)  route 13.234ns (88.686%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.286ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  resetn_in (IN)
                         net (fo=0)                   0.000     0.000    resetn_in
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  resetn_in_IBUF_inst/O
                         net (fo=163, routed)        12.735    14.277    u_sram/resetn_in_IBUF
    SLICE_X32Y90         LUT5 (Prop_lut5_I4_O)        0.146    14.423 r  u_sram/mem_reg_3_1_4_ENARDEN_cooolgate_en_gate_141_LOPT_REMAP/O
                         net (fo=1, routed)           0.499    14.922    u_sram/mem_reg_3_1_4_ENARDEN_cooolgate_en_sig_71
    RAMB36_X2Y18         RAMB36E1                                     r  u_sram/mem_reg_3_1_4/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=1209, routed)        1.521     5.286    u_sram/clk_IBUF_BUFG
    RAMB36_X2Y18         RAMB36E1                                     r  u_sram/mem_reg_3_1_4/CLKARDCLK

Slack:                    inf
  Source:                 resetn_in
                            (input port)
  Destination:            u_sram/mem_reg_3_1_3/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.577ns  (logic 1.688ns (11.582%)  route 12.888ns (88.418%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.279ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  resetn_in (IN)
                         net (fo=0)                   0.000     0.000    resetn_in
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  resetn_in_IBUF_inst/O
                         net (fo=163, routed)        12.352    13.894    u_sram/resetn_in_IBUF
    SLICE_X32Y82         LUT5 (Prop_lut5_I4_O)        0.146    14.040 r  u_sram/mem_reg_3_1_3_ENARDEN_cooolgate_en_gate_139_LOPT_REMAP/O
                         net (fo=1, routed)           0.536    14.577    u_sram/mem_reg_3_1_3_ENARDEN_cooolgate_en_sig_70
    RAMB36_X2Y16         RAMB36E1                                     r  u_sram/mem_reg_3_1_3/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=1209, routed)        1.514     5.279    u_sram/clk_IBUF_BUFG
    RAMB36_X2Y16         RAMB36E1                                     r  u_sram/mem_reg_3_1_3/CLKARDCLK

Slack:                    inf
  Source:                 resetn_in
                            (input port)
  Destination:            u_sram/mem_reg_3_1_5/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.566ns  (logic 1.542ns (10.588%)  route 13.024ns (89.412%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.460ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  resetn_in (IN)
                         net (fo=0)                   0.000     0.000    resetn_in
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  resetn_in_IBUF_inst/O
                         net (fo=163, routed)        13.024    14.566    u_sram/resetn_in_IBUF
    RAMB36_X2Y21         RAMB36E1                                     r  u_sram/mem_reg_3_1_5/RSTRAMB  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=1209, routed)        1.696     5.460    u_sram/clk_IBUF_BUFG
    RAMB36_X2Y21         RAMB36E1                                     r  u_sram/mem_reg_3_1_5/CLKBWRCLK

Slack:                    inf
  Source:                 resetn_in
                            (input port)
  Destination:            u_sram/mem_reg_3_0_5/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.291ns  (logic 1.542ns (10.791%)  route 12.749ns (89.209%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.461ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  resetn_in (IN)
                         net (fo=0)                   0.000     0.000    resetn_in
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  resetn_in_IBUF_inst/O
                         net (fo=163, routed)        12.749    14.291    u_sram/resetn_in_IBUF
    RAMB36_X2Y20         RAMB36E1                                     r  u_sram/mem_reg_3_0_5/RSTRAMB  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=1209, routed)        1.697     5.461    u_sram/clk_IBUF_BUFG
    RAMB36_X2Y20         RAMB36E1                                     r  u_sram/mem_reg_3_0_5/CLKBWRCLK

Slack:                    inf
  Source:                 resetn_in
                            (input port)
  Destination:            u_sram/mem_reg_3_1_1/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.129ns  (logic 1.692ns (11.978%)  route 12.436ns (88.022%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.271ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  resetn_in (IN)
                         net (fo=0)                   0.000     0.000    resetn_in
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  resetn_in_IBUF_inst/O
                         net (fo=163, routed)        11.793    13.335    u_sram/resetn_in_IBUF
    SLICE_X32Y69         LUT5 (Prop_lut5_I4_O)        0.150    13.485 r  u_sram/mem_reg_3_1_1_ENARDEN_cooolgate_en_gate_135_LOPT_REMAP/O
                         net (fo=1, routed)           0.644    14.129    u_sram/mem_reg_3_1_1_ENARDEN_cooolgate_en_sig_68
    RAMB36_X2Y14         RAMB36E1                                     r  u_sram/mem_reg_3_1_1/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=1209, routed)        1.506     5.271    u_sram/clk_IBUF_BUFG
    RAMB36_X2Y14         RAMB36E1                                     r  u_sram/mem_reg_3_1_1/CLKARDCLK

Slack:                    inf
  Source:                 resetn_in
                            (input port)
  Destination:            u_sram/mem_reg_0_0_4/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.059ns  (logic 1.692ns (12.037%)  route 12.366ns (87.963%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.387ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  resetn_in (IN)
                         net (fo=0)                   0.000     0.000    resetn_in
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  resetn_in_IBUF_inst/O
                         net (fo=163, routed)        10.856    12.398    u_sram/resetn_in_IBUF
    SLICE_X32Y42         LUT5 (Prop_lut5_I4_O)        0.150    12.548 r  u_sram/mem_reg_0_0_4_ENARDEN_cooolgate_en_gate_157_LOPT_REMAP/O
                         net (fo=1, routed)           1.510    14.059    u_sram/mem_reg_0_0_4_ENARDEN_cooolgate_en_sig_79
    RAMB36_X0Y8          RAMB36E1                                     r  u_sram/mem_reg_0_0_4/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=1209, routed)        1.623     5.387    u_sram/clk_IBUF_BUFG
    RAMB36_X0Y8          RAMB36E1                                     r  u_sram/mem_reg_0_0_4/CLKARDCLK

Slack:                    inf
  Source:                 resetn_in
                            (input port)
  Destination:            u_sram/mem_reg_3_0_1/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.956ns  (logic 1.666ns (11.940%)  route 12.289ns (88.060%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.276ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  resetn_in (IN)
                         net (fo=0)                   0.000     0.000    resetn_in
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  resetn_in_IBUF_inst/O
                         net (fo=163, routed)        11.793    13.335    u_sram/resetn_in_IBUF
    SLICE_X32Y69         LUT5 (Prop_lut5_I4_O)        0.124    13.459 r  u_sram/mem_reg_3_0_1_ENARDEN_cooolgate_en_gate_179_LOPT_REMAP/O
                         net (fo=1, routed)           0.497    13.956    u_sram/mem_reg_3_0_1_ENARDEN_cooolgate_en_sig_90
    RAMB36_X2Y13         RAMB36E1                                     r  u_sram/mem_reg_3_0_1/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=1209, routed)        1.511     5.276    u_sram/clk_IBUF_BUFG
    RAMB36_X2Y13         RAMB36E1                                     r  u_sram/mem_reg_3_0_1/CLKARDCLK

Slack:                    inf
  Source:                 resetn_in
                            (input port)
  Destination:            u_sram/mem_reg_3_1_4/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.868ns  (logic 1.542ns (11.121%)  route 12.326ns (88.879%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.285ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  resetn_in (IN)
                         net (fo=0)                   0.000     0.000    resetn_in
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  resetn_in_IBUF_inst/O
                         net (fo=163, routed)        12.326    13.868    u_sram/resetn_in_IBUF
    RAMB36_X2Y18         RAMB36E1                                     r  u_sram/mem_reg_3_1_4/RSTRAMB  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=1209, routed)        1.520     5.285    u_sram/clk_IBUF_BUFG
    RAMB36_X2Y18         RAMB36E1                                     r  u_sram/mem_reg_3_1_4/CLKBWRCLK

Slack:                    inf
  Source:                 resetn_in
                            (input port)
  Destination:            u_sram/mem_reg_3_0_4/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.781ns  (logic 1.542ns (11.191%)  route 12.239ns (88.809%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.281ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  resetn_in (IN)
                         net (fo=0)                   0.000     0.000    resetn_in
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  resetn_in_IBUF_inst/O
                         net (fo=163, routed)        12.239    13.781    u_sram/resetn_in_IBUF
    RAMB36_X2Y17         RAMB36E1                                     r  u_sram/mem_reg_3_0_4/RSTRAMB  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=1209, routed)        1.516     5.281    u_sram/clk_IBUF_BUFG
    RAMB36_X2Y17         RAMB36E1                                     r  u_sram/mem_reg_3_0_4/CLKBWRCLK

Slack:                    inf
  Source:                 resetn_in
                            (input port)
  Destination:            u_sram/mem_reg_0_1_4/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.775ns  (logic 1.692ns (12.285%)  route 12.083ns (87.715%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.388ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  resetn_in (IN)
                         net (fo=0)                   0.000     0.000    resetn_in
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  resetn_in_IBUF_inst/O
                         net (fo=163, routed)        10.702    12.244    u_sram/resetn_in_IBUF
    SLICE_X32Y47         LUT5 (Prop_lut5_I4_O)        0.150    12.394 r  u_sram/mem_reg_0_1_4_ENARDEN_cooolgate_en_gate_101_LOPT_REMAP/O
                         net (fo=1, routed)           1.381    13.775    u_sram/mem_reg_0_1_4_ENARDEN_cooolgate_en_sig_51
    RAMB36_X0Y9          RAMB36E1                                     r  u_sram/mem_reg_0_1_4/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=1209, routed)        1.624     5.388    u_sram/clk_IBUF_BUFG
    RAMB36_X0Y9          RAMB36E1                                     r  u_sram/mem_reg_0_1_4/CLKARDCLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_rx_pin
                            (input port)
  Destination:            u_uart_rx/rx_sync0_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.265ns  (logic 0.336ns (26.565%)  route 0.929ns (73.435%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.209ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  uart_rx_pin (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_pin
    Y16                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  uart_rx_pin_IBUF_inst/O
                         net (fo=1, routed)           0.929     1.265    u_uart_rx/uart_rx_pin_IBUF
    SLICE_X90Y68         FDPE                                         r  u_uart_rx/rx_sync0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=1209, routed)        0.867     2.209    u_uart_rx/clk_IBUF_BUFG
    SLICE_X90Y68         FDPE                                         r  u_uart_rx/rx_sync0_reg/C

Slack:                    inf
  Source:                 resetn_in
                            (input port)
  Destination:            u_sram/mem_reg_2_1_3/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.373ns  (logic 0.309ns (22.537%)  route 1.064ns (77.463%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.263ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  resetn_in (IN)
                         net (fo=0)                   0.000     0.000    resetn_in
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 f  resetn_in_IBUF_inst/O
                         net (fo=163, routed)         1.064     1.373    u_sram/resetn_in_IBUF
    RAMB36_X5Y18         RAMB36E1                                     r  u_sram/mem_reg_2_1_3/RSTRAMB  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=1209, routed)        0.920     2.263    u_sram/clk_IBUF_BUFG
    RAMB36_X5Y18         RAMB36E1                                     r  u_sram/mem_reg_2_1_3/CLKBWRCLK

Slack:                    inf
  Source:                 resetn_in
                            (input port)
  Destination:            u_sram/mem_reg_2_0_3/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.569ns  (logic 0.309ns (19.723%)  route 1.260ns (80.277%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.259ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  resetn_in (IN)
                         net (fo=0)                   0.000     0.000    resetn_in
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 f  resetn_in_IBUF_inst/O
                         net (fo=163, routed)         1.260     1.569    u_sram/resetn_in_IBUF
    RAMB36_X5Y17         RAMB36E1                                     r  u_sram/mem_reg_2_0_3/RSTRAMB  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=1209, routed)        0.916     2.259    u_sram/clk_IBUF_BUFG
    RAMB36_X5Y17         RAMB36E1                                     r  u_sram/mem_reg_2_0_3/CLKBWRCLK

Slack:                    inf
  Source:                 resetn_in
                            (input port)
  Destination:            u_sram/mem_reg_2_1_1/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.599ns  (logic 0.309ns (19.359%)  route 1.289ns (80.641%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.255ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  resetn_in (IN)
                         net (fo=0)                   0.000     0.000    resetn_in
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 f  resetn_in_IBUF_inst/O
                         net (fo=163, routed)         1.289     1.599    u_sram/resetn_in_IBUF
    RAMB36_X5Y16         RAMB36E1                                     r  u_sram/mem_reg_2_1_1/RSTRAMB  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=1209, routed)        0.912     2.255    u_sram/clk_IBUF_BUFG
    RAMB36_X5Y16         RAMB36E1                                     r  u_sram/mem_reg_2_1_1/CLKBWRCLK

Slack:                    inf
  Source:                 resetn_in
                            (input port)
  Destination:            u_pico/is_compare_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.892ns  (logic 0.354ns (18.738%)  route 1.537ns (81.262%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.210ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.210ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  resetn_in (IN)
                         net (fo=0)                   0.000     0.000    resetn_in
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  resetn_in_IBUF_inst/O
                         net (fo=163, routed)         1.537     1.847    u_pico/resetn_in_IBUF
    SLICE_X103Y80        LUT5 (Prop_lut5_I2_O)        0.045     1.892 r  u_pico/is_compare_i_1/O
                         net (fo=1, routed)           0.000     1.892    u_pico/is_compare_i_1_n_0
    SLICE_X103Y80        FDRE                                         r  u_pico/is_compare_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=1209, routed)        0.868     2.210    u_pico/clk_IBUF_BUFG
    SLICE_X103Y80        FDRE                                         r  u_pico/is_compare_reg/C

Slack:                    inf
  Source:                 resetn_in
                            (input port)
  Destination:            u_sram/mem_reg_2_0_1/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.945ns  (logic 0.309ns (15.914%)  route 1.635ns (84.086%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  resetn_in (IN)
                         net (fo=0)                   0.000     0.000    resetn_in
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 f  resetn_in_IBUF_inst/O
                         net (fo=163, routed)         1.635     1.945    u_sram/resetn_in_IBUF
    RAMB36_X5Y15         RAMB36E1                                     r  u_sram/mem_reg_2_0_1/RSTRAMB  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=1209, routed)        0.906     2.249    u_sram/clk_IBUF_BUFG
    RAMB36_X5Y15         RAMB36E1                                     r  u_sram/mem_reg_2_0_1/CLKBWRCLK

Slack:                    inf
  Source:                 resetn_in
                            (input port)
  Destination:            u_sram/mem_reg_2_0_3/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.003ns  (logic 0.354ns (17.699%)  route 1.648ns (82.301%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.262ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  resetn_in (IN)
                         net (fo=0)                   0.000     0.000    resetn_in
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  resetn_in_IBUF_inst/O
                         net (fo=163, routed)         1.441     1.751    u_sram/resetn_in_IBUF
    SLICE_X105Y85        LUT5 (Prop_lut5_I4_O)        0.045     1.796 r  u_sram/mem_reg_2_0_3_ENARDEN_cooolgate_en_gate_171_LOPT_REMAP/O
                         net (fo=1, routed)           0.207     2.003    u_sram/mem_reg_2_0_3_ENARDEN_cooolgate_en_sig_86
    RAMB36_X5Y17         RAMB36E1                                     r  u_sram/mem_reg_2_0_3/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=1209, routed)        0.919     2.262    u_sram/clk_IBUF_BUFG
    RAMB36_X5Y17         RAMB36E1                                     r  u_sram/mem_reg_2_0_3/CLKARDCLK

Slack:                    inf
  Source:                 resetn_in
                            (input port)
  Destination:            u_sram/mem_reg_2_1_3/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.058ns  (logic 0.354ns (17.220%)  route 1.704ns (82.780%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.264ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  resetn_in (IN)
                         net (fo=0)                   0.000     0.000    resetn_in
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  resetn_in_IBUF_inst/O
                         net (fo=163, routed)         1.357     1.667    u_sram/resetn_in_IBUF
    SLICE_X105Y85        LUT5 (Prop_lut5_I4_O)        0.045     1.712 r  u_sram/mem_reg_2_1_3_ENARDEN_cooolgate_en_gate_47_LOPT_REMAP/O
                         net (fo=1, routed)           0.347     2.058    u_sram/mem_reg_2_1_3_ENARDEN_cooolgate_en_sig_24
    RAMB36_X5Y18         RAMB36E1                                     r  u_sram/mem_reg_2_1_3/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=1209, routed)        0.921     2.264    u_sram/clk_IBUF_BUFG
    RAMB36_X5Y18         RAMB36E1                                     r  u_sram/mem_reg_2_1_3/CLKARDCLK

Slack:                    inf
  Source:                 resetn_in
                            (input port)
  Destination:            u_sram/mem_reg_2_1_1/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.072ns  (logic 0.354ns (17.108%)  route 1.717ns (82.892%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.257ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  resetn_in (IN)
                         net (fo=0)                   0.000     0.000    resetn_in
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  resetn_in_IBUF_inst/O
                         net (fo=163, routed)         1.441     1.751    u_sram/resetn_in_IBUF
    SLICE_X105Y85        LUT5 (Prop_lut5_I4_O)        0.045     1.796 r  u_sram/mem_reg_2_1_1_ENARDEN_cooolgate_en_gate_123_LOPT_REMAP/O
                         net (fo=1, routed)           0.276     2.072    u_sram/mem_reg_2_1_1_ENARDEN_cooolgate_en_sig_62
    RAMB36_X5Y16         RAMB36E1                                     r  u_sram/mem_reg_2_1_1/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=1209, routed)        0.914     2.257    u_sram/clk_IBUF_BUFG
    RAMB36_X5Y16         RAMB36E1                                     r  u_sram/mem_reg_2_1_1/CLKARDCLK

Slack:                    inf
  Source:                 resetn_in
                            (input port)
  Destination:            u_pico/reg_op2_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.122ns  (logic 0.354ns (16.703%)  route 1.768ns (83.297%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.211ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  resetn_in (IN)
                         net (fo=0)                   0.000     0.000    resetn_in
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  resetn_in_IBUF_inst/O
                         net (fo=163, routed)         1.576     1.886    u_pico/resetn_in_IBUF
    SLICE_X99Y84         LUT2 (Prop_lut2_I0_O)        0.045     1.931 r  u_pico/reg_op2[31]_i_1/O
                         net (fo=33, routed)          0.192     2.122    u_pico/reg_op2[31]_i_1_n_0
    SLICE_X98Y81         FDRE                                         r  u_pico/reg_op2_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=1209, routed)        0.869     2.211    u_pico/clk_IBUF_BUFG
    SLICE_X98Y81         FDRE                                         r  u_pico/reg_op2_reg[12]/C





