
---------- Begin Simulation Statistics ----------
final_tick                               1433518270000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 210879                       # Simulator instruction rate (inst/s)
host_mem_usage                                4552104                       # Number of bytes of host memory used
host_op_rate                                   357381                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  6638.10                       # Real time elapsed on the host
host_tick_rate                               44579591                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1399837585                       # Number of instructions simulated
sim_ops                                    2372328795                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.295924                       # Number of seconds simulated
sim_ticks                                295923680250                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     6                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       880454                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1760891                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect           40                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect     11000307                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted    117392112                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits     38316642                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups     64943789                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses     26627147                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups     124867080                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS       2640963                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted      6146642                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads       361343414                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      314024276                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts     11000761                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches         57167651                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     34367928                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitNonSpecStalls            6                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_1.commit.commitSquashedInsts    424048336                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts    349837583                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps    591390416                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    529092092                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     1.117746                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.202829                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0    351234390     66.38%     66.38% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1     69357324     13.11%     79.49% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     22689252      4.29%     83.78% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     26455963      5.00%     88.78% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4     13446192      2.54%     91.32% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5      4489817      0.85%     92.17% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6      3249160      0.61%     92.79% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7      3802066      0.72%     93.50% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     34367928      6.50%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    529092092                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts           157352                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls      1587937                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts       590654157                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads           104027389                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass       735700      0.12%      0.12% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    451836507     76.40%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult          343      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv          153      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd            8      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu           32      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt           56      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc          112      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead    104027355     17.59%     94.12% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     34633036      5.86%     99.97% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead           34      0.00%     99.97% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite       157080      0.03%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total    591390416                       # Class of committed instruction
system.switch_cpus_1.commit.refs            138817505                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts         349837583                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps           591390416                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     1.691778                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               1.691778                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles    348209602                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts   1178341806                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       66947312                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles       135025340                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles     11032272                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles     30587693                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses         147492380                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses             1982767                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses          44984970                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses              517123                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches         124867080                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines        83134942                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           490554022                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes      2534798                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles          199                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts            770368147                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles          472                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus_1.fetch.PendingTrapStallCycles         6701                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles      22064544                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.TlbCycles                2                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus_1.fetch.branchRate        0.210979                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles     90208556                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches     40957605                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.301633                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    591802230                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     2.164841                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.289989                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      386874667     65.37%     65.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1       11913137      2.01%     67.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2       15120012      2.55%     69.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3       11606381      1.96%     71.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4       10093918      1.71%     73.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5       18164957      3.07%     76.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6       10784531      1.82%     78.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7        9679227      1.64%     80.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8      117565400     19.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    591802230                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads          278843                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes          78034                       # number of floating regfile writes
system.switch_cpus_1.idleCycles                 45130                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts     13225774                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches       73855524                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           1.428714                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          195674079                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores         44978636                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles     133497849                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    181991366                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts           81                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       953935                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts     65247611                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts   1015329835                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    150695443                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts     27078929                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts    845580384                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents      1173784                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents     32414247                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles     11032272                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles     34568782                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked      1007687                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads     14005408                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses        71227                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation        40117                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads        54000                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads     77963977                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores     30457495                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        40117                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect     11909473                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect      1316301                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers       955539795                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count           825370730                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.664274                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers       634740016                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             1.394567                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent            831183836                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads     1293506924                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes     708859815                       # number of integer regfile writes
system.switch_cpus_1.ipc                     0.591094                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.591094                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass      3054294      0.35%      0.35% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    663875253     76.07%     76.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult          368      0.00%     76.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv          157      0.00%     76.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd           11      0.00%     76.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     76.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt         6502      0.00%     76.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     76.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     76.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     76.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     76.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     76.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     76.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     76.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu           38      0.00%     76.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     76.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt           66      0.00%     76.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc       104351      0.01%     76.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     76.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     76.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     76.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     76.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     76.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     76.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd            0      0.00%     76.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     76.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     76.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt        39689      0.00%     76.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            0      0.00%     76.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     76.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult            0      0.00%     76.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     76.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     76.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     76.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     76.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     76.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     76.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     76.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     76.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     76.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     76.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     76.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     76.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     76.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     76.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead    158169153     18.12%     94.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite     47251999      5.41%     99.98% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead           63      0.00%     99.98% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite       157369      0.02%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total    872659313                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses        308217                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads       619888                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses       241507                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes       959768                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt           9507146                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.010894                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu       7460489     78.47%     78.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     78.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     78.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     78.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     78.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            9      0.00%     78.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     78.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     78.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     78.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     78.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     78.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     78.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     78.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu            1      0.00%     78.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     78.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            3      0.00%     78.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0      0.00%     78.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     78.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     78.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     78.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     78.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     78.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     78.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0      0.00%     78.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     78.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     78.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%     78.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     78.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     78.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%     78.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     78.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     78.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     78.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     78.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     78.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     78.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     78.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     78.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     78.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     78.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     78.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     78.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     78.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     78.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     78.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead      1965013     20.67%     99.14% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite        81552      0.86%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead            3      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite           76      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses    878803948                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   2348325783                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses    825129223                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes   1438347053                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded       1015329618                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued       872659313                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded          217                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined    423939418                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued      2317669                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved          211                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined    615353112                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    591802230                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     1.474579                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     2.124423                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0    330738966     55.89%     55.89% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     60223648     10.18%     66.06% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     51390718      8.68%     74.75% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     37747342      6.38%     81.13% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     36090781      6.10%     87.22% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     29753490      5.03%     92.25% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6     24846788      4.20%     96.45% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7     13883075      2.35%     98.80% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8      7127422      1.20%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    591802230                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 1.474467                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses          83135585                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                 708                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads     30729004                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores     18048632                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    181991366                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores     65247611                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     361577106                       # number of misc regfile reads
system.switch_cpus_1.numCycles              591847360                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles     221497998                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps    743940138                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents     45784979                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       83076298                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents     20215848                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents      4258614                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   2850289368                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts   1121077411                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands   1362181997                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles       146874717                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents     55827300                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles     11032272                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles    129320355                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps      618241859                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups      2389630                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups   1820087236                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles          580                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts            9                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts       142079066                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts            9                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads         1510160342                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes        2094428431                       # The number of ROB writes
system.switch_cpus_1.timesIdled                   373                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5769635                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          722                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     11340050                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            722                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests      5003399                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops        35439                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests      9920392                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops          35439                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             559828                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       456353                       # Transaction distribution
system.membus.trans_dist::CleanEvict           424101                       # Transaction distribution
system.membus.trans_dist::ReadExReq            320609                       # Transaction distribution
system.membus.trans_dist::ReadExResp           320609                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        559828                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port      2641328                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total      2641328                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2641328                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port     85554560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total     85554560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                85554560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            880437                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  880437    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              880437                       # Request fanout histogram
system.membus.reqLayer2.occupancy          3829420000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy         4770229500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.6                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1433518270000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1433518270000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1433518270000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 1433518270000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1433518270000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1433518270000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1433518270000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           4634366                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1916896                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          640                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4470799                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          199215                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         199215                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           936051                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          936051                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       4634367                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1921                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     17107761                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              17109682                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        81920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    429095616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              429177536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          817918                       # Total snoops (count)
system.tol2bus.snoopTraffic                  50051456                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          6587551                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000110                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.010490                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                6586826     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    725      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            6587551                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6805507000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        8454273000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            960000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1433518270000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.inst           57                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data       653364                       # number of demand (read+write) hits
system.l2.demand_hits::total                   653421                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.inst           57                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data       653364                       # number of overall hits
system.l2.overall_hits::total                  653421                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst          584                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data      4916413                       # number of demand (read+write) misses
system.l2.demand_misses::total                4916997                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst          584                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data      4916413                       # number of overall misses
system.l2.overall_misses::total               4916997                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst     58550000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data 206418792000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     206477342000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst     58550000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data 206418792000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    206477342000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst          641                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data      5569777                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5570418                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst          641                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data      5569777                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5570418                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.911076                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.882695                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.882698                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.911076                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.882695                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.882698                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 100256.849315                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 41985.649293                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 41992.570262                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 100256.849315                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 41985.649293                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 41992.570262                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              782050                       # number of writebacks
system.l2.writebacks::total                    782050                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst          584                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data      4916413                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4916997                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst          584                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data      4916413                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4916997                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst     52720000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data 157254662000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 157307382000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst     52720000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data 157254662000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 157307382000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.911076                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.882695                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.882698                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.911076                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.882695                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.882698                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 90273.972603                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 31985.649293                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 31992.572296                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 90273.972603                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 31985.649293                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 31992.572296                       # average overall mshr miss latency
system.l2.replacements                         782479                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1134842                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1134842                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1134842                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1134842                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          640                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              640                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          640                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          640                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      4134563                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       4134563                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data       112860                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total               112860                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus_1.data        86355                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              86355                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus_1.data       199215                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           199215                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus_1.data     0.433476                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.433476                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus_1.data        86355                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         86355                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data   1427125000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   1427125000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.433476                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.433476                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 16526.257889                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 16526.257889                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus_1.data       240085                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                240085                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data       695966                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              695966                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data  43516342000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   43516342000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data       936051                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            936051                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.743513                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.743513                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 62526.534342                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 62526.534342                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data       695966                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         695966                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  36556682000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  36556682000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.743513                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.743513                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 52526.534342                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 52526.534342                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst           57                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus_1.data       413279                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             413336                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst          584                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus_1.data      4220447                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          4221031                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst     58550000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.data 162902450000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 162961000000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst          641                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus_1.data      4633726                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        4634367                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.911076                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.910811                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.910811                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 100256.849315                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 38598.387801                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 38606.918547                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst          584                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.data      4220447                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      4221031                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst     52720000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data 120697980000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 120750700000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.911076                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.910811                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.910811                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 90273.972603                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 28598.387801                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 28606.920916                       # average ReadCleanReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1433518270000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4069.076749                       # Cycle average of tags in use
system.l2.tags.total_refs                     2207255                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1139573                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.936914                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    4069.076749                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.993427                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.993427                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4092                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          241                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1006                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1960                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          885                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.999023                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  91855882                       # Number of tag accesses
system.l2.tags.data_accesses                 91855882                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1433518270000                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus_1.inst            2                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus_1.data      4036557                       # number of demand (read+write) hits
system.l3.demand_hits::total                  4036559                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_1.inst            2                       # number of overall hits
system.l3.overall_hits::.switch_cpus_1.data      4036557                       # number of overall hits
system.l3.overall_hits::total                 4036559                       # number of overall hits
system.l3.demand_misses::.switch_cpus_1.inst          581                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data       879856                       # number of demand (read+write) misses
system.l3.demand_misses::total                 880437                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst          581                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data       879856                       # number of overall misses
system.l3.overall_misses::total                880437                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst     49171000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data  76935829500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total      76985000500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst     49171000                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data  76935829500                       # number of overall miss cycles
system.l3.overall_miss_latency::total     76985000500                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst          583                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data      4916413                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              4916996                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst          583                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data      4916413                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             4916996                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst     0.996569                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.178963                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.179060                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst     0.996569                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.178963                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.179060                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst 84631.669535                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 87441.387568                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 87439.533436                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst 84631.669535                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 87441.387568                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 87439.533436                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks              456353                       # number of writebacks
system.l3.writebacks::total                    456353                       # number of writebacks
system.l3.demand_mshr_misses::.switch_cpus_1.inst          581                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data       879856                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total            880437                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst          581                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data       879856                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total           880437                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst     43361000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data  68137269500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total  68180630500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst     43361000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data  68137269500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total  68180630500                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst     0.996569                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.178963                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.179060                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst     0.996569                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.178963                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.179060                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 74631.669535                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 77441.387568                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 77439.533436                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 74631.669535                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 77441.387568                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 77439.533436                       # average overall mshr miss latency
system.l3.replacements                         915439                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks       782049                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total           782049                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks       782049                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total       782049                       # number of WritebackDirty accesses(hits+misses)
system.l3.CleanEvict_mshr_misses::.writebacks          450                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total           450                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_hits::.switch_cpus_1.data        86355                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total                86355                       # number of UpgradeReq hits
system.l3.UpgradeReq_accesses::.switch_cpus_1.data        86355                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total            86355                       # number of UpgradeReq accesses(hits+misses)
system.l3.ReadExReq_hits::.switch_cpus_1.data       375357                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                375357                       # number of ReadExReq hits
system.l3.ReadExReq_misses::.switch_cpus_1.data       320609                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total              320609                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data  27685840500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   27685840500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus_1.data       695966                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total            695966                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data     0.460668                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.460668                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data 86353.909279                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 86353.909279                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data       320609                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total         320609                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  24479750500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total  24479750500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.460668                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.460668                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 76353.909279                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 76353.909279                       # average ReadExReq mshr miss latency
system.l3.ReadCleanReq_hits::.switch_cpus_1.inst            2                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::.switch_cpus_1.data      3661200                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::total            3661202                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_misses::.switch_cpus_1.inst          581                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::.switch_cpus_1.data       559247                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::total           559828                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.inst     49171000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.data  49249989000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::total  49299160000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_accesses::.switch_cpus_1.inst          583                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::.switch_cpus_1.data      4220447                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::total        4221030                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.996569                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.132509                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::total      0.132628                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 84631.669535                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 88064.824666                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::total 88061.261673                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.inst          581                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.data       559247                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::total       559828                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst     43361000                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data  43657519000                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::total  43700880000                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.996569                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.132509                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::total     0.132628                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 74631.669535                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 78064.824666                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::total 78061.261673                       # average ReadCleanReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 1433518270000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l3.tags.total_refs                    10421302                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                    948207                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                     10.990535                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks    1181.088957                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.data        79.747285                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data   966.931291                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst    23.763253                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data 30516.469215                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.036044                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.data        0.002434                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.029508                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.000725                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.931289                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0          148                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1          851                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2         3718                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3        21872                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4         6179                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                 159641711                       # Number of tag accesses
system.l3.tags.data_accesses                159641711                       # Number of data accesses
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1433518270000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp           4221030                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty      1238402                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict         4594078                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq           86355                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp          86355                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq           695966                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp          695966                       # Transaction distribution
system.tol3bus.trans_dist::ReadCleanReq       4221030                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side     14923743                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side    364738880                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                          915439                       # Total snoops (count)
system.tol3bus.snoopTraffic                  29206592                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          5918790                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.005988                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.077147                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                5883351     99.40%     99.40% # Request fanout histogram
system.tol3bus.snoop_fanout::1                  35439      0.60%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            5918790                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         5742245000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        7418671500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             2.5                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 1433518270000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst        37184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data     56310784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           56347968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst        37184                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         37184                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     29206592                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        29206592                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst          581                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data       879856                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              880437                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       456353                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             456353                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst       125654                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data    190288198                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             190413852                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst       125654                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           125654                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       98696366                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             98696366                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       98696366                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst       125654                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data    190288198                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            289110219                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    456353.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples       581.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples    879139.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.081717084500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        27061                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        27061                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2249118                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             430027                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      880437                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     456353                       # Number of write requests accepted
system.mem_ctrls.readBursts                    880437                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   456353                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    717                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             50648                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             51630                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             53763                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             56948                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             57058                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             55523                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             58074                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             55835                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             56604                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             55991                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            55412                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            56051                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            54115                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            53279                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            52774                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            56015                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             26593                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             27873                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             28566                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             28879                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             29153                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             28278                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             29366                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             28666                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             29718                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             29017                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            28992                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            29449                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            28411                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            27319                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            27327                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            28718                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.86                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  15397758000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 4398600000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             31892508000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     17503.02                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36253.02                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   431058                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  171908                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 49.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                37.67                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                880437                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               456353                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  793941                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   62736                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   17953                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    5078                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  10694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  11293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  24583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  26392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  27067                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  27217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  27278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  27371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  27365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  27416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  27426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  27471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  27462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  27476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  27828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  27487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  27385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  27091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       733066                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    116.639146                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    85.631910                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   156.667467                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       556853     75.96%     75.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       115554     15.76%     91.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        21929      2.99%     94.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        10348      1.41%     96.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         7161      0.98%     97.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         4599      0.63%     97.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3268      0.45%     98.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2725      0.37%     98.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        10629      1.45%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       733066                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        27061                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      32.496656                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    185.667703                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        27051     99.96%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            7      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-4095            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-15359            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-25599            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         27061                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        27061                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.862828                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.831141                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.044587                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            15628     57.75%     57.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              606      2.24%     59.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             9875     36.49%     96.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              831      3.07%     99.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              108      0.40%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               11      0.04%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         27061                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               56302080                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   45888                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                29204800                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                56347968                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             29206592                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       190.26                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        98.69                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    190.41                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     98.70                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.26                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.49                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.77                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  295948057500                       # Total gap between requests
system.mem_ctrls.avgGap                     221387.10                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst        37184                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data     56264896                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     29204800                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 125654.019876295453                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 190133131.463040471077                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 98690310.877883866429                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst          581                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data       879856                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       456353                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst     19456500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data  31873051500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 7414027822000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     33487.95                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     36225.30                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  16246256.35                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    45.13                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2596953660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1380290835                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          3143320740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1195124220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     23359393200.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      82716044190                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      43979076960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       158370203805                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        535.172460                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 113489354500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   9881300000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 172553025750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2637230400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1401694635                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3137880060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1186892280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     23359393200.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      84549116310                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      42435437280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       158707644165                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        536.312755                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 109457708750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   9881300000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 176584671500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1433518270000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1358099136                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     67511480                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst     83133756                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1508744372                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1358099136                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     67511480                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst     83133756                       # number of overall hits
system.cpu.icache.overall_hits::total      1508744372                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2054                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst         1186                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3240                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2054                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst         1186                       # number of overall misses
system.cpu.icache.overall_misses::total          3240                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst    100873998                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    100873998                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst    100873998                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    100873998                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1358101190                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     67511480                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst     83134942                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1508747612                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1358101190                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     67511480                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst     83134942                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1508747612                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000002                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.000014                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000002                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.000014                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 85053.961214                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 31133.950000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 85053.961214                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 31133.950000                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          886                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                11                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    80.545455                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2182                       # number of writebacks
system.cpu.icache.writebacks::total              2182                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst          545                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          545                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst          545                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          545                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst          641                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          641                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst          641                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          641                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst     60126000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     60126000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst     60126000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     60126000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 93800.312012                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 93800.312012                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 93800.312012                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 93800.312012                       # average overall mshr miss latency
system.cpu.icache.replacements                   2182                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1358099136                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     67511480                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst     83133756                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1508744372                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2054                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst         1186                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3240                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst    100873998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    100873998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1358101190                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     67511480                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst     83134942                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1508747612                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.000014                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 85053.961214                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 31133.950000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst          545                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          545                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst          641                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          641                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst     60126000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     60126000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 93800.312012                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 93800.312012                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1433518270000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.331154                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1508747066                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2694                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          560039.742390                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   487.295948                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst    24.035206                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.951750                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.046944                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998694                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           90                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           71                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          346                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        6034993142                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       6034993142                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1433518270000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1433518270000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1433518270000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1433518270000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1433518270000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1433518270000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1433518270000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    418699673                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     20885591                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    159661464                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        599246728                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    418699673                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     20885591                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    159661464                       # number of overall hits
system.cpu.dcache.overall_hits::total       599246728                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     15095661                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       594608                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data      8508473                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       24198742                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     15095661                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       594608                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data      8508473                       # number of overall misses
system.cpu.dcache.overall_misses::total      24198742                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  23071199000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 360826956284                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 383898155284                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  23071199000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 360826956284                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 383898155284                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    433795334                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     21480199                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    168169937                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    623445470                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    433795334                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     21480199                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    168169937                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    623445470                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.034799                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.027682                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.050594                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.038815                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.034799                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.027682                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.050594                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.038815                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 38800.687175                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 42407.956902                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 15864.384821                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 38800.687175                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 42407.956902                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 15864.384821                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     22913870                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          790                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           1129099                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              14                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    20.293942                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    56.428571                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      5763151                       # number of writebacks
system.cpu.dcache.writebacks::total           5763151                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data      2739498                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2739498                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data      2739498                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2739498                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       594608                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data      5768975                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      6363583                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       594608                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data      5768975                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      6363583                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  22476591000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data 225266000784                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 247742591784                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  22476591000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data 225266000784                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 247742591784                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.027682                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.034304                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.010207                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.027682                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.034304                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010207                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 37800.687175                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 39047.837923                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 38931.305176                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 37800.687175                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 39047.837923                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 38931.305176                       # average overall mshr miss latency
system.cpu.dcache.replacements               19764059                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    311145526                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     17716162                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data    126000368                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       454862056                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data     10610433                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       451504                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data      7373207                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      18435144                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  16576177000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data 308711533000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 325287710000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    321755959                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     18167666                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    133373575                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    473297200                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.032977                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.024852                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.055282                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.038950                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 36713.245065                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 41869.370140                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 17644.977983                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data      2739480                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2739480                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       451504                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data      4633727                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      5085231                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  16124673000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data 174285856000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 190410529000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.024852                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.034742                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010744                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 35713.245065                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 37612.456668                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 37443.830772                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    107554147                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      3169429                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     33661096                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      144384672                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      4485228                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       143104                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data      1135266                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      5763598                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   6495022000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data  52115423284                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  58610445284                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    112039375                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      3312533                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     34796362                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    150148270                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.040033                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.043201                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.032626                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.038386                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 45386.725738                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 45905.913930                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 10169.072389                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data           18                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           18                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       143104                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data      1135248                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1278352                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   6351918000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data  50980144784                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  57332062784                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.043201                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.032625                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008514                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 44386.725738                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 44906.614928                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 44848.416386                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1433518270000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.995899                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           620882386                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          19764571                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             31.413907                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   366.580339                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    39.726657                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data   105.688903                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.715977                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.077591                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.206424                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999992                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          151                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          361                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2513546451                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2513546451                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1433518270000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 1026110788500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 407407481500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
