Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : mitchell_multiplier
Version: T-2022.03-SP5
Date   : Wed Jun  5 15:18:43 2024
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:               7.00
  Critical Path Length:          0.45
  Critical Path Slack:          -0.45
  Critical Path Clk Period:      0.00
  Total Negative Slack:        -10.32
  No. of Violating Paths:       24.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:                270
  Buf/Inv Cell Count:              65
  Buf Cell Count:                  15
  Inv Cell Count:                  50
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       270
  Sequential Cell Count:            0
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      258.020001
  Noncombinational Area:     0.000000
  Buf/Inv Area:             38.836000
  Total Buffer Area:            12.24
  Total Inverter Area:          26.60
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:               258.020001
  Design Area:             258.020001


  Design Rules
  -----------------------------------
  Total Number of Nets:           288
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: kamino.ceid.upatras.gr

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.32
  Logic Optimization:                 12.45
  Mapping Optimization:                3.47
  -----------------------------------------
  Overall Compile Time:               18.37
  Overall Compile Wall Clock Time:    18.93

  --------------------------------------------------------------------

  Design  WNS: 0.45  TNS: 10.32  Number of Violating Paths: 24


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
