// Seed: 3552979501
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
endmodule
module module_1 (
    input wire id_0,
    output uwire id_1,
    output supply1 id_2,
    output supply1 id_3,
    input supply0 id_4,
    output supply0 id_5,
    input wor id_6,
    input wire id_7
);
  assign id_3 = 1'h0;
  wire id_9;
  wire id_10;
  logic [7:0] id_11;
  assign id_3 = 1;
  assign id_11[1] = id_10;
  module_0(
      id_9, id_9, id_10, id_9, id_9, id_9, id_10, id_9
  );
endmodule
