// Seed: 2699656547
module module_0 (
    output wire id_0,
    output wire id_1,
    input supply1 id_2,
    input tri id_3,
    output tri void id_4
);
  wire id_6;
  supply0 id_7 = -1;
endmodule
module module_1 (
    input uwire id_0,
    output wire id_1,
    output wor id_2,
    input uwire id_3,
    input wand id_4,
    id_7,
    input supply1 id_5
);
  id_8();
  assign id_2 = 1;
  always @(posedge id_5) id_1 = -1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_5,
      id_0,
      id_1
  );
  wire id_9;
endmodule
