<?xml version="1.0" encoding="utf-8"?><html xmlns:MadCap="http://www.madcapsoftware.com/Schemas/MadCap.xsd"><head><title>VISPGLOB</title></head>
<body>
<h1><a name="VISPGLOB">"VISPGLOB"</a>
        </h1>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vispGlob.htm#VISPRSET_SW">VISPGLOB_RSET_SW</a></p>
</td>
<td><p>32'h00000000</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[7:0]</p>
</td>
<td><p><a HREF="vispGlob.htm#VISPRSET_SW_CTRL">CTRL</a></p>
</td>
<td><p>0xFF</p>
</td>
<td><p>VISP Soft Reset control [7:0] :</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vispGlob.htm#VISPCLKG_CTRL">VISPGLOB_CLKG_CTRL</a></p>
</td>
<td><p>32'h00000004</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[7:0]</p>
</td>
<td><p><a HREF="vispGlob.htm#VISPCLKG_CTRL_CFG">CFG</a></p>
</td>
<td><p>0xFF</p>
</td>
<td><p>VISP Clock control [7:0] :</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vispGlob.htm#VISPDBUG_CTRL">VISPGLOB_DBUG_CTRL</a></p>
</td>
<td><p>32'h00000008</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[7:0]</p>
</td>
<td><p><a HREF="vispGlob.htm#VISPDBUG_CTRL_CFG">CFG</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>VISP debug control [7:0] : connected to pad_pin_mux</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vispGlob.htm#VISPINTR_ENB">VISPGLOB_GIC_INT0_ENB</a></p>
</td>
<td><p>32'h0000000C</p>
</td>
<td><p>VISP Interrupt0 registers</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[23:0]</p>
</td>
<td><p><a HREF="vispGlob.htm#VISPINTR_ENB_bus">bus</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>VISP_SS GIC Interrupt Enable. Bit wise mapping given below<p></p>
[0] ::vispLP:csirx1_irq<p></p>
CSI2-RX1 Interrupt<p></p>
[1] ::vispLP:isplite_mi_irq<p></p>
ISPPICO Memory interface interrupt<p></p>
[2] ::vispLP:isplite_irq<p></p>
ISPPICO Interrupt<p></p>
[3] ::vispLP:eof_pl_to_cpu_captch0<p></p>
1Shot/1inNthShot CSIRX1-IPI0 video capture Interrupt<p></p>
[4] ::vispLP:eof_pl_to_cpu_captch1<p></p>
1Shot/1inNthShot CSIRX1-IPI1 video capture Interrupt<p></p>
[5] ::vispLP:eof_pl_to_cpu_captch2<p></p>
1Shot/1inNthShot CSIRX1-IPI2 video capture Interrupt<p></p>
[6] ::vispLP:eof_pl_to_cpu_captch3<p></p>
1Shot/1inNthShot CSIRX1-IPI3 video capture Interrupt<p></p>
[7] ::vispLP:video_mute_intr<p></p>
CSI-RX1 Video HW Mute Assert/Deassert Indication Interrupt<p></p>
[8] ::vispLP:eof_pl_to_bcmq_captch0<p></p>
1Shot/1inNthShot CSIRX1-IPI0 video capture Interrupt<p></p>
[9] ::vispLP:eof_pl_to_bcmq_captch1<p></p>
1Shot/1inNthShot CSIRX1-IPI1 video capture Interrupt<p></p>
[10] ::vispLP:eof_pl_to_bcmq_captch2<p></p>
1Shot/1inNthShot CSIRX1-IPI2 video capture Interrupt<p></p>
[11] ::vispLP:eof_pl_to_bcmq_captch3<p></p>
1Shot/1inNthShot CSIRX1-IPI3 video capture Interrupt<p></p>
[12] ::vispHP:csirx2_irq_out<p></p>
CSI2-RX2 Interrupt<p></p>
[13] ::vispHP:ispfull_mi_irq<p></p>
ISP8000UL Memory interface interrupt<p></p>
[14]::vispHP:ispfull_fe_irq<p></p>
ISP8000UL Fast register configuration interrupt<p></p>
[15]::vispHP:ispfull_irq<p></p>
ISP8000UL interrupt<p></p>
[16]::vispHP:dwp_dwe_int<p></p>
DW100 Interrupt for the dewarp engine.<p></p>
[17]::vispHP:dwp_fe_int<p></p>
DW100 Interrupt for fast register configuration.<p></p>
[18]::vispHP:venc_irq_out<p></p>
Interrupt from Video Encoder<p></p>
[19]::vispHP:video_mute_intr<p></p>
CSI-RX2 Video HW Mute Assert/Deassert Indication Interrupt<p></p>
[20] ::vispHP:eof_pl_to_cpu_captch<p></p>
1Shot/1inNthShot CSIRX2-IPI0 video capture Interrupt<p></p>
[21] ::vispHP:eof_pl_to_bcmq_captch<p></p>
1Shot/1inNthShot CSIRX2-IPI0 video capture Interrupt<p></p>
[22]:: vispHP:ispFull_StreamOut_endof_frame interrupt<p></p>
[23]:: vispLP:ispLite_StreamOut_endof_frame interrupt</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(R-)</p>
</td>
<td><p><a HREF="vispGlob.htm#VISPINTR_STS">VISPGLOB_GIC_INT0_STS</a></p>
</td>
<td><p>32'h00000010</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[23:0]</p>
</td>
<td><p><a HREF="vispGlob.htm#VISPINTR_STS_bus">bus</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p>VISP_SS GIC Interrupt Status. Bit wise mapping given below<p></p>
[0] ::vispLP:csirx1_irq<p></p>
CSI2-RX1 Interrupt<p></p>
[1] ::vispLP:isplite_mi_irq<p></p>
ISPPICO Memory interface interrupt<p></p>
[2] ::vispLP:isplite_irq<p></p>
ISPPICO Interrupt<p></p>
[3] ::vispLP:eof_pl_to_cpu_captch0<p></p>
1Shot/1inNthShot CSIRX1-IPI0 video capture Interrupt<p></p>
[4] ::vispLP:eof_pl_to_cpu_captch1<p></p>
1Shot/1inNthShot CSIRX1-IPI1 video capture Interrupt<p></p>
[5] ::vispLP:eof_pl_to_cpu_captch2<p></p>
1Shot/1inNthShot CSIRX1-IPI2 video capture Interrupt<p></p>
[6] ::vispLP:eof_pl_to_cpu_captch3<p></p>
1Shot/1inNthShot CSIRX1-IPI3 video capture Interrupt<p></p>
[7] ::vispLP:video_mute_intr<p></p>
CSI-RX1 Video HW Mute Assert/Deassert Indication Interrupt<p></p>
[8] ::vispLP:eof_pl_to_bcmq_captch0<p></p>
1Shot/1inNthShot CSIRX1-IPI0 video capture Interrupt<p></p>
[9] ::vispLP:eof_pl_to_bcmq_captch1<p></p>
1Shot/1inNthShot CSIRX1-IPI1 video capture Interrupt<p></p>
[10] ::vispLP:eof_pl_to_bcmq_captch2<p></p>
1Shot/1inNthShot CSIRX1-IPI2 video capture Interrupt<p></p>
[11] ::vispLP:eof_pl_to_bcmq_captch3<p></p>
1Shot/1inNthShot CSIRX1-IPI3 video capture Interrupt<p></p>
[12] ::vispHP:csirx2_irq_out<p></p>
CSI2-RX2 Interrupt<p></p>
[13] ::vispHP:ispfull_mi_irq<p></p>
ISP8000UL Memory interface interrupt<p></p>
[14]::vispHP:ispfull_fe_irq<p></p>
ISP8000UL Fast register configuration interrupt<p></p>
[15]::vispHP:ispfull_irq<p></p>
ISP8000UL interrupt<p></p>
[16]::vispHP:dwp_dwe_int<p></p>
DW100 Interrupt for the dewarp engine.<p></p>
[17]::vispHP:dwp_fe_int<p></p>
DW100 Interrupt for fast register configuration.<p></p>
[18]::vispHP:venc_irq_out<p></p>
Interrupt from Video Encoder<p></p>
[19]::vispHP:video_mute_intr<p></p>
CSI-RX2 Video HW Mute Assert/Deassert Indication Interrupt<p></p>
[20] ::vispHP:eof_pl_to_cpu_captch<p></p>
1Shot/1inNthShot CSIRX2-IPI0 video capture Interrupt<p></p>
[21] ::vispHP:eof_pl_to_bcmq_captch<p></p>
1Shot/1inNthShot CSIRX2-IPI0 video capture Interrupt<p></p>
[22]:: vispHP:ispFull_StreamOut_endof_frame interrupt<p></p>
[23]:: vispLP:ispLite_StreamOut_endof_frame interrupt</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vispGlob.htm#VISPINTR_ENB">VISPGLOB_GIC_INT1_ENB</a></p>
</td>
<td><p>32'h00000014</p>
</td>
<td><p>VISP Interrupt1 registers</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[23:0]</p>
</td>
<td><p><a HREF="vispGlob.htm#VISPINTR_ENB_bus">bus</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>VISP_SS GIC Interrupt Enable. Bit wise mapping given below<p></p>
[0] ::vispLP:csirx1_irq<p></p>
CSI2-RX1 Interrupt<p></p>
[1] ::vispLP:isplite_mi_irq<p></p>
ISPPICO Memory interface interrupt<p></p>
[2] ::vispLP:isplite_irq<p></p>
ISPPICO Interrupt<p></p>
[3] ::vispLP:eof_pl_to_cpu_captch0<p></p>
1Shot/1inNthShot CSIRX1-IPI0 video capture Interrupt<p></p>
[4] ::vispLP:eof_pl_to_cpu_captch1<p></p>
1Shot/1inNthShot CSIRX1-IPI1 video capture Interrupt<p></p>
[5] ::vispLP:eof_pl_to_cpu_captch2<p></p>
1Shot/1inNthShot CSIRX1-IPI2 video capture Interrupt<p></p>
[6] ::vispLP:eof_pl_to_cpu_captch3<p></p>
1Shot/1inNthShot CSIRX1-IPI3 video capture Interrupt<p></p>
[7] ::vispLP:video_mute_intr<p></p>
CSI-RX1 Video HW Mute Assert/Deassert Indication Interrupt<p></p>
[8] ::vispLP:eof_pl_to_bcmq_captch0<p></p>
1Shot/1inNthShot CSIRX1-IPI0 video capture Interrupt<p></p>
[9] ::vispLP:eof_pl_to_bcmq_captch1<p></p>
1Shot/1inNthShot CSIRX1-IPI1 video capture Interrupt<p></p>
[10] ::vispLP:eof_pl_to_bcmq_captch2<p></p>
1Shot/1inNthShot CSIRX1-IPI2 video capture Interrupt<p></p>
[11] ::vispLP:eof_pl_to_bcmq_captch3<p></p>
1Shot/1inNthShot CSIRX1-IPI3 video capture Interrupt<p></p>
[12] ::vispHP:csirx2_irq_out<p></p>
CSI2-RX2 Interrupt<p></p>
[13] ::vispHP:ispfull_mi_irq<p></p>
ISP8000UL Memory interface interrupt<p></p>
[14]::vispHP:ispfull_fe_irq<p></p>
ISP8000UL Fast register configuration interrupt<p></p>
[15]::vispHP:ispfull_irq<p></p>
ISP8000UL interrupt<p></p>
[16]::vispHP:dwp_dwe_int<p></p>
DW100 Interrupt for the dewarp engine.<p></p>
[17]::vispHP:dwp_fe_int<p></p>
DW100 Interrupt for fast register configuration.<p></p>
[18]::vispHP:venc_irq_out<p></p>
Interrupt from Video Encoder<p></p>
[19]::vispHP:video_mute_intr<p></p>
CSI-RX2 Video HW Mute Assert/Deassert Indication Interrupt<p></p>
[20] ::vispHP:eof_pl_to_cpu_captch<p></p>
1Shot/1inNthShot CSIRX2-IPI0 video capture Interrupt<p></p>
[21] ::vispHP:eof_pl_to_bcmq_captch<p></p>
1Shot/1inNthShot CSIRX2-IPI0 video capture Interrupt<p></p>
[22]:: vispHP:ispFull_StreamOut_endof_frame interrupt<p></p>
[23]:: vispLP:ispLite_StreamOut_endof_frame interrupt</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(R-)</p>
</td>
<td><p><a HREF="vispGlob.htm#VISPINTR_STS">VISPGLOB_GIC_INT1_STS</a></p>
</td>
<td><p>32'h00000018</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[23:0]</p>
</td>
<td><p><a HREF="vispGlob.htm#VISPINTR_STS_bus">bus</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p>VISP_SS GIC Interrupt Status. Bit wise mapping given below<p></p>
[0] ::vispLP:csirx1_irq<p></p>
CSI2-RX1 Interrupt<p></p>
[1] ::vispLP:isplite_mi_irq<p></p>
ISPPICO Memory interface interrupt<p></p>
[2] ::vispLP:isplite_irq<p></p>
ISPPICO Interrupt<p></p>
[3] ::vispLP:eof_pl_to_cpu_captch0<p></p>
1Shot/1inNthShot CSIRX1-IPI0 video capture Interrupt<p></p>
[4] ::vispLP:eof_pl_to_cpu_captch1<p></p>
1Shot/1inNthShot CSIRX1-IPI1 video capture Interrupt<p></p>
[5] ::vispLP:eof_pl_to_cpu_captch2<p></p>
1Shot/1inNthShot CSIRX1-IPI2 video capture Interrupt<p></p>
[6] ::vispLP:eof_pl_to_cpu_captch3<p></p>
1Shot/1inNthShot CSIRX1-IPI3 video capture Interrupt<p></p>
[7] ::vispLP:video_mute_intr<p></p>
CSI-RX1 Video HW Mute Assert/Deassert Indication Interrupt<p></p>
[8] ::vispLP:eof_pl_to_bcmq_captch0<p></p>
1Shot/1inNthShot CSIRX1-IPI0 video capture Interrupt<p></p>
[9] ::vispLP:eof_pl_to_bcmq_captch1<p></p>
1Shot/1inNthShot CSIRX1-IPI1 video capture Interrupt<p></p>
[10] ::vispLP:eof_pl_to_bcmq_captch2<p></p>
1Shot/1inNthShot CSIRX1-IPI2 video capture Interrupt<p></p>
[11] ::vispLP:eof_pl_to_bcmq_captch3<p></p>
1Shot/1inNthShot CSIRX1-IPI3 video capture Interrupt<p></p>
[12] ::vispHP:csirx2_irq_out<p></p>
CSI2-RX2 Interrupt<p></p>
[13] ::vispHP:ispfull_mi_irq<p></p>
ISP8000UL Memory interface interrupt<p></p>
[14]::vispHP:ispfull_fe_irq<p></p>
ISP8000UL Fast register configuration interrupt<p></p>
[15]::vispHP:ispfull_irq<p></p>
ISP8000UL interrupt<p></p>
[16]::vispHP:dwp_dwe_int<p></p>
DW100 Interrupt for the dewarp engine.<p></p>
[17]::vispHP:dwp_fe_int<p></p>
DW100 Interrupt for fast register configuration.<p></p>
[18]::vispHP:venc_irq_out<p></p>
Interrupt from Video Encoder<p></p>
[19]::vispHP:video_mute_intr<p></p>
CSI-RX2 Video HW Mute Assert/Deassert Indication Interrupt<p></p>
[20] ::vispHP:eof_pl_to_cpu_captch<p></p>
1Shot/1inNthShot CSIRX2-IPI0 video capture Interrupt<p></p>
[21] ::vispHP:eof_pl_to_bcmq_captch<p></p>
1Shot/1inNthShot CSIRX2-IPI0 video capture Interrupt<p></p>
[22]:: vispHP:ispFull_StreamOut_endof_frame interrupt<p></p>
[23]:: vispLP:ispLite_StreamOut_endof_frame interrupt</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vispGlob.htm#VISPINTR_ENB">VISPGLOB_GIC_INT2_ENB</a></p>
</td>
<td><p>32'h0000001C</p>
</td>
<td><p>VISP Interrupt2 registers</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[23:0]</p>
</td>
<td><p><a HREF="vispGlob.htm#VISPINTR_ENB_bus">bus</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>VISP_SS GIC Interrupt Enable. Bit wise mapping given below<p></p>
[0] ::vispLP:csirx1_irq<p></p>
CSI2-RX1 Interrupt<p></p>
[1] ::vispLP:isplite_mi_irq<p></p>
ISPPICO Memory interface interrupt<p></p>
[2] ::vispLP:isplite_irq<p></p>
ISPPICO Interrupt<p></p>
[3] ::vispLP:eof_pl_to_cpu_captch0<p></p>
1Shot/1inNthShot CSIRX1-IPI0 video capture Interrupt<p></p>
[4] ::vispLP:eof_pl_to_cpu_captch1<p></p>
1Shot/1inNthShot CSIRX1-IPI1 video capture Interrupt<p></p>
[5] ::vispLP:eof_pl_to_cpu_captch2<p></p>
1Shot/1inNthShot CSIRX1-IPI2 video capture Interrupt<p></p>
[6] ::vispLP:eof_pl_to_cpu_captch3<p></p>
1Shot/1inNthShot CSIRX1-IPI3 video capture Interrupt<p></p>
[7] ::vispLP:video_mute_intr<p></p>
CSI-RX1 Video HW Mute Assert/Deassert Indication Interrupt<p></p>
[8] ::vispLP:eof_pl_to_bcmq_captch0<p></p>
1Shot/1inNthShot CSIRX1-IPI0 video capture Interrupt<p></p>
[9] ::vispLP:eof_pl_to_bcmq_captch1<p></p>
1Shot/1inNthShot CSIRX1-IPI1 video capture Interrupt<p></p>
[10] ::vispLP:eof_pl_to_bcmq_captch2<p></p>
1Shot/1inNthShot CSIRX1-IPI2 video capture Interrupt<p></p>
[11] ::vispLP:eof_pl_to_bcmq_captch3<p></p>
1Shot/1inNthShot CSIRX1-IPI3 video capture Interrupt<p></p>
[12] ::vispHP:csirx2_irq_out<p></p>
CSI2-RX2 Interrupt<p></p>
[13] ::vispHP:ispfull_mi_irq<p></p>
ISP8000UL Memory interface interrupt<p></p>
[14]::vispHP:ispfull_fe_irq<p></p>
ISP8000UL Fast register configuration interrupt<p></p>
[15]::vispHP:ispfull_irq<p></p>
ISP8000UL interrupt<p></p>
[16]::vispHP:dwp_dwe_int<p></p>
DW100 Interrupt for the dewarp engine.<p></p>
[17]::vispHP:dwp_fe_int<p></p>
DW100 Interrupt for fast register configuration.<p></p>
[18]::vispHP:venc_irq_out<p></p>
Interrupt from Video Encoder<p></p>
[19]::vispHP:video_mute_intr<p></p>
CSI-RX2 Video HW Mute Assert/Deassert Indication Interrupt<p></p>
[20] ::vispHP:eof_pl_to_cpu_captch<p></p>
1Shot/1inNthShot CSIRX2-IPI0 video capture Interrupt<p></p>
[21] ::vispHP:eof_pl_to_bcmq_captch<p></p>
1Shot/1inNthShot CSIRX2-IPI0 video capture Interrupt<p></p>
[22]:: vispHP:ispFull_StreamOut_endof_frame interrupt<p></p>
[23]:: vispLP:ispLite_StreamOut_endof_frame interrupt</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(R-)</p>
</td>
<td><p><a HREF="vispGlob.htm#VISPINTR_STS">VISPGLOB_GIC_INT2_STS</a></p>
</td>
<td><p>32'h00000020</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[23:0]</p>
</td>
<td><p><a HREF="vispGlob.htm#VISPINTR_STS_bus">bus</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p>VISP_SS GIC Interrupt Status. Bit wise mapping given below<p></p>
[0] ::vispLP:csirx1_irq<p></p>
CSI2-RX1 Interrupt<p></p>
[1] ::vispLP:isplite_mi_irq<p></p>
ISPPICO Memory interface interrupt<p></p>
[2] ::vispLP:isplite_irq<p></p>
ISPPICO Interrupt<p></p>
[3] ::vispLP:eof_pl_to_cpu_captch0<p></p>
1Shot/1inNthShot CSIRX1-IPI0 video capture Interrupt<p></p>
[4] ::vispLP:eof_pl_to_cpu_captch1<p></p>
1Shot/1inNthShot CSIRX1-IPI1 video capture Interrupt<p></p>
[5] ::vispLP:eof_pl_to_cpu_captch2<p></p>
1Shot/1inNthShot CSIRX1-IPI2 video capture Interrupt<p></p>
[6] ::vispLP:eof_pl_to_cpu_captch3<p></p>
1Shot/1inNthShot CSIRX1-IPI3 video capture Interrupt<p></p>
[7] ::vispLP:video_mute_intr<p></p>
CSI-RX1 Video HW Mute Assert/Deassert Indication Interrupt<p></p>
[8] ::vispLP:eof_pl_to_bcmq_captch0<p></p>
1Shot/1inNthShot CSIRX1-IPI0 video capture Interrupt<p></p>
[9] ::vispLP:eof_pl_to_bcmq_captch1<p></p>
1Shot/1inNthShot CSIRX1-IPI1 video capture Interrupt<p></p>
[10] ::vispLP:eof_pl_to_bcmq_captch2<p></p>
1Shot/1inNthShot CSIRX1-IPI2 video capture Interrupt<p></p>
[11] ::vispLP:eof_pl_to_bcmq_captch3<p></p>
1Shot/1inNthShot CSIRX1-IPI3 video capture Interrupt<p></p>
[12] ::vispHP:csirx2_irq_out<p></p>
CSI2-RX2 Interrupt<p></p>
[13] ::vispHP:ispfull_mi_irq<p></p>
ISP8000UL Memory interface interrupt<p></p>
[14]::vispHP:ispfull_fe_irq<p></p>
ISP8000UL Fast register configuration interrupt<p></p>
[15]::vispHP:ispfull_irq<p></p>
ISP8000UL interrupt<p></p>
[16]::vispHP:dwp_dwe_int<p></p>
DW100 Interrupt for the dewarp engine.<p></p>
[17]::vispHP:dwp_fe_int<p></p>
DW100 Interrupt for fast register configuration.<p></p>
[18]::vispHP:venc_irq_out<p></p>
Interrupt from Video Encoder<p></p>
[19]::vispHP:video_mute_intr<p></p>
CSI-RX2 Video HW Mute Assert/Deassert Indication Interrupt<p></p>
[20] ::vispHP:eof_pl_to_cpu_captch<p></p>
1Shot/1inNthShot CSIRX2-IPI0 video capture Interrupt<p></p>
[21] ::vispHP:eof_pl_to_bcmq_captch<p></p>
1Shot/1inNthShot CSIRX2-IPI0 video capture Interrupt<p></p>
[22]:: vispHP:ispFull_StreamOut_endof_frame interrupt<p></p>
[23]:: vispLP:ispLite_StreamOut_endof_frame interrupt</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vispGlob.htm#VISPINTR_ENB">VISPGLOB_GIC_INT3_ENB</a></p>
</td>
<td><p>32'h00000024</p>
</td>
<td><p>VISP Interrupt3 registers</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[23:0]</p>
</td>
<td><p><a HREF="vispGlob.htm#VISPINTR_ENB_bus">bus</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>VISP_SS GIC Interrupt Enable. Bit wise mapping given below<p></p>
[0] ::vispLP:csirx1_irq<p></p>
CSI2-RX1 Interrupt<p></p>
[1] ::vispLP:isplite_mi_irq<p></p>
ISPPICO Memory interface interrupt<p></p>
[2] ::vispLP:isplite_irq<p></p>
ISPPICO Interrupt<p></p>
[3] ::vispLP:eof_pl_to_cpu_captch0<p></p>
1Shot/1inNthShot CSIRX1-IPI0 video capture Interrupt<p></p>
[4] ::vispLP:eof_pl_to_cpu_captch1<p></p>
1Shot/1inNthShot CSIRX1-IPI1 video capture Interrupt<p></p>
[5] ::vispLP:eof_pl_to_cpu_captch2<p></p>
1Shot/1inNthShot CSIRX1-IPI2 video capture Interrupt<p></p>
[6] ::vispLP:eof_pl_to_cpu_captch3<p></p>
1Shot/1inNthShot CSIRX1-IPI3 video capture Interrupt<p></p>
[7] ::vispLP:video_mute_intr<p></p>
CSI-RX1 Video HW Mute Assert/Deassert Indication Interrupt<p></p>
[8] ::vispLP:eof_pl_to_bcmq_captch0<p></p>
1Shot/1inNthShot CSIRX1-IPI0 video capture Interrupt<p></p>
[9] ::vispLP:eof_pl_to_bcmq_captch1<p></p>
1Shot/1inNthShot CSIRX1-IPI1 video capture Interrupt<p></p>
[10] ::vispLP:eof_pl_to_bcmq_captch2<p></p>
1Shot/1inNthShot CSIRX1-IPI2 video capture Interrupt<p></p>
[11] ::vispLP:eof_pl_to_bcmq_captch3<p></p>
1Shot/1inNthShot CSIRX1-IPI3 video capture Interrupt<p></p>
[12] ::vispHP:csirx2_irq_out<p></p>
CSI2-RX2 Interrupt<p></p>
[13] ::vispHP:ispfull_mi_irq<p></p>
ISP8000UL Memory interface interrupt<p></p>
[14]::vispHP:ispfull_fe_irq<p></p>
ISP8000UL Fast register configuration interrupt<p></p>
[15]::vispHP:ispfull_irq<p></p>
ISP8000UL interrupt<p></p>
[16]::vispHP:dwp_dwe_int<p></p>
DW100 Interrupt for the dewarp engine.<p></p>
[17]::vispHP:dwp_fe_int<p></p>
DW100 Interrupt for fast register configuration.<p></p>
[18]::vispHP:venc_irq_out<p></p>
Interrupt from Video Encoder<p></p>
[19]::vispHP:video_mute_intr<p></p>
CSI-RX2 Video HW Mute Assert/Deassert Indication Interrupt<p></p>
[20] ::vispHP:eof_pl_to_cpu_captch<p></p>
1Shot/1inNthShot CSIRX2-IPI0 video capture Interrupt<p></p>
[21] ::vispHP:eof_pl_to_bcmq_captch<p></p>
1Shot/1inNthShot CSIRX2-IPI0 video capture Interrupt<p></p>
[22]:: vispHP:ispFull_StreamOut_endof_frame interrupt<p></p>
[23]:: vispLP:ispLite_StreamOut_endof_frame interrupt</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(R-)</p>
</td>
<td><p><a HREF="vispGlob.htm#VISPINTR_STS">VISPGLOB_GIC_INT3_STS</a></p>
</td>
<td><p>32'h00000028</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[23:0]</p>
</td>
<td><p><a HREF="vispGlob.htm#VISPINTR_STS_bus">bus</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p>VISP_SS GIC Interrupt Status. Bit wise mapping given below<p></p>
[0] ::vispLP:csirx1_irq<p></p>
CSI2-RX1 Interrupt<p></p>
[1] ::vispLP:isplite_mi_irq<p></p>
ISPPICO Memory interface interrupt<p></p>
[2] ::vispLP:isplite_irq<p></p>
ISPPICO Interrupt<p></p>
[3] ::vispLP:eof_pl_to_cpu_captch0<p></p>
1Shot/1inNthShot CSIRX1-IPI0 video capture Interrupt<p></p>
[4] ::vispLP:eof_pl_to_cpu_captch1<p></p>
1Shot/1inNthShot CSIRX1-IPI1 video capture Interrupt<p></p>
[5] ::vispLP:eof_pl_to_cpu_captch2<p></p>
1Shot/1inNthShot CSIRX1-IPI2 video capture Interrupt<p></p>
[6] ::vispLP:eof_pl_to_cpu_captch3<p></p>
1Shot/1inNthShot CSIRX1-IPI3 video capture Interrupt<p></p>
[7] ::vispLP:video_mute_intr<p></p>
CSI-RX1 Video HW Mute Assert/Deassert Indication Interrupt<p></p>
[8] ::vispLP:eof_pl_to_bcmq_captch0<p></p>
1Shot/1inNthShot CSIRX1-IPI0 video capture Interrupt<p></p>
[9] ::vispLP:eof_pl_to_bcmq_captch1<p></p>
1Shot/1inNthShot CSIRX1-IPI1 video capture Interrupt<p></p>
[10] ::vispLP:eof_pl_to_bcmq_captch2<p></p>
1Shot/1inNthShot CSIRX1-IPI2 video capture Interrupt<p></p>
[11] ::vispLP:eof_pl_to_bcmq_captch3<p></p>
1Shot/1inNthShot CSIRX1-IPI3 video capture Interrupt<p></p>
[12] ::vispHP:csirx2_irq_out<p></p>
CSI2-RX2 Interrupt<p></p>
[13] ::vispHP:ispfull_mi_irq<p></p>
ISP8000UL Memory interface interrupt<p></p>
[14]::vispHP:ispfull_fe_irq<p></p>
ISP8000UL Fast register configuration interrupt<p></p>
[15]::vispHP:ispfull_irq<p></p>
ISP8000UL interrupt<p></p>
[16]::vispHP:dwp_dwe_int<p></p>
DW100 Interrupt for the dewarp engine.<p></p>
[17]::vispHP:dwp_fe_int<p></p>
DW100 Interrupt for fast register configuration.<p></p>
[18]::vispHP:venc_irq_out<p></p>
Interrupt from Video Encoder<p></p>
[19]::vispHP:video_mute_intr<p></p>
CSI-RX2 Video HW Mute Assert/Deassert Indication Interrupt<p></p>
[20] ::vispHP:eof_pl_to_cpu_captch<p></p>
1Shot/1inNthShot CSIRX2-IPI0 video capture Interrupt<p></p>
[21] ::vispHP:eof_pl_to_bcmq_captch<p></p>
1Shot/1inNthShot CSIRX2-IPI0 video capture Interrupt<p></p>
[22]:: vispHP:ispFull_StreamOut_endof_frame interrupt<p></p>
[23]:: vispLP:ispLite_StreamOut_endof_frame interrupt</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vispGlob.htm#VISPINTR_ENB">VISPGLOB_GIC_INT4_ENB</a></p>
</td>
<td><p>32'h0000002C</p>
</td>
<td><p>VISP Interrupt4 registers</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[23:0]</p>
</td>
<td><p><a HREF="vispGlob.htm#VISPINTR_ENB_bus">bus</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>VISP_SS GIC Interrupt Enable. Bit wise mapping given below<p></p>
[0] ::vispLP:csirx1_irq<p></p>
CSI2-RX1 Interrupt<p></p>
[1] ::vispLP:isplite_mi_irq<p></p>
ISPPICO Memory interface interrupt<p></p>
[2] ::vispLP:isplite_irq<p></p>
ISPPICO Interrupt<p></p>
[3] ::vispLP:eof_pl_to_cpu_captch0<p></p>
1Shot/1inNthShot CSIRX1-IPI0 video capture Interrupt<p></p>
[4] ::vispLP:eof_pl_to_cpu_captch1<p></p>
1Shot/1inNthShot CSIRX1-IPI1 video capture Interrupt<p></p>
[5] ::vispLP:eof_pl_to_cpu_captch2<p></p>
1Shot/1inNthShot CSIRX1-IPI2 video capture Interrupt<p></p>
[6] ::vispLP:eof_pl_to_cpu_captch3<p></p>
1Shot/1inNthShot CSIRX1-IPI3 video capture Interrupt<p></p>
[7] ::vispLP:video_mute_intr<p></p>
CSI-RX1 Video HW Mute Assert/Deassert Indication Interrupt<p></p>
[8] ::vispLP:eof_pl_to_bcmq_captch0<p></p>
1Shot/1inNthShot CSIRX1-IPI0 video capture Interrupt<p></p>
[9] ::vispLP:eof_pl_to_bcmq_captch1<p></p>
1Shot/1inNthShot CSIRX1-IPI1 video capture Interrupt<p></p>
[10] ::vispLP:eof_pl_to_bcmq_captch2<p></p>
1Shot/1inNthShot CSIRX1-IPI2 video capture Interrupt<p></p>
[11] ::vispLP:eof_pl_to_bcmq_captch3<p></p>
1Shot/1inNthShot CSIRX1-IPI3 video capture Interrupt<p></p>
[12] ::vispHP:csirx2_irq_out<p></p>
CSI2-RX2 Interrupt<p></p>
[13] ::vispHP:ispfull_mi_irq<p></p>
ISP8000UL Memory interface interrupt<p></p>
[14]::vispHP:ispfull_fe_irq<p></p>
ISP8000UL Fast register configuration interrupt<p></p>
[15]::vispHP:ispfull_irq<p></p>
ISP8000UL interrupt<p></p>
[16]::vispHP:dwp_dwe_int<p></p>
DW100 Interrupt for the dewarp engine.<p></p>
[17]::vispHP:dwp_fe_int<p></p>
DW100 Interrupt for fast register configuration.<p></p>
[18]::vispHP:venc_irq_out<p></p>
Interrupt from Video Encoder<p></p>
[19]::vispHP:video_mute_intr<p></p>
CSI-RX2 Video HW Mute Assert/Deassert Indication Interrupt<p></p>
[20] ::vispHP:eof_pl_to_cpu_captch<p></p>
1Shot/1inNthShot CSIRX2-IPI0 video capture Interrupt<p></p>
[21] ::vispHP:eof_pl_to_bcmq_captch<p></p>
1Shot/1inNthShot CSIRX2-IPI0 video capture Interrupt<p></p>
[22]:: vispHP:ispFull_StreamOut_endof_frame interrupt<p></p>
[23]:: vispLP:ispLite_StreamOut_endof_frame interrupt</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(R-)</p>
</td>
<td><p><a HREF="vispGlob.htm#VISPINTR_STS">VISPGLOB_GIC_INT4_STS</a></p>
</td>
<td><p>32'h00000030</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[23:0]</p>
</td>
<td><p><a HREF="vispGlob.htm#VISPINTR_STS_bus">bus</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p>VISP_SS GIC Interrupt Status. Bit wise mapping given below<p></p>
[0] ::vispLP:csirx1_irq<p></p>
CSI2-RX1 Interrupt<p></p>
[1] ::vispLP:isplite_mi_irq<p></p>
ISPPICO Memory interface interrupt<p></p>
[2] ::vispLP:isplite_irq<p></p>
ISPPICO Interrupt<p></p>
[3] ::vispLP:eof_pl_to_cpu_captch0<p></p>
1Shot/1inNthShot CSIRX1-IPI0 video capture Interrupt<p></p>
[4] ::vispLP:eof_pl_to_cpu_captch1<p></p>
1Shot/1inNthShot CSIRX1-IPI1 video capture Interrupt<p></p>
[5] ::vispLP:eof_pl_to_cpu_captch2<p></p>
1Shot/1inNthShot CSIRX1-IPI2 video capture Interrupt<p></p>
[6] ::vispLP:eof_pl_to_cpu_captch3<p></p>
1Shot/1inNthShot CSIRX1-IPI3 video capture Interrupt<p></p>
[7] ::vispLP:video_mute_intr<p></p>
CSI-RX1 Video HW Mute Assert/Deassert Indication Interrupt<p></p>
[8] ::vispLP:eof_pl_to_bcmq_captch0<p></p>
1Shot/1inNthShot CSIRX1-IPI0 video capture Interrupt<p></p>
[9] ::vispLP:eof_pl_to_bcmq_captch1<p></p>
1Shot/1inNthShot CSIRX1-IPI1 video capture Interrupt<p></p>
[10] ::vispLP:eof_pl_to_bcmq_captch2<p></p>
1Shot/1inNthShot CSIRX1-IPI2 video capture Interrupt<p></p>
[11] ::vispLP:eof_pl_to_bcmq_captch3<p></p>
1Shot/1inNthShot CSIRX1-IPI3 video capture Interrupt<p></p>
[12] ::vispHP:csirx2_irq_out<p></p>
CSI2-RX2 Interrupt<p></p>
[13] ::vispHP:ispfull_mi_irq<p></p>
ISP8000UL Memory interface interrupt<p></p>
[14]::vispHP:ispfull_fe_irq<p></p>
ISP8000UL Fast register configuration interrupt<p></p>
[15]::vispHP:ispfull_irq<p></p>
ISP8000UL interrupt<p></p>
[16]::vispHP:dwp_dwe_int<p></p>
DW100 Interrupt for the dewarp engine.<p></p>
[17]::vispHP:dwp_fe_int<p></p>
DW100 Interrupt for fast register configuration.<p></p>
[18]::vispHP:venc_irq_out<p></p>
Interrupt from Video Encoder<p></p>
[19]::vispHP:video_mute_intr<p></p>
CSI-RX2 Video HW Mute Assert/Deassert Indication Interrupt<p></p>
[20] ::vispHP:eof_pl_to_cpu_captch<p></p>
1Shot/1inNthShot CSIRX2-IPI0 video capture Interrupt<p></p>
[21] ::vispHP:eof_pl_to_bcmq_captch<p></p>
1Shot/1inNthShot CSIRX2-IPI0 video capture Interrupt<p></p>
[22]:: vispHP:ispFull_StreamOut_endof_frame interrupt<p></p>
[23]:: vispLP:ispLite_StreamOut_endof_frame interrupt</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vispGlob.htm#VISPINTR_ENB">VISPGLOB_GIC_INT5_ENB</a></p>
</td>
<td><p>32'h00000034</p>
</td>
<td><p>VISP Interrupt5 registers</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[23:0]</p>
</td>
<td><p><a HREF="vispGlob.htm#VISPINTR_ENB_bus">bus</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>VISP_SS GIC Interrupt Enable. Bit wise mapping given below<p></p>
[0] ::vispLP:csirx1_irq<p></p>
CSI2-RX1 Interrupt<p></p>
[1] ::vispLP:isplite_mi_irq<p></p>
ISPPICO Memory interface interrupt<p></p>
[2] ::vispLP:isplite_irq<p></p>
ISPPICO Interrupt<p></p>
[3] ::vispLP:eof_pl_to_cpu_captch0<p></p>
1Shot/1inNthShot CSIRX1-IPI0 video capture Interrupt<p></p>
[4] ::vispLP:eof_pl_to_cpu_captch1<p></p>
1Shot/1inNthShot CSIRX1-IPI1 video capture Interrupt<p></p>
[5] ::vispLP:eof_pl_to_cpu_captch2<p></p>
1Shot/1inNthShot CSIRX1-IPI2 video capture Interrupt<p></p>
[6] ::vispLP:eof_pl_to_cpu_captch3<p></p>
1Shot/1inNthShot CSIRX1-IPI3 video capture Interrupt<p></p>
[7] ::vispLP:video_mute_intr<p></p>
CSI-RX1 Video HW Mute Assert/Deassert Indication Interrupt<p></p>
[8] ::vispLP:eof_pl_to_bcmq_captch0<p></p>
1Shot/1inNthShot CSIRX1-IPI0 video capture Interrupt<p></p>
[9] ::vispLP:eof_pl_to_bcmq_captch1<p></p>
1Shot/1inNthShot CSIRX1-IPI1 video capture Interrupt<p></p>
[10] ::vispLP:eof_pl_to_bcmq_captch2<p></p>
1Shot/1inNthShot CSIRX1-IPI2 video capture Interrupt<p></p>
[11] ::vispLP:eof_pl_to_bcmq_captch3<p></p>
1Shot/1inNthShot CSIRX1-IPI3 video capture Interrupt<p></p>
[12] ::vispHP:csirx2_irq_out<p></p>
CSI2-RX2 Interrupt<p></p>
[13] ::vispHP:ispfull_mi_irq<p></p>
ISP8000UL Memory interface interrupt<p></p>
[14]::vispHP:ispfull_fe_irq<p></p>
ISP8000UL Fast register configuration interrupt<p></p>
[15]::vispHP:ispfull_irq<p></p>
ISP8000UL interrupt<p></p>
[16]::vispHP:dwp_dwe_int<p></p>
DW100 Interrupt for the dewarp engine.<p></p>
[17]::vispHP:dwp_fe_int<p></p>
DW100 Interrupt for fast register configuration.<p></p>
[18]::vispHP:venc_irq_out<p></p>
Interrupt from Video Encoder<p></p>
[19]::vispHP:video_mute_intr<p></p>
CSI-RX2 Video HW Mute Assert/Deassert Indication Interrupt<p></p>
[20] ::vispHP:eof_pl_to_cpu_captch<p></p>
1Shot/1inNthShot CSIRX2-IPI0 video capture Interrupt<p></p>
[21] ::vispHP:eof_pl_to_bcmq_captch<p></p>
1Shot/1inNthShot CSIRX2-IPI0 video capture Interrupt<p></p>
[22]:: vispHP:ispFull_StreamOut_endof_frame interrupt<p></p>
[23]:: vispLP:ispLite_StreamOut_endof_frame interrupt</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(R-)</p>
</td>
<td><p><a HREF="vispGlob.htm#VISPINTR_STS">VISPGLOB_GIC_INT5_STS</a></p>
</td>
<td><p>32'h00000038</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[23:0]</p>
</td>
<td><p><a HREF="vispGlob.htm#VISPINTR_STS_bus">bus</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p>VISP_SS GIC Interrupt Status. Bit wise mapping given below<p></p>
[0] ::vispLP:csirx1_irq<p></p>
CSI2-RX1 Interrupt<p></p>
[1] ::vispLP:isplite_mi_irq<p></p>
ISPPICO Memory interface interrupt<p></p>
[2] ::vispLP:isplite_irq<p></p>
ISPPICO Interrupt<p></p>
[3] ::vispLP:eof_pl_to_cpu_captch0<p></p>
1Shot/1inNthShot CSIRX1-IPI0 video capture Interrupt<p></p>
[4] ::vispLP:eof_pl_to_cpu_captch1<p></p>
1Shot/1inNthShot CSIRX1-IPI1 video capture Interrupt<p></p>
[5] ::vispLP:eof_pl_to_cpu_captch2<p></p>
1Shot/1inNthShot CSIRX1-IPI2 video capture Interrupt<p></p>
[6] ::vispLP:eof_pl_to_cpu_captch3<p></p>
1Shot/1inNthShot CSIRX1-IPI3 video capture Interrupt<p></p>
[7] ::vispLP:video_mute_intr<p></p>
CSI-RX1 Video HW Mute Assert/Deassert Indication Interrupt<p></p>
[8] ::vispLP:eof_pl_to_bcmq_captch0<p></p>
1Shot/1inNthShot CSIRX1-IPI0 video capture Interrupt<p></p>
[9] ::vispLP:eof_pl_to_bcmq_captch1<p></p>
1Shot/1inNthShot CSIRX1-IPI1 video capture Interrupt<p></p>
[10] ::vispLP:eof_pl_to_bcmq_captch2<p></p>
1Shot/1inNthShot CSIRX1-IPI2 video capture Interrupt<p></p>
[11] ::vispLP:eof_pl_to_bcmq_captch3<p></p>
1Shot/1inNthShot CSIRX1-IPI3 video capture Interrupt<p></p>
[12] ::vispHP:csirx2_irq_out<p></p>
CSI2-RX2 Interrupt<p></p>
[13] ::vispHP:ispfull_mi_irq<p></p>
ISP8000UL Memory interface interrupt<p></p>
[14]::vispHP:ispfull_fe_irq<p></p>
ISP8000UL Fast register configuration interrupt<p></p>
[15]::vispHP:ispfull_irq<p></p>
ISP8000UL interrupt<p></p>
[16]::vispHP:dwp_dwe_int<p></p>
DW100 Interrupt for the dewarp engine.<p></p>
[17]::vispHP:dwp_fe_int<p></p>
DW100 Interrupt for fast register configuration.<p></p>
[18]::vispHP:venc_irq_out<p></p>
Interrupt from Video Encoder<p></p>
[19]::vispHP:video_mute_intr<p></p>
CSI-RX2 Video HW Mute Assert/Deassert Indication Interrupt<p></p>
[20] ::vispHP:eof_pl_to_cpu_captch<p></p>
1Shot/1inNthShot CSIRX2-IPI0 video capture Interrupt<p></p>
[21] ::vispHP:eof_pl_to_bcmq_captch<p></p>
1Shot/1inNthShot CSIRX2-IPI0 video capture Interrupt<p></p>
[22]:: vispHP:ispFull_StreamOut_endof_frame interrupt<p></p>
[23]:: vispLP:ispLite_StreamOut_endof_frame interrupt</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vispGlob.htm#VISPINTR_ENB">VISPGLOB_GIC_INT6_ENB</a></p>
</td>
<td><p>32'h0000003C</p>
</td>
<td><p>VISP Interrupt6 registers</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[23:0]</p>
</td>
<td><p><a HREF="vispGlob.htm#VISPINTR_ENB_bus">bus</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>VISP_SS GIC Interrupt Enable. Bit wise mapping given below<p></p>
[0] ::vispLP:csirx1_irq<p></p>
CSI2-RX1 Interrupt<p></p>
[1] ::vispLP:isplite_mi_irq<p></p>
ISPPICO Memory interface interrupt<p></p>
[2] ::vispLP:isplite_irq<p></p>
ISPPICO Interrupt<p></p>
[3] ::vispLP:eof_pl_to_cpu_captch0<p></p>
1Shot/1inNthShot CSIRX1-IPI0 video capture Interrupt<p></p>
[4] ::vispLP:eof_pl_to_cpu_captch1<p></p>
1Shot/1inNthShot CSIRX1-IPI1 video capture Interrupt<p></p>
[5] ::vispLP:eof_pl_to_cpu_captch2<p></p>
1Shot/1inNthShot CSIRX1-IPI2 video capture Interrupt<p></p>
[6] ::vispLP:eof_pl_to_cpu_captch3<p></p>
1Shot/1inNthShot CSIRX1-IPI3 video capture Interrupt<p></p>
[7] ::vispLP:video_mute_intr<p></p>
CSI-RX1 Video HW Mute Assert/Deassert Indication Interrupt<p></p>
[8] ::vispLP:eof_pl_to_bcmq_captch0<p></p>
1Shot/1inNthShot CSIRX1-IPI0 video capture Interrupt<p></p>
[9] ::vispLP:eof_pl_to_bcmq_captch1<p></p>
1Shot/1inNthShot CSIRX1-IPI1 video capture Interrupt<p></p>
[10] ::vispLP:eof_pl_to_bcmq_captch2<p></p>
1Shot/1inNthShot CSIRX1-IPI2 video capture Interrupt<p></p>
[11] ::vispLP:eof_pl_to_bcmq_captch3<p></p>
1Shot/1inNthShot CSIRX1-IPI3 video capture Interrupt<p></p>
[12] ::vispHP:csirx2_irq_out<p></p>
CSI2-RX2 Interrupt<p></p>
[13] ::vispHP:ispfull_mi_irq<p></p>
ISP8000UL Memory interface interrupt<p></p>
[14]::vispHP:ispfull_fe_irq<p></p>
ISP8000UL Fast register configuration interrupt<p></p>
[15]::vispHP:ispfull_irq<p></p>
ISP8000UL interrupt<p></p>
[16]::vispHP:dwp_dwe_int<p></p>
DW100 Interrupt for the dewarp engine.<p></p>
[17]::vispHP:dwp_fe_int<p></p>
DW100 Interrupt for fast register configuration.<p></p>
[18]::vispHP:venc_irq_out<p></p>
Interrupt from Video Encoder<p></p>
[19]::vispHP:video_mute_intr<p></p>
CSI-RX2 Video HW Mute Assert/Deassert Indication Interrupt<p></p>
[20] ::vispHP:eof_pl_to_cpu_captch<p></p>
1Shot/1inNthShot CSIRX2-IPI0 video capture Interrupt<p></p>
[21] ::vispHP:eof_pl_to_bcmq_captch<p></p>
1Shot/1inNthShot CSIRX2-IPI0 video capture Interrupt<p></p>
[22]:: vispHP:ispFull_StreamOut_endof_frame interrupt<p></p>
[23]:: vispLP:ispLite_StreamOut_endof_frame interrupt</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(R-)</p>
</td>
<td><p><a HREF="vispGlob.htm#VISPINTR_STS">VISPGLOB_GIC_INT6_STS</a></p>
</td>
<td><p>32'h00000040</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[23:0]</p>
</td>
<td><p><a HREF="vispGlob.htm#VISPINTR_STS_bus">bus</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p>VISP_SS GIC Interrupt Status. Bit wise mapping given below<p></p>
[0] ::vispLP:csirx1_irq<p></p>
CSI2-RX1 Interrupt<p></p>
[1] ::vispLP:isplite_mi_irq<p></p>
ISPPICO Memory interface interrupt<p></p>
[2] ::vispLP:isplite_irq<p></p>
ISPPICO Interrupt<p></p>
[3] ::vispLP:eof_pl_to_cpu_captch0<p></p>
1Shot/1inNthShot CSIRX1-IPI0 video capture Interrupt<p></p>
[4] ::vispLP:eof_pl_to_cpu_captch1<p></p>
1Shot/1inNthShot CSIRX1-IPI1 video capture Interrupt<p></p>
[5] ::vispLP:eof_pl_to_cpu_captch2<p></p>
1Shot/1inNthShot CSIRX1-IPI2 video capture Interrupt<p></p>
[6] ::vispLP:eof_pl_to_cpu_captch3<p></p>
1Shot/1inNthShot CSIRX1-IPI3 video capture Interrupt<p></p>
[7] ::vispLP:video_mute_intr<p></p>
CSI-RX1 Video HW Mute Assert/Deassert Indication Interrupt<p></p>
[8] ::vispLP:eof_pl_to_bcmq_captch0<p></p>
1Shot/1inNthShot CSIRX1-IPI0 video capture Interrupt<p></p>
[9] ::vispLP:eof_pl_to_bcmq_captch1<p></p>
1Shot/1inNthShot CSIRX1-IPI1 video capture Interrupt<p></p>
[10] ::vispLP:eof_pl_to_bcmq_captch2<p></p>
1Shot/1inNthShot CSIRX1-IPI2 video capture Interrupt<p></p>
[11] ::vispLP:eof_pl_to_bcmq_captch3<p></p>
1Shot/1inNthShot CSIRX1-IPI3 video capture Interrupt<p></p>
[12] ::vispHP:csirx2_irq_out<p></p>
CSI2-RX2 Interrupt<p></p>
[13] ::vispHP:ispfull_mi_irq<p></p>
ISP8000UL Memory interface interrupt<p></p>
[14]::vispHP:ispfull_fe_irq<p></p>
ISP8000UL Fast register configuration interrupt<p></p>
[15]::vispHP:ispfull_irq<p></p>
ISP8000UL interrupt<p></p>
[16]::vispHP:dwp_dwe_int<p></p>
DW100 Interrupt for the dewarp engine.<p></p>
[17]::vispHP:dwp_fe_int<p></p>
DW100 Interrupt for fast register configuration.<p></p>
[18]::vispHP:venc_irq_out<p></p>
Interrupt from Video Encoder<p></p>
[19]::vispHP:video_mute_intr<p></p>
CSI-RX2 Video HW Mute Assert/Deassert Indication Interrupt<p></p>
[20] ::vispHP:eof_pl_to_cpu_captch<p></p>
1Shot/1inNthShot CSIRX2-IPI0 video capture Interrupt<p></p>
[21] ::vispHP:eof_pl_to_bcmq_captch<p></p>
1Shot/1inNthShot CSIRX2-IPI0 video capture Interrupt<p></p>
[22]:: vispHP:ispFull_StreamOut_endof_frame interrupt<p></p>
[23]:: vispLP:ispLite_StreamOut_endof_frame interrupt</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vispGlob.htm#VISPINTR_ENB">VISPGLOB_GIC_INT7_ENB</a></p>
</td>
<td><p>32'h00000044</p>
</td>
<td><p>VISP Interrupt7 registers</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[23:0]</p>
</td>
<td><p><a HREF="vispGlob.htm#VISPINTR_ENB_bus">bus</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>VISP_SS GIC Interrupt Enable. Bit wise mapping given below<p></p>
[0] ::vispLP:csirx1_irq<p></p>
CSI2-RX1 Interrupt<p></p>
[1] ::vispLP:isplite_mi_irq<p></p>
ISPPICO Memory interface interrupt<p></p>
[2] ::vispLP:isplite_irq<p></p>
ISPPICO Interrupt<p></p>
[3] ::vispLP:eof_pl_to_cpu_captch0<p></p>
1Shot/1inNthShot CSIRX1-IPI0 video capture Interrupt<p></p>
[4] ::vispLP:eof_pl_to_cpu_captch1<p></p>
1Shot/1inNthShot CSIRX1-IPI1 video capture Interrupt<p></p>
[5] ::vispLP:eof_pl_to_cpu_captch2<p></p>
1Shot/1inNthShot CSIRX1-IPI2 video capture Interrupt<p></p>
[6] ::vispLP:eof_pl_to_cpu_captch3<p></p>
1Shot/1inNthShot CSIRX1-IPI3 video capture Interrupt<p></p>
[7] ::vispLP:video_mute_intr<p></p>
CSI-RX1 Video HW Mute Assert/Deassert Indication Interrupt<p></p>
[8] ::vispLP:eof_pl_to_bcmq_captch0<p></p>
1Shot/1inNthShot CSIRX1-IPI0 video capture Interrupt<p></p>
[9] ::vispLP:eof_pl_to_bcmq_captch1<p></p>
1Shot/1inNthShot CSIRX1-IPI1 video capture Interrupt<p></p>
[10] ::vispLP:eof_pl_to_bcmq_captch2<p></p>
1Shot/1inNthShot CSIRX1-IPI2 video capture Interrupt<p></p>
[11] ::vispLP:eof_pl_to_bcmq_captch3<p></p>
1Shot/1inNthShot CSIRX1-IPI3 video capture Interrupt<p></p>
[12] ::vispHP:csirx2_irq_out<p></p>
CSI2-RX2 Interrupt<p></p>
[13] ::vispHP:ispfull_mi_irq<p></p>
ISP8000UL Memory interface interrupt<p></p>
[14]::vispHP:ispfull_fe_irq<p></p>
ISP8000UL Fast register configuration interrupt<p></p>
[15]::vispHP:ispfull_irq<p></p>
ISP8000UL interrupt<p></p>
[16]::vispHP:dwp_dwe_int<p></p>
DW100 Interrupt for the dewarp engine.<p></p>
[17]::vispHP:dwp_fe_int<p></p>
DW100 Interrupt for fast register configuration.<p></p>
[18]::vispHP:venc_irq_out<p></p>
Interrupt from Video Encoder<p></p>
[19]::vispHP:video_mute_intr<p></p>
CSI-RX2 Video HW Mute Assert/Deassert Indication Interrupt<p></p>
[20] ::vispHP:eof_pl_to_cpu_captch<p></p>
1Shot/1inNthShot CSIRX2-IPI0 video capture Interrupt<p></p>
[21] ::vispHP:eof_pl_to_bcmq_captch<p></p>
1Shot/1inNthShot CSIRX2-IPI0 video capture Interrupt<p></p>
[22]:: vispHP:ispFull_StreamOut_endof_frame interrupt<p></p>
[23]:: vispLP:ispLite_StreamOut_endof_frame interrupt</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(R-)</p>
</td>
<td><p><a HREF="vispGlob.htm#VISPINTR_STS">VISPGLOB_GIC_INT7_STS</a></p>
</td>
<td><p>32'h00000048</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[23:0]</p>
</td>
<td><p><a HREF="vispGlob.htm#VISPINTR_STS_bus">bus</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p>VISP_SS GIC Interrupt Status. Bit wise mapping given below<p></p>
[0] ::vispLP:csirx1_irq<p></p>
CSI2-RX1 Interrupt<p></p>
[1] ::vispLP:isplite_mi_irq<p></p>
ISPPICO Memory interface interrupt<p></p>
[2] ::vispLP:isplite_irq<p></p>
ISPPICO Interrupt<p></p>
[3] ::vispLP:eof_pl_to_cpu_captch0<p></p>
1Shot/1inNthShot CSIRX1-IPI0 video capture Interrupt<p></p>
[4] ::vispLP:eof_pl_to_cpu_captch1<p></p>
1Shot/1inNthShot CSIRX1-IPI1 video capture Interrupt<p></p>
[5] ::vispLP:eof_pl_to_cpu_captch2<p></p>
1Shot/1inNthShot CSIRX1-IPI2 video capture Interrupt<p></p>
[6] ::vispLP:eof_pl_to_cpu_captch3<p></p>
1Shot/1inNthShot CSIRX1-IPI3 video capture Interrupt<p></p>
[7] ::vispLP:video_mute_intr<p></p>
CSI-RX1 Video HW Mute Assert/Deassert Indication Interrupt<p></p>
[8] ::vispLP:eof_pl_to_bcmq_captch0<p></p>
1Shot/1inNthShot CSIRX1-IPI0 video capture Interrupt<p></p>
[9] ::vispLP:eof_pl_to_bcmq_captch1<p></p>
1Shot/1inNthShot CSIRX1-IPI1 video capture Interrupt<p></p>
[10] ::vispLP:eof_pl_to_bcmq_captch2<p></p>
1Shot/1inNthShot CSIRX1-IPI2 video capture Interrupt<p></p>
[11] ::vispLP:eof_pl_to_bcmq_captch3<p></p>
1Shot/1inNthShot CSIRX1-IPI3 video capture Interrupt<p></p>
[12] ::vispHP:csirx2_irq_out<p></p>
CSI2-RX2 Interrupt<p></p>
[13] ::vispHP:ispfull_mi_irq<p></p>
ISP8000UL Memory interface interrupt<p></p>
[14]::vispHP:ispfull_fe_irq<p></p>
ISP8000UL Fast register configuration interrupt<p></p>
[15]::vispHP:ispfull_irq<p></p>
ISP8000UL interrupt<p></p>
[16]::vispHP:dwp_dwe_int<p></p>
DW100 Interrupt for the dewarp engine.<p></p>
[17]::vispHP:dwp_fe_int<p></p>
DW100 Interrupt for fast register configuration.<p></p>
[18]::vispHP:venc_irq_out<p></p>
Interrupt from Video Encoder<p></p>
[19]::vispHP:video_mute_intr<p></p>
CSI-RX2 Video HW Mute Assert/Deassert Indication Interrupt<p></p>
[20] ::vispHP:eof_pl_to_cpu_captch<p></p>
1Shot/1inNthShot CSIRX2-IPI0 video capture Interrupt<p></p>
[21] ::vispHP:eof_pl_to_bcmq_captch<p></p>
1Shot/1inNthShot CSIRX2-IPI0 video capture Interrupt<p></p>
[22]:: vispHP:ispFull_StreamOut_endof_frame interrupt<p></p>
[23]:: vispLP:ispLite_StreamOut_endof_frame interrupt</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vispGlob.htm#VISPINTR_ENB">VISPGLOB_GIC_INT8_ENB</a></p>
</td>
<td><p>32'h0000004C</p>
</td>
<td><p>VISP Interrupt8 registers</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[23:0]</p>
</td>
<td><p><a HREF="vispGlob.htm#VISPINTR_ENB_bus">bus</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>VISP_SS GIC Interrupt Enable. Bit wise mapping given below<p></p>
[0] ::vispLP:csirx1_irq<p></p>
CSI2-RX1 Interrupt<p></p>
[1] ::vispLP:isplite_mi_irq<p></p>
ISPPICO Memory interface interrupt<p></p>
[2] ::vispLP:isplite_irq<p></p>
ISPPICO Interrupt<p></p>
[3] ::vispLP:eof_pl_to_cpu_captch0<p></p>
1Shot/1inNthShot CSIRX1-IPI0 video capture Interrupt<p></p>
[4] ::vispLP:eof_pl_to_cpu_captch1<p></p>
1Shot/1inNthShot CSIRX1-IPI1 video capture Interrupt<p></p>
[5] ::vispLP:eof_pl_to_cpu_captch2<p></p>
1Shot/1inNthShot CSIRX1-IPI2 video capture Interrupt<p></p>
[6] ::vispLP:eof_pl_to_cpu_captch3<p></p>
1Shot/1inNthShot CSIRX1-IPI3 video capture Interrupt<p></p>
[7] ::vispLP:video_mute_intr<p></p>
CSI-RX1 Video HW Mute Assert/Deassert Indication Interrupt<p></p>
[8] ::vispLP:eof_pl_to_bcmq_captch0<p></p>
1Shot/1inNthShot CSIRX1-IPI0 video capture Interrupt<p></p>
[9] ::vispLP:eof_pl_to_bcmq_captch1<p></p>
1Shot/1inNthShot CSIRX1-IPI1 video capture Interrupt<p></p>
[10] ::vispLP:eof_pl_to_bcmq_captch2<p></p>
1Shot/1inNthShot CSIRX1-IPI2 video capture Interrupt<p></p>
[11] ::vispLP:eof_pl_to_bcmq_captch3<p></p>
1Shot/1inNthShot CSIRX1-IPI3 video capture Interrupt<p></p>
[12] ::vispHP:csirx2_irq_out<p></p>
CSI2-RX2 Interrupt<p></p>
[13] ::vispHP:ispfull_mi_irq<p></p>
ISP8000UL Memory interface interrupt<p></p>
[14]::vispHP:ispfull_fe_irq<p></p>
ISP8000UL Fast register configuration interrupt<p></p>
[15]::vispHP:ispfull_irq<p></p>
ISP8000UL interrupt<p></p>
[16]::vispHP:dwp_dwe_int<p></p>
DW100 Interrupt for the dewarp engine.<p></p>
[17]::vispHP:dwp_fe_int<p></p>
DW100 Interrupt for fast register configuration.<p></p>
[18]::vispHP:venc_irq_out<p></p>
Interrupt from Video Encoder<p></p>
[19]::vispHP:video_mute_intr<p></p>
CSI-RX2 Video HW Mute Assert/Deassert Indication Interrupt<p></p>
[20] ::vispHP:eof_pl_to_cpu_captch<p></p>
1Shot/1inNthShot CSIRX2-IPI0 video capture Interrupt<p></p>
[21] ::vispHP:eof_pl_to_bcmq_captch<p></p>
1Shot/1inNthShot CSIRX2-IPI0 video capture Interrupt<p></p>
[22]:: vispHP:ispFull_StreamOut_endof_frame interrupt<p></p>
[23]:: vispLP:ispLite_StreamOut_endof_frame interrupt</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(R-)</p>
</td>
<td><p><a HREF="vispGlob.htm#VISPINTR_STS">VISPGLOB_GIC_INT8_STS</a></p>
</td>
<td><p>32'h00000050</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[23:0]</p>
</td>
<td><p><a HREF="vispGlob.htm#VISPINTR_STS_bus">bus</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p>VISP_SS GIC Interrupt Status. Bit wise mapping given below<p></p>
[0] ::vispLP:csirx1_irq<p></p>
CSI2-RX1 Interrupt<p></p>
[1] ::vispLP:isplite_mi_irq<p></p>
ISPPICO Memory interface interrupt<p></p>
[2] ::vispLP:isplite_irq<p></p>
ISPPICO Interrupt<p></p>
[3] ::vispLP:eof_pl_to_cpu_captch0<p></p>
1Shot/1inNthShot CSIRX1-IPI0 video capture Interrupt<p></p>
[4] ::vispLP:eof_pl_to_cpu_captch1<p></p>
1Shot/1inNthShot CSIRX1-IPI1 video capture Interrupt<p></p>
[5] ::vispLP:eof_pl_to_cpu_captch2<p></p>
1Shot/1inNthShot CSIRX1-IPI2 video capture Interrupt<p></p>
[6] ::vispLP:eof_pl_to_cpu_captch3<p></p>
1Shot/1inNthShot CSIRX1-IPI3 video capture Interrupt<p></p>
[7] ::vispLP:video_mute_intr<p></p>
CSI-RX1 Video HW Mute Assert/Deassert Indication Interrupt<p></p>
[8] ::vispLP:eof_pl_to_bcmq_captch0<p></p>
1Shot/1inNthShot CSIRX1-IPI0 video capture Interrupt<p></p>
[9] ::vispLP:eof_pl_to_bcmq_captch1<p></p>
1Shot/1inNthShot CSIRX1-IPI1 video capture Interrupt<p></p>
[10] ::vispLP:eof_pl_to_bcmq_captch2<p></p>
1Shot/1inNthShot CSIRX1-IPI2 video capture Interrupt<p></p>
[11] ::vispLP:eof_pl_to_bcmq_captch3<p></p>
1Shot/1inNthShot CSIRX1-IPI3 video capture Interrupt<p></p>
[12] ::vispHP:csirx2_irq_out<p></p>
CSI2-RX2 Interrupt<p></p>
[13] ::vispHP:ispfull_mi_irq<p></p>
ISP8000UL Memory interface interrupt<p></p>
[14]::vispHP:ispfull_fe_irq<p></p>
ISP8000UL Fast register configuration interrupt<p></p>
[15]::vispHP:ispfull_irq<p></p>
ISP8000UL interrupt<p></p>
[16]::vispHP:dwp_dwe_int<p></p>
DW100 Interrupt for the dewarp engine.<p></p>
[17]::vispHP:dwp_fe_int<p></p>
DW100 Interrupt for fast register configuration.<p></p>
[18]::vispHP:venc_irq_out<p></p>
Interrupt from Video Encoder<p></p>
[19]::vispHP:video_mute_intr<p></p>
CSI-RX2 Video HW Mute Assert/Deassert Indication Interrupt<p></p>
[20] ::vispHP:eof_pl_to_cpu_captch<p></p>
1Shot/1inNthShot CSIRX2-IPI0 video capture Interrupt<p></p>
[21] ::vispHP:eof_pl_to_bcmq_captch<p></p>
1Shot/1inNthShot CSIRX2-IPI0 video capture Interrupt<p></p>
[22]:: vispHP:ispFull_StreamOut_endof_frame interrupt<p></p>
[23]:: vispLP:ispLite_StreamOut_endof_frame interrupt</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vispGlob.htm#VISPINTR_ENB">VISPGLOB_GIC_INT9_ENB</a></p>
</td>
<td><p>32'h00000054</p>
</td>
<td><p>VISP Interrupt9 registers</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[23:0]</p>
</td>
<td><p><a HREF="vispGlob.htm#VISPINTR_ENB_bus">bus</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>VISP_SS GIC Interrupt Enable. Bit wise mapping given below<p></p>
[0] ::vispLP:csirx1_irq<p></p>
CSI2-RX1 Interrupt<p></p>
[1] ::vispLP:isplite_mi_irq<p></p>
ISPPICO Memory interface interrupt<p></p>
[2] ::vispLP:isplite_irq<p></p>
ISPPICO Interrupt<p></p>
[3] ::vispLP:eof_pl_to_cpu_captch0<p></p>
1Shot/1inNthShot CSIRX1-IPI0 video capture Interrupt<p></p>
[4] ::vispLP:eof_pl_to_cpu_captch1<p></p>
1Shot/1inNthShot CSIRX1-IPI1 video capture Interrupt<p></p>
[5] ::vispLP:eof_pl_to_cpu_captch2<p></p>
1Shot/1inNthShot CSIRX1-IPI2 video capture Interrupt<p></p>
[6] ::vispLP:eof_pl_to_cpu_captch3<p></p>
1Shot/1inNthShot CSIRX1-IPI3 video capture Interrupt<p></p>
[7] ::vispLP:video_mute_intr<p></p>
CSI-RX1 Video HW Mute Assert/Deassert Indication Interrupt<p></p>
[8] ::vispLP:eof_pl_to_bcmq_captch0<p></p>
1Shot/1inNthShot CSIRX1-IPI0 video capture Interrupt<p></p>
[9] ::vispLP:eof_pl_to_bcmq_captch1<p></p>
1Shot/1inNthShot CSIRX1-IPI1 video capture Interrupt<p></p>
[10] ::vispLP:eof_pl_to_bcmq_captch2<p></p>
1Shot/1inNthShot CSIRX1-IPI2 video capture Interrupt<p></p>
[11] ::vispLP:eof_pl_to_bcmq_captch3<p></p>
1Shot/1inNthShot CSIRX1-IPI3 video capture Interrupt<p></p>
[12] ::vispHP:csirx2_irq_out<p></p>
CSI2-RX2 Interrupt<p></p>
[13] ::vispHP:ispfull_mi_irq<p></p>
ISP8000UL Memory interface interrupt<p></p>
[14]::vispHP:ispfull_fe_irq<p></p>
ISP8000UL Fast register configuration interrupt<p></p>
[15]::vispHP:ispfull_irq<p></p>
ISP8000UL interrupt<p></p>
[16]::vispHP:dwp_dwe_int<p></p>
DW100 Interrupt for the dewarp engine.<p></p>
[17]::vispHP:dwp_fe_int<p></p>
DW100 Interrupt for fast register configuration.<p></p>
[18]::vispHP:venc_irq_out<p></p>
Interrupt from Video Encoder<p></p>
[19]::vispHP:video_mute_intr<p></p>
CSI-RX2 Video HW Mute Assert/Deassert Indication Interrupt<p></p>
[20] ::vispHP:eof_pl_to_cpu_captch<p></p>
1Shot/1inNthShot CSIRX2-IPI0 video capture Interrupt<p></p>
[21] ::vispHP:eof_pl_to_bcmq_captch<p></p>
1Shot/1inNthShot CSIRX2-IPI0 video capture Interrupt<p></p>
[22]:: vispHP:ispFull_StreamOut_endof_frame interrupt<p></p>
[23]:: vispLP:ispLite_StreamOut_endof_frame interrupt</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(R-)</p>
</td>
<td><p><a HREF="vispGlob.htm#VISPINTR_STS">VISPGLOB_GIC_INT9_STS</a></p>
</td>
<td><p>32'h00000058</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[23:0]</p>
</td>
<td><p><a HREF="vispGlob.htm#VISPINTR_STS_bus">bus</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p>VISP_SS GIC Interrupt Status. Bit wise mapping given below<p></p>
[0] ::vispLP:csirx1_irq<p></p>
CSI2-RX1 Interrupt<p></p>
[1] ::vispLP:isplite_mi_irq<p></p>
ISPPICO Memory interface interrupt<p></p>
[2] ::vispLP:isplite_irq<p></p>
ISPPICO Interrupt<p></p>
[3] ::vispLP:eof_pl_to_cpu_captch0<p></p>
1Shot/1inNthShot CSIRX1-IPI0 video capture Interrupt<p></p>
[4] ::vispLP:eof_pl_to_cpu_captch1<p></p>
1Shot/1inNthShot CSIRX1-IPI1 video capture Interrupt<p></p>
[5] ::vispLP:eof_pl_to_cpu_captch2<p></p>
1Shot/1inNthShot CSIRX1-IPI2 video capture Interrupt<p></p>
[6] ::vispLP:eof_pl_to_cpu_captch3<p></p>
1Shot/1inNthShot CSIRX1-IPI3 video capture Interrupt<p></p>
[7] ::vispLP:video_mute_intr<p></p>
CSI-RX1 Video HW Mute Assert/Deassert Indication Interrupt<p></p>
[8] ::vispLP:eof_pl_to_bcmq_captch0<p></p>
1Shot/1inNthShot CSIRX1-IPI0 video capture Interrupt<p></p>
[9] ::vispLP:eof_pl_to_bcmq_captch1<p></p>
1Shot/1inNthShot CSIRX1-IPI1 video capture Interrupt<p></p>
[10] ::vispLP:eof_pl_to_bcmq_captch2<p></p>
1Shot/1inNthShot CSIRX1-IPI2 video capture Interrupt<p></p>
[11] ::vispLP:eof_pl_to_bcmq_captch3<p></p>
1Shot/1inNthShot CSIRX1-IPI3 video capture Interrupt<p></p>
[12] ::vispHP:csirx2_irq_out<p></p>
CSI2-RX2 Interrupt<p></p>
[13] ::vispHP:ispfull_mi_irq<p></p>
ISP8000UL Memory interface interrupt<p></p>
[14]::vispHP:ispfull_fe_irq<p></p>
ISP8000UL Fast register configuration interrupt<p></p>
[15]::vispHP:ispfull_irq<p></p>
ISP8000UL interrupt<p></p>
[16]::vispHP:dwp_dwe_int<p></p>
DW100 Interrupt for the dewarp engine.<p></p>
[17]::vispHP:dwp_fe_int<p></p>
DW100 Interrupt for fast register configuration.<p></p>
[18]::vispHP:venc_irq_out<p></p>
Interrupt from Video Encoder<p></p>
[19]::vispHP:video_mute_intr<p></p>
CSI-RX2 Video HW Mute Assert/Deassert Indication Interrupt<p></p>
[20] ::vispHP:eof_pl_to_cpu_captch<p></p>
1Shot/1inNthShot CSIRX2-IPI0 video capture Interrupt<p></p>
[21] ::vispHP:eof_pl_to_bcmq_captch<p></p>
1Shot/1inNthShot CSIRX2-IPI0 video capture Interrupt<p></p>
[22]:: vispHP:ispFull_StreamOut_endof_frame interrupt<p></p>
[23]:: vispLP:ispLite_StreamOut_endof_frame interrupt</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vispGlob.htm#VISPINTR_ENB">VISPGLOB_GIC_INT10_ENB</a></p>
</td>
<td><p>32'h0000005C</p>
</td>
<td><p>VISP Interrupt10 registers</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[23:0]</p>
</td>
<td><p><a HREF="vispGlob.htm#VISPINTR_ENB_bus">bus</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>VISP_SS GIC Interrupt Enable. Bit wise mapping given below<p></p>
[0] ::vispLP:csirx1_irq<p></p>
CSI2-RX1 Interrupt<p></p>
[1] ::vispLP:isplite_mi_irq<p></p>
ISPPICO Memory interface interrupt<p></p>
[2] ::vispLP:isplite_irq<p></p>
ISPPICO Interrupt<p></p>
[3] ::vispLP:eof_pl_to_cpu_captch0<p></p>
1Shot/1inNthShot CSIRX1-IPI0 video capture Interrupt<p></p>
[4] ::vispLP:eof_pl_to_cpu_captch1<p></p>
1Shot/1inNthShot CSIRX1-IPI1 video capture Interrupt<p></p>
[5] ::vispLP:eof_pl_to_cpu_captch2<p></p>
1Shot/1inNthShot CSIRX1-IPI2 video capture Interrupt<p></p>
[6] ::vispLP:eof_pl_to_cpu_captch3<p></p>
1Shot/1inNthShot CSIRX1-IPI3 video capture Interrupt<p></p>
[7] ::vispLP:video_mute_intr<p></p>
CSI-RX1 Video HW Mute Assert/Deassert Indication Interrupt<p></p>
[8] ::vispLP:eof_pl_to_bcmq_captch0<p></p>
1Shot/1inNthShot CSIRX1-IPI0 video capture Interrupt<p></p>
[9] ::vispLP:eof_pl_to_bcmq_captch1<p></p>
1Shot/1inNthShot CSIRX1-IPI1 video capture Interrupt<p></p>
[10] ::vispLP:eof_pl_to_bcmq_captch2<p></p>
1Shot/1inNthShot CSIRX1-IPI2 video capture Interrupt<p></p>
[11] ::vispLP:eof_pl_to_bcmq_captch3<p></p>
1Shot/1inNthShot CSIRX1-IPI3 video capture Interrupt<p></p>
[12] ::vispHP:csirx2_irq_out<p></p>
CSI2-RX2 Interrupt<p></p>
[13] ::vispHP:ispfull_mi_irq<p></p>
ISP8000UL Memory interface interrupt<p></p>
[14]::vispHP:ispfull_fe_irq<p></p>
ISP8000UL Fast register configuration interrupt<p></p>
[15]::vispHP:ispfull_irq<p></p>
ISP8000UL interrupt<p></p>
[16]::vispHP:dwp_dwe_int<p></p>
DW100 Interrupt for the dewarp engine.<p></p>
[17]::vispHP:dwp_fe_int<p></p>
DW100 Interrupt for fast register configuration.<p></p>
[18]::vispHP:venc_irq_out<p></p>
Interrupt from Video Encoder<p></p>
[19]::vispHP:video_mute_intr<p></p>
CSI-RX2 Video HW Mute Assert/Deassert Indication Interrupt<p></p>
[20] ::vispHP:eof_pl_to_cpu_captch<p></p>
1Shot/1inNthShot CSIRX2-IPI0 video capture Interrupt<p></p>
[21] ::vispHP:eof_pl_to_bcmq_captch<p></p>
1Shot/1inNthShot CSIRX2-IPI0 video capture Interrupt<p></p>
[22]:: vispHP:ispFull_StreamOut_endof_frame interrupt<p></p>
[23]:: vispLP:ispLite_StreamOut_endof_frame interrupt</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(R-)</p>
</td>
<td><p><a HREF="vispGlob.htm#VISPINTR_STS">VISPGLOB_GIC_INT10_STS</a></p>
</td>
<td><p>32'h00000060</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[23:0]</p>
</td>
<td><p><a HREF="vispGlob.htm#VISPINTR_STS_bus">bus</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p>VISP_SS GIC Interrupt Status. Bit wise mapping given below<p></p>
[0] ::vispLP:csirx1_irq<p></p>
CSI2-RX1 Interrupt<p></p>
[1] ::vispLP:isplite_mi_irq<p></p>
ISPPICO Memory interface interrupt<p></p>
[2] ::vispLP:isplite_irq<p></p>
ISPPICO Interrupt<p></p>
[3] ::vispLP:eof_pl_to_cpu_captch0<p></p>
1Shot/1inNthShot CSIRX1-IPI0 video capture Interrupt<p></p>
[4] ::vispLP:eof_pl_to_cpu_captch1<p></p>
1Shot/1inNthShot CSIRX1-IPI1 video capture Interrupt<p></p>
[5] ::vispLP:eof_pl_to_cpu_captch2<p></p>
1Shot/1inNthShot CSIRX1-IPI2 video capture Interrupt<p></p>
[6] ::vispLP:eof_pl_to_cpu_captch3<p></p>
1Shot/1inNthShot CSIRX1-IPI3 video capture Interrupt<p></p>
[7] ::vispLP:video_mute_intr<p></p>
CSI-RX1 Video HW Mute Assert/Deassert Indication Interrupt<p></p>
[8] ::vispLP:eof_pl_to_bcmq_captch0<p></p>
1Shot/1inNthShot CSIRX1-IPI0 video capture Interrupt<p></p>
[9] ::vispLP:eof_pl_to_bcmq_captch1<p></p>
1Shot/1inNthShot CSIRX1-IPI1 video capture Interrupt<p></p>
[10] ::vispLP:eof_pl_to_bcmq_captch2<p></p>
1Shot/1inNthShot CSIRX1-IPI2 video capture Interrupt<p></p>
[11] ::vispLP:eof_pl_to_bcmq_captch3<p></p>
1Shot/1inNthShot CSIRX1-IPI3 video capture Interrupt<p></p>
[12] ::vispHP:csirx2_irq_out<p></p>
CSI2-RX2 Interrupt<p></p>
[13] ::vispHP:ispfull_mi_irq<p></p>
ISP8000UL Memory interface interrupt<p></p>
[14]::vispHP:ispfull_fe_irq<p></p>
ISP8000UL Fast register configuration interrupt<p></p>
[15]::vispHP:ispfull_irq<p></p>
ISP8000UL interrupt<p></p>
[16]::vispHP:dwp_dwe_int<p></p>
DW100 Interrupt for the dewarp engine.<p></p>
[17]::vispHP:dwp_fe_int<p></p>
DW100 Interrupt for fast register configuration.<p></p>
[18]::vispHP:venc_irq_out<p></p>
Interrupt from Video Encoder<p></p>
[19]::vispHP:video_mute_intr<p></p>
CSI-RX2 Video HW Mute Assert/Deassert Indication Interrupt<p></p>
[20] ::vispHP:eof_pl_to_cpu_captch<p></p>
1Shot/1inNthShot CSIRX2-IPI0 video capture Interrupt<p></p>
[21] ::vispHP:eof_pl_to_bcmq_captch<p></p>
1Shot/1inNthShot CSIRX2-IPI0 video capture Interrupt<p></p>
[22]:: vispHP:ispFull_StreamOut_endof_frame interrupt<p></p>
[23]:: vispLP:ispLite_StreamOut_endof_frame interrupt</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vispGlob.htm#VISPINTR_ENB">VISPGLOB_GIC_INT11_ENB</a></p>
</td>
<td><p>32'h00000064</p>
</td>
<td><p>VISP Interrupt11 registers</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[23:0]</p>
</td>
<td><p><a HREF="vispGlob.htm#VISPINTR_ENB_bus">bus</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>VISP_SS GIC Interrupt Enable. Bit wise mapping given below<p></p>
[0] ::vispLP:csirx1_irq<p></p>
CSI2-RX1 Interrupt<p></p>
[1] ::vispLP:isplite_mi_irq<p></p>
ISPPICO Memory interface interrupt<p></p>
[2] ::vispLP:isplite_irq<p></p>
ISPPICO Interrupt<p></p>
[3] ::vispLP:eof_pl_to_cpu_captch0<p></p>
1Shot/1inNthShot CSIRX1-IPI0 video capture Interrupt<p></p>
[4] ::vispLP:eof_pl_to_cpu_captch1<p></p>
1Shot/1inNthShot CSIRX1-IPI1 video capture Interrupt<p></p>
[5] ::vispLP:eof_pl_to_cpu_captch2<p></p>
1Shot/1inNthShot CSIRX1-IPI2 video capture Interrupt<p></p>
[6] ::vispLP:eof_pl_to_cpu_captch3<p></p>
1Shot/1inNthShot CSIRX1-IPI3 video capture Interrupt<p></p>
[7] ::vispLP:video_mute_intr<p></p>
CSI-RX1 Video HW Mute Assert/Deassert Indication Interrupt<p></p>
[8] ::vispLP:eof_pl_to_bcmq_captch0<p></p>
1Shot/1inNthShot CSIRX1-IPI0 video capture Interrupt<p></p>
[9] ::vispLP:eof_pl_to_bcmq_captch1<p></p>
1Shot/1inNthShot CSIRX1-IPI1 video capture Interrupt<p></p>
[10] ::vispLP:eof_pl_to_bcmq_captch2<p></p>
1Shot/1inNthShot CSIRX1-IPI2 video capture Interrupt<p></p>
[11] ::vispLP:eof_pl_to_bcmq_captch3<p></p>
1Shot/1inNthShot CSIRX1-IPI3 video capture Interrupt<p></p>
[12] ::vispHP:csirx2_irq_out<p></p>
CSI2-RX2 Interrupt<p></p>
[13] ::vispHP:ispfull_mi_irq<p></p>
ISP8000UL Memory interface interrupt<p></p>
[14]::vispHP:ispfull_fe_irq<p></p>
ISP8000UL Fast register configuration interrupt<p></p>
[15]::vispHP:ispfull_irq<p></p>
ISP8000UL interrupt<p></p>
[16]::vispHP:dwp_dwe_int<p></p>
DW100 Interrupt for the dewarp engine.<p></p>
[17]::vispHP:dwp_fe_int<p></p>
DW100 Interrupt for fast register configuration.<p></p>
[18]::vispHP:venc_irq_out<p></p>
Interrupt from Video Encoder<p></p>
[19]::vispHP:video_mute_intr<p></p>
CSI-RX2 Video HW Mute Assert/Deassert Indication Interrupt<p></p>
[20] ::vispHP:eof_pl_to_cpu_captch<p></p>
1Shot/1inNthShot CSIRX2-IPI0 video capture Interrupt<p></p>
[21] ::vispHP:eof_pl_to_bcmq_captch<p></p>
1Shot/1inNthShot CSIRX2-IPI0 video capture Interrupt<p></p>
[22]:: vispHP:ispFull_StreamOut_endof_frame interrupt<p></p>
[23]:: vispLP:ispLite_StreamOut_endof_frame interrupt</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(R-)</p>
</td>
<td><p><a HREF="vispGlob.htm#VISPINTR_STS">VISPGLOB_GIC_INT11_STS</a></p>
</td>
<td><p>32'h00000068</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[23:0]</p>
</td>
<td><p><a HREF="vispGlob.htm#VISPINTR_STS_bus">bus</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p>VISP_SS GIC Interrupt Status. Bit wise mapping given below<p></p>
[0] ::vispLP:csirx1_irq<p></p>
CSI2-RX1 Interrupt<p></p>
[1] ::vispLP:isplite_mi_irq<p></p>
ISPPICO Memory interface interrupt<p></p>
[2] ::vispLP:isplite_irq<p></p>
ISPPICO Interrupt<p></p>
[3] ::vispLP:eof_pl_to_cpu_captch0<p></p>
1Shot/1inNthShot CSIRX1-IPI0 video capture Interrupt<p></p>
[4] ::vispLP:eof_pl_to_cpu_captch1<p></p>
1Shot/1inNthShot CSIRX1-IPI1 video capture Interrupt<p></p>
[5] ::vispLP:eof_pl_to_cpu_captch2<p></p>
1Shot/1inNthShot CSIRX1-IPI2 video capture Interrupt<p></p>
[6] ::vispLP:eof_pl_to_cpu_captch3<p></p>
1Shot/1inNthShot CSIRX1-IPI3 video capture Interrupt<p></p>
[7] ::vispLP:video_mute_intr<p></p>
CSI-RX1 Video HW Mute Assert/Deassert Indication Interrupt<p></p>
[8] ::vispLP:eof_pl_to_bcmq_captch0<p></p>
1Shot/1inNthShot CSIRX1-IPI0 video capture Interrupt<p></p>
[9] ::vispLP:eof_pl_to_bcmq_captch1<p></p>
1Shot/1inNthShot CSIRX1-IPI1 video capture Interrupt<p></p>
[10] ::vispLP:eof_pl_to_bcmq_captch2<p></p>
1Shot/1inNthShot CSIRX1-IPI2 video capture Interrupt<p></p>
[11] ::vispLP:eof_pl_to_bcmq_captch3<p></p>
1Shot/1inNthShot CSIRX1-IPI3 video capture Interrupt<p></p>
[12] ::vispHP:csirx2_irq_out<p></p>
CSI2-RX2 Interrupt<p></p>
[13] ::vispHP:ispfull_mi_irq<p></p>
ISP8000UL Memory interface interrupt<p></p>
[14]::vispHP:ispfull_fe_irq<p></p>
ISP8000UL Fast register configuration interrupt<p></p>
[15]::vispHP:ispfull_irq<p></p>
ISP8000UL interrupt<p></p>
[16]::vispHP:dwp_dwe_int<p></p>
DW100 Interrupt for the dewarp engine.<p></p>
[17]::vispHP:dwp_fe_int<p></p>
DW100 Interrupt for fast register configuration.<p></p>
[18]::vispHP:venc_irq_out<p></p>
Interrupt from Video Encoder<p></p>
[19]::vispHP:video_mute_intr<p></p>
CSI-RX2 Video HW Mute Assert/Deassert Indication Interrupt<p></p>
[20] ::vispHP:eof_pl_to_cpu_captch<p></p>
1Shot/1inNthShot CSIRX2-IPI0 video capture Interrupt<p></p>
[21] ::vispHP:eof_pl_to_bcmq_captch<p></p>
1Shot/1inNthShot CSIRX2-IPI0 video capture Interrupt<p></p>
[22]:: vispHP:ispFull_StreamOut_endof_frame interrupt<p></p>
[23]:: vispLP:ispLite_StreamOut_endof_frame interrupt</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vispGlob.htm#VISPINTR_ENB">VISPGLOB_GIC_INT12_ENB</a></p>
</td>
<td><p>32'h0000006C</p>
</td>
<td><p>VISP Interrupt12 registers</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[23:0]</p>
</td>
<td><p><a HREF="vispGlob.htm#VISPINTR_ENB_bus">bus</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>VISP_SS GIC Interrupt Enable. Bit wise mapping given below<p></p>
[0] ::vispLP:csirx1_irq<p></p>
CSI2-RX1 Interrupt<p></p>
[1] ::vispLP:isplite_mi_irq<p></p>
ISPPICO Memory interface interrupt<p></p>
[2] ::vispLP:isplite_irq<p></p>
ISPPICO Interrupt<p></p>
[3] ::vispLP:eof_pl_to_cpu_captch0<p></p>
1Shot/1inNthShot CSIRX1-IPI0 video capture Interrupt<p></p>
[4] ::vispLP:eof_pl_to_cpu_captch1<p></p>
1Shot/1inNthShot CSIRX1-IPI1 video capture Interrupt<p></p>
[5] ::vispLP:eof_pl_to_cpu_captch2<p></p>
1Shot/1inNthShot CSIRX1-IPI2 video capture Interrupt<p></p>
[6] ::vispLP:eof_pl_to_cpu_captch3<p></p>
1Shot/1inNthShot CSIRX1-IPI3 video capture Interrupt<p></p>
[7] ::vispLP:video_mute_intr<p></p>
CSI-RX1 Video HW Mute Assert/Deassert Indication Interrupt<p></p>
[8] ::vispLP:eof_pl_to_bcmq_captch0<p></p>
1Shot/1inNthShot CSIRX1-IPI0 video capture Interrupt<p></p>
[9] ::vispLP:eof_pl_to_bcmq_captch1<p></p>
1Shot/1inNthShot CSIRX1-IPI1 video capture Interrupt<p></p>
[10] ::vispLP:eof_pl_to_bcmq_captch2<p></p>
1Shot/1inNthShot CSIRX1-IPI2 video capture Interrupt<p></p>
[11] ::vispLP:eof_pl_to_bcmq_captch3<p></p>
1Shot/1inNthShot CSIRX1-IPI3 video capture Interrupt<p></p>
[12] ::vispHP:csirx2_irq_out<p></p>
CSI2-RX2 Interrupt<p></p>
[13] ::vispHP:ispfull_mi_irq<p></p>
ISP8000UL Memory interface interrupt<p></p>
[14]::vispHP:ispfull_fe_irq<p></p>
ISP8000UL Fast register configuration interrupt<p></p>
[15]::vispHP:ispfull_irq<p></p>
ISP8000UL interrupt<p></p>
[16]::vispHP:dwp_dwe_int<p></p>
DW100 Interrupt for the dewarp engine.<p></p>
[17]::vispHP:dwp_fe_int<p></p>
DW100 Interrupt for fast register configuration.<p></p>
[18]::vispHP:venc_irq_out<p></p>
Interrupt from Video Encoder<p></p>
[19]::vispHP:video_mute_intr<p></p>
CSI-RX2 Video HW Mute Assert/Deassert Indication Interrupt<p></p>
[20] ::vispHP:eof_pl_to_cpu_captch<p></p>
1Shot/1inNthShot CSIRX2-IPI0 video capture Interrupt<p></p>
[21] ::vispHP:eof_pl_to_bcmq_captch<p></p>
1Shot/1inNthShot CSIRX2-IPI0 video capture Interrupt<p></p>
[22]:: vispHP:ispFull_StreamOut_endof_frame interrupt<p></p>
[23]:: vispLP:ispLite_StreamOut_endof_frame interrupt</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(R-)</p>
</td>
<td><p><a HREF="vispGlob.htm#VISPINTR_STS">VISPGLOB_GIC_INT12_STS</a></p>
</td>
<td><p>32'h00000070</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[23:0]</p>
</td>
<td><p><a HREF="vispGlob.htm#VISPINTR_STS_bus">bus</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p>VISP_SS GIC Interrupt Status. Bit wise mapping given below<p></p>
[0] ::vispLP:csirx1_irq<p></p>
CSI2-RX1 Interrupt<p></p>
[1] ::vispLP:isplite_mi_irq<p></p>
ISPPICO Memory interface interrupt<p></p>
[2] ::vispLP:isplite_irq<p></p>
ISPPICO Interrupt<p></p>
[3] ::vispLP:eof_pl_to_cpu_captch0<p></p>
1Shot/1inNthShot CSIRX1-IPI0 video capture Interrupt<p></p>
[4] ::vispLP:eof_pl_to_cpu_captch1<p></p>
1Shot/1inNthShot CSIRX1-IPI1 video capture Interrupt<p></p>
[5] ::vispLP:eof_pl_to_cpu_captch2<p></p>
1Shot/1inNthShot CSIRX1-IPI2 video capture Interrupt<p></p>
[6] ::vispLP:eof_pl_to_cpu_captch3<p></p>
1Shot/1inNthShot CSIRX1-IPI3 video capture Interrupt<p></p>
[7] ::vispLP:video_mute_intr<p></p>
CSI-RX1 Video HW Mute Assert/Deassert Indication Interrupt<p></p>
[8] ::vispLP:eof_pl_to_bcmq_captch0<p></p>
1Shot/1inNthShot CSIRX1-IPI0 video capture Interrupt<p></p>
[9] ::vispLP:eof_pl_to_bcmq_captch1<p></p>
1Shot/1inNthShot CSIRX1-IPI1 video capture Interrupt<p></p>
[10] ::vispLP:eof_pl_to_bcmq_captch2<p></p>
1Shot/1inNthShot CSIRX1-IPI2 video capture Interrupt<p></p>
[11] ::vispLP:eof_pl_to_bcmq_captch3<p></p>
1Shot/1inNthShot CSIRX1-IPI3 video capture Interrupt<p></p>
[12] ::vispHP:csirx2_irq_out<p></p>
CSI2-RX2 Interrupt<p></p>
[13] ::vispHP:ispfull_mi_irq<p></p>
ISP8000UL Memory interface interrupt<p></p>
[14]::vispHP:ispfull_fe_irq<p></p>
ISP8000UL Fast register configuration interrupt<p></p>
[15]::vispHP:ispfull_irq<p></p>
ISP8000UL interrupt<p></p>
[16]::vispHP:dwp_dwe_int<p></p>
DW100 Interrupt for the dewarp engine.<p></p>
[17]::vispHP:dwp_fe_int<p></p>
DW100 Interrupt for fast register configuration.<p></p>
[18]::vispHP:venc_irq_out<p></p>
Interrupt from Video Encoder<p></p>
[19]::vispHP:video_mute_intr<p></p>
CSI-RX2 Video HW Mute Assert/Deassert Indication Interrupt<p></p>
[20] ::vispHP:eof_pl_to_cpu_captch<p></p>
1Shot/1inNthShot CSIRX2-IPI0 video capture Interrupt<p></p>
[21] ::vispHP:eof_pl_to_bcmq_captch<p></p>
1Shot/1inNthShot CSIRX2-IPI0 video capture Interrupt<p></p>
[22]:: vispHP:ispFull_StreamOut_endof_frame interrupt<p></p>
[23]:: vispLP:ispLite_StreamOut_endof_frame interrupt</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vispGlob.htm#VISPINTR_ENB">VISPGLOB_GIC_INT13_ENB</a></p>
</td>
<td><p>32'h00000074</p>
</td>
<td><p>VISP Interrupt13 registers</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[23:0]</p>
</td>
<td><p><a HREF="vispGlob.htm#VISPINTR_ENB_bus">bus</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>VISP_SS GIC Interrupt Enable. Bit wise mapping given below<p></p>
[0] ::vispLP:csirx1_irq<p></p>
CSI2-RX1 Interrupt<p></p>
[1] ::vispLP:isplite_mi_irq<p></p>
ISPPICO Memory interface interrupt<p></p>
[2] ::vispLP:isplite_irq<p></p>
ISPPICO Interrupt<p></p>
[3] ::vispLP:eof_pl_to_cpu_captch0<p></p>
1Shot/1inNthShot CSIRX1-IPI0 video capture Interrupt<p></p>
[4] ::vispLP:eof_pl_to_cpu_captch1<p></p>
1Shot/1inNthShot CSIRX1-IPI1 video capture Interrupt<p></p>
[5] ::vispLP:eof_pl_to_cpu_captch2<p></p>
1Shot/1inNthShot CSIRX1-IPI2 video capture Interrupt<p></p>
[6] ::vispLP:eof_pl_to_cpu_captch3<p></p>
1Shot/1inNthShot CSIRX1-IPI3 video capture Interrupt<p></p>
[7] ::vispLP:video_mute_intr<p></p>
CSI-RX1 Video HW Mute Assert/Deassert Indication Interrupt<p></p>
[8] ::vispLP:eof_pl_to_bcmq_captch0<p></p>
1Shot/1inNthShot CSIRX1-IPI0 video capture Interrupt<p></p>
[9] ::vispLP:eof_pl_to_bcmq_captch1<p></p>
1Shot/1inNthShot CSIRX1-IPI1 video capture Interrupt<p></p>
[10] ::vispLP:eof_pl_to_bcmq_captch2<p></p>
1Shot/1inNthShot CSIRX1-IPI2 video capture Interrupt<p></p>
[11] ::vispLP:eof_pl_to_bcmq_captch3<p></p>
1Shot/1inNthShot CSIRX1-IPI3 video capture Interrupt<p></p>
[12] ::vispHP:csirx2_irq_out<p></p>
CSI2-RX2 Interrupt<p></p>
[13] ::vispHP:ispfull_mi_irq<p></p>
ISP8000UL Memory interface interrupt<p></p>
[14]::vispHP:ispfull_fe_irq<p></p>
ISP8000UL Fast register configuration interrupt<p></p>
[15]::vispHP:ispfull_irq<p></p>
ISP8000UL interrupt<p></p>
[16]::vispHP:dwp_dwe_int<p></p>
DW100 Interrupt for the dewarp engine.<p></p>
[17]::vispHP:dwp_fe_int<p></p>
DW100 Interrupt for fast register configuration.<p></p>
[18]::vispHP:venc_irq_out<p></p>
Interrupt from Video Encoder<p></p>
[19]::vispHP:video_mute_intr<p></p>
CSI-RX2 Video HW Mute Assert/Deassert Indication Interrupt<p></p>
[20] ::vispHP:eof_pl_to_cpu_captch<p></p>
1Shot/1inNthShot CSIRX2-IPI0 video capture Interrupt<p></p>
[21] ::vispHP:eof_pl_to_bcmq_captch<p></p>
1Shot/1inNthShot CSIRX2-IPI0 video capture Interrupt<p></p>
[22]:: vispHP:ispFull_StreamOut_endof_frame interrupt<p></p>
[23]:: vispLP:ispLite_StreamOut_endof_frame interrupt</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(R-)</p>
</td>
<td><p><a HREF="vispGlob.htm#VISPINTR_STS">VISPGLOB_GIC_INT13_STS</a></p>
</td>
<td><p>32'h00000078</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[23:0]</p>
</td>
<td><p><a HREF="vispGlob.htm#VISPINTR_STS_bus">bus</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p>VISP_SS GIC Interrupt Status. Bit wise mapping given below<p></p>
[0] ::vispLP:csirx1_irq<p></p>
CSI2-RX1 Interrupt<p></p>
[1] ::vispLP:isplite_mi_irq<p></p>
ISPPICO Memory interface interrupt<p></p>
[2] ::vispLP:isplite_irq<p></p>
ISPPICO Interrupt<p></p>
[3] ::vispLP:eof_pl_to_cpu_captch0<p></p>
1Shot/1inNthShot CSIRX1-IPI0 video capture Interrupt<p></p>
[4] ::vispLP:eof_pl_to_cpu_captch1<p></p>
1Shot/1inNthShot CSIRX1-IPI1 video capture Interrupt<p></p>
[5] ::vispLP:eof_pl_to_cpu_captch2<p></p>
1Shot/1inNthShot CSIRX1-IPI2 video capture Interrupt<p></p>
[6] ::vispLP:eof_pl_to_cpu_captch3<p></p>
1Shot/1inNthShot CSIRX1-IPI3 video capture Interrupt<p></p>
[7] ::vispLP:video_mute_intr<p></p>
CSI-RX1 Video HW Mute Assert/Deassert Indication Interrupt<p></p>
[8] ::vispLP:eof_pl_to_bcmq_captch0<p></p>
1Shot/1inNthShot CSIRX1-IPI0 video capture Interrupt<p></p>
[9] ::vispLP:eof_pl_to_bcmq_captch1<p></p>
1Shot/1inNthShot CSIRX1-IPI1 video capture Interrupt<p></p>
[10] ::vispLP:eof_pl_to_bcmq_captch2<p></p>
1Shot/1inNthShot CSIRX1-IPI2 video capture Interrupt<p></p>
[11] ::vispLP:eof_pl_to_bcmq_captch3<p></p>
1Shot/1inNthShot CSIRX1-IPI3 video capture Interrupt<p></p>
[12] ::vispHP:csirx2_irq_out<p></p>
CSI2-RX2 Interrupt<p></p>
[13] ::vispHP:ispfull_mi_irq<p></p>
ISP8000UL Memory interface interrupt<p></p>
[14]::vispHP:ispfull_fe_irq<p></p>
ISP8000UL Fast register configuration interrupt<p></p>
[15]::vispHP:ispfull_irq<p></p>
ISP8000UL interrupt<p></p>
[16]::vispHP:dwp_dwe_int<p></p>
DW100 Interrupt for the dewarp engine.<p></p>
[17]::vispHP:dwp_fe_int<p></p>
DW100 Interrupt for fast register configuration.<p></p>
[18]::vispHP:venc_irq_out<p></p>
Interrupt from Video Encoder<p></p>
[19]::vispHP:video_mute_intr<p></p>
CSI-RX2 Video HW Mute Assert/Deassert Indication Interrupt<p></p>
[20] ::vispHP:eof_pl_to_cpu_captch<p></p>
1Shot/1inNthShot CSIRX2-IPI0 video capture Interrupt<p></p>
[21] ::vispHP:eof_pl_to_bcmq_captch<p></p>
1Shot/1inNthShot CSIRX2-IPI0 video capture Interrupt<p></p>
[22]:: vispHP:ispFull_StreamOut_endof_frame interrupt<p></p>
[23]:: vispLP:ispLite_StreamOut_endof_frame interrupt</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vispGlob.htm#VISPINTR_ENB">VISPGLOB_GIC_INT14_ENB</a></p>
</td>
<td><p>32'h0000007C</p>
</td>
<td><p>VISP Interrupt14 registers</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[23:0]</p>
</td>
<td><p><a HREF="vispGlob.htm#VISPINTR_ENB_bus">bus</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>VISP_SS GIC Interrupt Enable. Bit wise mapping given below<p></p>
[0] ::vispLP:csirx1_irq<p></p>
CSI2-RX1 Interrupt<p></p>
[1] ::vispLP:isplite_mi_irq<p></p>
ISPPICO Memory interface interrupt<p></p>
[2] ::vispLP:isplite_irq<p></p>
ISPPICO Interrupt<p></p>
[3] ::vispLP:eof_pl_to_cpu_captch0<p></p>
1Shot/1inNthShot CSIRX1-IPI0 video capture Interrupt<p></p>
[4] ::vispLP:eof_pl_to_cpu_captch1<p></p>
1Shot/1inNthShot CSIRX1-IPI1 video capture Interrupt<p></p>
[5] ::vispLP:eof_pl_to_cpu_captch2<p></p>
1Shot/1inNthShot CSIRX1-IPI2 video capture Interrupt<p></p>
[6] ::vispLP:eof_pl_to_cpu_captch3<p></p>
1Shot/1inNthShot CSIRX1-IPI3 video capture Interrupt<p></p>
[7] ::vispLP:video_mute_intr<p></p>
CSI-RX1 Video HW Mute Assert/Deassert Indication Interrupt<p></p>
[8] ::vispLP:eof_pl_to_bcmq_captch0<p></p>
1Shot/1inNthShot CSIRX1-IPI0 video capture Interrupt<p></p>
[9] ::vispLP:eof_pl_to_bcmq_captch1<p></p>
1Shot/1inNthShot CSIRX1-IPI1 video capture Interrupt<p></p>
[10] ::vispLP:eof_pl_to_bcmq_captch2<p></p>
1Shot/1inNthShot CSIRX1-IPI2 video capture Interrupt<p></p>
[11] ::vispLP:eof_pl_to_bcmq_captch3<p></p>
1Shot/1inNthShot CSIRX1-IPI3 video capture Interrupt<p></p>
[12] ::vispHP:csirx2_irq_out<p></p>
CSI2-RX2 Interrupt<p></p>
[13] ::vispHP:ispfull_mi_irq<p></p>
ISP8000UL Memory interface interrupt<p></p>
[14]::vispHP:ispfull_fe_irq<p></p>
ISP8000UL Fast register configuration interrupt<p></p>
[15]::vispHP:ispfull_irq<p></p>
ISP8000UL interrupt<p></p>
[16]::vispHP:dwp_dwe_int<p></p>
DW100 Interrupt for the dewarp engine.<p></p>
[17]::vispHP:dwp_fe_int<p></p>
DW100 Interrupt for fast register configuration.<p></p>
[18]::vispHP:venc_irq_out<p></p>
Interrupt from Video Encoder<p></p>
[19]::vispHP:video_mute_intr<p></p>
CSI-RX2 Video HW Mute Assert/Deassert Indication Interrupt<p></p>
[20] ::vispHP:eof_pl_to_cpu_captch<p></p>
1Shot/1inNthShot CSIRX2-IPI0 video capture Interrupt<p></p>
[21] ::vispHP:eof_pl_to_bcmq_captch<p></p>
1Shot/1inNthShot CSIRX2-IPI0 video capture Interrupt<p></p>
[22]:: vispHP:ispFull_StreamOut_endof_frame interrupt<p></p>
[23]:: vispLP:ispLite_StreamOut_endof_frame interrupt</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(R-)</p>
</td>
<td><p><a HREF="vispGlob.htm#VISPINTR_STS">VISPGLOB_GIC_INT14_STS</a></p>
</td>
<td><p>32'h00000080</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[23:0]</p>
</td>
<td><p><a HREF="vispGlob.htm#VISPINTR_STS_bus">bus</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p>VISP_SS GIC Interrupt Status. Bit wise mapping given below<p></p>
[0] ::vispLP:csirx1_irq<p></p>
CSI2-RX1 Interrupt<p></p>
[1] ::vispLP:isplite_mi_irq<p></p>
ISPPICO Memory interface interrupt<p></p>
[2] ::vispLP:isplite_irq<p></p>
ISPPICO Interrupt<p></p>
[3] ::vispLP:eof_pl_to_cpu_captch0<p></p>
1Shot/1inNthShot CSIRX1-IPI0 video capture Interrupt<p></p>
[4] ::vispLP:eof_pl_to_cpu_captch1<p></p>
1Shot/1inNthShot CSIRX1-IPI1 video capture Interrupt<p></p>
[5] ::vispLP:eof_pl_to_cpu_captch2<p></p>
1Shot/1inNthShot CSIRX1-IPI2 video capture Interrupt<p></p>
[6] ::vispLP:eof_pl_to_cpu_captch3<p></p>
1Shot/1inNthShot CSIRX1-IPI3 video capture Interrupt<p></p>
[7] ::vispLP:video_mute_intr<p></p>
CSI-RX1 Video HW Mute Assert/Deassert Indication Interrupt<p></p>
[8] ::vispLP:eof_pl_to_bcmq_captch0<p></p>
1Shot/1inNthShot CSIRX1-IPI0 video capture Interrupt<p></p>
[9] ::vispLP:eof_pl_to_bcmq_captch1<p></p>
1Shot/1inNthShot CSIRX1-IPI1 video capture Interrupt<p></p>
[10] ::vispLP:eof_pl_to_bcmq_captch2<p></p>
1Shot/1inNthShot CSIRX1-IPI2 video capture Interrupt<p></p>
[11] ::vispLP:eof_pl_to_bcmq_captch3<p></p>
1Shot/1inNthShot CSIRX1-IPI3 video capture Interrupt<p></p>
[12] ::vispHP:csirx2_irq_out<p></p>
CSI2-RX2 Interrupt<p></p>
[13] ::vispHP:ispfull_mi_irq<p></p>
ISP8000UL Memory interface interrupt<p></p>
[14]::vispHP:ispfull_fe_irq<p></p>
ISP8000UL Fast register configuration interrupt<p></p>
[15]::vispHP:ispfull_irq<p></p>
ISP8000UL interrupt<p></p>
[16]::vispHP:dwp_dwe_int<p></p>
DW100 Interrupt for the dewarp engine.<p></p>
[17]::vispHP:dwp_fe_int<p></p>
DW100 Interrupt for fast register configuration.<p></p>
[18]::vispHP:venc_irq_out<p></p>
Interrupt from Video Encoder<p></p>
[19]::vispHP:video_mute_intr<p></p>
CSI-RX2 Video HW Mute Assert/Deassert Indication Interrupt<p></p>
[20] ::vispHP:eof_pl_to_cpu_captch<p></p>
1Shot/1inNthShot CSIRX2-IPI0 video capture Interrupt<p></p>
[21] ::vispHP:eof_pl_to_bcmq_captch<p></p>
1Shot/1inNthShot CSIRX2-IPI0 video capture Interrupt<p></p>
[22]:: vispHP:ispFull_StreamOut_endof_frame interrupt<p></p>
[23]:: vispLP:ispLite_StreamOut_endof_frame interrupt</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vispGlob.htm#VISPINTR_ENB">VISPGLOB_GIC_INT15_ENB</a></p>
</td>
<td><p>32'h00000084</p>
</td>
<td><p>VISP Interrupt15 registers</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[23:0]</p>
</td>
<td><p><a HREF="vispGlob.htm#VISPINTR_ENB_bus">bus</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>VISP_SS GIC Interrupt Enable. Bit wise mapping given below<p></p>
[0] ::vispLP:csirx1_irq<p></p>
CSI2-RX1 Interrupt<p></p>
[1] ::vispLP:isplite_mi_irq<p></p>
ISPPICO Memory interface interrupt<p></p>
[2] ::vispLP:isplite_irq<p></p>
ISPPICO Interrupt<p></p>
[3] ::vispLP:eof_pl_to_cpu_captch0<p></p>
1Shot/1inNthShot CSIRX1-IPI0 video capture Interrupt<p></p>
[4] ::vispLP:eof_pl_to_cpu_captch1<p></p>
1Shot/1inNthShot CSIRX1-IPI1 video capture Interrupt<p></p>
[5] ::vispLP:eof_pl_to_cpu_captch2<p></p>
1Shot/1inNthShot CSIRX1-IPI2 video capture Interrupt<p></p>
[6] ::vispLP:eof_pl_to_cpu_captch3<p></p>
1Shot/1inNthShot CSIRX1-IPI3 video capture Interrupt<p></p>
[7] ::vispLP:video_mute_intr<p></p>
CSI-RX1 Video HW Mute Assert/Deassert Indication Interrupt<p></p>
[8] ::vispLP:eof_pl_to_bcmq_captch0<p></p>
1Shot/1inNthShot CSIRX1-IPI0 video capture Interrupt<p></p>
[9] ::vispLP:eof_pl_to_bcmq_captch1<p></p>
1Shot/1inNthShot CSIRX1-IPI1 video capture Interrupt<p></p>
[10] ::vispLP:eof_pl_to_bcmq_captch2<p></p>
1Shot/1inNthShot CSIRX1-IPI2 video capture Interrupt<p></p>
[11] ::vispLP:eof_pl_to_bcmq_captch3<p></p>
1Shot/1inNthShot CSIRX1-IPI3 video capture Interrupt<p></p>
[12] ::vispHP:csirx2_irq_out<p></p>
CSI2-RX2 Interrupt<p></p>
[13] ::vispHP:ispfull_mi_irq<p></p>
ISP8000UL Memory interface interrupt<p></p>
[14]::vispHP:ispfull_fe_irq<p></p>
ISP8000UL Fast register configuration interrupt<p></p>
[15]::vispHP:ispfull_irq<p></p>
ISP8000UL interrupt<p></p>
[16]::vispHP:dwp_dwe_int<p></p>
DW100 Interrupt for the dewarp engine.<p></p>
[17]::vispHP:dwp_fe_int<p></p>
DW100 Interrupt for fast register configuration.<p></p>
[18]::vispHP:venc_irq_out<p></p>
Interrupt from Video Encoder<p></p>
[19]::vispHP:video_mute_intr<p></p>
CSI-RX2 Video HW Mute Assert/Deassert Indication Interrupt<p></p>
[20] ::vispHP:eof_pl_to_cpu_captch<p></p>
1Shot/1inNthShot CSIRX2-IPI0 video capture Interrupt<p></p>
[21] ::vispHP:eof_pl_to_bcmq_captch<p></p>
1Shot/1inNthShot CSIRX2-IPI0 video capture Interrupt<p></p>
[22]:: vispHP:ispFull_StreamOut_endof_frame interrupt<p></p>
[23]:: vispLP:ispLite_StreamOut_endof_frame interrupt</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(R-)</p>
</td>
<td><p><a HREF="vispGlob.htm#VISPINTR_STS">VISPGLOB_GIC_INT15_STS</a></p>
</td>
<td><p>32'h00000088</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[23:0]</p>
</td>
<td><p><a HREF="vispGlob.htm#VISPINTR_STS_bus">bus</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p>VISP_SS GIC Interrupt Status. Bit wise mapping given below<p></p>
[0] ::vispLP:csirx1_irq<p></p>
CSI2-RX1 Interrupt<p></p>
[1] ::vispLP:isplite_mi_irq<p></p>
ISPPICO Memory interface interrupt<p></p>
[2] ::vispLP:isplite_irq<p></p>
ISPPICO Interrupt<p></p>
[3] ::vispLP:eof_pl_to_cpu_captch0<p></p>
1Shot/1inNthShot CSIRX1-IPI0 video capture Interrupt<p></p>
[4] ::vispLP:eof_pl_to_cpu_captch1<p></p>
1Shot/1inNthShot CSIRX1-IPI1 video capture Interrupt<p></p>
[5] ::vispLP:eof_pl_to_cpu_captch2<p></p>
1Shot/1inNthShot CSIRX1-IPI2 video capture Interrupt<p></p>
[6] ::vispLP:eof_pl_to_cpu_captch3<p></p>
1Shot/1inNthShot CSIRX1-IPI3 video capture Interrupt<p></p>
[7] ::vispLP:video_mute_intr<p></p>
CSI-RX1 Video HW Mute Assert/Deassert Indication Interrupt<p></p>
[8] ::vispLP:eof_pl_to_bcmq_captch0<p></p>
1Shot/1inNthShot CSIRX1-IPI0 video capture Interrupt<p></p>
[9] ::vispLP:eof_pl_to_bcmq_captch1<p></p>
1Shot/1inNthShot CSIRX1-IPI1 video capture Interrupt<p></p>
[10] ::vispLP:eof_pl_to_bcmq_captch2<p></p>
1Shot/1inNthShot CSIRX1-IPI2 video capture Interrupt<p></p>
[11] ::vispLP:eof_pl_to_bcmq_captch3<p></p>
1Shot/1inNthShot CSIRX1-IPI3 video capture Interrupt<p></p>
[12] ::vispHP:csirx2_irq_out<p></p>
CSI2-RX2 Interrupt<p></p>
[13] ::vispHP:ispfull_mi_irq<p></p>
ISP8000UL Memory interface interrupt<p></p>
[14]::vispHP:ispfull_fe_irq<p></p>
ISP8000UL Fast register configuration interrupt<p></p>
[15]::vispHP:ispfull_irq<p></p>
ISP8000UL interrupt<p></p>
[16]::vispHP:dwp_dwe_int<p></p>
DW100 Interrupt for the dewarp engine.<p></p>
[17]::vispHP:dwp_fe_int<p></p>
DW100 Interrupt for fast register configuration.<p></p>
[18]::vispHP:venc_irq_out<p></p>
Interrupt from Video Encoder<p></p>
[19]::vispHP:video_mute_intr<p></p>
CSI-RX2 Video HW Mute Assert/Deassert Indication Interrupt<p></p>
[20] ::vispHP:eof_pl_to_cpu_captch<p></p>
1Shot/1inNthShot CSIRX2-IPI0 video capture Interrupt<p></p>
[21] ::vispHP:eof_pl_to_bcmq_captch<p></p>
1Shot/1inNthShot CSIRX2-IPI0 video capture Interrupt<p></p>
[22]:: vispHP:ispFull_StreamOut_endof_frame interrupt<p></p>
[23]:: vispLP:ispLite_StreamOut_endof_frame interrupt</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(R-)</p>
</td>
<td><p><a HREF="vispGlob.htm#VISPGLOB_GIC_INT">VISPGLOB_GIC_INT</a></p>
</td>
<td><p>32'h0000008C</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[23:0]</p>
</td>
<td><p><a HREF="vispGlob.htm#VISPGLOB_GIC_INT_STAT">STAT</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p>VISP_SS GIC Interrupt Enable. Bit wise mapping given below<p></p>
[0] ::vispLP:csirx1_irq<p></p>
CSI2-RX1 Interrupt<p></p>
[1] ::vispLP:isplite_mi_irq<p></p>
ISPPICO Memory interface interrupt<p></p>
[2] ::vispLP:isplite_irq<p></p>
ISPPICO Interrupt<p></p>
[3] ::vispLP:eof_pl_to_cpu_captch0<p></p>
1Shot/1inNthShot CSIRX1-IPI0 video capture Interrupt<p></p>
[4] ::vispLP:eof_pl_to_cpu_captch1<p></p>
1Shot/1inNthShot CSIRX1-IPI1 video capture Interrupt<p></p>
[5] ::vispLP:eof_pl_to_cpu_captch2<p></p>
1Shot/1inNthShot CSIRX1-IPI2 video capture Interrupt<p></p>
[6] ::vispLP:eof_pl_to_cpu_captch3<p></p>
1Shot/1inNthShot CSIRX1-IPI3 video capture Interrupt<p></p>
[7] ::vispLP:video_mute_intr<p></p>
CSI-RX1 Video HW Mute Assert/Deassert Indication Interrupt<p></p>
[8] ::vispLP:eof_pl_to_bcmq_captch0<p></p>
1Shot/1inNthShot CSIRX1-IPI0 video capture Interrupt<p></p>
[9] ::vispLP:eof_pl_to_bcmq_captch1<p></p>
1Shot/1inNthShot CSIRX1-IPI1 video capture Interrupt<p></p>
[10] ::vispLP:eof_pl_to_bcmq_captch2<p></p>
1Shot/1inNthShot CSIRX1-IPI2 video capture Interrupt<p></p>
[11] ::vispLP:eof_pl_to_bcmq_captch3<p></p>
1Shot/1inNthShot CSIRX1-IPI3 video capture Interrupt<p></p>
[12] ::vispHP:csirx2_irq_out<p></p>
CSI2-RX2 Interrupt<p></p>
[13] ::vispHP:ispfull_mi_irq<p></p>
ISP8000UL Memory interface interrupt<p></p>
[14]::vispHP:ispfull_fe_irq<p></p>
ISP8000UL Fast register configuration interrupt<p></p>
[15]::vispHP:ispfull_irq<p></p>
ISP8000UL interrupt<p></p>
[16]::vispHP:dwp_dwe_int<p></p>
DW100 Interrupt for the dewarp engine.<p></p>
[17]::vispHP:dwp_fe_int<p></p>
DW100 Interrupt for fast register configuration.<p></p>
[18]::vispHP:venc_irq_out<p></p>
Interrupt from Video Encoder<p></p>
[19]::vispHP:video_mute_intr<p></p>
CSI-RX2 Video HW Mute Assert/Deassert Indication Interrupt<p></p>
[20] ::vispHP:eof_pl_to_cpu_captch<p></p>
1Shot/1inNthShot CSIRX2-IPI0 video capture Interrupt<p></p>
[21] ::vispHP:eof_pl_to_bcmq_captch<p></p>
1Shot/1inNthShot CSIRX2-IPI0 video capture Interrupt<p></p>
[22]:: vispHP:ispFull_StreamOut_endof_frame interrupt<p></p>
[23]:: vispLP:ispLite_StreamOut_endof_frame interrupt</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="vispGlob.htm#SRAMPWR_ctrl">VISPGLOB_CSIRX1I0_SRAMPWR_ctrl</a></p>
</td>
<td><p>32'h00000090</p>
</td>
<td><p>Control register</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="vispGlob.htm#SRAMPWR_ctrl_SD">SD</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Shut down mode achieves highest leakage reduction without<p></p>
data retention</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="vispGlob.htm#SRAMPWR_ctrl_DSLP">DSLP</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Deep sleep mode powers down the most of peripheral circuit for<p></p>
leakage reduction and retains memory<p></p>
array content with lower voltage</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="vispGlob.htm#SRAMPWR_ctrl_SLP">SLP</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sleep mode powers down most peripheral circuit for leakage<p></p>
reduction with data retention</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="vispGlob.htm#SRAMPWR_ctrl">VISPGLOB_CSIRX1I1_SRAMPWR_ctrl</a></p>
</td>
<td><p>32'h00000094</p>
</td>
<td><p>Control register</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="vispGlob.htm#SRAMPWR_ctrl_SD">SD</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Shut down mode achieves highest leakage reduction without<p></p>
data retention</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="vispGlob.htm#SRAMPWR_ctrl_DSLP">DSLP</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Deep sleep mode powers down the most of peripheral circuit for<p></p>
leakage reduction and retains memory<p></p>
array content with lower voltage</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="vispGlob.htm#SRAMPWR_ctrl_SLP">SLP</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sleep mode powers down most peripheral circuit for leakage<p></p>
reduction with data retention</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="vispGlob.htm#SRAMPWR_ctrl">VISPGLOB_CSIRX1I2_SRAMPWR_ctrl</a></p>
</td>
<td><p>32'h00000098</p>
</td>
<td><p>Control register</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="vispGlob.htm#SRAMPWR_ctrl_SD">SD</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Shut down mode achieves highest leakage reduction without<p></p>
data retention</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="vispGlob.htm#SRAMPWR_ctrl_DSLP">DSLP</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Deep sleep mode powers down the most of peripheral circuit for<p></p>
leakage reduction and retains memory<p></p>
array content with lower voltage</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="vispGlob.htm#SRAMPWR_ctrl_SLP">SLP</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sleep mode powers down most peripheral circuit for leakage<p></p>
reduction with data retention</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="vispGlob.htm#SRAMPWR_ctrl">VISPGLOB_CSIRX1I3_SRAMPWR_ctrl</a></p>
</td>
<td><p>32'h0000009C</p>
</td>
<td><p>Control register</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="vispGlob.htm#SRAMPWR_ctrl_SD">SD</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Shut down mode achieves highest leakage reduction without<p></p>
data retention</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="vispGlob.htm#SRAMPWR_ctrl_DSLP">DSLP</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Deep sleep mode powers down the most of peripheral circuit for<p></p>
leakage reduction and retains memory<p></p>
array content with lower voltage</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="vispGlob.htm#SRAMPWR_ctrl_SLP">SLP</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sleep mode powers down most peripheral circuit for leakage<p></p>
reduction with data retention</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="vispGlob.htm#SRAMPWR_ctrl">VISPGLOB_CSIRX2I0_SRAMPWR_ctrl</a></p>
</td>
<td><p>32'h000000A0</p>
</td>
<td><p>Control register</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="vispGlob.htm#SRAMPWR_ctrl_SD">SD</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Shut down mode achieves highest leakage reduction without<p></p>
data retention</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="vispGlob.htm#SRAMPWR_ctrl_DSLP">DSLP</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Deep sleep mode powers down the most of peripheral circuit for<p></p>
leakage reduction and retains memory<p></p>
array content with lower voltage</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="vispGlob.htm#SRAMPWR_ctrl_SLP">SLP</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sleep mode powers down most peripheral circuit for leakage<p></p>
reduction with data retention</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="vispGlob.htm#SRAMPWR_ctrl">VISPGLOB_ISPLITE_SRAMPWR_ctrl</a></p>
</td>
<td><p>32'h000000A4</p>
</td>
<td><p>Control register</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="vispGlob.htm#SRAMPWR_ctrl_SD">SD</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Shut down mode achieves highest leakage reduction without<p></p>
data retention</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="vispGlob.htm#SRAMPWR_ctrl_DSLP">DSLP</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Deep sleep mode powers down the most of peripheral circuit for<p></p>
leakage reduction and retains memory<p></p>
array content with lower voltage</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="vispGlob.htm#SRAMPWR_ctrl_SLP">SLP</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sleep mode powers down most peripheral circuit for leakage<p></p>
reduction with data retention</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="vispGlob.htm#SRAMPWR_ctrl">VISPGLOB_DHUB64_SRAMPWR_ctrl</a></p>
</td>
<td><p>32'h000000A8</p>
</td>
<td><p>Control register</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="vispGlob.htm#SRAMPWR_ctrl_SD">SD</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Shut down mode achieves highest leakage reduction without<p></p>
data retention</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="vispGlob.htm#SRAMPWR_ctrl_DSLP">DSLP</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Deep sleep mode powers down the most of peripheral circuit for<p></p>
leakage reduction and retains memory<p></p>
array content with lower voltage</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="vispGlob.htm#SRAMPWR_ctrl_SLP">SLP</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sleep mode powers down most peripheral circuit for leakage<p></p>
reduction with data retention</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="vispGlob.htm#SRAMPWR_ctrl">VISPGLOB_ISPFULL_SRAMPWR_ctrl</a></p>
</td>
<td><p>32'h000000AC</p>
</td>
<td><p>Control register</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="vispGlob.htm#SRAMPWR_ctrl_SD">SD</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Shut down mode achieves highest leakage reduction without<p></p>
data retention</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="vispGlob.htm#SRAMPWR_ctrl_DSLP">DSLP</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Deep sleep mode powers down the most of peripheral circuit for<p></p>
leakage reduction and retains memory<p></p>
array content with lower voltage</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="vispGlob.htm#SRAMPWR_ctrl_SLP">SLP</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sleep mode powers down most peripheral circuit for leakage<p></p>
reduction with data retention</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="vispGlob.htm#SRAMPWR_ctrl">VISPGLOB_DEWARP_SRAMPWR_ctrl</a></p>
</td>
<td><p>32'h000000B0</p>
</td>
<td><p>Control register</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="vispGlob.htm#SRAMPWR_ctrl_SD">SD</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Shut down mode achieves highest leakage reduction without<p></p>
data retention</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="vispGlob.htm#SRAMPWR_ctrl_DSLP">DSLP</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Deep sleep mode powers down the most of peripheral circuit for<p></p>
leakage reduction and retains memory<p></p>
array content with lower voltage</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="vispGlob.htm#SRAMPWR_ctrl_SLP">SLP</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sleep mode powers down most peripheral circuit for leakage<p></p>
reduction with data retention</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="vispGlob.htm#SRAMPWR_ctrl">VISPGLOB_VENCOD_SRAMPWR_ctrl</a></p>
</td>
<td><p>32'h000000B4</p>
</td>
<td><p>Control register</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="vispGlob.htm#SRAMPWR_ctrl_SD">SD</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Shut down mode achieves highest leakage reduction without<p></p>
data retention</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="vispGlob.htm#SRAMPWR_ctrl_DSLP">DSLP</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Deep sleep mode powers down the most of peripheral circuit for<p></p>
leakage reduction and retains memory<p></p>
array content with lower voltage</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="vispGlob.htm#SRAMPWR_ctrl_SLP">SLP</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sleep mode powers down most peripheral circuit for leakage<p></p>
reduction with data retention</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="vispGlob.htm#SRAMRWTC_LL_ctrl0">VISPGLOB_SRAMRWTC_ctrl0</a></p>
</td>
<td><p>32'h000000B8</p>
</td>
<td><p>RWTC control registers for VISP SRAM<p></p>
Control register</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[3:0]</p>
</td>
<td><p><a HREF="vispGlob.htm#SRAMRWTC_LL_ctrl0_RF1P">RF1P</a></p>
</td>
<td><p>0x5</p>
</td>
<td><p>RTSEL [1:0] = 01 (default)<p></p>
WTSEL[3:2] = 01 (default)</p>
</td>
</tr>
<tr><td><p>[7:4]</p>
</td>
<td><p><a HREF="vispGlob.htm#SRAMRWTC_LL_ctrl0_UHDRF1P">UHDRF1P</a></p>
</td>
<td><p>0x9</p>
</td>
<td><p>RTSEL [1:0] = 01 (default)<p></p>
WTSEL[3:2] = 10 (default)</p>
</td>
</tr>
<tr><td><p>[15:8]</p>
</td>
<td><p><a HREF="vispGlob.htm#SRAMRWTC_LL_ctrl0_RF2P">RF2P</a></p>
</td>
<td><p>0x35</p>
</td>
<td><p>RCT [1:0] = 01 (default)<p></p>
WCT [3:2] = 01 (default)<p></p>
KP[6:4] = 011 (default)<p></p>
Bit7 not used</p>
</td>
</tr>
<tr><td><p>[23:16]</p>
</td>
<td><p><a HREF="vispGlob.htm#SRAMRWTC_LL_ctrl0_UHDRF2P">UHDRF2P</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>RTSEL [1:0] = 01 (default)<p></p>
WTSEL [3:2] = 00 (default)<p></p>
MTSEL [5:4] = 00 (default)<p></p>
Bit 7 and 8 not used</p>
</td>
</tr>
<tr><td><p>[31:24]</p>
</td>
<td><p><a HREF="vispGlob.htm#SRAMRWTC_LL_ctrl0_UHDRF2P_ULVT">UHDRF2P_ULVT</a></p>
</td>
<td><p>0x15</p>
</td>
<td><p>RTSEL [1:0] = 01 (default)<p></p>
WTSEL [3:2] = 01 (default)<p></p>
MTSEL [5:4] = 01 (default)<p></p>
Bit 7 and 8 not used</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="vispGlob.htm#SRAMRWTC_LL_ctrl1">VISPGLOB_SRAMRWTC_ctrl1</a></p>
</td>
<td><p>32'h000000BC</p>
</td>
<td><p>Control register</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[3:0]</p>
</td>
<td><p><a HREF="vispGlob.htm#SRAMRWTC_LL_ctrl1_SHDMBSR1P">SHDMBSR1P</a></p>
</td>
<td><p>0x5</p>
</td>
<td><p>RTSEL[1:0] = 01 (default)<p></p>
WTSEL[3:2] = 01 (default)</p>
</td>
</tr>
<tr><td><p>[7:4]</p>
</td>
<td><p><a HREF="vispGlob.htm#SRAMRWTC_LL_ctrl1_SHDSBSR1P">SHDSBSR1P</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>RTSEL[1:0] = 01 (default)<p></p>
WTSEL[3:2] = 00 (default)</p>
</td>
</tr>
<tr><td><p>[11:8]</p>
</td>
<td><p><a HREF="vispGlob.htm#SRAMRWTC_LL_ctrl1_SHCMBSR1P_SSEG">SHCMBSR1P_SSEG</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>RTSEL[1:0] = 01 (default)<p></p>
WTSEL[3:2] = 00 (default)</p>
</td>
</tr>
<tr><td><p>[15:12]</p>
</td>
<td><p><a HREF="vispGlob.htm#SRAMRWTC_LL_ctrl1_HDMBSR_1P">HDMBSR_1P</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>RTSEL[1:0] = 01 (default)<p></p>
WTSEL[3:2] = 00 (default)</p>
</td>
</tr>
<tr><td><p>[19:16]</p>
</td>
<td><p><a HREF="vispGlob.htm#SRAMRWTC_LL_ctrl1_SHCSBSR1P">SHCSBSR1P</a></p>
</td>
<td><p>0x5</p>
</td>
<td><p>RTSEL[1:0] = 01 (default)<p></p>
WTSEL[3:2] = 01 (default)</p>
</td>
</tr>
<tr><td><p>[23:20]</p>
</td>
<td><p><a HREF="vispGlob.htm#SRAMRWTC_LL_ctrl1_HDSBSR_1P">HDSBSR_1P</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>RTSEL[1:0] = 01 (default)<p></p>
WTSEL[3:2] = 00 (default)</p>
</td>
</tr>
<tr><td><p>[27:24]</p>
</td>
<td><p><a HREF="vispGlob.htm#SRAMRWTC_LL_ctrl1_SPSRAM_WT0">SPSRAM_WT0</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>RTSEL[1:0] = 01 (default)<p></p>
WTSEL[3:2] = 00 (default)</p>
</td>
</tr>
<tr><td><p>[31:28]</p>
</td>
<td><p><a HREF="vispGlob.htm#SRAMRWTC_LL_ctrl1_SPSRAM_WT1">SPSRAM_WT1</a></p>
</td>
<td><p>0x5</p>
</td>
<td><p>RTSEL[1:0] = 01 (default)<p></p>
WTSEL[3:2] = 01 (default)</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="vispGlob.htm#SRAMRWTC_LL_ctrl2">VISPGLOB_SRAMRWTC_ctrl2</a></p>
</td>
<td><p>32'h000000C0</p>
</td>
<td><p>Control register</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[3:0]</p>
</td>
<td><p><a HREF="vispGlob.htm#SRAMRWTC_LL_ctrl2_L1CACHE">L1CACHE</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>MCR[1:0] = 00 (default)<p></p>
MCW[3:2] = 00 (default)</p>
</td>
</tr>
<tr><td><p>[7:4]</p>
</td>
<td><p><a HREF="vispGlob.htm#SRAMRWTC_LL_ctrl2_DPSR2P">DPSR2P</a></p>
</td>
<td><p>0x5</p>
</td>
<td><p>RTSEL[1:0] = 01 (default)<p></p>
WTSEL[3:2] = 01 (default)</p>
</td>
</tr>
<tr><td><p>[15:8]</p>
</td>
<td><p><a HREF="vispGlob.htm#SRAMRWTC_LL_ctrl2_ROM">ROM</a></p>
</td>
<td><p>0x15</p>
</td>
<td><p>RTSEL[1:0] = 01 (default)<p></p>
PTSEL[3:2] = 01 (default)<p></p>
TRB[5:4]: 01<p></p>
TM[6]: 0<p></p>
Bit 7 not used</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="vispGlob.htm#VISPGLOB_OTP_VE">VISPGLOB_OTP_VE</a></p>
</td>
<td><p>32'h000000C4</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[31:0]</p>
</td>
<td><p><a HREF="vispGlob.htm#VISPGLOB_OTP_VE_DISB">DISB</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>VENC static fuse bits to disable certain features<p></p>
End</p>
</td>
</tr>
</table><p><p></p>
</p>
</body></html>