# Single_Cycle_MIPS_Processor
The project aims to implement a 32-bit single-cycle MIPS RISC (Reduced Instruction Set Computer) processor based on Harvard architecture using verilog HDL, the processor is simulated on ModelSim tool.
