// Seed: 1410163942
module module_0;
  assign id_1 = id_1 ? 1 : id_1;
  always @(posedge 1'b0 or posedge id_1 - id_1) id_1 = #0 1'b0;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    output tri id_0,
    input wor id_1,
    output wire id_2,
    input supply0 id_3,
    input supply0 id_4,
    input wor id_5
);
  assign id_2 = 1;
  module_0 modCall_1 ();
  assign id_2 = 1 - 1;
  id_7(
      .id_0(),
      .id_1(id_1),
      .id_2(id_3),
      .id_3(1),
      .id_4(id_2),
      .id_5(1),
      .id_6(id_1),
      .id_7(1'b0),
      .id_8(1),
      .id_9(id_5)
  );
  wire id_8;
  wire id_9;
endmodule
