{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1534299578251 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1534299578258 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 15 12:19:37 2018 " "Processing started: Wed Aug 15 12:19:37 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1534299578258 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1534299578258 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Phased_WiFi_Telescope_FW -c Phased_WiFi_Telescope_FW " "Command: quartus_map --read_settings_files=on --write_settings_files=off Phased_WiFi_Telescope_FW -c Phased_WiFi_Telescope_FW" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1534299578258 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "WiPhase_top_level/synthesis/WiPhase_top_level.qip " "Tcl Script File WiPhase_top_level/synthesis/WiPhase_top_level.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE WiPhase_top_level/synthesis/WiPhase_top_level.qip " "set_global_assignment -name QIP_FILE WiPhase_top_level/synthesis/WiPhase_top_level.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1534299578713 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1534299578713 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "High Performance Effort timing performance increased compilation time " "High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1534299579684 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1534299579781 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1534299579781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cyclone_10_lp_eval_leds.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cyclone_10_lp_eval_leds.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cyclone_10_lp_eval_leds-rtl " "Found design unit 1: cyclone_10_lp_eval_leds-rtl" {  } { { "cyclone_10_lp_eval_leds.vhd" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/cyclone_10_lp_eval_leds.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534299604386 ""} { "Info" "ISGN_ENTITY_NAME" "1 cyclone_10_lp_eval_leds " "Found entity 1: cyclone_10_lp_eval_leds" {  } { { "cyclone_10_lp_eval_leds.vhd" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/cyclone_10_lp_eval_leds.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534299604386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1534299604386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c10lp_baseline_pinout.v 1 1 " "Found 1 design units, including 1 entities, in source file c10lp_baseline_pinout.v" { { "Info" "ISGN_ENTITY_NAME" "1 c10lp_baseline_pinout " "Found entity 1: c10lp_baseline_pinout" {  } { { "c10lp_baseline_pinout.v" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/c10lp_baseline_pinout.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534299604417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1534299604417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_lvds.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adc_lvds.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adc_lvds-SYN " "Found design unit 1: adc_lvds-SYN" {  } { { "adc_lvds.vhd" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/adc_lvds.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534299604427 ""} { "Info" "ISGN_ENTITY_NAME" "1 adc_lvds " "Found entity 1: adc_lvds" {  } { { "adc_lvds.vhd" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/adc_lvds.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534299604427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1534299604427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hmcad1511_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hmcad1511_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hmcad1511_controller-arch " "Found design unit 1: hmcad1511_controller-arch" {  } { { "hmcad1511_controller.vhd" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/hmcad1511_controller.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534299604442 ""} { "Info" "ISGN_ENTITY_NAME" "1 hmcad1511_controller " "Found entity 1: hmcad1511_controller" {  } { { "hmcad1511_controller.vhd" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/hmcad1511_controller.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534299604442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1534299604442 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "adc_spi.vhd " "Can't analyze file -- file adc_spi.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1534299604451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lvds_glue.vhd 4 2 " "Found 4 design units, including 2 entities, in source file lvds_glue.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lvds_glue_iobuf_in_t1j-RTL " "Found design unit 1: lvds_glue_iobuf_in_t1j-RTL" {  } { { "lvds_glue.vhd" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/lvds_glue.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534299604559 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 lvds_glue-RTL " "Found design unit 2: lvds_glue-RTL" {  } { { "lvds_glue.vhd" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/lvds_glue.vhd" 110 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534299604559 ""} { "Info" "ISGN_ENTITY_NAME" "1 lvds_glue_iobuf_in_t1j " "Found entity 1: lvds_glue_iobuf_in_t1j" {  } { { "lvds_glue.vhd" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/lvds_glue.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534299604559 ""} { "Info" "ISGN_ENTITY_NAME" "2 lvds_glue " "Found entity 2: lvds_glue" {  } { { "lvds_glue.vhd" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/lvds_glue.vhd" 100 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534299604559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1534299604559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_controller-SYN " "Found design unit 1: pll_controller-SYN" {  } { { "pll_controller.vhd" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/pll_controller.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534299604571 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll_controller " "Found entity 1: pll_controller" {  } { { "pll_controller.vhd" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/pll_controller.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534299604571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1534299604571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wiphase_phys.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wiphase_phys.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 WiPhase_phys-arch " "Found design unit 1: WiPhase_phys-arch" {  } { { "WiPhase_phys.vhd" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_phys.vhd" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534299604585 ""} { "Info" "ISGN_ENTITY_NAME" "1 WiPhase_phys " "Found entity 1: WiPhase_phys" {  } { { "WiPhase_phys.vhd" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_phys.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534299604585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1534299604585 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "WiPhase_phys " "Elaborating entity \"WiPhase_phys\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1534299604744 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ENET_MDC WiPhase_phys.vhd(17) " "VHDL Signal Declaration warning at WiPhase_phys.vhd(17): used implicit default value for signal \"ENET_MDC\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "WiPhase_phys.vhd" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_phys.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1534299604762 "|WiPhase_phys"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ENET_RG_TXCLK WiPhase_phys.vhd(27) " "VHDL Signal Declaration warning at WiPhase_phys.vhd(27): used implicit default value for signal \"ENET_RG_TXCLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "WiPhase_phys.vhd" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_phys.vhd" 27 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1534299604763 "|WiPhase_phys"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ENET_RG_TXCTL WiPhase_phys.vhd(28) " "VHDL Signal Declaration warning at WiPhase_phys.vhd(28): used implicit default value for signal \"ENET_RG_TXCTL\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "WiPhase_phys.vhd" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_phys.vhd" 28 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1534299604763 "|WiPhase_phys"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "adc_cs WiPhase_phys.vhd(35) " "VHDL Signal Declaration warning at WiPhase_phys.vhd(35): used implicit default value for signal \"adc_cs\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "WiPhase_phys.vhd" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_phys.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1534299604763 "|WiPhase_phys"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "vga_cs WiPhase_phys.vhd(36) " "VHDL Signal Declaration warning at WiPhase_phys.vhd(36): used implicit default value for signal \"vga_cs\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "WiPhase_phys.vhd" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_phys.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1534299604764 "|WiPhase_phys"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "dac_cs WiPhase_phys.vhd(37) " "VHDL Signal Declaration warning at WiPhase_phys.vhd(37): used implicit default value for signal \"dac_cs\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "WiPhase_phys.vhd" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_phys.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1534299604764 "|WiPhase_phys"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mosi WiPhase_phys.vhd(38) " "VHDL Signal Declaration warning at WiPhase_phys.vhd(38): used implicit default value for signal \"mosi\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "WiPhase_phys.vhd" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_phys.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1534299604764 "|WiPhase_phys"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "sclk WiPhase_phys.vhd(39) " "VHDL Signal Declaration warning at WiPhase_phys.vhd(39): used implicit default value for signal \"sclk\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "WiPhase_phys.vhd" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_phys.vhd" 39 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1534299604764 "|WiPhase_phys"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "USER_LED\[1..0\] WiPhase_phys.vhd(42) " "Using initial value X (don't care) for net \"USER_LED\[1..0\]\" at WiPhase_phys.vhd(42)" {  } { { "WiPhase_phys.vhd" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_phys.vhd" 42 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534299604767 "|WiPhase_phys"}
{ "Error" "ESGN_ENTITY_IS_MISSING" "u1 WiPhase_top_level " "Node instance \"u1\" instantiates undefined entity \"WiPhase_top_level\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "WiPhase_phys.vhd" "u1" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_phys.vhd" 124 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1534299604844 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 12 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4806 " "Peak virtual memory: 4806 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1534299605278 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Aug 15 12:20:05 2018 " "Processing ended: Wed Aug 15 12:20:05 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1534299605278 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1534299605278 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1534299605278 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1534299605278 ""}
