// Seed: 1981193528
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14;
endmodule
module module_1 #(
    parameter id_14 = 32'd50,
    parameter id_3  = 32'd9
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    _id_14
);
  inout wire _id_14;
  input wire id_13;
  input wire id_12;
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  xor primCall (id_10, id_12, id_6, id_11, id_9, id_13, id_4, id_7);
  inout wire id_6;
  input wire id_5;
  inout logic [7:0] id_4;
  input wire _id_3;
  output logic [7:0] id_2;
  output wire id_1;
  assign id_4[id_14] = 1;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_8,
      id_6
  );
  wire [1 : -1] id_15;
  ;
  assign id_2[id_3 : 1] = id_6 * "" / -1 - id_9;
  logic \id_16 ;
  ;
endmodule
