// Seed: 415094157
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  id_8 :
  assert property (@(negedge (1'b0)) id_2)
  else id_3 = 1'b0;
  wire id_9;
  wire id_10;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_3[1] = (id_6);
  and (id_6, id_2, id_8, id_7, id_1, id_4, id_3);
  wire id_8;
  module_0(
      id_8, id_6, id_6, id_1, id_7, id_7, id_6
  );
endmodule
