
---------- Begin Simulation Statistics ----------
final_tick                               2541785669500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 207670                       # Simulator instruction rate (inst/s)
host_mem_usage                                 746816                       # Number of bytes of host memory used
host_op_rate                                   207669                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    20.20                       # Real time elapsed on the host
host_tick_rate                              583065106                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4194162                       # Number of instructions simulated
sim_ops                                       4194162                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011776                       # Number of seconds simulated
sim_ticks                                 11775824500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             47.291279                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  363887                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               769459                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2550                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             73500                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            835350                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              50319                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          238802                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           188483                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1007525                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   63368                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        26185                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4194162                       # Number of instructions committed
system.cpu.committedOps                       4194162                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.612037                       # CPI: cycles per instruction
system.cpu.discardedOps                        194518                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   607304                       # DTB accesses
system.cpu.dtb.data_acv                           131                       # DTB access violations
system.cpu.dtb.data_hits                      1452106                       # DTB hits
system.cpu.dtb.data_misses                       7602                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   405973                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       849761                       # DTB read hits
system.cpu.dtb.read_misses                       6812                       # DTB read misses
system.cpu.dtb.write_accesses                  201331                       # DTB write accesses
system.cpu.dtb.write_acv                           88                       # DTB write access violations
system.cpu.dtb.write_hits                      602345                       # DTB write hits
system.cpu.dtb.write_misses                       790                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18043                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3388913                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1031331                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           659110                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16681922                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.178188                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  938714                       # ITB accesses
system.cpu.itb.fetch_acv                         1418                       # ITB acv
system.cpu.itb.fetch_hits                      932105                       # ITB hits
system.cpu.itb.fetch_misses                      6609                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.47%      9.47% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.89% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4196     69.25%     79.14% # number of callpals executed
system.cpu.kern.callpal::rdps                      48      0.79%     79.93% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.00% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.05% # number of callpals executed
system.cpu.kern.callpal::rti                      896     14.79%     94.83% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.88%     98.71% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.29%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6059                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14402                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2423     47.43%     47.43% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.52% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.23%     47.76% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2669     52.24%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5109                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2410     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.25%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2410     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4837                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              10867416000     92.25%     92.25% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 8887000      0.08%     92.33% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                17392500      0.15%     92.48% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               886390500      7.52%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11780086000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994635                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.902960                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.946761                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 869                      
system.cpu.kern.mode_good::user                   869                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1470                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 869                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.591156                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743053                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         7972853500     67.68%     67.68% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3807232500     32.32%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         23537793                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85404      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2540393     60.57%     62.61% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3673      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 838921     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592361     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104755      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4194162                       # Class of committed instruction
system.cpu.quiesceCycles                        13856                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6855871                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          434                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       155159                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        311921                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2541785669500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2541785669500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22804455                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22804455                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22804455                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22804455                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 116945.923077                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116945.923077                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 116945.923077                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116945.923077                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13042488                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13042488                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13042488                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13042488                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66884.553846                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66884.553846                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66884.553846                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66884.553846                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22454958                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22454958                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 116952.906250                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116952.906250                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12842991                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12842991                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66890.578125                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66890.578125                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2541785669500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.289546                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539363522000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.289546                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.205597                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.205597                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2541785669500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             127695                       # Transaction distribution
system.membus.trans_dist::WriteReq                 99                       # Transaction distribution
system.membus.trans_dist::WriteResp                99                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34838                       # Transaction distribution
system.membus.trans_dist::WritebackClean        86139                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34160                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28988                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28988                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          86729                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         40860                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       259534                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       259534                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       208520                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       208938                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 468846                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11059520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11059520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6688320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6688753                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17759537                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               66                       # Total snoops (count)
system.membus.snoopTraffic                       4224                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            156991                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002771                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052566                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  156556     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     435      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              156991                       # Request fanout histogram
system.membus.reqLayer0.occupancy              349500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           818337536                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          375750250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2541785669500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          459775500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2541785669500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2541785669500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2541785669500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2541785669500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2541785669500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2541785669500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2541785669500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2541785669500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2541785669500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2541785669500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2541785669500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2541785669500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2541785669500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2541785669500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2541785669500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2541785669500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2541785669500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2541785669500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2541785669500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2541785669500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2541785669500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2541785669500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2541785669500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2541785669500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2541785669500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2541785669500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2541785669500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2541785669500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5546624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4469952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10016576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5546624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5546624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2229632                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2229632                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           86666                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           69843                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              156509                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34838                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34838                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         471017889                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         379587179                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             850605068                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    471017889                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        471017889                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      189339778                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            189339778                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      189339778                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        471017889                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        379587179                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1039944846                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    118479.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     76734.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69321.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000124546500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7296                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7296                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              405267                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             111232                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      156509                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     120766                       # Number of write requests accepted
system.mem_ctrls.readBursts                    156509                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   120766                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10454                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2287                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8751                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6744                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9766                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7162                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8330                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10046                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8434                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8680                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11746                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9267                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10522                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            11993                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8873                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13487                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5489                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6765                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7034                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4569                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8319                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7935                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7696                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9826                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7201                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6885                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10510                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8434                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7826                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8032                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5452                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9936                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3151                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5645                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.75                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1996254250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  730275000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4734785500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13667.83                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32417.83                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   103612                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   79897                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.94                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.44                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                156509                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               120766                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  133689                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12064                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     302                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        80988                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.995703                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.422520                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.914038                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34228     42.26%     42.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24211     29.89%     72.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9930     12.26%     84.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4482      5.53%     89.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2332      2.88%     92.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1421      1.75%     94.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          962      1.19%     95.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          642      0.79%     96.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2780      3.43%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        80988                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7296                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.016996                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.396246                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.840605                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1286     17.63%     17.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5533     75.84%     93.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           294      4.03%     97.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            88      1.21%     98.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            35      0.48%     99.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            20      0.27%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           11      0.15%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            9      0.12%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            9      0.12%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            6      0.08%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7296                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7296                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.235060                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.219646                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.740660                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6544     89.69%     89.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               94      1.29%     90.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              428      5.87%     96.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              157      2.15%     99.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               71      0.97%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7296                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9347520                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  669056                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7580864                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10016576                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7729024                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       793.79                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       643.77                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    850.61                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    656.35                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.23                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.20                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11775819500                       # Total gap between requests
system.mem_ctrls.avgGap                      42469.82                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4910976                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4436544                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7580864                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 417038823.905706107616                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 376750179.998012006283                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 643765028.937039613724                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        86666                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        69843                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       120766                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2490390500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2244395000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 289399796500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28735.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32134.86                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2396368.15                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.37                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            311582460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            165594825                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           557933880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          307906920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     929335680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5150774220                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        184422720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7607550705                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        646.031257                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    427791750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    393120000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  10954912750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            266736120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            141754635                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           484898820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          310407300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     929335680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5096526750                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        230104800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7459764105                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.481257                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    545267250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    393120000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10837437250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2541785669500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 291                       # Transaction distribution
system.iobus.trans_dist::WriteResp                291                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          433                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12745                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                49000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              315000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1003455                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              137000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              137500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               15500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     11768624500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2541785669500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1608614                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1608614                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1608614                       # number of overall hits
system.cpu.icache.overall_hits::total         1608614                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        86730                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          86730                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        86730                       # number of overall misses
system.cpu.icache.overall_misses::total         86730                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5326912000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5326912000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5326912000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5326912000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1695344                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1695344                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1695344                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1695344                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.051158                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.051158                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.051158                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.051158                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61419.485760                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61419.485760                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61419.485760                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61419.485760                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        86139                       # number of writebacks
system.cpu.icache.writebacks::total             86139                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        86730                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        86730                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        86730                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        86730                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5240183000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5240183000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5240183000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5240183000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.051158                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.051158                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.051158                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.051158                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60419.497290                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60419.497290                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60419.497290                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60419.497290                       # average overall mshr miss latency
system.cpu.icache.replacements                  86139                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1608614                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1608614                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        86730                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         86730                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5326912000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5326912000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1695344                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1695344                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.051158                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.051158                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61419.485760                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61419.485760                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        86730                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        86730                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5240183000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5240183000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.051158                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.051158                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60419.497290                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60419.497290                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2541785669500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.801362                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1630228                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             86217                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             18.908429                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.801362                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995706                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995706                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           80                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           42                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          385                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3477417                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3477417                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2541785669500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1312864                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1312864                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1312864                       # number of overall hits
system.cpu.dcache.overall_hits::total         1312864                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105654                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105654                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105654                       # number of overall misses
system.cpu.dcache.overall_misses::total        105654                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6772174500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6772174500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6772174500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6772174500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1418518                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1418518                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1418518                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1418518                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074482                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074482                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074482                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074482                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64097.663127                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64097.663127                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64097.663127                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64097.663127                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34662                       # number of writebacks
system.cpu.dcache.writebacks::total             34662                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36696                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36696                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36696                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36696                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        68958                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        68958                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        68958                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        68958                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4389882500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4389882500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4389882500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4389882500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21603000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21603000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048613                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048613                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048613                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048613                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63660.235216                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63660.235216                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63660.235216                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63660.235216                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 104362.318841                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 104362.318841                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  68819                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       782192                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          782192                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49187                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49187                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3291219500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3291219500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       831379                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       831379                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.059163                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059163                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66912.385386                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66912.385386                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9230                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9230                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        39957                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        39957                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2667763500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2667763500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21603000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21603000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.048061                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.048061                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66765.860800                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66765.860800                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200027.777778                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200027.777778                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       530672                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         530672                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56467                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56467                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3480955000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3480955000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587139                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587139                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096173                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096173                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61645.828537                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61645.828537                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27466                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27466                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29001                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29001                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1722119000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1722119000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049394                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049394                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59381.366160                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59381.366160                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10275                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10275                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          902                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          902                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     65007000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     65007000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.080701                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.080701                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 72069.844789                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 72069.844789                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          902                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          902                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     64105000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     64105000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.080701                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.080701                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 71069.844789                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 71069.844789                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11111                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11111                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11111                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11111                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2541785669500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.438168                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1379375                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68819                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.043520                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.438168                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978944                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978944                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          726                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          251                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2951455                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2951455                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3212388012000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 223071                       # Simulator instruction rate (inst/s)
host_mem_usage                                 749888                       # Number of bytes of host memory used
host_op_rate                                   223071                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1773.82                       # Real time elapsed on the host
host_tick_rate                              376785422                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   395689106                       # Number of instructions simulated
sim_ops                                     395689106                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.668351                       # Number of seconds simulated
sim_ticks                                668350709500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             68.763627                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                59670241                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             86775878                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect             147007                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           8080627                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          76066265                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            3764782                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups        12948951                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          9184169                       # Number of indirect misses.
system.cpu.branchPred.lookups               109782407                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 9797994                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       467944                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   390753563                       # Number of instructions committed
system.cpu.committedOps                     390753563                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.420446                       # CPI: cycles per instruction
system.cpu.discardedOps                      14825542                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                107164645                       # DTB accesses
system.cpu.dtb.data_acv                            38                       # DTB access violations
system.cpu.dtb.data_hits                    110953693                       # DTB hits
system.cpu.dtb.data_misses                    1173660                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 73078099                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                     73379430                       # DTB read hits
system.cpu.dtb.read_misses                    1140045                       # DTB read misses
system.cpu.dtb.write_accesses                34086546                       # DTB write accesses
system.cpu.dtb.write_acv                           25                       # DTB write access violations
system.cpu.dtb.write_hits                    37574263                       # DTB write hits
system.cpu.dtb.write_misses                     33615                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              364112                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          291830076                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          84560931                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         38947597                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       622480191                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.292360                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               207493938                       # ITB accesses
system.cpu.itb.fetch_acv                          395                       # ITB acv
system.cpu.itb.fetch_hits                   207491957                       # ITB hits
system.cpu.itb.fetch_misses                      1981                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   188      0.05%      0.05% # number of callpals executed
system.cpu.kern.callpal::tbi                        9      0.00%      0.06% # number of callpals executed
system.cpu.kern.callpal::swpipl                 24130      6.95%      7.01% # number of callpals executed
system.cpu.kern.callpal::rdps                    1549      0.45%      7.46% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%      7.46% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%      7.46% # number of callpals executed
system.cpu.kern.callpal::rti                     3677      1.06%      8.52% # number of callpals executed
system.cpu.kern.callpal::callsys                  186      0.05%      8.57% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.00%      8.57% # number of callpals executed
system.cpu.kern.callpal::rdunique              317318     91.43%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                 347064                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                    1392905                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       99                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                    10331     36.20%     36.20% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      51      0.18%     36.37% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     684      2.40%     38.77% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   17476     61.23%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                28542                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                     10330     48.28%     48.28% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       51      0.24%     48.52% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      684      3.20%     51.72% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                    10330     48.28%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 21395                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             654260448500     97.92%     97.92% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                84290000      0.01%     97.93% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               834249000      0.12%     98.06% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             12975302500      1.94%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         668154290000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999903                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.591096                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.749597                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                3585                      
system.cpu.kern.mode_good::user                  3585                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              3865                       # number of protection mode switches
system.cpu.kern.mode_switch::user                3585                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.927555                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.962416                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        51094647500      7.65%      7.65% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         617059642500     92.35%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      188                       # number of times the context was actually changed
system.cpu.numCycles                       1336551467                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        99                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            30142815      7.71%      7.71% # Class of committed instruction
system.cpu.op_class_0::IntAlu               235767880     60.34%     68.05% # Class of committed instruction
system.cpu.op_class_0::IntMult                 223611      0.06%     68.11% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.11% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                233503      0.06%     68.17% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                 43427      0.01%     68.18% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                 14481      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::MemRead               75886583     19.42%     87.60% # Class of committed instruction
system.cpu.op_class_0::MemWrite              37436020      9.58%     97.18% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             44530      0.01%     97.19% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            44550      0.01%     97.21% # Class of committed instruction
system.cpu.op_class_0::IprAccess             10916163      2.79%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                390753563                       # Class of committed instruction
system.cpu.quiesceCycles                       149952                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       714071276                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1957888                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 236                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        242                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          151                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      6610735                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      13221361                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 670602342500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 670602342500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        30666                       # number of demand (read+write) misses
system.iocache.demand_misses::total             30666                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        30666                       # number of overall misses
system.iocache.overall_misses::total            30666                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   3618426616                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   3618426616                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   3618426616                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   3618426616                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        30666                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           30666                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        30666                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          30666                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117994.737364                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117994.737364                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117994.737364                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117994.737364                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           282                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   10                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    28.200000                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          30592                       # number of writebacks
system.iocache.writebacks::total                30592                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        30666                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        30666                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        30666                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        30666                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   2083395223                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   2083395223                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   2083395223                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   2083395223                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67938.277669                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67938.277669                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67938.277669                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67938.277669                       # average overall mshr miss latency
system.iocache.replacements                     30666                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           74                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               74                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      8523467                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      8523467                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           74                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             74                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115181.986486                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115181.986486                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           74                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           74                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      4823467                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      4823467                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65181.986486                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65181.986486                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        30592                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        30592                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   3609903149                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   3609903149                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        30592                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        30592                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118001.541220                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118001.541220                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        30592                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        30592                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   2078571756                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   2078571756                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67944.944953                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67944.944953                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 670602342500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  30682                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                30682                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               275994                       # Number of tag accesses
system.iocache.tags.data_accesses              275994                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 670602342500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1205                       # Transaction distribution
system.membus.trans_dist::ReadResp            6098068                       # Transaction distribution
system.membus.trans_dist::WriteReq               1618                       # Transaction distribution
system.membus.trans_dist::WriteResp              1618                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1028635                       # Transaction distribution
system.membus.trans_dist::WritebackClean      3798566                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1783423                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               14                       # Transaction distribution
system.membus.trans_dist::ReadExReq            483170                       # Transaction distribution
system.membus.trans_dist::ReadExResp           483170                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        3798567                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2298296                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         30592                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        61332                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        61332                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port     11395700                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total     11395700                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         5646                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      8344190                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      8349836                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               19806868                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1957888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1957888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port    486216512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total    486216512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         8851                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    241883840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    241892691                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               730067091                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               74                       # Total snoops (count)
system.membus.snoopTraffic                       4736                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           6613462                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000022                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.004715                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 6613315    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                     147      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             6613462                       # Request fanout histogram
system.membus.reqLayer0.occupancy             5234500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         33805307136                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               5.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy             402967                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy        15062867750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.3                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 670602342500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy        19739052500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.0                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 670602342500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 670602342500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 670602342500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 670602342500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 670602342500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 670602342500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 670602342500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 670602342500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 670602342500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 670602342500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 670602342500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 670602342500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 670602342500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 670602342500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 670602342500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 670602342500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 670602342500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 670602342500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 670602342500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 670602342500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 670602342500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 670602342500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 670602342500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 670602342500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 670602342500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 670602342500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 670602342500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 670602342500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst      243108288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      178009088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          421117376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst    243108288                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     243108288                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     65832640                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        65832640                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst         3798567                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         2781392                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             6579959                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1028635                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1028635                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         363743592                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         266340838                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             630084430                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    363743592                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        363743592                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       98500142                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             98500142                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       98500142                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        363743592                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        266340838                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            728584573                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   4451515.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples   2173115.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   2770215.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000151662500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       262946                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       262946                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            14534987                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4193672                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     6579959                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    4827162                       # Number of write requests accepted
system.mem_ctrls.readBursts                   6579959                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  4827162                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                1636629                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                375647                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            169392                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            254841                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            369619                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            147667                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            201403                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            364472                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            295426                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            499972                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            189871                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            187904                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           595130                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           280082                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           291708                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           220694                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           414768                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           460381                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            112882                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            367501                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            318118                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             87783                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            152348                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            330621                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            178270                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            621208                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             86279                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             79822                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           454549                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           292395                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           262830                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           127635                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           434769                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           544492                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.17                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  68642898250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                24716650000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            161330335750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13885.96                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32635.96                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        98                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3124936                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3132239                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 63.22                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.36                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               6579959                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              4827162                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4743452                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  193840                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    6038                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  91345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  97696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 248679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 269842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 266458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 265159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 268147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 281919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 266659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 266223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 266018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 263968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 263075                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 263169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 263242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 263013                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 263155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 263335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3023                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    340                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3137661                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    191.630114                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   137.693128                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   194.663417                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1165569     37.15%     37.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1242739     39.61%     76.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       316357     10.08%     86.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       161086      5.13%     91.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       105743      3.37%     95.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        36145      1.15%     96.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        25200      0.80%     97.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        16511      0.53%     97.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        68311      2.18%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3137661                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       262946                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.799769                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      9.958793                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7           15533      5.91%      5.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15          88949     33.83%     39.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23         92996     35.37%     75.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31         38224     14.54%     89.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39         20883      7.94%     97.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47          4008      1.52%     99.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55           722      0.27%     99.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63           427      0.16%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71           318      0.12%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79           224      0.09%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87           182      0.07%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95           137      0.05%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103          112      0.04%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           77      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119           49      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127           35      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135           42      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143           25      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::200-207            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        262946                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       262946                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.929339                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.881106                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.311023                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           164574     62.59%     62.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             4113      1.56%     64.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            58859     22.38%     86.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            21091      8.02%     94.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20            13006      4.95%     99.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              910      0.35%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              198      0.08%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              107      0.04%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               54      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               22      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               11      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        262946                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              316373120                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ               104744256                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               284896128                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               421117376                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            308938368                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       473.36                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       426.27                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    630.08                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    462.24                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.03                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.70                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.33                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  668350077000                       # Total gap between requests
system.mem_ctrls.avgGap                      58590.60                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst    139079360                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    177293760                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    284896128                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 208093382.745185822248                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 265270549.548208415508                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 426267413.126760542393                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst      3798567                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      2781392                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      4827162                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  69163822500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  92166513250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 16165759542500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     18207.87                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33136.83                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3348915.89                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    66.60                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          11749441200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           6244960920                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         18853698360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        11916195120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     52758853680.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     288301471350                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      13868078880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       403692699510                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        604.013273                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  33527055000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  22317620000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 612510182000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          10653708240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           5662561245                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         16442099100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        11320979400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     52758853680.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     286211303010                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      15628054560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       398677559235                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        596.509517                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  38119942250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  22317620000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 607916862750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 670602342500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 1279                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1279                       # Transaction distribution
system.iobus.trans_dist::WriteReq               32210                       # Transaction distribution
system.iobus.trans_dist::WriteResp              32210                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1602                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           56                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         2260                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1584                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         5646                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        61332                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        61332                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   66978                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         6408                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          224                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          198                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         1130                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          891                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         8851                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1958480                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1958480                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1967331                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1908500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                49000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            30740000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             4028000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           159798616                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1549500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1587500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              140000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 198                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            99                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    284282.124888                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           99    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              99                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    670523142500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     79200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 670602342500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    206876349                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        206876349                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    206876349                       # number of overall hits
system.cpu.icache.overall_hits::total       206876349                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      3798566                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        3798566                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      3798566                       # number of overall misses
system.cpu.icache.overall_misses::total       3798566                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst 179915005500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 179915005500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst 179915005500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 179915005500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    210674915                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    210674915                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    210674915                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    210674915                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.018030                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.018030                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.018030                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.018030                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 47363.927730                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 47363.927730                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 47363.927730                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 47363.927730                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      3798566                       # number of writebacks
system.cpu.icache.writebacks::total           3798566                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst      3798566                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      3798566                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      3798566                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      3798566                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst 176116438500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 176116438500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst 176116438500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 176116438500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.018030                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.018030                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.018030                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.018030                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 46363.927466                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 46363.927466                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 46363.927466                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 46363.927466                       # average overall mshr miss latency
system.cpu.icache.replacements                3798566                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    206876349                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       206876349                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      3798566                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       3798566                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst 179915005500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 179915005500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    210674915                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    210674915                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.018030                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.018030                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 47363.927730                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 47363.927730                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      3798566                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      3798566                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst 176116438500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 176116438500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.018030                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.018030                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 46363.927466                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 46363.927466                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 670602342500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999983                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           210702552                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           3799078                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             55.461497                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999983                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           32                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          201                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          123                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          133                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         425148397                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        425148397                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 670602342500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    104160372                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        104160372                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    104160372                       # number of overall hits
system.cpu.dcache.overall_hits::total       104160372                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      3165297                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3165297                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      3165297                       # number of overall misses
system.cpu.dcache.overall_misses::total       3165297                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 207570317500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 207570317500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 207570317500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 207570317500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    107325669                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    107325669                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    107325669                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    107325669                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.029492                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.029492                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.029492                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.029492                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65576.885044                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65576.885044                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65576.885044                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65576.885044                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       998043                       # number of writebacks
system.cpu.dcache.writebacks::total            998043                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       392044                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       392044                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       392044                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       392044                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      2773253                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2773253                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      2773253                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2773253                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         2823                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         2823                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 180413091000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 180413091000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 180413091000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 180413091000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    241376000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    241376000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.025840                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.025840                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.025840                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.025840                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 65054.681632                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65054.681632                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 65054.681632                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65054.681632                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 85503.365214                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 85503.365214                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                2781392                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     69180427                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        69180427                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      2296065                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2296065                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data 153923498000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 153923498000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     71476492                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     71476492                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.032123                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.032123                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67037.953194                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67037.953194                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         5911                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         5911                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      2290154                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2290154                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1205                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1205                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data 151205907000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 151205907000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    241376000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    241376000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.032041                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.032041                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66024.340285                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66024.340285                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200312.033195                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200312.033195                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     34979945                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       34979945                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       869232                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       869232                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  53646819500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  53646819500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     35849177                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     35849177                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.024247                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.024247                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61717.492568                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61717.492568                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       386133                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       386133                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       483099                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       483099                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         1618                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         1618                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  29207184000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  29207184000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.013476                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.013476                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60457.968243                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60457.968243                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data      1601865                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total      1601865                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         8153                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         8153                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    613338000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    613338000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data      1610018                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total      1610018                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.005064                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.005064                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 75228.504845                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 75228.504845                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         8153                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         8153                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    605185000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    605185000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.005064                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.005064                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 74228.504845                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 74228.504845                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data      1609723                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total      1609723                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data      1609723                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total      1609723                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 670602342500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           110176867                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2782416                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             39.597554                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          332                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          599                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           62                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         223872212                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        223872212                       # Number of data accesses

---------- End Simulation Statistics   ----------
