
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf <claire@symbioticeda.com>          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 347dd01, gcc 8.3.1 -fPIC -Os)

[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.

1. Executing Verilog-2005 frontend: /openLANE_flow/designs/sb_0__0_/src/inv_buf_passgate.v
Parsing Verilog input from `/openLANE_flow/designs/sb_0__0_/src/inv_buf_passgate.v' to AST representation.
Generating RTLIL representation for module `\const0'.
Generating RTLIL representation for module `\const1'.
Generating RTLIL representation for module `\INVTX1'.
Generating RTLIL representation for module `\buf4'.
Generating RTLIL representation for module `\tap_buf4'.
Generating RTLIL representation for module `\TGATE'.
/openLANE_flow/designs/sb_0__0_/src/inv_buf_passgate.v:187: Warning: Identifier `\sel_b' is implicitly declared.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /openLANE_flow/designs/sb_0__0_/src/logical_tile_clb.v
Parsing Verilog input from `/openLANE_flow/designs/sb_0__0_/src/logical_tile_clb.v' to AST representation.
Generating RTLIL representation for module `\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4'.
Generating RTLIL representation for module `\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff'.
Generating RTLIL representation for module `\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4'.
Generating RTLIL representation for module `\logical_tile_clb_mode_default__fle'.
Generating RTLIL representation for module `\logical_tile_clb_mode_clb_'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: /openLANE_flow/designs/sb_0__0_/src/luts.v
Parsing Verilog input from `/openLANE_flow/designs/sb_0__0_/src/luts.v' to AST representation.
Generating RTLIL representation for module `\lut4'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: /openLANE_flow/designs/sb_0__0_/src/memories.v
Parsing Verilog input from `/openLANE_flow/designs/sb_0__0_/src/memories.v' to AST representation.
Generating RTLIL representation for module `\mux_2level_tapbuf_size6_mem'.
Generating RTLIL representation for module `\mux_2level_tapbuf_size2_mem'.
Generating RTLIL representation for module `\mux_2level_tapbuf_size8_mem'.
Generating RTLIL representation for module `\mux_2level_tapbuf_size9_mem'.
Generating RTLIL representation for module `\mux_2level_tapbuf_size3_mem'.
Generating RTLIL representation for module `\mux_2level_tapbuf_size5_mem'.
Generating RTLIL representation for module `\mux_2level_tapbuf_size4_mem'.
Generating RTLIL representation for module `\mux_2level_size14_mem'.
Generating RTLIL representation for module `\mux_1level_tapbuf_size2_mem'.
Generating RTLIL representation for module `\lut4_sc_dff_compact_mem'.
Generating RTLIL representation for module `\iopad_sc_dff_compact_mem'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: /openLANE_flow/designs/sb_0__0_/src/muxes.v
Parsing Verilog input from `/openLANE_flow/designs/sb_0__0_/src/muxes.v' to AST representation.
Generating RTLIL representation for module `\mux_2level_tapbuf_size6_basis_size3'.
Generating RTLIL representation for module `\mux_2level_tapbuf_size2_basis_size2'.
Generating RTLIL representation for module `\mux_2level_tapbuf_size8_basis_size3'.
Generating RTLIL representation for module `\mux_2level_tapbuf_size9_basis_size4'.
Generating RTLIL representation for module `\mux_2level_tapbuf_size3_basis_size2'.
Generating RTLIL representation for module `\mux_2level_tapbuf_size5_basis_size3'.
Generating RTLIL representation for module `\mux_2level_tapbuf_size5_basis_size2'.
Generating RTLIL representation for module `\mux_2level_tapbuf_size4_basis_size3'.
Generating RTLIL representation for module `\mux_2level_size14_basis_size4'.
Generating RTLIL representation for module `\mux_2level_size14_basis_size3'.
Generating RTLIL representation for module `\mux_1level_tapbuf_size2_basis_size3'.
Generating RTLIL representation for module `\lut4_mux_basis_size2'.
Generating RTLIL representation for module `\mux_2level_tapbuf_size6'.
Generating RTLIL representation for module `\mux_2level_tapbuf_size2'.
Generating RTLIL representation for module `\mux_2level_tapbuf_size8'.
Generating RTLIL representation for module `\mux_2level_tapbuf_size9'.
Generating RTLIL representation for module `\mux_2level_tapbuf_size3'.
Generating RTLIL representation for module `\mux_2level_tapbuf_size5'.
Generating RTLIL representation for module `\mux_2level_tapbuf_size4'.
Generating RTLIL representation for module `\mux_2level_size14'.
Generating RTLIL representation for module `\mux_1level_tapbuf_size2'.
Generating RTLIL representation for module `\lut4_mux'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: /openLANE_flow/designs/sb_0__0_/src/sb_0_0.v
Parsing Verilog input from `/openLANE_flow/designs/sb_0__0_/src/sb_0_0.v' to AST representation.
Generating RTLIL representation for module `\sb_0__0_'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: /openLANE_flow/designs/sb_0__0_/src/wires.v
Parsing Verilog input from `/openLANE_flow/designs/sb_0__0_/src/wires.v' to AST representation.
Generating RTLIL representation for module `\direct_interc'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: /openLANE_flow/designs/sb_0__0_/src/user_defined_templates.v
Parsing Verilog input from `/openLANE_flow/designs/sb_0__0_/src/user_defined_templates.v' to AST representation.
Generating RTLIL representation for module `\static_dff'.
Generating RTLIL representation for module `\sc_dff_compact'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: /openLANE_flow/designs/sb_0__0_/src/openlane_src_cells.v
Parsing Verilog input from `/openLANE_flow/designs/sb_0__0_/src/openlane_src_cells.v' to AST representation.
Generating RTLIL representation for module `\sky130_fd_sc_hd__inv_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__inv_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__inv_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__buf_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__buf_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__buf_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or2_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux2_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfrbp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfbbp_1'.
Generating RTLIL representation for module `\iopad'.
Replacing existing blackbox module `\sky130_fd_sc_hd__inv_1' at /openLANE_flow/designs/sb_0__0_/src/openlane_src_cells.v:26.1-26.62.
Generating RTLIL representation for module `\sky130_fd_sc_hd__inv_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__but_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__ebufn_1'.
Successfully finished Verilog frontend.

10. Executing HIERARCHY pass (managing design hierarchy).

10.1. Analyzing design hierarchy..
Top module:  \sb_0__0_
Used module:     \mux_2level_tapbuf_size2_mem
Used module:         \sc_dff_compact
Used module:     \mux_2level_tapbuf_size2
Used module:         \mux_2level_tapbuf_size2_basis_size2
Used module:             \TGATE
Used module:         \tap_buf4
Used module:         \const1
Used module:         \INVTX1

10.2. Analyzing design hierarchy..
Top module:  \sb_0__0_
Used module:     \mux_2level_tapbuf_size2_mem
Used module:         \sc_dff_compact
Used module:     \mux_2level_tapbuf_size2
Used module:         \mux_2level_tapbuf_size2_basis_size2
Used module:             \TGATE
Used module:         \tap_buf4
Used module:         \const1
Used module:         \INVTX1
Removing unused module `\static_dff'.
Removing unused module `\direct_interc'.
Removing unused module `\lut4_mux'.
Removing unused module `\mux_1level_tapbuf_size2'.
Removing unused module `\mux_2level_size14'.
Removing unused module `\mux_2level_tapbuf_size4'.
Removing unused module `\mux_2level_tapbuf_size5'.
Removing unused module `\mux_2level_tapbuf_size3'.
Removing unused module `\mux_2level_tapbuf_size9'.
Removing unused module `\mux_2level_tapbuf_size8'.
Removing unused module `\mux_2level_tapbuf_size6'.
Removing unused module `\lut4_mux_basis_size2'.
Removing unused module `\mux_1level_tapbuf_size2_basis_size3'.
Removing unused module `\mux_2level_size14_basis_size3'.
Removing unused module `\mux_2level_size14_basis_size4'.
Removing unused module `\mux_2level_tapbuf_size4_basis_size3'.
Removing unused module `\mux_2level_tapbuf_size5_basis_size2'.
Removing unused module `\mux_2level_tapbuf_size5_basis_size3'.
Removing unused module `\mux_2level_tapbuf_size3_basis_size2'.
Removing unused module `\mux_2level_tapbuf_size9_basis_size4'.
Removing unused module `\mux_2level_tapbuf_size8_basis_size3'.
Removing unused module `\mux_2level_tapbuf_size6_basis_size3'.
Removing unused module `\iopad_sc_dff_compact_mem'.
Removing unused module `\lut4_sc_dff_compact_mem'.
Removing unused module `\mux_1level_tapbuf_size2_mem'.
Removing unused module `\mux_2level_size14_mem'.
Removing unused module `\mux_2level_tapbuf_size4_mem'.
Removing unused module `\mux_2level_tapbuf_size5_mem'.
Removing unused module `\mux_2level_tapbuf_size3_mem'.
Removing unused module `\mux_2level_tapbuf_size9_mem'.
Removing unused module `\mux_2level_tapbuf_size8_mem'.
Removing unused module `\mux_2level_tapbuf_size6_mem'.
Removing unused module `\lut4'.
Removing unused module `\logical_tile_clb_mode_clb_'.
Removing unused module `\logical_tile_clb_mode_default__fle'.
Removing unused module `\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4'.
Removing unused module `\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__ff'.
Removing unused module `\logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4'.
Removing unused module `\buf4'.
Removing unused module `\const0'.
Removed 40 unused modules.

11. Executing SYNTH pass.

11.1. Executing HIERARCHY pass (managing design hierarchy).

11.1.1. Analyzing design hierarchy..
Top module:  \sb_0__0_
Used module:     \mux_2level_tapbuf_size2_mem
Used module:         \sc_dff_compact
Used module:     \mux_2level_tapbuf_size2
Used module:         \mux_2level_tapbuf_size2_basis_size2
Used module:             \TGATE
Used module:         \tap_buf4
Used module:         \const1
Used module:         \INVTX1

11.1.2. Analyzing design hierarchy..
Top module:  \sb_0__0_
Used module:     \mux_2level_tapbuf_size2_mem
Used module:         \sc_dff_compact
Used module:     \mux_2level_tapbuf_size2
Used module:         \mux_2level_tapbuf_size2_basis_size2
Used module:             \TGATE
Used module:         \tap_buf4
Used module:         \const1
Used module:         \INVTX1
Removed 0 unused modules.

11.2. Executing PROC pass (convert processes to netlists).

11.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

11.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

11.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

11.2.4. Executing PROC_INIT pass (extract init attributes).

11.2.5. Executing PROC_ARST pass (detect async resets in processes).

11.2.6. Executing PROC_MUX pass (convert decision trees to multiplexers).

11.2.7. Executing PROC_DLATCH pass (convert process syncs to latches).

11.2.8. Executing PROC_DFF pass (convert process syncs to FFs).

11.2.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

11.3. Executing FLATTEN pass (flatten design).
Deleting now unused module mux_2level_tapbuf_size2.
Deleting now unused module sc_dff_compact.
Deleting now unused module mux_2level_tapbuf_size2_mem.
Deleting now unused module mux_2level_tapbuf_size2_basis_size2.
Deleting now unused module TGATE.
Deleting now unused module tap_buf4.
Deleting now unused module INVTX1.
Deleting now unused module const1.
<suppressed ~46 debug messages>

11.4. Executing OPT_EXPR pass (perform const folding).
Optimizing module sb_0__0_.

11.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sb_0__0_..

11.6. Executing CHECK pass (checking for obvious problems).
checking module sb_0__0_..
Warning: multiple conflicting drivers for sb_0__0_.\mux_top_track_8.mux_l2_in_0_.TGATE_0_.out:
    port Z[0] of cell mux_top_track_8.mux_l2_in_0_.TGATE_0_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
    port Z[0] of cell mux_top_track_8.mux_l2_in_0_.TGATE_1_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
Warning: multiple conflicting drivers for sb_0__0_.\mux_top_track_8.mux_l1_in_0_.TGATE_0_.out:
    port Z[0] of cell mux_top_track_8.mux_l1_in_0_.TGATE_0_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
    port Z[0] of cell mux_top_track_8.mux_l1_in_0_.TGATE_1_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
Warning: multiple conflicting drivers for sb_0__0_.\mux_top_track_6.mux_l2_in_0_.TGATE_0_.out:
    port Z[0] of cell mux_top_track_6.mux_l2_in_0_.TGATE_0_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
    port Z[0] of cell mux_top_track_6.mux_l2_in_0_.TGATE_1_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
Warning: multiple conflicting drivers for sb_0__0_.\mux_top_track_6.mux_l1_in_0_.TGATE_0_.out:
    port Z[0] of cell mux_top_track_6.mux_l1_in_0_.TGATE_0_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
    port Z[0] of cell mux_top_track_6.mux_l1_in_0_.TGATE_1_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
Warning: multiple conflicting drivers for sb_0__0_.\mux_top_track_4.mux_l2_in_0_.TGATE_0_.out:
    port Z[0] of cell mux_top_track_4.mux_l2_in_0_.TGATE_0_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
    port Z[0] of cell mux_top_track_4.mux_l2_in_0_.TGATE_1_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
Warning: multiple conflicting drivers for sb_0__0_.\mux_top_track_4.mux_l1_in_0_.TGATE_0_.out:
    port Z[0] of cell mux_top_track_4.mux_l1_in_0_.TGATE_0_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
    port Z[0] of cell mux_top_track_4.mux_l1_in_0_.TGATE_1_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
Warning: multiple conflicting drivers for sb_0__0_.\mux_top_track_2.mux_l2_in_0_.TGATE_0_.out:
    port Z[0] of cell mux_top_track_2.mux_l2_in_0_.TGATE_0_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
    port Z[0] of cell mux_top_track_2.mux_l2_in_0_.TGATE_1_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
Warning: multiple conflicting drivers for sb_0__0_.\mux_top_track_2.mux_l1_in_0_.TGATE_0_.out:
    port Z[0] of cell mux_top_track_2.mux_l1_in_0_.TGATE_0_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
    port Z[0] of cell mux_top_track_2.mux_l1_in_0_.TGATE_1_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
Warning: multiple conflicting drivers for sb_0__0_.\mux_top_track_16.mux_l2_in_0_.TGATE_0_.out:
    port Z[0] of cell mux_top_track_16.mux_l2_in_0_.TGATE_0_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
    port Z[0] of cell mux_top_track_16.mux_l2_in_0_.TGATE_1_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
Warning: multiple conflicting drivers for sb_0__0_.\mux_top_track_16.mux_l1_in_0_.TGATE_0_.out:
    port Z[0] of cell mux_top_track_16.mux_l1_in_0_.TGATE_0_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
    port Z[0] of cell mux_top_track_16.mux_l1_in_0_.TGATE_1_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
Warning: multiple conflicting drivers for sb_0__0_.\mux_top_track_14.mux_l2_in_0_.TGATE_0_.out:
    port Z[0] of cell mux_top_track_14.mux_l2_in_0_.TGATE_0_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
    port Z[0] of cell mux_top_track_14.mux_l2_in_0_.TGATE_1_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
Warning: multiple conflicting drivers for sb_0__0_.\mux_top_track_14.mux_l1_in_0_.TGATE_0_.out:
    port Z[0] of cell mux_top_track_14.mux_l1_in_0_.TGATE_0_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
    port Z[0] of cell mux_top_track_14.mux_l1_in_0_.TGATE_1_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
Warning: multiple conflicting drivers for sb_0__0_.\mux_top_track_12.mux_l2_in_0_.TGATE_0_.out:
    port Z[0] of cell mux_top_track_12.mux_l2_in_0_.TGATE_0_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
    port Z[0] of cell mux_top_track_12.mux_l2_in_0_.TGATE_1_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
Warning: multiple conflicting drivers for sb_0__0_.\mux_top_track_12.mux_l1_in_0_.TGATE_0_.out:
    port Z[0] of cell mux_top_track_12.mux_l1_in_0_.TGATE_0_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
    port Z[0] of cell mux_top_track_12.mux_l1_in_0_.TGATE_1_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
Warning: multiple conflicting drivers for sb_0__0_.\mux_top_track_10.mux_l2_in_0_.TGATE_0_.out:
    port Z[0] of cell mux_top_track_10.mux_l2_in_0_.TGATE_0_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
    port Z[0] of cell mux_top_track_10.mux_l2_in_0_.TGATE_1_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
Warning: multiple conflicting drivers for sb_0__0_.\mux_top_track_10.mux_l1_in_0_.TGATE_0_.out:
    port Z[0] of cell mux_top_track_10.mux_l1_in_0_.TGATE_0_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
    port Z[0] of cell mux_top_track_10.mux_l1_in_0_.TGATE_1_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
Warning: multiple conflicting drivers for sb_0__0_.\mux_top_track_0.mux_l2_in_0_.TGATE_0_.out:
    port Z[0] of cell mux_top_track_0.mux_l2_in_0_.TGATE_0_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
    port Z[0] of cell mux_top_track_0.mux_l2_in_0_.TGATE_1_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
Warning: multiple conflicting drivers for sb_0__0_.\mux_top_track_0.mux_l1_in_0_.TGATE_0_.out:
    port Z[0] of cell mux_top_track_0.mux_l1_in_0_.TGATE_0_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
    port Z[0] of cell mux_top_track_0.mux_l1_in_0_.TGATE_1_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
Warning: multiple conflicting drivers for sb_0__0_.\mux_right_track_8.mux_l2_in_0_.TGATE_0_.out:
    port Z[0] of cell mux_right_track_8.mux_l2_in_0_.TGATE_0_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
    port Z[0] of cell mux_right_track_8.mux_l2_in_0_.TGATE_1_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
Warning: multiple conflicting drivers for sb_0__0_.\mux_right_track_8.mux_l1_in_0_.TGATE_0_.out:
    port Z[0] of cell mux_right_track_8.mux_l1_in_0_.TGATE_0_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
    port Z[0] of cell mux_right_track_8.mux_l1_in_0_.TGATE_1_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
Warning: multiple conflicting drivers for sb_0__0_.\mux_right_track_6.mux_l2_in_0_.TGATE_0_.out:
    port Z[0] of cell mux_right_track_6.mux_l2_in_0_.TGATE_0_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
    port Z[0] of cell mux_right_track_6.mux_l2_in_0_.TGATE_1_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
Warning: multiple conflicting drivers for sb_0__0_.\mux_right_track_6.mux_l1_in_0_.TGATE_0_.out:
    port Z[0] of cell mux_right_track_6.mux_l1_in_0_.TGATE_0_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
    port Z[0] of cell mux_right_track_6.mux_l1_in_0_.TGATE_1_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
Warning: multiple conflicting drivers for sb_0__0_.\mux_right_track_4.mux_l2_in_0_.TGATE_0_.out:
    port Z[0] of cell mux_right_track_4.mux_l2_in_0_.TGATE_0_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
    port Z[0] of cell mux_right_track_4.mux_l2_in_0_.TGATE_1_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
Warning: multiple conflicting drivers for sb_0__0_.\mux_right_track_4.mux_l1_in_0_.TGATE_0_.out:
    port Z[0] of cell mux_right_track_4.mux_l1_in_0_.TGATE_0_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
    port Z[0] of cell mux_right_track_4.mux_l1_in_0_.TGATE_1_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
Warning: multiple conflicting drivers for sb_0__0_.\mux_right_track_2.mux_l2_in_0_.TGATE_0_.out:
    port Z[0] of cell mux_right_track_2.mux_l2_in_0_.TGATE_0_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
    port Z[0] of cell mux_right_track_2.mux_l2_in_0_.TGATE_1_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
Warning: multiple conflicting drivers for sb_0__0_.\mux_right_track_2.mux_l1_in_0_.TGATE_0_.out:
    port Z[0] of cell mux_right_track_2.mux_l1_in_0_.TGATE_0_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
    port Z[0] of cell mux_right_track_2.mux_l1_in_0_.TGATE_1_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
Warning: multiple conflicting drivers for sb_0__0_.\mux_right_track_16.mux_l2_in_0_.TGATE_0_.out:
    port Z[0] of cell mux_right_track_16.mux_l2_in_0_.TGATE_0_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
    port Z[0] of cell mux_right_track_16.mux_l2_in_0_.TGATE_1_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
Warning: multiple conflicting drivers for sb_0__0_.\mux_right_track_16.mux_l1_in_0_.TGATE_0_.out:
    port Z[0] of cell mux_right_track_16.mux_l1_in_0_.TGATE_0_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
    port Z[0] of cell mux_right_track_16.mux_l1_in_0_.TGATE_1_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
Warning: multiple conflicting drivers for sb_0__0_.\mux_right_track_14.mux_l2_in_0_.TGATE_0_.out:
    port Z[0] of cell mux_right_track_14.mux_l2_in_0_.TGATE_0_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
    port Z[0] of cell mux_right_track_14.mux_l2_in_0_.TGATE_1_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
Warning: multiple conflicting drivers for sb_0__0_.\mux_right_track_14.mux_l1_in_0_.TGATE_0_.out:
    port Z[0] of cell mux_right_track_14.mux_l1_in_0_.TGATE_0_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
    port Z[0] of cell mux_right_track_14.mux_l1_in_0_.TGATE_1_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
Warning: multiple conflicting drivers for sb_0__0_.\mux_right_track_12.mux_l2_in_0_.TGATE_0_.out:
    port Z[0] of cell mux_right_track_12.mux_l2_in_0_.TGATE_0_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
    port Z[0] of cell mux_right_track_12.mux_l2_in_0_.TGATE_1_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
Warning: multiple conflicting drivers for sb_0__0_.\mux_right_track_12.mux_l1_in_0_.TGATE_0_.out:
    port Z[0] of cell mux_right_track_12.mux_l1_in_0_.TGATE_0_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
    port Z[0] of cell mux_right_track_12.mux_l1_in_0_.TGATE_1_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
Warning: multiple conflicting drivers for sb_0__0_.\mux_right_track_10.mux_l2_in_0_.TGATE_0_.out:
    port Z[0] of cell mux_right_track_10.mux_l2_in_0_.TGATE_0_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
    port Z[0] of cell mux_right_track_10.mux_l2_in_0_.TGATE_1_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
Warning: multiple conflicting drivers for sb_0__0_.\mux_right_track_10.mux_l1_in_0_.TGATE_0_.out:
    port Z[0] of cell mux_right_track_10.mux_l1_in_0_.TGATE_0_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
    port Z[0] of cell mux_right_track_10.mux_l1_in_0_.TGATE_1_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
Warning: multiple conflicting drivers for sb_0__0_.\mux_right_track_0.mux_l2_in_0_.TGATE_0_.out:
    port Z[0] of cell mux_right_track_0.mux_l2_in_0_.TGATE_0_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
    port Z[0] of cell mux_right_track_0.mux_l2_in_0_.TGATE_1_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
Warning: multiple conflicting drivers for sb_0__0_.\mux_right_track_0.mux_l1_in_0_.TGATE_0_.out:
    port Z[0] of cell mux_right_track_0.mux_l1_in_0_.TGATE_0_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
    port Z[0] of cell mux_right_track_0.mux_l1_in_0_.TGATE_1_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
Warning: Wire sb_0__0_.\mux_top_track_8.mux_l2_in_0_.TGATE_1_.sel_b is used but has no driver.
Warning: Wire sb_0__0_.\mux_top_track_8.mux_l2_in_0_.TGATE_0_.sel_b is used but has no driver.
Warning: Wire sb_0__0_.\mux_top_track_8.mux_l1_in_0_.TGATE_1_.sel_b is used but has no driver.
Warning: Wire sb_0__0_.\mux_top_track_8.mux_l1_in_0_.TGATE_0_.sel_b is used but has no driver.
Warning: Wire sb_0__0_.\mux_top_track_6.mux_l2_in_0_.TGATE_1_.sel_b is used but has no driver.
Warning: Wire sb_0__0_.\mux_top_track_6.mux_l2_in_0_.TGATE_0_.sel_b is used but has no driver.
Warning: Wire sb_0__0_.\mux_top_track_6.mux_l1_in_0_.TGATE_1_.sel_b is used but has no driver.
Warning: Wire sb_0__0_.\mux_top_track_6.mux_l1_in_0_.TGATE_0_.sel_b is used but has no driver.
Warning: Wire sb_0__0_.\mux_top_track_4.mux_l2_in_0_.TGATE_1_.sel_b is used but has no driver.
Warning: Wire sb_0__0_.\mux_top_track_4.mux_l2_in_0_.TGATE_0_.sel_b is used but has no driver.
Warning: Wire sb_0__0_.\mux_top_track_4.mux_l1_in_0_.TGATE_1_.sel_b is used but has no driver.
Warning: Wire sb_0__0_.\mux_top_track_4.mux_l1_in_0_.TGATE_0_.sel_b is used but has no driver.
Warning: Wire sb_0__0_.\mux_top_track_2.mux_l2_in_0_.TGATE_1_.sel_b is used but has no driver.
Warning: Wire sb_0__0_.\mux_top_track_2.mux_l2_in_0_.TGATE_0_.sel_b is used but has no driver.
Warning: Wire sb_0__0_.\mux_top_track_2.mux_l1_in_0_.TGATE_1_.sel_b is used but has no driver.
Warning: Wire sb_0__0_.\mux_top_track_2.mux_l1_in_0_.TGATE_0_.sel_b is used but has no driver.
Warning: Wire sb_0__0_.\mux_top_track_16.mux_l2_in_0_.TGATE_1_.sel_b is used but has no driver.
Warning: Wire sb_0__0_.\mux_top_track_16.mux_l2_in_0_.TGATE_0_.sel_b is used but has no driver.
Warning: Wire sb_0__0_.\mux_top_track_16.mux_l1_in_0_.TGATE_1_.sel_b is used but has no driver.
Warning: Wire sb_0__0_.\mux_top_track_16.mux_l1_in_0_.TGATE_0_.sel_b is used but has no driver.
Warning: Wire sb_0__0_.\mux_top_track_14.mux_l2_in_0_.TGATE_1_.sel_b is used but has no driver.
Warning: Wire sb_0__0_.\mux_top_track_14.mux_l2_in_0_.TGATE_0_.sel_b is used but has no driver.
Warning: Wire sb_0__0_.\mux_top_track_14.mux_l1_in_0_.TGATE_1_.sel_b is used but has no driver.
Warning: Wire sb_0__0_.\mux_top_track_14.mux_l1_in_0_.TGATE_0_.sel_b is used but has no driver.
Warning: Wire sb_0__0_.\mux_top_track_12.mux_l2_in_0_.TGATE_1_.sel_b is used but has no driver.
Warning: Wire sb_0__0_.\mux_top_track_12.mux_l2_in_0_.TGATE_0_.sel_b is used but has no driver.
Warning: Wire sb_0__0_.\mux_top_track_12.mux_l1_in_0_.TGATE_1_.sel_b is used but has no driver.
Warning: Wire sb_0__0_.\mux_top_track_12.mux_l1_in_0_.TGATE_0_.sel_b is used but has no driver.
Warning: Wire sb_0__0_.\mux_top_track_10.mux_l2_in_0_.TGATE_1_.sel_b is used but has no driver.
Warning: Wire sb_0__0_.\mux_top_track_10.mux_l2_in_0_.TGATE_0_.sel_b is used but has no driver.
Warning: Wire sb_0__0_.\mux_top_track_10.mux_l1_in_0_.TGATE_1_.sel_b is used but has no driver.
Warning: Wire sb_0__0_.\mux_top_track_10.mux_l1_in_0_.TGATE_0_.sel_b is used but has no driver.
Warning: Wire sb_0__0_.\mux_top_track_0.mux_l2_in_0_.TGATE_1_.sel_b is used but has no driver.
Warning: Wire sb_0__0_.\mux_top_track_0.mux_l2_in_0_.TGATE_0_.sel_b is used but has no driver.
Warning: Wire sb_0__0_.\mux_top_track_0.mux_l1_in_0_.TGATE_1_.sel_b is used but has no driver.
Warning: Wire sb_0__0_.\mux_top_track_0.mux_l1_in_0_.TGATE_0_.sel_b is used but has no driver.
Warning: Wire sb_0__0_.\mux_right_track_8.mux_l2_in_0_.TGATE_1_.sel_b is used but has no driver.
Warning: Wire sb_0__0_.\mux_right_track_8.mux_l2_in_0_.TGATE_0_.sel_b is used but has no driver.
Warning: Wire sb_0__0_.\mux_right_track_8.mux_l1_in_0_.TGATE_1_.sel_b is used but has no driver.
Warning: Wire sb_0__0_.\mux_right_track_8.mux_l1_in_0_.TGATE_0_.sel_b is used but has no driver.
Warning: Wire sb_0__0_.\mux_right_track_6.mux_l2_in_0_.TGATE_1_.sel_b is used but has no driver.
Warning: Wire sb_0__0_.\mux_right_track_6.mux_l2_in_0_.TGATE_0_.sel_b is used but has no driver.
Warning: Wire sb_0__0_.\mux_right_track_6.mux_l1_in_0_.TGATE_1_.sel_b is used but has no driver.
Warning: Wire sb_0__0_.\mux_right_track_6.mux_l1_in_0_.TGATE_0_.sel_b is used but has no driver.
Warning: Wire sb_0__0_.\mux_right_track_4.mux_l2_in_0_.TGATE_1_.sel_b is used but has no driver.
Warning: Wire sb_0__0_.\mux_right_track_4.mux_l2_in_0_.TGATE_0_.sel_b is used but has no driver.
Warning: Wire sb_0__0_.\mux_right_track_4.mux_l1_in_0_.TGATE_1_.sel_b is used but has no driver.
Warning: Wire sb_0__0_.\mux_right_track_4.mux_l1_in_0_.TGATE_0_.sel_b is used but has no driver.
Warning: Wire sb_0__0_.\mux_right_track_2.mux_l2_in_0_.TGATE_1_.sel_b is used but has no driver.
Warning: Wire sb_0__0_.\mux_right_track_2.mux_l2_in_0_.TGATE_0_.sel_b is used but has no driver.
Warning: Wire sb_0__0_.\mux_right_track_2.mux_l1_in_0_.TGATE_1_.sel_b is used but has no driver.
Warning: Wire sb_0__0_.\mux_right_track_2.mux_l1_in_0_.TGATE_0_.sel_b is used but has no driver.
Warning: Wire sb_0__0_.\mux_right_track_16.mux_l2_in_0_.TGATE_1_.sel_b is used but has no driver.
Warning: Wire sb_0__0_.\mux_right_track_16.mux_l2_in_0_.TGATE_0_.sel_b is used but has no driver.
Warning: Wire sb_0__0_.\mux_right_track_16.mux_l1_in_0_.TGATE_1_.sel_b is used but has no driver.
Warning: Wire sb_0__0_.\mux_right_track_16.mux_l1_in_0_.TGATE_0_.sel_b is used but has no driver.
Warning: Wire sb_0__0_.\mux_right_track_14.mux_l2_in_0_.TGATE_1_.sel_b is used but has no driver.
Warning: Wire sb_0__0_.\mux_right_track_14.mux_l2_in_0_.TGATE_0_.sel_b is used but has no driver.
Warning: Wire sb_0__0_.\mux_right_track_14.mux_l1_in_0_.TGATE_1_.sel_b is used but has no driver.
Warning: Wire sb_0__0_.\mux_right_track_14.mux_l1_in_0_.TGATE_0_.sel_b is used but has no driver.
Warning: Wire sb_0__0_.\mux_right_track_12.mux_l2_in_0_.TGATE_1_.sel_b is used but has no driver.
Warning: Wire sb_0__0_.\mux_right_track_12.mux_l2_in_0_.TGATE_0_.sel_b is used but has no driver.
Warning: Wire sb_0__0_.\mux_right_track_12.mux_l1_in_0_.TGATE_1_.sel_b is used but has no driver.
Warning: Wire sb_0__0_.\mux_right_track_12.mux_l1_in_0_.TGATE_0_.sel_b is used but has no driver.
Warning: Wire sb_0__0_.\mux_right_track_10.mux_l2_in_0_.TGATE_1_.sel_b is used but has no driver.
Warning: Wire sb_0__0_.\mux_right_track_10.mux_l2_in_0_.TGATE_0_.sel_b is used but has no driver.
Warning: Wire sb_0__0_.\mux_right_track_10.mux_l1_in_0_.TGATE_1_.sel_b is used but has no driver.
Warning: Wire sb_0__0_.\mux_right_track_10.mux_l1_in_0_.TGATE_0_.sel_b is used but has no driver.
Warning: Wire sb_0__0_.\mux_right_track_0.mux_l2_in_0_.TGATE_1_.sel_b is used but has no driver.
Warning: Wire sb_0__0_.\mux_right_track_0.mux_l2_in_0_.TGATE_0_.sel_b is used but has no driver.
Warning: Wire sb_0__0_.\mux_right_track_0.mux_l1_in_0_.TGATE_1_.sel_b is used but has no driver.
Warning: Wire sb_0__0_.\mux_right_track_0.mux_l1_in_0_.TGATE_0_.sel_b is used but has no driver.
found and reported 108 problems.

11.7. Executing OPT pass (performing simple optimizations).

11.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module sb_0__0_.

11.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sb_0__0_'.
<suppressed ~105 debug messages>
Removed a total of 35 cells.

11.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sb_0__0_..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

11.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sb_0__0_.
Performed a total of 0 changes.

11.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sb_0__0_'.
Removed a total of 0 cells.

11.7.6. Executing OPT_RMDFF pass (remove dff with constant values).

11.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sb_0__0_..
Removed 0 unused cells and 35 unused wires.
<suppressed ~1 debug messages>

11.7.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module sb_0__0_.

11.7.9. Rerunning OPT passes. (Maybe there is more to do..)

11.7.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sb_0__0_..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

11.7.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sb_0__0_.
Performed a total of 0 changes.

11.7.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sb_0__0_'.
Removed a total of 0 cells.

11.7.13. Executing OPT_RMDFF pass (remove dff with constant values).

11.7.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sb_0__0_..

11.7.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module sb_0__0_.

11.7.16. Finished OPT passes. (There is nothing left to do.)

11.8. Executing WREDUCE pass (reducing word size of cells).

11.9. Executing PEEPOPT pass (run peephole optimizers).

11.10. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sb_0__0_..

11.11. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module sb_0__0_:
  created 0 $alu and 0 $macc cells.

11.12. Executing SHARE pass (SAT-based resource sharing).

11.13. Executing OPT pass (performing simple optimizations).

11.13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module sb_0__0_.

11.13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sb_0__0_'.
Removed a total of 0 cells.

11.13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sb_0__0_..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

11.13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sb_0__0_.
Performed a total of 0 changes.

11.13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sb_0__0_'.
Removed a total of 0 cells.

11.13.6. Executing OPT_RMDFF pass (remove dff with constant values).

11.13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sb_0__0_..

11.13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module sb_0__0_.

11.13.9. Finished OPT passes. (There is nothing left to do.)

11.14. Executing FSM pass (extract and optimize FSM).

11.14.1. Executing FSM_DETECT pass (finding FSMs in design).

11.14.2. Executing FSM_EXTRACT pass (extracting FSM from design).

11.14.3. Executing FSM_OPT pass (simple optimizations of FSMs).

11.14.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sb_0__0_..

11.14.5. Executing FSM_OPT pass (simple optimizations of FSMs).

11.14.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

11.14.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

11.14.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

11.15. Executing OPT pass (performing simple optimizations).

11.15.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module sb_0__0_.

11.15.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sb_0__0_'.
Removed a total of 0 cells.

11.15.3. Executing OPT_RMDFF pass (remove dff with constant values).

11.15.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sb_0__0_..

11.15.5. Finished fast OPT passes.

11.16. Executing MEMORY pass.

11.16.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

11.16.2. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

11.16.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sb_0__0_..

11.16.4. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

11.16.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sb_0__0_..

11.16.6. Executing MEMORY_COLLECT pass (generating $mem cells).

11.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sb_0__0_..

11.18. Executing OPT pass (performing simple optimizations).

11.18.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module sb_0__0_.
<suppressed ~72 debug messages>

11.18.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sb_0__0_'.
Removed a total of 0 cells.

11.18.3. Executing OPT_RMDFF pass (remove dff with constant values).

11.18.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sb_0__0_..

11.18.5. Finished fast OPT passes.

11.19. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).

11.20. Executing OPT pass (performing simple optimizations).

11.20.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module sb_0__0_.

11.20.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sb_0__0_'.
Removed a total of 0 cells.

11.20.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sb_0__0_..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

11.20.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sb_0__0_.
Performed a total of 0 changes.

11.20.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sb_0__0_'.
Removed a total of 0 cells.

11.20.6. Executing OPT_SHARE pass.

11.20.7. Executing OPT_RMDFF pass (remove dff with constant values).

11.20.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sb_0__0_..

11.20.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module sb_0__0_.

11.20.10. Finished OPT passes. (There is nothing left to do.)

11.21. Executing TECHMAP pass (map to technology primitives).

11.21.1. Executing Verilog-2005 frontend: /build/bin/../share/yosys/techmap.v
Parsing Verilog input from `/build/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

11.21.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $not.
No more expansions possible.
<suppressed ~1 debug messages>

11.22. Executing OPT pass (performing simple optimizations).

11.22.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module sb_0__0_.

11.22.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sb_0__0_'.
Removed a total of 0 cells.

11.22.3. Executing OPT_RMDFF pass (remove dff with constant values).

11.22.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sb_0__0_..

11.22.5. Finished fast OPT passes.

11.23. Executing ABC pass (technology mapping using ABC).

11.23.1. Extracting gate netlist of module `\sb_0__0_' to `<abc-temp-dir>/input.blif'..
Extracted 1 gates and 2 wires to a netlist network with 1 inputs and 1 outputs.

11.23.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

11.23.1.2. Re-integrating ABC results.
ABC RESULTS:               NOT cells:        1
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:        1
ABC RESULTS:          output signals:        1
Removing temp directory.

11.24. Executing OPT pass (performing simple optimizations).

11.24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module sb_0__0_.

11.24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sb_0__0_'.
Removed a total of 0 cells.

11.24.3. Executing OPT_RMDFF pass (remove dff with constant values).

11.24.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sb_0__0_..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

11.24.5. Finished fast OPT passes.

11.25. Executing HIERARCHY pass (managing design hierarchy).

11.25.1. Analyzing design hierarchy..
Top module:  \sb_0__0_

11.25.2. Analyzing design hierarchy..
Top module:  \sb_0__0_
Removed 0 unused modules.

11.26. Printing statistics.

=== sb_0__0_ ===

   Number of wires:               1160
   Number of wire bits:           1354
   Number of public wires:        1159
   Number of public wire bits:    1353
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                163
     $_NOT_                          1
     sky130_fd_sc_hd__dfrbp_1       36
     sky130_fd_sc_hd__ebufn_1       72
     sky130_fd_sc_hd__inv_1         54

11.27. Executing CHECK pass (checking for obvious problems).
checking module sb_0__0_..
Warning: multiple conflicting drivers for sb_0__0_.\mux_top_track_8.mux_l2_in_0_.TGATE_0_.out:
    port Z[0] of cell mux_top_track_8.mux_l2_in_0_.TGATE_0_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
    port Z[0] of cell mux_top_track_8.mux_l2_in_0_.TGATE_1_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
Warning: multiple conflicting drivers for sb_0__0_.\mux_top_track_8.mux_l1_in_0_.TGATE_0_.out:
    port Z[0] of cell mux_top_track_8.mux_l1_in_0_.TGATE_0_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
    port Z[0] of cell mux_top_track_8.mux_l1_in_0_.TGATE_1_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
Warning: multiple conflicting drivers for sb_0__0_.\mux_top_track_6.mux_l2_in_0_.TGATE_0_.out:
    port Z[0] of cell mux_top_track_6.mux_l2_in_0_.TGATE_0_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
    port Z[0] of cell mux_top_track_6.mux_l2_in_0_.TGATE_1_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
Warning: multiple conflicting drivers for sb_0__0_.\mux_top_track_6.mux_l1_in_0_.TGATE_0_.out:
    port Z[0] of cell mux_top_track_6.mux_l1_in_0_.TGATE_0_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
    port Z[0] of cell mux_top_track_6.mux_l1_in_0_.TGATE_1_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
Warning: multiple conflicting drivers for sb_0__0_.\mux_top_track_4.mux_l2_in_0_.TGATE_0_.out:
    port Z[0] of cell mux_top_track_4.mux_l2_in_0_.TGATE_0_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
    port Z[0] of cell mux_top_track_4.mux_l2_in_0_.TGATE_1_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
Warning: multiple conflicting drivers for sb_0__0_.\mux_top_track_4.mux_l1_in_0_.TGATE_0_.out:
    port Z[0] of cell mux_top_track_4.mux_l1_in_0_.TGATE_0_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
    port Z[0] of cell mux_top_track_4.mux_l1_in_0_.TGATE_1_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
Warning: multiple conflicting drivers for sb_0__0_.\mux_top_track_2.mux_l2_in_0_.TGATE_0_.out:
    port Z[0] of cell mux_top_track_2.mux_l2_in_0_.TGATE_0_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
    port Z[0] of cell mux_top_track_2.mux_l2_in_0_.TGATE_1_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
Warning: multiple conflicting drivers for sb_0__0_.\mux_top_track_2.mux_l1_in_0_.TGATE_0_.out:
    port Z[0] of cell mux_top_track_2.mux_l1_in_0_.TGATE_0_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
    port Z[0] of cell mux_top_track_2.mux_l1_in_0_.TGATE_1_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
Warning: multiple conflicting drivers for sb_0__0_.\mux_top_track_16.mux_l2_in_0_.TGATE_0_.out:
    port Z[0] of cell mux_top_track_16.mux_l2_in_0_.TGATE_0_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
    port Z[0] of cell mux_top_track_16.mux_l2_in_0_.TGATE_1_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
Warning: multiple conflicting drivers for sb_0__0_.\mux_top_track_16.mux_l1_in_0_.TGATE_0_.out:
    port Z[0] of cell mux_top_track_16.mux_l1_in_0_.TGATE_0_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
    port Z[0] of cell mux_top_track_16.mux_l1_in_0_.TGATE_1_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
Warning: multiple conflicting drivers for sb_0__0_.\mux_top_track_14.mux_l2_in_0_.TGATE_0_.out:
    port Z[0] of cell mux_top_track_14.mux_l2_in_0_.TGATE_0_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
    port Z[0] of cell mux_top_track_14.mux_l2_in_0_.TGATE_1_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
Warning: multiple conflicting drivers for sb_0__0_.\mux_top_track_14.mux_l1_in_0_.TGATE_0_.out:
    port Z[0] of cell mux_top_track_14.mux_l1_in_0_.TGATE_0_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
    port Z[0] of cell mux_top_track_14.mux_l1_in_0_.TGATE_1_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
Warning: multiple conflicting drivers for sb_0__0_.\mux_top_track_12.mux_l2_in_0_.TGATE_0_.out:
    port Z[0] of cell mux_top_track_12.mux_l2_in_0_.TGATE_0_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
    port Z[0] of cell mux_top_track_12.mux_l2_in_0_.TGATE_1_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
Warning: multiple conflicting drivers for sb_0__0_.\mux_top_track_12.mux_l1_in_0_.TGATE_0_.out:
    port Z[0] of cell mux_top_track_12.mux_l1_in_0_.TGATE_0_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
    port Z[0] of cell mux_top_track_12.mux_l1_in_0_.TGATE_1_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
Warning: multiple conflicting drivers for sb_0__0_.\mux_top_track_10.mux_l2_in_0_.TGATE_0_.out:
    port Z[0] of cell mux_top_track_10.mux_l2_in_0_.TGATE_0_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
    port Z[0] of cell mux_top_track_10.mux_l2_in_0_.TGATE_1_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
Warning: multiple conflicting drivers for sb_0__0_.\mux_top_track_10.mux_l1_in_0_.TGATE_0_.out:
    port Z[0] of cell mux_top_track_10.mux_l1_in_0_.TGATE_0_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
    port Z[0] of cell mux_top_track_10.mux_l1_in_0_.TGATE_1_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
Warning: multiple conflicting drivers for sb_0__0_.\mux_top_track_0.mux_l2_in_0_.TGATE_0_.out:
    port Z[0] of cell mux_top_track_0.mux_l2_in_0_.TGATE_0_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
    port Z[0] of cell mux_top_track_0.mux_l2_in_0_.TGATE_1_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
Warning: multiple conflicting drivers for sb_0__0_.\mux_top_track_0.mux_l1_in_0_.TGATE_0_.out:
    port Z[0] of cell mux_top_track_0.mux_l1_in_0_.TGATE_0_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
    port Z[0] of cell mux_top_track_0.mux_l1_in_0_.TGATE_1_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
Warning: multiple conflicting drivers for sb_0__0_.\mux_right_track_8.mux_l2_in_0_.TGATE_0_.out:
    port Z[0] of cell mux_right_track_8.mux_l2_in_0_.TGATE_0_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
    port Z[0] of cell mux_right_track_8.mux_l2_in_0_.TGATE_1_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
Warning: multiple conflicting drivers for sb_0__0_.\mux_right_track_8.mux_l1_in_0_.TGATE_0_.out:
    port Z[0] of cell mux_right_track_8.mux_l1_in_0_.TGATE_0_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
    port Z[0] of cell mux_right_track_8.mux_l1_in_0_.TGATE_1_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
Warning: multiple conflicting drivers for sb_0__0_.\mux_right_track_6.mux_l2_in_0_.TGATE_0_.out:
    port Z[0] of cell mux_right_track_6.mux_l2_in_0_.TGATE_0_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
    port Z[0] of cell mux_right_track_6.mux_l2_in_0_.TGATE_1_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
Warning: multiple conflicting drivers for sb_0__0_.\mux_right_track_6.mux_l1_in_0_.TGATE_0_.out:
    port Z[0] of cell mux_right_track_6.mux_l1_in_0_.TGATE_0_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
    port Z[0] of cell mux_right_track_6.mux_l1_in_0_.TGATE_1_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
Warning: multiple conflicting drivers for sb_0__0_.\mux_right_track_4.mux_l2_in_0_.TGATE_0_.out:
    port Z[0] of cell mux_right_track_4.mux_l2_in_0_.TGATE_0_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
    port Z[0] of cell mux_right_track_4.mux_l2_in_0_.TGATE_1_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
Warning: multiple conflicting drivers for sb_0__0_.\mux_right_track_4.mux_l1_in_0_.TGATE_0_.out:
    port Z[0] of cell mux_right_track_4.mux_l1_in_0_.TGATE_0_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
    port Z[0] of cell mux_right_track_4.mux_l1_in_0_.TGATE_1_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
Warning: multiple conflicting drivers for sb_0__0_.\mux_right_track_2.mux_l2_in_0_.TGATE_0_.out:
    port Z[0] of cell mux_right_track_2.mux_l2_in_0_.TGATE_0_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
    port Z[0] of cell mux_right_track_2.mux_l2_in_0_.TGATE_1_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
Warning: multiple conflicting drivers for sb_0__0_.\mux_right_track_2.mux_l1_in_0_.TGATE_0_.out:
    port Z[0] of cell mux_right_track_2.mux_l1_in_0_.TGATE_0_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
    port Z[0] of cell mux_right_track_2.mux_l1_in_0_.TGATE_1_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
Warning: multiple conflicting drivers for sb_0__0_.\mux_right_track_16.mux_l2_in_0_.TGATE_0_.out:
    port Z[0] of cell mux_right_track_16.mux_l2_in_0_.TGATE_0_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
    port Z[0] of cell mux_right_track_16.mux_l2_in_0_.TGATE_1_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
Warning: multiple conflicting drivers for sb_0__0_.\mux_right_track_16.mux_l1_in_0_.TGATE_0_.out:
    port Z[0] of cell mux_right_track_16.mux_l1_in_0_.TGATE_0_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
    port Z[0] of cell mux_right_track_16.mux_l1_in_0_.TGATE_1_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
Warning: multiple conflicting drivers for sb_0__0_.\mux_right_track_14.mux_l2_in_0_.TGATE_0_.out:
    port Z[0] of cell mux_right_track_14.mux_l2_in_0_.TGATE_0_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
    port Z[0] of cell mux_right_track_14.mux_l2_in_0_.TGATE_1_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
Warning: multiple conflicting drivers for sb_0__0_.\mux_right_track_14.mux_l1_in_0_.TGATE_0_.out:
    port Z[0] of cell mux_right_track_14.mux_l1_in_0_.TGATE_0_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
    port Z[0] of cell mux_right_track_14.mux_l1_in_0_.TGATE_1_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
Warning: multiple conflicting drivers for sb_0__0_.\mux_right_track_12.mux_l2_in_0_.TGATE_0_.out:
    port Z[0] of cell mux_right_track_12.mux_l2_in_0_.TGATE_0_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
    port Z[0] of cell mux_right_track_12.mux_l2_in_0_.TGATE_1_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
Warning: multiple conflicting drivers for sb_0__0_.\mux_right_track_12.mux_l1_in_0_.TGATE_0_.out:
    port Z[0] of cell mux_right_track_12.mux_l1_in_0_.TGATE_0_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
    port Z[0] of cell mux_right_track_12.mux_l1_in_0_.TGATE_1_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
Warning: multiple conflicting drivers for sb_0__0_.\mux_right_track_10.mux_l2_in_0_.TGATE_0_.out:
    port Z[0] of cell mux_right_track_10.mux_l2_in_0_.TGATE_0_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
    port Z[0] of cell mux_right_track_10.mux_l2_in_0_.TGATE_1_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
Warning: multiple conflicting drivers for sb_0__0_.\mux_right_track_10.mux_l1_in_0_.TGATE_0_.out:
    port Z[0] of cell mux_right_track_10.mux_l1_in_0_.TGATE_0_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
    port Z[0] of cell mux_right_track_10.mux_l1_in_0_.TGATE_1_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
Warning: multiple conflicting drivers for sb_0__0_.\mux_right_track_0.mux_l2_in_0_.TGATE_0_.out:
    port Z[0] of cell mux_right_track_0.mux_l2_in_0_.TGATE_0_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
    port Z[0] of cell mux_right_track_0.mux_l2_in_0_.TGATE_1_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
Warning: multiple conflicting drivers for sb_0__0_.\mux_right_track_0.mux_l1_in_0_.TGATE_0_.out:
    port Z[0] of cell mux_right_track_0.mux_l1_in_0_.TGATE_0_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
    port Z[0] of cell mux_right_track_0.mux_l1_in_0_.TGATE_1_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
found and reported 36 problems.

12. Executing SHARE pass (SAT-based resource sharing).

13. Executing OPT pass (performing simple optimizations).

13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module sb_0__0_.

13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sb_0__0_'.
Removed a total of 0 cells.

13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sb_0__0_..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sb_0__0_.
Performed a total of 0 changes.

13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sb_0__0_'.
Removed a total of 0 cells.

13.6. Executing OPT_RMDFF pass (remove dff with constant values).

13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sb_0__0_..

13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module sb_0__0_.

13.9. Finished OPT passes. (There is nothing left to do.)

14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sb_0__0_..
Removed 0 unused cells and 972 unused wires.
<suppressed ~972 debug messages>

15. Printing statistics.

=== sb_0__0_ ===

   Number of wires:                188
   Number of wire bits:            220
   Number of public wires:         187
   Number of public wire bits:     219
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                163
     $_NOT_                          1
     sky130_fd_sc_hd__dfrbp_1       36
     sky130_fd_sc_hd__ebufn_1       72
     sky130_fd_sc_hd__inv_1         54

16. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell sky130_fd_sc_hd__dfxtp_4 (noninv, pins=3, area=23.77) is a direct match for cell type $_DFF_P_.
  cell sky130_fd_sc_hd__dfrtp_4 (noninv, pins=4, area=28.78) is a direct match for cell type $_DFF_PN0_.
  cell sky130_fd_sc_hd__dfstp_4 (noninv, pins=4, area=30.03) is a direct match for cell type $_DFF_PN1_.
  cell sky130_fd_sc_hd__dfbbn_2 (noninv, pins=6, area=35.03) is a direct match for cell type $_DFFSR_NNN_.
  final dff cell mappings:
    unmapped dff cell: $_DFF_N_
    \sky130_fd_sc_hd__dfxtp_4 _DFF_P_ (.CLK( C), .D( D), .Q( Q));
    unmapped dff cell: $_DFF_NN0_
    unmapped dff cell: $_DFF_NN1_
    unmapped dff cell: $_DFF_NP0_
    unmapped dff cell: $_DFF_NP1_
    \sky130_fd_sc_hd__dfrtp_4 _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .RESET_B( R));
    \sky130_fd_sc_hd__dfstp_4 _DFF_PN1_ (.CLK( C), .D( D), .Q( Q), .SET_B( R));
    unmapped dff cell: $_DFF_PP0_
    unmapped dff cell: $_DFF_PP1_
    \sky130_fd_sc_hd__dfbbn_2 _DFFSR_NNN_ (.CLK_N( C), .D( D), .Q( Q), .Q_N(~Q), .RESET_B( R), .SET_B( S));
    unmapped dff cell: $_DFFSR_NNP_
    unmapped dff cell: $_DFFSR_NPN_
    unmapped dff cell: $_DFFSR_NPP_
    unmapped dff cell: $_DFFSR_PNN_
    unmapped dff cell: $_DFFSR_PNP_
    unmapped dff cell: $_DFFSR_PPN_
    unmapped dff cell: $_DFFSR_PPP_

16.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
Mapping DFF cells in module `\sb_0__0_':

17. Printing statistics.

=== sb_0__0_ ===

   Number of wires:                188
   Number of wire bits:            220
   Number of public wires:         187
   Number of public wire bits:     219
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                163
     $_NOT_                          1
     sky130_fd_sc_hd__dfrbp_1       36
     sky130_fd_sc_hd__ebufn_1       72
     sky130_fd_sc_hd__inv_1         54

18. Executing ABC pass (technology mapping using ABC).

18.1. Extracting gate netlist of module `\sb_0__0_' to `/tmp/yosys-abc-xMhEmu/input.blif'..
Extracted 1 gates and 2 wires to a netlist network with 1 inputs and 1 outputs.

18.1.1. Executing ABC.
Running ABC command: /build/bin/yosys-abc -s -f /tmp/yosys-abc-xMhEmu/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-xMhEmu/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-xMhEmu/input.blif 
ABC: + read_lib -w /openLANE_flow/designs/sb_0__0_/runs/final//tmp//trimmed.lib 
ABC: Parsing finished successfully.  Parsing time =     0.03 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Library "sky130_fd_sc_hd__tt_025C_1v80" from "/openLANE_flow/designs/sb_0__0_/runs/final//tmp//trimmed.lib" has 43 cells (6 skipped: 6 seq; 0 tri-state; 0 no func; 0 dont_use).  Time =     0.04 sec
ABC: Memory =    1.92 MB. Time =     0.04 sec
ABC: + read_constr -v /openLANE_flow/designs/sb_0__0_/runs/final//tmp/synthesis/yosys.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_8".
ABC: Setting output load to be 17.650000.
ABC: + read_constr /openLANE_flow/designs/sb_0__0_/runs/final//tmp/synthesis/yosys.sdc 
ABC: + fx 
ABC: The network is unchanged by fast extract.
ABC: + mfs 
ABC: + strash 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + retime -D -D 10000 -M 5 
ABC: + scleanup 
ABC: Error: The network is combinational.
ABC: + amap -m -Q 0.1 -F 20 -A 20 -C 5000 
ABC: + retime -D -D 10000 
ABC: + buffer -N 5 -S 1000.0 
ABC: + upsize -D 10000 
ABC: Current delay (51.17 ps) does not exceed the target delay (10000.00 ps). Upsizing is not performed.
ABC: + dnsize -D 10000 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =      1 (100.0 %)   Cap = 17.7 ff (  0.0 %)   Area =       11.26 (100.0 %)   Delay =    51.17 ps  (100.0 %)               
ABC: Path  0 --       1 : 0    1 pi                     A =   0.00  Df =  21.9  -14.3 ps  S =  37.7 ps  Cin =  0.0 ff  Cout =  18.5 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --       3 : 1    1 sky130_fd_sc_hd__inv_8 A =  11.26  Df =  51.2   -2.0 ps  S =  36.5 ps  Cin = 17.7 ff  Cout =  17.6 ff  Cmax =1035.5 ff  G =   99  
ABC: Start-point = pi0 (\pReset).  End-point = po0 ($abc$75$flatten\mem_right_track_0.\sc_dff_compact_0_.$not$/openLANE_flow/designs/sb_0__0_/src/user_defined_templates.v:61$3_Y).
ABC: + print_stats -m 
ABC: netlist                       : i/o =    1/    1  lat =    0  nd =     1  edge =      1  area =11.26  delay = 1.00  lev = 1
ABC: + write_blif /tmp/yosys-abc-xMhEmu/output.blif 

18.1.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__inv_8 cells:        1
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:        1
ABC RESULTS:          output signals:        1
Removing temp directory.

19. Executing HILOMAP pass (mapping to constant drivers).

20. Executing SETUNDEF pass (replace undef values with defined constants).

21. Executing SPLITNETS pass (splitting up multi-bit signals).

22. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sb_0__0_..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

23. Executing INSBUF pass (insert buffer cells for connected wires).
Added sb_0__0_.$auto$insbuf.cc:79:execute$115: \mux_right_track_16.out -> \chanx_right_out [0]
Added sb_0__0_.$auto$insbuf.cc:79:execute$116: \mux_right_track_14.out -> \chanx_right_out [1]
Added sb_0__0_.$auto$insbuf.cc:79:execute$117: \mux_right_track_12.out -> \chanx_right_out [2]
Added sb_0__0_.$auto$insbuf.cc:79:execute$118: \mux_right_track_10.out -> \chanx_right_out [3]
Added sb_0__0_.$auto$insbuf.cc:79:execute$119: \mux_right_track_8.out -> \chanx_right_out [4]
Added sb_0__0_.$auto$insbuf.cc:79:execute$120: \mux_right_track_6.out -> \chanx_right_out [5]
Added sb_0__0_.$auto$insbuf.cc:79:execute$121: \mux_right_track_4.out -> \chanx_right_out [6]
Added sb_0__0_.$auto$insbuf.cc:79:execute$122: \mux_right_track_2.out -> \chanx_right_out [7]
Added sb_0__0_.$auto$insbuf.cc:79:execute$123: \mux_right_track_0.out -> \chanx_right_out [8]
Added sb_0__0_.$auto$insbuf.cc:79:execute$124: \mux_top_track_16.out -> \chany_top_out [0]
Added sb_0__0_.$auto$insbuf.cc:79:execute$125: \mux_top_track_14.out -> \chany_top_out [1]
Added sb_0__0_.$auto$insbuf.cc:79:execute$126: \mux_top_track_12.out -> \chany_top_out [2]
Added sb_0__0_.$auto$insbuf.cc:79:execute$127: \mux_top_track_10.out -> \chany_top_out [3]
Added sb_0__0_.$auto$insbuf.cc:79:execute$128: \mux_top_track_8.out -> \chany_top_out [4]
Added sb_0__0_.$auto$insbuf.cc:79:execute$129: \mux_top_track_6.out -> \chany_top_out [5]
Added sb_0__0_.$auto$insbuf.cc:79:execute$130: \mux_top_track_4.out -> \chany_top_out [6]
Added sb_0__0_.$auto$insbuf.cc:79:execute$131: \mux_top_track_2.out -> \chany_top_out [7]
Added sb_0__0_.$auto$insbuf.cc:79:execute$132: \mux_top_track_0.out -> \chany_top_out [8]

24. Executing CHECK pass (checking for obvious problems).
checking module sb_0__0_..
Warning: multiple conflicting drivers for sb_0__0_.\mux_top_track_8.mux_2level_tapbuf_size2_basis_size2_1_out:
    port Z[0] of cell mux_top_track_8.mux_l2_in_0_.TGATE_0_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
    port Z[0] of cell mux_top_track_8.mux_l2_in_0_.TGATE_1_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
Warning: multiple conflicting drivers for sb_0__0_.\mux_top_track_8.mux_2level_tapbuf_size2_basis_size2_0_out:
    port Z[0] of cell mux_top_track_8.mux_l1_in_0_.TGATE_0_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
    port Z[0] of cell mux_top_track_8.mux_l1_in_0_.TGATE_1_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
Warning: multiple conflicting drivers for sb_0__0_.\mux_top_track_6.mux_2level_tapbuf_size2_basis_size2_1_out:
    port Z[0] of cell mux_top_track_6.mux_l2_in_0_.TGATE_0_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
    port Z[0] of cell mux_top_track_6.mux_l2_in_0_.TGATE_1_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
Warning: multiple conflicting drivers for sb_0__0_.\mux_top_track_6.mux_2level_tapbuf_size2_basis_size2_0_out:
    port Z[0] of cell mux_top_track_6.mux_l1_in_0_.TGATE_0_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
    port Z[0] of cell mux_top_track_6.mux_l1_in_0_.TGATE_1_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
Warning: multiple conflicting drivers for sb_0__0_.\mux_top_track_4.mux_2level_tapbuf_size2_basis_size2_1_out:
    port Z[0] of cell mux_top_track_4.mux_l2_in_0_.TGATE_0_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
    port Z[0] of cell mux_top_track_4.mux_l2_in_0_.TGATE_1_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
Warning: multiple conflicting drivers for sb_0__0_.\mux_top_track_4.mux_2level_tapbuf_size2_basis_size2_0_out:
    port Z[0] of cell mux_top_track_4.mux_l1_in_0_.TGATE_0_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
    port Z[0] of cell mux_top_track_4.mux_l1_in_0_.TGATE_1_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
Warning: multiple conflicting drivers for sb_0__0_.\mux_top_track_2.mux_2level_tapbuf_size2_basis_size2_1_out:
    port Z[0] of cell mux_top_track_2.mux_l2_in_0_.TGATE_0_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
    port Z[0] of cell mux_top_track_2.mux_l2_in_0_.TGATE_1_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
Warning: multiple conflicting drivers for sb_0__0_.\mux_top_track_2.mux_2level_tapbuf_size2_basis_size2_0_out:
    port Z[0] of cell mux_top_track_2.mux_l1_in_0_.TGATE_0_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
    port Z[0] of cell mux_top_track_2.mux_l1_in_0_.TGATE_1_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
Warning: multiple conflicting drivers for sb_0__0_.\mux_top_track_16.mux_2level_tapbuf_size2_basis_size2_1_out:
    port Z[0] of cell mux_top_track_16.mux_l2_in_0_.TGATE_0_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
    port Z[0] of cell mux_top_track_16.mux_l2_in_0_.TGATE_1_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
Warning: multiple conflicting drivers for sb_0__0_.\mux_top_track_16.mux_2level_tapbuf_size2_basis_size2_0_out:
    port Z[0] of cell mux_top_track_16.mux_l1_in_0_.TGATE_0_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
    port Z[0] of cell mux_top_track_16.mux_l1_in_0_.TGATE_1_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
Warning: multiple conflicting drivers for sb_0__0_.\mux_top_track_14.mux_2level_tapbuf_size2_basis_size2_1_out:
    port Z[0] of cell mux_top_track_14.mux_l2_in_0_.TGATE_0_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
    port Z[0] of cell mux_top_track_14.mux_l2_in_0_.TGATE_1_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
Warning: multiple conflicting drivers for sb_0__0_.\mux_top_track_14.mux_2level_tapbuf_size2_basis_size2_0_out:
    port Z[0] of cell mux_top_track_14.mux_l1_in_0_.TGATE_0_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
    port Z[0] of cell mux_top_track_14.mux_l1_in_0_.TGATE_1_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
Warning: multiple conflicting drivers for sb_0__0_.\mux_top_track_12.mux_2level_tapbuf_size2_basis_size2_1_out:
    port Z[0] of cell mux_top_track_12.mux_l2_in_0_.TGATE_0_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
    port Z[0] of cell mux_top_track_12.mux_l2_in_0_.TGATE_1_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
Warning: multiple conflicting drivers for sb_0__0_.\mux_top_track_12.mux_2level_tapbuf_size2_basis_size2_0_out:
    port Z[0] of cell mux_top_track_12.mux_l1_in_0_.TGATE_0_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
    port Z[0] of cell mux_top_track_12.mux_l1_in_0_.TGATE_1_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
Warning: multiple conflicting drivers for sb_0__0_.\mux_top_track_10.mux_2level_tapbuf_size2_basis_size2_1_out:
    port Z[0] of cell mux_top_track_10.mux_l2_in_0_.TGATE_0_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
    port Z[0] of cell mux_top_track_10.mux_l2_in_0_.TGATE_1_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
Warning: multiple conflicting drivers for sb_0__0_.\mux_top_track_10.mux_2level_tapbuf_size2_basis_size2_0_out:
    port Z[0] of cell mux_top_track_10.mux_l1_in_0_.TGATE_0_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
    port Z[0] of cell mux_top_track_10.mux_l1_in_0_.TGATE_1_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
Warning: multiple conflicting drivers for sb_0__0_.\mux_top_track_0.mux_2level_tapbuf_size2_basis_size2_1_out:
    port Z[0] of cell mux_top_track_0.mux_l2_in_0_.TGATE_0_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
    port Z[0] of cell mux_top_track_0.mux_l2_in_0_.TGATE_1_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
Warning: multiple conflicting drivers for sb_0__0_.\mux_top_track_0.mux_2level_tapbuf_size2_basis_size2_0_out:
    port Z[0] of cell mux_top_track_0.mux_l1_in_0_.TGATE_0_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
    port Z[0] of cell mux_top_track_0.mux_l1_in_0_.TGATE_1_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
Warning: multiple conflicting drivers for sb_0__0_.\mux_right_track_8.mux_2level_tapbuf_size2_basis_size2_1_out:
    port Z[0] of cell mux_right_track_8.mux_l2_in_0_.TGATE_0_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
    port Z[0] of cell mux_right_track_8.mux_l2_in_0_.TGATE_1_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
Warning: multiple conflicting drivers for sb_0__0_.\mux_right_track_8.mux_2level_tapbuf_size2_basis_size2_0_out:
    port Z[0] of cell mux_right_track_8.mux_l1_in_0_.TGATE_0_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
    port Z[0] of cell mux_right_track_8.mux_l1_in_0_.TGATE_1_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
Warning: multiple conflicting drivers for sb_0__0_.\mux_right_track_6.mux_2level_tapbuf_size2_basis_size2_1_out:
    port Z[0] of cell mux_right_track_6.mux_l2_in_0_.TGATE_0_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
    port Z[0] of cell mux_right_track_6.mux_l2_in_0_.TGATE_1_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
Warning: multiple conflicting drivers for sb_0__0_.\mux_right_track_6.mux_2level_tapbuf_size2_basis_size2_0_out:
    port Z[0] of cell mux_right_track_6.mux_l1_in_0_.TGATE_0_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
    port Z[0] of cell mux_right_track_6.mux_l1_in_0_.TGATE_1_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
Warning: multiple conflicting drivers for sb_0__0_.\mux_right_track_4.mux_2level_tapbuf_size2_basis_size2_1_out:
    port Z[0] of cell mux_right_track_4.mux_l2_in_0_.TGATE_0_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
    port Z[0] of cell mux_right_track_4.mux_l2_in_0_.TGATE_1_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
Warning: multiple conflicting drivers for sb_0__0_.\mux_right_track_4.mux_2level_tapbuf_size2_basis_size2_0_out:
    port Z[0] of cell mux_right_track_4.mux_l1_in_0_.TGATE_0_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
    port Z[0] of cell mux_right_track_4.mux_l1_in_0_.TGATE_1_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
Warning: multiple conflicting drivers for sb_0__0_.\mux_right_track_2.mux_2level_tapbuf_size2_basis_size2_1_out:
    port Z[0] of cell mux_right_track_2.mux_l2_in_0_.TGATE_0_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
    port Z[0] of cell mux_right_track_2.mux_l2_in_0_.TGATE_1_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
Warning: multiple conflicting drivers for sb_0__0_.\mux_right_track_2.mux_2level_tapbuf_size2_basis_size2_0_out:
    port Z[0] of cell mux_right_track_2.mux_l1_in_0_.TGATE_0_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
    port Z[0] of cell mux_right_track_2.mux_l1_in_0_.TGATE_1_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
Warning: multiple conflicting drivers for sb_0__0_.\mux_right_track_16.mux_2level_tapbuf_size2_basis_size2_1_out:
    port Z[0] of cell mux_right_track_16.mux_l2_in_0_.TGATE_0_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
    port Z[0] of cell mux_right_track_16.mux_l2_in_0_.TGATE_1_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
Warning: multiple conflicting drivers for sb_0__0_.\mux_right_track_16.mux_2level_tapbuf_size2_basis_size2_0_out:
    port Z[0] of cell mux_right_track_16.mux_l1_in_0_.TGATE_0_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
    port Z[0] of cell mux_right_track_16.mux_l1_in_0_.TGATE_1_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
Warning: multiple conflicting drivers for sb_0__0_.\mux_right_track_14.mux_2level_tapbuf_size2_basis_size2_1_out:
    port Z[0] of cell mux_right_track_14.mux_l2_in_0_.TGATE_0_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
    port Z[0] of cell mux_right_track_14.mux_l2_in_0_.TGATE_1_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
Warning: multiple conflicting drivers for sb_0__0_.\mux_right_track_14.mux_2level_tapbuf_size2_basis_size2_0_out:
    port Z[0] of cell mux_right_track_14.mux_l1_in_0_.TGATE_0_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
    port Z[0] of cell mux_right_track_14.mux_l1_in_0_.TGATE_1_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
Warning: multiple conflicting drivers for sb_0__0_.\mux_right_track_12.mux_2level_tapbuf_size2_basis_size2_1_out:
    port Z[0] of cell mux_right_track_12.mux_l2_in_0_.TGATE_0_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
    port Z[0] of cell mux_right_track_12.mux_l2_in_0_.TGATE_1_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
Warning: multiple conflicting drivers for sb_0__0_.\mux_right_track_12.mux_2level_tapbuf_size2_basis_size2_0_out:
    port Z[0] of cell mux_right_track_12.mux_l1_in_0_.TGATE_0_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
    port Z[0] of cell mux_right_track_12.mux_l1_in_0_.TGATE_1_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
Warning: multiple conflicting drivers for sb_0__0_.\mux_right_track_10.mux_2level_tapbuf_size2_basis_size2_1_out:
    port Z[0] of cell mux_right_track_10.mux_l2_in_0_.TGATE_0_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
    port Z[0] of cell mux_right_track_10.mux_l2_in_0_.TGATE_1_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
Warning: multiple conflicting drivers for sb_0__0_.\mux_right_track_10.mux_2level_tapbuf_size2_basis_size2_0_out:
    port Z[0] of cell mux_right_track_10.mux_l1_in_0_.TGATE_0_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
    port Z[0] of cell mux_right_track_10.mux_l1_in_0_.TGATE_1_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
Warning: multiple conflicting drivers for sb_0__0_.\mux_right_track_0.mux_2level_tapbuf_size2_basis_size2_1_out:
    port Z[0] of cell mux_right_track_0.mux_l2_in_0_.TGATE_0_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
    port Z[0] of cell mux_right_track_0.mux_l2_in_0_.TGATE_1_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
Warning: multiple conflicting drivers for sb_0__0_.\mux_right_track_0.mux_2level_tapbuf_size2_basis_size2_0_out:
    port Z[0] of cell mux_right_track_0.mux_l1_in_0_.TGATE_0_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
    port Z[0] of cell mux_right_track_0.mux_l1_in_0_.TGATE_1_.sky130_fd_sc_hd__ebufn_1 (sky130_fd_sc_hd__ebufn_1)
Warning: Wire sb_0__0_.$auto$hilomap.cc:39:hilomap_worker$113 is used but has no driver.
Warning: Wire sb_0__0_.$auto$hilomap.cc:39:hilomap_worker$111 is used but has no driver.
Warning: Wire sb_0__0_.$auto$hilomap.cc:39:hilomap_worker$109 is used but has no driver.
Warning: Wire sb_0__0_.$auto$hilomap.cc:39:hilomap_worker$107 is used but has no driver.
Warning: Wire sb_0__0_.$auto$hilomap.cc:39:hilomap_worker$105 is used but has no driver.
Warning: Wire sb_0__0_.$auto$hilomap.cc:39:hilomap_worker$103 is used but has no driver.
Warning: Wire sb_0__0_.$auto$hilomap.cc:39:hilomap_worker$101 is used but has no driver.
Warning: Wire sb_0__0_.$auto$hilomap.cc:39:hilomap_worker$99 is used but has no driver.
Warning: Wire sb_0__0_.$auto$hilomap.cc:39:hilomap_worker$97 is used but has no driver.
Warning: Wire sb_0__0_.$auto$hilomap.cc:39:hilomap_worker$95 is used but has no driver.
Warning: Wire sb_0__0_.$auto$hilomap.cc:39:hilomap_worker$93 is used but has no driver.
Warning: Wire sb_0__0_.$auto$hilomap.cc:39:hilomap_worker$91 is used but has no driver.
Warning: Wire sb_0__0_.$auto$hilomap.cc:39:hilomap_worker$89 is used but has no driver.
Warning: Wire sb_0__0_.$auto$hilomap.cc:39:hilomap_worker$87 is used but has no driver.
Warning: Wire sb_0__0_.$auto$hilomap.cc:39:hilomap_worker$85 is used but has no driver.
Warning: Wire sb_0__0_.$auto$hilomap.cc:39:hilomap_worker$83 is used but has no driver.
Warning: Wire sb_0__0_.$auto$hilomap.cc:39:hilomap_worker$81 is used but has no driver.
Warning: Wire sb_0__0_.$auto$hilomap.cc:39:hilomap_worker$79 is used but has no driver.
Warning: Wire sb_0__0_.$abc$75$flatten\mem_right_track_0.\sc_dff_compact_0_.$not$/openLANE_flow/designs/sb_0__0_/src/user_defined_templates.v:61$3_Y is used but has no driver.
found and reported 55 problems.

25. Printing statistics.

=== sb_0__0_ ===

   Number of wires:                206
   Number of wire bits:            238
   Number of public wires:         187
   Number of public wire bits:     219
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                199
     sky130_fd_sc_hd__buf_2         18
     sky130_fd_sc_hd__conb_1        18
     sky130_fd_sc_hd__dfrbp_1       36
     sky130_fd_sc_hd__ebufn_1       72
     sky130_fd_sc_hd__inv_1         54
     sky130_fd_sc_hd__inv_8          1

   Area for cell type \sky130_fd_sc_hd__inv_1 is unknown!
   Area for cell type \sky130_fd_sc_hd__ebufn_1 is unknown!
   Area for cell type \sky130_fd_sc_hd__dfrbp_1 is unknown!
   Area for cell type \sky130_fd_sc_hd__buf_2 is unknown!

   Chip area for module '\sb_0__0_': 78.825600

26. Executing Verilog backend.
Dumping module `\sb_0__0_'.

Warnings: 164 unique messages, 200 total
End of script. Logfile hash: 3882e7193a, CPU: user 0.81s system 0.02s, MEM: 12.96 MB peak
Yosys 0.9+2406 (git sha1 347dd01, gcc 8.3.1 -fPIC -Os)
Time spent: 26% 17x opt_clean (0 sec), 18% 2x abc (0 sec), ...
