#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Tue Jul 31 09:25:46 2018
# Process ID: 14188
# Current directory: D:/longxin_project/nscscc_2018/lab_4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16152 D:\longxin_project\nscscc_2018\lab_4\lab_4.xpr
# Log file: D:/longxin_project/nscscc_2018/lab_4/vivado.log
# Journal file: D:/longxin_project/nscscc_2018/lab_4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/longxin_project/nscscc_2018/lab_4/lab_4.xpr
update_compile_order -fileset sources_1
update_ip_catalog
launch_simulation
open_wave_config D:/longxin_project/nscscc_2018/lab_4/testbench_behav.wcfg
source testbench.tcl
save_wave_config {D:/longxin_project/nscscc_2018/lab_4/testbench_behav.wcfg}
set_property -dict [list CONFIG.Coe_File {D:/ref_code/ref_code/coe/2.Logic_Inst_Test/inst_rom.coe}] [get_ips inst_mem]
generate_target all [get_files  D:/longxin_project/nscscc_2018/lab_4/lab_4.srcs/sources_1/ip/inst_mem/inst_mem.xci]
catch { config_ip_cache -export [get_ips -all inst_mem] }
export_ip_user_files -of_objects [get_files D:/longxin_project/nscscc_2018/lab_4/lab_4.srcs/sources_1/ip/inst_mem/inst_mem.xci] -no_script -sync -force -quiet
reset_run inst_mem_synth_1
launch_runs -jobs 4 inst_mem_synth_1
export_simulation -of_objects [get_files D:/longxin_project/nscscc_2018/lab_4/lab_4.srcs/sources_1/ip/inst_mem/inst_mem.xci] -directory D:/longxin_project/nscscc_2018/lab_4/lab_4.ip_user_files/sim_scripts -ip_user_files_dir D:/longxin_project/nscscc_2018/lab_4/lab_4.ip_user_files -ipstatic_source_dir D:/longxin_project/nscscc_2018/lab_4/lab_4.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/longxin_project/nscscc_2018/lab_4/lab_4.cache/compile_simlib/modelsim} {questa=D:/longxin_project/nscscc_2018/lab_4/lab_4.cache/compile_simlib/questa} {riviera=D:/longxin_project/nscscc_2018/lab_4/lab_4.cache/compile_simlib/riviera} {activehdl=D:/longxin_project/nscscc_2018/lab_4/lab_4.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Coe_File {D:/ref_code/ref_code/coe/5.Simple_Arithmatic_Inst_Test/inst_rom.coe}] [get_ips inst_mem]
generate_target all [get_files  D:/longxin_project/nscscc_2018/lab_4/lab_4.srcs/sources_1/ip/inst_mem/inst_mem.xci]
catch { config_ip_cache -export [get_ips -all inst_mem] }
export_ip_user_files -of_objects [get_files D:/longxin_project/nscscc_2018/lab_4/lab_4.srcs/sources_1/ip/inst_mem/inst_mem.xci] -no_script -sync -force -quiet
reset_run inst_mem_synth_1
launch_runs -jobs 4 inst_mem_synth_1
export_simulation -of_objects [get_files D:/longxin_project/nscscc_2018/lab_4/lab_4.srcs/sources_1/ip/inst_mem/inst_mem.xci] -directory D:/longxin_project/nscscc_2018/lab_4/lab_4.ip_user_files/sim_scripts -ip_user_files_dir D:/longxin_project/nscscc_2018/lab_4/lab_4.ip_user_files -ipstatic_source_dir D:/longxin_project/nscscc_2018/lab_4/lab_4.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/longxin_project/nscscc_2018/lab_4/lab_4.cache/compile_simlib/modelsim} {questa=D:/longxin_project/nscscc_2018/lab_4/lab_4.cache/compile_simlib/questa} {riviera=D:/longxin_project/nscscc_2018/lab_4/lab_4.cache/compile_simlib/riviera} {activehdl=D:/longxin_project/nscscc_2018/lab_4/lab_4.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
launch_simulation
open_wave_config D:/longxin_project/nscscc_2018/lab_4/testbench_behav.wcfg
source testbench.tcl
save_wave_config {D:/longxin_project/nscscc_2018/lab_4/testbench_behav.wcfg}
set_property -dict [list CONFIG.Coe_File {D:/ref_code/ref_code/coe/3.Shift_Inst_Test/inst_rom.coe}] [get_ips inst_mem]
generate_target all [get_files  D:/longxin_project/nscscc_2018/lab_4/lab_4.srcs/sources_1/ip/inst_mem/inst_mem.xci]
catch { config_ip_cache -export [get_ips -all inst_mem] }
export_ip_user_files -of_objects [get_files D:/longxin_project/nscscc_2018/lab_4/lab_4.srcs/sources_1/ip/inst_mem/inst_mem.xci] -no_script -sync -force -quiet
reset_run inst_mem_synth_1
launch_runs -jobs 4 inst_mem_synth_1
export_simulation -of_objects [get_files D:/longxin_project/nscscc_2018/lab_4/lab_4.srcs/sources_1/ip/inst_mem/inst_mem.xci] -directory D:/longxin_project/nscscc_2018/lab_4/lab_4.ip_user_files/sim_scripts -ip_user_files_dir D:/longxin_project/nscscc_2018/lab_4/lab_4.ip_user_files -ipstatic_source_dir D:/longxin_project/nscscc_2018/lab_4/lab_4.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/longxin_project/nscscc_2018/lab_4/lab_4.cache/compile_simlib/modelsim} {questa=D:/longxin_project/nscscc_2018/lab_4/lab_4.cache/compile_simlib/questa} {riviera=D:/longxin_project/nscscc_2018/lab_4/lab_4.cache/compile_simlib/riviera} {activehdl=D:/longxin_project/nscscc_2018/lab_4/lab_4.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
launch_simulation
open_wave_config D:/longxin_project/nscscc_2018/lab_4/testbench_behav.wcfg
source testbench.tcl
save_wave_config {D:/longxin_project/nscscc_2018/lab_4/testbench_behav.wcfg}
close_sim
