#! /usr/share/iverilog-0.10.0/bin/vvp
:ivl_version "0.10.0 (devel)" "(v0_9_6)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x108de70 .scope module, "tb_divider" "tb_divider" 2 3;
 .timescale -9 -9;
v0x10bdb40_0 .var "A", 7 0;
v0x10bdc20_0 .var "B", 7 0;
v0x10bdcf0_0 .net "Q", 7 0, L_0x10be980;  1 drivers
v0x10bddf0_0 .net "R", 7 0, L_0x10becb0;  1 drivers
v0x10bdec0_0 .var "clock", 0 0;
v0x10bdf60_0 .net "err", 0 0, L_0x10bead0;  1 drivers
v0x10be030_0 .net "ok", 0 0, L_0x10bedc0;  1 drivers
v0x10be100_0 .var "reset", 0 0;
v0x10be1d0_0 .var "start", 0 0;
S_0x108e200 .scope module, "uut" "Divide" 2 16, 3 3 0, S_0x108de70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "start"
    .port_info 3 /INPUT 8 "A"
    .port_info 4 /INPUT 8 "B"
    .port_info 5 /OUTPUT 8 "Q"
    .port_info 6 /OUTPUT 8 "R"
    .port_info 7 /OUTPUT 1 "ok"
    .port_info 8 /OUTPUT 1 "err"
L_0x10be980 .functor BUFZ 8, v0x10bd700_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x10becb0 .functor BUFZ 8, v0x10bd940_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x10bedc0 .functor NOT 1, v0x10bd0b0_0, C4<0>, C4<0>, C4<0>;
v0x108e580_0 .net "A", 7 0, v0x10bdb40_0;  1 drivers
v0x10bc700_0 .net "B", 7 0, v0x10bdc20_0;  1 drivers
v0x10bc7e0_0 .net "Q", 7 0, L_0x10be980;  alias, 1 drivers
v0x10bc8d0_0 .net "R", 7 0, L_0x10becb0;  alias, 1 drivers
v0x10bc9b0_0 .net *"_s1", 6 0, L_0x10be330;  1 drivers
v0x10bcae0_0 .net *"_s10", 8 0, L_0x10be760;  1 drivers
L_0x7ff38865a060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x10bcbc0_0 .net *"_s13", 0 0, L_0x7ff38865a060;  1 drivers
v0x10bcca0_0 .net *"_s3", 0 0, L_0x10be430;  1 drivers
v0x10bcd80_0 .net *"_s4", 7 0, L_0x10be530;  1 drivers
v0x10bcef0_0 .net *"_s6", 8 0, L_0x10be620;  1 drivers
L_0x7ff38865a018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x10bcfd0_0 .net *"_s9", 0 0, L_0x7ff38865a018;  1 drivers
v0x10bd0b0_0 .var "active", 0 0;
v0x10bd170_0 .net "clk", 0 0, v0x10bdec0_0;  1 drivers
v0x10bd230_0 .var "cycle", 4 0;
v0x10bd310_0 .var "div", 7 0;
v0x10bd3f0_0 .net "err", 0 0, L_0x10bead0;  alias, 1 drivers
v0x10bd4b0_0 .net "ok", 0 0, L_0x10bedc0;  alias, 1 drivers
v0x10bd660_0 .net "reset", 0 0, v0x10be100_0;  1 drivers
v0x10bd700_0 .var "result", 7 0;
v0x10bd7a0_0 .net "start", 0 0, v0x10be1d0_0;  1 drivers
v0x10bd860_0 .net "sub", 8 0, L_0x10be880;  1 drivers
v0x10bd940_0 .var "work", 7 0;
E_0x108e9c0 .event posedge, v0x10bd660_0, v0x10bd170_0;
L_0x10be330 .part v0x10bd940_0, 0, 7;
L_0x10be430 .part v0x10bd700_0, 7, 1;
L_0x10be530 .concat [ 1 7 0 0], L_0x10be430, L_0x10be330;
L_0x10be620 .concat [ 8 1 0 0], L_0x10be530, L_0x7ff38865a018;
L_0x10be760 .concat [ 8 1 0 0], v0x10bd310_0, L_0x7ff38865a060;
L_0x10be880 .arith/sub 9, L_0x10be620, L_0x10be760;
L_0x10bead0 .reduce/nor v0x10bdc20_0;
    .scope S_0x108e200;
T_0 ;
    %wait E_0x108e9c0;
    %load/v 8, v0x10bd660_0, 1;
    %jmp/0xz  T_0.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x10bd0b0_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0x10bd230_0, 0, 0;
    %ix/load 0, 8, 0;
    %assign/v0 v0x10bd700_0, 0, 0;
    %ix/load 0, 8, 0;
    %assign/v0 v0x10bd310_0, 0, 0;
    %ix/load 0, 8, 0;
    %assign/v0 v0x10bd940_0, 0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/v 8, v0x10bd7a0_0, 1;
    %jmp/0xz  T_0.2, 8;
    %load/v 8, v0x10bd0b0_0, 1;
    %jmp/0xz  T_0.4, 8;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_0.6, 4;
    %load/x1p 10, v0x10bd860_0, 1;
    %jmp T_0.7;
T_0.6 ;
    %mov 10, 2, 1;
T_0.7 ;
    %mov 8, 10, 1; Move signal select into place
    %pad 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_0.8, 4;
    %load/v 8, v0x10bd860_0, 8; Only need 8 of 9 bits
; Save base=8 wid=8 in lookaside.
    %ix/load 0, 8, 0;
    %assign/v0 v0x10bd940_0, 0, 8;
    %mov 8, 1, 1;
    %load/v 9, v0x10bd700_0, 7; Select 7 out of 8 bits
    %ix/load 0, 8, 0;
    %assign/v0 v0x10bd700_0, 0, 8;
    %jmp T_0.9;
T_0.8 ;
    %ix/load 1, 7, 0;
    %mov 4, 0, 1;
    %jmp/1 T_0.10, 4;
    %load/x1p 16, v0x10bd700_0, 1;
    %jmp T_0.11;
T_0.10 ;
    %mov 16, 2, 1;
T_0.11 ;
    %mov 8, 16, 1; Move signal select into place
    %load/v 9, v0x10bd940_0, 7; Select 7 out of 8 bits
    %ix/load 0, 8, 0;
    %assign/v0 v0x10bd940_0, 0, 8;
    %mov 8, 0, 1;
    %load/v 9, v0x10bd700_0, 7; Select 7 out of 8 bits
    %ix/load 0, 8, 0;
    %assign/v0 v0x10bd700_0, 0, 8;
T_0.9 ;
    %load/v 8, v0x10bd230_0, 5;
    %pad 13, 0, 1;
    %cmpi/u 8, 0, 6;
    %jmp/0xz  T_0.12, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x10bd0b0_0, 0, 0;
T_0.12 ;
    %load/v 8, v0x10bd230_0, 5;
    %subi 8, 1, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x10bd230_0, 0, 8;
    %jmp T_0.5;
T_0.4 ;
    %movi 8, 7, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x10bd230_0, 0, 8;
    %load/v 8, v0x108e580_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x10bd700_0, 0, 8;
    %load/v 8, v0x10bc700_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x10bd310_0, 0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x10bd940_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x10bd0b0_0, 0, 1;
T_0.5 ;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x108de70;
T_1 ;
    %set/v v0x10bdec0_0, 0, 1;
T_1.0 ;
    %delay 50, 0;
    %load/v 8, v0x10bdec0_0, 1;
    %inv 8, 1;
    %set/v v0x10bdec0_0, 8, 1;
    %jmp T_1.0;
    %end;
    .thread T_1;
    .scope S_0x108de70;
T_2 ;
    %vpi_call 2 32 "$dumpfile", "dump.vcd" {0 0};
    %vpi_call 2 33 "$dumpvars", 2'sb01, S_0x108de70 {0 0};
    %set/v v0x10be1d0_0, 0, 1;
    %movi 8, 64, 8;
    %set/v v0x10bdb40_0, 8, 8;
    %movi 8, 10, 8;
    %set/v v0x10bdc20_0, 8, 8;
    %set/v v0x10be100_0, 1, 1;
    %delay 1000, 0;
    %set/v v0x10be100_0, 0, 1;
    %set/v v0x10be1d0_0, 1, 1;
    %delay 900, 0;
    %vpi_call 2 44 "$finish" {0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testbench.sv";
    "design.sv";
