#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Mar 10 05:05:56 2019
# Process ID: 504
# Current directory: C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/kociemba_ACP_no_cohe/kociemba_ACP_no_cohe.runs/impl_1
# Command line: vivado.exe -log kociemba_ACP_no_cohe_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source kociemba_ACP_no_cohe_wrapper.tcl -notrace
# Log file: C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/kociemba_ACP_no_cohe/kociemba_ACP_no_cohe.runs/impl_1/kociemba_ACP_no_cohe_wrapper.vdi
# Journal file: C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/kociemba_ACP_no_cohe/kociemba_ACP_no_cohe.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source kociemba_ACP_no_cohe_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
add_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 273.516 ; gain = 40.449
Command: link_design -top kociemba_ACP_no_cohe_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/kociemba_ACP_no_cohe/kociemba_ACP_no_cohe.srcs/sources_1/bd/kociemba_ACP_no_cohe/ip/kociemba_ACP_no_cohe_axi_smc_0/kociemba_ACP_no_cohe_axi_smc_0.dcp' for cell 'kociemba_ACP_no_cohe_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/kociemba_ACP_no_cohe/kociemba_ACP_no_cohe.srcs/sources_1/bd/kociemba_ACP_no_cohe/ip/kociemba_ACP_no_cohe_processing_system7_0_0/kociemba_ACP_no_cohe_processing_system7_0_0.dcp' for cell 'kociemba_ACP_no_cohe_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/kociemba_ACP_no_cohe/kociemba_ACP_no_cohe.srcs/sources_1/bd/kociemba_ACP_no_cohe/ip/kociemba_ACP_no_cohe_rst_ps7_0_50M_0/kociemba_ACP_no_cohe_rst_ps7_0_50M_0.dcp' for cell 'kociemba_ACP_no_cohe_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/kociemba_ACP_no_cohe/kociemba_ACP_no_cohe.srcs/sources_1/bd/kociemba_ACP_no_cohe/ip/kociemba_ACP_no_cohe_solution_0_0/kociemba_ACP_no_cohe_solution_0_0.dcp' for cell 'kociemba_ACP_no_cohe_i/solution_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/kociemba_ACP_no_cohe/kociemba_ACP_no_cohe.srcs/sources_1/bd/kociemba_ACP_no_cohe/ip/kociemba_ACP_no_cohe_auto_pc_0/kociemba_ACP_no_cohe_auto_pc_0.dcp' for cell 'kociemba_ACP_no_cohe_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 1938 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/kociemba_ACP_no_cohe/kociemba_ACP_no_cohe.srcs/sources_1/bd/kociemba_ACP_no_cohe/ip/kociemba_ACP_no_cohe_processing_system7_0_0/kociemba_ACP_no_cohe_processing_system7_0_0.xdc] for cell 'kociemba_ACP_no_cohe_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/kociemba_ACP_no_cohe/kociemba_ACP_no_cohe.srcs/sources_1/bd/kociemba_ACP_no_cohe/ip/kociemba_ACP_no_cohe_processing_system7_0_0/kociemba_ACP_no_cohe_processing_system7_0_0.xdc] for cell 'kociemba_ACP_no_cohe_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/kociemba_ACP_no_cohe/kociemba_ACP_no_cohe.srcs/sources_1/bd/kociemba_ACP_no_cohe/ip/kociemba_ACP_no_cohe_axi_smc_0/bd_0/ip/ip_1/bd_4658_psr_aclk_0_board.xdc] for cell 'kociemba_ACP_no_cohe_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/kociemba_ACP_no_cohe/kociemba_ACP_no_cohe.srcs/sources_1/bd/kociemba_ACP_no_cohe/ip/kociemba_ACP_no_cohe_axi_smc_0/bd_0/ip/ip_1/bd_4658_psr_aclk_0_board.xdc] for cell 'kociemba_ACP_no_cohe_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/kociemba_ACP_no_cohe/kociemba_ACP_no_cohe.srcs/sources_1/bd/kociemba_ACP_no_cohe/ip/kociemba_ACP_no_cohe_axi_smc_0/bd_0/ip/ip_1/bd_4658_psr_aclk_0.xdc] for cell 'kociemba_ACP_no_cohe_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/kociemba_ACP_no_cohe/kociemba_ACP_no_cohe.srcs/sources_1/bd/kociemba_ACP_no_cohe/ip/kociemba_ACP_no_cohe_axi_smc_0/bd_0/ip/ip_1/bd_4658_psr_aclk_0.xdc] for cell 'kociemba_ACP_no_cohe_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/kociemba_ACP_no_cohe/kociemba_ACP_no_cohe.srcs/sources_1/bd/kociemba_ACP_no_cohe/ip/kociemba_ACP_no_cohe_rst_ps7_0_50M_0/kociemba_ACP_no_cohe_rst_ps7_0_50M_0_board.xdc] for cell 'kociemba_ACP_no_cohe_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [c:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/kociemba_ACP_no_cohe/kociemba_ACP_no_cohe.srcs/sources_1/bd/kociemba_ACP_no_cohe/ip/kociemba_ACP_no_cohe_rst_ps7_0_50M_0/kociemba_ACP_no_cohe_rst_ps7_0_50M_0_board.xdc] for cell 'kociemba_ACP_no_cohe_i/rst_ps7_0_50M/U0'
Parsing XDC File [c:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/kociemba_ACP_no_cohe/kociemba_ACP_no_cohe.srcs/sources_1/bd/kociemba_ACP_no_cohe/ip/kociemba_ACP_no_cohe_rst_ps7_0_50M_0/kociemba_ACP_no_cohe_rst_ps7_0_50M_0.xdc] for cell 'kociemba_ACP_no_cohe_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [c:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/kociemba_ACP_no_cohe/kociemba_ACP_no_cohe.srcs/sources_1/bd/kociemba_ACP_no_cohe/ip/kociemba_ACP_no_cohe_rst_ps7_0_50M_0/kociemba_ACP_no_cohe_rst_ps7_0_50M_0.xdc] for cell 'kociemba_ACP_no_cohe_i/rst_ps7_0_50M/U0'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'kociemba_ACP_no_cohe_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'kociemba_ACP_no_cohe_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'kociemba_ACP_no_cohe_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'kociemba_ACP_no_cohe_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'kociemba_ACP_no_cohe_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'kociemba_ACP_no_cohe_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'kociemba_ACP_no_cohe_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'kociemba_ACP_no_cohe_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'kociemba_ACP_no_cohe_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'kociemba_ACP_no_cohe_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 725 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 6 instances
  RAM16X1S => RAM32X1S (RAMS32): 625 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 91 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 3 instances

15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 717.418 ; gain = 443.902
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 725.418 ; gain = 8.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: fdb95563

Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1273.711 ; gain = 547.973

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 10 inverter(s) to 43 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 16d877ef2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1273.711 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 6 load pin(s).
Phase 2 Constant propagation | Checksum: 15bcbbc8b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1273.711 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 35 cells and removed 959 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1b7946847

Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1273.711 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 760 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1b7946847

Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1273.711 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1de794161

Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1273.711 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1de794161

Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1273.711 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.121 . Memory (MB): peak = 1273.711 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1de794161

Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1273.711 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=7.820 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 5 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 1 newly gated: 1 Total Ports: 10
Ending PowerOpt Patch Enables Task | Checksum: 21301cd54

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.223 . Memory (MB): peak = 1575.148 ; gain = 0.000
Ending Power Optimization Task | Checksum: 21301cd54

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 1575.148 ; gain = 301.438

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 21301cd54

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1575.148 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
37 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:59 ; elapsed = 00:00:54 . Memory (MB): peak = 1575.148 ; gain = 857.730
Writing placer database...
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.297 . Memory (MB): peak = 1575.148 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/kociemba_ACP_no_cohe/kociemba_ACP_no_cohe.runs/impl_1/kociemba_ACP_no_cohe_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1575.148 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file kociemba_ACP_no_cohe_wrapper_drc_opted.rpt -pb kociemba_ACP_no_cohe_wrapper_drc_opted.pb -rpx kociemba_ACP_no_cohe_wrapper_drc_opted.rpx
Command: report_drc -file kociemba_ACP_no_cohe_wrapper_drc_opted.rpt -pb kociemba_ACP_no_cohe_wrapper_drc_opted.pb -rpx kociemba_ACP_no_cohe_wrapper_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/kociemba_ACP_no_cohe/kociemba_ACP_no_cohe.runs/impl_1/kociemba_ACP_no_cohe_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1575.148 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.071 . Memory (MB): peak = 1575.148 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 170f71122

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.292 . Memory (MB): peak = 1575.148 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 1575.148 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 11306573a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1575.148 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1c5a1a365

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 1575.148 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1c5a1a365

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 1575.148 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1c5a1a365

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 1575.148 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1aa66331f

Time (s): cpu = 00:00:29 ; elapsed = 00:00:25 . Memory (MB): peak = 1575.148 ; gain = 0.000

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 1575.148 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1488221a5

Time (s): cpu = 00:01:05 ; elapsed = 00:00:48 . Memory (MB): peak = 1575.148 ; gain = 0.000
Phase 2 Global Placement | Checksum: 289bfc95b

Time (s): cpu = 00:01:06 ; elapsed = 00:00:49 . Memory (MB): peak = 1575.148 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 289bfc95b

Time (s): cpu = 00:01:06 ; elapsed = 00:00:49 . Memory (MB): peak = 1575.148 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2527875ce

Time (s): cpu = 00:01:15 ; elapsed = 00:00:56 . Memory (MB): peak = 1575.148 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1eef751ef

Time (s): cpu = 00:01:16 ; elapsed = 00:00:56 . Memory (MB): peak = 1575.148 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 24407bd2f

Time (s): cpu = 00:01:16 ; elapsed = 00:00:56 . Memory (MB): peak = 1575.148 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1f0a1a495

Time (s): cpu = 00:01:23 ; elapsed = 00:01:04 . Memory (MB): peak = 1575.148 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1d66db2a6

Time (s): cpu = 00:01:25 ; elapsed = 00:01:06 . Memory (MB): peak = 1575.148 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1d66db2a6

Time (s): cpu = 00:01:25 ; elapsed = 00:01:06 . Memory (MB): peak = 1575.148 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1d66db2a6

Time (s): cpu = 00:01:25 ; elapsed = 00:01:07 . Memory (MB): peak = 1575.148 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 284746f57

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net kociemba_ACP_no_cohe_i/solution_0/inst/solution_CTRL_BUS_s_axi_U/ap_rst_n_inv, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-31] BUFG insertion identified 1 candidate nets, 0 success, 1 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 284746f57

Time (s): cpu = 00:01:36 ; elapsed = 00:01:14 . Memory (MB): peak = 1575.148 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=6.682. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1f702d2f6

Time (s): cpu = 00:01:36 ; elapsed = 00:01:14 . Memory (MB): peak = 1575.148 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1f702d2f6

Time (s): cpu = 00:01:36 ; elapsed = 00:01:14 . Memory (MB): peak = 1575.148 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1f702d2f6

Time (s): cpu = 00:01:37 ; elapsed = 00:01:15 . Memory (MB): peak = 1575.148 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1f702d2f6

Time (s): cpu = 00:01:37 ; elapsed = 00:01:15 . Memory (MB): peak = 1575.148 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1d8e25915

Time (s): cpu = 00:01:37 ; elapsed = 00:01:15 . Memory (MB): peak = 1575.148 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1d8e25915

Time (s): cpu = 00:01:37 ; elapsed = 00:01:15 . Memory (MB): peak = 1575.148 ; gain = 0.000
Ending Placer Task | Checksum: 17374c610

Time (s): cpu = 00:01:37 ; elapsed = 00:01:15 . Memory (MB): peak = 1575.148 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
61 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:44 ; elapsed = 00:01:20 . Memory (MB): peak = 1575.148 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 1575.148 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/kociemba_ACP_no_cohe/kociemba_ACP_no_cohe.runs/impl_1/kociemba_ACP_no_cohe_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1575.148 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file kociemba_ACP_no_cohe_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.234 . Memory (MB): peak = 1575.148 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file kociemba_ACP_no_cohe_wrapper_utilization_placed.rpt -pb kociemba_ACP_no_cohe_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.399 . Memory (MB): peak = 1575.148 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file kociemba_ACP_no_cohe_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.178 . Memory (MB): peak = 1575.148 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 99095d44 ConstDB: 0 ShapeSum: da6b68cc RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 137adca5e

Time (s): cpu = 00:00:47 ; elapsed = 00:00:40 . Memory (MB): peak = 1575.148 ; gain = 0.000
Post Restoration Checksum: NetGraph: 6247fc7e NumContArr: d565cde0 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 137adca5e

Time (s): cpu = 00:00:48 ; elapsed = 00:00:41 . Memory (MB): peak = 1575.148 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 137adca5e

Time (s): cpu = 00:00:48 ; elapsed = 00:00:42 . Memory (MB): peak = 1575.148 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 137adca5e

Time (s): cpu = 00:00:49 ; elapsed = 00:00:42 . Memory (MB): peak = 1575.148 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: b4f14472

Time (s): cpu = 00:01:03 ; elapsed = 00:00:51 . Memory (MB): peak = 1575.148 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.867  | TNS=0.000  | WHS=-0.194 | THS=-239.653|

Phase 2 Router Initialization | Checksum: 15de78ba3

Time (s): cpu = 00:01:09 ; elapsed = 00:00:55 . Memory (MB): peak = 1628.484 ; gain = 53.336

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 84e22cd3

Time (s): cpu = 00:01:15 ; elapsed = 00:00:58 . Memory (MB): peak = 1628.484 ; gain = 53.336

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1463
 Number of Nodes with overlaps = 92
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.267  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: f2c5cf72

Time (s): cpu = 00:01:31 ; elapsed = 00:01:07 . Memory (MB): peak = 1628.484 ; gain = 53.336

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.267  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1705a2fa8

Time (s): cpu = 00:01:32 ; elapsed = 00:01:08 . Memory (MB): peak = 1628.484 ; gain = 53.336
Phase 4 Rip-up And Reroute | Checksum: 1705a2fa8

Time (s): cpu = 00:01:32 ; elapsed = 00:01:08 . Memory (MB): peak = 1628.484 ; gain = 53.336

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: c29d698a

Time (s): cpu = 00:01:34 ; elapsed = 00:01:09 . Memory (MB): peak = 1628.484 ; gain = 53.336
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.382  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: c29d698a

Time (s): cpu = 00:01:34 ; elapsed = 00:01:09 . Memory (MB): peak = 1628.484 ; gain = 53.336

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: c29d698a

Time (s): cpu = 00:01:34 ; elapsed = 00:01:09 . Memory (MB): peak = 1628.484 ; gain = 53.336
Phase 5 Delay and Skew Optimization | Checksum: c29d698a

Time (s): cpu = 00:01:34 ; elapsed = 00:01:10 . Memory (MB): peak = 1628.484 ; gain = 53.336

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 15a86d5b1

Time (s): cpu = 00:01:37 ; elapsed = 00:01:11 . Memory (MB): peak = 1628.484 ; gain = 53.336
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.382  | TNS=0.000  | WHS=0.020  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: f8271998

Time (s): cpu = 00:01:37 ; elapsed = 00:01:11 . Memory (MB): peak = 1628.484 ; gain = 53.336
Phase 6 Post Hold Fix | Checksum: f8271998

Time (s): cpu = 00:01:37 ; elapsed = 00:01:11 . Memory (MB): peak = 1628.484 ; gain = 53.336

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.34949 %
  Global Horizontal Routing Utilization  = 4.38345 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 11f01ac3f

Time (s): cpu = 00:01:37 ; elapsed = 00:01:11 . Memory (MB): peak = 1628.484 ; gain = 53.336

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 11f01ac3f

Time (s): cpu = 00:01:37 ; elapsed = 00:01:11 . Memory (MB): peak = 1628.484 ; gain = 53.336

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1996e3477

Time (s): cpu = 00:01:40 ; elapsed = 00:01:14 . Memory (MB): peak = 1628.484 ; gain = 53.336

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=6.382  | TNS=0.000  | WHS=0.020  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1996e3477

Time (s): cpu = 00:01:40 ; elapsed = 00:01:14 . Memory (MB): peak = 1628.484 ; gain = 53.336
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:40 ; elapsed = 00:01:14 . Memory (MB): peak = 1628.484 ; gain = 53.336

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
80 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:49 ; elapsed = 00:01:19 . Memory (MB): peak = 1628.484 ; gain = 53.336
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 1628.484 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/kociemba_ACP_no_cohe/kociemba_ACP_no_cohe.runs/impl_1/kociemba_ACP_no_cohe_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 1628.484 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file kociemba_ACP_no_cohe_wrapper_drc_routed.rpt -pb kociemba_ACP_no_cohe_wrapper_drc_routed.pb -rpx kociemba_ACP_no_cohe_wrapper_drc_routed.rpx
Command: report_drc -file kociemba_ACP_no_cohe_wrapper_drc_routed.rpt -pb kociemba_ACP_no_cohe_wrapper_drc_routed.pb -rpx kociemba_ACP_no_cohe_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/kociemba_ACP_no_cohe/kociemba_ACP_no_cohe.runs/impl_1/kociemba_ACP_no_cohe_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 1628.484 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file kociemba_ACP_no_cohe_wrapper_methodology_drc_routed.rpt -pb kociemba_ACP_no_cohe_wrapper_methodology_drc_routed.pb -rpx kociemba_ACP_no_cohe_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file kociemba_ACP_no_cohe_wrapper_methodology_drc_routed.rpt -pb kociemba_ACP_no_cohe_wrapper_methodology_drc_routed.pb -rpx kociemba_ACP_no_cohe_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/kociemba_ACP_no_cohe/kociemba_ACP_no_cohe.runs/impl_1/kociemba_ACP_no_cohe_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:26 ; elapsed = 00:00:15 . Memory (MB): peak = 1677.762 ; gain = 49.277
INFO: [runtcl-4] Executing : report_power -file kociemba_ACP_no_cohe_wrapper_power_routed.rpt -pb kociemba_ACP_no_cohe_wrapper_power_summary_routed.pb -rpx kociemba_ACP_no_cohe_wrapper_power_routed.rpx
Command: report_power -file kociemba_ACP_no_cohe_wrapper_power_routed.rpt -pb kociemba_ACP_no_cohe_wrapper_power_summary_routed.pb -rpx kociemba_ACP_no_cohe_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
92 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 1714.715 ; gain = 36.953
INFO: [runtcl-4] Executing : report_route_status -file kociemba_ACP_no_cohe_wrapper_route_status.rpt -pb kociemba_ACP_no_cohe_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file kociemba_ACP_no_cohe_wrapper_timing_summary_routed.rpt -pb kociemba_ACP_no_cohe_wrapper_timing_summary_routed.pb -rpx kociemba_ACP_no_cohe_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file kociemba_ACP_no_cohe_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file kociemba_ACP_no_cohe_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file kociemba_ACP_no_cohe_wrapper_bus_skew_routed.rpt -pb kociemba_ACP_no_cohe_wrapper_bus_skew_routed.pb -rpx kociemba_ACP_no_cohe_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Memdata 28-167] Found XPM memory block kociemba_ACP_no_cohe_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the kociemba_ACP_no_cohe_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block kociemba_ACP_no_cohe_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the kociemba_ACP_no_cohe_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block kociemba_ACP_no_cohe_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the kociemba_ACP_no_cohe_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block kociemba_ACP_no_cohe_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the kociemba_ACP_no_cohe_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
Command: write_bitstream -force kociemba_ACP_no_cohe_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP kociemba_ACP_no_cohe_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getFRtoBR_fu_189/s_fu_716_p2 input kociemba_ACP_no_cohe_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getFRtoBR_fu_189/s_fu_716_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP kociemba_ACP_no_cohe_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getFRtoBR_fu_189/s_fu_716_p2__0 input kociemba_ACP_no_cohe_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getFRtoBR_fu_189/s_fu_716_p2__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP kociemba_ACP_no_cohe_i/solution_0/inst/tmp_221_reg_2644_reg input kociemba_ACP_no_cohe_i/solution_0/inst/tmp_221_reg_2644_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP kociemba_ACP_no_cohe_i/solution_0/inst/tmp_224_reg_2649_reg input kociemba_ACP_no_cohe_i/solution_0/inst/tmp_224_reg_2649_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP kociemba_ACP_no_cohe_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getFRtoBR_fu_189/s_fu_716_p2__0 output kociemba_ACP_no_cohe_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getFRtoBR_fu_189/s_fu_716_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP kociemba_ACP_no_cohe_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getUBtoDF_fu_195/s_fu_579_p2 output kociemba_ACP_no_cohe_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getUBtoDF_fu_195/s_fu_579_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP kociemba_ACP_no_cohe_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getURFtoDLF_fu_207/s_fu_350_p2__0 output kociemba_ACP_no_cohe_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getURFtoDLF_fu_207/s_fu_350_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP kociemba_ACP_no_cohe_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getURtoUL_fu_201/s_fu_563_p2 output kociemba_ACP_no_cohe_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getURtoUL_fu_201/s_fu_563_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP kociemba_ACP_no_cohe_i/solution_0/inst/solution_mac_mulaBew_U108/solution_mac_mulaBew_DSP48_1_U/p output kociemba_ACP_no_cohe_i/solution_0/inst/solution_mac_mulaBew_U108/solution_mac_mulaBew_DSP48_1_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP kociemba_ACP_no_cohe_i/solution_0/inst/solution_mul_mul_Aem_U109/solution_mul_mul_Aem_DSP48_0_U/p output kociemba_ACP_no_cohe_i/solution_0/inst/solution_mul_mul_Aem_U109/solution_mul_mul_Aem_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP kociemba_ACP_no_cohe_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getFRtoBR_fu_189/s_fu_716_p2 multiplier stage kociemba_ACP_no_cohe_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getFRtoBR_fu_189/s_fu_716_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP kociemba_ACP_no_cohe_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getFRtoBR_fu_189/s_fu_716_p2__0 multiplier stage kociemba_ACP_no_cohe_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getFRtoBR_fu_189/s_fu_716_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP kociemba_ACP_no_cohe_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getFRtoBR_fu_189/s_reg_1192_reg__0 multiplier stage kociemba_ACP_no_cohe_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getFRtoBR_fu_189/s_reg_1192_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP kociemba_ACP_no_cohe_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getUBtoDF_fu_195/s_fu_579_p2 multiplier stage kociemba_ACP_no_cohe_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getUBtoDF_fu_195/s_fu_579_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP kociemba_ACP_no_cohe_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getUBtoDF_fu_195/s_reg_939_reg multiplier stage kociemba_ACP_no_cohe_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getUBtoDF_fu_195/s_reg_939_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP kociemba_ACP_no_cohe_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getUBtoDF_fu_195/s_reg_939_reg__1 multiplier stage kociemba_ACP_no_cohe_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getUBtoDF_fu_195/s_reg_939_reg__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP kociemba_ACP_no_cohe_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getURFtoDLF_fu_207/s_fu_350_p2 multiplier stage kociemba_ACP_no_cohe_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getURFtoDLF_fu_207/s_fu_350_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP kociemba_ACP_no_cohe_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getURFtoDLF_fu_207/s_fu_350_p2__0 multiplier stage kociemba_ACP_no_cohe_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getURFtoDLF_fu_207/s_fu_350_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP kociemba_ACP_no_cohe_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getURFtoDLF_fu_207/s_reg_553_reg__0 multiplier stage kociemba_ACP_no_cohe_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getURFtoDLF_fu_207/s_reg_553_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP kociemba_ACP_no_cohe_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getURtoUL_fu_201/s_fu_563_p2 multiplier stage kociemba_ACP_no_cohe_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getURtoUL_fu_201/s_fu_563_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP kociemba_ACP_no_cohe_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getURtoUL_fu_201/s_reg_913_reg multiplier stage kociemba_ACP_no_cohe_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getURtoUL_fu_201/s_reg_913_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP kociemba_ACP_no_cohe_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getURtoUL_fu_201/s_reg_913_reg__1 multiplier stage kociemba_ACP_no_cohe_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getURtoUL_fu_201/s_reg_913_reg__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP kociemba_ACP_no_cohe_i/solution_0/inst/solution_mac_mulaBew_U108/solution_mac_mulaBew_DSP48_1_U/p multiplier stage kociemba_ACP_no_cohe_i/solution_0/inst/solution_mac_mulaBew_U108/solution_mac_mulaBew_DSP48_1_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP kociemba_ACP_no_cohe_i/solution_0/inst/solution_mul_mul_Aem_U107/solution_mul_mul_Aem_DSP48_0_U/p multiplier stage kociemba_ACP_no_cohe_i/solution_0/inst/solution_mul_mul_Aem_U107/solution_mul_mul_Aem_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP kociemba_ACP_no_cohe_i/solution_0/inst/solution_mul_mul_Aem_U109/solution_mul_mul_Aem_DSP48_0_U/p multiplier stage kociemba_ACP_no_cohe_i/solution_0/inst/solution_mul_mul_Aem_U109/solution_mul_mul_Aem_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP kociemba_ACP_no_cohe_i/solution_0/inst/tmp_221_reg_2644_reg multiplier stage kociemba_ACP_no_cohe_i/solution_0/inst/tmp_221_reg_2644_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP kociemba_ACP_no_cohe_i/solution_0/inst/tmp_224_reg_2649_reg multiplier stage kociemba_ACP_no_cohe_i/solution_0/inst/tmp_224_reg_2649_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 27 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./kociemba_ACP_no_cohe_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
114 Infos, 27 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:49 ; elapsed = 00:00:41 . Memory (MB): peak = 2141.707 ; gain = 426.992
INFO: [Common 17-206] Exiting Vivado at Sun Mar 10 05:12:00 2019...
