INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ecestudent/ECE2700/processor/processor.srcs/sources_1/new/clockDivider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clockDivider
WARNING: [VRFC 10-986] literal value truncated to fit in 25 bits [/home/ecestudent/ECE2700/processor/processor.srcs/sources_1/new/clockDivider.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ecestudent/ECE2700/processor/processor.srcs/sources_1/new/caseController.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module caseController
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ecestudent/ECE2700/processor/processor.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ecestudent/ECE2700/debouncer/debouncer.srcs/sources_1/new/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ecestudent/ECE2700/processor/processor.srcs/sources_1/new/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ecestudent/ECE2700/processor/processor.srcs/sim_1/new/processorTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processorTest
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ecestudent/ECE2700/processor/processor.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
