

================================================================
== Vivado HLS Report for 'flashDispatch'
================================================================
* Date:           Fri Nov  9 23:09:50 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        memcachedPipeline_prj
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.66|     2.391|        0.83|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    2|    2|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 1
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.39>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_NbReadReq.ap_fifo.i48P(i48* @flashDemux2getPath_V, i32 1)"   --->   Operation 4 'nbreadreq' 'tmp' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "br i1 %tmp, label %._crit_edge2.i, label %flashDispatch.exit" [sources/valueStore/flashValueStore.cpp:502]   --->   Operation 5 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (2.39ns)   --->   "%tmp4 = call i48 @_ssdm_op_Read.ap_fifo.volatile.i48P(i48* @flashDemux2getPath_V)"   --->   Operation 6 'read' 'tmp4' <Predicate = (tmp)> <Delay = 2.39> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%getCtrlWord_address_s = trunc i48 %tmp4 to i32" [sources/valueStore/../globals.h:148->sources/valueStore/flashValueStore.cpp:504]   --->   Operation 7 'trunc' 'getCtrlWord_address_s' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_V = call i16 @_ssdm_op_PartSelect.i16.i48.i32.i32(i48 %tmp4, i32 32, i32 47)" [sources/valueStore/../globals.h:148->sources/valueStore/flashValueStore.cpp:504]   --->   Operation 8 'partselect' 'tmp_V' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_s = call i13 @_ssdm_op_PartSelect.i13.i48.i32.i32(i48 %tmp4, i32 35, i32 47)"   --->   Operation 9 'partselect' 'tmp_s' <Predicate = (tmp)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.39>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%op2_assign = call i16 @_ssdm_op_BitConcatenate.i16.i13.i3(i13 %tmp_s, i3 0)" [sources/valueStore/flashValueStore.cpp:506]   --->   Operation 10 'bitconcatenate' 'op2_assign' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (1.18ns)   --->   "%tmp_242_i = icmp ugt i16 %tmp_V, %op2_assign" [sources/valueStore/flashValueStore.cpp:506]   --->   Operation 11 'icmp' 'tmp_242_i' <Predicate = (tmp)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (1.32ns)   --->   "%tmp_80_i = add i13 1, %tmp_s" [sources/valueStore/flashValueStore.cpp:506]   --->   Operation 12 'add' 'tmp_80_i' <Predicate = (tmp)> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.62ns)   --->   "%getCtrlWord_count_V = select i1 %tmp_242_i, i13 %tmp_80_i, i13 %tmp_s" [sources/valueStore/flashValueStore.cpp:506]   --->   Operation 13 'select' 'getCtrlWord_count_V' <Predicate = (tmp)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_1 = call i45 @_ssdm_op_BitConcatenate.i45.i13.i32(i13 %getCtrlWord_count_V, i32 %getCtrlWord_address_s)" [sources/valueStore/flashValueStore.cpp:509]   --->   Operation 14 'bitconcatenate' 'tmp_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_1_cast = sext i45 %tmp_1 to i48" [sources/valueStore/flashValueStore.cpp:509]   --->   Operation 15 'sext' 'tmp_1_cast' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 16 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i48P(i48* %memRdCmd_V, i48 %tmp_1_cast)" [sources/valueStore/flashValueStore.cpp:509]   --->   Operation 16 'write' <Predicate = (tmp)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 17 [1/1] (2.39ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* @flash_Disp2rec_V_V, i16 %tmp_V)" [sources/valueStore/flashValueStore.cpp:510]   --->   Operation 17 'write' <Predicate = (tmp)> <Delay = 2.39> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i48* @flashDemux2getPath_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* @flash_Disp2rec_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i48* %memRdCmd_V, [5 x i8]* @p_str3149, i32 1, i32 1, [5 x i8]* @p_str4150, i32 0, i32 0, [1 x i8]* @p_str1147, [1 x i8]* @p_str1147, [1 x i8]* @p_str1147, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1147, [1 x i8]* @p_str1147)"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 2, i32 1, i32 0, [1 x i8]* @p_str183) nounwind" [sources/valueStore/flashValueStore.cpp:497]   --->   Operation 21 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i48P(i48* %memRdCmd_V, i48 %tmp_1_cast)" [sources/valueStore/flashValueStore.cpp:509]   --->   Operation 22 'write' <Predicate = (tmp)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "br label %flashDispatch.exit" [sources/valueStore/flashValueStore.cpp:511]   --->   Operation 23 'br' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 24 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6.66ns, clock uncertainty: 0.832ns.

 <State 1>: 2.39ns
The critical path consists of the following:
	fifo read on port 'flashDemux2getPath_V' [11]  (2.39 ns)

 <State 2>: 2.39ns
The critical path consists of the following:
	fifo write on port 'flash_Disp2rec_V_V' (sources/valueStore/flashValueStore.cpp:510) [22]  (2.39 ns)

 <State 3>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
