ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccQXOAwu.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"arm_cfft_radix4_init_f32.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c"
  20              		.section	.text.arm_cfft_radix4_init_f32,"ax",%progbits
  21              		.align	1
  22              		.global	arm_cfft_radix4_init_f32
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	arm_cfft_radix4_init_f32:
  28              	.LVL0:
  29              	.LFB139:
   1:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** /* ----------------------------------------------------------------------
   2:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****  * Project:      CMSIS DSP Library
   3:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****  * Title:        arm_cfft_radix4_init_f32.c
   4:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****  * Description:  Radix-4 Decimation in Frequency Floating-point CFFT & CIFFT Initialization functio
   5:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****  *
   6:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****  * $Date:        27. January 2017
   7:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****  * $Revision:    V.1.5.1
   8:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****  *
   9:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****  * Target Processor: Cortex-M cores
  10:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****  * -------------------------------------------------------------------- */
  11:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** /*
  12:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****  * Copyright (C) 2010-2017 ARM Limited or its affiliates. All rights reserved.
  13:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****  *
  14:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****  * SPDX-License-Identifier: Apache-2.0
  15:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****  *
  16:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****  * not use this file except in compliance with the License.
  18:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****  * You may obtain a copy of the License at
  19:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****  *
  20:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****  *
  22:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****  * Unless required by applicable law or agreed to in writing, software
  23:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****  * See the License for the specific language governing permissions and
  26:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****  * limitations under the License.
  27:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****  */
  28:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
  29:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** #include "arm_math.h"
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccQXOAwu.s 			page 2


  30:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** #include "arm_common_tables.h"
  31:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
  32:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** /**
  33:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****  * @ingroup groupTransforms
  34:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****  */
  35:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
  36:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** /**
  37:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****  * @addtogroup ComplexFFT
  38:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****  * @{
  39:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****  */
  40:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
  41:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** /**
  42:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** * @brief  Initialization function for the floating-point CFFT/CIFFT.
  43:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** * @deprecated Do not use this function.  It has been superceded by \ref arm_cfft_f32 and will be re
  44:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** * in the future.
  45:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** * @param[in,out] *S             points to an instance of the floating-point CFFT/CIFFT structure.
  46:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** * @param[in]     fftLen         length of the FFT.
  47:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** * @param[in]     ifftFlag       flag that selects forward (ifftFlag=0) or inverse (ifftFlag=1) tran
  48:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** * @param[in]     bitReverseFlag flag that enables (bitReverseFlag=1) or disables (bitReverseFlag=0)
  49:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** * @return        The function returns ARM_MATH_SUCCESS if initialization is successful or ARM_MATH_
  50:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** *
  51:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** * \par Description:
  52:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** * \par
  53:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** * The parameter <code>ifftFlag</code> controls whether a forward or inverse transform is computed.
  54:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** * Set(=1) ifftFlag for calculation of CIFFT otherwise  CFFT is calculated
  55:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** * \par
  56:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** * The parameter <code>bitReverseFlag</code> controls whether output is in normal order or bit rever
  57:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** * Set(=1) bitReverseFlag for output to be in normal order otherwise output is in bit reversed order
  58:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** * \par
  59:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** * The parameter <code>fftLen</code>	Specifies length of CFFT/CIFFT process. Supported FFT Lengths a
  60:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** * \par
  61:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** * This Function also initializes Twiddle factor table pointer and Bit reversal table pointer.
  62:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** */
  63:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
  64:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** arm_status arm_cfft_radix4_init_f32(
  65:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   arm_cfft_radix4_instance_f32 * S,
  66:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   uint16_t fftLen,
  67:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   uint8_t ifftFlag,
  68:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   uint8_t bitReverseFlag)
  69:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** {
  30              		.loc 1 69 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		@ link register save eliminated.
  35              		.loc 1 69 1 is_stmt 0 view .LVU1
  36 0000 10B4     		push	{r4}
  37              	.LCFI0:
  38              		.cfi_def_cfa_offset 4
  39              		.cfi_offset 4, -4
  70:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   /*  Initialise the default arm status */
  71:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   arm_status status = ARM_MATH_SUCCESS;
  40              		.loc 1 71 3 is_stmt 1 view .LVU2
  41              	.LVL1:
  72:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
  73:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   /*  Initialise the FFT length */
  74:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   S->fftLen = fftLen;
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccQXOAwu.s 			page 3


  42              		.loc 1 74 3 view .LVU3
  43              		.loc 1 74 13 is_stmt 0 view .LVU4
  44 0002 0180     		strh	r1, [r0]	@ movhi
  75:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
  76:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   /*  Initialise the Twiddle coefficient pointer */
  77:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   S->pTwiddle = (float32_t *) twiddleCoef;
  45              		.loc 1 77 3 is_stmt 1 view .LVU5
  46              		.loc 1 77 15 is_stmt 0 view .LVU6
  47 0004 264C     		ldr	r4, .L12
  48 0006 4460     		str	r4, [r0, #4]
  78:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
  79:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   /*  Initialise the Flag for selection of CFFT or CIFFT */
  80:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   S->ifftFlag = ifftFlag;
  49              		.loc 1 80 3 is_stmt 1 view .LVU7
  50              		.loc 1 80 15 is_stmt 0 view .LVU8
  51 0008 8270     		strb	r2, [r0, #2]
  81:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
  82:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   /*  Initialise the Flag for calculation Bit reversal or not */
  83:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   S->bitReverseFlag = bitReverseFlag;
  52              		.loc 1 83 3 is_stmt 1 view .LVU9
  53              		.loc 1 83 21 is_stmt 0 view .LVU10
  54 000a C370     		strb	r3, [r0, #3]
  84:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
  85:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   /*  Initializations of structure parameters depending on the FFT length */
  86:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   switch (S->fftLen)
  55              		.loc 1 86 3 is_stmt 1 view .LVU11
  56 000c B1F5807F 		cmp	r1, #256
  57 0010 2DD0     		beq	.L2
  58 0012 11D9     		bls	.L10
  59 0014 B1F5806F 		cmp	r1, #1024
  60 0018 1FD0     		beq	.L7
  61 001a B1F5805F 		cmp	r1, #4096
  62 001e 3BD1     		bne	.L8
  87:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   {
  88:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
  89:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   case 4096U:
  90:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     /*  Initializations of structure parameters for 4096 point FFT */
  91:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
  92:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     /*  Initialise the twiddle coef modifier value */
  93:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->twidCoefModifier = 1U;
  63              		.loc 1 93 5 view .LVU12
  64              		.loc 1 93 25 is_stmt 0 view .LVU13
  65 0020 0123     		movs	r3, #1
  66              	.LVL2:
  67              		.loc 1 93 25 view .LVU14
  68 0022 8381     		strh	r3, [r0, #12]	@ movhi
  94:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     /*  Initialise the bit reversal table modifier */
  95:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->bitRevFactor = 1U;
  69              		.loc 1 95 5 is_stmt 1 view .LVU15
  70              		.loc 1 95 21 is_stmt 0 view .LVU16
  71 0024 C381     		strh	r3, [r0, #14]	@ movhi
  96:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     /*  Initialise the bit reversal table pointer */
  97:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->pBitRevTable = (uint16_t *) armBitRevTable;
  72              		.loc 1 97 5 is_stmt 1 view .LVU17
  73              		.loc 1 97 21 is_stmt 0 view .LVU18
  74 0026 1F4B     		ldr	r3, .L12+4
  75 0028 8360     		str	r3, [r0, #8]
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccQXOAwu.s 			page 4


  98:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     /*  Initialise the 1/fftLen Value */
  99:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->onebyfftLen = 0.000244140625;
  76              		.loc 1 99 5 is_stmt 1 view .LVU19
  77              		.loc 1 99 20 is_stmt 0 view .LVU20
  78 002a 4FF06653 		mov	r3, #964689920
  79 002e 0361     		str	r3, [r0, #16]	@ float
 100:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     break;
  80              		.loc 1 100 5 is_stmt 1 view .LVU21
  71:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
  81              		.loc 1 71 14 is_stmt 0 view .LVU22
  82 0030 0020     		movs	r0, #0
  83              	.LVL3:
  84              	.L6:
 101:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
 102:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   case 1024U:
 103:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     /*  Initializations of structure parameters for 1024 point FFT */
 104:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
 105:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     /*  Initialise the twiddle coef modifier value */
 106:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->twidCoefModifier = 4U;
 107:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     /*  Initialise the bit reversal table modifier */
 108:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->bitRevFactor = 4U;
 109:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     /*  Initialise the bit reversal table pointer */
 110:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->pBitRevTable = (uint16_t *) & armBitRevTable[3];
 111:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     /*  Initialise the 1/fftLen Value */
 112:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->onebyfftLen = 0.0009765625f;
 113:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     break;
 114:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
 115:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
 116:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   case 256U:
 117:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     /*  Initializations of structure parameters for 256 point FFT */
 118:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->twidCoefModifier = 16U;
 119:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->bitRevFactor = 16U;
 120:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->pBitRevTable = (uint16_t *) & armBitRevTable[15];
 121:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->onebyfftLen = 0.00390625f;
 122:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     break;
 123:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
 124:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   case 64U:
 125:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     /*  Initializations of structure parameters for 64 point FFT */
 126:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->twidCoefModifier = 64U;
 127:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->bitRevFactor = 64U;
 128:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->pBitRevTable = (uint16_t *) & armBitRevTable[63];
 129:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->onebyfftLen = 0.015625f;
 130:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     break;
 131:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
 132:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   case 16U:
 133:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     /*  Initializations of structure parameters for 16 point FFT */
 134:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->twidCoefModifier = 256U;
 135:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->bitRevFactor = 256U;
 136:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->pBitRevTable = (uint16_t *) & armBitRevTable[255];
 137:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->onebyfftLen = 0.0625f;
 138:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     break;
 139:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
 140:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
 141:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   default:
 142:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     /*  Reporting argument error if fftSize is not valid value */
 143:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     status = ARM_MATH_ARGUMENT_ERROR;
 144:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     break;
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccQXOAwu.s 			page 5


 145:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   }
 146:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
 147:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   return (status);
  85              		.loc 1 147 3 is_stmt 1 view .LVU23
 148:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** }
  86              		.loc 1 148 1 is_stmt 0 view .LVU24
  87 0032 5DF8044B 		ldr	r4, [sp], #4
  88              	.LCFI1:
  89              		.cfi_remember_state
  90              		.cfi_restore 4
  91              		.cfi_def_cfa_offset 0
  92 0036 7047     		bx	lr
  93              	.LVL4:
  94              	.L10:
  95              	.LCFI2:
  96              		.cfi_restore_state
  86:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   {
  97              		.loc 1 86 3 view .LVU25
  98 0038 1029     		cmp	r1, #16
  99 003a 22D0     		beq	.L4
 100 003c 4029     		cmp	r1, #64
 101 003e 09D1     		bne	.L11
 126:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->bitRevFactor = 64U;
 102              		.loc 1 126 5 is_stmt 1 view .LVU26
 126:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->bitRevFactor = 64U;
 103              		.loc 1 126 25 is_stmt 0 view .LVU27
 104 0040 4023     		movs	r3, #64
 105              	.LVL5:
 126:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->bitRevFactor = 64U;
 106              		.loc 1 126 25 view .LVU28
 107 0042 8381     		strh	r3, [r0, #12]	@ movhi
 127:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->pBitRevTable = (uint16_t *) & armBitRevTable[63];
 108              		.loc 1 127 5 is_stmt 1 view .LVU29
 127:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->pBitRevTable = (uint16_t *) & armBitRevTable[63];
 109              		.loc 1 127 21 is_stmt 0 view .LVU30
 110 0044 C381     		strh	r3, [r0, #14]	@ movhi
 128:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->onebyfftLen = 0.015625f;
 111              		.loc 1 128 5 is_stmt 1 view .LVU31
 128:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->onebyfftLen = 0.015625f;
 112              		.loc 1 128 21 is_stmt 0 view .LVU32
 113 0046 184B     		ldr	r3, .L12+8
 114 0048 8360     		str	r3, [r0, #8]
 129:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     break;
 115              		.loc 1 129 5 is_stmt 1 view .LVU33
 129:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     break;
 116              		.loc 1 129 20 is_stmt 0 view .LVU34
 117 004a 4FF07253 		mov	r3, #1015021568
 118 004e 0361     		str	r3, [r0, #16]	@ float
 130:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
 119              		.loc 1 130 5 is_stmt 1 view .LVU35
  71:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
 120              		.loc 1 71 14 is_stmt 0 view .LVU36
 121 0050 0020     		movs	r0, #0
 122              	.LVL6:
 130:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
 123              		.loc 1 130 5 view .LVU37
 124 0052 EEE7     		b	.L6
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccQXOAwu.s 			page 6


 125              	.LVL7:
 126              	.L11:
  86:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   {
 127              		.loc 1 86 3 view .LVU38
 128 0054 4FF0FF30 		mov	r0, #-1
 129              	.LVL8:
  86:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   {
 130              		.loc 1 86 3 view .LVU39
 131 0058 EBE7     		b	.L6
 132              	.LVL9:
 133              	.L7:
 106:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     /*  Initialise the bit reversal table modifier */
 134              		.loc 1 106 5 is_stmt 1 view .LVU40
 106:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     /*  Initialise the bit reversal table modifier */
 135              		.loc 1 106 25 is_stmt 0 view .LVU41
 136 005a 0423     		movs	r3, #4
 137              	.LVL10:
 106:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     /*  Initialise the bit reversal table modifier */
 138              		.loc 1 106 25 view .LVU42
 139 005c 8381     		strh	r3, [r0, #12]	@ movhi
 108:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     /*  Initialise the bit reversal table pointer */
 140              		.loc 1 108 5 is_stmt 1 view .LVU43
 108:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     /*  Initialise the bit reversal table pointer */
 141              		.loc 1 108 21 is_stmt 0 view .LVU44
 142 005e C381     		strh	r3, [r0, #14]	@ movhi
 110:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     /*  Initialise the 1/fftLen Value */
 143              		.loc 1 110 5 is_stmt 1 view .LVU45
 110:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     /*  Initialise the 1/fftLen Value */
 144              		.loc 1 110 21 is_stmt 0 view .LVU46
 145 0060 124B     		ldr	r3, .L12+12
 146 0062 8360     		str	r3, [r0, #8]
 112:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     break;
 147              		.loc 1 112 5 is_stmt 1 view .LVU47
 112:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     break;
 148              		.loc 1 112 20 is_stmt 0 view .LVU48
 149 0064 4FF06A53 		mov	r3, #981467136
 150 0068 0361     		str	r3, [r0, #16]	@ float
 113:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
 151              		.loc 1 113 5 is_stmt 1 view .LVU49
  71:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
 152              		.loc 1 71 14 is_stmt 0 view .LVU50
 153 006a 0020     		movs	r0, #0
 154              	.LVL11:
 113:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
 155              		.loc 1 113 5 view .LVU51
 156 006c E1E7     		b	.L6
 157              	.LVL12:
 158              	.L2:
 118:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->bitRevFactor = 16U;
 159              		.loc 1 118 5 is_stmt 1 view .LVU52
 118:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->bitRevFactor = 16U;
 160              		.loc 1 118 25 is_stmt 0 view .LVU53
 161 006e 1023     		movs	r3, #16
 162              	.LVL13:
 118:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->bitRevFactor = 16U;
 163              		.loc 1 118 25 view .LVU54
 164 0070 8381     		strh	r3, [r0, #12]	@ movhi
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccQXOAwu.s 			page 7


 119:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->pBitRevTable = (uint16_t *) & armBitRevTable[15];
 165              		.loc 1 119 5 is_stmt 1 view .LVU55
 119:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->pBitRevTable = (uint16_t *) & armBitRevTable[15];
 166              		.loc 1 119 21 is_stmt 0 view .LVU56
 167 0072 C381     		strh	r3, [r0, #14]	@ movhi
 120:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->onebyfftLen = 0.00390625f;
 168              		.loc 1 120 5 is_stmt 1 view .LVU57
 120:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->onebyfftLen = 0.00390625f;
 169              		.loc 1 120 21 is_stmt 0 view .LVU58
 170 0074 0E4B     		ldr	r3, .L12+16
 171 0076 8360     		str	r3, [r0, #8]
 121:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     break;
 172              		.loc 1 121 5 is_stmt 1 view .LVU59
 121:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     break;
 173              		.loc 1 121 20 is_stmt 0 view .LVU60
 174 0078 4FF06E53 		mov	r3, #998244352
 175 007c 0361     		str	r3, [r0, #16]	@ float
 122:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
 176              		.loc 1 122 5 is_stmt 1 view .LVU61
  71:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
 177              		.loc 1 71 14 is_stmt 0 view .LVU62
 178 007e 0020     		movs	r0, #0
 179              	.LVL14:
 122:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
 180              		.loc 1 122 5 view .LVU63
 181 0080 D7E7     		b	.L6
 182              	.LVL15:
 183              	.L4:
 134:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->bitRevFactor = 256U;
 184              		.loc 1 134 5 is_stmt 1 view .LVU64
 134:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->bitRevFactor = 256U;
 185              		.loc 1 134 25 is_stmt 0 view .LVU65
 186 0082 4FF48073 		mov	r3, #256
 187              	.LVL16:
 134:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->bitRevFactor = 256U;
 188              		.loc 1 134 25 view .LVU66
 189 0086 8381     		strh	r3, [r0, #12]	@ movhi
 135:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->pBitRevTable = (uint16_t *) & armBitRevTable[255];
 190              		.loc 1 135 5 is_stmt 1 view .LVU67
 135:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->pBitRevTable = (uint16_t *) & armBitRevTable[255];
 191              		.loc 1 135 21 is_stmt 0 view .LVU68
 192 0088 C381     		strh	r3, [r0, #14]	@ movhi
 136:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->onebyfftLen = 0.0625f;
 193              		.loc 1 136 5 is_stmt 1 view .LVU69
 136:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->onebyfftLen = 0.0625f;
 194              		.loc 1 136 21 is_stmt 0 view .LVU70
 195 008a 0A4B     		ldr	r3, .L12+20
 196 008c 8360     		str	r3, [r0, #8]
 137:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     break;
 197              		.loc 1 137 5 is_stmt 1 view .LVU71
 137:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     break;
 198              		.loc 1 137 20 is_stmt 0 view .LVU72
 199 008e 4FF07653 		mov	r3, #1031798784
 200 0092 0361     		str	r3, [r0, #16]	@ float
 138:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
 201              		.loc 1 138 5 is_stmt 1 view .LVU73
  71:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccQXOAwu.s 			page 8


 202              		.loc 1 71 14 is_stmt 0 view .LVU74
 203 0094 0020     		movs	r0, #0
 204              	.LVL17:
 138:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
 205              		.loc 1 138 5 view .LVU75
 206 0096 CCE7     		b	.L6
 207              	.LVL18:
 208              	.L8:
  86:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   {
 209              		.loc 1 86 3 view .LVU76
 210 0098 4FF0FF30 		mov	r0, #-1
 211              	.LVL19:
  86:DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   {
 212              		.loc 1 86 3 view .LVU77
 213 009c C9E7     		b	.L6
 214              	.L13:
 215 009e 00BF     		.align	2
 216              	.L12:
 217 00a0 00000000 		.word	twiddleCoef_4096
 218 00a4 00000000 		.word	armBitRevTable
 219 00a8 7E000000 		.word	armBitRevTable+126
 220 00ac 06000000 		.word	armBitRevTable+6
 221 00b0 1E000000 		.word	armBitRevTable+30
 222 00b4 FE010000 		.word	armBitRevTable+510
 223              		.cfi_endproc
 224              	.LFE139:
 226              		.text
 227              	.Letext0:
 228              		.file 2 "/Users/luban/.local/xPacks/arm-none-eabi-gcc/xpack-arm-none-eabi-gcc-13.2.1-1.1/arm-none-
 229              		.file 3 "/Users/luban/.local/xPacks/arm-none-eabi-gcc/xpack-arm-none-eabi-gcc-13.2.1-1.1/arm-none-
 230              		.file 4 "DSP/Inc/arm_math.h"
 231              		.file 5 "DSP/Inc/arm_common_tables.h"
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccQXOAwu.s 			page 9


DEFINED SYMBOLS
                            *ABS*:00000000 arm_cfft_radix4_init_f32.c
/var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccQXOAwu.s:21     .text.arm_cfft_radix4_init_f32:00000000 $t
/var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccQXOAwu.s:27     .text.arm_cfft_radix4_init_f32:00000000 arm_cfft_radix4_init_f32
/var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccQXOAwu.s:217    .text.arm_cfft_radix4_init_f32:000000a0 $d

UNDEFINED SYMBOLS
twiddleCoef_4096
armBitRevTable
