"""Xilinx-specific Verilog testdata used by the TAPA compiler."""

# Copyright (c) 2025 RapidStream Design Automation, Inc. and contributors.
# All rights reserved. The contributor(s) of this file has/have agreed to the
# RapidStream Contributor License Agreement.

package(
    default_testonly = True,
    default_visibility = [
        "//tapa/verilog/xilinx:__subpackages__",
    ],
)

_TESTDATA = [
    "LowerLevelTask.v",
    "UpperLevelTask.v",
]

_GENDIR = "gen/"

exports_files(_TESTDATA)

cc_library(
    name = "testdata_cc",
    srcs = ["testdata.cpp"],
    deps = [
        "//tapa-lib:tapa",
    ],
)

# Update testdata as follows:
#   bazel build //tapa/verilog/xilinx/testdata:testdata_gen
#   cp -r bazel-bin/tapa/verilog/xilinx/testdata/gen/* tapa/verilog/xilinx/testdata
genrule(
    name = "testdata_gen",
    srcs = ["testdata.cpp"],
    outs = [_GENDIR + f for f in _TESTDATA],
    cmd_bash = """
$(location //bazel:vitis_hls_env) $(location //tapa) --work-dir . \
    analyze --input $< --top TopLevelTask \
    synth --platform xilinx_u250_gen3x16_xdma_4_1_202210_1 \

for f in tar/*.tar; do
    tar xf $$f
done
for f in $(OUTS); do
    cp hdl/$${f##*/} $$f
done
""",
    tools = [
        "//bazel:vitis_hls_env",
        "//tapa",
    ],
)
