Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Sep  4 09:51:24 2024
| Host         : PhilsLegion running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab2_example_timing_summary_routed.rpt -pb lab2_example_timing_summary_routed.pb -rpx lab2_example_timing_summary_routed.rpx -warn_on_violation
| Design       : lab2_example
| Device       : 7a75t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                           Violations  
---------  ----------------  ----------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                           9           
LUTAR-1    Warning           LUT drives async reset alert                          1           
TIMING-18  Warning           Missing input or output delay                         1           
TIMING-28  Warning           Auto-derived clock referenced by a timing constraint  1           
XDCH-1     Warning           Hold option missing in multicycle path constraint     2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (9)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (42)
5. checking no_input_delay (1)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (9)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: hostIF/core0/core0/a0/d0/lc4da648cb12eeeb24e4d199c1195ed93_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: slow_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (42)
-------------------------------------------------
 There are 24 pins that are not constrained for maximum delay. (HIGH)

 There are 18 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.208        0.000                      0                 2135        0.057        0.000                      0                 2135        2.000        0.000                       0                   936  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)         Period(ns)      Frequency(MHz)
-----          ------------         ----------      --------------
okUH0          {0.000 4.960}        9.920           100.806         
  mmcm0_clk0   {1.488 6.448}        9.920           100.806         
  mmcm0_clkfb  {0.000 4.960}        9.920           100.806         
sys_clk        {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
okUH0                                                                                                                                                            2.960        0.000                       0                     1  
  mmcm0_clk0         1.465        0.000                      0                 1941        0.057        0.000                      0                 1941        3.710        0.000                       0                   898  
  mmcm0_clkfb                                                                                                                                                    7.765        0.000                       0                     3  
sys_clk              1.150        0.000                      0                   64        0.265        0.000                      0                   64        2.000        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
mmcm0_clk0    okUH0               4.607        0.000                      0                   34        1.029        0.000                      0                   34  
okUH0         mmcm0_clk0          0.208        0.000                      0                   36        1.262        0.000                      0                   36  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  mmcm0_clk0         mmcm0_clk0               5.781        0.000                      0                   60        0.788        0.000                      0                   60  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        mmcm0_clk0                  
(none)        mmcm0_clkfb                 
(none)                      mmcm0_clk0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  okUH0
  To Clock:  okUH0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.960ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         okUH0
Waveform(ns):       { 0.000 4.960 }
Period(ns):         9.920
Sources:            { okUH[0] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         9.920       8.671      MMCME2_ADV_X0Y1  hostIF/mmcm0/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       9.920       90.080     MMCME2_ADV_X0Y1  hostIF/mmcm0/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.960       2.960      MMCME2_ADV_X0Y1  hostIF/mmcm0/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.960       2.960      MMCME2_ADV_X0Y1  hostIF/mmcm0/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.960       2.960      MMCME2_ADV_X0Y1  hostIF/mmcm0/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.960       2.960      MMCME2_ADV_X0Y1  hostIF/mmcm0/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  mmcm0_clk0
  To Clock:  mmcm0_clk0

Setup :            0  Failing Endpoints,  Worst Slack        1.465ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.710ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.465ns  (required time - arrival time)
  Source:                 hostIF/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        7.968ns  (logic 3.447ns (43.260%)  route 4.521ns (56.740%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.941ns = ( 9.467 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.310ns = ( 0.178 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         1.682     0.178    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y24         RAMB18E1                                     r  hostIF/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     2.632 r  hostIF/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.295     3.927    hostIF/core0/core0/a0/pc0/upper_reg_banks/ADDRC0
    SLICE_X6Y60          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     4.080 f  hostIF/core0/core0/a0/pc0/upper_reg_banks/RAMC/O
                         net (fo=3, routed)           1.016     5.095    hostIF/core0/core0/a0/pc0/data_path_loop[6].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y60          LUT5 (Prop_lut5_I0_O)        0.361     5.456 f  hostIF/core0/core0/a0/pc0/data_path_loop[6].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=28, routed)          1.010     6.467    hostIF/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[6]
    SLICE_X4Y62          LUT6 (Prop_lut6_I3_O)        0.327     6.794 f  hostIF/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_2/O
                         net (fo=4, routed)           0.668     7.461    hostIF/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_2_n_0
    SLICE_X5Y62          LUT4 (Prop_lut4_I3_O)        0.152     7.613 r  hostIF/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_1/O
                         net (fo=8, routed)           0.532     8.146    hostIF/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_1_n_0
    SLICE_X7Y63          FDRE                                         r  hostIF/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         1.595     9.467    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X7Y63          FDRE                                         r  hostIF/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[0]/C
                         clock pessimism              0.624    10.091    
                         clock uncertainty           -0.073    10.018    
    SLICE_X7Y63          FDRE (Setup_fdre_C_CE)      -0.407     9.611    hostIF/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[0]
  -------------------------------------------------------------------
                         required time                          9.611    
                         arrival time                          -8.146    
  -------------------------------------------------------------------
                         slack                                  1.465    

Slack (MET) :             1.465ns  (required time - arrival time)
  Source:                 hostIF/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        7.968ns  (logic 3.447ns (43.260%)  route 4.521ns (56.740%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.941ns = ( 9.467 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.310ns = ( 0.178 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         1.682     0.178    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y24         RAMB18E1                                     r  hostIF/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     2.632 r  hostIF/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.295     3.927    hostIF/core0/core0/a0/pc0/upper_reg_banks/ADDRC0
    SLICE_X6Y60          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     4.080 f  hostIF/core0/core0/a0/pc0/upper_reg_banks/RAMC/O
                         net (fo=3, routed)           1.016     5.095    hostIF/core0/core0/a0/pc0/data_path_loop[6].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y60          LUT5 (Prop_lut5_I0_O)        0.361     5.456 f  hostIF/core0/core0/a0/pc0/data_path_loop[6].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=28, routed)          1.010     6.467    hostIF/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[6]
    SLICE_X4Y62          LUT6 (Prop_lut6_I3_O)        0.327     6.794 f  hostIF/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_2/O
                         net (fo=4, routed)           0.668     7.461    hostIF/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_2_n_0
    SLICE_X5Y62          LUT4 (Prop_lut4_I3_O)        0.152     7.613 r  hostIF/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_1/O
                         net (fo=8, routed)           0.532     8.146    hostIF/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_1_n_0
    SLICE_X7Y63          FDRE                                         r  hostIF/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         1.595     9.467    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X7Y63          FDRE                                         r  hostIF/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[1]/C
                         clock pessimism              0.624    10.091    
                         clock uncertainty           -0.073    10.018    
    SLICE_X7Y63          FDRE (Setup_fdre_C_CE)      -0.407     9.611    hostIF/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[1]
  -------------------------------------------------------------------
                         required time                          9.611    
                         arrival time                          -8.146    
  -------------------------------------------------------------------
                         slack                                  1.465    

Slack (MET) :             1.465ns  (required time - arrival time)
  Source:                 hostIF/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        7.968ns  (logic 3.447ns (43.260%)  route 4.521ns (56.740%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.941ns = ( 9.467 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.310ns = ( 0.178 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         1.682     0.178    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y24         RAMB18E1                                     r  hostIF/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     2.632 r  hostIF/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.295     3.927    hostIF/core0/core0/a0/pc0/upper_reg_banks/ADDRC0
    SLICE_X6Y60          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     4.080 f  hostIF/core0/core0/a0/pc0/upper_reg_banks/RAMC/O
                         net (fo=3, routed)           1.016     5.095    hostIF/core0/core0/a0/pc0/data_path_loop[6].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y60          LUT5 (Prop_lut5_I0_O)        0.361     5.456 f  hostIF/core0/core0/a0/pc0/data_path_loop[6].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=28, routed)          1.010     6.467    hostIF/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[6]
    SLICE_X4Y62          LUT6 (Prop_lut6_I3_O)        0.327     6.794 f  hostIF/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_2/O
                         net (fo=4, routed)           0.668     7.461    hostIF/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_2_n_0
    SLICE_X5Y62          LUT4 (Prop_lut4_I3_O)        0.152     7.613 r  hostIF/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_1/O
                         net (fo=8, routed)           0.532     8.146    hostIF/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_1_n_0
    SLICE_X7Y63          FDRE                                         r  hostIF/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         1.595     9.467    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X7Y63          FDRE                                         r  hostIF/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[2]/C
                         clock pessimism              0.624    10.091    
                         clock uncertainty           -0.073    10.018    
    SLICE_X7Y63          FDRE (Setup_fdre_C_CE)      -0.407     9.611    hostIF/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[2]
  -------------------------------------------------------------------
                         required time                          9.611    
                         arrival time                          -8.146    
  -------------------------------------------------------------------
                         slack                                  1.465    

Slack (MET) :             1.465ns  (required time - arrival time)
  Source:                 hostIF/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        7.968ns  (logic 3.447ns (43.260%)  route 4.521ns (56.740%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.941ns = ( 9.467 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.310ns = ( 0.178 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         1.682     0.178    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y24         RAMB18E1                                     r  hostIF/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     2.632 r  hostIF/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.295     3.927    hostIF/core0/core0/a0/pc0/upper_reg_banks/ADDRC0
    SLICE_X6Y60          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     4.080 f  hostIF/core0/core0/a0/pc0/upper_reg_banks/RAMC/O
                         net (fo=3, routed)           1.016     5.095    hostIF/core0/core0/a0/pc0/data_path_loop[6].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y60          LUT5 (Prop_lut5_I0_O)        0.361     5.456 f  hostIF/core0/core0/a0/pc0/data_path_loop[6].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=28, routed)          1.010     6.467    hostIF/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[6]
    SLICE_X4Y62          LUT6 (Prop_lut6_I3_O)        0.327     6.794 f  hostIF/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_2/O
                         net (fo=4, routed)           0.668     7.461    hostIF/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_2_n_0
    SLICE_X5Y62          LUT4 (Prop_lut4_I3_O)        0.152     7.613 r  hostIF/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_1/O
                         net (fo=8, routed)           0.532     8.146    hostIF/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_1_n_0
    SLICE_X7Y63          FDRE                                         r  hostIF/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         1.595     9.467    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X7Y63          FDRE                                         r  hostIF/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[3]/C
                         clock pessimism              0.624    10.091    
                         clock uncertainty           -0.073    10.018    
    SLICE_X7Y63          FDRE (Setup_fdre_C_CE)      -0.407     9.611    hostIF/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[3]
  -------------------------------------------------------------------
                         required time                          9.611    
                         arrival time                          -8.146    
  -------------------------------------------------------------------
                         slack                                  1.465    

Slack (MET) :             1.525ns  (required time - arrival time)
  Source:                 hostIF/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/l37dbd1aafb403530c46407234a8f7286_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        8.113ns  (logic 3.419ns (42.141%)  route 4.694ns (57.859%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.938ns = ( 9.470 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.310ns = ( 0.178 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         1.682     0.178    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y24         RAMB18E1                                     r  hostIF/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     2.632 r  hostIF/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.295     3.927    hostIF/core0/core0/a0/pc0/upper_reg_banks/ADDRC0
    SLICE_X6Y60          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     4.080 f  hostIF/core0/core0/a0/pc0/upper_reg_banks/RAMC/O
                         net (fo=3, routed)           1.016     5.095    hostIF/core0/core0/a0/pc0/data_path_loop[6].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y60          LUT5 (Prop_lut5_I0_O)        0.361     5.456 f  hostIF/core0/core0/a0/pc0/data_path_loop[6].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=28, routed)          1.010     6.467    hostIF/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[6]
    SLICE_X4Y62          LUT6 (Prop_lut6_I3_O)        0.327     6.794 f  hostIF/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_2/O
                         net (fo=4, routed)           0.753     7.546    hostIF/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_2_n_0
    SLICE_X4Y58          LUT4 (Prop_lut4_I3_O)        0.124     7.670 r  hostIF/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_1/O
                         net (fo=8, routed)           0.621     8.291    hostIF/core0/core0/a0/l37dbd1aafb403530c46407234a8f7286
    SLICE_X4Y60          FDRE                                         r  hostIF/core0/core0/a0/l37dbd1aafb403530c46407234a8f7286_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         1.598     9.470    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X4Y60          FDRE                                         r  hostIF/core0/core0/a0/l37dbd1aafb403530c46407234a8f7286_reg[6]/C
                         clock pessimism              0.624    10.094    
                         clock uncertainty           -0.073    10.021    
    SLICE_X4Y60          FDRE (Setup_fdre_C_CE)      -0.205     9.816    hostIF/core0/core0/a0/l37dbd1aafb403530c46407234a8f7286_reg[6]
  -------------------------------------------------------------------
                         required time                          9.816    
                         arrival time                          -8.291    
  -------------------------------------------------------------------
                         slack                                  1.525    

Slack (MET) :             1.525ns  (required time - arrival time)
  Source:                 hostIF/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/l37dbd1aafb403530c46407234a8f7286_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        8.113ns  (logic 3.419ns (42.141%)  route 4.694ns (57.859%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.938ns = ( 9.470 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.310ns = ( 0.178 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         1.682     0.178    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y24         RAMB18E1                                     r  hostIF/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     2.632 r  hostIF/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.295     3.927    hostIF/core0/core0/a0/pc0/upper_reg_banks/ADDRC0
    SLICE_X6Y60          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     4.080 f  hostIF/core0/core0/a0/pc0/upper_reg_banks/RAMC/O
                         net (fo=3, routed)           1.016     5.095    hostIF/core0/core0/a0/pc0/data_path_loop[6].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y60          LUT5 (Prop_lut5_I0_O)        0.361     5.456 f  hostIF/core0/core0/a0/pc0/data_path_loop[6].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=28, routed)          1.010     6.467    hostIF/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[6]
    SLICE_X4Y62          LUT6 (Prop_lut6_I3_O)        0.327     6.794 f  hostIF/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_2/O
                         net (fo=4, routed)           0.753     7.546    hostIF/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_2_n_0
    SLICE_X4Y58          LUT4 (Prop_lut4_I3_O)        0.124     7.670 r  hostIF/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_1/O
                         net (fo=8, routed)           0.621     8.291    hostIF/core0/core0/a0/l37dbd1aafb403530c46407234a8f7286
    SLICE_X4Y60          FDRE                                         r  hostIF/core0/core0/a0/l37dbd1aafb403530c46407234a8f7286_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         1.598     9.470    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X4Y60          FDRE                                         r  hostIF/core0/core0/a0/l37dbd1aafb403530c46407234a8f7286_reg[7]/C
                         clock pessimism              0.624    10.094    
                         clock uncertainty           -0.073    10.021    
    SLICE_X4Y60          FDRE (Setup_fdre_C_CE)      -0.205     9.816    hostIF/core0/core0/a0/l37dbd1aafb403530c46407234a8f7286_reg[7]
  -------------------------------------------------------------------
                         required time                          9.816    
                         arrival time                          -8.291    
  -------------------------------------------------------------------
                         slack                                  1.525    

Slack (MET) :             1.585ns  (required time - arrival time)
  Source:                 hostIF/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/l1c5ccc5ef4a526b8744d6b59c1d01a1b_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        8.285ns  (logic 3.543ns (42.764%)  route 4.742ns (57.236%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.940ns = ( 9.468 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.310ns = ( 0.178 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         1.682     0.178    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y24         RAMB18E1                                     r  hostIF/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     2.632 r  hostIF/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.295     3.927    hostIF/core0/core0/a0/pc0/upper_reg_banks/ADDRC0
    SLICE_X6Y60          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     4.080 f  hostIF/core0/core0/a0/pc0/upper_reg_banks/RAMC/O
                         net (fo=3, routed)           1.016     5.095    hostIF/core0/core0/a0/pc0/data_path_loop[6].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y60          LUT5 (Prop_lut5_I0_O)        0.361     5.456 f  hostIF/core0/core0/a0/pc0/data_path_loop[6].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=28, routed)          1.010     6.467    hostIF/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[6]
    SLICE_X4Y62          LUT6 (Prop_lut6_I3_O)        0.327     6.794 f  hostIF/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_2/O
                         net (fo=4, routed)           0.739     7.533    hostIF/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_2_n_0
    SLICE_X5Y58          LUT3 (Prop_lut3_I2_O)        0.124     7.657 r  hostIF/core0/core0/ld307737e57d50d07f937891de086bf8e_i_3/O
                         net (fo=10, routed)          0.681     8.338    hostIF/core0/core0/leeb76b405f165a9b4ab0606f3ea0b3c4[7]_i_1_n_0
    SLICE_X4Y62          LUT4 (Prop_lut4_I1_O)        0.124     8.462 r  hostIF/core0/core0/l1c5ccc5ef4a526b8744d6b59c1d01a1b_i_1/O
                         net (fo=1, routed)           0.000     8.462    hostIF/core0/core0/l1c5ccc5ef4a526b8744d6b59c1d01a1b_i_1_n_0
    SLICE_X4Y62          FDRE                                         r  hostIF/core0/core0/a0/l1c5ccc5ef4a526b8744d6b59c1d01a1b_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         1.596     9.468    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X4Y62          FDRE                                         r  hostIF/core0/core0/a0/l1c5ccc5ef4a526b8744d6b59c1d01a1b_reg/C
                         clock pessimism              0.624    10.092    
                         clock uncertainty           -0.073    10.019    
    SLICE_X4Y62          FDRE (Setup_fdre_C_D)        0.029    10.048    hostIF/core0/core0/a0/l1c5ccc5ef4a526b8744d6b59c1d01a1b_reg
  -------------------------------------------------------------------
                         required time                         10.048    
                         arrival time                          -8.462    
  -------------------------------------------------------------------
                         slack                                  1.585    

Slack (MET) :             1.618ns  (required time - arrival time)
  Source:                 hostIF/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/l37dbd1aafb403530c46407234a8f7286_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        8.022ns  (logic 3.419ns (42.621%)  route 4.603ns (57.379%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.937ns = ( 9.471 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.310ns = ( 0.178 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         1.682     0.178    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y24         RAMB18E1                                     r  hostIF/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     2.632 r  hostIF/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.295     3.927    hostIF/core0/core0/a0/pc0/upper_reg_banks/ADDRC0
    SLICE_X6Y60          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     4.080 f  hostIF/core0/core0/a0/pc0/upper_reg_banks/RAMC/O
                         net (fo=3, routed)           1.016     5.095    hostIF/core0/core0/a0/pc0/data_path_loop[6].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y60          LUT5 (Prop_lut5_I0_O)        0.361     5.456 f  hostIF/core0/core0/a0/pc0/data_path_loop[6].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=28, routed)          1.010     6.467    hostIF/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[6]
    SLICE_X4Y62          LUT6 (Prop_lut6_I3_O)        0.327     6.794 f  hostIF/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_2/O
                         net (fo=4, routed)           0.753     7.546    hostIF/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_2_n_0
    SLICE_X4Y58          LUT4 (Prop_lut4_I3_O)        0.124     7.670 r  hostIF/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_1/O
                         net (fo=8, routed)           0.529     8.199    hostIF/core0/core0/a0/l37dbd1aafb403530c46407234a8f7286
    SLICE_X4Y58          FDRE                                         r  hostIF/core0/core0/a0/l37dbd1aafb403530c46407234a8f7286_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         1.599     9.471    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X4Y58          FDRE                                         r  hostIF/core0/core0/a0/l37dbd1aafb403530c46407234a8f7286_reg[0]/C
                         clock pessimism              0.624    10.095    
                         clock uncertainty           -0.073    10.022    
    SLICE_X4Y58          FDRE (Setup_fdre_C_CE)      -0.205     9.817    hostIF/core0/core0/a0/l37dbd1aafb403530c46407234a8f7286_reg[0]
  -------------------------------------------------------------------
                         required time                          9.817    
                         arrival time                          -8.199    
  -------------------------------------------------------------------
                         slack                                  1.618    

Slack (MET) :             1.618ns  (required time - arrival time)
  Source:                 hostIF/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/l37dbd1aafb403530c46407234a8f7286_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        8.022ns  (logic 3.419ns (42.621%)  route 4.603ns (57.379%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.937ns = ( 9.471 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.310ns = ( 0.178 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         1.682     0.178    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y24         RAMB18E1                                     r  hostIF/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     2.632 r  hostIF/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.295     3.927    hostIF/core0/core0/a0/pc0/upper_reg_banks/ADDRC0
    SLICE_X6Y60          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     4.080 f  hostIF/core0/core0/a0/pc0/upper_reg_banks/RAMC/O
                         net (fo=3, routed)           1.016     5.095    hostIF/core0/core0/a0/pc0/data_path_loop[6].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y60          LUT5 (Prop_lut5_I0_O)        0.361     5.456 f  hostIF/core0/core0/a0/pc0/data_path_loop[6].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=28, routed)          1.010     6.467    hostIF/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[6]
    SLICE_X4Y62          LUT6 (Prop_lut6_I3_O)        0.327     6.794 f  hostIF/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_2/O
                         net (fo=4, routed)           0.753     7.546    hostIF/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_2_n_0
    SLICE_X4Y58          LUT4 (Prop_lut4_I3_O)        0.124     7.670 r  hostIF/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_1/O
                         net (fo=8, routed)           0.529     8.199    hostIF/core0/core0/a0/l37dbd1aafb403530c46407234a8f7286
    SLICE_X4Y58          FDRE                                         r  hostIF/core0/core0/a0/l37dbd1aafb403530c46407234a8f7286_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         1.599     9.471    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X4Y58          FDRE                                         r  hostIF/core0/core0/a0/l37dbd1aafb403530c46407234a8f7286_reg[1]/C
                         clock pessimism              0.624    10.095    
                         clock uncertainty           -0.073    10.022    
    SLICE_X4Y58          FDRE (Setup_fdre_C_CE)      -0.205     9.817    hostIF/core0/core0/a0/l37dbd1aafb403530c46407234a8f7286_reg[1]
  -------------------------------------------------------------------
                         required time                          9.817    
                         arrival time                          -8.199    
  -------------------------------------------------------------------
                         slack                                  1.618    

Slack (MET) :             1.618ns  (required time - arrival time)
  Source:                 hostIF/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/l37dbd1aafb403530c46407234a8f7286_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        8.022ns  (logic 3.419ns (42.621%)  route 4.603ns (57.379%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.937ns = ( 9.471 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.310ns = ( 0.178 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         1.682     0.178    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y24         RAMB18E1                                     r  hostIF/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     2.632 r  hostIF/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.295     3.927    hostIF/core0/core0/a0/pc0/upper_reg_banks/ADDRC0
    SLICE_X6Y60          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     4.080 f  hostIF/core0/core0/a0/pc0/upper_reg_banks/RAMC/O
                         net (fo=3, routed)           1.016     5.095    hostIF/core0/core0/a0/pc0/data_path_loop[6].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y60          LUT5 (Prop_lut5_I0_O)        0.361     5.456 f  hostIF/core0/core0/a0/pc0/data_path_loop[6].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=28, routed)          1.010     6.467    hostIF/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[6]
    SLICE_X4Y62          LUT6 (Prop_lut6_I3_O)        0.327     6.794 f  hostIF/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_2/O
                         net (fo=4, routed)           0.753     7.546    hostIF/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_2_n_0
    SLICE_X4Y58          LUT4 (Prop_lut4_I3_O)        0.124     7.670 r  hostIF/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_1/O
                         net (fo=8, routed)           0.529     8.199    hostIF/core0/core0/a0/l37dbd1aafb403530c46407234a8f7286
    SLICE_X4Y58          FDRE                                         r  hostIF/core0/core0/a0/l37dbd1aafb403530c46407234a8f7286_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         1.599     9.471    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X4Y58          FDRE                                         r  hostIF/core0/core0/a0/l37dbd1aafb403530c46407234a8f7286_reg[2]/C
                         clock pessimism              0.624    10.095    
                         clock uncertainty           -0.073    10.022    
    SLICE_X4Y58          FDRE (Setup_fdre_C_CE)      -0.205     9.817    hostIF/core0/core0/a0/l37dbd1aafb403530c46407234a8f7286_reg[2]
  -------------------------------------------------------------------
                         required time                          9.817    
                         arrival time                          -8.199    
  -------------------------------------------------------------------
                         slack                                  1.618    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 hostIF/core0/core0/a0/pc0/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/pc0/stack_ram_low/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.072%)  route 0.239ns (62.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns = ( 0.673 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.578ns = ( 0.910 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         0.572     0.910    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y59         FDRE                                         r  hostIF/core0/core0/a0/pc0/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y59         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  hostIF/core0/core0/a0/pc0/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.239     1.291    hostIF/core0/core0/a0/pc0/stack_ram_low/ADDRD0
    SLICE_X10Y59         RAMD32                                       r  hostIF/core0/core0/a0/pc0/stack_ram_low/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         0.843     0.673    hostIF/core0/core0/a0/pc0/stack_ram_low/WCLK
    SLICE_X10Y59         RAMD32                                       r  hostIF/core0/core0/a0/pc0/stack_ram_low/RAMA/CLK
                         clock pessimism              0.251     0.923    
    SLICE_X10Y59         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.233    hostIF/core0/core0/a0/pc0/stack_ram_low/RAMA
  -------------------------------------------------------------------
                         required time                         -1.233    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 hostIF/core0/core0/a0/pc0/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/pc0/stack_ram_low/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.072%)  route 0.239ns (62.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns = ( 0.673 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.578ns = ( 0.910 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         0.572     0.910    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y59         FDRE                                         r  hostIF/core0/core0/a0/pc0/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y59         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  hostIF/core0/core0/a0/pc0/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.239     1.291    hostIF/core0/core0/a0/pc0/stack_ram_low/ADDRD0
    SLICE_X10Y59         RAMD32                                       r  hostIF/core0/core0/a0/pc0/stack_ram_low/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         0.843     0.673    hostIF/core0/core0/a0/pc0/stack_ram_low/WCLK
    SLICE_X10Y59         RAMD32                                       r  hostIF/core0/core0/a0/pc0/stack_ram_low/RAMA_D1/CLK
                         clock pessimism              0.251     0.923    
    SLICE_X10Y59         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.233    hostIF/core0/core0/a0/pc0/stack_ram_low/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.233    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 hostIF/core0/core0/a0/pc0/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/pc0/stack_ram_low/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.072%)  route 0.239ns (62.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns = ( 0.673 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.578ns = ( 0.910 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         0.572     0.910    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y59         FDRE                                         r  hostIF/core0/core0/a0/pc0/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y59         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  hostIF/core0/core0/a0/pc0/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.239     1.291    hostIF/core0/core0/a0/pc0/stack_ram_low/ADDRD0
    SLICE_X10Y59         RAMD32                                       r  hostIF/core0/core0/a0/pc0/stack_ram_low/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         0.843     0.673    hostIF/core0/core0/a0/pc0/stack_ram_low/WCLK
    SLICE_X10Y59         RAMD32                                       r  hostIF/core0/core0/a0/pc0/stack_ram_low/RAMB/CLK
                         clock pessimism              0.251     0.923    
    SLICE_X10Y59         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.233    hostIF/core0/core0/a0/pc0/stack_ram_low/RAMB
  -------------------------------------------------------------------
                         required time                         -1.233    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 hostIF/core0/core0/a0/pc0/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/pc0/stack_ram_low/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.072%)  route 0.239ns (62.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns = ( 0.673 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.578ns = ( 0.910 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         0.572     0.910    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y59         FDRE                                         r  hostIF/core0/core0/a0/pc0/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y59         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  hostIF/core0/core0/a0/pc0/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.239     1.291    hostIF/core0/core0/a0/pc0/stack_ram_low/ADDRD0
    SLICE_X10Y59         RAMD32                                       r  hostIF/core0/core0/a0/pc0/stack_ram_low/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         0.843     0.673    hostIF/core0/core0/a0/pc0/stack_ram_low/WCLK
    SLICE_X10Y59         RAMD32                                       r  hostIF/core0/core0/a0/pc0/stack_ram_low/RAMB_D1/CLK
                         clock pessimism              0.251     0.923    
    SLICE_X10Y59         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.233    hostIF/core0/core0/a0/pc0/stack_ram_low/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.233    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 hostIF/core0/core0/a0/pc0/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/pc0/stack_ram_low/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.072%)  route 0.239ns (62.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns = ( 0.673 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.578ns = ( 0.910 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         0.572     0.910    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y59         FDRE                                         r  hostIF/core0/core0/a0/pc0/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y59         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  hostIF/core0/core0/a0/pc0/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.239     1.291    hostIF/core0/core0/a0/pc0/stack_ram_low/ADDRD0
    SLICE_X10Y59         RAMD32                                       r  hostIF/core0/core0/a0/pc0/stack_ram_low/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         0.843     0.673    hostIF/core0/core0/a0/pc0/stack_ram_low/WCLK
    SLICE_X10Y59         RAMD32                                       r  hostIF/core0/core0/a0/pc0/stack_ram_low/RAMC/CLK
                         clock pessimism              0.251     0.923    
    SLICE_X10Y59         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.233    hostIF/core0/core0/a0/pc0/stack_ram_low/RAMC
  -------------------------------------------------------------------
                         required time                         -1.233    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 hostIF/core0/core0/a0/pc0/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/pc0/stack_ram_low/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.072%)  route 0.239ns (62.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns = ( 0.673 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.578ns = ( 0.910 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         0.572     0.910    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y59         FDRE                                         r  hostIF/core0/core0/a0/pc0/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y59         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  hostIF/core0/core0/a0/pc0/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.239     1.291    hostIF/core0/core0/a0/pc0/stack_ram_low/ADDRD0
    SLICE_X10Y59         RAMD32                                       r  hostIF/core0/core0/a0/pc0/stack_ram_low/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         0.843     0.673    hostIF/core0/core0/a0/pc0/stack_ram_low/WCLK
    SLICE_X10Y59         RAMD32                                       r  hostIF/core0/core0/a0/pc0/stack_ram_low/RAMC_D1/CLK
                         clock pessimism              0.251     0.923    
    SLICE_X10Y59         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.233    hostIF/core0/core0/a0/pc0/stack_ram_low/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.233    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 hostIF/core0/core0/a0/pc0/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/pc0/stack_ram_low/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.072%)  route 0.239ns (62.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns = ( 0.673 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.578ns = ( 0.910 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         0.572     0.910    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y59         FDRE                                         r  hostIF/core0/core0/a0/pc0/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y59         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  hostIF/core0/core0/a0/pc0/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.239     1.291    hostIF/core0/core0/a0/pc0/stack_ram_low/ADDRD0
    SLICE_X10Y59         RAMS32                                       r  hostIF/core0/core0/a0/pc0/stack_ram_low/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         0.843     0.673    hostIF/core0/core0/a0/pc0/stack_ram_low/WCLK
    SLICE_X10Y59         RAMS32                                       r  hostIF/core0/core0/a0/pc0/stack_ram_low/RAMD/CLK
                         clock pessimism              0.251     0.923    
    SLICE_X10Y59         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.233    hostIF/core0/core0/a0/pc0/stack_ram_low/RAMD
  -------------------------------------------------------------------
                         required time                         -1.233    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 hostIF/core0/core0/a0/pc0/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/pc0/stack_ram_low/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.072%)  route 0.239ns (62.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns = ( 0.673 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.578ns = ( 0.910 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         0.572     0.910    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y59         FDRE                                         r  hostIF/core0/core0/a0/pc0/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y59         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  hostIF/core0/core0/a0/pc0/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.239     1.291    hostIF/core0/core0/a0/pc0/stack_ram_low/ADDRD0
    SLICE_X10Y59         RAMS32                                       r  hostIF/core0/core0/a0/pc0/stack_ram_low/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         0.843     0.673    hostIF/core0/core0/a0/pc0/stack_ram_low/WCLK
    SLICE_X10Y59         RAMS32                                       r  hostIF/core0/core0/a0/pc0/stack_ram_low/RAMD_D1/CLK
                         clock pessimism              0.251     0.923    
    SLICE_X10Y59         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.233    hostIF/core0/core0/a0/pc0/stack_ram_low/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.233    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 hostIF/core0/core0/a0/pc0/stack_loop[3].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/pc0/stack_ram_high/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.366%)  route 0.208ns (59.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns = ( 0.672 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.578ns = ( 0.910 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         0.572     0.910    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y59         FDRE                                         r  hostIF/core0/core0/a0/pc0/stack_loop[3].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y59         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  hostIF/core0/core0/a0/pc0/stack_loop[3].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.208     1.260    hostIF/core0/core0/a0/pc0/stack_ram_high/ADDRD3
    SLICE_X10Y60         RAMD32                                       r  hostIF/core0/core0/a0/pc0/stack_ram_high/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         0.842     0.672    hostIF/core0/core0/a0/pc0/stack_ram_high/WCLK
    SLICE_X10Y60         RAMD32                                       r  hostIF/core0/core0/a0/pc0/stack_ram_high/RAMA/CLK
                         clock pessimism              0.254     0.925    
    SLICE_X10Y60         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.165    hostIF/core0/core0/a0/pc0/stack_ram_high/RAMA
  -------------------------------------------------------------------
                         required time                         -1.165    
                         arrival time                           1.260    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 hostIF/core0/core0/a0/pc0/stack_loop[3].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/pc0/stack_ram_high/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.366%)  route 0.208ns (59.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns = ( 0.672 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.578ns = ( 0.910 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         0.572     0.910    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y59         FDRE                                         r  hostIF/core0/core0/a0/pc0/stack_loop[3].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y59         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  hostIF/core0/core0/a0/pc0/stack_loop[3].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.208     1.260    hostIF/core0/core0/a0/pc0/stack_ram_high/ADDRD3
    SLICE_X10Y60         RAMD32                                       r  hostIF/core0/core0/a0/pc0/stack_ram_high/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         0.842     0.672    hostIF/core0/core0/a0/pc0/stack_ram_high/WCLK
    SLICE_X10Y60         RAMD32                                       r  hostIF/core0/core0/a0/pc0/stack_ram_high/RAMA_D1/CLK
                         clock pessimism              0.254     0.925    
    SLICE_X10Y60         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.165    hostIF/core0/core0/a0/pc0/stack_ram_high/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.165    
                         arrival time                           1.260    
  -------------------------------------------------------------------
                         slack                                  0.094    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm0_clk0
Waveform(ns):       { 1.488 6.448 }
Period(ns):         9.920
Sources:            { hostIF/mmcm0/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         9.920       6.976      RAMB18_X0Y22     hostIF/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         9.920       6.976      RAMB18_X0Y22     hostIF/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.920       7.344      RAMB18_X0Y24     hostIF/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         9.920       7.344      RAMB36_X0Y14     hostIF/core0/core0/r0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         9.920       7.344      RAMB36_X0Y14     hostIF/core0/core0/r0/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         9.920       7.765      BUFGCTRL_X0Y0    hostIF/mmcm0_bufg/I
Min Period        n/a     FDRE/C              n/a            1.474         9.920       8.446      ILOGIC_X0Y79     hostIF/iob_regs[0].regin0/C
Min Period        n/a     FDRE/C              n/a            1.474         9.920       8.446      OLOGIC_X0Y79     hostIF/iob_regs[0].regout0/C
Min Period        n/a     FDRE/C              n/a            1.474         9.920       8.446      OLOGIC_X0Y79     hostIF/iob_regs[0].regvalid/C
Min Period        n/a     FDRE/C              n/a            1.474         9.920       8.446      ILOGIC_X0Y91     hostIF/iob_regs[10].regin0/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.920       203.440    MMCME2_ADV_X0Y1  hostIF/mmcm0/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X2Y60      hostIF/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X2Y60      hostIF/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X2Y60      hostIF/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X2Y60      hostIF/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X2Y60      hostIF/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X2Y60      hostIF/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X2Y60      hostIF/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X2Y60      hostIF/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X2Y62      hostIF/core0/core0/a0/pc0/data_path_loop[2].medium_spm.spm_ram/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X2Y62      hostIF/core0/core0/a0/pc0/data_path_loop[2].medium_spm.spm_ram/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X2Y60      hostIF/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X2Y60      hostIF/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X2Y60      hostIF/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X2Y60      hostIF/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X2Y60      hostIF/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X2Y60      hostIF/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X2Y60      hostIF/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X2Y60      hostIF/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X2Y62      hostIF/core0/core0/a0/pc0/data_path_loop[2].medium_spm.spm_ram/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X2Y62      hostIF/core0/core0/a0/pc0/data_path_loop[2].medium_spm.spm_ram/HIGH/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm0_clkfb
  To Clock:  mmcm0_clkfb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.765ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm0_clkfb
Waveform(ns):       { 0.000 4.960 }
Period(ns):         9.920
Sources:            { hostIF/mmcm0/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         9.920       7.765      BUFGCTRL_X0Y2    hostIF/mmcm0fb_bufg/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         9.920       8.671      MMCME2_ADV_X0Y1  hostIF/mmcm0/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         9.920       8.671      MMCME2_ADV_X0Y1  hostIF/mmcm0/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       9.920       90.080     MMCME2_ADV_X0Y1  hostIF/mmcm0/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       9.920       203.440    MMCME2_ADV_X0Y1  hostIF/mmcm0/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.150ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.265ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.150ns  (required time - arrival time)
  Source:                 clkdiv_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.265ns  (logic 0.890ns (27.262%)  route 2.375ns (72.738%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 9.776 - 5.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_BUFG_inst/O
                         net (fo=33, routed)          1.631     5.069    clk_BUFG
    SLICE_X8Y79          FDRE                                         r  clkdiv_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDRE (Prop_fdre_C_Q)         0.518     5.587 f  clkdiv_reg[22]/Q
                         net (fo=2, routed)           0.646     6.233    clkdiv_reg_n_0_[22]
    SLICE_X9Y79          LUT4 (Prop_lut4_I1_O)        0.124     6.357 f  clkdiv[0]_i_5/O
                         net (fo=1, routed)           0.466     6.823    clkdiv[0]_i_5_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I0_O)        0.124     6.947 f  clkdiv[0]_i_2/O
                         net (fo=3, routed)           0.441     7.387    clkdiv[0]_i_2_n_0
    SLICE_X9Y77          LUT4 (Prop_lut4_I3_O)        0.124     7.511 r  clkdiv[31]_i_1/O
                         net (fo=31, routed)          0.822     8.334    slow_clk
    SLICE_X8Y77          FDRE                                         r  clkdiv_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_BUFG_inst/O
                         net (fo=33, routed)          1.507     9.776    clk_BUFG
    SLICE_X8Y77          FDRE                                         r  clkdiv_reg[13]/C
                         clock pessimism              0.267    10.043    
                         clock uncertainty           -0.035    10.008    
    SLICE_X8Y77          FDRE (Setup_fdre_C_R)       -0.524     9.484    clkdiv_reg[13]
  -------------------------------------------------------------------
                         required time                          9.484    
                         arrival time                          -8.334    
  -------------------------------------------------------------------
                         slack                                  1.150    

Slack (MET) :             1.150ns  (required time - arrival time)
  Source:                 clkdiv_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.265ns  (logic 0.890ns (27.262%)  route 2.375ns (72.738%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 9.776 - 5.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_BUFG_inst/O
                         net (fo=33, routed)          1.631     5.069    clk_BUFG
    SLICE_X8Y79          FDRE                                         r  clkdiv_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDRE (Prop_fdre_C_Q)         0.518     5.587 f  clkdiv_reg[22]/Q
                         net (fo=2, routed)           0.646     6.233    clkdiv_reg_n_0_[22]
    SLICE_X9Y79          LUT4 (Prop_lut4_I1_O)        0.124     6.357 f  clkdiv[0]_i_5/O
                         net (fo=1, routed)           0.466     6.823    clkdiv[0]_i_5_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I0_O)        0.124     6.947 f  clkdiv[0]_i_2/O
                         net (fo=3, routed)           0.441     7.387    clkdiv[0]_i_2_n_0
    SLICE_X9Y77          LUT4 (Prop_lut4_I3_O)        0.124     7.511 r  clkdiv[31]_i_1/O
                         net (fo=31, routed)          0.822     8.334    slow_clk
    SLICE_X8Y77          FDRE                                         r  clkdiv_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_BUFG_inst/O
                         net (fo=33, routed)          1.507     9.776    clk_BUFG
    SLICE_X8Y77          FDRE                                         r  clkdiv_reg[14]/C
                         clock pessimism              0.267    10.043    
                         clock uncertainty           -0.035    10.008    
    SLICE_X8Y77          FDRE (Setup_fdre_C_R)       -0.524     9.484    clkdiv_reg[14]
  -------------------------------------------------------------------
                         required time                          9.484    
                         arrival time                          -8.334    
  -------------------------------------------------------------------
                         slack                                  1.150    

Slack (MET) :             1.150ns  (required time - arrival time)
  Source:                 clkdiv_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.265ns  (logic 0.890ns (27.262%)  route 2.375ns (72.738%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 9.776 - 5.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_BUFG_inst/O
                         net (fo=33, routed)          1.631     5.069    clk_BUFG
    SLICE_X8Y79          FDRE                                         r  clkdiv_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDRE (Prop_fdre_C_Q)         0.518     5.587 f  clkdiv_reg[22]/Q
                         net (fo=2, routed)           0.646     6.233    clkdiv_reg_n_0_[22]
    SLICE_X9Y79          LUT4 (Prop_lut4_I1_O)        0.124     6.357 f  clkdiv[0]_i_5/O
                         net (fo=1, routed)           0.466     6.823    clkdiv[0]_i_5_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I0_O)        0.124     6.947 f  clkdiv[0]_i_2/O
                         net (fo=3, routed)           0.441     7.387    clkdiv[0]_i_2_n_0
    SLICE_X9Y77          LUT4 (Prop_lut4_I3_O)        0.124     7.511 r  clkdiv[31]_i_1/O
                         net (fo=31, routed)          0.822     8.334    slow_clk
    SLICE_X8Y77          FDRE                                         r  clkdiv_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_BUFG_inst/O
                         net (fo=33, routed)          1.507     9.776    clk_BUFG
    SLICE_X8Y77          FDRE                                         r  clkdiv_reg[15]/C
                         clock pessimism              0.267    10.043    
                         clock uncertainty           -0.035    10.008    
    SLICE_X8Y77          FDRE (Setup_fdre_C_R)       -0.524     9.484    clkdiv_reg[15]
  -------------------------------------------------------------------
                         required time                          9.484    
                         arrival time                          -8.334    
  -------------------------------------------------------------------
                         slack                                  1.150    

Slack (MET) :             1.150ns  (required time - arrival time)
  Source:                 clkdiv_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.265ns  (logic 0.890ns (27.262%)  route 2.375ns (72.738%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 9.776 - 5.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_BUFG_inst/O
                         net (fo=33, routed)          1.631     5.069    clk_BUFG
    SLICE_X8Y79          FDRE                                         r  clkdiv_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDRE (Prop_fdre_C_Q)         0.518     5.587 f  clkdiv_reg[22]/Q
                         net (fo=2, routed)           0.646     6.233    clkdiv_reg_n_0_[22]
    SLICE_X9Y79          LUT4 (Prop_lut4_I1_O)        0.124     6.357 f  clkdiv[0]_i_5/O
                         net (fo=1, routed)           0.466     6.823    clkdiv[0]_i_5_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I0_O)        0.124     6.947 f  clkdiv[0]_i_2/O
                         net (fo=3, routed)           0.441     7.387    clkdiv[0]_i_2_n_0
    SLICE_X9Y77          LUT4 (Prop_lut4_I3_O)        0.124     7.511 r  clkdiv[31]_i_1/O
                         net (fo=31, routed)          0.822     8.334    slow_clk
    SLICE_X8Y77          FDRE                                         r  clkdiv_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_BUFG_inst/O
                         net (fo=33, routed)          1.507     9.776    clk_BUFG
    SLICE_X8Y77          FDRE                                         r  clkdiv_reg[16]/C
                         clock pessimism              0.267    10.043    
                         clock uncertainty           -0.035    10.008    
    SLICE_X8Y77          FDRE (Setup_fdre_C_R)       -0.524     9.484    clkdiv_reg[16]
  -------------------------------------------------------------------
                         required time                          9.484    
                         arrival time                          -8.334    
  -------------------------------------------------------------------
                         slack                                  1.150    

Slack (MET) :             1.243ns  (required time - arrival time)
  Source:                 clkdiv_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.150ns  (logic 0.890ns (28.250%)  route 2.260ns (71.750%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 9.773 - 5.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_BUFG_inst/O
                         net (fo=33, routed)          1.631     5.069    clk_BUFG
    SLICE_X8Y79          FDRE                                         r  clkdiv_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDRE (Prop_fdre_C_Q)         0.518     5.587 f  clkdiv_reg[22]/Q
                         net (fo=2, routed)           0.646     6.233    clkdiv_reg_n_0_[22]
    SLICE_X9Y79          LUT4 (Prop_lut4_I1_O)        0.124     6.357 f  clkdiv[0]_i_5/O
                         net (fo=1, routed)           0.466     6.823    clkdiv[0]_i_5_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I0_O)        0.124     6.947 f  clkdiv[0]_i_2/O
                         net (fo=3, routed)           0.441     7.387    clkdiv[0]_i_2_n_0
    SLICE_X9Y77          LUT4 (Prop_lut4_I3_O)        0.124     7.511 r  clkdiv[31]_i_1/O
                         net (fo=31, routed)          0.708     8.220    slow_clk
    SLICE_X8Y74          FDRE                                         r  clkdiv_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_BUFG_inst/O
                         net (fo=33, routed)          1.504     9.773    clk_BUFG
    SLICE_X8Y74          FDRE                                         r  clkdiv_reg[1]/C
                         clock pessimism              0.249    10.022    
                         clock uncertainty           -0.035     9.987    
    SLICE_X8Y74          FDRE (Setup_fdre_C_R)       -0.524     9.463    clkdiv_reg[1]
  -------------------------------------------------------------------
                         required time                          9.463    
                         arrival time                          -8.220    
  -------------------------------------------------------------------
                         slack                                  1.243    

Slack (MET) :             1.243ns  (required time - arrival time)
  Source:                 clkdiv_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.150ns  (logic 0.890ns (28.250%)  route 2.260ns (71.750%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 9.773 - 5.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_BUFG_inst/O
                         net (fo=33, routed)          1.631     5.069    clk_BUFG
    SLICE_X8Y79          FDRE                                         r  clkdiv_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDRE (Prop_fdre_C_Q)         0.518     5.587 f  clkdiv_reg[22]/Q
                         net (fo=2, routed)           0.646     6.233    clkdiv_reg_n_0_[22]
    SLICE_X9Y79          LUT4 (Prop_lut4_I1_O)        0.124     6.357 f  clkdiv[0]_i_5/O
                         net (fo=1, routed)           0.466     6.823    clkdiv[0]_i_5_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I0_O)        0.124     6.947 f  clkdiv[0]_i_2/O
                         net (fo=3, routed)           0.441     7.387    clkdiv[0]_i_2_n_0
    SLICE_X9Y77          LUT4 (Prop_lut4_I3_O)        0.124     7.511 r  clkdiv[31]_i_1/O
                         net (fo=31, routed)          0.708     8.220    slow_clk
    SLICE_X8Y74          FDRE                                         r  clkdiv_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_BUFG_inst/O
                         net (fo=33, routed)          1.504     9.773    clk_BUFG
    SLICE_X8Y74          FDRE                                         r  clkdiv_reg[2]/C
                         clock pessimism              0.249    10.022    
                         clock uncertainty           -0.035     9.987    
    SLICE_X8Y74          FDRE (Setup_fdre_C_R)       -0.524     9.463    clkdiv_reg[2]
  -------------------------------------------------------------------
                         required time                          9.463    
                         arrival time                          -8.220    
  -------------------------------------------------------------------
                         slack                                  1.243    

Slack (MET) :             1.243ns  (required time - arrival time)
  Source:                 clkdiv_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.150ns  (logic 0.890ns (28.250%)  route 2.260ns (71.750%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 9.773 - 5.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_BUFG_inst/O
                         net (fo=33, routed)          1.631     5.069    clk_BUFG
    SLICE_X8Y79          FDRE                                         r  clkdiv_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDRE (Prop_fdre_C_Q)         0.518     5.587 f  clkdiv_reg[22]/Q
                         net (fo=2, routed)           0.646     6.233    clkdiv_reg_n_0_[22]
    SLICE_X9Y79          LUT4 (Prop_lut4_I1_O)        0.124     6.357 f  clkdiv[0]_i_5/O
                         net (fo=1, routed)           0.466     6.823    clkdiv[0]_i_5_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I0_O)        0.124     6.947 f  clkdiv[0]_i_2/O
                         net (fo=3, routed)           0.441     7.387    clkdiv[0]_i_2_n_0
    SLICE_X9Y77          LUT4 (Prop_lut4_I3_O)        0.124     7.511 r  clkdiv[31]_i_1/O
                         net (fo=31, routed)          0.708     8.220    slow_clk
    SLICE_X8Y74          FDRE                                         r  clkdiv_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_BUFG_inst/O
                         net (fo=33, routed)          1.504     9.773    clk_BUFG
    SLICE_X8Y74          FDRE                                         r  clkdiv_reg[3]/C
                         clock pessimism              0.249    10.022    
                         clock uncertainty           -0.035     9.987    
    SLICE_X8Y74          FDRE (Setup_fdre_C_R)       -0.524     9.463    clkdiv_reg[3]
  -------------------------------------------------------------------
                         required time                          9.463    
                         arrival time                          -8.220    
  -------------------------------------------------------------------
                         slack                                  1.243    

Slack (MET) :             1.243ns  (required time - arrival time)
  Source:                 clkdiv_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.150ns  (logic 0.890ns (28.250%)  route 2.260ns (71.750%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 9.773 - 5.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_BUFG_inst/O
                         net (fo=33, routed)          1.631     5.069    clk_BUFG
    SLICE_X8Y79          FDRE                                         r  clkdiv_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDRE (Prop_fdre_C_Q)         0.518     5.587 f  clkdiv_reg[22]/Q
                         net (fo=2, routed)           0.646     6.233    clkdiv_reg_n_0_[22]
    SLICE_X9Y79          LUT4 (Prop_lut4_I1_O)        0.124     6.357 f  clkdiv[0]_i_5/O
                         net (fo=1, routed)           0.466     6.823    clkdiv[0]_i_5_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I0_O)        0.124     6.947 f  clkdiv[0]_i_2/O
                         net (fo=3, routed)           0.441     7.387    clkdiv[0]_i_2_n_0
    SLICE_X9Y77          LUT4 (Prop_lut4_I3_O)        0.124     7.511 r  clkdiv[31]_i_1/O
                         net (fo=31, routed)          0.708     8.220    slow_clk
    SLICE_X8Y74          FDRE                                         r  clkdiv_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_BUFG_inst/O
                         net (fo=33, routed)          1.504     9.773    clk_BUFG
    SLICE_X8Y74          FDRE                                         r  clkdiv_reg[4]/C
                         clock pessimism              0.249    10.022    
                         clock uncertainty           -0.035     9.987    
    SLICE_X8Y74          FDRE (Setup_fdre_C_R)       -0.524     9.463    clkdiv_reg[4]
  -------------------------------------------------------------------
                         required time                          9.463    
                         arrival time                          -8.220    
  -------------------------------------------------------------------
                         slack                                  1.243    

Slack (MET) :             1.308ns  (required time - arrival time)
  Source:                 clkdiv_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.111ns  (logic 0.890ns (28.611%)  route 2.221ns (71.389%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 9.780 - 5.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_BUFG_inst/O
                         net (fo=33, routed)          1.631     5.069    clk_BUFG
    SLICE_X8Y79          FDRE                                         r  clkdiv_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDRE (Prop_fdre_C_Q)         0.518     5.587 f  clkdiv_reg[22]/Q
                         net (fo=2, routed)           0.646     6.233    clkdiv_reg_n_0_[22]
    SLICE_X9Y79          LUT4 (Prop_lut4_I1_O)        0.124     6.357 f  clkdiv[0]_i_5/O
                         net (fo=1, routed)           0.466     6.823    clkdiv[0]_i_5_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I0_O)        0.124     6.947 f  clkdiv[0]_i_2/O
                         net (fo=3, routed)           0.441     7.387    clkdiv[0]_i_2_n_0
    SLICE_X9Y77          LUT4 (Prop_lut4_I3_O)        0.124     7.511 r  clkdiv[31]_i_1/O
                         net (fo=31, routed)          0.668     8.180    slow_clk
    SLICE_X8Y81          FDRE                                         r  clkdiv_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_BUFG_inst/O
                         net (fo=33, routed)          1.511     9.780    clk_BUFG
    SLICE_X8Y81          FDRE                                         r  clkdiv_reg[29]/C
                         clock pessimism              0.267    10.047    
                         clock uncertainty           -0.035    10.012    
    SLICE_X8Y81          FDRE (Setup_fdre_C_R)       -0.524     9.488    clkdiv_reg[29]
  -------------------------------------------------------------------
                         required time                          9.488    
                         arrival time                          -8.180    
  -------------------------------------------------------------------
                         slack                                  1.308    

Slack (MET) :             1.308ns  (required time - arrival time)
  Source:                 clkdiv_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.111ns  (logic 0.890ns (28.611%)  route 2.221ns (71.389%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 9.780 - 5.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_BUFG_inst/O
                         net (fo=33, routed)          1.631     5.069    clk_BUFG
    SLICE_X8Y79          FDRE                                         r  clkdiv_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDRE (Prop_fdre_C_Q)         0.518     5.587 f  clkdiv_reg[22]/Q
                         net (fo=2, routed)           0.646     6.233    clkdiv_reg_n_0_[22]
    SLICE_X9Y79          LUT4 (Prop_lut4_I1_O)        0.124     6.357 f  clkdiv[0]_i_5/O
                         net (fo=1, routed)           0.466     6.823    clkdiv[0]_i_5_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I0_O)        0.124     6.947 f  clkdiv[0]_i_2/O
                         net (fo=3, routed)           0.441     7.387    clkdiv[0]_i_2_n_0
    SLICE_X9Y77          LUT4 (Prop_lut4_I3_O)        0.124     7.511 r  clkdiv[31]_i_1/O
                         net (fo=31, routed)          0.668     8.180    slow_clk
    SLICE_X8Y81          FDRE                                         r  clkdiv_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_BUFG_inst/O
                         net (fo=33, routed)          1.511     9.780    clk_BUFG
    SLICE_X8Y81          FDRE                                         r  clkdiv_reg[30]/C
                         clock pessimism              0.267    10.047    
                         clock uncertainty           -0.035    10.012    
    SLICE_X8Y81          FDRE (Setup_fdre_C_R)       -0.524     9.488    clkdiv_reg[30]
  -------------------------------------------------------------------
                         required time                          9.488    
                         arrival time                          -8.180    
  -------------------------------------------------------------------
                         slack                                  1.308    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clkdiv_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.198ns
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.828    clk_BUFG
    SLICE_X8Y79          FDRE                                         r  clkdiv_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDRE (Prop_fdre_C_Q)         0.164     1.992 r  clkdiv_reg[23]/Q
                         net (fo=2, routed)           0.125     2.117    clkdiv_reg_n_0_[23]
    SLICE_X8Y79          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.227 r  clkdiv_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.227    data0[23]
    SLICE_X8Y79          FDRE                                         r  clkdiv_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_BUFG_inst/O
                         net (fo=33, routed)          0.833     2.198    clk_BUFG
    SLICE_X8Y79          FDRE                                         r  clkdiv_reg[23]/C
                         clock pessimism             -0.370     1.828    
    SLICE_X8Y79          FDRE (Hold_fdre_C_D)         0.134     1.962    clkdiv_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.962    
                         arrival time                           2.227    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clkdiv_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.193ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_BUFG_inst/O
                         net (fo=33, routed)          0.560     1.824    clk_BUFG
    SLICE_X8Y75          FDRE                                         r  clkdiv_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y75          FDRE (Prop_fdre_C_Q)         0.164     1.988 r  clkdiv_reg[7]/Q
                         net (fo=2, routed)           0.125     2.113    clkdiv_reg_n_0_[7]
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.223 r  clkdiv_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.223    data0[7]
    SLICE_X8Y75          FDRE                                         r  clkdiv_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_BUFG_inst/O
                         net (fo=33, routed)          0.828     2.193    clk_BUFG
    SLICE_X8Y75          FDRE                                         r  clkdiv_reg[7]/C
                         clock pessimism             -0.369     1.824    
    SLICE_X8Y75          FDRE (Hold_fdre_C_D)         0.134     1.958    clkdiv_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.958    
                         arrival time                           2.223    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clkdiv_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.194ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_BUFG_inst/O
                         net (fo=33, routed)          0.561     1.825    clk_BUFG
    SLICE_X8Y76          FDRE                                         r  clkdiv_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y76          FDRE (Prop_fdre_C_Q)         0.164     1.989 r  clkdiv_reg[11]/Q
                         net (fo=2, routed)           0.125     2.114    clkdiv_reg_n_0_[11]
    SLICE_X8Y76          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.224 r  clkdiv_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.224    data0[11]
    SLICE_X8Y76          FDRE                                         r  clkdiv_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_BUFG_inst/O
                         net (fo=33, routed)          0.829     2.194    clk_BUFG
    SLICE_X8Y76          FDRE                                         r  clkdiv_reg[11]/C
                         clock pessimism             -0.369     1.825    
    SLICE_X8Y76          FDRE (Hold_fdre_C_D)         0.134     1.959    clkdiv_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.959    
                         arrival time                           2.224    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 clkdiv_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.196ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.827    clk_BUFG
    SLICE_X8Y77          FDRE                                         r  clkdiv_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77          FDRE (Prop_fdre_C_Q)         0.164     1.991 r  clkdiv_reg[15]/Q
                         net (fo=2, routed)           0.126     2.117    clkdiv_reg_n_0_[15]
    SLICE_X8Y77          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.227 r  clkdiv_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.227    data0[15]
    SLICE_X8Y77          FDRE                                         r  clkdiv_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_BUFG_inst/O
                         net (fo=33, routed)          0.831     2.196    clk_BUFG
    SLICE_X8Y77          FDRE                                         r  clkdiv_reg[15]/C
                         clock pessimism             -0.369     1.827    
    SLICE_X8Y77          FDRE (Hold_fdre_C_D)         0.134     1.961    clkdiv_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.961    
                         arrival time                           2.227    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clkdiv_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.197ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.827    clk_BUFG
    SLICE_X8Y78          FDRE                                         r  clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y78          FDRE (Prop_fdre_C_Q)         0.164     1.991 r  clkdiv_reg[19]/Q
                         net (fo=2, routed)           0.127     2.117    clkdiv_reg_n_0_[19]
    SLICE_X8Y78          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.227 r  clkdiv_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.227    data0[19]
    SLICE_X8Y78          FDRE                                         r  clkdiv_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_BUFG_inst/O
                         net (fo=33, routed)          0.832     2.197    clk_BUFG
    SLICE_X8Y78          FDRE                                         r  clkdiv_reg[19]/C
                         clock pessimism             -0.370     1.827    
    SLICE_X8Y78          FDRE (Hold_fdre_C_D)         0.134     1.961    clkdiv_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.961    
                         arrival time                           2.227    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clkdiv_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.200ns
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_BUFG_inst/O
                         net (fo=33, routed)          0.566     1.830    clk_BUFG
    SLICE_X8Y81          FDRE                                         r  clkdiv_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y81          FDRE (Prop_fdre_C_Q)         0.164     1.994 r  clkdiv_reg[31]/Q
                         net (fo=2, routed)           0.127     2.120    clkdiv_reg_n_0_[31]
    SLICE_X8Y81          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.230 r  clkdiv_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000     2.230    data0[31]
    SLICE_X8Y81          FDRE                                         r  clkdiv_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_BUFG_inst/O
                         net (fo=33, routed)          0.835     2.200    clk_BUFG
    SLICE_X8Y81          FDRE                                         r  clkdiv_reg[31]/C
                         clock pessimism             -0.370     1.830    
    SLICE_X8Y81          FDRE (Hold_fdre_C_D)         0.134     1.964    clkdiv_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.230    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clkdiv_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.193ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_BUFG_inst/O
                         net (fo=33, routed)          0.560     1.824    clk_BUFG
    SLICE_X8Y74          FDRE                                         r  clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y74          FDRE (Prop_fdre_C_Q)         0.164     1.988 r  clkdiv_reg[3]/Q
                         net (fo=2, routed)           0.127     2.114    clkdiv_reg_n_0_[3]
    SLICE_X8Y74          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.224 r  clkdiv_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.224    data0[3]
    SLICE_X8Y74          FDRE                                         r  clkdiv_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_BUFG_inst/O
                         net (fo=33, routed)          0.828     2.193    clk_BUFG
    SLICE_X8Y74          FDRE                                         r  clkdiv_reg[3]/C
                         clock pessimism             -0.369     1.824    
    SLICE_X8Y74          FDRE (Hold_fdre_C_D)         0.134     1.958    clkdiv_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.958    
                         arrival time                           2.224    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clkdiv_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.199ns
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_BUFG_inst/O
                         net (fo=33, routed)          0.565     1.829    clk_BUFG
    SLICE_X8Y80          FDRE                                         r  clkdiv_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDRE (Prop_fdre_C_Q)         0.164     1.993 r  clkdiv_reg[27]/Q
                         net (fo=2, routed)           0.127     2.119    clkdiv_reg_n_0_[27]
    SLICE_X8Y80          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.229 r  clkdiv_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.229    data0[27]
    SLICE_X8Y80          FDRE                                         r  clkdiv_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_BUFG_inst/O
                         net (fo=33, routed)          0.834     2.199    clk_BUFG
    SLICE_X8Y80          FDRE                                         r  clkdiv_reg[27]/C
                         clock pessimism             -0.370     1.829    
    SLICE_X8Y80          FDRE (Hold_fdre_C_D)         0.134     1.963    clkdiv_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.963    
                         arrival time                           2.229    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 clkdiv_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.198ns
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.828    clk_BUFG
    SLICE_X8Y79          FDRE                                         r  clkdiv_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDRE (Prop_fdre_C_Q)         0.164     1.992 r  clkdiv_reg[23]/Q
                         net (fo=2, routed)           0.125     2.117    clkdiv_reg_n_0_[23]
    SLICE_X8Y79          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     2.263 r  clkdiv_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.263    data0[24]
    SLICE_X8Y79          FDRE                                         r  clkdiv_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_BUFG_inst/O
                         net (fo=33, routed)          0.833     2.198    clk_BUFG
    SLICE_X8Y79          FDRE                                         r  clkdiv_reg[24]/C
                         clock pessimism             -0.370     1.828    
    SLICE_X8Y79          FDRE (Hold_fdre_C_D)         0.134     1.962    clkdiv_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.962    
                         arrival time                           2.263    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 clkdiv_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.193ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_BUFG_inst/O
                         net (fo=33, routed)          0.560     1.824    clk_BUFG
    SLICE_X8Y75          FDRE                                         r  clkdiv_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y75          FDRE (Prop_fdre_C_Q)         0.164     1.988 r  clkdiv_reg[7]/Q
                         net (fo=2, routed)           0.125     2.113    clkdiv_reg_n_0_[7]
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     2.259 r  clkdiv_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.259    data0[8]
    SLICE_X8Y75          FDRE                                         r  clkdiv_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_BUFG_inst/O
                         net (fo=33, routed)          0.828     2.193    clk_BUFG
    SLICE_X8Y75          FDRE                                         r  clkdiv_reg[8]/C
                         clock pessimism             -0.369     1.824    
    SLICE_X8Y75          FDRE (Hold_fdre_C_D)         0.134     1.958    clkdiv_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.958    
                         arrival time                           2.259    
  -------------------------------------------------------------------
                         slack                                  0.301    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_clkp }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         5.000       2.845      BUFGCTRL_X0Y1  clk_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X9Y77    clkdiv_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X8Y76    clkdiv_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X8Y76    clkdiv_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X8Y76    clkdiv_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X8Y77    clkdiv_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X8Y77    clkdiv_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X8Y77    clkdiv_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X8Y77    clkdiv_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X8Y78    clkdiv_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X9Y77    clkdiv_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X9Y77    clkdiv_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X8Y76    clkdiv_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X8Y76    clkdiv_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X8Y76    clkdiv_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X8Y76    clkdiv_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X8Y76    clkdiv_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X8Y76    clkdiv_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X8Y77    clkdiv_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X8Y77    clkdiv_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X9Y77    clkdiv_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X9Y77    clkdiv_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X8Y76    clkdiv_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X8Y76    clkdiv_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X8Y76    clkdiv_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X8Y76    clkdiv_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X8Y76    clkdiv_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X8Y76    clkdiv_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X8Y77    clkdiv_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X8Y77    clkdiv_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  mmcm0_clk0
  To Clock:  okUH0

Setup :            0  Failing Endpoints,  Worst Slack        4.607ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.029ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.607ns  (required time - arrival time)
  Source:                 hostIF/iob_regs[14].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[14]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Slow Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        1.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -1.263ns = ( 0.225 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         1.730     0.225    hostIF/mmcm0_bufg_n_0
    OLOGIC_X0Y97         FDRE                                         r  hostIF/iob_regs[14].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y97         FDRE (Prop_fdre_C_Q)         0.552     0.777 r  hostIF/iob_regs[14].regvalid/Q
                         net (fo=1, routed)           0.001     0.778    hostIF/iob_regs[14].iobf0/T
    R22                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     3.141 r  hostIF/iob_regs[14].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.141    okUHU[14]
    R22                                                               r  okUHU[14] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -3.141    
  -------------------------------------------------------------------
                         slack                                  4.607    

Slack (MET) :             4.607ns  (required time - arrival time)
  Source:                 hostIF/iob_regs[15].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[15]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Slow Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        1.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -1.263ns = ( 0.225 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         1.730     0.225    hostIF/mmcm0_bufg_n_0
    OLOGIC_X0Y98         FDRE                                         r  hostIF/iob_regs[15].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y98         FDRE (Prop_fdre_C_Q)         0.552     0.777 r  hostIF/iob_regs[15].regvalid/Q
                         net (fo=1, routed)           0.001     0.778    hostIF/iob_regs[15].iobf0/T
    P22                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     3.141 r  hostIF/iob_regs[15].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.141    okUHU[15]
    P22                                                               r  okUHU[15] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -3.141    
  -------------------------------------------------------------------
                         slack                                  4.607    

Slack (MET) :             4.607ns  (required time - arrival time)
  Source:                 hostIF/iob_regs[24].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[24]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Slow Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        1.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -1.263ns = ( 0.225 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         1.730     0.225    hostIF/mmcm0_bufg_n_0
    OLOGIC_X0Y52         FDRE                                         r  hostIF/iob_regs[24].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y52         FDRE (Prop_fdre_C_Q)         0.552     0.777 r  hostIF/iob_regs[24].regvalid/Q
                         net (fo=1, routed)           0.001     0.778    hostIF/iob_regs[24].iobf0/T
    P16                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     3.141 r  hostIF/iob_regs[24].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.141    okUHU[24]
    P16                                                               r  okUHU[24] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -3.141    
  -------------------------------------------------------------------
                         slack                                  4.607    

Slack (MET) :             4.608ns  (required time - arrival time)
  Source:                 hostIF/iob_regs[12].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[12]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Slow Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        1.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -1.264ns = ( 0.224 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         1.729     0.224    hostIF/mmcm0_bufg_n_0
    OLOGIC_X0Y95         FDRE                                         r  hostIF/iob_regs[12].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y95         FDRE (Prop_fdre_C_Q)         0.552     0.776 r  hostIF/iob_regs[12].regvalid/Q
                         net (fo=1, routed)           0.001     0.777    hostIF/iob_regs[12].iobf0/T
    R21                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     3.140 r  hostIF/iob_regs[12].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.140    okUHU[12]
    R21                                                               r  okUHU[12] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -3.140    
  -------------------------------------------------------------------
                         slack                                  4.608    

Slack (MET) :             4.608ns  (required time - arrival time)
  Source:                 hostIF/iob_regs[13].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[13]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Slow Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        1.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -1.264ns = ( 0.224 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         1.729     0.224    hostIF/mmcm0_bufg_n_0
    OLOGIC_X0Y96         FDRE                                         r  hostIF/iob_regs[13].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y96         FDRE (Prop_fdre_C_Q)         0.552     0.776 r  hostIF/iob_regs[13].regvalid/Q
                         net (fo=1, routed)           0.001     0.777    hostIF/iob_regs[13].iobf0/T
    P21                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     3.140 r  hostIF/iob_regs[13].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.140    okUHU[13]
    P21                                                               r  okUHU[13] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -3.140    
  -------------------------------------------------------------------
                         slack                                  4.608    

Slack (MET) :             4.608ns  (required time - arrival time)
  Source:                 hostIF/iob_regs[22].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[22]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Slow Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        1.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -1.264ns = ( 0.224 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         1.729     0.224    hostIF/mmcm0_bufg_n_0
    OLOGIC_X0Y53         FDRE                                         r  hostIF/iob_regs[22].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y53         FDRE (Prop_fdre_C_Q)         0.552     0.776 r  hostIF/iob_regs[22].regvalid/Q
                         net (fo=1, routed)           0.001     0.777    hostIF/iob_regs[22].iobf0/T
    N14                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     3.140 r  hostIF/iob_regs[22].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.140    okUHU[22]
    N14                                                               r  okUHU[22] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -3.140    
  -------------------------------------------------------------------
                         slack                                  4.608    

Slack (MET) :             4.609ns  (required time - arrival time)
  Source:                 hostIF/iob_regs[10].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[10]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Slow Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        1.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -1.265ns = ( 0.223 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         1.728     0.223    hostIF/mmcm0_bufg_n_0
    OLOGIC_X0Y91         FDRE                                         r  hostIF/iob_regs[10].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y91         FDRE (Prop_fdre_C_Q)         0.552     0.775 r  hostIF/iob_regs[10].regvalid/Q
                         net (fo=1, routed)           0.001     0.776    hostIF/iob_regs[10].iobf0/T
    U21                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     3.139 r  hostIF/iob_regs[10].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.139    okUHU[10]
    U21                                                               r  okUHU[10] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -3.139    
  -------------------------------------------------------------------
                         slack                                  4.609    

Slack (MET) :             4.609ns  (required time - arrival time)
  Source:                 hostIF/iob_regs[11].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[11]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Slow Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        1.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -1.265ns = ( 0.223 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         1.728     0.223    hostIF/mmcm0_bufg_n_0
    OLOGIC_X0Y92         FDRE                                         r  hostIF/iob_regs[11].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y92         FDRE (Prop_fdre_C_Q)         0.552     0.775 r  hostIF/iob_regs[11].regvalid/Q
                         net (fo=1, routed)           0.001     0.776    hostIF/iob_regs[11].iobf0/T
    T21                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     3.139 r  hostIF/iob_regs[11].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.139    okUHU[11]
    T21                                                               r  okUHU[11] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -3.139    
  -------------------------------------------------------------------
                         slack                                  4.609    

Slack (MET) :             4.609ns  (required time - arrival time)
  Source:                 hostIF/iob_regs[19].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[19]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Slow Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        1.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -1.265ns = ( 0.223 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         1.728     0.223    hostIF/mmcm0_bufg_n_0
    OLOGIC_X0Y57         FDRE                                         r  hostIF/iob_regs[19].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y57         FDRE (Prop_fdre_C_Q)         0.552     0.775 r  hostIF/iob_regs[19].regvalid/Q
                         net (fo=1, routed)           0.001     0.776    hostIF/iob_regs[19].iobf0/T
    P17                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     3.139 r  hostIF/iob_regs[19].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.139    okUHU[19]
    P17                                                               r  okUHU[19] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -3.139    
  -------------------------------------------------------------------
                         slack                                  4.609    

Slack (MET) :             4.609ns  (required time - arrival time)
  Source:                 hostIF/iob_regs[21].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[21]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Slow Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        1.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -1.265ns = ( 0.223 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         1.728     0.223    hostIF/mmcm0_bufg_n_0
    OLOGIC_X0Y58         FDRE                                         r  hostIF/iob_regs[21].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y58         FDRE (Prop_fdre_C_Q)         0.552     0.775 r  hostIF/iob_regs[21].regvalid/Q
                         net (fo=1, routed)           0.001     0.776    hostIF/iob_regs[21].iobf0/T
    N17                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     3.139 r  hostIF/iob_regs[21].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.139    okUHU[21]
    N17                                                               r  okUHU[21] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -3.139    
  -------------------------------------------------------------------
                         slack                                  4.609    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.029ns  (arrival time - required time)
  Source:                 hostIF/iob_regs[25].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[25]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Fast Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.768ns  (logic 0.767ns (99.870%)  route 0.001ns (0.130%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        0.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.556ns = ( 0.932 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         0.594     0.932    hostIF/mmcm0_bufg_n_0
    OLOGIC_X0Y59         FDRE                                         r  hostIF/iob_regs[25].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y59         FDRE (Prop_fdre_C_Q)         0.192     1.124 f  hostIF/iob_regs[25].regvalid/Q
                         net (fo=1, routed)           0.001     1.125    hostIF/iob_regs[25].iobf0/T
    T18                  OBUFT (TriStatE_obuft_T_O)
                                                      0.575     1.700 r  hostIF/iob_regs[25].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.700    okUHU[25]
    T18                                                               r  okUHU[25] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  1.029    

Slack (MET) :             1.030ns  (arrival time - required time)
  Source:                 hostIF/iob_regs[21].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[21]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Fast Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.769ns  (logic 0.768ns (99.870%)  route 0.001ns (0.130%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        0.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.556ns = ( 0.932 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         0.594     0.932    hostIF/mmcm0_bufg_n_0
    OLOGIC_X0Y58         FDRE                                         r  hostIF/iob_regs[21].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y58         FDRE (Prop_fdre_C_Q)         0.192     1.124 f  hostIF/iob_regs[21].regvalid/Q
                         net (fo=1, routed)           0.001     1.125    hostIF/iob_regs[21].iobf0/T
    N17                  OBUFT (TriStatE_obuft_T_O)
                                                      0.576     1.701 r  hostIF/iob_regs[21].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.701    okUHU[21]
    N17                                                               r  okUHU[21] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  1.030    

Slack (MET) :             1.033ns  (arrival time - required time)
  Source:                 hostIF/iob_regs[16].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[16]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Fast Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.772ns  (logic 0.771ns (99.870%)  route 0.001ns (0.130%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        0.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.556ns = ( 0.932 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         0.594     0.932    hostIF/mmcm0_bufg_n_0
    OLOGIC_X0Y61         FDRE                                         r  hostIF/iob_regs[16].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y61         FDRE (Prop_fdre_C_Q)         0.192     1.124 f  hostIF/iob_regs[16].regvalid/Q
                         net (fo=1, routed)           0.001     1.125    hostIF/iob_regs[16].iobf0/T
    R14                  OBUFT (TriStatE_obuft_T_O)
                                                      0.579     1.704 r  hostIF/iob_regs[16].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.704    okUHU[16]
    R14                                                               r  okUHU[16] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  1.033    

Slack (MET) :             1.033ns  (arrival time - required time)
  Source:                 hostIF/iob_regs[24].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[24]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Fast Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.770ns  (logic 0.769ns (99.870%)  route 0.001ns (0.130%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        0.554ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.554ns = ( 0.934 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         0.596     0.934    hostIF/mmcm0_bufg_n_0
    OLOGIC_X0Y52         FDRE                                         r  hostIF/iob_regs[24].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y52         FDRE (Prop_fdre_C_Q)         0.192     1.126 f  hostIF/iob_regs[24].regvalid/Q
                         net (fo=1, routed)           0.001     1.127    hostIF/iob_regs[24].iobf0/T
    P16                  OBUFT (TriStatE_obuft_T_O)
                                                      0.577     1.704 r  hostIF/iob_regs[24].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.704    okUHU[24]
    P16                                                               r  okUHU[24] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  1.033    

Slack (MET) :             1.038ns  (arrival time - required time)
  Source:                 hostIF/iob_regs[19].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[19]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Fast Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.777ns  (logic 0.776ns (99.871%)  route 0.001ns (0.129%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        0.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.556ns = ( 0.932 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         0.594     0.932    hostIF/mmcm0_bufg_n_0
    OLOGIC_X0Y57         FDRE                                         r  hostIF/iob_regs[19].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y57         FDRE (Prop_fdre_C_Q)         0.192     1.124 f  hostIF/iob_regs[19].regvalid/Q
                         net (fo=1, routed)           0.001     1.125    hostIF/iob_regs[19].iobf0/T
    P17                  OBUFT (TriStatE_obuft_T_O)
                                                      0.584     1.709 r  hostIF/iob_regs[19].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.709    okUHU[19]
    P17                                                               r  okUHU[19] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  1.038    

Slack (MET) :             1.049ns  (arrival time - required time)
  Source:                 hostIF/iob_regs[9].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[9]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Fast Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.788ns  (logic 0.787ns (99.873%)  route 0.001ns (0.127%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        0.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.556ns = ( 0.932 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         0.594     0.932    hostIF/mmcm0_bufg_n_0
    OLOGIC_X0Y90         FDRE                                         r  hostIF/iob_regs[9].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y90         FDRE (Prop_fdre_C_Q)         0.192     1.124 f  hostIF/iob_regs[9].regvalid/Q
                         net (fo=1, routed)           0.001     1.125    hostIF/iob_regs[9].iobf0/T
    P19                  OBUFT (TriStatE_obuft_T_O)
                                                      0.595     1.720 r  hostIF/iob_regs[9].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.720    okUHU[9]
    P19                                                               r  okUHU[9] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  1.049    

Slack (MET) :             1.054ns  (arrival time - required time)
  Source:                 hostIF/iob_regs[8].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[8]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Fast Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.793ns  (logic 0.792ns (99.874%)  route 0.001ns (0.126%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        0.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.556ns = ( 0.932 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         0.594     0.932    hostIF/mmcm0_bufg_n_0
    OLOGIC_X0Y89         FDRE                                         r  hostIF/iob_regs[8].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y89         FDRE (Prop_fdre_C_Q)         0.192     1.124 f  hostIF/iob_regs[8].regvalid/Q
                         net (fo=1, routed)           0.001     1.125    hostIF/iob_regs[8].iobf0/T
    R19                  OBUFT (TriStatE_obuft_T_O)
                                                      0.600     1.725 r  hostIF/iob_regs[8].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.725    okUHU[8]
    R19                                                               r  okUHU[8] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  1.054    

Slack (MET) :             1.058ns  (arrival time - required time)
  Source:                 hostIF/iob_regs[28].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[28]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Fast Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.797ns  (logic 0.796ns (99.874%)  route 0.001ns (0.126%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        0.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.556ns = ( 0.932 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         0.594     0.932    hostIF/mmcm0_bufg_n_0
    OLOGIC_X0Y56         FDRE                                         r  hostIF/iob_regs[28].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y56         FDRE (Prop_fdre_C_Q)         0.192     1.124 f  hostIF/iob_regs[28].regvalid/Q
                         net (fo=1, routed)           0.001     1.125    hostIF/iob_regs[28].iobf0/T
    P15                  OBUFT (TriStatE_obuft_T_O)
                                                      0.604     1.729 r  hostIF/iob_regs[28].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.729    okUHU[28]
    P15                                                               r  okUHU[28] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  1.058    

Slack (MET) :             1.058ns  (arrival time - required time)
  Source:                 hostIF/iob_regs[22].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[22]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Fast Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.796ns  (logic 0.795ns (99.874%)  route 0.001ns (0.126%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        0.555ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.555ns = ( 0.933 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         0.595     0.933    hostIF/mmcm0_bufg_n_0
    OLOGIC_X0Y53         FDRE                                         r  hostIF/iob_regs[22].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y53         FDRE (Prop_fdre_C_Q)         0.192     1.125 f  hostIF/iob_regs[22].regvalid/Q
                         net (fo=1, routed)           0.001     1.126    hostIF/iob_regs[22].iobf0/T
    N14                  OBUFT (TriStatE_obuft_T_O)
                                                      0.603     1.729 r  hostIF/iob_regs[22].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.729    okUHU[22]
    N14                                                               r  okUHU[22] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  1.058    

Slack (MET) :             1.059ns  (arrival time - required time)
  Source:                 hostIF/iob_regs[7].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[7]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Fast Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.798ns  (logic 0.797ns (99.875%)  route 0.001ns (0.125%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        0.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.556ns = ( 0.932 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         0.594     0.932    hostIF/mmcm0_bufg_n_0
    OLOGIC_X0Y87         FDRE                                         r  hostIF/iob_regs[7].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y87         FDRE (Prop_fdre_C_Q)         0.192     1.124 f  hostIF/iob_regs[7].regvalid/Q
                         net (fo=1, routed)           0.001     1.125    hostIF/iob_regs[7].iobf0/T
    T20                  OBUFT (TriStatE_obuft_T_O)
                                                      0.605     1.730 r  hostIF/iob_regs[7].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.730    okUHU[7]
    T20                                                               r  okUHU[7] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  1.059    





---------------------------------------------------------------------------------------------------
From Clock:  okUH0
  To Clock:  mmcm0_clk0

Setup :            0  Failing Endpoints,  Worst Slack        0.208ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.262ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.208ns  (required time - arrival time)
  Source:                 okUHU[0]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            hostIF/iob_regs[0].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        1.051ns  (logic 1.051ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.967ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.967ns = ( -0.479 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    AB22                                              0.000     8.000 r  okUHU[0] (INOUT)
                         net (fo=1, unset)            0.000     8.000    hostIF/iob_regs[0].iobf0/IO
    AB22                 IBUF (Prop_ibuf_I_O)         1.051     9.051 r  hostIF/iob_regs[0].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     9.051    hostIF/iobf0_o_0
    ILOGIC_X0Y79         FDRE                                         r  hostIF/iob_regs[0].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         1.570     9.441    hostIF/mmcm0_bufg_n_0
    ILOGIC_X0Y79         FDRE                                         r  hostIF/iob_regs[0].regin0/C
                         clock pessimism              0.000     9.441    
                         clock uncertainty           -0.171     9.270    
    ILOGIC_X0Y79         FDRE (Setup_fdre_C_D)       -0.011     9.259    hostIF/iob_regs[0].regin0
  -------------------------------------------------------------------
                         required time                          9.259    
                         arrival time                          -9.051    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.209ns  (required time - arrival time)
  Source:                 okUHU[1]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            hostIF/iob_regs[1].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        1.050ns  (logic 1.050ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.967ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.967ns = ( -0.479 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    AB21                                              0.000     8.000 r  okUHU[1] (INOUT)
                         net (fo=1, unset)            0.000     8.000    hostIF/iob_regs[1].iobf0/IO
    AB21                 IBUF (Prop_ibuf_I_O)         1.050     9.050 r  hostIF/iob_regs[1].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     9.050    hostIF/iobf0_o_1
    ILOGIC_X0Y80         FDRE                                         r  hostIF/iob_regs[1].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         1.570     9.441    hostIF/mmcm0_bufg_n_0
    ILOGIC_X0Y80         FDRE                                         r  hostIF/iob_regs[1].regin0/C
                         clock pessimism              0.000     9.441    
                         clock uncertainty           -0.171     9.270    
    ILOGIC_X0Y80         FDRE (Setup_fdre_C_D)       -0.011     9.259    hostIF/iob_regs[1].regin0
  -------------------------------------------------------------------
                         required time                          9.259    
                         arrival time                          -9.050    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.218ns  (required time - arrival time)
  Source:                 okUHU[3]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            hostIF/iob_regs[3].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        1.047ns  (logic 1.047ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.961ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.961ns = ( -0.473 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    AA21                                              0.000     8.000 r  okUHU[3] (INOUT)
                         net (fo=1, unset)            0.000     8.000    hostIF/iob_regs[3].iobf0/IO
    AA21                 IBUF (Prop_ibuf_I_O)         1.047     9.047 r  hostIF/iob_regs[3].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     9.047    hostIF/iobf0_o_3
    ILOGIC_X0Y83         FDRE                                         r  hostIF/iob_regs[3].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         1.576     9.447    hostIF/mmcm0_bufg_n_0
    ILOGIC_X0Y83         FDRE                                         r  hostIF/iob_regs[3].regin0/C
                         clock pessimism              0.000     9.447    
                         clock uncertainty           -0.171     9.276    
    ILOGIC_X0Y83         FDRE (Setup_fdre_C_D)       -0.011     9.265    hostIF/iob_regs[3].regin0
  -------------------------------------------------------------------
                         required time                          9.265    
                         arrival time                          -9.047    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.221ns  (required time - arrival time)
  Source:                 okUHU[17]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            hostIF/iob_regs[17].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        1.035ns  (logic 1.035ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.970ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.970ns = ( -0.482 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    W20                                               0.000     8.000 r  okUHU[17] (INOUT)
                         net (fo=1, unset)            0.000     8.000    hostIF/iob_regs[17].iobf0/IO
    W20                  IBUF (Prop_ibuf_I_O)         1.035     9.035 r  hostIF/iob_regs[17].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     9.035    hostIF/iobf0_o_17
    ILOGIC_X0Y75         FDRE                                         r  hostIF/iob_regs[17].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         1.567     9.438    hostIF/mmcm0_bufg_n_0
    ILOGIC_X0Y75         FDRE                                         r  hostIF/iob_regs[17].regin0/C
                         clock pessimism              0.000     9.438    
                         clock uncertainty           -0.171     9.267    
    ILOGIC_X0Y75         FDRE (Setup_fdre_C_D)       -0.011     9.256    hostIF/iob_regs[17].regin0
  -------------------------------------------------------------------
                         required time                          9.256    
                         arrival time                          -9.035    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.222ns  (required time - arrival time)
  Source:                 okUHU[4]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            hostIF/iob_regs[4].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        1.043ns  (logic 1.043ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.961ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.961ns = ( -0.473 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    AA20                                              0.000     8.000 r  okUHU[4] (INOUT)
                         net (fo=1, unset)            0.000     8.000    hostIF/iob_regs[4].iobf0/IO
    AA20                 IBUF (Prop_ibuf_I_O)         1.043     9.043 r  hostIF/iob_regs[4].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     9.043    hostIF/iobf0_o_4
    ILOGIC_X0Y84         FDRE                                         r  hostIF/iob_regs[4].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         1.576     9.447    hostIF/mmcm0_bufg_n_0
    ILOGIC_X0Y84         FDRE                                         r  hostIF/iob_regs[4].regin0/C
                         clock pessimism              0.000     9.447    
                         clock uncertainty           -0.171     9.276    
    ILOGIC_X0Y84         FDRE (Setup_fdre_C_D)       -0.011     9.265    hostIF/iob_regs[4].regin0
  -------------------------------------------------------------------
                         required time                          9.265    
                         arrival time                          -9.043    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.223ns  (required time - arrival time)
  Source:                 okUHU[2]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            hostIF/iob_regs[2].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        1.040ns  (logic 1.040ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.963ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.963ns = ( -0.475 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    Y22                                               0.000     8.000 r  okUHU[2] (INOUT)
                         net (fo=1, unset)            0.000     8.000    hostIF/iob_regs[2].iobf0/IO
    Y22                  IBUF (Prop_ibuf_I_O)         1.040     9.040 r  hostIF/iob_regs[2].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     9.040    hostIF/iobf0_o_2
    ILOGIC_X0Y81         FDRE                                         r  hostIF/iob_regs[2].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         1.574     9.445    hostIF/mmcm0_bufg_n_0
    ILOGIC_X0Y81         FDRE                                         r  hostIF/iob_regs[2].regin0/C
                         clock pessimism              0.000     9.445    
                         clock uncertainty           -0.171     9.274    
    ILOGIC_X0Y81         FDRE (Setup_fdre_C_D)       -0.011     9.263    hostIF/iob_regs[2].regin0
  -------------------------------------------------------------------
                         required time                          9.263    
                         arrival time                          -9.040    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.225ns  (required time - arrival time)
  Source:                 okUHU[27]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            hostIF/iob_regs[27].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        1.034ns  (logic 1.034ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.967ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.967ns = ( -0.479 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    AB20                                              0.000     8.000 r  okUHU[27] (INOUT)
                         net (fo=1, unset)            0.000     8.000    hostIF/iob_regs[27].iobf0/IO
    AB20                 IBUF (Prop_ibuf_I_O)         1.034     9.034 r  hostIF/iob_regs[27].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     9.034    hostIF/iobf0_o_27
    ILOGIC_X0Y69         FDRE                                         r  hostIF/iob_regs[27].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         1.570     9.441    hostIF/mmcm0_bufg_n_0
    ILOGIC_X0Y69         FDRE                                         r  hostIF/iob_regs[27].regin0/C
                         clock pessimism              0.000     9.441    
                         clock uncertainty           -0.171     9.270    
    ILOGIC_X0Y69         FDRE (Setup_fdre_C_D)       -0.011     9.259    hostIF/iob_regs[27].regin0
  -------------------------------------------------------------------
                         required time                          9.259    
                         arrival time                          -9.034    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.228ns  (required time - arrival time)
  Source:                 okUHU[18]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            hostIF/iob_regs[18].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        1.035ns  (logic 1.035ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.963ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.963ns = ( -0.475 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    Y21                                               0.000     8.000 r  okUHU[18] (INOUT)
                         net (fo=1, unset)            0.000     8.000    hostIF/iob_regs[18].iobf0/IO
    Y21                  IBUF (Prop_ibuf_I_O)         1.035     9.035 r  hostIF/iob_regs[18].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     9.035    hostIF/iobf0_o_18
    ILOGIC_X0Y82         FDRE                                         r  hostIF/iob_regs[18].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         1.574     9.445    hostIF/mmcm0_bufg_n_0
    ILOGIC_X0Y82         FDRE                                         r  hostIF/iob_regs[18].regin0/C
                         clock pessimism              0.000     9.445    
                         clock uncertainty           -0.171     9.274    
    ILOGIC_X0Y82         FDRE (Setup_fdre_C_D)       -0.011     9.263    hostIF/iob_regs[18].regin0
  -------------------------------------------------------------------
                         required time                          9.263    
                         arrival time                          -9.035    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.230ns  (required time - arrival time)
  Source:                 okUHU[6]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            hostIF/iob_regs[6].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        1.036ns  (logic 1.036ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.960ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.960ns = ( -0.472 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    W21                                               0.000     8.000 r  okUHU[6] (INOUT)
                         net (fo=1, unset)            0.000     8.000    hostIF/iob_regs[6].iobf0/IO
    W21                  IBUF (Prop_ibuf_I_O)         1.036     9.036 r  hostIF/iob_regs[6].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     9.036    hostIF/iobf0_o_6
    ILOGIC_X0Y86         FDRE                                         r  hostIF/iob_regs[6].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         1.577     9.448    hostIF/mmcm0_bufg_n_0
    ILOGIC_X0Y86         FDRE                                         r  hostIF/iob_regs[6].regin0/C
                         clock pessimism              0.000     9.448    
                         clock uncertainty           -0.171     9.277    
    ILOGIC_X0Y86         FDRE (Setup_fdre_C_D)       -0.011     9.266    hostIF/iob_regs[6].regin0
  -------------------------------------------------------------------
                         required time                          9.266    
                         arrival time                          -9.036    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.231ns  (required time - arrival time)
  Source:                 okUHU[23]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            hostIF/iob_regs[23].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        1.027ns  (logic 1.027ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.968ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.968ns = ( -0.480 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    V20                                               0.000     8.000 r  okUHU[23] (INOUT)
                         net (fo=1, unset)            0.000     8.000    hostIF/iob_regs[23].iobf0/IO
    V20                  IBUF (Prop_ibuf_I_O)         1.027     9.027 r  hostIF/iob_regs[23].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     9.027    hostIF/iobf0_o_23
    ILOGIC_X0Y77         FDRE                                         r  hostIF/iob_regs[23].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         1.569     9.440    hostIF/mmcm0_bufg_n_0
    ILOGIC_X0Y77         FDRE                                         r  hostIF/iob_regs[23].regin0/C
                         clock pessimism              0.000     9.440    
                         clock uncertainty           -0.171     9.269    
    ILOGIC_X0Y77         FDRE (Setup_fdre_C_D)       -0.011     9.258    hostIF/iob_regs[23].regin0
  -------------------------------------------------------------------
                         required time                          9.258    
                         arrival time                          -9.027    
  -------------------------------------------------------------------
                         slack                                  0.231    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.262ns  (arrival time - required time)
  Source:                 okUHU[24]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            hostIF/iob_regs[24].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.200ns  (logic 0.200ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.789ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns = ( 0.699 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    P16                                               0.000    11.920 r  okUHU[24] (INOUT)
                         net (fo=1, unset)            0.000    11.920    hostIF/iob_regs[24].iobf0/IO
    P16                  IBUF (Prop_ibuf_I_O)         0.200    12.120 r  hostIF/iob_regs[24].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.120    hostIF/iobf0_o_24
    ILOGIC_X0Y52         FDRE                                         r  hostIF/iob_regs[24].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455    11.863 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480    12.343    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     9.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540     9.721    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.750 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         0.869    10.619    hostIF/mmcm0_bufg_n_0
    ILOGIC_X0Y52         FDRE                                         r  hostIF/iob_regs[24].regin0/C
                         clock pessimism              0.000    10.619    
                         clock uncertainty            0.171    10.790    
    ILOGIC_X0Y52         FDRE (Hold_fdre_C_D)         0.068    10.858    hostIF/iob_regs[24].regin0
  -------------------------------------------------------------------
                         required time                        -10.858    
                         arrival time                          12.120    
  -------------------------------------------------------------------
                         slack                                  1.262    

Slack (MET) :             1.263ns  (arrival time - required time)
  Source:                 okUHU[25]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            hostIF/iob_regs[25].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.199ns  (logic 0.199ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.791ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns = ( 0.697 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    T18                                               0.000    11.920 r  okUHU[25] (INOUT)
                         net (fo=1, unset)            0.000    11.920    hostIF/iob_regs[25].iobf0/IO
    T18                  IBUF (Prop_ibuf_I_O)         0.199    12.119 r  hostIF/iob_regs[25].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.119    hostIF/iobf0_o_25
    ILOGIC_X0Y59         FDRE                                         r  hostIF/iob_regs[25].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455    11.863 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480    12.343    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     9.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540     9.721    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.750 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         0.867    10.617    hostIF/mmcm0_bufg_n_0
    ILOGIC_X0Y59         FDRE                                         r  hostIF/iob_regs[25].regin0/C
                         clock pessimism              0.000    10.617    
                         clock uncertainty            0.171    10.788    
    ILOGIC_X0Y59         FDRE (Hold_fdre_C_D)         0.068    10.856    hostIF/iob_regs[25].regin0
  -------------------------------------------------------------------
                         required time                        -10.856    
                         arrival time                          12.119    
  -------------------------------------------------------------------
                         slack                                  1.263    

Slack (MET) :             1.264ns  (arrival time - required time)
  Source:                 okUHU[21]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            hostIF/iob_regs[21].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.200ns  (logic 0.200ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.791ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns = ( 0.697 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    N17                                               0.000    11.920 r  okUHU[21] (INOUT)
                         net (fo=1, unset)            0.000    11.920    hostIF/iob_regs[21].iobf0/IO
    N17                  IBUF (Prop_ibuf_I_O)         0.200    12.120 r  hostIF/iob_regs[21].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.120    hostIF/iobf0_o_21
    ILOGIC_X0Y58         FDRE                                         r  hostIF/iob_regs[21].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455    11.863 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480    12.343    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     9.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540     9.721    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.750 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         0.867    10.617    hostIF/mmcm0_bufg_n_0
    ILOGIC_X0Y58         FDRE                                         r  hostIF/iob_regs[21].regin0/C
                         clock pessimism              0.000    10.617    
                         clock uncertainty            0.171    10.788    
    ILOGIC_X0Y58         FDRE (Hold_fdre_C_D)         0.068    10.856    hostIF/iob_regs[21].regin0
  -------------------------------------------------------------------
                         required time                        -10.856    
                         arrival time                          12.120    
  -------------------------------------------------------------------
                         slack                                  1.264    

Slack (MET) :             1.266ns  (arrival time - required time)
  Source:                 okUHU[16]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            hostIF/iob_regs[16].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.202ns  (logic 0.202ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.791ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns = ( 0.697 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    R14                                               0.000    11.920 r  okUHU[16] (INOUT)
                         net (fo=1, unset)            0.000    11.920    hostIF/iob_regs[16].iobf0/IO
    R14                  IBUF (Prop_ibuf_I_O)         0.202    12.122 r  hostIF/iob_regs[16].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.122    hostIF/iobf0_o_16
    ILOGIC_X0Y61         FDRE                                         r  hostIF/iob_regs[16].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455    11.863 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480    12.343    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     9.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540     9.721    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.750 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         0.867    10.617    hostIF/mmcm0_bufg_n_0
    ILOGIC_X0Y61         FDRE                                         r  hostIF/iob_regs[16].regin0/C
                         clock pessimism              0.000    10.617    
                         clock uncertainty            0.171    10.788    
    ILOGIC_X0Y61         FDRE (Hold_fdre_C_D)         0.068    10.856    hostIF/iob_regs[16].regin0
  -------------------------------------------------------------------
                         required time                        -10.856    
                         arrival time                          12.122    
  -------------------------------------------------------------------
                         slack                                  1.266    

Slack (MET) :             1.271ns  (arrival time - required time)
  Source:                 okUHU[19]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            hostIF/iob_regs[19].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.207ns  (logic 0.207ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.791ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns = ( 0.697 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    P17                                               0.000    11.920 r  okUHU[19] (INOUT)
                         net (fo=1, unset)            0.000    11.920    hostIF/iob_regs[19].iobf0/IO
    P17                  IBUF (Prop_ibuf_I_O)         0.207    12.127 r  hostIF/iob_regs[19].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.127    hostIF/iobf0_o_19
    ILOGIC_X0Y57         FDRE                                         r  hostIF/iob_regs[19].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455    11.863 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480    12.343    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     9.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540     9.721    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.750 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         0.867    10.617    hostIF/mmcm0_bufg_n_0
    ILOGIC_X0Y57         FDRE                                         r  hostIF/iob_regs[19].regin0/C
                         clock pessimism              0.000    10.617    
                         clock uncertainty            0.171    10.788    
    ILOGIC_X0Y57         FDRE (Hold_fdre_C_D)         0.068    10.856    hostIF/iob_regs[19].regin0
  -------------------------------------------------------------------
                         required time                        -10.856    
                         arrival time                          12.127    
  -------------------------------------------------------------------
                         slack                                  1.271    

Slack (MET) :             1.283ns  (arrival time - required time)
  Source:                 okUHU[9]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            hostIF/iob_regs[9].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.219ns  (logic 0.219ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.791ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns = ( 0.697 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    P19                                               0.000    11.920 r  okUHU[9] (INOUT)
                         net (fo=1, unset)            0.000    11.920    hostIF/iob_regs[9].iobf0/IO
    P19                  IBUF (Prop_ibuf_I_O)         0.219    12.139 r  hostIF/iob_regs[9].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.139    hostIF/iobf0_o_9
    ILOGIC_X0Y90         FDRE                                         r  hostIF/iob_regs[9].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455    11.863 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480    12.343    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     9.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540     9.721    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.750 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         0.867    10.617    hostIF/mmcm0_bufg_n_0
    ILOGIC_X0Y90         FDRE                                         r  hostIF/iob_regs[9].regin0/C
                         clock pessimism              0.000    10.617    
                         clock uncertainty            0.171    10.788    
    ILOGIC_X0Y90         FDRE (Hold_fdre_C_D)         0.068    10.856    hostIF/iob_regs[9].regin0
  -------------------------------------------------------------------
                         required time                        -10.856    
                         arrival time                          12.139    
  -------------------------------------------------------------------
                         slack                                  1.283    

Slack (MET) :             1.287ns  (arrival time - required time)
  Source:                 okUHU[8]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            hostIF/iob_regs[8].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.223ns  (logic 0.223ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.791ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns = ( 0.697 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    R19                                               0.000    11.920 r  okUHU[8] (INOUT)
                         net (fo=1, unset)            0.000    11.920    hostIF/iob_regs[8].iobf0/IO
    R19                  IBUF (Prop_ibuf_I_O)         0.223    12.143 r  hostIF/iob_regs[8].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.143    hostIF/iobf0_o_8
    ILOGIC_X0Y89         FDRE                                         r  hostIF/iob_regs[8].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455    11.863 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480    12.343    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     9.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540     9.721    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.750 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         0.867    10.617    hostIF/mmcm0_bufg_n_0
    ILOGIC_X0Y89         FDRE                                         r  hostIF/iob_regs[8].regin0/C
                         clock pessimism              0.000    10.617    
                         clock uncertainty            0.171    10.788    
    ILOGIC_X0Y89         FDRE (Hold_fdre_C_D)         0.068    10.856    hostIF/iob_regs[8].regin0
  -------------------------------------------------------------------
                         required time                        -10.856    
                         arrival time                          12.143    
  -------------------------------------------------------------------
                         slack                                  1.287    

Slack (MET) :             1.290ns  (arrival time - required time)
  Source:                 okUHU[22]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            hostIF/iob_regs[22].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.227ns  (logic 0.227ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.790ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns = ( 0.698 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    N14                                               0.000    11.920 r  okUHU[22] (INOUT)
                         net (fo=1, unset)            0.000    11.920    hostIF/iob_regs[22].iobf0/IO
    N14                  IBUF (Prop_ibuf_I_O)         0.227    12.147 r  hostIF/iob_regs[22].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.147    hostIF/iobf0_o_22
    ILOGIC_X0Y53         FDRE                                         r  hostIF/iob_regs[22].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455    11.863 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480    12.343    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     9.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540     9.721    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.750 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         0.868    10.618    hostIF/mmcm0_bufg_n_0
    ILOGIC_X0Y53         FDRE                                         r  hostIF/iob_regs[22].regin0/C
                         clock pessimism              0.000    10.618    
                         clock uncertainty            0.171    10.789    
    ILOGIC_X0Y53         FDRE (Hold_fdre_C_D)         0.068    10.857    hostIF/iob_regs[22].regin0
  -------------------------------------------------------------------
                         required time                        -10.857    
                         arrival time                          12.147    
  -------------------------------------------------------------------
                         slack                                  1.290    

Slack (MET) :             1.291ns  (arrival time - required time)
  Source:                 okUHU[28]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            hostIF/iob_regs[28].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.227ns  (logic 0.227ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.791ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns = ( 0.697 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    P15                                               0.000    11.920 r  okUHU[28] (INOUT)
                         net (fo=1, unset)            0.000    11.920    hostIF/iob_regs[28].iobf0/IO
    P15                  IBUF (Prop_ibuf_I_O)         0.227    12.147 r  hostIF/iob_regs[28].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.147    hostIF/iobf0_o_28
    ILOGIC_X0Y56         FDRE                                         r  hostIF/iob_regs[28].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455    11.863 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480    12.343    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     9.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540     9.721    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.750 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         0.867    10.617    hostIF/mmcm0_bufg_n_0
    ILOGIC_X0Y56         FDRE                                         r  hostIF/iob_regs[28].regin0/C
                         clock pessimism              0.000    10.617    
                         clock uncertainty            0.171    10.788    
    ILOGIC_X0Y56         FDRE (Hold_fdre_C_D)         0.068    10.856    hostIF/iob_regs[28].regin0
  -------------------------------------------------------------------
                         required time                        -10.856    
                         arrival time                          12.147    
  -------------------------------------------------------------------
                         slack                                  1.291    

Slack (MET) :             1.292ns  (arrival time - required time)
  Source:                 okUHU[15]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            hostIF/iob_regs[15].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.229ns  (logic 0.229ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.789ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns = ( 0.699 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    P22                                               0.000    11.920 r  okUHU[15] (INOUT)
                         net (fo=1, unset)            0.000    11.920    hostIF/iob_regs[15].iobf0/IO
    P22                  IBUF (Prop_ibuf_I_O)         0.229    12.149 r  hostIF/iob_regs[15].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.149    hostIF/iobf0_o_15
    ILOGIC_X0Y98         FDRE                                         r  hostIF/iob_regs[15].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455    11.863 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480    12.343    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     9.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540     9.721    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.750 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         0.869    10.619    hostIF/mmcm0_bufg_n_0
    ILOGIC_X0Y98         FDRE                                         r  hostIF/iob_regs[15].regin0/C
                         clock pessimism              0.000    10.619    
                         clock uncertainty            0.171    10.790    
    ILOGIC_X0Y98         FDRE (Hold_fdre_C_D)         0.068    10.858    hostIF/iob_regs[15].regin0
  -------------------------------------------------------------------
                         required time                        -10.858    
                         arrival time                          12.149    
  -------------------------------------------------------------------
                         slack                                  1.292    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  mmcm0_clk0
  To Clock:  mmcm0_clk0

Setup :            0  Failing Endpoints,  Worst Slack        5.781ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.788ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.781ns  (required time - arrival time)
  Source:                 hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[0]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        3.705ns  (logic 0.715ns (19.296%)  route 2.990ns (80.704%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.940ns = ( 9.468 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.361ns = ( 0.127 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         1.631     0.127    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y70          FDRE                                         r  hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDRE (Prop_fdre_C_Q)         0.419     0.546 f  hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.814     1.360    hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X7Y70          LUT2 (Prop_lut2_I1_O)        0.296     1.656 f  hostIF/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          2.176     3.832    hostIF/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X3Y65          FDCE                                         f  hostIF/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         1.596     9.468    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X3Y65          FDCE                                         r  hostIF/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[0]/C
                         clock pessimism              0.624    10.092    
                         clock uncertainty           -0.073    10.019    
    SLICE_X3Y65          FDCE (Recov_fdce_C_CLR)     -0.405     9.614    hostIF/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[0]
  -------------------------------------------------------------------
                         required time                          9.614    
                         arrival time                          -3.832    
  -------------------------------------------------------------------
                         slack                                  5.781    

Slack (MET) :             5.781ns  (required time - arrival time)
  Source:                 hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[1]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        3.705ns  (logic 0.715ns (19.296%)  route 2.990ns (80.704%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.940ns = ( 9.468 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.361ns = ( 0.127 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         1.631     0.127    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y70          FDRE                                         r  hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDRE (Prop_fdre_C_Q)         0.419     0.546 f  hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.814     1.360    hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X7Y70          LUT2 (Prop_lut2_I1_O)        0.296     1.656 f  hostIF/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          2.176     3.832    hostIF/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X3Y65          FDCE                                         f  hostIF/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         1.596     9.468    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X3Y65          FDCE                                         r  hostIF/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[1]/C
                         clock pessimism              0.624    10.092    
                         clock uncertainty           -0.073    10.019    
    SLICE_X3Y65          FDCE (Recov_fdce_C_CLR)     -0.405     9.614    hostIF/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[1]
  -------------------------------------------------------------------
                         required time                          9.614    
                         arrival time                          -3.832    
  -------------------------------------------------------------------
                         slack                                  5.781    

Slack (MET) :             5.781ns  (required time - arrival time)
  Source:                 hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[2]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        3.705ns  (logic 0.715ns (19.296%)  route 2.990ns (80.704%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.940ns = ( 9.468 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.361ns = ( 0.127 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         1.631     0.127    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y70          FDRE                                         r  hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDRE (Prop_fdre_C_Q)         0.419     0.546 f  hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.814     1.360    hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X7Y70          LUT2 (Prop_lut2_I1_O)        0.296     1.656 f  hostIF/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          2.176     3.832    hostIF/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X3Y65          FDCE                                         f  hostIF/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         1.596     9.468    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X3Y65          FDCE                                         r  hostIF/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[2]/C
                         clock pessimism              0.624    10.092    
                         clock uncertainty           -0.073    10.019    
    SLICE_X3Y65          FDCE (Recov_fdce_C_CLR)     -0.405     9.614    hostIF/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[2]
  -------------------------------------------------------------------
                         required time                          9.614    
                         arrival time                          -3.832    
  -------------------------------------------------------------------
                         slack                                  5.781    

Slack (MET) :             5.781ns  (required time - arrival time)
  Source:                 hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[3]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        3.705ns  (logic 0.715ns (19.296%)  route 2.990ns (80.704%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.940ns = ( 9.468 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.361ns = ( 0.127 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         1.631     0.127    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y70          FDRE                                         r  hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDRE (Prop_fdre_C_Q)         0.419     0.546 f  hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.814     1.360    hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X7Y70          LUT2 (Prop_lut2_I1_O)        0.296     1.656 f  hostIF/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          2.176     3.832    hostIF/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X3Y65          FDCE                                         f  hostIF/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         1.596     9.468    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X3Y65          FDCE                                         r  hostIF/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[3]/C
                         clock pessimism              0.624    10.092    
                         clock uncertainty           -0.073    10.019    
    SLICE_X3Y65          FDCE (Recov_fdce_C_CLR)     -0.405     9.614    hostIF/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[3]
  -------------------------------------------------------------------
                         required time                          9.614    
                         arrival time                          -3.832    
  -------------------------------------------------------------------
                         slack                                  5.781    

Slack (MET) :             5.908ns  (required time - arrival time)
  Source:                 hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[9]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        3.578ns  (logic 0.715ns (19.985%)  route 2.863ns (80.015%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.941ns = ( 9.467 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.361ns = ( 0.127 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         1.631     0.127    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y70          FDRE                                         r  hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDRE (Prop_fdre_C_Q)         0.419     0.546 f  hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.814     1.360    hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X7Y70          LUT2 (Prop_lut2_I1_O)        0.296     1.656 f  hostIF/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          2.049     3.705    hostIF/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X5Y64          FDCE                                         f  hostIF/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         1.595     9.467    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X5Y64          FDCE                                         r  hostIF/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[9]/C
                         clock pessimism              0.624    10.091    
                         clock uncertainty           -0.073    10.018    
    SLICE_X5Y64          FDCE (Recov_fdce_C_CLR)     -0.405     9.613    hostIF/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[9]
  -------------------------------------------------------------------
                         required time                          9.613    
                         arrival time                          -3.705    
  -------------------------------------------------------------------
                         slack                                  5.908    

Slack (MET) :             5.950ns  (required time - arrival time)
  Source:                 hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[3]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        3.582ns  (logic 0.715ns (19.960%)  route 2.867ns (80.040%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.941ns = ( 9.467 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.361ns = ( 0.127 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         1.631     0.127    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y70          FDRE                                         r  hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDRE (Prop_fdre_C_Q)         0.419     0.546 f  hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.814     1.360    hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X7Y70          LUT2 (Prop_lut2_I1_O)        0.296     1.656 f  hostIF/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          2.053     3.709    hostIF/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X4Y64          FDPE                                         f  hostIF/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         1.595     9.467    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X4Y64          FDPE                                         r  hostIF/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[3]/C
                         clock pessimism              0.624    10.091    
                         clock uncertainty           -0.073    10.018    
    SLICE_X4Y64          FDPE (Recov_fdpe_C_PRE)     -0.359     9.659    hostIF/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[3]
  -------------------------------------------------------------------
                         required time                          9.659    
                         arrival time                          -3.709    
  -------------------------------------------------------------------
                         slack                                  5.950    

Slack (MET) :             5.950ns  (required time - arrival time)
  Source:                 hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[4]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        3.582ns  (logic 0.715ns (19.960%)  route 2.867ns (80.040%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.941ns = ( 9.467 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.361ns = ( 0.127 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         1.631     0.127    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y70          FDRE                                         r  hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDRE (Prop_fdre_C_Q)         0.419     0.546 f  hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.814     1.360    hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X7Y70          LUT2 (Prop_lut2_I1_O)        0.296     1.656 f  hostIF/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          2.053     3.709    hostIF/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X4Y64          FDPE                                         f  hostIF/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         1.595     9.467    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X4Y64          FDPE                                         r  hostIF/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[4]/C
                         clock pessimism              0.624    10.091    
                         clock uncertainty           -0.073    10.018    
    SLICE_X4Y64          FDPE (Recov_fdpe_C_PRE)     -0.359     9.659    hostIF/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[4]
  -------------------------------------------------------------------
                         required time                          9.659    
                         arrival time                          -3.709    
  -------------------------------------------------------------------
                         slack                                  5.950    

Slack (MET) :             5.954ns  (required time - arrival time)
  Source:                 hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[0]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        3.578ns  (logic 0.715ns (19.985%)  route 2.863ns (80.015%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.941ns = ( 9.467 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.361ns = ( 0.127 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         1.631     0.127    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y70          FDRE                                         r  hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDRE (Prop_fdre_C_Q)         0.419     0.546 f  hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.814     1.360    hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X7Y70          LUT2 (Prop_lut2_I1_O)        0.296     1.656 f  hostIF/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          2.049     3.705    hostIF/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X5Y64          FDPE                                         f  hostIF/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         1.595     9.467    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X5Y64          FDPE                                         r  hostIF/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[0]/C
                         clock pessimism              0.624    10.091    
                         clock uncertainty           -0.073    10.018    
    SLICE_X5Y64          FDPE (Recov_fdpe_C_PRE)     -0.359     9.659    hostIF/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[0]
  -------------------------------------------------------------------
                         required time                          9.659    
                         arrival time                          -3.705    
  -------------------------------------------------------------------
                         slack                                  5.954    

Slack (MET) :             5.954ns  (required time - arrival time)
  Source:                 hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[11]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        3.578ns  (logic 0.715ns (19.985%)  route 2.863ns (80.015%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.941ns = ( 9.467 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.361ns = ( 0.127 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         1.631     0.127    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y70          FDRE                                         r  hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDRE (Prop_fdre_C_Q)         0.419     0.546 f  hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.814     1.360    hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X7Y70          LUT2 (Prop_lut2_I1_O)        0.296     1.656 f  hostIF/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          2.049     3.705    hostIF/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X5Y64          FDPE                                         f  hostIF/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[11]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         1.595     9.467    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X5Y64          FDPE                                         r  hostIF/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[11]/C
                         clock pessimism              0.624    10.091    
                         clock uncertainty           -0.073    10.018    
    SLICE_X5Y64          FDPE (Recov_fdpe_C_PRE)     -0.359     9.659    hostIF/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[11]
  -------------------------------------------------------------------
                         required time                          9.659    
                         arrival time                          -3.705    
  -------------------------------------------------------------------
                         slack                                  5.954    

Slack (MET) :             5.954ns  (required time - arrival time)
  Source:                 hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[1]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        3.578ns  (logic 0.715ns (19.985%)  route 2.863ns (80.015%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.941ns = ( 9.467 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.361ns = ( 0.127 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         1.631     0.127    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y70          FDRE                                         r  hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDRE (Prop_fdre_C_Q)         0.419     0.546 f  hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.814     1.360    hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X7Y70          LUT2 (Prop_lut2_I1_O)        0.296     1.656 f  hostIF/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          2.049     3.705    hostIF/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X5Y64          FDPE                                         f  hostIF/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         1.595     9.467    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X5Y64          FDPE                                         r  hostIF/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[1]/C
                         clock pessimism              0.624    10.091    
                         clock uncertainty           -0.073    10.018    
    SLICE_X5Y64          FDPE (Recov_fdpe_C_PRE)     -0.359     9.659    hostIF/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[1]
  -------------------------------------------------------------------
                         required time                          9.659    
                         arrival time                          -3.705    
  -------------------------------------------------------------------
                         slack                                  5.954    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.788ns  (arrival time - required time)
  Source:                 hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[20]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.762ns  (logic 0.226ns (29.673%)  route 0.536ns (70.327%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns = ( 0.694 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.586ns = ( 0.902 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         0.564     0.902    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y70          FDRE                                         r  hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDRE (Prop_fdre_C_Q)         0.128     1.030 f  hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.340     1.370    hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X7Y70          LUT2 (Prop_lut2_I1_O)        0.098     1.468 f  hostIF/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.196     1.664    hostIF/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X3Y70          FDCE                                         f  hostIF/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         0.864     0.694    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X3Y70          FDCE                                         r  hostIF/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[20]/C
                         clock pessimism              0.275     0.968    
    SLICE_X3Y70          FDCE (Remov_fdce_C_CLR)     -0.092     0.876    hostIF/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.876    
                         arrival time                           1.664    
  -------------------------------------------------------------------
                         slack                                  0.788    

Slack (MET) :             0.788ns  (arrival time - required time)
  Source:                 hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[21]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.762ns  (logic 0.226ns (29.673%)  route 0.536ns (70.327%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns = ( 0.694 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.586ns = ( 0.902 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         0.564     0.902    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y70          FDRE                                         r  hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDRE (Prop_fdre_C_Q)         0.128     1.030 f  hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.340     1.370    hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X7Y70          LUT2 (Prop_lut2_I1_O)        0.098     1.468 f  hostIF/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.196     1.664    hostIF/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X3Y70          FDCE                                         f  hostIF/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         0.864     0.694    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X3Y70          FDCE                                         r  hostIF/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[21]/C
                         clock pessimism              0.275     0.968    
    SLICE_X3Y70          FDCE (Remov_fdce_C_CLR)     -0.092     0.876    hostIF/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.876    
                         arrival time                           1.664    
  -------------------------------------------------------------------
                         slack                                  0.788    

Slack (MET) :             0.788ns  (arrival time - required time)
  Source:                 hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[22]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.762ns  (logic 0.226ns (29.673%)  route 0.536ns (70.327%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns = ( 0.694 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.586ns = ( 0.902 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         0.564     0.902    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y70          FDRE                                         r  hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDRE (Prop_fdre_C_Q)         0.128     1.030 f  hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.340     1.370    hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X7Y70          LUT2 (Prop_lut2_I1_O)        0.098     1.468 f  hostIF/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.196     1.664    hostIF/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X3Y70          FDCE                                         f  hostIF/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         0.864     0.694    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X3Y70          FDCE                                         r  hostIF/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[22]/C
                         clock pessimism              0.275     0.968    
    SLICE_X3Y70          FDCE (Remov_fdce_C_CLR)     -0.092     0.876    hostIF/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.876    
                         arrival time                           1.664    
  -------------------------------------------------------------------
                         slack                                  0.788    

Slack (MET) :             0.788ns  (arrival time - required time)
  Source:                 hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[23]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.762ns  (logic 0.226ns (29.673%)  route 0.536ns (70.327%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns = ( 0.694 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.586ns = ( 0.902 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         0.564     0.902    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y70          FDRE                                         r  hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDRE (Prop_fdre_C_Q)         0.128     1.030 f  hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.340     1.370    hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X7Y70          LUT2 (Prop_lut2_I1_O)        0.098     1.468 f  hostIF/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.196     1.664    hostIF/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X3Y70          FDCE                                         f  hostIF/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         0.864     0.694    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X3Y70          FDCE                                         r  hostIF/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[23]/C
                         clock pessimism              0.275     0.968    
    SLICE_X3Y70          FDCE (Remov_fdce_C_CLR)     -0.092     0.876    hostIF/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.876    
                         arrival time                           1.664    
  -------------------------------------------------------------------
                         slack                                  0.788    

Slack (MET) :             0.828ns  (arrival time - required time)
  Source:                 hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[28]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.800ns  (logic 0.226ns (28.256%)  route 0.574ns (71.744%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns = ( 0.692 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.586ns = ( 0.902 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         0.564     0.902    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y70          FDRE                                         r  hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDRE (Prop_fdre_C_Q)         0.128     1.030 f  hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.340     1.370    hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X7Y70          LUT2 (Prop_lut2_I1_O)        0.098     1.468 f  hostIF/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.234     1.702    hostIF/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X3Y72          FDCE                                         f  hostIF/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         0.862     0.692    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X3Y72          FDCE                                         r  hostIF/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[28]/C
                         clock pessimism              0.275     0.966    
    SLICE_X3Y72          FDCE (Remov_fdce_C_CLR)     -0.092     0.874    hostIF/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.874    
                         arrival time                           1.702    
  -------------------------------------------------------------------
                         slack                                  0.828    

Slack (MET) :             0.828ns  (arrival time - required time)
  Source:                 hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[29]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.800ns  (logic 0.226ns (28.256%)  route 0.574ns (71.744%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns = ( 0.692 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.586ns = ( 0.902 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         0.564     0.902    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y70          FDRE                                         r  hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDRE (Prop_fdre_C_Q)         0.128     1.030 f  hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.340     1.370    hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X7Y70          LUT2 (Prop_lut2_I1_O)        0.098     1.468 f  hostIF/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.234     1.702    hostIF/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X3Y72          FDCE                                         f  hostIF/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         0.862     0.692    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X3Y72          FDCE                                         r  hostIF/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[29]/C
                         clock pessimism              0.275     0.966    
    SLICE_X3Y72          FDCE (Remov_fdce_C_CLR)     -0.092     0.874    hostIF/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.874    
                         arrival time                           1.702    
  -------------------------------------------------------------------
                         slack                                  0.828    

Slack (MET) :             0.828ns  (arrival time - required time)
  Source:                 hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[30]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.800ns  (logic 0.226ns (28.256%)  route 0.574ns (71.744%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns = ( 0.692 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.586ns = ( 0.902 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         0.564     0.902    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y70          FDRE                                         r  hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDRE (Prop_fdre_C_Q)         0.128     1.030 f  hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.340     1.370    hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X7Y70          LUT2 (Prop_lut2_I1_O)        0.098     1.468 f  hostIF/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.234     1.702    hostIF/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X3Y72          FDCE                                         f  hostIF/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         0.862     0.692    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X3Y72          FDCE                                         r  hostIF/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[30]/C
                         clock pessimism              0.275     0.966    
    SLICE_X3Y72          FDCE (Remov_fdce_C_CLR)     -0.092     0.874    hostIF/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.874    
                         arrival time                           1.702    
  -------------------------------------------------------------------
                         slack                                  0.828    

Slack (MET) :             0.828ns  (arrival time - required time)
  Source:                 hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[31]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.800ns  (logic 0.226ns (28.256%)  route 0.574ns (71.744%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns = ( 0.692 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.586ns = ( 0.902 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         0.564     0.902    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y70          FDRE                                         r  hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDRE (Prop_fdre_C_Q)         0.128     1.030 f  hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.340     1.370    hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X7Y70          LUT2 (Prop_lut2_I1_O)        0.098     1.468 f  hostIF/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.234     1.702    hostIF/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X3Y72          FDCE                                         f  hostIF/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         0.862     0.692    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X3Y72          FDCE                                         r  hostIF/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[31]/C
                         clock pessimism              0.275     0.966    
    SLICE_X3Y72          FDCE (Remov_fdce_C_CLR)     -0.092     0.874    hostIF/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.874    
                         arrival time                           1.702    
  -------------------------------------------------------------------
                         slack                                  0.828    

Slack (MET) :             0.837ns  (arrival time - required time)
  Source:                 hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/le7badcf1256ff8aabbffe7a6a1b38b5f_reg_inv/PRE
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.833ns  (logic 0.226ns (27.118%)  route 0.607ns (72.882%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns = ( 0.695 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.586ns = ( 0.902 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         0.564     0.902    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y70          FDRE                                         r  hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDRE (Prop_fdre_C_Q)         0.128     1.030 f  hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.340     1.370    hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X7Y70          LUT2 (Prop_lut2_I1_O)        0.098     1.468 f  hostIF/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.267     1.736    hostIF/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X2Y69          FDPE                                         f  hostIF/core0/core0/a0/le7badcf1256ff8aabbffe7a6a1b38b5f_reg_inv/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         0.865     0.695    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X2Y69          FDPE                                         r  hostIF/core0/core0/a0/le7badcf1256ff8aabbffe7a6a1b38b5f_reg_inv/C
                         clock pessimism              0.275     0.969    
    SLICE_X2Y69          FDPE (Remov_fdpe_C_PRE)     -0.071     0.898    hostIF/core0/core0/a0/le7badcf1256ff8aabbffe7a6a1b38b5f_reg_inv
  -------------------------------------------------------------------
                         required time                         -0.898    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.837    

Slack (MET) :             0.858ns  (arrival time - required time)
  Source:                 hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[16]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.833ns  (logic 0.226ns (27.118%)  route 0.607ns (72.882%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns = ( 0.695 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.586ns = ( 0.902 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         0.564     0.902    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y70          FDRE                                         r  hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDRE (Prop_fdre_C_Q)         0.128     1.030 f  hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.340     1.370    hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X7Y70          LUT2 (Prop_lut2_I1_O)        0.098     1.468 f  hostIF/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.267     1.736    hostIF/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X3Y69          FDCE                                         f  hostIF/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         0.865     0.695    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X3Y69          FDCE                                         r  hostIF/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[16]/C
                         clock pessimism              0.275     0.969    
    SLICE_X3Y69          FDCE (Remov_fdce_C_CLR)     -0.092     0.877    hostIF/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.877    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.858    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.813ns  (logic 2.823ns (28.770%)  route 6.990ns (71.230%))
  Logic Levels:           3  (FDRE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          FDRE                         0.000     0.000 r  counter_reg[4]/C
    SLICE_X7Y76          FDRE (Prop_fdre_C_Q)         0.631     0.631 f  counter_reg[4]/Q
                         net (fo=5, routed)           1.194     1.825    counter_reg_n_0_[4]
    SLICE_X3Y83          LUT1 (Prop_lut1_I0_O)        0.124     1.949 r  led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           5.796     7.745    led_OBUF[4]
    B15                  OBUF (Prop_obuf_I_O)         2.068     9.813 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.813    led[4]
    B15                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.297ns  (logic 2.821ns (30.340%)  route 6.476ns (69.660%))
  Logic Levels:           3  (FDRE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          FDRE                         0.000     0.000 r  counter_reg[7]/C
    SLICE_X7Y76          FDRE (Prop_fdre_C_Q)         0.631     0.631 f  counter_reg[7]/Q
                         net (fo=3, routed)           1.020     1.651    counter_reg_n_0_[7]
    SLICE_X7Y83          LUT1 (Prop_lut1_I0_O)        0.124     1.775 r  led_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           5.456     7.231    led_OBUF[7]
    B17                  OBUF (Prop_obuf_I_O)         2.066     9.297 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.297    led[7]
    B17                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.937ns  (logic 2.845ns (31.838%)  route 6.092ns (68.162%))
  Logic Levels:           3  (FDRE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y75          FDRE                         0.000     0.000 r  counter_reg[0]/C
    SLICE_X9Y75          FDRE (Prop_fdre_C_Q)         0.631     0.631 f  counter_reg[0]/Q
                         net (fo=4, routed)           1.198     1.829    counter_reg_n_0_[0]
    SLICE_X5Y75          LUT1 (Prop_lut1_I0_O)        0.124     1.953 r  led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.894     6.847    led_OBUF[0]
    A13                  OBUF (Prop_obuf_I_O)         2.090     8.937 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.937    led[0]
    A13                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.126ns  (logic 3.084ns (37.948%)  route 5.042ns (62.052%))
  Logic Levels:           3  (FDRE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE                         0.000     0.000 r  counter_reg[2]/C
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.631     0.631 f  counter_reg[2]/Q
                         net (fo=4, routed)           0.766     1.397    counter_reg_n_0_[2]
    SLICE_X5Y75          LUT1 (Prop_lut1_I0_O)        0.149     1.546 r  led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.276     5.822    led_OBUF[2]
    A14                  OBUF (Prop_obuf_I_O)         2.304     8.126 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.126    led[2]
    A14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.125ns  (logic 2.833ns (34.866%)  route 5.292ns (65.134%))
  Logic Levels:           3  (FDRE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE                         0.000     0.000 r  counter_reg[3]/C
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.631     0.631 f  counter_reg[3]/Q
                         net (fo=5, routed)           1.026     1.657    counter_reg_n_0_[3]
    SLICE_X3Y83          LUT1 (Prop_lut1_I0_O)        0.124     1.781 r  led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.266     6.047    led_OBUF[3]
    A15                  OBUF (Prop_obuf_I_O)         2.078     8.125 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.125    led[3]
    A15                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.068ns  (logic 2.835ns (35.143%)  route 5.233ns (64.857%))
  Logic Levels:           3  (FDRE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          FDRE                         0.000     0.000 r  counter_reg[5]/C
    SLICE_X7Y76          FDRE (Prop_fdre_C_Q)         0.631     0.631 f  counter_reg[5]/Q
                         net (fo=5, routed)           1.036     1.667    counter_reg_n_0_[5]
    SLICE_X2Y83          LUT1 (Prop_lut1_I0_O)        0.124     1.791 r  led_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.197     5.988    led_OBUF[5]
    A16                  OBUF (Prop_obuf_I_O)         2.080     8.068 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.068    led[5]
    A16                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.872ns  (logic 2.823ns (35.861%)  route 5.049ns (64.139%))
  Logic Levels:           3  (FDRE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          FDRE                         0.000     0.000 r  counter_reg[6]/C
    SLICE_X7Y76          FDRE (Prop_fdre_C_Q)         0.631     0.631 f  counter_reg[6]/Q
                         net (fo=4, routed)           1.185     1.816    counter_reg_n_0_[6]
    SLICE_X3Y84          LUT1 (Prop_lut1_I0_O)        0.124     1.940 r  led_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.864     5.804    led_OBUF[6]
    B16                  OBUF (Prop_obuf_I_O)         2.068     7.872 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.872    led[6]
    B16                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.506ns  (logic 2.831ns (37.713%)  route 4.675ns (62.287%))
  Logic Levels:           3  (FDRE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE                         0.000     0.000 r  counter_reg[1]/C
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.631     0.631 f  counter_reg[1]/Q
                         net (fo=4, routed)           0.805     1.436    counter_reg_n_0_[1]
    SLICE_X7Y83          LUT1 (Prop_lut1_I0_O)        0.124     1.560 r  led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.870     5.430    led_OBUF[1]
    B13                  OBUF (Prop_obuf_I_O)         2.076     7.506 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.506    led[1]
    B13                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.332ns  (logic 1.639ns (70.298%)  route 0.693ns (29.702%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE                         0.000     0.000 r  counter_reg[1]/C
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.631     0.631 f  counter_reg[1]/Q
                         net (fo=4, routed)           0.693     1.324    counter_reg_n_0_[1]
    SLICE_X7Y75          LUT1 (Prop_lut1_I0_O)        0.124     1.448 r  counter[3]_i_5/O
                         net (fo=1, routed)           0.000     1.448    counter[3]_i_5_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.998 r  counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.998    counter_reg[3]_i_1_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.332 r  counter_reg[7]_i_3/O[1]
                         net (fo=1, routed)           0.000     2.332    counter2_in[5]
    SLICE_X7Y76          FDRE                                         r  counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.311ns  (logic 1.618ns (70.028%)  route 0.693ns (29.972%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE                         0.000     0.000 r  counter_reg[1]/C
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.631     0.631 f  counter_reg[1]/Q
                         net (fo=4, routed)           0.693     1.324    counter_reg_n_0_[1]
    SLICE_X7Y75          LUT1 (Prop_lut1_I0_O)        0.124     1.448 r  counter[3]_i_5/O
                         net (fo=1, routed)           0.000     1.448    counter[3]_i_5_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.998 r  counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.998    counter_reg[3]_i_1_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.311 r  counter_reg[7]_i_3/O[3]
                         net (fo=1, routed)           0.000     2.311    counter2_in[7]
    SLICE_X7Y76          FDRE                                         r  counter_reg[7]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.390ns  (logic 0.322ns (82.557%)  route 0.068ns (17.443%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE                         0.000     0.000 r  counter_reg[2]/C
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.195     0.195 r  counter_reg[2]/Q
                         net (fo=4, routed)           0.068     0.263    counter_reg_n_0_[2]
    SLICE_X7Y75          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.390 r  counter_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.390    counter2_in[3]
    SLICE_X7Y75          FDRE                                         r  counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.408ns  (logic 0.240ns (58.789%)  route 0.168ns (41.211%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y75          FDRE                         0.000     0.000 r  counter_reg[0]/C
    SLICE_X9Y75          FDRE (Prop_fdre_C_Q)         0.195     0.195 r  counter_reg[0]/Q
                         net (fo=4, routed)           0.168     0.363    counter_reg_n_0_[0]
    SLICE_X9Y75          LUT6 (Prop_lut6_I0_O)        0.045     0.408 r  counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.408    counter[0]_i_1_n_0
    SLICE_X9Y75          FDRE                                         r  counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.434ns  (logic 0.366ns (84.325%)  route 0.068ns (15.675%))
  Logic Levels:           3  (CARRY4=2 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE                         0.000     0.000 r  counter_reg[2]/C
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.195     0.195 r  counter_reg[2]/Q
                         net (fo=4, routed)           0.068     0.263    counter_reg_n_0_[2]
    SLICE_X7Y75          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117     0.380 r  counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.380    counter_reg[3]_i_1_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.434 r  counter_reg[7]_i_3/O[0]
                         net (fo=1, routed)           0.000     0.434    counter2_in[4]
    SLICE_X7Y76          FDRE                                         r  counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.435ns  (logic 0.341ns (78.480%)  route 0.094ns (21.520%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE                         0.000     0.000 r  counter_reg[1]/C
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.195     0.195 r  counter_reg[1]/Q
                         net (fo=4, routed)           0.094     0.289    counter_reg_n_0_[1]
    SLICE_X7Y75          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     0.435 r  counter_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.435    counter2_in[2]
    SLICE_X7Y75          FDRE                                         r  counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.445ns  (logic 0.377ns (84.713%)  route 0.068ns (15.287%))
  Logic Levels:           3  (CARRY4=2 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE                         0.000     0.000 r  counter_reg[2]/C
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.195     0.195 r  counter_reg[2]/Q
                         net (fo=4, routed)           0.068     0.263    counter_reg_n_0_[2]
    SLICE_X7Y75          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117     0.380 r  counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.380    counter_reg[3]_i_1_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.445 r  counter_reg[7]_i_3/O[2]
                         net (fo=1, routed)           0.000     0.445    counter2_in[6]
    SLICE_X7Y76          FDRE                                         r  counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.470ns  (logic 0.402ns (85.526%)  route 0.068ns (14.474%))
  Logic Levels:           3  (CARRY4=2 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE                         0.000     0.000 r  counter_reg[2]/C
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.195     0.195 r  counter_reg[2]/Q
                         net (fo=4, routed)           0.068     0.263    counter_reg_n_0_[2]
    SLICE_X7Y75          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117     0.380 r  counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.380    counter_reg[3]_i_1_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.470 r  counter_reg[7]_i_3/O[1]
                         net (fo=1, routed)           0.000     0.470    counter2_in[5]
    SLICE_X7Y76          FDRE                                         r  counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.470ns  (logic 0.402ns (85.526%)  route 0.068ns (14.474%))
  Logic Levels:           3  (CARRY4=2 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE                         0.000     0.000 r  counter_reg[2]/C
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.195     0.195 r  counter_reg[2]/Q
                         net (fo=4, routed)           0.068     0.263    counter_reg_n_0_[2]
    SLICE_X7Y75          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117     0.380 r  counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.380    counter_reg[3]_i_1_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.470 r  counter_reg[7]_i_3/O[3]
                         net (fo=1, routed)           0.000     0.470    counter2_in[7]
    SLICE_X7Y76          FDRE                                         r  counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.562ns  (logic 0.305ns (54.319%)  route 0.257ns (45.681%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE                         0.000     0.000 r  counter_reg[1]/C
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.195     0.195 f  counter_reg[1]/Q
                         net (fo=4, routed)           0.257     0.452    counter_reg_n_0_[1]
    SLICE_X7Y75          LUT1 (Prop_lut1_I0_O)        0.045     0.497 r  counter[3]_i_5/O
                         net (fo=1, routed)           0.000     0.497    counter[3]_i_5_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.562 r  counter_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.562    counter2_in[1]
    SLICE_X7Y75          FDRE                                         r  counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.528ns  (logic 1.065ns (42.127%)  route 1.463ns (57.873%))
  Logic Levels:           3  (FDRE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE                         0.000     0.000 r  counter_reg[1]/C
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.195     0.195 f  counter_reg[1]/Q
                         net (fo=4, routed)           0.312     0.507    counter_reg_n_0_[1]
    SLICE_X7Y83          LUT1 (Prop_lut1_I0_O)        0.045     0.552 r  led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.151     1.703    led_OBUF[1]
    B13                  OBUF (Prop_obuf_I_O)         0.825     2.528 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.528    led[1]
    B13                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.661ns  (logic 1.058ns (39.734%)  route 1.604ns (60.266%))
  Logic Levels:           3  (FDRE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          FDRE                         0.000     0.000 r  counter_reg[6]/C
    SLICE_X7Y76          FDRE (Prop_fdre_C_Q)         0.195     0.195 f  counter_reg[6]/Q
                         net (fo=4, routed)           0.458     0.653    counter_reg_n_0_[6]
    SLICE_X3Y84          LUT1 (Prop_lut1_I0_O)        0.045     0.698 r  led_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.146     1.844    led_OBUF[6]
    B16                  OBUF (Prop_obuf_I_O)         0.818     2.661 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.661    led[6]
    B16                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  mmcm0_clk0
  To Clock:  

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wire10/ep_dataout_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            counter_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.556ns  (logic 1.743ns (31.373%)  route 3.813ns (68.627%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=2)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         1.708     0.204    wire10/okHE[40]
    SLICE_X4Y78          FDRE                                         r  wire10/ep_dataout_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDRE (Prop_fdre_C_Q)         0.456     0.660 f  wire10/ep_dataout_reg[18]/Q
                         net (fo=1, routed)           1.111     1.771    variable_1[18]
    SLICE_X7Y74          LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  counter[7]_i_14/O
                         net (fo=2, routed)           0.883     2.778    counter[7]_i_14_n_0
    SLICE_X8Y82          LUT5 (Prop_lut5_I4_O)        0.116     2.894 f  counter[7]_i_6/O
                         net (fo=5, routed)           1.127     4.021    counter[7]_i_6_n_0
    SLICE_X6Y75          LUT5 (Prop_lut5_I1_O)        0.328     4.349 r  counter[3]_i_2/O
                         net (fo=1, routed)           0.692     5.041    counter[3]_i_2_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     5.426 r  counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.426    counter_reg[3]_i_1_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.760 r  counter_reg[7]_i_3/O[1]
                         net (fo=1, routed)           0.000     5.760    counter2_in[5]
    SLICE_X7Y76          FDRE                                         r  counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wire10/ep_dataout_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            counter_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.535ns  (logic 1.722ns (31.113%)  route 3.813ns (68.887%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=2)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         1.708     0.204    wire10/okHE[40]
    SLICE_X4Y78          FDRE                                         r  wire10/ep_dataout_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDRE (Prop_fdre_C_Q)         0.456     0.660 f  wire10/ep_dataout_reg[18]/Q
                         net (fo=1, routed)           1.111     1.771    variable_1[18]
    SLICE_X7Y74          LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  counter[7]_i_14/O
                         net (fo=2, routed)           0.883     2.778    counter[7]_i_14_n_0
    SLICE_X8Y82          LUT5 (Prop_lut5_I4_O)        0.116     2.894 f  counter[7]_i_6/O
                         net (fo=5, routed)           1.127     4.021    counter[7]_i_6_n_0
    SLICE_X6Y75          LUT5 (Prop_lut5_I1_O)        0.328     4.349 r  counter[3]_i_2/O
                         net (fo=1, routed)           0.692     5.041    counter[3]_i_2_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     5.426 r  counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.426    counter_reg[3]_i_1_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.739 r  counter_reg[7]_i_3/O[3]
                         net (fo=1, routed)           0.000     5.739    counter2_in[7]
    SLICE_X7Y76          FDRE                                         r  counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wire10/ep_dataout_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            counter_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.461ns  (logic 1.648ns (30.179%)  route 3.813ns (69.821%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=2)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         1.708     0.204    wire10/okHE[40]
    SLICE_X4Y78          FDRE                                         r  wire10/ep_dataout_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDRE (Prop_fdre_C_Q)         0.456     0.660 f  wire10/ep_dataout_reg[18]/Q
                         net (fo=1, routed)           1.111     1.771    variable_1[18]
    SLICE_X7Y74          LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  counter[7]_i_14/O
                         net (fo=2, routed)           0.883     2.778    counter[7]_i_14_n_0
    SLICE_X8Y82          LUT5 (Prop_lut5_I4_O)        0.116     2.894 f  counter[7]_i_6/O
                         net (fo=5, routed)           1.127     4.021    counter[7]_i_6_n_0
    SLICE_X6Y75          LUT5 (Prop_lut5_I1_O)        0.328     4.349 r  counter[3]_i_2/O
                         net (fo=1, routed)           0.692     5.041    counter[3]_i_2_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     5.426 r  counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.426    counter_reg[3]_i_1_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.665 r  counter_reg[7]_i_3/O[2]
                         net (fo=1, routed)           0.000     5.665    counter2_in[6]
    SLICE_X7Y76          FDRE                                         r  counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wire10/ep_dataout_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            counter_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.445ns  (logic 1.632ns (29.974%)  route 3.813ns (70.026%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=2)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         1.708     0.204    wire10/okHE[40]
    SLICE_X4Y78          FDRE                                         r  wire10/ep_dataout_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDRE (Prop_fdre_C_Q)         0.456     0.660 f  wire10/ep_dataout_reg[18]/Q
                         net (fo=1, routed)           1.111     1.771    variable_1[18]
    SLICE_X7Y74          LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  counter[7]_i_14/O
                         net (fo=2, routed)           0.883     2.778    counter[7]_i_14_n_0
    SLICE_X8Y82          LUT5 (Prop_lut5_I4_O)        0.116     2.894 f  counter[7]_i_6/O
                         net (fo=5, routed)           1.127     4.021    counter[7]_i_6_n_0
    SLICE_X6Y75          LUT5 (Prop_lut5_I1_O)        0.328     4.349 r  counter[3]_i_2/O
                         net (fo=1, routed)           0.692     5.041    counter[3]_i_2_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     5.426 r  counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.426    counter_reg[3]_i_1_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.649 r  counter_reg[7]_i_3/O[0]
                         net (fo=1, routed)           0.000     5.649    counter2_in[4]
    SLICE_X7Y76          FDRE                                         r  counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hostIF/core0/core0/a0/c0/l881f06f4ab52febaa9fc6c72100ce702_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okAA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.850ns  (logic 3.108ns (64.087%)  route 1.742ns (35.913%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         1.722     0.218    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X4Y54          FDRE                                         r  hostIF/core0/core0/a0/c0/l881f06f4ab52febaa9fc6c72100ce702_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDRE (Prop_fdre_C_Q)         0.456     0.674 r  hostIF/core0/core0/a0/c0/l881f06f4ab52febaa9fc6c72100ce702_reg/Q
                         net (fo=2, routed)           1.742     2.416    hostIF/tbuf/I
    N13                  OBUFT (Prop_obuft_I_O)       2.652     5.068 r  hostIF/tbuf/OBUFT/O
                         net (fo=1, unset)            0.000     5.068    okAA
    N13                                                               r  okAA (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wire10/ep_dataout_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            counter_reg[4]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.855ns  (logic 1.053ns (21.687%)  route 3.802ns (78.313%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         1.708     0.204    wire10/okHE[40]
    SLICE_X4Y78          FDRE                                         r  wire10/ep_dataout_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDRE (Prop_fdre_C_Q)         0.456     0.660 f  wire10/ep_dataout_reg[18]/Q
                         net (fo=1, routed)           1.111     1.771    variable_1[18]
    SLICE_X7Y74          LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  counter[7]_i_14/O
                         net (fo=2, routed)           0.883     2.778    counter[7]_i_14_n_0
    SLICE_X8Y82          LUT5 (Prop_lut5_I4_O)        0.116     2.894 f  counter[7]_i_6/O
                         net (fo=5, routed)           1.127     4.021    counter[7]_i_6_n_0
    SLICE_X6Y75          LUT4 (Prop_lut4_I2_O)        0.357     4.378 r  counter[7]_i_1/O
                         net (fo=7, routed)           0.682     5.059    p_0_in0
    SLICE_X7Y76          FDRE                                         r  counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wire10/ep_dataout_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            counter_reg[5]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.855ns  (logic 1.053ns (21.687%)  route 3.802ns (78.313%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         1.708     0.204    wire10/okHE[40]
    SLICE_X4Y78          FDRE                                         r  wire10/ep_dataout_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDRE (Prop_fdre_C_Q)         0.456     0.660 f  wire10/ep_dataout_reg[18]/Q
                         net (fo=1, routed)           1.111     1.771    variable_1[18]
    SLICE_X7Y74          LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  counter[7]_i_14/O
                         net (fo=2, routed)           0.883     2.778    counter[7]_i_14_n_0
    SLICE_X8Y82          LUT5 (Prop_lut5_I4_O)        0.116     2.894 f  counter[7]_i_6/O
                         net (fo=5, routed)           1.127     4.021    counter[7]_i_6_n_0
    SLICE_X6Y75          LUT4 (Prop_lut4_I2_O)        0.357     4.378 r  counter[7]_i_1/O
                         net (fo=7, routed)           0.682     5.059    p_0_in0
    SLICE_X7Y76          FDRE                                         r  counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wire10/ep_dataout_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            counter_reg[6]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.855ns  (logic 1.053ns (21.687%)  route 3.802ns (78.313%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         1.708     0.204    wire10/okHE[40]
    SLICE_X4Y78          FDRE                                         r  wire10/ep_dataout_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDRE (Prop_fdre_C_Q)         0.456     0.660 f  wire10/ep_dataout_reg[18]/Q
                         net (fo=1, routed)           1.111     1.771    variable_1[18]
    SLICE_X7Y74          LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  counter[7]_i_14/O
                         net (fo=2, routed)           0.883     2.778    counter[7]_i_14_n_0
    SLICE_X8Y82          LUT5 (Prop_lut5_I4_O)        0.116     2.894 f  counter[7]_i_6/O
                         net (fo=5, routed)           1.127     4.021    counter[7]_i_6_n_0
    SLICE_X6Y75          LUT4 (Prop_lut4_I2_O)        0.357     4.378 r  counter[7]_i_1/O
                         net (fo=7, routed)           0.682     5.059    p_0_in0
    SLICE_X7Y76          FDRE                                         r  counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wire10/ep_dataout_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            counter_reg[7]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.855ns  (logic 1.053ns (21.687%)  route 3.802ns (78.313%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         1.708     0.204    wire10/okHE[40]
    SLICE_X4Y78          FDRE                                         r  wire10/ep_dataout_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDRE (Prop_fdre_C_Q)         0.456     0.660 f  wire10/ep_dataout_reg[18]/Q
                         net (fo=1, routed)           1.111     1.771    variable_1[18]
    SLICE_X7Y74          LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  counter[7]_i_14/O
                         net (fo=2, routed)           0.883     2.778    counter[7]_i_14_n_0
    SLICE_X8Y82          LUT5 (Prop_lut5_I4_O)        0.116     2.894 f  counter[7]_i_6/O
                         net (fo=5, routed)           1.127     4.021    counter[7]_i_6_n_0
    SLICE_X6Y75          LUT4 (Prop_lut4_I2_O)        0.357     4.378 r  counter[7]_i_1/O
                         net (fo=7, routed)           0.682     5.059    p_0_in0
    SLICE_X7Y76          FDRE                                         r  counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wire10/ep_dataout_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            counter_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.716ns  (logic 1.053ns (22.330%)  route 3.663ns (77.670%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         1.708     0.204    wire10/okHE[40]
    SLICE_X4Y78          FDRE                                         r  wire10/ep_dataout_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDRE (Prop_fdre_C_Q)         0.456     0.660 f  wire10/ep_dataout_reg[18]/Q
                         net (fo=1, routed)           1.111     1.771    variable_1[18]
    SLICE_X7Y74          LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  counter[7]_i_14/O
                         net (fo=2, routed)           0.883     2.778    counter[7]_i_14_n_0
    SLICE_X8Y82          LUT5 (Prop_lut5_I4_O)        0.116     2.894 f  counter[7]_i_6/O
                         net (fo=5, routed)           1.127     4.021    counter[7]_i_6_n_0
    SLICE_X6Y75          LUT4 (Prop_lut4_I2_O)        0.357     4.378 r  counter[7]_i_1/O
                         net (fo=7, routed)           0.542     4.920    p_0_in0
    SLICE_X7Y75          FDRE                                         r  counter_reg[1]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wire10/ep_dataout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.128ns  (logic 0.518ns (45.913%)  route 0.610ns (54.087%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         1.583    -0.465    wire10/okHE[40]
    SLICE_X6Y74          FDRE                                         r  wire10/ep_dataout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y74          FDRE (Prop_fdre_C_Q)         0.418    -0.047 r  wire10/ep_dataout_reg[1]/Q
                         net (fo=6, routed)           0.610     0.563    variable_1[1]
    SLICE_X9Y75          LUT6 (Prop_lut6_I3_O)        0.100     0.663 r  counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.663    counter[0]_i_1_n_0
    SLICE_X9Y75          FDRE                                         r  counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hostIF/core0/core0/a0/d0/lec61d789983ad94d0f1db17087e3c034_reg/C
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/d0/dna0/READ
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.337ns  (logic 0.418ns (31.262%)  route 0.919ns (68.738%))
  Logic Levels:           0  
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         1.509    -0.539    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X12Y78         FDCE                                         r  hostIF/core0/core0/a0/d0/lec61d789983ad94d0f1db17087e3c034_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y78         FDCE (Prop_fdce_C_Q)         0.418    -0.121 r  hostIF/core0/core0/a0/d0/lec61d789983ad94d0f1db17087e3c034_reg/Q
                         net (fo=2, routed)           0.919     0.798    hostIF/core0/core0/a0/d0/lec61d789983ad94d0f1db17087e3c034
    DNA_PORT_X0Y0        DNA_PORT                                     r  hostIF/core0/core0/a0/d0/dna0/READ
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hostIF/core0/core0/a0/d0/ldacb858842bc61590e084bcd54c8e356_reg/C
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/d0/dna0/SHIFT
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.479ns  (logic 0.385ns (26.035%)  route 1.094ns (73.965%))
  Logic Levels:           0  
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         1.509    -0.539    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X12Y78         FDCE                                         r  hostIF/core0/core0/a0/d0/ldacb858842bc61590e084bcd54c8e356_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y78         FDCE (Prop_fdce_C_Q)         0.385    -0.154 r  hostIF/core0/core0/a0/d0/ldacb858842bc61590e084bcd54c8e356_reg/Q
                         net (fo=2, routed)           1.094     0.939    hostIF/core0/core0/a0/d0/ldacb858842bc61590e084bcd54c8e356
    DNA_PORT_X0Y0        DNA_PORT                                     r  hostIF/core0/core0/a0/d0/dna0/SHIFT
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wire10/ep_dataout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.436ns  (logic 0.707ns (49.234%)  route 0.729ns (50.766%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         1.583    -0.465    wire10/okHE[40]
    SLICE_X6Y74          FDRE                                         r  wire10/ep_dataout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y74          FDRE (Prop_fdre_C_Q)         0.418    -0.047 r  wire10/ep_dataout_reg[1]/Q
                         net (fo=6, routed)           0.729     0.682    variable_1[1]
    SLICE_X7Y75          LUT6 (Prop_lut6_I4_O)        0.100     0.782 r  counter[3]_i_4/O
                         net (fo=1, routed)           0.000     0.782    counter[3]_i_4_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.189     0.971 r  counter_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.971    counter2_in[2]
    SLICE_X7Y75          FDRE                                         r  counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wire10/ep_dataout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.440ns  (logic 0.707ns (49.097%)  route 0.733ns (50.903%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         1.583    -0.465    wire10/okHE[40]
    SLICE_X6Y74          FDRE                                         r  wire10/ep_dataout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y74          FDRE (Prop_fdre_C_Q)         0.418    -0.047 r  wire10/ep_dataout_reg[1]/Q
                         net (fo=6, routed)           0.733     0.686    variable_1[1]
    SLICE_X7Y75          LUT6 (Prop_lut6_I4_O)        0.100     0.786 r  counter[3]_i_3/O
                         net (fo=1, routed)           0.000     0.786    counter[3]_i_3_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.189     0.975 r  counter_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.975    counter2_in[3]
    SLICE_X7Y75          FDRE                                         r  counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wire10/ep_dataout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            counter_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.486ns  (logic 0.518ns (34.859%)  route 0.968ns (65.141%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         1.583    -0.465    wire10/okHE[40]
    SLICE_X6Y74          FDRE                                         r  wire10/ep_dataout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y74          FDRE (Prop_fdre_C_Q)         0.418    -0.047 r  wire10/ep_dataout_reg[1]/Q
                         net (fo=6, routed)           0.617     0.570    variable_1[1]
    SLICE_X6Y75          LUT4 (Prop_lut4_I0_O)        0.100     0.670 r  counter[7]_i_2/O
                         net (fo=7, routed)           0.351     1.021    counter[7]_i_2_n_0
    SLICE_X7Y75          FDRE                                         r  counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wire10/ep_dataout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            counter_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.486ns  (logic 0.518ns (34.859%)  route 0.968ns (65.141%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         1.583    -0.465    wire10/okHE[40]
    SLICE_X6Y74          FDRE                                         r  wire10/ep_dataout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y74          FDRE (Prop_fdre_C_Q)         0.418    -0.047 r  wire10/ep_dataout_reg[1]/Q
                         net (fo=6, routed)           0.617     0.570    variable_1[1]
    SLICE_X6Y75          LUT4 (Prop_lut4_I0_O)        0.100     0.670 r  counter[7]_i_2/O
                         net (fo=7, routed)           0.351     1.021    counter[7]_i_2_n_0
    SLICE_X7Y75          FDRE                                         r  counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wire10/ep_dataout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            counter_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.486ns  (logic 0.518ns (34.859%)  route 0.968ns (65.141%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         1.583    -0.465    wire10/okHE[40]
    SLICE_X6Y74          FDRE                                         r  wire10/ep_dataout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y74          FDRE (Prop_fdre_C_Q)         0.418    -0.047 r  wire10/ep_dataout_reg[1]/Q
                         net (fo=6, routed)           0.617     0.570    variable_1[1]
    SLICE_X6Y75          LUT4 (Prop_lut4_I0_O)        0.100     0.670 r  counter[7]_i_2/O
                         net (fo=7, routed)           0.351     1.021    counter[7]_i_2_n_0
    SLICE_X7Y75          FDRE                                         r  counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wire10/ep_dataout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            counter_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.604ns  (logic 0.518ns (32.297%)  route 1.086ns (67.703%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         1.583    -0.465    wire10/okHE[40]
    SLICE_X6Y74          FDRE                                         r  wire10/ep_dataout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y74          FDRE (Prop_fdre_C_Q)         0.418    -0.047 r  wire10/ep_dataout_reg[1]/Q
                         net (fo=6, routed)           0.617     0.570    variable_1[1]
    SLICE_X6Y75          LUT4 (Prop_lut4_I0_O)        0.100     0.670 r  counter[7]_i_2/O
                         net (fo=7, routed)           0.469     1.138    counter[7]_i_2_n_0
    SLICE_X7Y76          FDRE                                         r  counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wire10/ep_dataout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            counter_reg[5]/CE
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.604ns  (logic 0.518ns (32.297%)  route 1.086ns (67.703%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         1.583    -0.465    wire10/okHE[40]
    SLICE_X6Y74          FDRE                                         r  wire10/ep_dataout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y74          FDRE (Prop_fdre_C_Q)         0.418    -0.047 r  wire10/ep_dataout_reg[1]/Q
                         net (fo=6, routed)           0.617     0.570    variable_1[1]
    SLICE_X6Y75          LUT4 (Prop_lut4_I0_O)        0.100     0.670 r  counter[7]_i_2/O
                         net (fo=7, routed)           0.469     1.138    counter[7]_i_2_n_0
    SLICE_X7Y76          FDRE                                         r  counter_reg[5]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  mmcm0_clkfb
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hostIF/mmcm0/CLKFBOUT
                            (clock source 'mmcm0_clkfb'  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            hostIF/mmcm0/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.394ns  (logic 0.029ns (2.080%)  route 1.365ns (97.920%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clkfb fall edge)
                                                      4.960     4.960 f  
    W19                                               0.000     4.960 f  okUH[0] (IN)
                         net (fo=0)                   0.000     4.960    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     5.415 f  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     5.895    hostIF/okUH0_ibufg
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.161     2.734 f  hostIF/mmcm0/CLKFBOUT
                         net (fo=1, routed)           0.540     3.273    hostIF/mmcm0_clkfb
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.302 f  hostIF/mmcm0fb_bufg/O
                         net (fo=1, routed)           0.826     4.128    hostIF/mmcm0_clkfb_bufg
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   f  hostIF/mmcm0/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hostIF/mmcm0/CLKFBOUT
                            (clock source 'mmcm0_clkfb'  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            hostIF/mmcm0/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.235ns  (logic 0.091ns (2.813%)  route 3.143ns (97.187%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clkfb rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  okUH[0] (IN)
                         net (fo=0)                   0.000     0.000    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     0.903 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     2.065    hostIF/okUH0_ibufg
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.322    -5.258 r  hostIF/mmcm0/CLKFBOUT
                         net (fo=1, routed)           1.630    -3.628    hostIF/mmcm0_clkfb
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.537 r  hostIF/mmcm0fb_bufg/O
                         net (fo=1, routed)           1.513    -2.023    hostIF/mmcm0_clkfb_bufg
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   r  hostIF/mmcm0/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  mmcm0_clk0

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hostIF/core0/core0/a0/d0/dna0/CLK
                            (rising edge-triggered cell DNA_PORT)
  Destination:            hostIF/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.894ns  (logic 3.214ns (65.679%)  route 1.680ns (34.321%))
  Logic Levels:           1  (DNA_PORT=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DNA_PORT_X0Y0        DNA_PORT                     0.000     0.000 r  hostIF/core0/core0/a0/d0/dna0/CLK
    DNA_PORT_X0Y0        DNA_PORT (Prop_dna_port_CLK_DOUT)
                                                      3.214     3.214 r  hostIF/core0/core0/a0/d0/dna0/DOUT
                         net (fo=1, routed)           1.680     4.894    hostIF/core0/core0/a0/d0/l8076d38236291f11e4e55f86212b07bb
    SLICE_X11Y68         FDCE                                         r  hostIF/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         1.514    -0.534    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y68         FDCE                                         r  hostIF/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[0]/C

Slack:                    inf
  Source:                 okAA
                            (input port)
  Destination:            hostIF/core0/core0/a0/c0/la64fa2d1faaafafc73d47ae32e7cfc88_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.194ns  (logic 0.989ns (45.096%)  route 1.204ns (54.904%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.934ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.934ns = ( -0.446 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N13                                               0.000     0.000 r  okAA (INOUT)
                         net (fo=1, unset)            0.000     0.000    hostIF/tbuf/IO
    N13                  IBUF (Prop_ibuf_I_O)         0.989     0.989 r  hostIF/tbuf/IBUF/O
                         net (fo=1, routed)           1.204     2.194    hostIF/core0/core0/l6132a1be241cdaf832e37b4743b26fa6
    SLICE_X1Y56          FDRE                                         r  hostIF/core0/core0/a0/c0/la64fa2d1faaafafc73d47ae32e7cfc88_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         1.602    -0.446    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X1Y56          FDRE                                         r  hostIF/core0/core0/a0/c0/la64fa2d1faaafafc73d47ae32e7cfc88_reg/C

Slack:                    inf
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            wire20/wirehold_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.585ns  (logic 0.631ns (39.817%)  route 0.954ns (60.183%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          FDRE                         0.000     0.000 r  counter_reg[5]/C
    SLICE_X7Y76          FDRE (Prop_fdre_C_Q)         0.631     0.631 r  counter_reg[5]/Q
                         net (fo=5, routed)           0.954     1.585    wire20/ep_datain[5]
    SLICE_X4Y78          FDRE                                         r  wire20/wirehold_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         1.588    -0.460    wire20/okHE[40]
    SLICE_X4Y78          FDRE                                         r  wire20/wirehold_reg[5]/C

Slack:                    inf
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            wire20/wirehold_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.554ns  (logic 0.631ns (40.616%)  route 0.923ns (59.384%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          FDRE                         0.000     0.000 r  counter_reg[4]/C
    SLICE_X7Y76          FDRE (Prop_fdre_C_Q)         0.631     0.631 r  counter_reg[4]/Q
                         net (fo=5, routed)           0.923     1.554    wire20/ep_datain[4]
    SLICE_X5Y75          FDRE                                         r  wire20/wirehold_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         1.583    -0.465    wire20/okHE[40]
    SLICE_X5Y75          FDRE                                         r  wire20/wirehold_reg[4]/C

Slack:                    inf
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            wire20/wirehold_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.355ns  (logic 0.631ns (46.553%)  route 0.724ns (53.447%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE                         0.000     0.000 r  counter_reg[3]/C
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.631     0.631 r  counter_reg[3]/Q
                         net (fo=5, routed)           0.724     1.355    wire20/ep_datain[3]
    SLICE_X5Y75          FDRE                                         r  wire20/wirehold_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         1.583    -0.465    wire20/okHE[40]
    SLICE_X5Y75          FDRE                                         r  wire20/wirehold_reg[3]/C

Slack:                    inf
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            wire20/wirehold_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.348ns  (logic 0.631ns (46.812%)  route 0.717ns (53.188%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y75          FDRE                         0.000     0.000 r  counter_reg[0]/C
    SLICE_X9Y75          FDRE (Prop_fdre_C_Q)         0.631     0.631 r  counter_reg[0]/Q
                         net (fo=4, routed)           0.717     1.348    wire20/ep_datain[0]
    SLICE_X5Y75          FDRE                                         r  wire20/wirehold_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         1.583    -0.465    wire20/okHE[40]
    SLICE_X5Y75          FDRE                                         r  wire20/wirehold_reg[0]/C

Slack:                    inf
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            wire20/wirehold_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.224ns  (logic 0.631ns (51.551%)  route 0.593ns (48.449%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE                         0.000     0.000 r  counter_reg[1]/C
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.631     0.631 r  counter_reg[1]/Q
                         net (fo=4, routed)           0.593     1.224    wire20/ep_datain[1]
    SLICE_X6Y74          FDRE                                         r  wire20/wirehold_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         1.583    -0.465    wire20/okHE[40]
    SLICE_X6Y74          FDRE                                         r  wire20/wirehold_reg[1]/C

Slack:                    inf
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            wire20/wirehold_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.189ns  (logic 0.631ns (53.068%)  route 0.558ns (46.932%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          FDRE                         0.000     0.000 r  counter_reg[7]/C
    SLICE_X7Y76          FDRE (Prop_fdre_C_Q)         0.631     0.631 r  counter_reg[7]/Q
                         net (fo=3, routed)           0.558     1.189    wire20/ep_datain[7]
    SLICE_X6Y74          FDRE                                         r  wire20/wirehold_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         1.583    -0.465    wire20/okHE[40]
    SLICE_X6Y74          FDRE                                         r  wire20/wirehold_reg[7]/C

Slack:                    inf
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            wire20/wirehold_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.134ns  (logic 0.631ns (55.633%)  route 0.503ns (44.367%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          FDRE                         0.000     0.000 r  counter_reg[6]/C
    SLICE_X7Y76          FDRE (Prop_fdre_C_Q)         0.631     0.631 r  counter_reg[6]/Q
                         net (fo=4, routed)           0.503     1.134    wire20/ep_datain[6]
    SLICE_X4Y78          FDRE                                         r  wire20/wirehold_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         1.588    -0.460    wire20/okHE[40]
    SLICE_X4Y78          FDRE                                         r  wire20/wirehold_reg[6]/C

Slack:                    inf
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            wire20/wirehold_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.965ns  (logic 0.631ns (65.395%)  route 0.334ns (34.605%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE                         0.000     0.000 r  counter_reg[2]/C
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.631     0.631 r  counter_reg[2]/Q
                         net (fo=4, routed)           0.334     0.965    wire20/ep_datain[2]
    SLICE_X5Y75          FDRE                                         r  wire20/wirehold_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         1.583    -0.465    wire20/okHE[40]
    SLICE_X5Y75          FDRE                                         r  wire20/wirehold_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            wire20/wirehold_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.306ns  (logic 0.195ns (63.746%)  route 0.111ns (36.254%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE                         0.000     0.000 r  counter_reg[2]/C
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.195     0.195 r  counter_reg[2]/Q
                         net (fo=4, routed)           0.111     0.306    wire20/ep_datain[2]
    SLICE_X5Y75          FDRE                                         r  wire20/wirehold_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         0.856     0.686    wire20/okHE[40]
    SLICE_X5Y75          FDRE                                         r  wire20/wirehold_reg[2]/C

Slack:                    inf
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            wire20/wirehold_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.393ns  (logic 0.195ns (49.592%)  route 0.198ns (50.408%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          FDRE                         0.000     0.000 r  counter_reg[6]/C
    SLICE_X7Y76          FDRE (Prop_fdre_C_Q)         0.195     0.195 r  counter_reg[6]/Q
                         net (fo=4, routed)           0.198     0.393    wire20/ep_datain[6]
    SLICE_X4Y78          FDRE                                         r  wire20/wirehold_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         0.860     0.690    wire20/okHE[40]
    SLICE_X4Y78          FDRE                                         r  wire20/wirehold_reg[6]/C

Slack:                    inf
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            wire20/wirehold_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.432ns  (logic 0.195ns (45.137%)  route 0.237ns (54.863%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE                         0.000     0.000 r  counter_reg[1]/C
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.195     0.195 r  counter_reg[1]/Q
                         net (fo=4, routed)           0.237     0.432    wire20/ep_datain[1]
    SLICE_X6Y74          FDRE                                         r  wire20/wirehold_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         0.856     0.686    wire20/okHE[40]
    SLICE_X6Y74          FDRE                                         r  wire20/wirehold_reg[1]/C

Slack:                    inf
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            wire20/wirehold_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.451ns  (logic 0.195ns (43.233%)  route 0.256ns (56.767%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          FDRE                         0.000     0.000 r  counter_reg[7]/C
    SLICE_X7Y76          FDRE (Prop_fdre_C_Q)         0.195     0.195 r  counter_reg[7]/Q
                         net (fo=3, routed)           0.256     0.451    wire20/ep_datain[7]
    SLICE_X6Y74          FDRE                                         r  wire20/wirehold_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         0.856     0.686    wire20/okHE[40]
    SLICE_X6Y74          FDRE                                         r  wire20/wirehold_reg[7]/C

Slack:                    inf
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            wire20/wirehold_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.458ns  (logic 0.195ns (42.535%)  route 0.263ns (57.465%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE                         0.000     0.000 r  counter_reg[3]/C
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.195     0.195 r  counter_reg[3]/Q
                         net (fo=5, routed)           0.263     0.458    wire20/ep_datain[3]
    SLICE_X5Y75          FDRE                                         r  wire20/wirehold_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         0.856     0.686    wire20/okHE[40]
    SLICE_X5Y75          FDRE                                         r  wire20/wirehold_reg[3]/C

Slack:                    inf
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            wire20/wirehold_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.512ns  (logic 0.195ns (38.089%)  route 0.317ns (61.911%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y75          FDRE                         0.000     0.000 r  counter_reg[0]/C
    SLICE_X9Y75          FDRE (Prop_fdre_C_Q)         0.195     0.195 r  counter_reg[0]/Q
                         net (fo=4, routed)           0.317     0.512    wire20/ep_datain[0]
    SLICE_X5Y75          FDRE                                         r  wire20/wirehold_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         0.856     0.686    wire20/okHE[40]
    SLICE_X5Y75          FDRE                                         r  wire20/wirehold_reg[0]/C

Slack:                    inf
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            wire20/wirehold_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.562ns  (logic 0.195ns (34.724%)  route 0.367ns (65.276%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          FDRE                         0.000     0.000 r  counter_reg[4]/C
    SLICE_X7Y76          FDRE (Prop_fdre_C_Q)         0.195     0.195 r  counter_reg[4]/Q
                         net (fo=5, routed)           0.367     0.562    wire20/ep_datain[4]
    SLICE_X5Y75          FDRE                                         r  wire20/wirehold_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         0.856     0.686    wire20/okHE[40]
    SLICE_X5Y75          FDRE                                         r  wire20/wirehold_reg[4]/C

Slack:                    inf
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            wire20/wirehold_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.562ns  (logic 0.195ns (34.712%)  route 0.367ns (65.288%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          FDRE                         0.000     0.000 r  counter_reg[5]/C
    SLICE_X7Y76          FDRE (Prop_fdre_C_Q)         0.195     0.195 r  counter_reg[5]/Q
                         net (fo=5, routed)           0.367     0.562    wire20/ep_datain[5]
    SLICE_X4Y78          FDRE                                         r  wire20/wirehold_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         0.860     0.690    wire20/okHE[40]
    SLICE_X4Y78          FDRE                                         r  wire20/wirehold_reg[5]/C

Slack:                    inf
  Source:                 okAA
                            (input port)
  Destination:            hostIF/core0/core0/a0/c0/la64fa2d1faaafafc73d47ae32e7cfc88_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.674ns  (logic 0.218ns (32.312%)  route 0.456ns (67.688%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.783ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns = ( 0.705 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N13                                               0.000     0.000 r  okAA (INOUT)
                         net (fo=1, unset)            0.000     0.000    hostIF/tbuf/IO
    N13                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  hostIF/tbuf/IBUF/O
                         net (fo=1, routed)           0.456     0.674    hostIF/core0/core0/l6132a1be241cdaf832e37b4743b26fa6
    SLICE_X1Y56          FDRE                                         r  hostIF/core0/core0/a0/c0/la64fa2d1faaafafc73d47ae32e7cfc88_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         0.875     0.705    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X1Y56          FDRE                                         r  hostIF/core0/core0/a0/c0/la64fa2d1faaafafc73d47ae32e7cfc88_reg/C

Slack:                    inf
  Source:                 hostIF/core0/core0/a0/d0/dna0/CLK
                            (rising edge-triggered cell DNA_PORT)
  Destination:            hostIF/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.624ns  (logic 1.862ns (70.973%)  route 0.762ns (29.027%))
  Logic Levels:           1  (DNA_PORT=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DNA_PORT_X0Y0        DNA_PORT                     0.000     0.000 r  hostIF/core0/core0/a0/d0/dna0/CLK
    DNA_PORT_X0Y0        DNA_PORT (Prop_dna_port_CLK_DOUT)
                                                      1.862     1.862 r  hostIF/core0/core0/a0/d0/dna0/DOUT
                         net (fo=1, routed)           0.762     2.624    hostIF/core0/core0/a0/d0/l8076d38236291f11e4e55f86212b07bb
    SLICE_X11Y68         FDCE                                         r  hostIF/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  hostIF/mmcm0_bufg/O
                         net (fo=896, routed)         0.835     0.665    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y68         FDCE                                         r  hostIF/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[0]/C





