// Seed: 2158566583
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29
);
  inout wire id_29;
  input wire id_28;
  inout wire id_27;
  input wire id_26;
  input wire id_25;
  inout wire id_24;
  output wire id_23;
  output wire id_22;
  output wire id_21;
  input wire id_20;
  inout wire id_19;
  inout wire id_18;
  output wire id_17;
  output wire id_16;
  inout wire id_15;
  inout wire id_14;
  inout wire id_13;
  inout wire id_12;
  input wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  tri0 id_30;
  assign id_14 = id_19;
  assign id_30 = 'h0;
endmodule
module module_1 #(
    parameter id_15 = 32'd4,
    parameter id_16 = 32'd39
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  input wire id_12;
  input wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wand id_14 = 1 == id_11 - 1;
  nor (id_10, id_13, id_4, id_11, id_14, id_2, id_1, id_8, id_9, id_12, id_6, id_3);
  module_0(
      id_6,
      id_4,
      id_6,
      id_9,
      id_9,
      id_9,
      id_6,
      id_14,
      id_4,
      id_6,
      id_11,
      id_9,
      id_4,
      id_14,
      id_13,
      id_4,
      id_6,
      id_14,
      id_14,
      id_3,
      id_14,
      id_13,
      id_6,
      id_6,
      id_4,
      id_12,
      id_6,
      id_14,
      id_13
  ); defparam id_15.id_16 = 1;
endmodule
