// Seed: 2281015897
module module_0 (
    output logic id_0
);
  assign id_0 = 1 - 1;
  logic id_1;
  type_14 id_2 (~1);
  assign id_1 = id_1;
  logic id_3;
  logic id_4, id_5, id_6;
  type_0 id_7 (id_4);
  logic id_8;
  logic id_9;
  logic id_10 = id_3;
  logic id_11;
  type_21(
      1 & id_4, id_6
  );
  assign id_4 = 1;
  assign id_1 = 1'b0;
  type_22(
      id_1 * {id_10}, id_4
  );
  initial id_8 = 1;
  assign id_1 = id_4;
endmodule
