<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="blk_mem_gen_background_synth_1" LaunchDir="C:/Users/engin/Documents/Logic_Design_Laboratory/final_project/flappyQ2/flappyQ2.runs/blk_mem_gen_background_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="blk_mem_gen_base_synth_1" LaunchDir="C:/Users/engin/Documents/Logic_Design_Laboratory/final_project/flappyQ2/flappyQ2.runs/blk_mem_gen_base_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="blk_mem_gen_bird_synth_1" LaunchDir="C:/Users/engin/Documents/Logic_Design_Laboratory/final_project/flappyQ2/flappyQ2.runs/blk_mem_gen_bird_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="blk_mem_gen_pipe_up_synth_1" LaunchDir="C:/Users/engin/Documents/Logic_Design_Laboratory/final_project/flappyQ2/flappyQ2.runs/blk_mem_gen_pipe_up_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="blk_mem_gen_pipe_down_synth_1" LaunchDir="C:/Users/engin/Documents/Logic_Design_Laboratory/final_project/flappyQ2/flappyQ2.runs/blk_mem_gen_pipe_down_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="blk_mem_gen_num_0_synth_1" LaunchDir="C:/Users/engin/Documents/Logic_Design_Laboratory/final_project/flappyQ2/flappyQ2.runs/blk_mem_gen_num_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="blk_mem_gen_num_2_synth_1" LaunchDir="C:/Users/engin/Documents/Logic_Design_Laboratory/final_project/flappyQ2/flappyQ2.runs/blk_mem_gen_num_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="blk_mem_gen_num_3_synth_1" LaunchDir="C:/Users/engin/Documents/Logic_Design_Laboratory/final_project/flappyQ2/flappyQ2.runs/blk_mem_gen_num_3_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="blk_mem_gen_num_4_synth_1" LaunchDir="C:/Users/engin/Documents/Logic_Design_Laboratory/final_project/flappyQ2/flappyQ2.runs/blk_mem_gen_num_4_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="blk_mem_gen_num_5_synth_1" LaunchDir="C:/Users/engin/Documents/Logic_Design_Laboratory/final_project/flappyQ2/flappyQ2.runs/blk_mem_gen_num_5_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="blk_mem_gen_num_6_synth_1" LaunchDir="C:/Users/engin/Documents/Logic_Design_Laboratory/final_project/flappyQ2/flappyQ2.runs/blk_mem_gen_num_6_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="blk_mem_gen_num_7_synth_1" LaunchDir="C:/Users/engin/Documents/Logic_Design_Laboratory/final_project/flappyQ2/flappyQ2.runs/blk_mem_gen_num_7_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="blk_mem_gen_num_8_synth_1" LaunchDir="C:/Users/engin/Documents/Logic_Design_Laboratory/final_project/flappyQ2/flappyQ2.runs/blk_mem_gen_num_8_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="blk_mem_gen_num_9_synth_1" LaunchDir="C:/Users/engin/Documents/Logic_Design_Laboratory/final_project/flappyQ2/flappyQ2.runs/blk_mem_gen_num_9_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="blk_mem_gen_num_1_synth_1" LaunchDir="C:/Users/engin/Documents/Logic_Design_Laboratory/final_project/flappyQ2/flappyQ2.runs/blk_mem_gen_num_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="C:/Users/engin/Documents/Logic_Design_Laboratory/final_project/flappyQ2/flappyQ2.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="blk_mem_gen_background_synth_1"/>
		<Parent Id="blk_mem_gen_base_synth_1"/>
		<Parent Id="blk_mem_gen_bird_synth_1"/>
		<Parent Id="blk_mem_gen_pipe_up_synth_1"/>
		<Parent Id="blk_mem_gen_pipe_down_synth_1"/>
		<Parent Id="blk_mem_gen_num_0_synth_1"/>
		<Parent Id="blk_mem_gen_num_2_synth_1"/>
		<Parent Id="blk_mem_gen_num_3_synth_1"/>
		<Parent Id="blk_mem_gen_num_4_synth_1"/>
		<Parent Id="blk_mem_gen_num_5_synth_1"/>
		<Parent Id="blk_mem_gen_num_6_synth_1"/>
		<Parent Id="blk_mem_gen_num_7_synth_1"/>
		<Parent Id="blk_mem_gen_num_8_synth_1"/>
		<Parent Id="blk_mem_gen_num_9_synth_1"/>
		<Parent Id="blk_mem_gen_num_1_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="C:/Users/engin/Documents/Logic_Design_Laboratory/final_project/flappyQ2/flappyQ2.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="blk_mem_gen_background_synth_1"/>
		<Parent Id="blk_mem_gen_base_synth_1"/>
		<Parent Id="blk_mem_gen_bird_synth_1"/>
		<Parent Id="blk_mem_gen_pipe_up_synth_1"/>
		<Parent Id="blk_mem_gen_pipe_down_synth_1"/>
		<Parent Id="blk_mem_gen_num_0_synth_1"/>
		<Parent Id="blk_mem_gen_num_2_synth_1"/>
		<Parent Id="blk_mem_gen_num_3_synth_1"/>
		<Parent Id="blk_mem_gen_num_4_synth_1"/>
		<Parent Id="blk_mem_gen_num_5_synth_1"/>
		<Parent Id="blk_mem_gen_num_6_synth_1"/>
		<Parent Id="blk_mem_gen_num_7_synth_1"/>
		<Parent Id="blk_mem_gen_num_8_synth_1"/>
		<Parent Id="blk_mem_gen_num_9_synth_1"/>
		<Parent Id="blk_mem_gen_num_1_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
	</Parameters>
</Runs>

