###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       127741   # Number of WRITE/WRITEP commands
num_reads_done                 =      1915267   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1483787   # Number of read row buffer hits
num_read_cmds                  =      1915255   # Number of READ/READP commands
num_writes_done                =       127775   # Number of read requests issued
num_write_row_hits             =        82679   # Number of write row buffer hits
num_act_cmds                   =       480576   # Number of ACT commands
num_pre_cmds                   =       480545   # Number of PRE commands
num_ondemand_pres              =       453552   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9595737   # Cyles of rank active rank.0
rank_active_cycles.1           =      9516675   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       404263   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       483325   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1902232   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        61539   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        20690   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =        13588   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =        10994   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         7559   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         5154   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         3603   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2589   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         2234   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        12941   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            2   # Write cmd latency (cycles)
write_latency[20-39]           =            8   # Write cmd latency (cycles)
write_latency[40-59]           =           14   # Write cmd latency (cycles)
write_latency[60-79]           =           35   # Write cmd latency (cycles)
write_latency[80-99]           =           90   # Write cmd latency (cycles)
write_latency[100-119]         =          143   # Write cmd latency (cycles)
write_latency[120-139]         =          199   # Write cmd latency (cycles)
write_latency[140-159]         =          301   # Write cmd latency (cycles)
write_latency[160-179]         =          366   # Write cmd latency (cycles)
write_latency[180-199]         =          490   # Write cmd latency (cycles)
write_latency[200-]            =       126093   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           16   # Read request latency (cycles)
read_latency[20-39]            =       362238   # Read request latency (cycles)
read_latency[40-59]            =       158533   # Read request latency (cycles)
read_latency[60-79]            =       183948   # Read request latency (cycles)
read_latency[80-99]            =       122491   # Read request latency (cycles)
read_latency[100-119]          =       102444   # Read request latency (cycles)
read_latency[120-139]          =        92329   # Read request latency (cycles)
read_latency[140-159]          =        73856   # Read request latency (cycles)
read_latency[160-179]          =        62164   # Read request latency (cycles)
read_latency[180-199]          =        54536   # Read request latency (cycles)
read_latency[200-]             =       702712   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  6.37683e+08   # Write energy
read_energy                    =  7.72231e+09   # Read energy
act_energy                     =  1.31486e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.94046e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.31996e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.98774e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.93841e+09   # Active standby energy rank.1
average_read_latency           =      282.548   # Average read request latency (cycles)
average_interarrival           =      4.89446   # Average request interarrival latency (cycles)
total_energy                   =  2.27317e+10   # Total energy (pJ)
average_power                  =      2273.17   # Average power (mW)
average_bandwidth              =       17.434   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       123940   # Number of WRITE/WRITEP commands
num_reads_done                 =      1932017   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1498783   # Number of read row buffer hits
num_read_cmds                  =      1932011   # Number of READ/READP commands
num_writes_done                =       123971   # Number of read requests issued
num_write_row_hits             =        80000   # Number of write row buffer hits
num_act_cmds                   =       480667   # Number of ACT commands
num_pre_cmds                   =       480636   # Number of PRE commands
num_ondemand_pres              =       453284   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9579851   # Cyles of rank active rank.0
rank_active_cycles.1           =      9558562   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       420149   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       441438   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1916093   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        59981   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        20278   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =        13657   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =        10907   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         7695   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         5286   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         3806   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2821   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         2291   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        13230   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            5   # Write cmd latency (cycles)
write_latency[20-39]           =           14   # Write cmd latency (cycles)
write_latency[40-59]           =           22   # Write cmd latency (cycles)
write_latency[60-79]           =           46   # Write cmd latency (cycles)
write_latency[80-99]           =           72   # Write cmd latency (cycles)
write_latency[100-119]         =          155   # Write cmd latency (cycles)
write_latency[120-139]         =          227   # Write cmd latency (cycles)
write_latency[140-159]         =          295   # Write cmd latency (cycles)
write_latency[160-179]         =          410   # Write cmd latency (cycles)
write_latency[180-199]         =          522   # Write cmd latency (cycles)
write_latency[200-]            =       122172   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           12   # Read request latency (cycles)
read_latency[20-39]            =       361866   # Read request latency (cycles)
read_latency[40-59]            =       162753   # Read request latency (cycles)
read_latency[60-79]            =       193087   # Read request latency (cycles)
read_latency[80-99]            =       129772   # Read request latency (cycles)
read_latency[100-119]          =       108519   # Read request latency (cycles)
read_latency[120-139]          =        98497   # Read request latency (cycles)
read_latency[140-159]          =        78502   # Read request latency (cycles)
read_latency[160-179]          =        66382   # Read request latency (cycles)
read_latency[180-199]          =        56181   # Read request latency (cycles)
read_latency[200-]             =       676446   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  6.18708e+08   # Write energy
read_energy                    =  7.78987e+09   # Read energy
act_energy                     =   1.3151e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.01672e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =   2.1189e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.97783e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.96454e+09   # Active standby energy rank.1
average_read_latency           =      263.554   # Average read request latency (cycles)
average_interarrival           =       4.8637   # Average request interarrival latency (cycles)
total_energy                   =  2.27843e+10   # Total energy (pJ)
average_power                  =      2278.43   # Average power (mW)
average_bandwidth              =      17.5444   # Average bandwidth
