<profile>
    <ReportVersion>
        <Version>2024.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg400-1</Part>
        <TopModelName>process_images</TopModelName>
        <TargetClockPeriod>8.00</TargetClockPeriod>
        <ClockUncertainty>2.16</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>5.837</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <Interval-min>undef</Interval-min>
            <Interval-max>undef</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>HLSEindoefening/hls_process_images.cpp:3</SourceLocation>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>104</BRAM_18K>
            <DSP>32</DSP>
            <FF>12689</FF>
            <LUT>11684</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>5</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>5</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>process_images</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>process_images</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>process_images</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>in_stream_TDATA</name>
            <Object>in_stream_V_data_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_stream_TVALID</name>
            <Object>in_stream_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_stream_TREADY</name>
            <Object>in_stream_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_stream_TDEST</name>
            <Object>in_stream_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_stream_TKEEP</name>
            <Object>in_stream_V_keep_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_stream_TSTRB</name>
            <Object>in_stream_V_strb_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_stream_TUSER</name>
            <Object>in_stream_V_user_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_stream_TLAST</name>
            <Object>in_stream_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_stream_TID</name>
            <Object>in_stream_V_id_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv_out_TDATA</name>
            <Object>conv_out_V_data_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv_out_TVALID</name>
            <Object>conv_out_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv_out_TREADY</name>
            <Object>conv_out_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv_out_TDEST</name>
            <Object>conv_out_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv_out_TKEEP</name>
            <Object>conv_out_V_keep_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv_out_TSTRB</name>
            <Object>conv_out_V_strb_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv_out_TUSER</name>
            <Object>conv_out_V_user_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv_out_TLAST</name>
            <Object>conv_out_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv_out_TID</name>
            <Object>conv_out_V_id_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>max_out_TDATA</name>
            <Object>max_out_V_data_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>max_out_TVALID</name>
            <Object>max_out_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>max_out_TREADY</name>
            <Object>max_out_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>max_out_TDEST</name>
            <Object>max_out_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>max_out_TKEEP</name>
            <Object>max_out_V_keep_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>max_out_TSTRB</name>
            <Object>max_out_V_strb_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>max_out_TUSER</name>
            <Object>max_out_V_user_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>max_out_TLAST</name>
            <Object>max_out_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>max_out_TID</name>
            <Object>max_out_V_id_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>min_out_TDATA</name>
            <Object>min_out_V_data_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>min_out_TVALID</name>
            <Object>min_out_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>min_out_TREADY</name>
            <Object>min_out_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>min_out_TDEST</name>
            <Object>min_out_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>min_out_TKEEP</name>
            <Object>min_out_V_keep_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>min_out_TSTRB</name>
            <Object>min_out_V_strb_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>min_out_TUSER</name>
            <Object>min_out_V_user_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>min_out_TLAST</name>
            <Object>min_out_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>min_out_TID</name>
            <Object>min_out_V_id_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>avg_out_TDATA</name>
            <Object>avg_out_V_data_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>avg_out_TVALID</name>
            <Object>avg_out_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>avg_out_TREADY</name>
            <Object>avg_out_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>avg_out_TDEST</name>
            <Object>avg_out_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>avg_out_TKEEP</name>
            <Object>avg_out_V_keep_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>avg_out_TSTRB</name>
            <Object>avg_out_V_strb_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>avg_out_TUSER</name>
            <Object>avg_out_V_user_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>avg_out_TLAST</name>
            <Object>avg_out_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>avg_out_TID</name>
            <Object>avg_out_V_id_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>process_images</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198</InstName>
                    <ModuleName>process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>198</ID>
                    <BindInstances>icmp_ln22_fu_253_p2 icmp_ln21_fu_235_p2 add_ln21_1_fu_240_p2 add_ln21_fu_293_p2 select_ln21_fu_258_p3 select_ln21_1_fu_299_p3 urem_31ns_3ns_2_35_1_U2 add_ln25_fu_341_p2 add_ln22_fu_280_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224</InstName>
                    <ModuleName>process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>224</ID>
                    <BindInstances>icmp_ln38_fu_594_p2 icmp_ln37_fu_576_p2 add_ln37_fu_581_p2 select_ln37_fu_599_p3 add_ln37_1_fu_658_p2 add_ln37_2_fu_664_p2 select_ln37_1_fu_670_p3 select_ln37_2_fu_677_p3 urem_31ns_3ns_2_35_1_U22 mul_31ns_33ns_63_3_1_U20 empty_fu_696_p2 mul_31ns_33ns_63_3_1_U21 add_ln48_fu_702_p2 add_ln43_fu_619_p2 add_ln43_3_fu_788_p2 add_ln43_4_fu_803_p2 add_ln43_5_fu_818_p2 grp_fu_492_p3 grp_fu_499_p3 grp_fu_506_p3 sparsemux_7_2_8_1_1_U23 add_ln43_1_fu_635_p2 add_ln43_6_fu_833_p2 add_ln43_7_fu_848_p2 add_ln43_8_fu_863_p2 grp_fu_513_p3 grp_fu_520_p3 grp_fu_527_p3 sparsemux_7_2_8_1_1_U24 grp_fu_492_p3 grp_fu_499_p3 grp_fu_506_p3 sparsemux_7_2_8_1_1_U25 grp_fu_513_p3 grp_fu_520_p3 grp_fu_527_p3 sparsemux_7_2_8_1_1_U26 grp_fu_492_p3 grp_fu_499_p3 grp_fu_506_p3 sparsemux_7_2_8_1_1_U27 grp_fu_513_p3 grp_fu_520_p3 grp_fu_527_p3 sparsemux_7_2_8_1_1_U28 sub_ln43_fu_1000_p2 sum_3_fu_1060_p3 icmp_ln47_fu_1082_p2 select_ln48_fu_1087_p3</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237</InstName>
                    <ModuleName>process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>237</ID>
                    <BindInstances>icmp_ln54_fu_363_p2 icmp_ln53_fu_345_p2 add_ln53_1_fu_350_p2 add_ln53_fu_399_p2 select_ln53_fu_368_p3 select_ln53_1_fu_405_p3 mul_32ns_34ns_65_3_1_U42 urem_32ns_3ns_2_36_1_U43 add_ln57_fu_509_p2 add_ln59_fu_524_p2 add_ln67_fu_440_p2 sparsemux_7_2_8_1_1_U44 sparsemux_7_2_8_1_1_U45 sparsemux_7_2_8_1_1_U46 sparsemux_7_2_8_1_1_U47 icmp_ln64_fu_610_p2 maxv_1_fu_616_p3 icmp_ln65_fu_694_p2 maxv_3_fu_698_p3 icmp_ln66_fu_704_p2 maxv_4_fu_724_p3 icmp_ln71_fu_624_p2 minv_2_fu_630_p3 icmp_ln72_fu_709_p2 minv_3_fu_713_p3 icmp_ln73_fu_719_p2 minv_5_fu_730_p3 add_ln77_fu_654_p2 add_ln77_1_fu_664_p2 add_ln77_2_fu_674_p2 add_ln54_fu_386_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252</InstName>
                    <ModuleName>process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>252</ID>
                    <BindInstances>icmp_ln83_fu_188_p2 icmp_ln82_fu_170_p2 add_ln82_1_fu_175_p2 add_ln82_fu_227_p2 select_ln82_fu_193_p3 select_ln82_1_fu_233_p3 cmp177_fu_256_p2 add_ln86_fu_261_p2 icmp_ln89_fu_209_p2 p_last_fu_279_p2 add_ln83_fu_214_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275</InstName>
                    <ModuleName>process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>275</ID>
                    <BindInstances>icmp_ln99_fu_326_p2 icmp_ln98_fu_308_p2 add_ln98_1_fu_313_p2 add_ln98_fu_377_p2 select_ln98_fu_335_p3 select_ln98_1_fu_383_p3 select_ln98_2_fu_343_p3 cmp200_fu_406_p2 add_ln104_fu_411_p2 icmp_ln101_fu_359_p2 last_fu_431_p2 add_ln99_fu_364_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>mul_31ns_33ns_63_3_1_U105 image_U image_1_U image_2_U image_3_U image_4_U image_5_U conv_result_U max_result_U min_result_U avg_result_U empty_fu_353_p2 smax_fu_359_p3 empty_33_fu_367_p2 smax1_fu_373_p3 mul_31ns_31ns_62_3_1_U103 sub_fu_425_p2 sub17_fu_430_p2 icmp_fu_445_p2 add_ln37_1_fu_451_p2 select_ln37_fu_456_p3 icmp68_fu_474_p2 add_ln37_2_fu_480_p2 select_ln37_1_fu_485_p3 mul_32ns_32ns_64_3_1_U104 empty_34_fu_538_p2 add_ln53_1_fu_543_p2 select_ln53_fu_559_p3 empty_35_fu_567_p2 add_ln53_fu_572_p2 select_ln53_1_fu_588_p3 mul_31ns_31ns_61_3_1_U102 sub_ln95_fu_493_p2 sub_ln95_1_fu_508_p2 out_h_fu_514_p3 sub_ln96_fu_604_p2 sub_ln96_1_fu_619_p2 out_w_fu_625_p3 sub199_fu_673_p2 sub202_fu_680_p2 empty_36_fu_635_p2 smax39_fu_640_p3 empty_37_fu_647_p2 smax40_fu_652_p3 mul_30ns_30ns_60_3_1_U101 control_s_axi_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2</Name>
            <Loops>
                <VITIS_LOOP_21_1_VITIS_LOOP_22_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <EstimatedClockPeriod>5.808</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_21_1_VITIS_LOOP_22_2>
                        <Name>VITIS_LOOP_21_1_VITIS_LOOP_22_2</Name>
                        <Slack>5.84</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>39</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_21_1_VITIS_LOOP_22_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HLSEindoefening/hls_process_images.cpp:22</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_21_1_VITIS_LOOP_22_2>
                            <Name>VITIS_LOOP_21_1_VITIS_LOOP_22_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>HLSEindoefening/hls_process_images.cpp:22</SourceLocation>
                        </VITIS_LOOP_21_1_VITIS_LOOP_22_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2738</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>2172</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>4</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_1_VITIS_LOOP_22_2" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln22_fu_253_p2" SOURCE="HLSEindoefening/hls_process_images.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_1_VITIS_LOOP_22_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln21_fu_235_p2" SOURCE="HLSEindoefening/hls_process_images.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_1_VITIS_LOOP_22_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_1_fu_240_p2" SOURCE="HLSEindoefening/hls_process_images.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_1_VITIS_LOOP_22_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_293_p2" SOURCE="HLSEindoefening/hls_process_images.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_21_1_VITIS_LOOP_22_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln21_fu_258_p3" SOURCE="HLSEindoefening/hls_process_images.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_21_1_VITIS_LOOP_22_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln21_1_fu_299_p3" SOURCE="HLSEindoefening/hls_process_images.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln21_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op urem" DSP="0" ID="" IMPL="auto" LATENCY="34" LOOP="VITIS_LOOP_21_1_VITIS_LOOP_22_2" OPTYPE="urem" PRAGMA="" RTLNAME="urem_31ns_3ns_2_35_1_U2" SOURCE="HLSEindoefening/hls_process_images.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="urem_ln21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_1_VITIS_LOOP_22_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln25_fu_341_p2" SOURCE="HLSEindoefening/hls_process_images.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_1_VITIS_LOOP_22_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_280_p2" SOURCE="HLSEindoefening/hls_process_images.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln22" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4</Name>
            <Loops>
                <VITIS_LOOP_37_3_VITIS_LOOP_38_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <EstimatedClockPeriod>5.778</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_37_3_VITIS_LOOP_38_4>
                        <Name>VITIS_LOOP_37_3_VITIS_LOOP_38_4</Name>
                        <Slack>5.84</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>45</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_37_3_VITIS_LOOP_38_4>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HLSEindoefening/hls_process_images.cpp:38</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_37_3_VITIS_LOOP_38_4>
                            <Name>VITIS_LOOP_37_3_VITIS_LOOP_38_4</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>HLSEindoefening/hls_process_images.cpp:38</SourceLocation>
                        </VITIS_LOOP_37_3_VITIS_LOOP_38_4>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>8</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>3</UTIL_DSP>
                    <FF>3627</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>3</UTIL_FF>
                    <LUT>3064</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>5</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_3_VITIS_LOOP_38_4" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln38_fu_594_p2" SOURCE="HLSEindoefening/hls_process_images.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln38" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_3_VITIS_LOOP_38_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln37_fu_576_p2" SOURCE="HLSEindoefening/hls_process_images.cpp:37" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln37" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_37_3_VITIS_LOOP_38_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_fu_581_p2" SOURCE="HLSEindoefening/hls_process_images.cpp:37" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln37" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_37_3_VITIS_LOOP_38_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln37_fu_599_p3" SOURCE="HLSEindoefening/hls_process_images.cpp:37" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln37" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_37_3_VITIS_LOOP_38_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_1_fu_658_p2" SOURCE="HLSEindoefening/hls_process_images.cpp:37" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln37_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_37_3_VITIS_LOOP_38_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_2_fu_664_p2" SOURCE="HLSEindoefening/hls_process_images.cpp:37" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln37_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_37_3_VITIS_LOOP_38_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln37_1_fu_670_p3" SOURCE="HLSEindoefening/hls_process_images.cpp:37" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln37_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_37_3_VITIS_LOOP_38_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln37_2_fu_677_p3" SOURCE="HLSEindoefening/hls_process_images.cpp:37" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln37_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op urem" DSP="0" ID="" IMPL="auto" LATENCY="34" LOOP="VITIS_LOOP_37_3_VITIS_LOOP_38_4" OPTYPE="urem" PRAGMA="" RTLNAME="urem_31ns_3ns_2_35_1_U22" SOURCE="HLSEindoefening/hls_process_images.cpp:37" STORAGESUBTYPE="" URAM="0" VARIABLE="urem_ln37" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="2" LOOP="VITIS_LOOP_37_3_VITIS_LOOP_38_4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_31ns_33ns_63_3_1_U20" SOURCE="HLSEindoefening/hls_process_images.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln38" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_37_3_VITIS_LOOP_38_4" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_696_p2" SOURCE="HLSEindoefening/hls_process_images.cpp:37" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="2" LOOP="VITIS_LOOP_37_3_VITIS_LOOP_38_4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_31ns_33ns_63_3_1_U21" SOURCE="HLSEindoefening/hls_process_images.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln38_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_37_3_VITIS_LOOP_38_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_fu_702_p2" SOURCE="HLSEindoefening/hls_process_images.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln48" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_37_3_VITIS_LOOP_38_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_619_p2" SOURCE="HLSEindoefening/hls_process_images.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_37_3_VITIS_LOOP_38_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_3_fu_788_p2" SOURCE="HLSEindoefening/hls_process_images.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_37_3_VITIS_LOOP_38_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_4_fu_803_p2" SOURCE="HLSEindoefening/hls_process_images.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_37_3_VITIS_LOOP_38_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_5_fu_818_p2" SOURCE="HLSEindoefening/hls_process_images.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_37_3_VITIS_LOOP_38_4" OPTYPE="select" PRAGMA="" RTLNAME="grp_fu_492_p3" SOURCE="HLSEindoefening/hls_process_images.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln43" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_37_3_VITIS_LOOP_38_4" OPTYPE="select" PRAGMA="" RTLNAME="grp_fu_499_p3" SOURCE="HLSEindoefening/hls_process_images.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln43_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_37_3_VITIS_LOOP_38_4" OPTYPE="select" PRAGMA="" RTLNAME="grp_fu_506_p3" SOURCE="HLSEindoefening/hls_process_images.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln43_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_37_3_VITIS_LOOP_38_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U23" SOURCE="HLSEindoefening/hls_process_images.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="sum" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_37_3_VITIS_LOOP_38_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_1_fu_635_p2" SOURCE="HLSEindoefening/hls_process_images.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_37_3_VITIS_LOOP_38_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_6_fu_833_p2" SOURCE="HLSEindoefening/hls_process_images.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_37_3_VITIS_LOOP_38_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_7_fu_848_p2" SOURCE="HLSEindoefening/hls_process_images.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_37_3_VITIS_LOOP_38_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_8_fu_863_p2" SOURCE="HLSEindoefening/hls_process_images.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_37_3_VITIS_LOOP_38_4" OPTYPE="select" PRAGMA="" RTLNAME="grp_fu_513_p3" SOURCE="HLSEindoefening/hls_process_images.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln43_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_37_3_VITIS_LOOP_38_4" OPTYPE="select" PRAGMA="" RTLNAME="grp_fu_520_p3" SOURCE="HLSEindoefening/hls_process_images.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln43_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_37_3_VITIS_LOOP_38_4" OPTYPE="select" PRAGMA="" RTLNAME="grp_fu_527_p3" SOURCE="HLSEindoefening/hls_process_images.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln43_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_37_3_VITIS_LOOP_38_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U24" SOURCE="HLSEindoefening/hls_process_images.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_37_3_VITIS_LOOP_38_4" OPTYPE="select" PRAGMA="" RTLNAME="grp_fu_492_p3" SOURCE="HLSEindoefening/hls_process_images.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln43_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_37_3_VITIS_LOOP_38_4" OPTYPE="select" PRAGMA="" RTLNAME="grp_fu_499_p3" SOURCE="HLSEindoefening/hls_process_images.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln43_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_37_3_VITIS_LOOP_38_4" OPTYPE="select" PRAGMA="" RTLNAME="grp_fu_506_p3" SOURCE="HLSEindoefening/hls_process_images.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln43_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_37_3_VITIS_LOOP_38_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U25" SOURCE="HLSEindoefening/hls_process_images.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_s" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_37_3_VITIS_LOOP_38_4" OPTYPE="select" PRAGMA="" RTLNAME="grp_fu_513_p3" SOURCE="HLSEindoefening/hls_process_images.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln43_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_37_3_VITIS_LOOP_38_4" OPTYPE="select" PRAGMA="" RTLNAME="grp_fu_520_p3" SOURCE="HLSEindoefening/hls_process_images.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln43_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_37_3_VITIS_LOOP_38_4" OPTYPE="select" PRAGMA="" RTLNAME="grp_fu_527_p3" SOURCE="HLSEindoefening/hls_process_images.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln43_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_37_3_VITIS_LOOP_38_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U26" SOURCE="HLSEindoefening/hls_process_images.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_37_3_VITIS_LOOP_38_4" OPTYPE="select" PRAGMA="" RTLNAME="grp_fu_492_p3" SOURCE="HLSEindoefening/hls_process_images.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln43_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_37_3_VITIS_LOOP_38_4" OPTYPE="select" PRAGMA="" RTLNAME="grp_fu_499_p3" SOURCE="HLSEindoefening/hls_process_images.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln43_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_37_3_VITIS_LOOP_38_4" OPTYPE="select" PRAGMA="" RTLNAME="grp_fu_506_p3" SOURCE="HLSEindoefening/hls_process_images.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln43_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_37_3_VITIS_LOOP_38_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U27" SOURCE="HLSEindoefening/hls_process_images.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_37_3_VITIS_LOOP_38_4" OPTYPE="select" PRAGMA="" RTLNAME="grp_fu_513_p3" SOURCE="HLSEindoefening/hls_process_images.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln43_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_37_3_VITIS_LOOP_38_4" OPTYPE="select" PRAGMA="" RTLNAME="grp_fu_520_p3" SOURCE="HLSEindoefening/hls_process_images.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln43_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_37_3_VITIS_LOOP_38_4" OPTYPE="select" PRAGMA="" RTLNAME="grp_fu_527_p3" SOURCE="HLSEindoefening/hls_process_images.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln43_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_37_3_VITIS_LOOP_38_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U28" SOURCE="HLSEindoefening/hls_process_images.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_37_3_VITIS_LOOP_38_4" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln43_fu_1000_p2" SOURCE="HLSEindoefening/hls_process_images.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln43" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_37_3_VITIS_LOOP_38_4" OPTYPE="select" PRAGMA="" RTLNAME="sum_3_fu_1060_p3" SOURCE="HLSEindoefening/hls_process_images.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_3_VITIS_LOOP_38_4" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln47_fu_1082_p2" SOURCE="HLSEindoefening/hls_process_images.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln47" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_37_3_VITIS_LOOP_38_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln48_fu_1087_p3" SOURCE="HLSEindoefening/hls_process_images.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln48" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8</Name>
            <Loops>
                <VITIS_LOOP_53_7_VITIS_LOOP_54_8/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <EstimatedClockPeriod>5.802</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_53_7_VITIS_LOOP_54_8>
                        <Name>VITIS_LOOP_53_7_VITIS_LOOP_54_8</Name>
                        <Slack>5.84</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>42</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_53_7_VITIS_LOOP_54_8>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HLSEindoefening/hls_process_images.cpp:54</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_53_7_VITIS_LOOP_54_8>
                            <Name>VITIS_LOOP_53_7_VITIS_LOOP_54_8</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>HLSEindoefening/hls_process_images.cpp:54</SourceLocation>
                        </VITIS_LOOP_53_7_VITIS_LOOP_54_8>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>4</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>3972</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>3</UTIL_FF>
                    <LUT>2897</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>5</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_53_7_VITIS_LOOP_54_8" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln54_fu_363_p2" SOURCE="HLSEindoefening/hls_process_images.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln54" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_53_7_VITIS_LOOP_54_8" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln53_fu_345_p2" SOURCE="HLSEindoefening/hls_process_images.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln53" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_53_7_VITIS_LOOP_54_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_1_fu_350_p2" SOURCE="HLSEindoefening/hls_process_images.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln53_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_53_7_VITIS_LOOP_54_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_399_p2" SOURCE="HLSEindoefening/hls_process_images.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln53" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_7_VITIS_LOOP_54_8" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_fu_368_p3" SOURCE="HLSEindoefening/hls_process_images.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_7_VITIS_LOOP_54_8" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_1_fu_405_p3" SOURCE="HLSEindoefening/hls_process_images.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="2" LOOP="VITIS_LOOP_53_7_VITIS_LOOP_54_8" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_34ns_65_3_1_U42" SOURCE="HLSEindoefening/hls_process_images.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln53" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op urem" DSP="0" ID="" IMPL="auto" LATENCY="35" LOOP="VITIS_LOOP_53_7_VITIS_LOOP_54_8" OPTYPE="urem" PRAGMA="" RTLNAME="urem_32ns_3ns_2_36_1_U43" SOURCE="HLSEindoefening/hls_process_images.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="urem_ln53" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_53_7_VITIS_LOOP_54_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_fu_509_p2" SOURCE="HLSEindoefening/hls_process_images.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln57" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_53_7_VITIS_LOOP_54_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_fu_524_p2" SOURCE="HLSEindoefening/hls_process_images.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln59" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_53_7_VITIS_LOOP_54_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_fu_440_p2" SOURCE="HLSEindoefening/hls_process_images.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_53_7_VITIS_LOOP_54_8" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U44" SOURCE="HLSEindoefening/hls_process_images.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="v1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_53_7_VITIS_LOOP_54_8" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U45" SOURCE="HLSEindoefening/hls_process_images.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="v2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_53_7_VITIS_LOOP_54_8" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U46" SOURCE="HLSEindoefening/hls_process_images.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="v3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_53_7_VITIS_LOOP_54_8" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U47" SOURCE="HLSEindoefening/hls_process_images.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="v4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_53_7_VITIS_LOOP_54_8" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln64_fu_610_p2" SOURCE="HLSEindoefening/hls_process_images.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln64" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_7_VITIS_LOOP_54_8" OPTYPE="select" PRAGMA="" RTLNAME="maxv_1_fu_616_p3" SOURCE="HLSEindoefening/hls_process_images.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="maxv_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_53_7_VITIS_LOOP_54_8" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln65_fu_694_p2" SOURCE="HLSEindoefening/hls_process_images.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln65" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_7_VITIS_LOOP_54_8" OPTYPE="select" PRAGMA="" RTLNAME="maxv_3_fu_698_p3" SOURCE="HLSEindoefening/hls_process_images.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="maxv_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_53_7_VITIS_LOOP_54_8" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln66_fu_704_p2" SOURCE="HLSEindoefening/hls_process_images.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln66" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_7_VITIS_LOOP_54_8" OPTYPE="select" PRAGMA="" RTLNAME="maxv_4_fu_724_p3" SOURCE="HLSEindoefening/hls_process_images.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="maxv_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_53_7_VITIS_LOOP_54_8" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln71_fu_624_p2" SOURCE="HLSEindoefening/hls_process_images.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln71" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_7_VITIS_LOOP_54_8" OPTYPE="select" PRAGMA="" RTLNAME="minv_2_fu_630_p3" SOURCE="HLSEindoefening/hls_process_images.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="minv_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_53_7_VITIS_LOOP_54_8" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln72_fu_709_p2" SOURCE="HLSEindoefening/hls_process_images.cpp:72" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln72" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_7_VITIS_LOOP_54_8" OPTYPE="select" PRAGMA="" RTLNAME="minv_3_fu_713_p3" SOURCE="HLSEindoefening/hls_process_images.cpp:72" STORAGESUBTYPE="" URAM="0" VARIABLE="minv_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_53_7_VITIS_LOOP_54_8" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln73_fu_719_p2" SOURCE="HLSEindoefening/hls_process_images.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_7_VITIS_LOOP_54_8" OPTYPE="select" PRAGMA="" RTLNAME="minv_5_fu_730_p3" SOURCE="HLSEindoefening/hls_process_images.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="minv_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_53_7_VITIS_LOOP_54_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_fu_654_p2" SOURCE="HLSEindoefening/hls_process_images.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln77" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_53_7_VITIS_LOOP_54_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_1_fu_664_p2" SOURCE="HLSEindoefening/hls_process_images.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln77_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_53_7_VITIS_LOOP_54_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_2_fu_674_p2" SOURCE="HLSEindoefening/hls_process_images.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln77_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_53_7_VITIS_LOOP_54_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_386_p2" SOURCE="HLSEindoefening/hls_process_images.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln54" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10</Name>
            <Loops>
                <VITIS_LOOP_82_9_VITIS_LOOP_83_10/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <EstimatedClockPeriod>5.837</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_82_9_VITIS_LOOP_83_10>
                        <Name>VITIS_LOOP_82_9_VITIS_LOOP_83_10</Name>
                        <Slack>5.84</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_82_9_VITIS_LOOP_83_10>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HLSEindoefening/hls_process_images.cpp:83</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_82_9_VITIS_LOOP_83_10>
                            <Name>VITIS_LOOP_82_9_VITIS_LOOP_83_10</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>HLSEindoefening/hls_process_images.cpp:83</SourceLocation>
                        </VITIS_LOOP_82_9_VITIS_LOOP_83_10>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>265</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>503</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_82_9_VITIS_LOOP_83_10" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln83_fu_188_p2" SOURCE="HLSEindoefening/hls_process_images.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln83" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_82_9_VITIS_LOOP_83_10" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln82_fu_170_p2" SOURCE="HLSEindoefening/hls_process_images.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln82" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_82_9_VITIS_LOOP_83_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_1_fu_175_p2" SOURCE="HLSEindoefening/hls_process_images.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln82_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_82_9_VITIS_LOOP_83_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_fu_227_p2" SOURCE="HLSEindoefening/hls_process_images.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln82" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_82_9_VITIS_LOOP_83_10" OPTYPE="select" PRAGMA="" RTLNAME="select_ln82_fu_193_p3" SOURCE="HLSEindoefening/hls_process_images.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln82" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_82_9_VITIS_LOOP_83_10" OPTYPE="select" PRAGMA="" RTLNAME="select_ln82_1_fu_233_p3" SOURCE="HLSEindoefening/hls_process_images.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln82_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_82_9_VITIS_LOOP_83_10" OPTYPE="seteq" PRAGMA="" RTLNAME="cmp177_fu_256_p2" SOURCE="HLSEindoefening/hls_process_images.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp177" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_82_9_VITIS_LOOP_83_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_fu_261_p2" SOURCE="HLSEindoefening/hls_process_images.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_82_9_VITIS_LOOP_83_10" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln89_fu_209_p2" SOURCE="HLSEindoefening/hls_process_images.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln89" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_82_9_VITIS_LOOP_83_10" OPTYPE="and" PRAGMA="" RTLNAME="p_last_fu_279_p2" SOURCE="HLSEindoefening/hls_process_images.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="p_last" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_82_9_VITIS_LOOP_83_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln83_fu_214_p2" SOURCE="HLSEindoefening/hls_process_images.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln83" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12</Name>
            <Loops>
                <VITIS_LOOP_98_11_VITIS_LOOP_99_12/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <EstimatedClockPeriod>5.808</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3</Best-caseLatency>
                    <Average-caseLatency>288230375077969920</Average-caseLatency>
                    <Worst-caseLatency>1152921502459363328</Worst-caseLatency>
                    <Best-caseRealTimeLatency>24.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.3e+09 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>9.2e+09 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1 ~ 1152921502459363330</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_98_11_VITIS_LOOP_99_12>
                        <Name>VITIS_LOOP_98_11_VITIS_LOOP_99_12</Name>
                        <Slack>5.84</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>1152921502459363328</max>
                            </range>
                        </TripCount>
                        <Latency>1 ~ 1152921502459363332</Latency>
                        <AbsoluteTimeLatency>8.000 ns ~ 9.2e+09 sec</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_98_11_VITIS_LOOP_99_12>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HLSEindoefening/hls_process_images.cpp:99</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_98_11_VITIS_LOOP_99_12>
                            <Name>VITIS_LOOP_98_11_VITIS_LOOP_99_12</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>HLSEindoefening/hls_process_images.cpp:99</SourceLocation>
                        </VITIS_LOOP_98_11_VITIS_LOOP_99_12>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>289</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>545</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_98_11_VITIS_LOOP_99_12" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln99_fu_326_p2" SOURCE="HLSEindoefening/hls_process_images.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln99" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_98_11_VITIS_LOOP_99_12" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln98_fu_308_p2" SOURCE="HLSEindoefening/hls_process_images.cpp:98" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln98" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_98_11_VITIS_LOOP_99_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln98_1_fu_313_p2" SOURCE="HLSEindoefening/hls_process_images.cpp:98" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln98_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_98_11_VITIS_LOOP_99_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln98_fu_377_p2" SOURCE="HLSEindoefening/hls_process_images.cpp:98" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln98" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_98_11_VITIS_LOOP_99_12" OPTYPE="select" PRAGMA="" RTLNAME="select_ln98_fu_335_p3" SOURCE="HLSEindoefening/hls_process_images.cpp:98" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln98" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_98_11_VITIS_LOOP_99_12" OPTYPE="select" PRAGMA="" RTLNAME="select_ln98_1_fu_383_p3" SOURCE="HLSEindoefening/hls_process_images.cpp:98" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln98_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_98_11_VITIS_LOOP_99_12" OPTYPE="select" PRAGMA="" RTLNAME="select_ln98_2_fu_343_p3" SOURCE="HLSEindoefening/hls_process_images.cpp:98" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln98_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_98_11_VITIS_LOOP_99_12" OPTYPE="seteq" PRAGMA="" RTLNAME="cmp200_fu_406_p2" SOURCE="HLSEindoefening/hls_process_images.cpp:98" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp200" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_98_11_VITIS_LOOP_99_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln104_fu_411_p2" SOURCE="HLSEindoefening/hls_process_images.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_98_11_VITIS_LOOP_99_12" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln101_fu_359_p2" SOURCE="HLSEindoefening/hls_process_images.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln101" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_98_11_VITIS_LOOP_99_12" OPTYPE="and" PRAGMA="" RTLNAME="last_fu_431_p2" SOURCE="HLSEindoefening/hls_process_images.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="last" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_98_11_VITIS_LOOP_99_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_fu_364_p2" SOURCE="HLSEindoefening/hls_process_images.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln99" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>process_images</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <EstimatedClockPeriod>5.837</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HLSEindoefening/hls_process_images.cpp:3</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>104</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>37</UTIL_BRAM>
                    <DSP>32</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>14</UTIL_DSP>
                    <FF>12689</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>11</UTIL_FF>
                    <LUT>11686</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>21</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op adapter" DSP="0" ID="" IMPL="s_axilite" LATENCY="0" LOOP="" OPTYPE="adapter" PRAGMA="" RTLNAME="mul_31ns_33ns_63_3_1_U105" SOURCE="HLSEindoefening/hls_process_images.cpp:3" STORAGESUBTYPE="" URAM="0" VARIABLE="img_width_read" VISIBLE="false"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="image_U" SOURCE="HLSEindoefening/hls_process_images.cpp:14" STORAGESIZE="8 11008 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="image" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="image_1_U" SOURCE="HLSEindoefening/hls_process_images.cpp:14" STORAGESIZE="8 11008 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="image_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="image_2_U" SOURCE="HLSEindoefening/hls_process_images.cpp:14" STORAGESIZE="8 11008 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="image_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="image_3_U" SOURCE="HLSEindoefening/hls_process_images.cpp:14" STORAGESIZE="8 11008 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="image_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="image_4_U" SOURCE="HLSEindoefening/hls_process_images.cpp:14" STORAGESIZE="8 11008 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="image_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="image_5_U" SOURCE="HLSEindoefening/hls_process_images.cpp:14" STORAGESIZE="8 11008 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="image_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="32" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_result_U" SOURCE="HLSEindoefening/hls_process_images.cpp:15" STORAGESIZE="8 65536 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="conv_result" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="max_result_U" SOURCE="HLSEindoefening/hls_process_images.cpp:16" STORAGESIZE="8 16384 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="max_result" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="min_result_U" SOURCE="HLSEindoefening/hls_process_images.cpp:17" STORAGESIZE="8 16384 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="min_result" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="avg_result_U" SOURCE="HLSEindoefening/hls_process_images.cpp:18" STORAGESIZE="8 16384 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="avg_result" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="empty_fu_353_p2" SOURCE="HLSEindoefening/hls_process_images.cpp:3" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="smax_fu_359_p3" SOURCE="HLSEindoefening/hls_process_images.cpp:3" STORAGESUBTYPE="" URAM="0" VARIABLE="smax" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="empty_33_fu_367_p2" SOURCE="HLSEindoefening/hls_process_images.cpp:3" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_33" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="smax1_fu_373_p3" SOURCE="HLSEindoefening/hls_process_images.cpp:3" STORAGESUBTYPE="" URAM="0" VARIABLE="smax1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="2" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_31ns_31ns_62_3_1_U103" SOURCE="HLSEindoefening/hls_process_images.cpp:3" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub_fu_425_p2" SOURCE="HLSEindoefening/hls_process_images.cpp:3" STORAGESUBTYPE="" URAM="0" VARIABLE="sub" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub17_fu_430_p2" SOURCE="HLSEindoefening/hls_process_images.cpp:3" STORAGESUBTYPE="" URAM="0" VARIABLE="sub17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_fu_445_p2" SOURCE="HLSEindoefening/hls_process_images.cpp:3" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_1_fu_451_p2" SOURCE="HLSEindoefening/hls_process_images.cpp:37" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln37_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln37_fu_456_p3" SOURCE="HLSEindoefening/hls_process_images.cpp:37" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln37" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp68_fu_474_p2" SOURCE="HLSEindoefening/hls_process_images.cpp:3" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp68" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_2_fu_480_p2" SOURCE="HLSEindoefening/hls_process_images.cpp:37" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln37_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln37_1_fu_485_p3" SOURCE="HLSEindoefening/hls_process_images.cpp:37" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln37_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="2" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_3_1_U104" SOURCE="HLSEindoefening/hls_process_images.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="empty_34_fu_538_p2" SOURCE="HLSEindoefening/hls_process_images.cpp:3" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_34" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_1_fu_543_p2" SOURCE="HLSEindoefening/hls_process_images.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln53_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_fu_559_p3" SOURCE="HLSEindoefening/hls_process_images.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="empty_35_fu_567_p2" SOURCE="HLSEindoefening/hls_process_images.cpp:3" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_572_p2" SOURCE="HLSEindoefening/hls_process_images.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln53" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_1_fu_588_p3" SOURCE="HLSEindoefening/hls_process_images.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="2" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_31ns_31ns_61_3_1_U102" SOURCE="HLSEindoefening/hls_process_images.cpp:37" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln37" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln95_fu_493_p2" SOURCE="HLSEindoefening/hls_process_images.cpp:95" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln95" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln95_1_fu_508_p2" SOURCE="HLSEindoefening/hls_process_images.cpp:95" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln95_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="out_h_fu_514_p3" SOURCE="HLSEindoefening/hls_process_images.cpp:95" STORAGESUBTYPE="" URAM="0" VARIABLE="out_h" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln96_fu_604_p2" SOURCE="HLSEindoefening/hls_process_images.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln96" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln96_1_fu_619_p2" SOURCE="HLSEindoefening/hls_process_images.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln96_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="out_w_fu_625_p3" SOURCE="HLSEindoefening/hls_process_images.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="out_w" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub199_fu_673_p2" SOURCE="HLSEindoefening/hls_process_images.cpp:95" STORAGESUBTYPE="" URAM="0" VARIABLE="sub199" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub202_fu_680_p2" SOURCE="HLSEindoefening/hls_process_images.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="sub202" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="empty_36_fu_635_p2" SOURCE="HLSEindoefening/hls_process_images.cpp:95" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_36" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="smax39_fu_640_p3" SOURCE="HLSEindoefening/hls_process_images.cpp:95" STORAGESUBTYPE="" URAM="0" VARIABLE="smax39" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="empty_37_fu_647_p2" SOURCE="HLSEindoefening/hls_process_images.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_37" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="smax40_fu_652_p3" SOURCE="HLSEindoefening/hls_process_images.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="smax40" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="2" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_30ns_30ns_60_3_1_U101" SOURCE="HLSEindoefening/hls_process_images.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln82" VISIBLE="true"/>
                <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="control" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="control_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="in_stream" index="0" direction="in" srcType="stream&lt;hls::axis&lt;ap_uint&lt;8&gt;, 1, 1, 1, '8', false&gt;, 0&gt;&amp;" srcSize="56">
            <hwRefs>
                <hwRef type="interface" interface="in_stream" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="conv_out" index="1" direction="out" srcType="stream&lt;hls::axis&lt;ap_uint&lt;8&gt;, 1, 1, 1, '8', false&gt;, 0&gt;&amp;" srcSize="56">
            <hwRefs>
                <hwRef type="interface" interface="conv_out" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="max_out" index="2" direction="out" srcType="stream&lt;hls::axis&lt;ap_uint&lt;8&gt;, 1, 1, 1, '8', false&gt;, 0&gt;&amp;" srcSize="56">
            <hwRefs>
                <hwRef type="interface" interface="max_out" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="min_out" index="3" direction="out" srcType="stream&lt;hls::axis&lt;ap_uint&lt;8&gt;, 1, 1, 1, '8', false&gt;, 0&gt;&amp;" srcSize="56">
            <hwRefs>
                <hwRef type="interface" interface="min_out" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="avg_out" index="4" direction="out" srcType="stream&lt;hls::axis&lt;ap_uint&lt;8&gt;, 1, 1, 1, '8', false&gt;, 0&gt;&amp;" srcSize="56">
            <hwRefs>
                <hwRef type="interface" interface="avg_out" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="img_height" index="5" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="img_height" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="img_width" index="6" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="img_width" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="5" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="img_height" access="W" description="Data signal of img_height" range="32">
                    <fields>
                        <field offset="0" width="32" name="img_height" access="W" description="Bit 31 to 0 of img_height"/>
                    </fields>
                </register>
                <register offset="0x18" name="img_width" access="W" description="Data signal of img_width" range="32">
                    <fields>
                        <field offset="0" width="32" name="img_width" access="W" description="Bit 31 to 0 of img_width"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="img_height"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="24" argName="img_width"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:in_stream:conv_out:max_out:min_out:avg_out</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="in_stream" type="axi4stream" busTypeName="axis" mode="slave" direction="in" dataWidth="8" portPrefix="in_stream_">
            <ports>
                <port>in_stream_TDATA</port>
                <port>in_stream_TDEST</port>
                <port>in_stream_TID</port>
                <port>in_stream_TKEEP</port>
                <port>in_stream_TLAST</port>
                <port>in_stream_TREADY</port>
                <port>in_stream_TSTRB</port>
                <port>in_stream_TUSER</port>
                <port>in_stream_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="in_stream"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="conv_out" type="axi4stream" busTypeName="axis" mode="master" direction="out" dataWidth="8" portPrefix="conv_out_">
            <ports>
                <port>conv_out_TDATA</port>
                <port>conv_out_TDEST</port>
                <port>conv_out_TID</port>
                <port>conv_out_TKEEP</port>
                <port>conv_out_TLAST</port>
                <port>conv_out_TREADY</port>
                <port>conv_out_TSTRB</port>
                <port>conv_out_TUSER</port>
                <port>conv_out_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="conv_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="max_out" type="axi4stream" busTypeName="axis" mode="master" direction="out" dataWidth="8" portPrefix="max_out_">
            <ports>
                <port>max_out_TDATA</port>
                <port>max_out_TDEST</port>
                <port>max_out_TID</port>
                <port>max_out_TKEEP</port>
                <port>max_out_TLAST</port>
                <port>max_out_TREADY</port>
                <port>max_out_TSTRB</port>
                <port>max_out_TUSER</port>
                <port>max_out_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="max_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="min_out" type="axi4stream" busTypeName="axis" mode="master" direction="out" dataWidth="8" portPrefix="min_out_">
            <ports>
                <port>min_out_TDATA</port>
                <port>min_out_TDEST</port>
                <port>min_out_TID</port>
                <port>min_out_TKEEP</port>
                <port>min_out_TLAST</port>
                <port>min_out_TREADY</port>
                <port>min_out_TSTRB</port>
                <port>min_out_TUSER</port>
                <port>min_out_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="min_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="avg_out" type="axi4stream" busTypeName="axis" mode="master" direction="out" dataWidth="8" portPrefix="avg_out_">
            <ports>
                <port>avg_out_TDATA</port>
                <port>avg_out_TDEST</port>
                <port>avg_out_TID</port>
                <port>avg_out_TKEEP</port>
                <port>avg_out_TLAST</port>
                <port>avg_out_TREADY</port>
                <port>avg_out_TSTRB</port>
                <port>avg_out_TUSER</port>
                <port>avg_out_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="avg_out"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 5, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">img_height, 0x10, 32, W, Data signal of img_height, </column>
                    <column name="s_axi_control">img_width, 0x18, 32, W, Data signal of img_width, </column>
                </table>
            </item>
            <item name="AXIS">
                <table>
                    <keys size="12">Interface, Direction, Register Mode, TDATA, TDEST, TID, TKEEP, TLAST, TREADY, TSTRB, TUSER, TVALID</keys>
                    <column name="avg_out">out, both, 8, 1, 1, 1, 1, 1, 1, 1, 1</column>
                    <column name="conv_out">out, both, 8, 1, 1, 1, 1, 1, 1, 1, 1</column>
                    <column name="in_stream">in, both, 8, 1, 1, 1, 1, 1, 1, 1, 1</column>
                    <column name="max_out">out, both, 8, 1, 1, 1, 1, 1, 1, 1, 1</column>
                    <column name="min_out">out, both, 8, 1, 1, 1, 1, 1, 1, 1, 1</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_hs, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="in_stream">in, stream&lt;hls::axis&lt;ap_uint&lt;8&gt; 1 1 1 '8' false&gt; 0&gt;&amp;</column>
                    <column name="conv_out">out, stream&lt;hls::axis&lt;ap_uint&lt;8&gt; 1 1 1 '8' false&gt; 0&gt;&amp;</column>
                    <column name="max_out">out, stream&lt;hls::axis&lt;ap_uint&lt;8&gt; 1 1 1 '8' false&gt; 0&gt;&amp;</column>
                    <column name="min_out">out, stream&lt;hls::axis&lt;ap_uint&lt;8&gt; 1 1 1 '8' false&gt; 0&gt;&amp;</column>
                    <column name="avg_out">out, stream&lt;hls::axis&lt;ap_uint&lt;8&gt; 1 1 1 '8' false&gt; 0&gt;&amp;</column>
                    <column name="img_height">in, int</column>
                    <column name="img_width">in, int</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="4">Argument, HW Interface, HW Type, HW Info</keys>
                    <column name="in_stream">in_stream, interface, </column>
                    <column name="conv_out">conv_out, interface, </column>
                    <column name="max_out">max_out, interface, </column>
                    <column name="min_out">min_out, interface, </column>
                    <column name="avg_out">avg_out, interface, </column>
                    <column name="img_height">s_axi_control, register, name=img_height offset=0x10 range=32</column>
                    <column name="img_width">s_axi_control, register, name=img_width offset=0x18 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <PragmaReport>
        <Pragma type="interface" location="HLSEindoefening/hls_process_images.cpp:4" status="valid" parentFunction="process_images" variable="" isDirective="0" options="axis port = in_stream"/>
        <Pragma type="interface" location="HLSEindoefening/hls_process_images.cpp:5" status="valid" parentFunction="process_images" variable="" isDirective="0" options="axis port = conv_out"/>
        <Pragma type="interface" location="HLSEindoefening/hls_process_images.cpp:6" status="valid" parentFunction="process_images" variable="" isDirective="0" options="axis port = max_out"/>
        <Pragma type="interface" location="HLSEindoefening/hls_process_images.cpp:7" status="valid" parentFunction="process_images" variable="" isDirective="0" options="axis port = min_out"/>
        <Pragma type="interface" location="HLSEindoefening/hls_process_images.cpp:8" status="valid" parentFunction="process_images" variable="" isDirective="0" options="axis port = avg_out"/>
        <Pragma type="interface" location="HLSEindoefening/hls_process_images.cpp:10" status="valid" parentFunction="process_images" variable="" isDirective="0" options="s_axilite port = img_height bundle = control"/>
        <Pragma type="interface" location="HLSEindoefening/hls_process_images.cpp:11" status="valid" parentFunction="process_images" variable="" isDirective="0" options="s_axilite port = img_width bundle = control"/>
        <Pragma type="interface" location="HLSEindoefening/hls_process_images.cpp:12" status="valid" parentFunction="process_images" variable="" isDirective="0" options="s_axilite port =return bundle = control"/>
        <Pragma type="pipeline" location="HLSEindoefening/hls_process_images.cpp:23" status="valid" parentFunction="process_images" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="HLSEindoefening/hls_process_images.cpp:39" status="valid" parentFunction="process_images" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="HLSEindoefening/hls_process_images.cpp:55" status="valid" parentFunction="process_images" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="HLSEindoefening/hls_process_images.cpp:84" status="valid" parentFunction="process_images" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="HLSEindoefening/hls_process_images.cpp:100" status="valid" parentFunction="process_images" variable="" isDirective="0" options=""/>
    </PragmaReport>
    <AutoPragmaReport>
        <AutoPragma type="array_partition" parentFunction="process_images" options="dim=1 type=cyclic factor=3 variable=image" pragmaLocId="HLSEindoefening/hls_process_images.cpp:14:0" srcPragmaType="pipeline" srcPragmaLoc="HLSEindoefening/hls_process_images.cpp:55:0" srcPragmaSource="pragma" srcIsDirective="0" srcIsSlxDirective="0" variable="image" varLoc=""/>
    </AutoPragmaReport>
</profile>

