
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003726                       # Number of seconds simulated
sim_ticks                                  3725521500                       # Number of ticks simulated
final_tick                                 3725521500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 296545                       # Simulator instruction rate (inst/s)
host_op_rate                                   296545                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              220956479                       # Simulator tick rate (ticks/s)
host_mem_usage                                 637020                       # Number of bytes of host memory used
host_seconds                                    16.86                       # Real time elapsed on the host
sim_insts                                     5000000                       # Number of instructions simulated
sim_ops                                       5000000                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           98240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          250880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             349120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        98240                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         98240                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       120704                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          120704                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             1535                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             3920                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                5455                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          1886                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1886                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           26369463                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           67340908                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              93710370                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      26369463                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         26369463                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        32399222                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             32399222                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        32399222                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          26369463                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          67340908                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            126109593                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        5455                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1886                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5455                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1886                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 348736                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     384                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  119168                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  349120                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               120704                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      6                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               377                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               356                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               246                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               263                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               369                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               281                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               275                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               242                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               352                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               386                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              287                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              409                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              255                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              419                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              536                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              396                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               112                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                61                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               133                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               159                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               201                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                72                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                78                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               151                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               168                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               66                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               70                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              117                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              165                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              101                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    3724366000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5455                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1886                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3790                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1036                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     424                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     185                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1725                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    271.174493                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   191.785453                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   253.087964                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          424     24.58%     24.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          559     32.41%     56.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          402     23.30%     80.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          101      5.86%     86.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           55      3.19%     89.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           32      1.86%     91.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           33      1.91%     93.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           18      1.04%     94.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          101      5.86%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1725                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          110                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      49.100000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     32.307674                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    157.826751                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            100     90.91%     90.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127            9      8.18%     99.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1727            1      0.91%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           110                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          110                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.927273                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.895069                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.055428                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               61     55.45%     55.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               45     40.91%     96.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                4      3.64%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           110                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                     64655000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               166823750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   27245000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     11865.48                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30615.48                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        93.61                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        31.99                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     93.71                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     32.40                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.98                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.73                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.25                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.59                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     4208                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1377                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.23                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                73.01                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     507337.69                       # Average gap between requests
system.mem_ctrls.pageHitRate                    76.14                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  5859000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  3196875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                18774600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                5702400                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy            243091680                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           1016991720                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           1341154500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy             2634770775                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            707.874486                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE   2225562500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     124280000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1372370000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                  7182000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  3918750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                23712000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                6363360                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy            243091680                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           1579623615                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            847609500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy             2711500905                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            728.491988                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE   1401287000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     124280000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    2196520500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu.branchPred.lookups                  260716                       # Number of BP lookups
system.cpu.branchPred.condPredicted             45562                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              2521                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               148671                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  143082                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.240693                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  106269                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                 15                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                       472403                       # DTB read hits
system.cpu.dtb.read_misses                        124                       # DTB read misses
system.cpu.dtb.read_acv                             1                       # DTB read access violations
system.cpu.dtb.read_accesses                   472527                       # DTB read accesses
system.cpu.dtb.write_hits                       56972                       # DTB write hits
system.cpu.dtb.write_misses                       169                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                   57141                       # DTB write accesses
system.cpu.dtb.data_hits                       529375                       # DTB hits
system.cpu.dtb.data_misses                        293                       # DTB misses
system.cpu.dtb.data_acv                             1                       # DTB access violations
system.cpu.dtb.data_accesses                   529668                       # DTB accesses
system.cpu.itb.fetch_hits                      615780                       # ITB hits
system.cpu.itb.fetch_misses                       116                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                  615896                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.workload.num_syscalls                   59                       # Number of system calls
system.cpu.numCycles                          7451044                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             831871                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        5052100                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      260716                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             249351                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       6445967                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    5444                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   75                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          4619                       # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines                    615780                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  2199                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            7285254                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.693469                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.894669                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  6219950     85.38%     85.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     3897      0.05%     85.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   290520      3.99%     89.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     2977      0.04%     89.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   362727      4.98%     94.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                     2658      0.04%     94.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   111957      1.54%     96.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     2252      0.03%     96.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   288316      3.96%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              7285254                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.034991                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.678039                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   414398                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               6227171                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                     35195                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                606612                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   1878                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved               107723                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   854                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts                5041364                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                  3303                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                   1878                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   517913                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 3094329                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          16508                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    417330                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               3237296                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                5038931                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  1537                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                3067260                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    364                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  48214                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             4811538                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               7273130                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          1035286                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           6237763                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               4794252                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                    17185                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                475                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            381                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   4146880                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               468201                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               58127                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads              1634                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              563                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    5020006                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 693                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   5020997                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               144                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           20598                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined         9155                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             51                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       7285254                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.689200                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.800263                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             3448278     47.33%     47.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             2932293     40.25%     87.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              676635      9.29%     96.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              202409      2.78%     99.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                8455      0.12%     99.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               11785      0.16%     99.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                3046      0.04%     99.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                1638      0.02%     99.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                 715      0.01%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         7285254                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     185      0.75%      0.75% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.75% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                19101     77.66%     78.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     78.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     78.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     78.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     78.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     78.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     78.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     78.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     78.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     78.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     78.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     78.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     78.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     78.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     78.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     78.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     78.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     78.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     78.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     78.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     78.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     78.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     78.41% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   3235     13.15%     91.56% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  2076      8.44%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                519417     10.34%     10.34% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  144      0.00%     10.35% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     10.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             2647408     52.73%     63.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   8      0.00%     63.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     63.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult            1323541     26.36%     89.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     89.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     89.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     89.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     89.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     89.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     89.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     89.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     89.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     89.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     89.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     89.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     89.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     89.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     89.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     89.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     89.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     89.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     89.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     89.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     89.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     89.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     89.43% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               473142      9.42%     98.86% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               57337      1.14%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                5020997                       # Type of FU issued
system.cpu.iq.rate                           0.673865                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       24597                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.004899                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            8473533                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes            609493                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses       583315                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             8878455                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            4431882                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      4429612                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                 596783                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 4448811                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads             1472                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads         3584                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           36                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           86                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         2603                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           75                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          5729                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   1878                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  750919                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                234950                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             5035537                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               524                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                468201                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                58127                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                377                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                  95465                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 18533                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             86                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            436                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         1450                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 1886                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               5019363                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                472528                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1633                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                         14838                       # number of nop insts executed
system.cpu.iew.exec_refs                       529670                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   257409                       # Number of branches executed
system.cpu.iew.exec_stores                      57142                       # Number of stores executed
system.cpu.iew.exec_rate                     0.673646                       # Inst execution rate
system.cpu.iew.wb_sent                        5013430                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       5012927                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   4233096                       # num instructions producing a value
system.cpu.iew.wb_consumers                   5227311                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.672782                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.809804                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts           21613                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             642                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              1677                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      7281439                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.688531                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.307874                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      4479737     61.52%     61.52% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1721933     23.65%     85.17% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       724378      9.95%     95.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       158728      2.18%     97.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         4121      0.06%     97.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        53235      0.73%     98.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         1989      0.03%     98.11% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        26511      0.36%     98.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       110807      1.52%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      7281439                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              5013499                       # Number of instructions committed
system.cpu.commit.committedOps                5013499                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         520132                       # Number of memory references committed
system.cpu.commit.loads                        464608                       # Number of loads committed
system.cpu.commit.membars                         292                       # Number of memory barriers committed
system.cpu.commit.branches                     254985                       # Number of branches committed
system.cpu.commit.fp_insts                    4428917                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   1027906                       # Number of committed integer instructions.
system.cpu.commit.function_calls               105674                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        13499      0.27%      0.27% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           509022     10.15%     10.42% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             138      0.00%     10.43% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     10.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        2647016     52.80%     63.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              8      0.00%     63.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     63.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult       1323392     26.40%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          464900      9.27%     98.89% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          55524      1.11%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           5013499                       # Class of committed instruction
system.cpu.commit.bw_lim_events                110807                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     12204015                       # The number of ROB reads
system.cpu.rob.rob_writes                    10074158                       # The number of ROB writes
system.cpu.timesIdled                            8552                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          165790                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     5000000                       # Number of Instructions Simulated
system.cpu.committedOps                       5000000                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.490209                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.490209                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.671047                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.671047                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  1028340                       # number of integer regfile reads
system.cpu.int_regfile_writes                  400599                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   6236414                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  4403509                       # number of floating regfile writes
system.cpu.misc_regfile_reads                     663                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    584                       # number of misc regfile writes
system.cpu.dcache.tags.replacements              5704                       # number of replacements
system.cpu.dcache.tags.tagsinuse           127.598128                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              510087                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              5832                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             87.463477                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle          33581500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   127.598128                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.996860                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996860                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           41                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           79                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1048382                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1048382                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data       462698                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          462698                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data        46827                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          46827                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data          271                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          271                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data          291                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          291                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data        509525                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           509525                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       509525                       # number of overall hits
system.cpu.dcache.overall_hits::total          509525                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data         2756                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2756                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         8406                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         8406                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data           26                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           26                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data        11162                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          11162                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        11162                       # number of overall misses
system.cpu.dcache.overall_misses::total         11162                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     96438750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     96438750                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    562136557                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    562136557                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       673000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       673000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    658575307                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    658575307                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    658575307                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    658575307                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       465454                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       465454                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data        55233                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        55233                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data          297                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          297                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data          291                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          291                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       520687                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       520687                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       520687                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       520687                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.005921                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005921                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.152192                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.152192                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.087542                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.087542                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.021437                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.021437                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.021437                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.021437                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 34992.289550                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 34992.289550                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 66873.252082                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 66873.252082                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 25884.615385                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 25884.615385                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 59001.550529                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 59001.550529                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 59001.550529                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 59001.550529                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        34330                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               855                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    40.152047                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks         4399                       # number of writebacks
system.cpu.dcache.writebacks::total              4399                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data          572                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          572                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data         4775                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         4775                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data            9                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            9                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data         5347                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         5347                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data         5347                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         5347                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         2184                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2184                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         3631                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         3631                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data           17                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           17                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         5815                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         5815                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         5815                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         5815                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     70988250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     70988250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    252085409                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    252085409                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data       401000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       401000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    323073659                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    323073659                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    323073659                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    323073659                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.004692                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004692                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.065740                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.065740                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.057239                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.057239                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.011168                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011168                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.011168                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011168                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 32503.777473                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 32503.777473                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 69425.890664                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 69425.890664                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 23588.235294                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 23588.235294                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 55558.668788                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 55558.668788                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 55558.668788                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 55558.668788                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements             10890                       # number of replacements
system.cpu.icache.tags.tagsinuse            63.936466                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              603978                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             10954                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             55.137667                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle          12239750                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    63.936466                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999007                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999007                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           64                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1242514                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1242514                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst       603978                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          603978                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        603978                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           603978                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       603978                       # number of overall hits
system.cpu.icache.overall_hits::total          603978                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        11802                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         11802                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        11802                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          11802                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        11802                       # number of overall misses
system.cpu.icache.overall_misses::total         11802                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    283836239                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    283836239                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    283836239                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    283836239                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    283836239                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    283836239                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       615780                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       615780                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       615780                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       615780                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       615780                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       615780                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.019166                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.019166                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.019166                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.019166                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.019166                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.019166                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 24049.842315                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 24049.842315                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 24049.842315                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 24049.842315                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 24049.842315                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 24049.842315                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          103                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    17.166667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          848                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          848                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          848                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          848                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          848                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          848                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        10954                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        10954                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        10954                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        10954                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        10954                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        10954                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    227433010                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    227433010                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    227433010                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    227433010                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    227433010                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    227433010                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.017789                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.017789                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.017789                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.017789                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.017789                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.017789                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 20762.553405                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 20762.553405                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 20762.553405                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 20762.553405                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 20762.553405                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 20762.553405                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.l2.tags.replacements                      3409                       # number of replacements
system.l2.tags.tagsinuse                  1873.350117                       # Cycle average of tags in use
system.l2.tags.total_refs                       12220                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      5332                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.291823                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1054.348599                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        634.998393                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        184.003125                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.514819                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.310058                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.089845                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.914722                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1923                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           41                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          414                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1463                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.938965                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     93705                       # Number of tag accesses
system.l2.tags.data_accesses                    93705                       # Number of data accesses
system.l2.ReadReq_hits::cpu.inst                 9419                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data                 1534                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   10953                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             4399                       # number of Writeback hits
system.l2.Writeback_hits::total                  4399                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data                378                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   378                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                  9419                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                  1912                       # number of demand (read+write) hits
system.l2.demand_hits::total                    11331                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                 9419                       # number of overall hits
system.l2.overall_hits::cpu.data                 1912                       # number of overall hits
system.l2.overall_hits::total                   11331                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst               1535                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data                665                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  2200                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data             3255                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3255                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                1535                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                3920                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5455                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1535                       # number of overall misses
system.l2.overall_misses::cpu.data               3920                       # number of overall misses
system.l2.overall_misses::total                  5455                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst    117408750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data     52794750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       170203500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data    244311750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     244311750                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst     117408750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data     297106500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        414515250                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    117408750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data    297106500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       414515250                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst            10954                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data             2199                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               13153                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         4399                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              4399                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           3633                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              3633                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst             10954                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data              5832                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                16786                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst            10954                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data             5832                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               16786                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.140131                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.302410                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.167262                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.895954                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.895954                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.140131                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.672154                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.324973                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.140131                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.672154                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.324973                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 76487.785016                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 79390.601504                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 77365.227273                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 75057.373272                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75057.373272                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 76487.785016                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 75792.474490                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 75988.130156                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 76487.785016                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 75792.474490                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 75988.130156                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1886                       # number of writebacks
system.l2.writebacks::total                      1886                       # number of writebacks
system.l2.ReadReq_mshr_misses::cpu.inst          1535                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data           665                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             2200                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data         3255                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3255                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1535                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data           3920                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5455                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1535                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data          3920                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             5455                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst     99838250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data     45205250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    145043500                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data    207225250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    207225250                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     99838250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data    252430500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    352268750                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     99838250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data    252430500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    352268750                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.140131                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.302410                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.167262                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.895954                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.895954                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.140131                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.672154                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.324973                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.140131                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.672154                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.324973                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 65041.205212                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 67977.819549                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 65928.863636                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 63663.671275                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 63663.671275                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 65041.205212                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 64395.535714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 64577.222731                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 65041.205212                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 64395.535714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 64577.222731                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                2200                       # Transaction distribution
system.membus.trans_dist::ReadResp               2200                       # Transaction distribution
system.membus.trans_dist::Writeback              1886                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3255                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3255                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        12796                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  12796                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       469824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  469824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples              7341                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    7341    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                7341                       # Request fanout histogram
system.membus.reqLayer0.occupancy             7442500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           14758250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq              13153                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             13153                       # Transaction distribution
system.tol2bus.trans_dist::Writeback             4399                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             3633                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            3633                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        21908                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        16063                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 37971                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       701056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       654784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                1355840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            21185                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   1                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  21185    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              21185                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           14991500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          16777990                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           9511250                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
