
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6 -fPIC -O3)
Loaded SDC plugin

1. Executing Verilog-2005 frontend: /home/hp/openlane2/project2/runs/RUN_2025-09-26_17-01-24/tmp/e283f70191834ee4b41bd8726345d43d.bb.v
Parsing SystemVerilog input from `/home/hp/openlane2/project2/runs/RUN_2025-09-26_17-01-24/tmp/e283f70191834ee4b41bd8726345d43d.bb.v' to AST representation.
Generating RTLIL representation for module `\sky130_ef_sc_hd__decap_12'.
Generating RTLIL representation for module `\sky130_ef_sc_hd__fill_12'.
Generating RTLIL representation for module `\sky130_ef_sc_hd__fill_4'.
Generating RTLIL representation for module `\sky130_ef_sc_hd__fill_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2111o_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2111o_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2111o_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2111oi_0'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2111oi_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2111oi_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2111oi_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a211o_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a211o_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a211o_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a211oi_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a211oi_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a211oi_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21bo_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21bo_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21bo_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21boi_0'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21boi_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21boi_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21boi_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21o_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21o_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21o_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21oi_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21oi_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21oi_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a221o_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a221o_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a221o_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a221oi_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a221oi_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a221oi_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a222oi_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a22o_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a22o_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a22o_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a22oi_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a22oi_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a22oi_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2bb2o_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2bb2o_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2bb2o_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2bb2oi_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2bb2oi_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2bb2oi_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a311o_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a311o_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a311o_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a311oi_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a311oi_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a311oi_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a31o_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a31o_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a31o_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a31oi_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a31oi_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a31oi_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a32o_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a32o_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a32o_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a32oi_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a32oi_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a32oi_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a41o_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a41o_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a41o_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a41oi_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a41oi_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a41oi_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and2_0'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and2_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and2_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and2_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and2b_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and2b_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and2b_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and3_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and3_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and3_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and3b_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and3b_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and3b_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4b_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4b_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4b_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4bb_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4bb_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4bb_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__buf_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__buf_12'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__buf_16'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__buf_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__buf_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__buf_6'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__buf_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__bufbuf_16'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__bufbuf_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__bufinv_16'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__bufinv_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkbuf_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkbuf_16'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkbuf_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkbuf_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkbuf_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s15_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s15_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s18_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s18_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s25_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s25_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s50_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s50_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkinv_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkinv_16'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkinv_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkinv_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkinv_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkinvlp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkinvlp_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__conb_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__decap_12'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__decap_3'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__decap_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__decap_6'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__decap_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfbbn_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfbbn_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfbbp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfrbp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfrbp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfrtn_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfrtp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfrtp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfrtp_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfsbp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfsbp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfstp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfstp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfstp_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfxbp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfxbp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfxtp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfxtp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfxtp_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__diode_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlclkp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlclkp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlclkp_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrbn_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrbn_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrbp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrbp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrtn_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrtn_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrtn_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrtp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrtp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrtp_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlxbn_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlxbn_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlxbp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlxtn_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlxtn_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlxtn_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlxtp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlygate4sd1_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlygate4sd2_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlygate4sd3_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlymetal6s2s_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlymetal6s4s_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlymetal6s6s_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__ebufn_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__ebufn_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__ebufn_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__ebufn_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__edfxbp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__edfxtp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvn_0'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvn_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvn_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvn_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvn_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvp_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvp_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__fa_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__fa_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__fa_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__fah_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__fahcin_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__fahcon_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__fill_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__fill_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__fill_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__fill_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__ha_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__ha_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__ha_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__inv_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__inv_12'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__inv_16'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__inv_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__inv_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__inv_6'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__inv_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_bleeder_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_clkbufkapwr_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_clkbufkapwr_16'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_clkbufkapwr_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_clkbufkapwr_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_clkbufkapwr_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_clkinvkapwr_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_clkinvkapwr_16'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_clkinvkapwr_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_clkinvkapwr_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_clkinvkapwr_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_decapkapwr_12'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_decapkapwr_3'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_decapkapwr_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_decapkapwr_6'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_decapkapwr_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_inputiso0n_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_inputiso0p_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_inputiso1n_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_inputiso1p_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_inputisolatch_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_isobufsrc_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_isobufsrc_16'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_isobufsrc_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_isobufsrc_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_isobufsrc_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_isobufsrckapwr_16'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__macro_sparecell'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__maj3_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__maj3_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__maj3_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux2_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux2_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux2_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux2_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux2i_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux2i_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux2i_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux4_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux4_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux4_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand2_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand2_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand2_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand2_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand2b_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand2b_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand2b_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand3_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand3_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand3_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand3b_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand3b_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand3b_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4b_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4b_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4b_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4bb_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4bb_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4bb_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor2_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor2_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor2_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor2_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor2b_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor2b_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor2b_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor3_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor3_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor3_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor3b_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor3b_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor3b_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4b_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4b_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4b_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4bb_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4bb_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4bb_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2111a_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2111a_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2111a_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2111ai_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2111ai_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2111ai_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o211a_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o211a_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o211a_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o211ai_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o211ai_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o211ai_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21a_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21a_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21a_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21ai_0'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21ai_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21ai_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21ai_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21ba_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21ba_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21ba_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21bai_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21bai_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21bai_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o221a_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o221a_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o221a_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o221ai_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o221ai_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o221ai_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o22a_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o22a_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o22a_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o22ai_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o22ai_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o22ai_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2bb2a_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2bb2a_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2bb2a_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2bb2ai_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2bb2ai_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2bb2ai_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o311a_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o311a_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o311a_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o311ai_0'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o311ai_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o311ai_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o311ai_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o31a_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o31a_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o31a_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o31ai_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o31ai_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o31ai_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o32a_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o32a_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o32a_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o32ai_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o32ai_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o32ai_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o41a_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o41a_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o41a_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o41ai_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o41ai_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o41ai_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or2_0'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or2_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or2_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or2_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or2b_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or2b_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or2b_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or3_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or3_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or3_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or3b_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or3b_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or3b_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4b_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4b_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4b_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4bb_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4bb_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4bb_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__probe_p_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__probec_p_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfbbn_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfbbn_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfbbp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfrbp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfrbp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfrtn_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfrtp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfrtp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfrtp_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfsbp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfsbp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfstp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfstp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfstp_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfxbp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfxbp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfxtp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfxtp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfxtp_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdlclkp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdlclkp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdlclkp_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sedfxbp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sedfxbp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sedfxtp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sedfxtp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sedfxtp_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__tap_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__tap_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__tapvgnd2_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__tapvgnd_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__tapvpwrvgnd_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__xnor2_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__xnor2_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__xnor2_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__xnor3_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__xnor3_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__xnor3_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__xor2_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__xor2_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__xor2_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__xor3_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__xor3_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__xor3_4'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: rtl/top_wrapper.v
Parsing SystemVerilog input from `rtl/top_wrapper.v' to AST representation.
Storing AST representation for module `$abstract\top_wrapper'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: rtl/pe_mac.v
Parsing SystemVerilog input from `rtl/pe_mac.v' to AST representation.
Storing AST representation for module `$abstract\PE_MAC'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: rtl/systolic4x4.v
Parsing SystemVerilog input from `rtl/systolic4x4.v' to AST representation.
Storing AST representation for module `$abstract\Systolic4x4'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: rtl/serializer.v
Parsing SystemVerilog input from `rtl/serializer.v' to AST representation.
Storing AST representation for module `$abstract\serializer'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: rtl/deserializer.v
Parsing SystemVerilog input from `rtl/deserializer.v' to AST representation.
Storing AST representation for module `$abstract\deserializer'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: rtl/systolic4x4_serial_io.v
Parsing SystemVerilog input from `rtl/systolic4x4_serial_io.v' to AST representation.
Storing AST representation for module `$abstract\Systolic4x4_serial_io'.
Successfully finished Verilog frontend.

8. Executing HIERARCHY pass (managing design hierarchy).

9. Executing AST frontend in derive mode using pre-parsed AST for module `\Systolic4x4_serial_io'.
Generating RTLIL representation for module `\Systolic4x4_serial_io'.

9.1. Analyzing design hierarchy..
Top module:  \Systolic4x4_serial_io
Parameter \WIDTH = 512

9.2. Executing AST frontend in derive mode using pre-parsed AST for module `\serializer'.
Parameter \WIDTH = 512
Generating RTLIL representation for module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Parameter \AW = 8
Parameter \BW = 8
Parameter \ACCW = 32
Parameter \ROWS = 4
Parameter \COLS = 4
Parameter \K = 4

9.3. Executing AST frontend in derive mode using pre-parsed AST for module `\Systolic4x4'.
Parameter \AW = 8
Parameter \BW = 8
Parameter \ACCW = 32
Parameter \ROWS = 4
Parameter \COLS = 4
Parameter \K = 4
Generating RTLIL representation for module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Warning: Replacing memory \B_shift with list of registers. See rtl/systolic4x4.v:82
Warning: Replacing memory \A_shift with list of registers. See rtl/systolic4x4.v:79
Parameter \WIDTH = 128

9.4. Executing AST frontend in derive mode using pre-parsed AST for module `\deserializer'.
Parameter \WIDTH = 128
Generating RTLIL representation for module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Parameter \WIDTH = 128
Found cached RTLIL representation for module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.

9.5. Analyzing design hierarchy..
Top module:  \Systolic4x4_serial_io
Used module:     $paramod\serializer\WIDTH=s32'00000000000000000000001000000000
Used module:     $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4
Used module:     $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000
Parameter \AW = 8
Parameter \BW = 8
Parameter \ACCW = 32

9.6. Executing AST frontend in derive mode using pre-parsed AST for module `\PE_MAC'.
Parameter \AW = 8
Parameter \BW = 8
Parameter \ACCW = 32
Generating RTLIL representation for module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Parameter \AW = 8
Parameter \BW = 8
Parameter \ACCW = 32
Found cached RTLIL representation for module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Parameter \AW = 8
Parameter \BW = 8
Parameter \ACCW = 32
Found cached RTLIL representation for module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Parameter \AW = 8
Parameter \BW = 8
Parameter \ACCW = 32
Found cached RTLIL representation for module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Parameter \AW = 8
Parameter \BW = 8
Parameter \ACCW = 32
Found cached RTLIL representation for module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Parameter \AW = 8
Parameter \BW = 8
Parameter \ACCW = 32
Found cached RTLIL representation for module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Parameter \AW = 8
Parameter \BW = 8
Parameter \ACCW = 32
Found cached RTLIL representation for module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Parameter \AW = 8
Parameter \BW = 8
Parameter \ACCW = 32
Found cached RTLIL representation for module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Parameter \AW = 8
Parameter \BW = 8
Parameter \ACCW = 32
Found cached RTLIL representation for module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Parameter \AW = 8
Parameter \BW = 8
Parameter \ACCW = 32
Found cached RTLIL representation for module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Parameter \AW = 8
Parameter \BW = 8
Parameter \ACCW = 32
Found cached RTLIL representation for module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Parameter \AW = 8
Parameter \BW = 8
Parameter \ACCW = 32
Found cached RTLIL representation for module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Parameter \AW = 8
Parameter \BW = 8
Parameter \ACCW = 32
Found cached RTLIL representation for module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Parameter \AW = 8
Parameter \BW = 8
Parameter \ACCW = 32
Found cached RTLIL representation for module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Parameter \AW = 8
Parameter \BW = 8
Parameter \ACCW = 32
Found cached RTLIL representation for module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Parameter \AW = 8
Parameter \BW = 8
Parameter \ACCW = 32
Found cached RTLIL representation for module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Reprocessing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4 because instantiated module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC has become available.
Generating RTLIL representation for module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Warning: Replacing memory \B_shift with list of registers. See rtl/systolic4x4.v:82
Warning: Replacing memory \A_shift with list of registers. See rtl/systolic4x4.v:79

9.7. Analyzing design hierarchy..
Top module:  \Systolic4x4_serial_io
Used module:     $paramod\serializer\WIDTH=s32'00000000000000000000001000000000
Used module:     $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4
Used module:     $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000
Parameter \AW = 8
Parameter \BW = 8
Parameter \ACCW = 32
Found cached RTLIL representation for module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Parameter \AW = 8
Parameter \BW = 8
Parameter \ACCW = 32
Found cached RTLIL representation for module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Parameter \AW = 8
Parameter \BW = 8
Parameter \ACCW = 32
Found cached RTLIL representation for module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Parameter \AW = 8
Parameter \BW = 8
Parameter \ACCW = 32
Found cached RTLIL representation for module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Parameter \AW = 8
Parameter \BW = 8
Parameter \ACCW = 32
Found cached RTLIL representation for module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Parameter \AW = 8
Parameter \BW = 8
Parameter \ACCW = 32
Found cached RTLIL representation for module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Parameter \AW = 8
Parameter \BW = 8
Parameter \ACCW = 32
Found cached RTLIL representation for module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Parameter \AW = 8
Parameter \BW = 8
Parameter \ACCW = 32
Found cached RTLIL representation for module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Parameter \AW = 8
Parameter \BW = 8
Parameter \ACCW = 32
Found cached RTLIL representation for module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Parameter \AW = 8
Parameter \BW = 8
Parameter \ACCW = 32
Found cached RTLIL representation for module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Parameter \AW = 8
Parameter \BW = 8
Parameter \ACCW = 32
Found cached RTLIL representation for module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Parameter \AW = 8
Parameter \BW = 8
Parameter \ACCW = 32
Found cached RTLIL representation for module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Parameter \AW = 8
Parameter \BW = 8
Parameter \ACCW = 32
Found cached RTLIL representation for module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Parameter \AW = 8
Parameter \BW = 8
Parameter \ACCW = 32
Found cached RTLIL representation for module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Parameter \AW = 8
Parameter \BW = 8
Parameter \ACCW = 32
Found cached RTLIL representation for module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Parameter \AW = 8
Parameter \BW = 8
Parameter \ACCW = 32
Found cached RTLIL representation for module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.

9.8. Analyzing design hierarchy..
Top module:  \Systolic4x4_serial_io
Used module:     $paramod\serializer\WIDTH=s32'00000000000000000000001000000000
Used module:     $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4
Used module:         $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC
Used module:     $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000

9.9. Analyzing design hierarchy..
Top module:  \Systolic4x4_serial_io
Used module:     $paramod\serializer\WIDTH=s32'00000000000000000000001000000000
Used module:     $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4
Used module:         $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC
Used module:     $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000
Removing unused module `$abstract\Systolic4x4_serial_io'.
Removing unused module `$abstract\deserializer'.
Removing unused module `$abstract\serializer'.
Removing unused module `$abstract\Systolic4x4'.
Removing unused module `$abstract\PE_MAC'.
Removing unused module `$abstract\top_wrapper'.
Removed 6 unused modules.
Renaming module Systolic4x4_serial_io to Systolic4x4_serial_io.

10. Executing PROC pass (convert processes to netlists).

10.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

10.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 2 switch rules as full_case in process $proc$rtl/pe_mac.v:43$58 in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Marked 1 switch rules as full_case in process $proc$rtl/pe_mac.v:35$55 in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Marked 1 switch rules as full_case in process $proc$rtl/pe_mac.v:24$53 in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Marked 2 switch rules as full_case in process $proc$rtl/serializer.v:30$19 in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Marked 2 switch rules as full_case in process $proc$rtl/deserializer.v:79$50 in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Marked 1 switch rules as full_case in process $proc$rtl/deserializer.v:68$48 in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Marked 1 switch rules as full_case in process $proc$rtl/deserializer.v:57$45 in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Marked 4 switch rules as full_case in process $proc$rtl/deserializer.v:26$39 in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Marked 4 switch rules as full_case in process $proc$rtl/systolic4x4.v:99$142 in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Removed a total of 0 dead cases.

10.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 6 redundant assignments.
Promoted 85 assignments to connections.

10.4. Executing PROC_INIT pass (extract init attributes).

10.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \rst_n in `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.$proc$rtl/pe_mac.v:43$58'.
Found async reset \rst_n in `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.$proc$rtl/pe_mac.v:35$55'.
Found async reset \rst_n in `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.$proc$rtl/pe_mac.v:24$53'.
Found async reset \rst_n in `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000.$proc$rtl/serializer.v:30$19'.
Found async reset \rst_n in `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.$proc$rtl/deserializer.v:79$50'.
Found async reset \rst_n in `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.$proc$rtl/deserializer.v:68$48'.
Found async reset \rst_n in `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.$proc$rtl/deserializer.v:57$45'.
Found async reset \rst_n in `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.$proc$rtl/deserializer.v:26$39'.
Found async reset \rst_n in `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:99$142'.

10.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~15 debug messages>

10.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.$proc$rtl/pe_mac.v:43$58'.
     1/1: $0\acc_reg[31:0]
Creating decoders for process `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.$proc$rtl/pe_mac.v:35$55'.
     1/1: $0\prod_reg[15:0]
Creating decoders for process `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.$proc$rtl/pe_mac.v:24$53'.
     1/2: $0\B_reg[7:0]
     2/2: $0\A_reg[7:0]
Creating decoders for process `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000.$proc$rtl/serializer.v:30$19'.
     1/4: $0\transmitting[0:0]
     2/4: $0\shift_reg[511:0]
     3/4: $0\bit_idx[8:0]
     4/4: $0\serial_data[0:0]
Creating decoders for process `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.$proc$rtl/deserializer.v:79$50'.
     1/2: $0\data_valid[0:0]
     2/2: $0\parallel_data[127:0]
Creating decoders for process `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.$proc$rtl/deserializer.v:68$48'.
     1/2: $0\serial_toggle_sync2[0:0]
     2/2: $0\serial_toggle_sync1[0:0]
Creating decoders for process `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.$proc$rtl/deserializer.v:57$45'.
     1/2: $0\word_buffer[127:0]
     2/2: $0\serial_toggle[0:0]
Creating decoders for process `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.$proc$rtl/deserializer.v:26$39'.
     1/6: $0\shift_reg[127:0] [127:1]
     2/6: $0\shift_reg[127:0] [0]
     3/6: $0\serial_word_ready[0:0]
     4/6: $0\receiving[0:0]
     5/6: $0\serial_word[127:0]
     6/6: $0\bit_idx[6:0]
Creating decoders for process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$154'.
Creating decoders for process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:99$142'.
     1/99: $4\rr[31:0]
     2/99: $4\cc[31:0]
     3/99: $0\C_out[511:0] [511:480]
     4/99: $0\C_out[511:0] [479:448]
     5/99: $0\C_out[511:0] [447:416]
     6/99: $0\C_out[511:0] [415:384]
     7/99: $0\C_out[511:0] [383:352]
     8/99: $0\C_out[511:0] [351:320]
     9/99: $0\C_out[511:0] [319:288]
    10/99: $0\C_out[511:0] [287:256]
    11/99: $0\C_out[511:0] [255:224]
    12/99: $0\C_out[511:0] [223:192]
    13/99: $0\C_out[511:0] [191:160]
    14/99: $0\C_out[511:0] [159:128]
    15/99: $0\C_out[511:0] [127:96]
    16/99: $0\C_out[511:0] [95:64]
    17/99: $0\C_out[511:0] [63:32]
    18/99: $0\C_out[511:0] [31:0]
    19/99: $3\rr[31:0]
    20/99: $3\s[31:0]
    21/99: $0\done[0:0]
    22/99: $0\load_acc[0:0]
    23/99: $2\load_shift_buffers$func$rtl/systolic4x4.v:107$141.j[31:0]$151
    24/99: $2\load_shift_buffers$func$rtl/systolic4x4.v:107$141.i[31:0]$150
    25/99: $2\s[31:0]
    26/99: $2\cc[31:0]
    27/99: $2\rr[31:0]
    28/99: $1\load_shift_buffers$func$rtl/systolic4x4.v:107$141.j[31:0]$147
    29/99: $1\load_shift_buffers$func$rtl/systolic4x4.v:107$141.i[31:0]$146
    30/99: $1\s[31:0]
    31/99: $1\cc[31:0]
    32/99: $1\rr[31:0]
    33/99: $0\B_shift[31][7:0]
    34/99: $0\B_shift[30][7:0]
    35/99: $0\B_shift[29][7:0]
    36/99: $0\B_shift[28][7:0]
    37/99: $0\B_shift[27][7:0]
    38/99: $0\B_shift[26][7:0]
    39/99: $0\B_shift[25][7:0]
    40/99: $0\B_shift[24][7:0]
    41/99: $0\B_shift[23][7:0]
    42/99: $0\B_shift[22][7:0]
    43/99: $0\B_shift[21][7:0]
    44/99: $0\B_shift[20][7:0]
    45/99: $0\B_shift[19][7:0]
    46/99: $0\B_shift[18][7:0]
    47/99: $0\B_shift[17][7:0]
    48/99: $0\B_shift[16][7:0]
    49/99: $0\B_shift[15][7:0]
    50/99: $0\B_shift[14][7:0]
    51/99: $0\B_shift[13][7:0]
    52/99: $0\B_shift[12][7:0]
    53/99: $0\B_shift[11][7:0]
    54/99: $0\B_shift[10][7:0]
    55/99: $0\B_shift[9][7:0]
    56/99: $0\B_shift[8][7:0]
    57/99: $0\B_shift[7][7:0]
    58/99: $0\B_shift[6][7:0]
    59/99: $0\B_shift[5][7:0]
    60/99: $0\B_shift[4][7:0]
    61/99: $0\B_shift[3][7:0]
    62/99: $0\B_shift[2][7:0]
    63/99: $0\B_shift[1][7:0]
    64/99: $0\B_shift[0][7:0]
    65/99: $0\A_shift[31][7:0]
    66/99: $0\A_shift[30][7:0]
    67/99: $0\A_shift[29][7:0]
    68/99: $0\A_shift[28][7:0]
    69/99: $0\A_shift[27][7:0]
    70/99: $0\A_shift[26][7:0]
    71/99: $0\A_shift[25][7:0]
    72/99: $0\A_shift[24][7:0]
    73/99: $0\A_shift[23][7:0]
    74/99: $0\A_shift[22][7:0]
    75/99: $0\A_shift[21][7:0]
    76/99: $0\A_shift[20][7:0]
    77/99: $0\A_shift[19][7:0]
    78/99: $0\A_shift[18][7:0]
    79/99: $0\A_shift[17][7:0]
    80/99: $0\A_shift[16][7:0]
    81/99: $0\A_shift[15][7:0]
    82/99: $0\A_shift[14][7:0]
    83/99: $0\A_shift[13][7:0]
    84/99: $0\A_shift[12][7:0]
    85/99: $0\A_shift[11][7:0]
    86/99: $0\A_shift[10][7:0]
    87/99: $0\A_shift[9][7:0]
    88/99: $0\A_shift[8][7:0]
    89/99: $0\A_shift[7][7:0]
    90/99: $0\A_shift[6][7:0]
    91/99: $0\A_shift[5][7:0]
    92/99: $0\A_shift[4][7:0]
    93/99: $0\A_shift[3][7:0]
    94/99: $0\A_shift[2][7:0]
    95/99: $0\A_shift[1][7:0]
    96/99: $0\A_shift[0][7:0]
    97/99: $0\cycle_cnt[31:0]
    98/99: $0\running[0:0]
    99/99: $3\cc[31:0]

10.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\A_wires[0]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$154'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\A_wires[1]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$154'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\A_wires[2]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$154'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\A_wires[3]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$154'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\A_wires[4]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$154'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\A_wires[5]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$154'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\A_wires[6]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$154'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\A_wires[7]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$154'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\A_wires[8]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$154'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\A_wires[9]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$154'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\A_wires[10]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$154'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\A_wires[11]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$154'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\A_wires[12]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$154'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\A_wires[13]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$154'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\A_wires[14]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$154'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\A_wires[15]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$154'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\B_wires[0]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$154'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\B_wires[1]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$154'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\B_wires[2]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$154'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\B_wires[3]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$154'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\B_wires[4]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$154'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\B_wires[5]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$154'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\B_wires[6]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$154'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\B_wires[7]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$154'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\B_wires[8]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$154'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\B_wires[9]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$154'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\B_wires[10]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$154'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\B_wires[11]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$154'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\B_wires[12]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$154'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\B_wires[13]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$154'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\B_wires[14]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$154'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\B_wires[15]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$154'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\A_outs[0]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$154'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\A_outs[1]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$154'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\A_outs[2]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$154'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\A_outs[3]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$154'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\A_outs[4]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$154'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\A_outs[5]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$154'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\A_outs[6]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$154'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\A_outs[7]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$154'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\A_outs[8]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$154'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\A_outs[9]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$154'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\A_outs[10]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$154'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\A_outs[11]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$154'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\A_outs[12]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$154'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\A_outs[13]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$154'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\A_outs[14]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$154'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\A_outs[15]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$154'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\B_outs[0]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$154'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\B_outs[1]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$154'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\B_outs[2]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$154'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\B_outs[3]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$154'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\B_outs[4]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$154'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\B_outs[5]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$154'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\B_outs[6]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$154'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\B_outs[7]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$154'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\B_outs[8]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$154'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\B_outs[9]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$154'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\B_outs[10]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$154'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\B_outs[11]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$154'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\B_outs[12]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$154'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\B_outs[13]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$154'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\B_outs[14]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$154'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\B_outs[15]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$154'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\acc_wires[0]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$154'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\acc_wires[1]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$154'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\acc_wires[2]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$154'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\acc_wires[3]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$154'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\acc_wires[4]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$154'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\acc_wires[5]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$154'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\acc_wires[6]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$154'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\acc_wires[7]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$154'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\acc_wires[8]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$154'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\acc_wires[9]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$154'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\acc_wires[10]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$154'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\acc_wires[11]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$154'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\acc_wires[12]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$154'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\acc_wires[13]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$154'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\acc_wires[14]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$154'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\acc_wires[15]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$154'.

10.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.\acc_reg' using process `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.$proc$rtl/pe_mac.v:43$58'.
  created $adff cell `$procdff$827' with positive edge clock and positive level reset.
Creating register for signal `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.\prod_reg' using process `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.$proc$rtl/pe_mac.v:35$55'.
  created $adff cell `$procdff$832' with positive edge clock and positive level reset.
Creating register for signal `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.\A_reg' using process `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.$proc$rtl/pe_mac.v:24$53'.
  created $adff cell `$procdff$837' with positive edge clock and positive level reset.
Creating register for signal `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.\B_reg' using process `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.$proc$rtl/pe_mac.v:24$53'.
  created $adff cell `$procdff$842' with positive edge clock and positive level reset.
Creating register for signal `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000.\serial_data' using process `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000.$proc$rtl/serializer.v:30$19'.
  created $adff cell `$procdff$847' with positive edge clock and positive level reset.
Creating register for signal `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000.\bit_idx' using process `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000.$proc$rtl/serializer.v:30$19'.
  created $adff cell `$procdff$852' with positive edge clock and positive level reset.
Creating register for signal `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000.\shift_reg' using process `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000.$proc$rtl/serializer.v:30$19'.
  created $adff cell `$procdff$857' with positive edge clock and positive level reset.
Creating register for signal `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000.\transmitting' using process `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000.$proc$rtl/serializer.v:30$19'.
  created $adff cell `$procdff$862' with positive edge clock and positive level reset.
Creating register for signal `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.\parallel_data' using process `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.$proc$rtl/deserializer.v:79$50'.
  created $adff cell `$procdff$867' with positive edge clock and positive level reset.
Creating register for signal `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.\data_valid' using process `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.$proc$rtl/deserializer.v:79$50'.
  created $adff cell `$procdff$872' with positive edge clock and positive level reset.
Creating register for signal `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.\serial_toggle_sync1' using process `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.$proc$rtl/deserializer.v:68$48'.
  created $adff cell `$procdff$877' with positive edge clock and positive level reset.
Creating register for signal `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.\serial_toggle_sync2' using process `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.$proc$rtl/deserializer.v:68$48'.
  created $adff cell `$procdff$882' with positive edge clock and positive level reset.
Creating register for signal `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.\serial_toggle' using process `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.$proc$rtl/deserializer.v:57$45'.
  created $adff cell `$procdff$887' with positive edge clock and positive level reset.
Creating register for signal `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.\word_buffer' using process `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.$proc$rtl/deserializer.v:57$45'.
  created $adff cell `$procdff$892' with positive edge clock and positive level reset.
Creating register for signal `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.\bit_idx' using process `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.$proc$rtl/deserializer.v:26$39'.
  created $adff cell `$procdff$897' with positive edge clock and positive level reset.
Creating register for signal `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.\shift_reg' using process `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.$proc$rtl/deserializer.v:26$39'.
  created $adff cell `$procdff$902' with positive edge clock and positive level reset.
Creating register for signal `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.\receiving' using process `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.$proc$rtl/deserializer.v:26$39'.
  created $adff cell `$procdff$907' with positive edge clock and positive level reset.
Creating register for signal `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.\serial_word_ready' using process `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.$proc$rtl/deserializer.v:26$39'.
  created $adff cell `$procdff$912' with positive edge clock and positive level reset.
Creating register for signal `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.\serial_word' using process `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.$proc$rtl/deserializer.v:26$39'.
  created $adff cell `$procdff$917' with positive edge clock and positive level reset.
Creating register for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\done' using process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:99$142'.
  created $adff cell `$procdff$922' with positive edge clock and positive level reset.
Creating register for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\C_out' using process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:99$142'.
  created $adff cell `$procdff$927' with positive edge clock and positive level reset.
Creating register for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\running' using process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:99$142'.
  created $adff cell `$procdff$932' with positive edge clock and positive level reset.
Creating register for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\load_acc' using process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:99$142'.
  created $adff cell `$procdff$937' with positive edge clock and positive level reset.
Creating register for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\cycle_cnt' using process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:99$142'.
  created $adff cell `$procdff$942' with positive edge clock and positive level reset.
Creating register for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\rr' using process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:99$142'.
  created $dff cell `$procdff$949' with positive edge clock.
Creating register for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\cc' using process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:99$142'.
  created $dff cell `$procdff$956' with positive edge clock.
Creating register for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\s' using process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:99$142'.
  created $dff cell `$procdff$963' with positive edge clock.
Creating register for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\A_shift[0]' using process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:99$142'.
  created $dff cell `$procdff$970' with positive edge clock.
Creating register for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\A_shift[1]' using process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:99$142'.
  created $dff cell `$procdff$977' with positive edge clock.
Creating register for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\A_shift[2]' using process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:99$142'.
  created $dff cell `$procdff$984' with positive edge clock.
Creating register for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\A_shift[3]' using process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:99$142'.
  created $dff cell `$procdff$991' with positive edge clock.
Creating register for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\A_shift[4]' using process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:99$142'.
  created $dff cell `$procdff$998' with positive edge clock.
Creating register for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\A_shift[5]' using process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:99$142'.
  created $dff cell `$procdff$1005' with positive edge clock.
Creating register for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\A_shift[6]' using process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:99$142'.
  created $dff cell `$procdff$1012' with positive edge clock.
Creating register for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\A_shift[7]' using process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:99$142'.
  created $dff cell `$procdff$1019' with positive edge clock.
Creating register for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\A_shift[8]' using process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:99$142'.
  created $dff cell `$procdff$1026' with positive edge clock.
Creating register for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\A_shift[9]' using process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:99$142'.
  created $dff cell `$procdff$1033' with positive edge clock.
Creating register for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\A_shift[10]' using process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:99$142'.
  created $dff cell `$procdff$1040' with positive edge clock.
Creating register for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\A_shift[11]' using process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:99$142'.
  created $dff cell `$procdff$1047' with positive edge clock.
Creating register for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\A_shift[12]' using process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:99$142'.
  created $dff cell `$procdff$1054' with positive edge clock.
Creating register for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\A_shift[13]' using process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:99$142'.
  created $dff cell `$procdff$1061' with positive edge clock.
Creating register for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\A_shift[14]' using process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:99$142'.
  created $dff cell `$procdff$1068' with positive edge clock.
Creating register for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\A_shift[15]' using process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:99$142'.
  created $dff cell `$procdff$1075' with positive edge clock.
Creating register for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\A_shift[16]' using process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:99$142'.
  created $dff cell `$procdff$1082' with positive edge clock.
Creating register for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\A_shift[17]' using process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:99$142'.
  created $dff cell `$procdff$1089' with positive edge clock.
Creating register for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\A_shift[18]' using process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:99$142'.
  created $dff cell `$procdff$1096' with positive edge clock.
Creating register for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\A_shift[19]' using process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:99$142'.
  created $dff cell `$procdff$1103' with positive edge clock.
Creating register for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\A_shift[20]' using process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:99$142'.
  created $dff cell `$procdff$1110' with positive edge clock.
Creating register for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\A_shift[21]' using process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:99$142'.
  created $dff cell `$procdff$1117' with positive edge clock.
Creating register for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\A_shift[22]' using process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:99$142'.
  created $dff cell `$procdff$1124' with positive edge clock.
Creating register for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\A_shift[23]' using process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:99$142'.
  created $dff cell `$procdff$1131' with positive edge clock.
Creating register for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\A_shift[24]' using process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:99$142'.
  created $dff cell `$procdff$1138' with positive edge clock.
Creating register for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\A_shift[25]' using process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:99$142'.
  created $dff cell `$procdff$1145' with positive edge clock.
Creating register for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\A_shift[26]' using process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:99$142'.
  created $dff cell `$procdff$1152' with positive edge clock.
Creating register for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\A_shift[27]' using process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:99$142'.
  created $dff cell `$procdff$1159' with positive edge clock.
Creating register for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\A_shift[28]' using process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:99$142'.
  created $dff cell `$procdff$1166' with positive edge clock.
Creating register for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\A_shift[29]' using process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:99$142'.
  created $dff cell `$procdff$1173' with positive edge clock.
Creating register for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\A_shift[30]' using process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:99$142'.
  created $dff cell `$procdff$1180' with positive edge clock.
Creating register for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\A_shift[31]' using process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:99$142'.
  created $dff cell `$procdff$1187' with positive edge clock.
Creating register for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\B_shift[0]' using process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:99$142'.
  created $dff cell `$procdff$1194' with positive edge clock.
Creating register for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\B_shift[1]' using process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:99$142'.
  created $dff cell `$procdff$1201' with positive edge clock.
Creating register for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\B_shift[2]' using process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:99$142'.
  created $dff cell `$procdff$1208' with positive edge clock.
Creating register for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\B_shift[3]' using process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:99$142'.
  created $dff cell `$procdff$1215' with positive edge clock.
Creating register for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\B_shift[4]' using process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:99$142'.
  created $dff cell `$procdff$1222' with positive edge clock.
Creating register for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\B_shift[5]' using process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:99$142'.
  created $dff cell `$procdff$1229' with positive edge clock.
Creating register for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\B_shift[6]' using process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:99$142'.
  created $dff cell `$procdff$1236' with positive edge clock.
Creating register for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\B_shift[7]' using process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:99$142'.
  created $dff cell `$procdff$1243' with positive edge clock.
Creating register for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\B_shift[8]' using process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:99$142'.
  created $dff cell `$procdff$1250' with positive edge clock.
Creating register for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\B_shift[9]' using process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:99$142'.
  created $dff cell `$procdff$1257' with positive edge clock.
Creating register for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\B_shift[10]' using process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:99$142'.
  created $dff cell `$procdff$1264' with positive edge clock.
Creating register for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\B_shift[11]' using process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:99$142'.
  created $dff cell `$procdff$1271' with positive edge clock.
Creating register for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\B_shift[12]' using process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:99$142'.
  created $dff cell `$procdff$1278' with positive edge clock.
Creating register for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\B_shift[13]' using process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:99$142'.
  created $dff cell `$procdff$1285' with positive edge clock.
Creating register for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\B_shift[14]' using process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:99$142'.
  created $dff cell `$procdff$1292' with positive edge clock.
Creating register for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\B_shift[15]' using process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:99$142'.
  created $dff cell `$procdff$1299' with positive edge clock.
Creating register for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\B_shift[16]' using process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:99$142'.
  created $dff cell `$procdff$1306' with positive edge clock.
Creating register for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\B_shift[17]' using process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:99$142'.
  created $dff cell `$procdff$1313' with positive edge clock.
Creating register for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\B_shift[18]' using process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:99$142'.
  created $dff cell `$procdff$1320' with positive edge clock.
Creating register for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\B_shift[19]' using process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:99$142'.
  created $dff cell `$procdff$1327' with positive edge clock.
Creating register for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\B_shift[20]' using process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:99$142'.
  created $dff cell `$procdff$1334' with positive edge clock.
Creating register for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\B_shift[21]' using process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:99$142'.
  created $dff cell `$procdff$1341' with positive edge clock.
Creating register for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\B_shift[22]' using process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:99$142'.
  created $dff cell `$procdff$1348' with positive edge clock.
Creating register for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\B_shift[23]' using process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:99$142'.
  created $dff cell `$procdff$1355' with positive edge clock.
Creating register for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\B_shift[24]' using process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:99$142'.
  created $dff cell `$procdff$1362' with positive edge clock.
Creating register for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\B_shift[25]' using process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:99$142'.
  created $dff cell `$procdff$1369' with positive edge clock.
Creating register for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\B_shift[26]' using process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:99$142'.
  created $dff cell `$procdff$1376' with positive edge clock.
Creating register for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\B_shift[27]' using process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:99$142'.
  created $dff cell `$procdff$1383' with positive edge clock.
Creating register for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\B_shift[28]' using process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:99$142'.
  created $dff cell `$procdff$1390' with positive edge clock.
Creating register for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\B_shift[29]' using process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:99$142'.
  created $dff cell `$procdff$1397' with positive edge clock.
Creating register for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\B_shift[30]' using process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:99$142'.
  created $dff cell `$procdff$1404' with positive edge clock.
Creating register for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\B_shift[31]' using process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:99$142'.
  created $dff cell `$procdff$1411' with positive edge clock.
Creating register for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\load_shift_buffers$func$rtl/systolic4x4.v:107$141.i' using process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:99$142'.
  created $adff cell `$procdff$1416' with positive edge clock and positive level reset.
Creating register for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\load_shift_buffers$func$rtl/systolic4x4.v:107$141.j' using process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:99$142'.
  created $adff cell `$procdff$1421' with positive edge clock and positive level reset.

10.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

10.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 2 empty switches in `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.$proc$rtl/pe_mac.v:43$58'.
Removing empty process `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.$proc$rtl/pe_mac.v:43$58'.
Found and cleaned up 1 empty switch in `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.$proc$rtl/pe_mac.v:35$55'.
Removing empty process `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.$proc$rtl/pe_mac.v:35$55'.
Found and cleaned up 1 empty switch in `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.$proc$rtl/pe_mac.v:24$53'.
Removing empty process `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.$proc$rtl/pe_mac.v:24$53'.
Found and cleaned up 3 empty switches in `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000.$proc$rtl/serializer.v:30$19'.
Removing empty process `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000.$proc$rtl/serializer.v:30$19'.
Found and cleaned up 1 empty switch in `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.$proc$rtl/deserializer.v:79$50'.
Removing empty process `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.$proc$rtl/deserializer.v:79$50'.
Removing empty process `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.$proc$rtl/deserializer.v:68$48'.
Found and cleaned up 1 empty switch in `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.$proc$rtl/deserializer.v:57$45'.
Removing empty process `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.$proc$rtl/deserializer.v:57$45'.
Found and cleaned up 3 empty switches in `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.$proc$rtl/deserializer.v:26$39'.
Removing empty process `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.$proc$rtl/deserializer.v:26$39'.
Removing empty process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$154'.
Found and cleaned up 3 empty switches in `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:99$142'.
Removing empty process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:99$142'.
Cleaned up 15 empty switches.

10.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module Systolic4x4_serial_io.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
<suppressed ~8 debug messages>
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
<suppressed ~13 debug messages>
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
<suppressed ~22 debug messages>
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
<suppressed ~148 debug messages>

11. Executing FLATTEN pass (flatten design).
Deleting now unused module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Deleting now unused module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Deleting now unused module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Deleting now unused module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
<suppressed ~20 debug messages>

12. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \Systolic4x4_serial_io..
Removed 266 unused cells and 1344 unused wires.
<suppressed ~528 debug messages>
