[INF:CM0023] Creating log file ../../build/regression/Blackbox/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<Null_rule> p<58> s<57> l<1:1> el<1:0>
n<> u<1> t<Module_keyword> p<27> s<2> l<1:1> el<1:7>
n<top> u<2> t<StringConst> p<27> s<26> l<1:8> el<1:11>
n<> u<3> t<PortDir_Inp> p<18> s<17> l<1:12> el<1:17>
n<> u<4> t<IntVec_TypeLogic> p<15> s<14> l<1:18> el<1:23>
n<7> u<5> t<IntConst> p<6> l<1:25> el<1:26>
n<> u<6> t<Primary_literal> p<7> c<5> l<1:25> el<1:26>
n<> u<7> t<Constant_primary> p<8> c<6> l<1:25> el<1:26>
n<> u<8> t<Constant_expression> p<13> c<7> s<12> l<1:25> el<1:26>
n<0> u<9> t<IntConst> p<10> l<1:27> el<1:28>
n<> u<10> t<Primary_literal> p<11> c<9> l<1:27> el<1:28>
n<> u<11> t<Constant_primary> p<12> c<10> l<1:27> el<1:28>
n<> u<12> t<Constant_expression> p<13> c<11> l<1:27> el<1:28>
n<> u<13> t<Constant_range> p<14> c<8> l<1:25> el<1:28>
n<> u<14> t<Packed_dimension> p<15> c<13> l<1:24> el<1:29>
n<> u<15> t<Data_type> p<16> c<4> l<1:18> el<1:29>
n<> u<16> t<Data_type_or_implicit> p<17> c<15> l<1:18> el<1:29>
n<> u<17> t<Net_port_type> p<18> c<16> l<1:18> el<1:29>
n<> u<18> t<Net_port_header> p<25> c<3> s<19> l<1:12> el<1:29>
n<e> u<19> t<StringConst> p<25> s<24> l<1:30> el<1:31>
n<2> u<20> t<IntConst> p<21> l<1:32> el<1:33>
n<> u<21> t<Primary_literal> p<22> c<20> l<1:32> el<1:33>
n<> u<22> t<Constant_primary> p<23> c<21> l<1:32> el<1:33>
n<> u<23> t<Constant_expression> p<24> c<22> l<1:32> el<1:33>
n<> u<24> t<Unpacked_dimension> p<25> c<23> l<1:31> el<1:34>
n<> u<25> t<Ansi_port_declaration> p<26> c<18> l<1:12> el<1:34>
n<> u<26> t<List_of_port_declarations> p<27> c<25> l<1:11> el<1:35>
n<> u<27> t<Module_ansi_header> p<55> c<1> s<54> l<1:1> el<1:36>
n<PLLE2_ADV> u<28> t<StringConst> p<52> s<46> l<2:4> el<2:13>
n<TEST> u<29> t<StringConst> p<36> s<35> l<3:7> el<3:11>
n<"TEST PARAMETER"> u<30> t<StringLiteral> p<31> l<3:13> el<3:29>
n<> u<31> t<Primary_literal> p<32> c<30> l<3:13> el<3:29>
n<> u<32> t<Primary> p<33> c<31> l<3:13> el<3:29>
n<> u<33> t<Expression> p<34> c<32> l<3:13> el<3:29>
n<> u<34> t<Mintypmax_expression> p<35> c<33> l<3:13> el<3:29>
n<> u<35> t<Param_expression> p<36> c<34> l<3:13> el<3:29>
n<> u<36> t<Named_parameter_assignment> p<45> c<29> s<44> l<3:6> el<3:30>
n<TEST2> u<37> t<StringConst> p<44> s<43> l<3:33> el<3:38>
n<10> u<38> t<IntConst> p<39> l<3:39> el<3:41>
n<> u<39> t<Primary_literal> p<40> c<38> l<3:39> el<3:41>
n<> u<40> t<Primary> p<41> c<39> l<3:39> el<3:41>
n<> u<41> t<Expression> p<42> c<40> l<3:39> el<3:41>
n<> u<42> t<Mintypmax_expression> p<43> c<41> l<3:39> el<3:41>
n<> u<43> t<Param_expression> p<44> c<42> l<3:39> el<3:41>
n<> u<44> t<Named_parameter_assignment> p<45> c<37> l<3:32> el<3:42>
n<> u<45> t<List_of_parameter_assignments> p<46> c<36> l<3:6> el<3:42>
n<> u<46> t<Parameter_value_assignment> p<52> c<45> s<51> l<2:14> el<4:5>
n<pll> u<47> t<StringConst> p<48> l<4:6> el<4:9>
n<> u<48> t<Name_of_instance> p<51> c<47> s<50> l<4:6> el<4:9>
n<> u<49> t<Ordered_port_connection> p<50> l<4:11> el<4:11>
n<> u<50> t<List_of_port_connections> p<51> c<49> l<4:11> el<4:11>
n<> u<51> t<Hierarchical_instance> p<52> c<48> l<4:6> el<4:12>
n<> u<52> t<Module_instantiation> p<53> c<28> l<2:4> el<4:13>
n<> u<53> t<Module_or_generate_item> p<54> c<52> l<2:4> el<4:13>
n<> u<54> t<Non_port_module_item> p<55> c<53> l<2:4> el<4:13>
n<> u<55> t<Module_declaration> p<56> c<27> l<1:1> el<5:10>
n<> u<56> t<Description> p<57> c<55> l<1:1> el<5:10>
n<> u<57> t<Source_text> p<58> c<56> l<1:1> el<5:10>
n<> u<58> t<Top_level_rule> l<1:1> el<6:1>
[WRN:PA0205] dut.sv:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:1: Top level module "work@top".

[WRN:EL0500] dut.sv:2: Cannot find a module definition for "work@top::PLLE2_ADV".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 1.

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/Blackbox/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/Blackbox/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/Blackbox/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallModules:
\_module: work@top (work@top) dut.sv:1:1: , endln:5:10, parent:work@top
  |vpiFullName:work@top
  |vpiDefName:work@top
  |vpiNet:
  \_logic_net: (work@top.e), line:1:30, endln:1:31, parent:work@top
    |vpiName:e
    |vpiFullName:work@top.e
    |vpiNetType:36
  |vpiPort:
  \_port: (e), line:1:30, endln:1:31, parent:work@top
    |vpiName:e
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.e), line:1:30, endln:1:31, parent:work@top
|uhdmtopModules:
\_module: work@top (work@top) dut.sv:1:1: , endln:5:10
  |vpiName:work@top
  |vpiDefName:work@top
  |vpiTop:1
  |vpiArrayNet:
  \_array_net: (work@top.e), line:1:30, endln:1:31, parent:work@top
    |vpiSize:2
    |vpiName:e
    |vpiFullName:work@top.e
    |vpiRange:
    \_range: , line:1:32, endln:1:33
      |vpiLeftRange:
      \_constant: , line:1:32, endln:1:33
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiRightRange:
      \_operation: 
        |vpiOpType:11
        |vpiOperand:
        \_constant: , line:1:32, endln:1:33
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
        |vpiOperand:
        \_constant: 
          |vpiSize:64
          |INT:1
          |vpiConstType:7
    |vpiNet:
    \_logic_net: (work@top.e), line:1:30, endln:1:31, parent:work@top.e
      |vpiTypespec:
      \_logic_typespec: , line:1:18, endln:1:23
        |vpiRange:
        \_range: , line:1:25, endln:1:28
          |vpiLeftRange:
          \_constant: , line:1:25, endln:1:26
            |vpiDecompile:7
            |vpiSize:64
            |UINT:7
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:1:27, endln:1:28
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
      |vpiFullName:work@top.e
      |vpiNetType:36
  |vpiTopModule:1
  |vpiPort:
  \_port: (e), line:1:30, endln:1:31, parent:work@top
    |vpiName:e
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@top.e), line:1:30, endln:1:31, parent:e
      |vpiName:e
      |vpiFullName:work@top.e
      |vpiActual:
      \_array_net: (work@top.e), line:1:30, endln:1:31, parent:work@top
    |vpiTypedef:
    \_logic_typespec: , line:1:18, endln:1:23
      |vpiRange:
      \_range: , line:1:25, endln:1:28, parent:e
        |vpiLeftRange:
        \_constant: , line:1:25, endln:1:26
          |vpiDecompile:7
          |vpiSize:64
          |UINT:7
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:1:27, endln:1:28
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiInstance:
    \_module: work@top (work@top) dut.sv:1:1: , endln:5:10
  |vpiModule:
  \_module: work@top::PLLE2_ADV (work@top.pll) dut.sv:2:4: , endln:4:13, parent:work@top
    |vpiName:pll
    |vpiFullName:work@top.pll
    |vpiParamAssign:
    \_param_assign: , parent:work@top.pll
      |vpiOverriden:1
      |vpiRhs:
      \_constant: , line:3, endln:3:0
        |vpiDecompile:TEST PARAMETER
        |vpiSize:14
        |STRING:TEST PARAMETER
        |vpiConstType:6
      |vpiLhs:
      \_parameter: (TEST)
        |vpiName:TEST
    |vpiParamAssign:
    \_param_assign: , parent:work@top.pll
      |vpiOverriden:1
      |vpiRhs:
      \_constant: , line:3, endln:3:0
        |vpiDecompile:10
        |vpiSize:64
        |UINT:10
        |vpiConstType:9
      |vpiLhs:
      \_parameter: (TEST2)
        |vpiName:TEST2
    |vpiDefName:work@top::PLLE2_ADV
    |vpiInstance:
    \_module: work@top (work@top) dut.sv:1:1: , endln:5:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/Blackbox/dut.sv | ${SURELOG_DIR}/build/regression/Blackbox/roundtrip/dut_000.sv | 4 | 5 | 

