{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1699957532488 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699957532488 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 14 15:55:32 2023 " "Processing started: Tue Nov 14 15:55:32 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699957532488 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699957532488 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ProcDes -c ProcDes " "Command: quartus_map --read_settings_files=on --write_settings_files=off ProcDes -c ProcDes" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699957532488 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1699957532837 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1699957532837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_memory_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Data_Memory_VHDL-Behavioral " "Found design unit 1: Data_Memory_VHDL-Behavioral" {  } { { "Data_Memory_VHDL.vhd" "" { Text "D:/Quartus/ProcDes/Data_Memory_VHDL.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699957544456 ""} { "Info" "ISGN_ENTITY_NAME" "1 Data_Memory_VHDL " "Found entity 1: Data_Memory_VHDL" {  } { { "Data_Memory_VHDL.vhd" "" { Text "D:/Quartus/ProcDes/Data_Memory_VHDL.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699957544456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699957544456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_VHDL-Behavioral " "Found design unit 1: ALU_VHDL-Behavioral" {  } { { "ALU_VHDL.vhd" "" { Text "D:/Quartus/ProcDes/ALU_VHDL.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699957544456 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_VHDL " "Found entity 1: ALU_VHDL" {  } { { "ALU_VHDL.vhd" "" { Text "D:/Quartus/ProcDes/ALU_VHDL.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699957544456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699957544456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_control_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_control_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_Control_VHDL-Behavioral " "Found design unit 1: ALU_Control_VHDL-Behavioral" {  } { { "ALU_Control_VHDL.vhd" "" { Text "D:/Quartus/ProcDes/ALU_Control_VHDL.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699957544460 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_Control_VHDL " "Found entity 1: ALU_Control_VHDL" {  } { { "ALU_Control_VHDL.vhd" "" { Text "D:/Quartus/ProcDes/ALU_Control_VHDL.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699957544460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699957544460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_file_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file_VHDL-Behavioral " "Found design unit 1: register_file_VHDL-Behavioral" {  } { { "register_file_VHDL.vhd" "" { Text "D:/Quartus/ProcDes/register_file_VHDL.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699957544462 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file_VHDL " "Found entity 1: register_file_VHDL" {  } { { "register_file_VHDL.vhd" "" { Text "D:/Quartus/ProcDes/register_file_VHDL.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699957544462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699957544462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_unit_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_unit_VHDL-Behavioral " "Found design unit 1: control_unit_VHDL-Behavioral" {  } { { "control_unit_VHDL.vhd" "" { Text "D:/Quartus/ProcDes/control_unit_VHDL.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699957544463 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_unit_VHDL " "Found entity 1: control_unit_VHDL" {  } { { "control_unit_VHDL.vhd" "" { Text "D:/Quartus/ProcDes/control_unit_VHDL.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699957544463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699957544463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instruction_memory_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Instruction_Memory_VHDL-Behavioral " "Found design unit 1: Instruction_Memory_VHDL-Behavioral" {  } { { "Instruction_Memory_VHDL.vhd" "" { Text "D:/Quartus/ProcDes/Instruction_Memory_VHDL.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699957544465 ""} { "Info" "ISGN_ENTITY_NAME" "1 Instruction_Memory_VHDL " "Found entity 1: Instruction_Memory_VHDL" {  } { { "Instruction_Memory_VHDL.vhd" "" { Text "D:/Quartus/ProcDes/Instruction_Memory_VHDL.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699957544465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699957544465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_VHDL-Behavioral " "Found design unit 1: MIPS_VHDL-Behavioral" {  } { { "MIPS_VHDL.vhd" "" { Text "D:/Quartus/ProcDes/MIPS_VHDL.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699957544466 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPS_VHDL " "Found entity 1: MIPS_VHDL" {  } { { "MIPS_VHDL.vhd" "" { Text "D:/Quartus/ProcDes/MIPS_VHDL.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699957544466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699957544466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_mips_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_mips_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_MIPS_VHDL-behavior " "Found design unit 1: tb_MIPS_VHDL-behavior" {  } { { "tb_MIPS_VHDL.vhd" "" { Text "D:/Quartus/ProcDes/tb_MIPS_VHDL.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699957544468 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_MIPS_VHDL " "Found entity 1: tb_MIPS_VHDL" {  } { { "tb_MIPS_VHDL.vhd" "" { Text "D:/Quartus/ProcDes/tb_MIPS_VHDL.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699957544468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699957544468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file block4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 block4 " "Found entity 1: block4" {  } { { "block4.bdf" "" { Schematic "D:/Quartus/ProcDes/block4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699957544471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699957544471 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS_VHDL " "Elaborating entity \"MIPS_VHDL\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1699957544504 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "next_instruction MIPS_VHDL.vhd(15) " "VHDL Signal Declaration warning at MIPS_VHDL.vhd(15): used implicit default value for signal \"next_instruction\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MIPS_VHDL.vhd" "" { Text "D:/Quartus/ProcDes/MIPS_VHDL.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1699957544504 "|MIPS_VHDL"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "writeback_data MIPS_VHDL.vhd(19) " "VHDL Signal Declaration warning at MIPS_VHDL.vhd(19): used implicit default value for signal \"writeback_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MIPS_VHDL.vhd" "" { Text "D:/Quartus/ProcDes/MIPS_VHDL.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1699957544504 "|MIPS_VHDL"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "writeback_adddr MIPS_VHDL.vhd(20) " "VHDL Signal Declaration warning at MIPS_VHDL.vhd(20): used implicit default value for signal \"writeback_adddr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MIPS_VHDL.vhd" "" { Text "D:/Quartus/ProcDes/MIPS_VHDL.vhd" 20 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1699957544504 "|MIPS_VHDL"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "writeback_valid MIPS_VHDL.vhd(21) " "VHDL Signal Declaration warning at MIPS_VHDL.vhd(21): used implicit default value for signal \"writeback_valid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MIPS_VHDL.vhd" "" { Text "D:/Quartus/ProcDes/MIPS_VHDL.vhd" 21 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1699957544504 "|MIPS_VHDL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instruction_Memory_VHDL Instruction_Memory_VHDL:Instruction_Memory " "Elaborating entity \"Instruction_Memory_VHDL\" for hierarchy \"Instruction_Memory_VHDL:Instruction_Memory\"" {  } { { "MIPS_VHDL.vhd" "Instruction_Memory" { Text "D:/Quartus/ProcDes/MIPS_VHDL.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699957544536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit_VHDL control_unit_VHDL:control " "Elaborating entity \"control_unit_VHDL\" for hierarchy \"control_unit_VHDL:control\"" {  } { { "MIPS_VHDL.vhd" "control" { Text "D:/Quartus/ProcDes/MIPS_VHDL.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699957544536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file_VHDL register_file_VHDL:register_file " "Elaborating entity \"register_file_VHDL\" for hierarchy \"register_file_VHDL:register_file\"" {  } { { "MIPS_VHDL.vhd" "register_file" { Text "D:/Quartus/ProcDes/MIPS_VHDL.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699957544536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_Control_VHDL ALU_Control_VHDL:ALUControl " "Elaborating entity \"ALU_Control_VHDL\" for hierarchy \"ALU_Control_VHDL:ALUControl\"" {  } { { "MIPS_VHDL.vhd" "ALUControl" { Text "D:/Quartus/ProcDes/MIPS_VHDL.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699957544536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_VHDL ALU_VHDL:alu " "Elaborating entity \"ALU_VHDL\" for hierarchy \"ALU_VHDL:alu\"" {  } { { "MIPS_VHDL.vhd" "alu" { Text "D:/Quartus/ProcDes/MIPS_VHDL.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699957544536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Memory_VHDL Data_Memory_VHDL:data_memory " "Elaborating entity \"Data_Memory_VHDL\" for hierarchy \"Data_Memory_VHDL:data_memory\"" {  } { { "MIPS_VHDL.vhd" "data_memory" { Text "D:/Quartus/ProcDes/MIPS_VHDL.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699957544536 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Data_Memory_VHDL:data_memory\|RAM " "RAM logic \"Data_Memory_VHDL:data_memory\|RAM\" is uninferred due to asynchronous read logic" {  } { { "Data_Memory_VHDL.vhd" "RAM" { Text "D:/Quartus/ProcDes/Data_Memory_VHDL.vhd" 19 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1699957544804 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1699957544804 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "register_file_VHDL.vhd" "" { Text "D:/Quartus/ProcDes/register_file_VHDL.vhd" 31 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1699957545595 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1699957545595 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "load_addr_valid VCC " "Pin \"load_addr_valid\" is stuck at VCC" {  } { { "MIPS_VHDL.vhd" "" { Text "D:/Quartus/ProcDes/MIPS_VHDL.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699957546317 "|MIPS_VHDL|load_addr_valid"} { "Warning" "WMLS_MLS_STUCK_PIN" "next_instruction\[0\] GND " "Pin \"next_instruction\[0\]\" is stuck at GND" {  } { { "MIPS_VHDL.vhd" "" { Text "D:/Quartus/ProcDes/MIPS_VHDL.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699957546317 "|MIPS_VHDL|next_instruction[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "next_instruction\[1\] GND " "Pin \"next_instruction\[1\]\" is stuck at GND" {  } { { "MIPS_VHDL.vhd" "" { Text "D:/Quartus/ProcDes/MIPS_VHDL.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699957546317 "|MIPS_VHDL|next_instruction[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "next_instruction\[2\] GND " "Pin \"next_instruction\[2\]\" is stuck at GND" {  } { { "MIPS_VHDL.vhd" "" { Text "D:/Quartus/ProcDes/MIPS_VHDL.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699957546317 "|MIPS_VHDL|next_instruction[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "next_instruction\[3\] GND " "Pin \"next_instruction\[3\]\" is stuck at GND" {  } { { "MIPS_VHDL.vhd" "" { Text "D:/Quartus/ProcDes/MIPS_VHDL.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699957546317 "|MIPS_VHDL|next_instruction[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pipeline_empty GND " "Pin \"pipeline_empty\" is stuck at GND" {  } { { "MIPS_VHDL.vhd" "" { Text "D:/Quartus/ProcDes/MIPS_VHDL.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699957546317 "|MIPS_VHDL|pipeline_empty"} { "Warning" "WMLS_MLS_STUCK_PIN" "writeback_data\[0\] GND " "Pin \"writeback_data\[0\]\" is stuck at GND" {  } { { "MIPS_VHDL.vhd" "" { Text "D:/Quartus/ProcDes/MIPS_VHDL.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699957546317 "|MIPS_VHDL|writeback_data[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writeback_data\[1\] GND " "Pin \"writeback_data\[1\]\" is stuck at GND" {  } { { "MIPS_VHDL.vhd" "" { Text "D:/Quartus/ProcDes/MIPS_VHDL.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699957546317 "|MIPS_VHDL|writeback_data[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writeback_data\[2\] GND " "Pin \"writeback_data\[2\]\" is stuck at GND" {  } { { "MIPS_VHDL.vhd" "" { Text "D:/Quartus/ProcDes/MIPS_VHDL.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699957546317 "|MIPS_VHDL|writeback_data[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writeback_data\[3\] GND " "Pin \"writeback_data\[3\]\" is stuck at GND" {  } { { "MIPS_VHDL.vhd" "" { Text "D:/Quartus/ProcDes/MIPS_VHDL.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699957546317 "|MIPS_VHDL|writeback_data[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writeback_data\[4\] GND " "Pin \"writeback_data\[4\]\" is stuck at GND" {  } { { "MIPS_VHDL.vhd" "" { Text "D:/Quartus/ProcDes/MIPS_VHDL.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699957546317 "|MIPS_VHDL|writeback_data[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writeback_data\[5\] GND " "Pin \"writeback_data\[5\]\" is stuck at GND" {  } { { "MIPS_VHDL.vhd" "" { Text "D:/Quartus/ProcDes/MIPS_VHDL.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699957546317 "|MIPS_VHDL|writeback_data[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writeback_data\[6\] GND " "Pin \"writeback_data\[6\]\" is stuck at GND" {  } { { "MIPS_VHDL.vhd" "" { Text "D:/Quartus/ProcDes/MIPS_VHDL.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699957546317 "|MIPS_VHDL|writeback_data[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writeback_data\[7\] GND " "Pin \"writeback_data\[7\]\" is stuck at GND" {  } { { "MIPS_VHDL.vhd" "" { Text "D:/Quartus/ProcDes/MIPS_VHDL.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699957546317 "|MIPS_VHDL|writeback_data[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writeback_adddr\[0\] GND " "Pin \"writeback_adddr\[0\]\" is stuck at GND" {  } { { "MIPS_VHDL.vhd" "" { Text "D:/Quartus/ProcDes/MIPS_VHDL.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699957546317 "|MIPS_VHDL|writeback_adddr[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writeback_adddr\[1\] GND " "Pin \"writeback_adddr\[1\]\" is stuck at GND" {  } { { "MIPS_VHDL.vhd" "" { Text "D:/Quartus/ProcDes/MIPS_VHDL.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699957546317 "|MIPS_VHDL|writeback_adddr[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writeback_adddr\[2\] GND " "Pin \"writeback_adddr\[2\]\" is stuck at GND" {  } { { "MIPS_VHDL.vhd" "" { Text "D:/Quartus/ProcDes/MIPS_VHDL.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699957546317 "|MIPS_VHDL|writeback_adddr[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writeback_adddr\[3\] GND " "Pin \"writeback_adddr\[3\]\" is stuck at GND" {  } { { "MIPS_VHDL.vhd" "" { Text "D:/Quartus/ProcDes/MIPS_VHDL.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699957546317 "|MIPS_VHDL|writeback_adddr[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writeback_adddr\[4\] GND " "Pin \"writeback_adddr\[4\]\" is stuck at GND" {  } { { "MIPS_VHDL.vhd" "" { Text "D:/Quartus/ProcDes/MIPS_VHDL.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699957546317 "|MIPS_VHDL|writeback_adddr[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writeback_adddr\[5\] GND " "Pin \"writeback_adddr\[5\]\" is stuck at GND" {  } { { "MIPS_VHDL.vhd" "" { Text "D:/Quartus/ProcDes/MIPS_VHDL.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699957546317 "|MIPS_VHDL|writeback_adddr[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writeback_adddr\[6\] GND " "Pin \"writeback_adddr\[6\]\" is stuck at GND" {  } { { "MIPS_VHDL.vhd" "" { Text "D:/Quartus/ProcDes/MIPS_VHDL.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699957546317 "|MIPS_VHDL|writeback_adddr[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writeback_adddr\[7\] GND " "Pin \"writeback_adddr\[7\]\" is stuck at GND" {  } { { "MIPS_VHDL.vhd" "" { Text "D:/Quartus/ProcDes/MIPS_VHDL.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699957546317 "|MIPS_VHDL|writeback_adddr[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writeback_valid GND " "Pin \"writeback_valid\" is stuck at GND" {  } { { "MIPS_VHDL.vhd" "" { Text "D:/Quartus/ProcDes/MIPS_VHDL.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699957546317 "|MIPS_VHDL|writeback_valid"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1699957546317 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1699957546438 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1699957547910 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699957547910 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "27 " "Design contains 27 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "load_data\[0\] " "No output dependent on input pin \"load_data\[0\]\"" {  } { { "MIPS_VHDL.vhd" "" { Text "D:/Quartus/ProcDes/MIPS_VHDL.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699957548066 "|MIPS_VHDL|load_data[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "load_data\[1\] " "No output dependent on input pin \"load_data\[1\]\"" {  } { { "MIPS_VHDL.vhd" "" { Text "D:/Quartus/ProcDes/MIPS_VHDL.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699957548066 "|MIPS_VHDL|load_data[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "load_data\[2\] " "No output dependent on input pin \"load_data\[2\]\"" {  } { { "MIPS_VHDL.vhd" "" { Text "D:/Quartus/ProcDes/MIPS_VHDL.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699957548066 "|MIPS_VHDL|load_data[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "load_data\[3\] " "No output dependent on input pin \"load_data\[3\]\"" {  } { { "MIPS_VHDL.vhd" "" { Text "D:/Quartus/ProcDes/MIPS_VHDL.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699957548066 "|MIPS_VHDL|load_data[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "load_data\[4\] " "No output dependent on input pin \"load_data\[4\]\"" {  } { { "MIPS_VHDL.vhd" "" { Text "D:/Quartus/ProcDes/MIPS_VHDL.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699957548066 "|MIPS_VHDL|load_data[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "load_data\[5\] " "No output dependent on input pin \"load_data\[5\]\"" {  } { { "MIPS_VHDL.vhd" "" { Text "D:/Quartus/ProcDes/MIPS_VHDL.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699957548066 "|MIPS_VHDL|load_data[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "load_data\[6\] " "No output dependent on input pin \"load_data\[6\]\"" {  } { { "MIPS_VHDL.vhd" "" { Text "D:/Quartus/ProcDes/MIPS_VHDL.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699957548066 "|MIPS_VHDL|load_data[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "load_data\[7\] " "No output dependent on input pin \"load_data\[7\]\"" {  } { { "MIPS_VHDL.vhd" "" { Text "D:/Quartus/ProcDes/MIPS_VHDL.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699957548066 "|MIPS_VHDL|load_data[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "load_data_valid " "No output dependent on input pin \"load_data_valid\"" {  } { { "MIPS_VHDL.vhd" "" { Text "D:/Quartus/ProcDes/MIPS_VHDL.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699957548066 "|MIPS_VHDL|load_data_valid"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction_available " "No output dependent on input pin \"instruction_available\"" {  } { { "MIPS_VHDL.vhd" "" { Text "D:/Quartus/ProcDes/MIPS_VHDL.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699957548066 "|MIPS_VHDL|instruction_available"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "next_instruction_addr\[0\] " "No output dependent on input pin \"next_instruction_addr\[0\]\"" {  } { { "MIPS_VHDL.vhd" "" { Text "D:/Quartus/ProcDes/MIPS_VHDL.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699957548066 "|MIPS_VHDL|next_instruction_addr[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "next_instruction_addr\[1\] " "No output dependent on input pin \"next_instruction_addr\[1\]\"" {  } { { "MIPS_VHDL.vhd" "" { Text "D:/Quartus/ProcDes/MIPS_VHDL.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699957548066 "|MIPS_VHDL|next_instruction_addr[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "next_instruction_addr\[2\] " "No output dependent on input pin \"next_instruction_addr\[2\]\"" {  } { { "MIPS_VHDL.vhd" "" { Text "D:/Quartus/ProcDes/MIPS_VHDL.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699957548066 "|MIPS_VHDL|next_instruction_addr[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "next_instruction_addr\[3\] " "No output dependent on input pin \"next_instruction_addr\[3\]\"" {  } { { "MIPS_VHDL.vhd" "" { Text "D:/Quartus/ProcDes/MIPS_VHDL.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699957548066 "|MIPS_VHDL|next_instruction_addr[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "next_instruction_addr\[4\] " "No output dependent on input pin \"next_instruction_addr\[4\]\"" {  } { { "MIPS_VHDL.vhd" "" { Text "D:/Quartus/ProcDes/MIPS_VHDL.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699957548066 "|MIPS_VHDL|next_instruction_addr[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "next_instruction_addr\[5\] " "No output dependent on input pin \"next_instruction_addr\[5\]\"" {  } { { "MIPS_VHDL.vhd" "" { Text "D:/Quartus/ProcDes/MIPS_VHDL.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699957548066 "|MIPS_VHDL|next_instruction_addr[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "next_instruction_addr\[6\] " "No output dependent on input pin \"next_instruction_addr\[6\]\"" {  } { { "MIPS_VHDL.vhd" "" { Text "D:/Quartus/ProcDes/MIPS_VHDL.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699957548066 "|MIPS_VHDL|next_instruction_addr[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "next_instruction_addr\[7\] " "No output dependent on input pin \"next_instruction_addr\[7\]\"" {  } { { "MIPS_VHDL.vhd" "" { Text "D:/Quartus/ProcDes/MIPS_VHDL.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699957548066 "|MIPS_VHDL|next_instruction_addr[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "next_instruction_addr\[8\] " "No output dependent on input pin \"next_instruction_addr\[8\]\"" {  } { { "MIPS_VHDL.vhd" "" { Text "D:/Quartus/ProcDes/MIPS_VHDL.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699957548066 "|MIPS_VHDL|next_instruction_addr[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "next_instruction_addr\[9\] " "No output dependent on input pin \"next_instruction_addr\[9\]\"" {  } { { "MIPS_VHDL.vhd" "" { Text "D:/Quartus/ProcDes/MIPS_VHDL.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699957548066 "|MIPS_VHDL|next_instruction_addr[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "next_instruction_addr\[10\] " "No output dependent on input pin \"next_instruction_addr\[10\]\"" {  } { { "MIPS_VHDL.vhd" "" { Text "D:/Quartus/ProcDes/MIPS_VHDL.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699957548066 "|MIPS_VHDL|next_instruction_addr[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "next_instruction_addr\[11\] " "No output dependent on input pin \"next_instruction_addr\[11\]\"" {  } { { "MIPS_VHDL.vhd" "" { Text "D:/Quartus/ProcDes/MIPS_VHDL.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699957548066 "|MIPS_VHDL|next_instruction_addr[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "next_instruction_addr\[12\] " "No output dependent on input pin \"next_instruction_addr\[12\]\"" {  } { { "MIPS_VHDL.vhd" "" { Text "D:/Quartus/ProcDes/MIPS_VHDL.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699957548066 "|MIPS_VHDL|next_instruction_addr[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "next_instruction_addr\[13\] " "No output dependent on input pin \"next_instruction_addr\[13\]\"" {  } { { "MIPS_VHDL.vhd" "" { Text "D:/Quartus/ProcDes/MIPS_VHDL.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699957548066 "|MIPS_VHDL|next_instruction_addr[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "next_instruction_addr\[14\] " "No output dependent on input pin \"next_instruction_addr\[14\]\"" {  } { { "MIPS_VHDL.vhd" "" { Text "D:/Quartus/ProcDes/MIPS_VHDL.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699957548066 "|MIPS_VHDL|next_instruction_addr[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "next_instruction_addr\[15\] " "No output dependent on input pin \"next_instruction_addr\[15\]\"" {  } { { "MIPS_VHDL.vhd" "" { Text "D:/Quartus/ProcDes/MIPS_VHDL.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699957548066 "|MIPS_VHDL|next_instruction_addr[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction_valid " "No output dependent on input pin \"instruction_valid\"" {  } { { "MIPS_VHDL.vhd" "" { Text "D:/Quartus/ProcDes/MIPS_VHDL.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699957548066 "|MIPS_VHDL|instruction_valid"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1699957548066 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1342 " "Implemented 1342 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "29 " "Implemented 29 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1699957548068 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1699957548068 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1271 " "Implemented 1271 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1699957548068 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1699957548068 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 57 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 57 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4851 " "Peak virtual memory: 4851 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699957548089 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 14 15:55:48 2023 " "Processing ended: Tue Nov 14 15:55:48 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699957548089 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699957548089 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699957548089 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1699957548089 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1699957601865 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699957601865 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 14 15:56:41 2023 " "Processing started: Tue Nov 14 15:56:41 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699957601865 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1699957601865 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp ProcDes -c ProcDes --netlist_type=sgate " "Command: quartus_npp ProcDes -c ProcDes --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1699957601870 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1699957602062 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4549 " "Peak virtual memory: 4549 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699957602091 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 14 15:56:42 2023 " "Processing ended: Tue Nov 14 15:56:42 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699957602091 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699957602091 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699957602091 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1699957602091 ""}
