 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fp32_to_fp16
Version: K-2015.06-SP4
Date   : Sun Aug  9 16:10:41 2020
****************************************

Operating Conditions: PVT_1P1V_0C   Library: fast_vdd1v0
Wire Load Model Mode: top

  Startpoint: a[23] (input port)
  Endpoint: b[6] (output port)
  Path Group: (none)
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 f
  a[23] (in)                               0.00       0.00 f
  U121/Y (INVXL)                           0.03       0.03 r
  U122/Y (OAI222XL)                        0.04       0.07 f
  U123/Y (AOI222XL)                        0.04       0.10 r
  U124/Y (NAND4BXL)                        0.04       0.15 f
  U125/Y (INVXL)                           0.03       0.18 r
  U138/Y (NOR2XL)                          0.02       0.20 f
  U139/Y (INVXL)                           0.03       0.23 r
  U154/Y (OAI222XL)                        0.04       0.27 f
  b[6] (out)                               0.00       0.27 f
  data arrival time                                   0.27
  -----------------------------------------------------------
  (Path is unconstrained)


1
