

================================================================
== Vitis HLS Report for 'sha256_verify'
================================================================
* Date:           Tue Jul 25 22:22:14 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        shav
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.696 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------+----------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                  |                                        |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                     Instance                     |                 Module                 |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------------------------+----------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_sha256_verify_Pipeline_VITIS_LOOP_60_1_fu_49  |sha256_verify_Pipeline_VITIS_LOOP_60_1  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +--------------------------------------------------+----------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      181|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|      515|      552|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       49|    -|
|Register             |        -|     -|      518|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|     1033|      782|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------+----------------------------------------+---------+----+-----+-----+-----+
    |                     Instance                     |                 Module                 | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------------------------------+----------------------------------------+---------+----+-----+-----+-----+
    |grp_sha256_verify_Pipeline_VITIS_LOOP_60_1_fu_49  |sha256_verify_Pipeline_VITIS_LOOP_60_1  |        0|   0|  515|  552|    0|
    +--------------------------------------------------+----------------------------------------+---------+----+-----+-----+-----+
    |Total                                             |                                        |        0|   0|  515|  552|    0|
    +--------------------------------------------------+----------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+----+---+-----+------------+------------+
    |   Variable Name   | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-------------------+----------+----+---+-----+------------+------------+
    |result_V_fu_63_p2  |      icmp|   0|  0|  179|         512|         512|
    |ap_block_state5    |        or|   0|  0|    2|           1|           1|
    +-------------------+----------+----+---+-----+------------+------------+
    |Total              |          |   0|  0|  181|         513|         513|
    +-------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  31|          6|    1|          6|
    |input_r_TREADY_int_regslice  |   9|          2|    1|          2|
    |output_r_TDATA_blk_n         |   9|          2|    1|          2|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  49|         10|    3|         10|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------+-----+----+-----+-----------+
    |                              Name                             |  FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                                      |    5|   0|    5|          0|
    |grp_sha256_verify_Pipeline_VITIS_LOOP_60_1_fu_49_ap_start_reg  |    1|   0|    1|          0|
    |trunc_ln145_1_loc_fu_34                                        |  512|   0|  512|          0|
    +---------------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                          |  518|   0|  518|          0|
    +---------------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+--------------+---------------+--------------+
|    RTL Ports    | Dir | Bits|   Protocol   | Source Object |    C Type    |
+-----------------+-----+-----+--------------+---------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_none|  sha256_verify|  return value|
|ap_rst_n         |   in|    1|  ap_ctrl_none|  sha256_verify|  return value|
|input_r_TDATA    |   in|  584|          axis|        input_r|       pointer|
|input_r_TVALID   |   in|    1|          axis|        input_r|       pointer|
|input_r_TREADY   |  out|    1|          axis|        input_r|       pointer|
|output_r_TDATA   |  out|    8|          axis|       output_r|       pointer|
|output_r_TVALID  |  out|    1|          axis|       output_r|       pointer|
|output_r_TREADY  |   in|    1|          axis|       output_r|       pointer|
+-----------------+-----+-----+--------------+---------------+--------------+

