sim_seconds                                  0.036089                       # Number of seconds simulated
sim_ticks                                 36089372000                       # Number of ticks simulated
final_tick                               4288597571500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                9783384                       # Simulator instruction rate (inst/s)
host_op_rate                                 10740878                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              357053459                       # Simulator tick rate (ticks/s)
host_mem_usage                                1608340                       # Number of bytes of host memory used
host_seconds                                   101.08                       # Real time elapsed on the host
sim_insts                                   988860692                       # Number of instructions simulated
sim_ops                                    1085639999                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.vram.atomic_fadd_count              0                       # atomic fadd count
system.realview.vram.atomic_min_count               0                       # atomic min count
system.realview.vram.atomic_inc_count               0                       # atomic inc count
system.mem_ctrls05.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls05.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls05.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls05.atomic_min_count                 0                       # atomic min count
system.mem_ctrls05.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls05.bytes_read::system.cpu0.inst        13824                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu0.data       544768                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu1.inst          256                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu1.data       539136                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu2.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu2.data       567040                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu3.inst         6144                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu3.data       554752                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu4.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu4.data       526080                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu5.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu5.data       576768                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu6.inst         4864                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu6.data       539648                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu7.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu7.data       555008                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::total          4439808                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu0.inst        13824                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu1.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu2.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu3.inst         6144                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu4.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu5.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu6.inst         4864                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu7.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::total        36608                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_written::writebacks       154624                       # Number of bytes written to this memory
system.mem_ctrls05.bytes_written::total        154624                       # Number of bytes written to this memory
system.mem_ctrls05.num_reads::system.cpu0.inst           54                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu0.data         2128                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu1.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu1.data         2106                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu2.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu2.data         2215                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu3.inst           24                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu3.data         2167                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu4.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu4.data         2055                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu5.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu5.data         2253                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu6.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu6.data         2108                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu7.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu7.data         2168                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::total             17343                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_writes::writebacks          604                       # Number of write requests responded to by this memory
system.mem_ctrls05.num_writes::total              604                       # Number of write requests responded to by this memory
system.mem_ctrls05.bw_read::system.cpu0.inst       383049                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu0.data     15094970                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu1.inst         7094                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu1.data     14938913                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu2.inst        78029                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu2.data     15712105                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu3.inst       170244                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu3.data     15371617                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu4.inst        92216                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu4.data     14577145                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu5.inst        85122                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu5.data     15981658                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu6.inst       134777                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu6.data     14953100                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu7.inst        63842                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu7.data     15378710                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::total           123022590                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu0.inst       383049                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu1.inst         7094                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu2.inst        78029                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu3.inst       170244                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu4.inst        92216                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu5.inst        85122                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu6.inst       134777                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu7.inst        63842                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::total        1014371                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_write::writebacks       4284475                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_write::total            4284475                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_total::writebacks       4284475                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu0.inst       383049                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu0.data     15094970                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu1.inst         7094                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu1.data     14938913                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu2.inst        78029                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu2.data     15712105                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu3.inst       170244                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu3.data     15371617                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu4.inst        92216                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu4.data     14577145                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu5.inst        85122                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu5.data     15981658                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu6.inst       134777                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu6.data     14953100                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu7.inst        63842                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu7.data     15378710                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::total          127307064                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.readReqs                     17343                       # Number of read requests accepted
system.mem_ctrls05.writeReqs                      604                       # Number of write requests accepted
system.mem_ctrls05.readBursts                  138744                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls05.writeBursts                   4832                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls05.bytesReadDRAM              4429792                       # Total number of bytes read from DRAM
system.mem_ctrls05.bytesReadWrQ                 10016                       # Total number of bytes read from write queue
system.mem_ctrls05.bytesWritten                155136                       # Total number of bytes written to DRAM
system.mem_ctrls05.bytesReadSys               4439808                       # Total read bytes from the system interface side
system.mem_ctrls05.bytesWrittenSys             154624                       # Total written bytes from the system interface side
system.mem_ctrls05.servicedByWrQ                  313                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls05.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls05.neitherReadNorWriteReqs        10359                       # Number of requests that are neither read nor write
system.mem_ctrls05.perBankRdBursts::0            8368                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::1            9248                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::2            8868                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::3            7720                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::4            7792                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::5            7169                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::6            8929                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::7            9833                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::8            9001                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::9            9729                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::10           9025                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::11           8914                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::12           8929                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::13           7656                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::14           9968                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::15           7282                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::0             320                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::1             296                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::2             272                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::3             248                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::4             296                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::5             280                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::6             392                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::7             280                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::8             321                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::9             288                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::10            360                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::11            352                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::12            304                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::13            232                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::14            320                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::15            287                       # Per bank write bursts
system.mem_ctrls05.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls05.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls05.totGap                 36110033000                       # Total gap between requests
system.mem_ctrls05.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::5              138744                       # Read request sizes (log2)
system.mem_ctrls05.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::5               4832                       # Write request sizes (log2)
system.mem_ctrls05.rdQLenPdf::0                 16930                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::1                 16940                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::2                 16968                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::3                 16992                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::4                 17017                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::5                 17046                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::6                 17077                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::7                 17094                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::8                   379                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::9                   358                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::10                  330                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::11                  307                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::12                  283                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::13                  254                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::14                  224                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::15                  207                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::16                    6                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::17                    5                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::18                    5                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::19                    3                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::20                    2                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::21                    2                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::22                    1                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::23                    1                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::15                  197                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::16                  198                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::17                  198                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::18                  198                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::19                  198                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::20                  198                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::21                  199                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::22                  199                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::23                  202                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::24                  202                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::25                  203                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::26                  203                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::27                  203                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::28                  203                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::29                  203                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::30                  203                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::31                  204                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::32                  204                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::33                  203                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::34                  203                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::35                  203                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::36                  203                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::37                  202                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::38                  202                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.bytesPerActivate::samples        18148                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::mean   252.640952                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::gmean   248.881135                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::stdev    25.404124                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::32-63          213      1.17%      1.17% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::64-95           15      0.08%      1.26% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::96-127           12      0.07%      1.32% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::160-191           11      0.06%      1.38% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::192-223           15      0.08%      1.47% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::224-255          201      1.11%      2.57% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::256-287        17681     97.43%    100.00% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::total        18148                       # Bytes accessed per row activation
system.mem_ctrls05.rdPerTurnAround::samples          203                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::mean   679.719212                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::gmean   342.250116                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::stdev   650.132191                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::0-63           33     16.26%     16.26% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::64-127           30     14.78%     31.03% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::128-191            7      3.45%     34.48% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::192-255            5      2.46%     36.95% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::256-319            8      3.94%     40.89% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::320-383            3      1.48%     42.36% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::384-447           11      5.42%     47.78% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::448-511            4      1.97%     49.75% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::512-575            7      3.45%     53.20% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::576-639            6      2.96%     56.16% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::640-703            5      2.46%     58.62% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::704-767            3      1.48%     60.10% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::768-831            7      3.45%     63.55% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::832-895           10      4.93%     68.47% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::896-959            8      3.94%     72.41% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::960-1023            5      2.46%     74.88% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1024-1087            2      0.99%     75.86% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1088-1151            2      0.99%     76.85% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1152-1215            1      0.49%     77.34% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1216-1279            4      1.97%     79.31% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1280-1343            8      3.94%     83.25% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1344-1407            6      2.96%     86.21% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1408-1471            1      0.49%     86.70% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1472-1535            4      1.97%     88.67% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1536-1599            1      0.49%     89.16% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1600-1663            1      0.49%     89.66% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1664-1727            5      2.46%     92.12% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1728-1791            2      0.99%     93.10% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1792-1855            1      0.49%     93.60% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1856-1919            2      0.99%     94.58% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1920-1983            1      0.49%     95.07% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1984-2047            2      0.99%     96.06% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::2112-2175            1      0.49%     96.55% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::2176-2239            1      0.49%     97.04% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::2240-2303            1      0.49%     97.54% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::2304-2367            2      0.99%     98.52% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::2432-2495            1      0.49%     99.01% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::2560-2623            1      0.49%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::2880-2943            1      0.49%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::total          203                       # Reads before turning the bus around for writes
system.mem_ctrls05.wrPerTurnAround::samples          203                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::mean    23.881773                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::gmean    23.846192                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::stdev     1.208801                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::16              3      1.48%      1.48% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::18              1      0.49%      1.97% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::22              1      0.49%      2.46% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::23              1      0.49%      2.96% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::24            195     96.06%     99.01% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::25              1      0.49%     99.51% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::32              1      0.49%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::total          203                       # Writes before turning the bus around for reads
system.mem_ctrls05.totQLat                 3630854450                       # Total ticks spent queuing
system.mem_ctrls05.totMemAccLat            5977259900                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls05.totBusLat                442979200                       # Total ticks spent in databus transfers
system.mem_ctrls05.avgQLat                   26228.62                       # Average queueing delay per DRAM burst
system.mem_ctrls05.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls05.avgMemAccLat              43178.62                       # Average memory access latency per DRAM burst
system.mem_ctrls05.avgRdBW                     122.75                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls05.avgWrBW                       4.30                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls05.avgRdBWSys                  123.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls05.avgWrBWSys                    4.28                       # Average system write bandwidth in MiByte/s
system.mem_ctrls05.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls05.busUtil                       1.27                       # Data bus utilization in percentage
system.mem_ctrls05.busUtilRead                   1.23                       # Data bus utilization in percentage for reads
system.mem_ctrls05.busUtilWrite                  0.04                       # Data bus utilization in percentage for writes
system.mem_ctrls05.avgRdQLen                     8.12                       # Average read queue length when enqueuing
system.mem_ctrls05.avgWrQLen                    30.91                       # Average write queue length when enqueuing
system.mem_ctrls05.readRowHits                 121083                       # Number of row buffer hits during reads
system.mem_ctrls05.writeRowHits                  4048                       # Number of row buffer hits during writes
system.mem_ctrls05.readRowHitRate               87.47                       # Row buffer hit rate for reads
system.mem_ctrls05.writeRowHitRate              83.77                       # Row buffer hit rate for writes
system.mem_ctrls05.avgGap                  2012037.28                       # Average gap between requests
system.mem_ctrls05.pageHitRate                  87.34                       # Row buffer hit rate, read and write combined
system.mem_ctrls05.memoryStateTime::IDLE  33665017400                       # Time in different power states
system.mem_ctrls05.memoryStateTime::REF     784326600                       # Time in different power states
system.mem_ctrls05.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls05.memoryStateTime::ACT    1638023500                       # Time in different power states
system.mem_ctrls05.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls05.actEnergy::0          9263116.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::1               9020592                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::2          8811331.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::3          9896947.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::4          9733046.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::5          9730022.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::6          8723635.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::7          9439113.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.preEnergy::0               6248928                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::1               6085320                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::2          5944152.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::3          6676512.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::4               6565944                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::5               6563904                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::6          5884992.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::7               6367656                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.readEnergy::0         52003660.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::1         50163609.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::2         48862195.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::3             55328832                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::4         54708326.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::5         54325939.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::6         48480806.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::7             52590720                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.writeEnergy::0        5902295.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::1        5938790.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::2        5842575.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::3        6237388.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::4        5813130.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::5        5965332.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::6        5567201.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::7        5872435.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::0      5740238148.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::1      5740238148.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::2      5740238148.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::3      5740238148.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::4      5740238148.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::5      5740238148.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::6      5740238148.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::7      5740238148.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.actBackEnergy::0      1795353022.080000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::1      1795861644.480000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::2      1795164347.520000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::3      1809623779.200000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::4        1812070584                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::5      1814833725.120000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::6      1800615936.960000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::7      1811919283.200000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.preBackEnergy::0       79250015184                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::1       79249569024                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::2       79250180688                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::3       79237496976                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::4       79235350656                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::5       79232926848                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::6       79245398592                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::7       79235483376                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.totalEnergy::0        86859024355.199997                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::1        86856877128.959991                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::2        86855043437.760010                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::3        86865498583.679993                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::4        86864479835.520004                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::5        86864583919.679993                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::6        86854909312.320007                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::7        86861910732.479996                       # Total energy per rank (pJ)
system.mem_ctrls05.averagePower::0          64.479416                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::1          64.477822                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::2          64.476461                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::3          64.484222                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::4          64.483466                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::5          64.483543                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::6          64.476361                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::7          64.481559                       # Core power per rank (mW)
system.mem_ctrls09.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls09.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls09.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls09.atomic_min_count                 0                       # atomic min count
system.mem_ctrls09.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls09.bytes_read::system.cpu0.inst         4352                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu0.data       550912                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu1.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu1.data       553984                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu2.dtb.walker         2304                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu2.inst         7680                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu2.data       547072                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu3.dtb.walker         6144                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu3.inst         9984                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu3.data       541184                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu4.inst         4864                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu4.data       529152                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu5.inst         4352                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu5.data       562688                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu6.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu6.data       550144                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu7.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu7.inst         6912                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu7.data       519168                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::total          4409600                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu0.inst         4352                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu1.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu2.inst         7680                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu3.inst         9984                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu4.inst         4864                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu5.inst         4352                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu6.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu7.inst         6912                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::total        46592                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_written::writebacks       166912                       # Number of bytes written to this memory
system.mem_ctrls09.bytes_written::total        166912                       # Number of bytes written to this memory
system.mem_ctrls09.num_reads::system.cpu0.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu0.data         2152                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu1.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu1.data         2164                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu2.dtb.walker            9                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu2.inst           30                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu2.data         2137                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu3.dtb.walker           24                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu3.inst           39                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu3.data         2114                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu4.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu4.data         2067                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu5.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu5.data         2198                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu6.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu6.data         2149                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu7.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu7.inst           27                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu7.data         2028                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::total             17225                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_writes::writebacks          652                       # Number of write requests responded to by this memory
system.mem_ctrls09.num_writes::total              652                       # Number of write requests responded to by this memory
system.mem_ctrls09.bw_read::system.cpu0.inst       120590                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu0.data     15265214                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu1.inst       106403                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu1.data     15350336                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu2.dtb.walker        63842                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu2.inst       212805                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu2.data     15158812                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu3.dtb.walker       170244                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu3.inst       276647                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu3.data     14995661                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu4.inst       134777                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu4.data     14662267                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu5.inst       120590                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu5.data     15591515                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu6.inst       127683                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu6.data     15243934                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu7.dtb.walker         7094                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu7.inst       191525                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu7.data     14385620                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::total           122185556                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu0.inst       120590                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu1.inst       106403                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu2.inst       212805                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu3.inst       276647                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu4.inst       134777                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu5.inst       120590                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu6.inst       127683                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu7.inst       191525                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::total        1291017                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_write::writebacks       4624963                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_write::total            4624963                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_total::writebacks       4624963                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu0.inst       120590                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu0.data     15265214                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu1.inst       106403                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu1.data     15350336                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu2.dtb.walker        63842                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu2.inst       212805                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu2.data     15158812                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu3.dtb.walker       170244                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu3.inst       276647                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu3.data     14995661                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu4.inst       134777                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu4.data     14662267                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu5.inst       120590                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu5.data     15591515                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu6.inst       127683                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu6.data     15243934                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu7.dtb.walker         7094                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu7.inst       191525                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu7.data     14385620                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::total          126810519                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.readReqs                     17225                       # Number of read requests accepted
system.mem_ctrls09.writeReqs                      652                       # Number of write requests accepted
system.mem_ctrls09.readBursts                  137800                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls09.writeBursts                   5216                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls09.bytesReadDRAM              4401664                       # Total number of bytes read from DRAM
system.mem_ctrls09.bytesReadWrQ                  7936                       # Total number of bytes read from write queue
system.mem_ctrls09.bytesWritten                166176                       # Total number of bytes written to DRAM
system.mem_ctrls09.bytesReadSys               4409600                       # Total read bytes from the system interface side
system.mem_ctrls09.bytesWrittenSys             166912                       # Total written bytes from the system interface side
system.mem_ctrls09.servicedByWrQ                  248                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls09.mergedWrBursts                   7                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls09.neitherReadNorWriteReqs        28642                       # Number of requests that are neither read nor write
system.mem_ctrls09.perBankRdBursts::0            8057                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::1           10640                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::2            9552                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::3            7848                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::4            8144                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::5            7904                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::6            9016                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::7            9875                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::8            8952                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::9            8561                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::10           8930                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::11           8552                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::12           6329                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::13           7896                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::14           9976                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::15           7320                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::0             248                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::1             288                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::2             552                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::3             400                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::4             296                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::5             288                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::6             336                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::7             377                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::8             208                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::9             232                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::10            512                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::11            496                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::12            327                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::13            184                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::14            201                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::15            248                       # Per bank write bursts
system.mem_ctrls09.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls09.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls09.totGap                 36095575000                       # Total gap between requests
system.mem_ctrls09.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::5              137800                       # Read request sizes (log2)
system.mem_ctrls09.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::5               5216                       # Write request sizes (log2)
system.mem_ctrls09.rdQLenPdf::0                 16760                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::1                 16786                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::2                 16804                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::3                 16833                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::4                 16844                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::5                 16867                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::6                 16895                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::7                 16918                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::8                   400                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::9                   366                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::10                  349                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::11                  321                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::12                  310                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::13                  287                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::14                  260                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::15                  238                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::16                   16                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::17                   16                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::18                   15                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::19                   14                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::20                   14                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::21                   14                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::22                   13                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::23                   12                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::24                    8                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::25                    8                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::26                    8                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::27                    8                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::28                    8                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::29                    9                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::30                   10                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::31                   10                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::32                    7                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::33                    7                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::34                    7                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::35                    7                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::36                    7                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::37                    8                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::38                    7                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::39                    7                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::40                    5                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::41                    5                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::42                    5                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::43                    5                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::44                    6                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::45                    5                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::46                    5                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::47                    5                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::48                    3                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::49                    3                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::50                    3                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::51                    4                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::52                    3                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::53                    2                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::54                    2                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::55                    2                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::56                    2                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::57                    2                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::58                    2                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::59                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::60                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::61                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::62                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::63                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::15                  211                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::16                  211                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::17                  211                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::18                  211                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::19                  211                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::20                  211                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::21                  212                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::22                  213                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::23                  219                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::24                  219                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::25                  219                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::26                  220                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::27                  220                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::28                  220                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::29                  220                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::30                  221                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::31                  220                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::32                  220                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::33                  220                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::34                  219                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::35                  219                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::36                  219                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::37                  218                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::38                  216                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::39                    2                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::40                    1                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::41                    1                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::42                    1                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::43                    1                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::44                    1                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::45                    1                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::46                    1                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.bytesPerActivate::samples        18099                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::mean   252.380795                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::gmean   248.327919                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::stdev    26.365185                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::32-63          229      1.27%      1.27% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::64-95           20      0.11%      1.38% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::96-127            8      0.04%      1.42% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::160-191            9      0.05%      1.47% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::192-223           19      0.10%      1.57% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::224-255          219      1.21%      2.78% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::256-287        17595     97.22%    100.00% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::total        18099                       # Bytes accessed per row activation
system.mem_ctrls09.rdPerTurnAround::samples          218                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::mean   629.137615                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::gmean   322.337651                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::stdev   628.874548                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::0-63           39     17.89%     17.89% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::64-127           22     10.09%     27.98% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::128-191           11      5.05%     33.03% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::192-255           11      5.05%     38.07% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::256-319            5      2.29%     40.37% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::320-383            7      3.21%     43.58% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::384-447            7      3.21%     46.79% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::448-511            8      3.67%     50.46% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::512-575           10      4.59%     55.05% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::576-639           12      5.50%     60.55% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::640-703            7      3.21%     63.76% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::704-767            9      4.13%     67.89% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::768-831            9      4.13%     72.02% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::832-895            6      2.75%     74.77% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::896-959            3      1.38%     76.15% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::960-1023            2      0.92%     77.06% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1024-1087            9      4.13%     81.19% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1088-1151            9      4.13%     85.32% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1216-1279            1      0.46%     85.78% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1280-1343            3      1.38%     87.16% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1344-1407            2      0.92%     88.07% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1408-1471            3      1.38%     89.45% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1472-1535            2      0.92%     90.37% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1536-1599            1      0.46%     90.83% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1600-1663            4      1.83%     92.66% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1664-1727            2      0.92%     93.58% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1728-1791            1      0.46%     94.04% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1792-1855            1      0.46%     94.50% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1856-1919            2      0.92%     95.41% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1920-1983            3      1.38%     96.79% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::2048-2111            1      0.46%     97.25% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::2304-2367            1      0.46%     97.71% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::2368-2431            1      0.46%     98.17% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::2624-2687            3      1.38%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::3776-3839            1      0.46%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::total          218                       # Reads before turning the bus around for writes
system.mem_ctrls09.wrPerTurnAround::samples          218                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::mean    23.821101                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::gmean    23.749099                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::stdev     1.744013                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::16              6      2.75%      2.75% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::17              1      0.46%      3.21% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::18              1      0.46%      3.67% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::22              1      0.46%      4.13% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::23              1      0.46%      4.59% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::24            204     93.58%     98.17% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::25              1      0.46%     98.62% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::32              3      1.38%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::total          218                       # Writes before turning the bus around for reads
system.mem_ctrls09.totQLat                 3646554200                       # Total ticks spent queuing
system.mem_ctrls09.totMemAccLat            5978060600                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls09.totBusLat                440166400                       # Total ticks spent in databus transfers
system.mem_ctrls09.avgQLat                   26510.37                       # Average queueing delay per DRAM burst
system.mem_ctrls09.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls09.avgMemAccLat              43460.37                       # Average memory access latency per DRAM burst
system.mem_ctrls09.avgRdBW                     121.97                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls09.avgWrBW                       4.60                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls09.avgRdBWSys                  122.19                       # Average system read bandwidth in MiByte/s
system.mem_ctrls09.avgWrBWSys                    4.62                       # Average system write bandwidth in MiByte/s
system.mem_ctrls09.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls09.busUtil                       1.27                       # Data bus utilization in percentage
system.mem_ctrls09.busUtilRead                   1.22                       # Data bus utilization in percentage for reads
system.mem_ctrls09.busUtilWrite                  0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls09.avgRdQLen                     8.14                       # Average read queue length when enqueuing
system.mem_ctrls09.avgWrQLen                    31.43                       # Average write queue length when enqueuing
system.mem_ctrls09.readRowHits                 120309                       # Number of row buffer hits during reads
system.mem_ctrls09.writeRowHits                  4337                       # Number of row buffer hits during writes
system.mem_ctrls09.readRowHitRate               87.46                       # Row buffer hit rate for reads
system.mem_ctrls09.writeRowHitRate              83.26                       # Row buffer hit rate for writes
system.mem_ctrls09.avgGap                  2019106.95                       # Average gap between requests
system.mem_ctrls09.pageHitRate                  87.31                       # Row buffer hit rate, read and write combined
system.mem_ctrls09.memoryStateTime::IDLE  33656486600                       # Time in different power states
system.mem_ctrls09.memoryStateTime::REF     784326600                       # Time in different power states
system.mem_ctrls09.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls09.memoryStateTime::ACT    1646554300                       # Time in different power states
system.mem_ctrls09.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls09.actEnergy::0          10031817.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::1          9826185.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::2          8983094.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::3               9921744                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::4          9572169.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::5          9371980.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::6          8451475.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::7               9537696                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.preEnergy::0               6767496                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::1               6628776                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::2               6060024                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::3               6693240                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::4               6457416                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::5               6322368                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::6          5701392.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::7               6434160                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.readEnergy::0             56774016                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::1         54051878.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::2             49972416                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::3         55879948.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::4             54028416                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::5         51487987.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::6         46427097.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::7         53356492.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.writeEnergy::0        6074818.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::1        6900940.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::2        5842575.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::3        5913077.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::4        5616967.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::5        6310379.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::6        5636874.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::7        5746775.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::0      5740238148.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::1      5740238148.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::2      5740238148.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::3      5740238148.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::4      5740238148.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::5      5740238148.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::6      5740238148.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::7      5740238148.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.actBackEnergy::0      1801564781.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::1      1809422026.560000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::2      1798368422.400000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::3      1810732187.520000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::4      1808302510.080000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::5      1814019217.920000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::6      1802403694.080000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::7      1815475864.320000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.preBackEnergy::0       79244566272                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::1       79237673952                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::2       79247370096                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::3       79236524688                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::4       79238655984                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::5       79233641328                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::6       79243830384                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::7       79232363568                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.totalEnergy::0        86866017350.399994                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::1        86864741907.839996                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::2        86856834776.639999                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::3        86865903034.559998                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::4        86862871611.839996                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::5        86861391409.919998                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::6        86852689065.600006                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::7        86863152704.640015                       # Total energy per rank (pJ)
system.mem_ctrls09.averagePower::0          64.484607                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::1          64.483660                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::2          64.477791                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::3          64.484522                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::4          64.482272                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::5          64.481173                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::6          64.474713                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::7          64.482481                       # Core power per rank (mW)
system.mem_ctrls06.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls06.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls06.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls06.atomic_min_count                 0                       # atomic min count
system.mem_ctrls06.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls06.bytes_read::system.cpu0.inst         7424                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu0.data       534528                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu1.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu1.data       536320                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu2.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu2.data       547072                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu3.inst         9216                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu3.data       538624                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu4.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu4.data       512000                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu5.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu5.data       581632                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu6.inst         6400                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu6.data       523264                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu7.inst         5632                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu7.data       536320                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::total          4350976                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu0.inst         7424                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu1.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu2.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu3.inst         9216                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu4.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu5.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu6.inst         6400                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu7.inst         5632                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::total        41216                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_written::writebacks       164608                       # Number of bytes written to this memory
system.mem_ctrls06.bytes_written::total        164608                       # Number of bytes written to this memory
system.mem_ctrls06.num_reads::system.cpu0.inst           29                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu0.data         2088                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu1.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu1.data         2095                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu2.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu2.data         2137                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu3.inst           36                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu3.data         2104                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu4.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu4.data         2000                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu5.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu5.data         2272                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu6.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu6.data         2044                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu7.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu7.data         2095                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::total             16996                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_writes::writebacks          643                       # Number of write requests responded to by this memory
system.mem_ctrls06.num_writes::total              643                       # Number of write requests responded to by this memory
system.mem_ctrls06.bw_read::system.cpu0.inst       205712                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu0.data     14811230                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu1.inst        78029                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu1.data     14860885                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu2.inst       106403                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu2.data     15158812                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu3.inst       255366                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu3.data     14924726                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu4.inst        92216                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu4.data     14187002                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu5.inst        70935                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu5.data     16116435                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu6.inst       177338                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu6.data     14499116                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu7.inst       156057                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu7.data     14860885                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::total           120561145                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu0.inst       205712                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu1.inst        78029                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu2.inst       106403                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu3.inst       255366                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu4.inst        92216                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu5.inst        70935                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu6.inst       177338                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu7.inst       156057                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::total        1142054                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_write::writebacks       4561121                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_write::total            4561121                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_total::writebacks       4561121                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu0.inst       205712                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu0.data     14811230                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu1.inst        78029                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu1.data     14860885                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu2.inst       106403                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu2.data     15158812                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu3.inst       255366                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu3.data     14924726                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu4.inst        92216                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu4.data     14187002                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu5.inst        70935                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu5.data     16116435                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu6.inst       177338                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu6.data     14499116                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu7.inst       156057                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu7.data     14860885                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::total          125122266                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.readReqs                     16996                       # Number of read requests accepted
system.mem_ctrls06.writeReqs                      643                       # Number of write requests accepted
system.mem_ctrls06.readBursts                  135968                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls06.writeBursts                   5144                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls06.bytesReadDRAM              4344288                       # Total number of bytes read from DRAM
system.mem_ctrls06.bytesReadWrQ                  6688                       # Total number of bytes read from write queue
system.mem_ctrls06.bytesWritten                164608                       # Total number of bytes written to DRAM
system.mem_ctrls06.bytesReadSys               4350976                       # Total read bytes from the system interface side
system.mem_ctrls06.bytesWrittenSys             164608                       # Total written bytes from the system interface side
system.mem_ctrls06.servicedByWrQ                  209                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls06.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls06.neitherReadNorWriteReqs        11129                       # Number of requests that are neither read nor write
system.mem_ctrls06.perBankRdBursts::0            8176                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::1            7576                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::2            9128                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::3            7409                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::4            7640                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::5            8136                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::6            7104                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::7            9273                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::8            7816                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::9            8112                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::10           7851                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::11           8216                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::12          10609                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::13          10705                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::14          11008                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::15           7000                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::0             248                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::1             304                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::2             329                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::3             232                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::4             472                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::5             256                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::6             407                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::7             352                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::8             248                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::9             240                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::10            536                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::11            336                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::12            448                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::13            256                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::14            256                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::15            224                       # Per bank write bursts
system.mem_ctrls06.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls06.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls06.totGap                 36109951000                       # Total gap between requests
system.mem_ctrls06.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::5              135968                       # Read request sizes (log2)
system.mem_ctrls06.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::5               5144                       # Write request sizes (log2)
system.mem_ctrls06.rdQLenPdf::0                 16538                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::1                 16561                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::2                 16579                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::3                 16596                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::4                 16610                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::5                 16632                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::6                 16661                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::7                 16682                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::8                   402                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::9                   372                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::10                  355                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::11                  338                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::12                  325                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::13                  307                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::14                  278                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::15                  259                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::16                   16                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::17                   16                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::18                   15                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::19                   15                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::20                   14                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::21                   10                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::22                   10                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::23                    8                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::24                    4                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::25                    4                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::26                    4                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::27                    4                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::28                    4                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::29                    4                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::30                    4                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::31                    6                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::32                    5                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::33                    5                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::34                    6                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::35                    7                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::36                    8                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::37                    8                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::38                    8                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::39                    6                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::40                    6                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::41                    6                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::42                    5                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::43                    4                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::44                    5                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::45                    5                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::46                    5                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::47                    5                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::48                    4                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::49                    4                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::50                    4                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::51                    4                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::52                    2                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::53                    3                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::54                    3                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::55                    3                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::56                    1                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::57                    1                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::58                    1                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::59                    1                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::60                    1                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::15                  211                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::16                  211                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::17                  213                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::18                  213                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::19                  213                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::20                  213                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::21                  214                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::22                  215                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::23                  216                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::24                  216                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::25                  216                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::26                  216                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::27                  216                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::28                  216                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::29                  216                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::30                  216                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::31                  216                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::32                  216                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::33                  214                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::34                  214                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::35                  214                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::36                  214                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::37                  213                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::38                  212                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.bytesPerActivate::samples        17864                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::mean   252.401254                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::gmean   248.402027                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::stdev    26.229058                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::32-63          223      1.25%      1.25% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::64-95           16      0.09%      1.34% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::96-127           13      0.07%      1.41% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::160-191           13      0.07%      1.48% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::192-223           17      0.10%      1.58% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::224-255          214      1.20%      2.78% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::256-287        17368     97.22%    100.00% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::total        17864                       # Bytes accessed per row activation
system.mem_ctrls06.rdPerTurnAround::samples          216                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::mean   627.254630                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::gmean   326.341687                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::stdev   620.187125                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::0-63           38     17.59%     17.59% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::64-127           24     11.11%     28.70% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::128-191            5      2.31%     31.02% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::192-255           12      5.56%     36.57% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::256-319           14      6.48%     43.06% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::320-383            7      3.24%     46.30% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::384-447            7      3.24%     49.54% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::448-511            6      2.78%     52.31% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::512-575            9      4.17%     56.48% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::576-639            6      2.78%     59.26% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::640-703           10      4.63%     63.89% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::704-767           13      6.02%     69.91% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::768-831            8      3.70%     73.61% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::832-895            3      1.39%     75.00% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::896-959            4      1.85%     76.85% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::960-1023            2      0.93%     77.78% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1024-1087            1      0.46%     78.24% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1088-1151            3      1.39%     79.63% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1152-1215            3      1.39%     81.02% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1216-1279            6      2.78%     83.80% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1280-1343            3      1.39%     85.19% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1344-1407            3      1.39%     86.57% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1408-1471            8      3.70%     90.28% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1472-1535            2      0.93%     91.20% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1536-1599            3      1.39%     92.59% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1600-1663            3      1.39%     93.98% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1792-1855            2      0.93%     94.91% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1920-1983            1      0.46%     95.37% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1984-2047            1      0.46%     95.83% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::2048-2111            1      0.46%     96.30% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::2112-2175            1      0.46%     96.76% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::2304-2367            1      0.46%     97.22% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::2368-2431            2      0.93%     98.15% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::2432-2495            3      1.39%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::3072-3135            1      0.46%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::total          216                       # Reads before turning the bus around for writes
system.mem_ctrls06.wrPerTurnAround::samples          216                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::mean    23.814815                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::gmean    23.787948                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::stdev     1.026606                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::16              1      0.46%      0.46% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::17              1      0.46%      0.93% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::18              3      1.39%      2.31% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::22              3      1.39%      3.70% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::23              1      0.46%      4.17% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::24            207     95.83%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::total          216                       # Writes before turning the bus around for reads
system.mem_ctrls06.totQLat                 3612794950                       # Total ticks spent queuing
system.mem_ctrls06.totMemAccLat            5913910000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls06.totBusLat                434428800                       # Total ticks spent in databus transfers
system.mem_ctrls06.avgQLat                   26611.83                       # Average queueing delay per DRAM burst
system.mem_ctrls06.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls06.avgMemAccLat              43561.83                       # Average memory access latency per DRAM burst
system.mem_ctrls06.avgRdBW                     120.38                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls06.avgWrBW                       4.56                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls06.avgRdBWSys                  120.56                       # Average system read bandwidth in MiByte/s
system.mem_ctrls06.avgWrBWSys                    4.56                       # Average system write bandwidth in MiByte/s
system.mem_ctrls06.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls06.busUtil                       1.25                       # Data bus utilization in percentage
system.mem_ctrls06.busUtilRead                   1.20                       # Data bus utilization in percentage for reads
system.mem_ctrls06.busUtilWrite                  0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls06.avgRdQLen                     8.16                       # Average read queue length when enqueuing
system.mem_ctrls06.avgWrQLen                    31.43                       # Average write queue length when enqueuing
system.mem_ctrls06.readRowHits                 118749                       # Number of row buffer hits during reads
system.mem_ctrls06.writeRowHits                  4290                       # Number of row buffer hits during writes
system.mem_ctrls06.readRowHitRate               87.47                       # Row buffer hit rate for reads
system.mem_ctrls06.writeRowHitRate              83.40                       # Row buffer hit rate for writes
system.mem_ctrls06.avgGap                  2047165.43                       # Average gap between requests
system.mem_ctrls06.pageHitRate                  87.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls06.memoryStateTime::IDLE  33648475200                       # Time in different power states
system.mem_ctrls06.memoryStateTime::REF     784326600                       # Time in different power states
system.mem_ctrls06.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls06.memoryStateTime::ACT    1654565700                       # Time in different power states
system.mem_ctrls06.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls06.actEnergy::0          8864553.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::1               9238320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::2               9186912                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::3          9073209.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::4          8665574.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::5          8768995.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::6          10823500.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::7          9829814.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.preEnergy::0               5980056                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::1               6232200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::2               6197520                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::3               6120816                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::4               5845824                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::5          5915592.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::6               7301568                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::7               6631224                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.readEnergy::0         49170201.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::1             51380160                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::2         50552486.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::3         49753766.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::4             48062976                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::5         48385958.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::6         61013721.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::7         55333324.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.writeEnergy::0        5969064.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::1        6078551.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::2        6323650.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::3        6353510.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::4        5683322.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::5             5806080                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::6        6201308.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::7        5706547.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::0      5740238148.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::1      5740238148.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::2      5740238148.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::3      5740238148.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::4      5740238148.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::5      5740238148.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::6      5740238148.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::7      5740238148.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.actBackEnergy::0      1791943801.920000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::1      1798815156.480000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::2      1805438082.240000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::3      1804182258.240000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::4      1796348652.480000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::5      1799202136.320000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::6      1826883999.360000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::7      1815966702.720000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.preBackEnergy::0       79253005728                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::1       79246978224                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::2       79241168640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::3       79242270240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::4       79249141824                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::5       79246638768                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::6       79222356432                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::7       79231933008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.totalEnergy::0        86855171554.559998                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::1         86858960760                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::2        86859105439.680008                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::3        86857991949.120010                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::4        86853986322.239990                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::5        86854955678.400009                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::6        86874818678.399994                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::7        86865638769.600006                       # Total energy per rank (pJ)
system.mem_ctrls06.averagePower::0          64.476556                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::1          64.479369                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::2          64.479476                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::3          64.478650                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::4          64.475676                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::5          64.476396                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::6          64.491141                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::7          64.484326                       # Core power per rank (mW)
system.mem_ctrls02.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls02.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls02.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls02.atomic_min_count                 0                       # atomic min count
system.mem_ctrls02.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls02.bytes_read::system.cpu0.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu0.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu0.data       548096                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu1.inst         4096                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu1.data       529920                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu2.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu2.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu2.data       522240                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu3.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu3.inst         9216                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu3.data       501248                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu4.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu4.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu4.data       514048                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu5.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu5.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu5.data       540672                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu6.inst         4864                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu6.data       531712                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu7.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu7.data       535296                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::total          4260096                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu0.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu1.inst         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu2.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu3.inst         9216                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu4.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu5.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu6.inst         4864                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu7.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::total        35072                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_written::writebacks       167168                       # Number of bytes written to this memory
system.mem_ctrls02.bytes_written::total        167168                       # Number of bytes written to this memory
system.mem_ctrls02.num_reads::system.cpu0.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu0.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu0.data         2141                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu1.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu1.data         2070                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu2.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu2.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu2.data         2040                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu3.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu3.inst           36                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu3.data         1958                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu4.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu4.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu4.data         2008                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu5.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu5.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu5.data         2112                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu6.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu6.data         2077                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu7.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu7.data         2091                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::total             16641                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_writes::writebacks          653                       # Number of write requests responded to by this memory
system.mem_ctrls02.num_writes::total              653                       # Number of write requests responded to by this memory
system.mem_ctrls02.bw_read::system.cpu0.dtb.walker         7094                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu0.inst       141870                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu0.data     15187186                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu1.inst       113496                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu1.data     14683547                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu2.dtb.walker        14187                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu2.inst        70935                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu2.data     14470742                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu3.dtb.walker        14187                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu3.inst       255366                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu3.data     13889075                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu4.dtb.walker         7094                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu4.inst        99309                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu4.data     14243750                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu5.dtb.walker         7094                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu5.inst        56748                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu5.data     14981474                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu6.inst       134777                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu6.data     14733202                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu7.inst        99309                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu7.data     14832511                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::total           118042952                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu0.inst       141870                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu1.inst       113496                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu2.inst        70935                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu3.inst       255366                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu4.inst        99309                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu5.inst        56748                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu6.inst       134777                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu7.inst        99309                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::total         971810                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_write::writebacks       4632056                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_write::total            4632056                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_total::writebacks       4632056                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu0.dtb.walker         7094                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu0.inst       141870                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu0.data     15187186                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu1.inst       113496                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu1.data     14683547                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu2.dtb.walker        14187                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu2.inst        70935                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu2.data     14470742                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu3.dtb.walker        14187                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu3.inst       255366                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu3.data     13889075                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu4.dtb.walker         7094                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu4.inst        99309                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu4.data     14243750                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu5.dtb.walker         7094                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu5.inst        56748                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu5.data     14981474                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu6.inst       134777                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu6.data     14733202                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu7.inst        99309                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu7.data     14832511                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::total          122675008                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.readReqs                     16641                       # Number of read requests accepted
system.mem_ctrls02.writeReqs                      653                       # Number of write requests accepted
system.mem_ctrls02.readBursts                  133128                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls02.writeBursts                   5224                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls02.bytesReadDRAM              4253600                       # Total number of bytes read from DRAM
system.mem_ctrls02.bytesReadWrQ                  6496                       # Total number of bytes read from write queue
system.mem_ctrls02.bytesWritten                166656                       # Total number of bytes written to DRAM
system.mem_ctrls02.bytesReadSys               4260096                       # Total read bytes from the system interface side
system.mem_ctrls02.bytesWrittenSys             167168                       # Total written bytes from the system interface side
system.mem_ctrls02.servicedByWrQ                  203                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls02.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls02.neitherReadNorWriteReqs         8463                       # Number of requests that are neither read nor write
system.mem_ctrls02.perBankRdBursts::0            8921                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::1            6928                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::2            9048                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::3            7688                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::4            7330                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::5            7608                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::6            8864                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::7            8393                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::8            9250                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::9            8912                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::10           8593                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::11           7121                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::12           8881                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::13           8704                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::14           7747                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::15           8937                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::0             200                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::1             264                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::2             400                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::3             264                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::4             304                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::5             280                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::6             320                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::7             408                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::8             440                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::9             328                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::10            488                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::11            288                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::12            248                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::13            272                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::14            344                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::15            360                       # Per bank write bursts
system.mem_ctrls02.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls02.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls02.totGap                 36102551000                       # Total gap between requests
system.mem_ctrls02.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::5              133128                       # Read request sizes (log2)
system.mem_ctrls02.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::5               5224                       # Write request sizes (log2)
system.mem_ctrls02.rdQLenPdf::0                 16256                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::1                 16269                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::2                 16293                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::3                 16310                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::4                 16321                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::5                 16352                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::6                 16376                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::7                 16390                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::8                   345                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::9                   320                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::10                  297                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::11                  280                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::12                  269                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::13                  239                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::14                  215                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::15                  201                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::16                    7                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::17                    6                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::18                    5                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::19                    5                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::20                    6                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::21                    5                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::22                    5                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::23                    6                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::24                    8                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::25                    8                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::26                    8                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::27                    9                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::28                    8                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::29                   10                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::30                   12                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::31                   11                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::32                    9                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::33                   11                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::34                   11                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::35                   10                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::36                   10                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::37                    8                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::38                    6                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::39                    6                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::40                    2                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::15                  213                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::16                  214                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::17                  216                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::18                  218                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::19                  218                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::20                  219                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::21                  219                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::22                  220                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::23                  221                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::24                  221                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::25                  221                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::26                  219                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::27                  219                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::28                  219                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::29                  219                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::30                  219                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::31                  218                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::32                  218                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::33                  216                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::34                  216                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::35                  216                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::36                  215                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::37                  215                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::38                  214                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.bytesPerActivate::samples        17545                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::mean   251.938216                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::gmean   247.500979                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::stdev    27.755246                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::32-63          240      1.37%      1.37% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::64-95           23      0.13%      1.50% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::96-127           14      0.08%      1.58% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::128-159            6      0.03%      1.61% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::160-191           14      0.08%      1.69% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::192-223           24      0.14%      1.83% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::224-255          225      1.28%      3.11% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::256-287        16999     96.89%    100.00% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::total        17545                       # Bytes accessed per row activation
system.mem_ctrls02.rdPerTurnAround::samples          218                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::mean   604.316514                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::gmean   320.348062                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::stdev   610.563656                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::0-63           35     16.06%     16.06% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::64-127           23     10.55%     26.61% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::128-191           14      6.42%     33.03% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::192-255            8      3.67%     36.70% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::256-319            9      4.13%     40.83% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::320-383            7      3.21%     44.04% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::384-447           10      4.59%     48.62% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::448-511            4      1.83%     50.46% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::512-575           15      6.88%     57.34% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::576-639           10      4.59%     61.93% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::640-703            7      3.21%     65.14% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::704-767            9      4.13%     69.27% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::768-831            5      2.29%     71.56% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::832-895            7      3.21%     74.77% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::896-959            9      4.13%     78.90% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::960-1023            4      1.83%     80.73% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1024-1087            6      2.75%     83.49% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1088-1151            4      1.83%     85.32% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1152-1215            4      1.83%     87.16% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1216-1279            4      1.83%     88.99% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1280-1343            5      2.29%     91.28% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1408-1471            5      2.29%     93.58% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1472-1535            1      0.46%     94.04% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1664-1727            1      0.46%     94.50% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1792-1855            1      0.46%     94.95% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1856-1919            1      0.46%     95.41% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1920-1983            1      0.46%     95.87% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::2048-2111            1      0.46%     96.33% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::2176-2239            1      0.46%     96.79% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::2304-2367            2      0.92%     97.71% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::2368-2431            1      0.46%     98.17% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::2496-2559            1      0.46%     98.62% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::2560-2623            1      0.46%     99.08% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::2944-3007            1      0.46%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::3712-3775            1      0.46%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::total          218                       # Reads before turning the bus around for writes
system.mem_ctrls02.wrPerTurnAround::samples          218                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::mean    23.889908                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::gmean    23.853392                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::stdev     1.279685                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::16              1      0.46%      0.46% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::17              1      0.46%      0.92% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::18              2      0.92%      1.83% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::19              1      0.46%      2.29% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::21              1      0.46%      2.75% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::22              2      0.92%      3.67% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::23              2      0.92%      4.59% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::24            205     94.04%     98.62% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::25              1      0.46%     99.08% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::32              2      0.92%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::total          218                       # Writes before turning the bus around for reads
system.mem_ctrls02.totQLat                 3502779550                       # Total ticks spent queuing
system.mem_ctrls02.totMemAccLat            5755858300                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls02.totBusLat                425360000                       # Total ticks spent in databus transfers
system.mem_ctrls02.avgQLat                   26351.55                       # Average queueing delay per DRAM burst
system.mem_ctrls02.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls02.avgMemAccLat              43301.55                       # Average memory access latency per DRAM burst
system.mem_ctrls02.avgRdBW                     117.86                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls02.avgWrBW                       4.62                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls02.avgRdBWSys                  118.04                       # Average system read bandwidth in MiByte/s
system.mem_ctrls02.avgWrBWSys                    4.63                       # Average system write bandwidth in MiByte/s
system.mem_ctrls02.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls02.busUtil                       1.22                       # Data bus utilization in percentage
system.mem_ctrls02.busUtilRead                   1.18                       # Data bus utilization in percentage for reads
system.mem_ctrls02.busUtilWrite                  0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls02.avgRdQLen                     8.13                       # Average read queue length when enqueuing
system.mem_ctrls02.avgWrQLen                    30.76                       # Average write queue length when enqueuing
system.mem_ctrls02.readRowHits                 116244                       # Number of row buffer hits during reads
system.mem_ctrls02.writeRowHits                  4344                       # Number of row buffer hits during writes
system.mem_ctrls02.readRowHitRate               87.45                       # Row buffer hit rate for reads
system.mem_ctrls02.writeRowHitRate              83.15                       # Row buffer hit rate for writes
system.mem_ctrls02.avgGap                  2087576.67                       # Average gap between requests
system.mem_ctrls02.pageHitRate                  87.29                       # Row buffer hit rate, read and write combined
system.mem_ctrls02.memoryStateTime::IDLE  33666063950                       # Time in different power states
system.mem_ctrls02.memoryStateTime::REF     784326600                       # Time in different power states
system.mem_ctrls02.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls02.memoryStateTime::ACT    1636976950                       # Time in different power states
system.mem_ctrls02.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls02.actEnergy::0          8770204.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::1               9253440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::2          8558524.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::3          9354441.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::4          9799574.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::5               8382528                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::6          9554025.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::7               9259488                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.preEnergy::0               5916408                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::1               6242400                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::2               5773608                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::3               6310536                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::4               6610824                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::5               5654880                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::6               6445176                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::7               6246480                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.readEnergy::0         49014950.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::1             51497472                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::2         47275238.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::3         51709132.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::4         54705830.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::5         45865996.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::6         53212723.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::7         51059174.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.writeEnergy::0        5646827.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::1        6167715.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::2        5812715.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::3        6174766.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::4        6104678.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::5        5753410.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::6        5908930.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::7        6001827.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::0      5740238148.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::1      5740238148.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::2      5740238148.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::3      5740238148.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::4      5740238148.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::5      5740238148.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::6      5740238148.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::7      5740238148.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.actBackEnergy::0      1789847314.560000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::1      1797008630.400000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::2      1792248099.840000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::3      1806008209.920000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::4      1808913513.600000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::5      1804478457.600000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::6      1816581208.320000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::7      1812827306.880000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.preBackEnergy::0       79254844752                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::1       79248562896                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::2       79252738800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::3       79240668528                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::4       79238120016                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::5       79242010416                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::6       79231393968                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::7       79234686864                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.totalEnergy::0        86854278605.759995                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::1        86858970702.720001                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::2        86852645135.039993                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::3        86860463762.880005                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::4        86864492585.279999                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::5        86852383837.440002                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::6        86863334180.160004                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::7        86860319289.600006                       # Total energy per rank (pJ)
system.mem_ctrls02.averagePower::0          64.475893                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::1          64.479376                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::2          64.474680                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::3          64.480485                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::4          64.483475                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::5          64.474486                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::6          64.482615                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::7          64.480377                       # Core power per rank (mW)
system.mem_ctrls11.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls11.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls11.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls11.atomic_min_count                 0                       # atomic min count
system.mem_ctrls11.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls11.bytes_read::system.cpu0.dtb.walker         3328                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu0.inst         6400                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu0.data       565248                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu1.dtb.walker         3072                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu1.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu1.data       579840                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu2.inst         5632                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu2.data       534272                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu3.inst         8192                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu3.data       539904                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu4.dtb.walker         4096                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu4.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu4.data       523520                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu5.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu5.inst         7168                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu5.data       555776                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu6.dtb.walker         2560                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu6.inst         5632                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu6.data       558080                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu7.dtb.walker         4608                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu7.inst         5376                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu7.data       529152                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::total          4447232                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu0.inst         6400                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu1.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu2.inst         5632                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu3.inst         8192                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu4.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu5.inst         7168                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu6.inst         5632                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu7.inst         5376                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::total        43008                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_written::writebacks       168448                       # Number of bytes written to this memory
system.mem_ctrls11.bytes_written::total        168448                       # Number of bytes written to this memory
system.mem_ctrls11.num_reads::system.cpu0.dtb.walker           13                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu0.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu0.data         2208                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu1.dtb.walker           12                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu1.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu1.data         2265                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu2.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu2.data         2087                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu3.inst           32                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu3.data         2109                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu4.dtb.walker           16                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu4.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu4.data         2045                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu5.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu5.inst           28                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu5.data         2171                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu6.dtb.walker           10                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu6.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu6.data         2180                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu7.dtb.walker           18                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu7.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu7.data         2067                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::total             17372                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_writes::writebacks          658                       # Number of write requests responded to by this memory
system.mem_ctrls11.num_writes::total              658                       # Number of write requests responded to by this memory
system.mem_ctrls11.bw_read::system.cpu0.dtb.walker        92216                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu0.inst       177338                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu0.data     15662450                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu1.dtb.walker        85122                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu1.inst        56748                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu1.data     16066780                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu2.inst       156057                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu2.data     14804137                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu3.inst       226992                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu3.data     14960194                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu4.dtb.walker       113496                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu4.inst        70935                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu4.data     14506210                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu5.dtb.walker        21281                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu5.inst       198618                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu5.data     15399991                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu6.dtb.walker        70935                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu6.inst       156057                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu6.data     15463832                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu7.dtb.walker       127683                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu7.inst       148964                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu7.data     14662267                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::total           123228301                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu0.inst       177338                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu1.inst        56748                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu2.inst       156057                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu3.inst       226992                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu4.inst        70935                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu5.inst       198618                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu6.inst       156057                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu7.inst       148964                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::total        1191708                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_write::writebacks       4667524                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_write::total            4667524                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_total::writebacks       4667524                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu0.dtb.walker        92216                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu0.inst       177338                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu0.data     15662450                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu1.dtb.walker        85122                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu1.inst        56748                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu1.data     16066780                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu2.inst       156057                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu2.data     14804137                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu3.inst       226992                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu3.data     14960194                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu4.dtb.walker       113496                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu4.inst        70935                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu4.data     14506210                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu5.dtb.walker        21281                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu5.inst       198618                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu5.data     15399991                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu6.dtb.walker        70935                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu6.inst       156057                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu6.data     15463832                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu7.dtb.walker       127683                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu7.inst       148964                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu7.data     14662267                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::total          127895825                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.readReqs                     17372                       # Number of read requests accepted
system.mem_ctrls11.writeReqs                      658                       # Number of write requests accepted
system.mem_ctrls11.readBursts                  138976                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls11.writeBursts                   5264                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls11.bytesReadDRAM              4439808                       # Total number of bytes read from DRAM
system.mem_ctrls11.bytesReadWrQ                  7424                       # Total number of bytes read from write queue
system.mem_ctrls11.bytesWritten                168704                       # Total number of bytes written to DRAM
system.mem_ctrls11.bytesReadSys               4447232                       # Total read bytes from the system interface side
system.mem_ctrls11.bytesWrittenSys             168448                       # Total written bytes from the system interface side
system.mem_ctrls11.servicedByWrQ                  232                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls11.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls11.neitherReadNorWriteReqs        14666                       # Number of requests that are neither read nor write
system.mem_ctrls11.perBankRdBursts::0           10048                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::1            8505                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::2            8457                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::3            9385                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::4            9144                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::5            8312                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::6            9321                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::7            7920                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::8            8544                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::9            8792                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::10           7608                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::11           8865                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::12           6921                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::13           9818                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::14           8624                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::15           8480                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::0             256                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::1             304                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::2             296                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::3             456                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::4             464                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::5             296                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::6             344                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::7             304                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::8             384                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::9             248                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::10            256                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::11            416                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::12            473                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::13            264                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::14            280                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::15            231                       # Per bank write bursts
system.mem_ctrls11.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls11.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls11.totGap                 36060870000                       # Total gap between requests
system.mem_ctrls11.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::5              138976                       # Read request sizes (log2)
system.mem_ctrls11.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::5               5264                       # Write request sizes (log2)
system.mem_ctrls11.rdQLenPdf::0                 16958                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::1                 16981                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::2                 17009                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::3                 17030                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::4                 17046                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::5                 17076                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::6                 17109                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::7                 17124                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::8                   373                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::9                   346                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::10                  318                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::11                  297                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::12                  282                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::13                  253                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::14                  222                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::15                  207                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::16                   15                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::17                   11                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::18                   11                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::19                   11                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::20                   10                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::21                    9                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::22                    7                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::23                    7                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::24                    2                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::25                    2                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::26                    2                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::27                    2                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::28                    2                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::29                    2                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::30                    2                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::31                    2                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::32                    1                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::33                    2                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::34                    2                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::35                    2                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::36                    2                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::37                    2                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::38                    2                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::39                    2                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::40                    1                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::15                  217                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::16                  217                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::17                  217                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::18                  217                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::19                  217                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::20                  217                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::21                  217                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::22                  217                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::23                  219                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::24                  220                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::25                  220                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::26                  220                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::27                  220                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::28                  220                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::29                  220                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::30                  221                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::31                  222                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::32                  221                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::33                  221                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::34                  221                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::35                  221                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::36                  221                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::37                  221                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::38                  220                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.bytesPerActivate::samples        18256                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::mean   252.438212                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::gmean   248.437312                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::stdev    26.168464                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::32-63          229      1.25%      1.25% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::64-95           18      0.10%      1.35% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::96-127            8      0.04%      1.40% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::160-191            8      0.04%      1.44% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::192-223           18      0.10%      1.54% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::224-255          221      1.21%      2.75% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::256-287        17754     97.25%    100.00% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::total        18256                       # Bytes accessed per row activation
system.mem_ctrls11.rdPerTurnAround::samples          220                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::mean   635.781818                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::gmean   352.471047                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::stdev   624.187880                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::0-127           56     25.45%     25.45% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::128-255           18      8.18%     33.64% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::256-383           18      8.18%     41.82% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::384-511           23     10.45%     52.27% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::512-639           20      9.09%     61.36% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::640-767           14      6.36%     67.73% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::768-895           17      7.73%     75.45% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::896-1023           10      4.55%     80.00% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1024-1151            7      3.18%     83.18% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1152-1279            7      3.18%     86.36% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1280-1407            6      2.73%     89.09% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1408-1535            3      1.36%     90.45% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1536-1663            3      1.36%     91.82% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1664-1791            2      0.91%     92.73% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1792-1919            5      2.27%     95.00% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1920-2047            3      1.36%     96.36% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::2048-2175            4      1.82%     98.18% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::2176-2303            1      0.45%     98.64% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::2304-2431            1      0.45%     99.09% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::2688-2815            1      0.45%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::4352-4479            1      0.45%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::total          220                       # Reads before turning the bus around for writes
system.mem_ctrls11.wrPerTurnAround::samples          220                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::mean    23.963636                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::gmean    23.930171                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::stdev     1.208246                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::16              3      1.36%      1.36% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::24            215     97.73%     99.09% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::32              2      0.91%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::total          220                       # Writes before turning the bus around for reads
system.mem_ctrls11.totQLat                 3644200300                       # Total ticks spent queuing
system.mem_ctrls11.totMemAccLat            5995911100                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls11.totBusLat                443980800                       # Total ticks spent in databus transfers
system.mem_ctrls11.avgQLat                   26265.64                       # Average queueing delay per DRAM burst
system.mem_ctrls11.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls11.avgMemAccLat              43215.64                       # Average memory access latency per DRAM burst
system.mem_ctrls11.avgRdBW                     123.02                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls11.avgWrBW                       4.67                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls11.avgRdBWSys                  123.23                       # Average system read bandwidth in MiByte/s
system.mem_ctrls11.avgWrBWSys                    4.67                       # Average system write bandwidth in MiByte/s
system.mem_ctrls11.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls11.busUtil                       1.28                       # Data bus utilization in percentage
system.mem_ctrls11.busUtilRead                   1.23                       # Data bus utilization in percentage for reads
system.mem_ctrls11.busUtilWrite                  0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls11.avgRdQLen                     8.13                       # Average read queue length when enqueuing
system.mem_ctrls11.avgWrQLen                    31.10                       # Average write queue length when enqueuing
system.mem_ctrls11.readRowHits                 121355                       # Number of row buffer hits during reads
system.mem_ctrls11.writeRowHits                  4405                       # Number of row buffer hits during writes
system.mem_ctrls11.readRowHitRate               87.47                       # Row buffer hit rate for reads
system.mem_ctrls11.writeRowHitRate              83.68                       # Row buffer hit rate for writes
system.mem_ctrls11.avgGap                  2000048.25                       # Average gap between requests
system.mem_ctrls11.pageHitRate                  87.33                       # Row buffer hit rate, read and write combined
system.mem_ctrls11.memoryStateTime::IDLE  33643779200                       # Time in different power states
system.mem_ctrls11.memoryStateTime::REF     784326600                       # Time in different power states
system.mem_ctrls11.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls11.memoryStateTime::ACT    1659261700                       # Time in different power states
system.mem_ctrls11.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls11.actEnergy::0          10098345.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::1          10010649.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::2          9590918.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::3          9302428.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::4          9281865.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::5          8530099.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::6          9384681.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::7          9207475.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.preEnergy::0               6812376                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::1               6753216                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::2               6470064                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::3               6275448                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::4               6261576                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::5          5754432.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::6               6330936                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::7          6211392.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.readEnergy::0         56740070.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::1         55836518.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::2         53650521.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::3         51836428.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::4         51776524.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::5         47175398.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::6         52050585.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::7         51293798.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.writeEnergy::0        6443089.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::1             6397056                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::2        6078136.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::3        5905612.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::4        5925519.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::5        5587107.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::6        5909345.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::7        5626920.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::0      5740238148.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::1      5740238148.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::2      5740238148.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::3      5740238148.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::4      5740238148.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::5      5740238148.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::6      5740238148.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::7      5740238148.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.actBackEnergy::0      1801531402.560000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::1      1810378313.280000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::2      1802789743.680000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::3      1805545880.640000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::4      1801526477.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::5      1796337434.880000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::6      1814390328.960000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::7      1811544943.680000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.preBackEnergy::0       79244595552                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::1       79236835104                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::2       79243491744                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::3       79241074080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::4       79244599872                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::5       79249151664                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::6       79233315792                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::7       79235811744                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.totalEnergy::0        86866458984.959991                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::1        86866449005.759995                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::2        86862309276.479996                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::3        86860178027.520004                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::4         86859609984                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::5        86852774284.800003                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::6        86861619817.920013                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::7        86859934422.720001                       # Total energy per rank (pJ)
system.mem_ctrls11.averagePower::0          64.484935                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::1          64.484928                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::2          64.481855                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::3          64.480272                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::4          64.479851                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::5          64.474776                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::6          64.481343                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::7          64.480092                       # Core power per rank (mW)
system.mem_ctrls12.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls12.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls12.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls12.atomic_min_count                 0                       # atomic min count
system.mem_ctrls12.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls12.bytes_read::system.cpu0.inst         7168                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu0.data       535040                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu1.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu1.data       538880                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu2.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu2.data       534016                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu3.inst         7680                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu3.data       563456                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu4.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu4.data       529920                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu5.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu5.data       551936                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu6.inst         4352                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu6.data       548352                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu7.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu7.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu7.data       550400                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::total          4388096                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu0.inst         7168                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu1.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu2.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu3.inst         7680                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu4.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu5.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu6.inst         4352                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu7.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::total        35840                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_written::writebacks       152576                       # Number of bytes written to this memory
system.mem_ctrls12.bytes_written::total        152576                       # Number of bytes written to this memory
system.mem_ctrls12.num_reads::system.cpu0.inst           28                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu0.data         2090                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu1.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu1.data         2105                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu2.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu2.data         2086                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu3.inst           30                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu3.data         2201                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu4.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu4.data         2070                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu5.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu5.data         2156                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu6.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu6.data         2142                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu7.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu7.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu7.data         2150                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::total             17141                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_writes::writebacks          596                       # Number of write requests responded to by this memory
system.mem_ctrls12.num_writes::total              596                       # Number of write requests responded to by this memory
system.mem_ctrls12.bw_read::system.cpu0.inst       198618                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu0.data     14825417                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu1.inst        28374                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu1.data     14931820                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu2.inst       127683                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu2.data     14797043                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu3.inst       212805                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu3.data     15612796                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu4.inst       106403                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu4.data     14683547                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu5.inst        99309                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu5.data     15293588                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu6.inst       120590                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu6.data     15194279                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu7.dtb.walker         7094                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu7.inst        99309                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu7.data     15251027                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::total           121589702                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu0.inst       198618                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu1.inst        28374                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu2.inst       127683                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu3.inst       212805                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu4.inst       106403                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu5.inst        99309                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu6.inst       120590                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu7.inst        99309                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::total         993090                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_write::writebacks       4227727                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_write::total            4227727                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_total::writebacks       4227727                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu0.inst       198618                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu0.data     14825417                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu1.inst        28374                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu1.data     14931820                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu2.inst       127683                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu2.data     14797043                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu3.inst       212805                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu3.data     15612796                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu4.inst       106403                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu4.data     14683547                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu5.inst        99309                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu5.data     15293588                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu6.inst       120590                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu6.data     15194279                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu7.dtb.walker         7094                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu7.inst        99309                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu7.data     15251027                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::total          125817429                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.readReqs                     17141                       # Number of read requests accepted
system.mem_ctrls12.writeReqs                      596                       # Number of write requests accepted
system.mem_ctrls12.readBursts                  137128                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls12.writeBursts                   4768                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls12.bytesReadDRAM              4380544                       # Total number of bytes read from DRAM
system.mem_ctrls12.bytesReadWrQ                  7552                       # Total number of bytes read from write queue
system.mem_ctrls12.bytesWritten                152096                       # Total number of bytes written to DRAM
system.mem_ctrls12.bytesReadSys               4388096                       # Total read bytes from the system interface side
system.mem_ctrls12.bytesWrittenSys             152576                       # Total written bytes from the system interface side
system.mem_ctrls12.servicedByWrQ                  236                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls12.mergedWrBursts                   7                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls12.neitherReadNorWriteReqs        10716                       # Number of requests that are neither read nor write
system.mem_ctrls12.perBankRdBursts::0            9123                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::1            7129                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::2            8905                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::3            8504                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::4            6857                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::5            9040                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::6            9857                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::7            9217                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::8            8257                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::9            9648                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::10           6880                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::11           9088                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::12           7953                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::13           9993                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::14           9153                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::15           7288                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::0             303                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::1             248                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::2             361                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::3             288                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::4             360                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::5             384                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::6             265                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::7             352                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::8             248                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::9             256                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::10            352                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::11            312                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::12            280                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::13            304                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::14            256                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::15            184                       # Per bank write bursts
system.mem_ctrls12.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls12.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls12.totGap                 36089372000                       # Total gap between requests
system.mem_ctrls12.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::5              137128                       # Read request sizes (log2)
system.mem_ctrls12.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::5               4768                       # Write request sizes (log2)
system.mem_ctrls12.rdQLenPdf::0                 16745                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::1                 16759                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::2                 16775                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::3                 16789                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::4                 16803                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::5                 16827                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::6                 16850                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::7                 16877                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::8                   369                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::9                   343                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::10                  327                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::11                  313                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::12                  299                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::13                  277                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::14                  256                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::15                  229                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::16                    8                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::17                    8                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::18                    8                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::19                    8                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::20                    8                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::21                    6                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::22                    4                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::23                    4                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::15                  197                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::16                  197                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::17                  197                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::18                  197                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::19                  197                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::20                  198                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::21                  198                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::22                  198                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::23                  199                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::24                  199                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::25                  199                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::26                  199                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::27                  199                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::28                  199                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::29                  199                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::30                  199                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::31                  199                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::32                  199                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::33                  199                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::34                  199                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::35                  199                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::36                  198                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::37                  198                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::38                  198                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.bytesPerActivate::samples        17954                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::mean   252.458505                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::gmean   248.511107                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::stdev    26.051842                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::32-63          222      1.24%      1.24% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::64-95           13      0.07%      1.31% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::96-127           14      0.08%      1.39% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::128-159            2      0.01%      1.40% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::160-191           15      0.08%      1.48% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::192-223           12      0.07%      1.55% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::224-255          208      1.16%      2.71% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::256-287        17468     97.29%    100.00% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::total        17954                       # Bytes accessed per row activation
system.mem_ctrls12.rdPerTurnAround::samples          199                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::mean   684.482412                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::gmean   354.354431                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::stdev   665.114548                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::0-63           31     15.58%     15.58% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::64-127           25     12.56%     28.14% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::128-191            8      4.02%     32.16% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::192-255            5      2.51%     34.67% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::256-319            5      2.51%     37.19% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::320-383            4      2.01%     39.20% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::384-447            7      3.52%     42.71% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::448-511            9      4.52%     47.24% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::512-575            3      1.51%     48.74% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::576-639            8      4.02%     52.76% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::640-703            9      4.52%     57.29% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::704-767           12      6.03%     63.32% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::768-831            9      4.52%     67.84% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::832-895            6      3.02%     70.85% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::896-959            5      2.51%     73.37% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::960-1023            5      2.51%     75.88% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1024-1087            6      3.02%     78.89% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1088-1151            2      1.01%     79.90% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1152-1215            6      3.02%     82.91% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1216-1279            4      2.01%     84.92% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1280-1343            1      0.50%     85.43% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1344-1407            9      4.52%     89.95% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1408-1471            2      1.01%     90.95% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1472-1535            2      1.01%     91.96% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1664-1727            1      0.50%     92.46% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1728-1791            2      1.01%     93.47% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1792-1855            1      0.50%     93.97% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1856-1919            1      0.50%     94.47% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1984-2047            3      1.51%     95.98% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::2048-2111            1      0.50%     96.48% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::2368-2431            1      0.50%     96.98% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::2496-2559            1      0.50%     97.49% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::2688-2751            1      0.50%     97.99% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::2880-2943            1      0.50%     98.49% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::3072-3135            2      1.01%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::3456-3519            1      0.50%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::total          199                       # Reads before turning the bus around for writes
system.mem_ctrls12.wrPerTurnAround::samples          199                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::mean    23.884422                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::gmean    23.863235                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::stdev     0.899893                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::16              2      1.01%      1.01% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::19              1      0.50%      1.51% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::21              1      0.50%      2.01% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::24            194     97.49%     99.50% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::25              1      0.50%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::total          199                       # Writes before turning the bus around for reads
system.mem_ctrls12.totQLat                 3593159500                       # Total ticks spent queuing
system.mem_ctrls12.totMemAccLat            5913478900                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls12.totBusLat                438054400                       # Total ticks spent in databus transfers
system.mem_ctrls12.avgQLat                   26248.13                       # Average queueing delay per DRAM burst
system.mem_ctrls12.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls12.avgMemAccLat              43198.13                       # Average memory access latency per DRAM burst
system.mem_ctrls12.avgRdBW                     121.38                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls12.avgWrBW                       4.21                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls12.avgRdBWSys                  121.59                       # Average system read bandwidth in MiByte/s
system.mem_ctrls12.avgWrBWSys                    4.23                       # Average system write bandwidth in MiByte/s
system.mem_ctrls12.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls12.busUtil                       1.26                       # Data bus utilization in percentage
system.mem_ctrls12.busUtilRead                   1.21                       # Data bus utilization in percentage for reads
system.mem_ctrls12.busUtilWrite                  0.04                       # Data bus utilization in percentage for writes
system.mem_ctrls12.avgRdQLen                     8.14                       # Average read queue length when enqueuing
system.mem_ctrls12.avgWrQLen                    31.20                       # Average write queue length when enqueuing
system.mem_ctrls12.readRowHits                 119726                       # Number of row buffer hits during reads
system.mem_ctrls12.writeRowHits                  3965                       # Number of row buffer hits during writes
system.mem_ctrls12.readRowHitRate               87.46                       # Row buffer hit rate for reads
system.mem_ctrls12.writeRowHitRate              83.28                       # Row buffer hit rate for writes
system.mem_ctrls12.avgGap                  2034694.25                       # Average gap between requests
system.mem_ctrls12.pageHitRate                  87.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls12.memoryStateTime::IDLE  33660740000                       # Time in different power states
system.mem_ctrls12.memoryStateTime::REF     784326600                       # Time in different power states
system.mem_ctrls12.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls12.memoryStateTime::ACT    1644305400                       # Time in different power states
system.mem_ctrls12.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls12.actEnergy::0          9240134.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::1          9479635.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::2          8768390.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::3              10593072                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::4          9609062.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::5          8668598.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::6          9883036.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::7          9007891.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.preEnergy::0               6233424                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::1          6394992.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::2               5915184                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::3               7146120                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::4               6482304                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::5               5847864                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::6               6667128                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::7          6076752.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.readEnergy::0         51216921.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::1         53273126.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::2         48289113.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::3         59851084.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::4         53565657.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::5         47507865.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::6         55165593.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::7         50224012.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.writeEnergy::0        6224117.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::1        5872849.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::2        6061547.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::3        6181401.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::4        6078136.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::5        5932154.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::6        6098042.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::7        5527388.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::0      5740238148.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::1      5740238148.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::2      5740238148.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::3      5740238148.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::4      5740238148.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::5      5740238148.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::6      5740238148.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::7      5740238148.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.actBackEnergy::0      1800212595.840000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::1      1796541923.520000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::2      1798737891.840000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::3      1821300644.160000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::4      1810950356.160000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::5      1807464582.720000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::6      1817309640.960000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::7      1806202356.480000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.preBackEnergy::0       79245752400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::1       79248972288                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::2       79247046000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::3       79227254112                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::4       79236333312                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::5       79239391008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::6       79230754992                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::7       79240498224                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.totalEnergy::0        86859117742.080002                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::1        86860772963.520004                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::2        86855056275.839996                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::3        86872564583.040009                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::4        86863256976.960007                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::5        86855050222.080002                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::6        86866116582.720001                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::7        86857774773.119995                       # Total energy per rank (pJ)
system.mem_ctrls12.averagePower::0          64.479485                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::1          64.480714                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::2          64.476470                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::3          64.489467                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::4          64.482558                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::5          64.476466                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::6          64.484681                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::7          64.478488                       # Core power per rank (mW)
system.mem_ctrls08.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls08.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls08.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls08.atomic_min_count                 0                       # atomic min count
system.mem_ctrls08.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls08.bytes_read::system.cpu0.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu0.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu0.data       485120                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu1.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu1.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu1.data       510208                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu2.dtb.walker         1536                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu2.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu2.data       499456                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu3.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu3.inst         6912                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu3.data       508160                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu4.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu4.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu4.data       506880                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu5.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu5.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu5.data       542976                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu6.inst         4096                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu6.data       494848                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu7.inst         4096                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu7.data       500992                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::total          4082688                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu0.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu1.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu2.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu3.inst         6912                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu4.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu5.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu6.inst         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu7.inst         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::total        30464                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_written::writebacks       157440                       # Number of bytes written to this memory
system.mem_ctrls08.bytes_written::total        157440                       # Number of bytes written to this memory
system.mem_ctrls08.num_reads::system.cpu0.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu0.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu0.data         1895                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu1.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu1.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu1.data         1993                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu2.dtb.walker            6                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu2.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu2.data         1951                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu3.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu3.inst           27                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu3.data         1985                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu4.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu4.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu4.data         1980                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu5.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu5.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu5.data         2121                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu6.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu6.data         1933                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu7.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu7.data         1957                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::total             15948                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_writes::writebacks          615                       # Number of write requests responded to by this memory
system.mem_ctrls08.num_writes::total              615                       # Number of write requests responded to by this memory
system.mem_ctrls08.bw_read::system.cpu0.dtb.walker        14187                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu0.inst       127683                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu0.data     13442185                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu1.dtb.walker        21281                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu1.inst        78029                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu1.data     14137348                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu2.dtb.walker        42561                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu2.inst        99309                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu2.data     13839421                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu3.dtb.walker         7094                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu3.inst       191525                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu3.data     14080600                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu4.dtb.walker         7094                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu4.inst        70935                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu4.data     14045132                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu5.dtb.walker         7094                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu5.inst        49655                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu5.data     15045316                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu6.inst       113496                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu6.data     13711738                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu7.inst       113496                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu7.data     13881982                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::total           113127156                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu0.inst       127683                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu1.inst        78029                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu2.inst        99309                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu3.inst       191525                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu4.inst        70935                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu5.inst        49655                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu6.inst       113496                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu7.inst       113496                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::total         844127                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_write::writebacks       4362503                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_write::total            4362503                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_total::writebacks       4362503                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu0.dtb.walker        14187                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu0.inst       127683                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu0.data     13442185                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu1.dtb.walker        21281                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu1.inst        78029                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu1.data     14137348                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu2.dtb.walker        42561                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu2.inst        99309                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu2.data     13839421                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu3.dtb.walker         7094                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu3.inst       191525                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu3.data     14080600                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu4.dtb.walker         7094                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu4.inst        70935                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu4.data     14045132                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu5.dtb.walker         7094                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu5.inst        49655                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu5.data     15045316                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu6.inst       113496                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu6.data     13711738                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu7.inst       113496                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu7.data     13881982                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::total          117489659                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.readReqs                     15948                       # Number of read requests accepted
system.mem_ctrls08.writeReqs                      615                       # Number of write requests accepted
system.mem_ctrls08.readBursts                  127584                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls08.writeBursts                   4920                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls08.bytesReadDRAM              4074752                       # Total number of bytes read from DRAM
system.mem_ctrls08.bytesReadWrQ                  7936                       # Total number of bytes read from write queue
system.mem_ctrls08.bytesWritten                157440                       # Total number of bytes written to DRAM
system.mem_ctrls08.bytesReadSys               4082688                       # Total read bytes from the system interface side
system.mem_ctrls08.bytesWrittenSys             157440                       # Total written bytes from the system interface side
system.mem_ctrls08.servicedByWrQ                  248                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls08.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls08.neitherReadNorWriteReqs        10786                       # Number of requests that are neither read nor write
system.mem_ctrls08.perBankRdBursts::0            6832                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::1            7657                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::2            8848                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::3            7400                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::4            8689                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::5            7440                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::6            7393                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::7            7515                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::8            8442                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::9            9441                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::10           8361                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::11           7017                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::12           7770                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::13           8410                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::14           7304                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::15           8817                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::0             224                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::1             288                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::2             439                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::3             248                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::4             328                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::5             248                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::6             256                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::7             376                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::8             272                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::9             328                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::10            472                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::11            280                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::12            297                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::13            264                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::14            296                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::15            304                       # Per bank write bursts
system.mem_ctrls08.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls08.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls08.totGap                 36126170000                       # Total gap between requests
system.mem_ctrls08.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::5              127584                       # Read request sizes (log2)
system.mem_ctrls08.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::5               4920                       # Write request sizes (log2)
system.mem_ctrls08.rdQLenPdf::0                 15556                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::1                 15572                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::2                 15587                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::3                 15603                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::4                 15618                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::5                 15650                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::6                 15673                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::7                 15687                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::8                   350                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::9                   318                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::10                  303                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::11                  287                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::12                  272                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::13                  240                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::14                  217                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::15                  203                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::16                    6                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::17                    6                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::18                    6                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::19                    6                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::20                    6                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::21                    6                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::22                    6                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::23                    6                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::24                    4                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::25                    4                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::26                    4                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::27                    4                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::28                    4                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::29                    4                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::30                    4                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::31                    4                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::32                    4                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::33                    4                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::34                    4                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::35                    4                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::36                    4                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::37                    4                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::38                    4                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::39                    4                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::40                    4                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::41                    4                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::42                    4                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::43                    4                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::44                    5                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::45                    5                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::46                    5                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::47                    5                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::48                    5                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::49                    5                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::50                    5                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::51                    5                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::52                    4                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::53                    4                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::54                    4                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::55                    4                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::56                    2                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::57                    2                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::58                    2                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::59                    2                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::60                    2                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::61                    2                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::62                    2                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::63                    2                       # What read queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::15                  204                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::16                  204                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::17                  204                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::18                  204                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::19                  204                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::20                  204                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::21                  204                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::22                  204                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::23                  206                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::24                  206                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::25                  206                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::26                  206                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::27                  206                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::28                  206                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::29                  206                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::30                  206                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::31                  205                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::32                  205                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::33                  205                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::34                  205                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::35                  205                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::36                  205                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::37                  205                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::38                  205                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.bytesPerActivate::samples        16767                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::mean   252.412000                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::gmean   248.341131                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::stdev    26.351194                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::32-63          216      1.29%      1.29% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::64-95           13      0.08%      1.37% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::96-127            8      0.05%      1.41% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::160-191            9      0.05%      1.47% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::192-223           12      0.07%      1.54% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::224-255          199      1.19%      2.73% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::256-287        16310     97.27%    100.00% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::total        16767                       # Bytes accessed per row activation
system.mem_ctrls08.rdPerTurnAround::samples          205                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::mean   623.604878                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::gmean   348.430126                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::stdev   542.411748                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::0-63           29     14.15%     14.15% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::64-127           28     13.66%     27.80% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::128-191            7      3.41%     31.22% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::192-255            9      4.39%     35.61% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::256-319            9      4.39%     40.00% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::320-383            7      3.41%     43.41% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::384-447            8      3.90%     47.32% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::448-511            1      0.49%     47.80% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::512-575            8      3.90%     51.71% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::576-639            5      2.44%     54.15% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::640-703            8      3.90%     58.05% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::704-767            8      3.90%     61.95% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::768-831            8      3.90%     65.85% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::832-895            6      2.93%     68.78% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::896-959            7      3.41%     72.20% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::960-1023           10      4.88%     77.07% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1024-1087            6      2.93%     80.00% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1088-1151            6      2.93%     82.93% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1152-1215            6      2.93%     85.85% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1216-1279            4      1.95%     87.80% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1280-1343            2      0.98%     88.78% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1344-1407            3      1.46%     90.24% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1408-1471            4      1.95%     92.20% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1472-1535            2      0.98%     93.17% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1536-1599            2      0.98%     94.15% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1600-1663            4      1.95%     96.10% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1664-1727            2      0.98%     97.07% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1728-1791            2      0.98%     98.05% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1792-1855            1      0.49%     98.54% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1920-1983            1      0.49%     99.02% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::2496-2559            1      0.49%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::2688-2751            1      0.49%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::total          205                       # Reads before turning the bus around for writes
system.mem_ctrls08.wrPerTurnAround::samples          205                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::mean           24                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::gmean    23.986215                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::stdev     0.792118                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::16              1      0.49%      0.49% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::24            203     99.02%     99.51% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::32              1      0.49%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::total          205                       # Writes before turning the bus around for reads
system.mem_ctrls08.totQLat                 3363597000                       # Total ticks spent queuing
system.mem_ctrls08.totMemAccLat            5521942200                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls08.totBusLat                407475200                       # Total ticks spent in databus transfers
system.mem_ctrls08.avgQLat                   26415.13                       # Average queueing delay per DRAM burst
system.mem_ctrls08.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls08.avgMemAccLat              43365.13                       # Average memory access latency per DRAM burst
system.mem_ctrls08.avgRdBW                     112.91                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls08.avgWrBW                       4.36                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls08.avgRdBWSys                  113.13                       # Average system read bandwidth in MiByte/s
system.mem_ctrls08.avgWrBWSys                    4.36                       # Average system write bandwidth in MiByte/s
system.mem_ctrls08.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls08.busUtil                       1.17                       # Data bus utilization in percentage
system.mem_ctrls08.busUtilRead                   1.13                       # Data bus utilization in percentage for reads
system.mem_ctrls08.busUtilWrite                  0.04                       # Data bus utilization in percentage for writes
system.mem_ctrls08.avgRdQLen                     8.13                       # Average read queue length when enqueuing
system.mem_ctrls08.avgWrQLen                    31.02                       # Average write queue length when enqueuing
system.mem_ctrls08.readRowHits                 111378                       # Number of row buffer hits during reads
system.mem_ctrls08.writeRowHits                  4111                       # Number of row buffer hits during writes
system.mem_ctrls08.readRowHitRate               87.47                       # Row buffer hit rate for reads
system.mem_ctrls08.writeRowHitRate              83.56                       # Row buffer hit rate for writes
system.mem_ctrls08.avgGap                  2181136.87                       # Average gap between requests
system.mem_ctrls08.pageHitRate                  87.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls08.memoryStateTime::IDLE  33793546850                       # Time in different power states
system.mem_ctrls08.memoryStateTime::REF     784326600                       # Time in different power states
system.mem_ctrls08.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls08.memoryStateTime::ACT    1512337550                       # Time in different power states
system.mem_ctrls08.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls08.actEnergy::0          8423049.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::1          9491126.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::2          9036921.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::3          8510140.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::4          9435484.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::5          8980675.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::6          8912332.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::7          9084700.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.preEnergy::0               5682216                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::1               6402744                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::2               6096336                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::3               5740968                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::4               6365208                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::5          6058392.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::6               6012288                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::7               6128568                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.readEnergy::0         46556889.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::1         52637644.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::2         50309875.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::3         46725619.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::4         52968614.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::5         49139251.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::6         49475212.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::7             50419200                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.writeEnergy::0        5855846.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::1        6346874.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::2        5849210.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::3        5825986.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::4        5799444.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::5        6167715.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::6        5560980.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::7        5759631.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::0      5740238148.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::1      5740238148.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::2      5740238148.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::3      5740238148.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::4      5740238148.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::5      5740238148.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::6      5740238148.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::7      5740238148.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.actBackEnergy::0      1786916620.800000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::1      1803147284.160000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::2      1796909532.480000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::3      1799764220.160000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::4      1800860644.800000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::5      1810573007.040000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::6      1809998884.800000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::7      1807282857.600000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.preBackEnergy::0       79257415536                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::1       79243178112                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::2       79248649824                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::3       79246145712                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::4       79245183936                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::5       79236664320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::6       79237167936                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::7       79239550416                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.totalEnergy::0        86851088306.880005                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::1        86861441934.720001                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::2        86857089848.639999                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::3        86852950795.200012                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::4        86860851480.960007                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::5        86857821509.759995                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::6        86857365783.360001                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::7        86858463522.240005                       # Total energy per rank (pJ)
system.mem_ctrls08.averagePower::0          64.473525                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::1          64.481211                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::2          64.477980                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::3          64.474907                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::4          64.480772                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::5          64.478523                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::6          64.478185                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::7          64.479000                       # Core power per rank (mW)
system.mem_ctrls13.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls13.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls13.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls13.atomic_min_count                 0                       # atomic min count
system.mem_ctrls13.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls13.bytes_read::system.cpu0.inst         8448                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu0.data       528128                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu1.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu1.data       535808                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu2.inst         6144                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu2.data       513280                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu3.inst         7424                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu3.data       510208                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu4.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu4.data       532736                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu5.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu5.data       528384                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu6.inst         6400                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu6.data       517632                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu7.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu7.data       528128                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::total          4239360                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu0.inst         8448                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu1.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu2.inst         6144                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu3.inst         7424                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu4.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu5.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu6.inst         6400                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu7.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::total        45056                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_written::writebacks       194816                       # Number of bytes written to this memory
system.mem_ctrls13.bytes_written::total        194816                       # Number of bytes written to this memory
system.mem_ctrls13.num_reads::system.cpu0.inst           33                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu0.data         2063                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu1.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu1.data         2093                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu2.inst           24                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu2.data         2005                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu3.inst           29                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu3.data         1993                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu4.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu4.data         2081                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu5.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu5.data         2064                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu6.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu6.data         2022                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu7.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu7.data         2063                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::total             16560                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_writes::writebacks          761                       # Number of write requests responded to by this memory
system.mem_ctrls13.num_writes::total              761                       # Number of write requests responded to by this memory
system.mem_ctrls13.bw_read::system.cpu0.inst       234086                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu0.data     14633893                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu1.inst        92216                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu1.data     14846698                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu2.inst       170244                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu2.data     14222470                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu3.inst       205712                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu3.data     14137348                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu4.inst        85122                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu4.data     14761576                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu5.inst       141870                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu5.data     14640986                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu6.inst       177338                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu6.data     14343059                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu7.inst       141870                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu7.data     14633893                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::total           117468378                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu0.inst       234086                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu1.inst        92216                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu2.inst       170244                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu3.inst       205712                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu4.inst        85122                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu5.inst       141870                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu6.inst       177338                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu7.inst       141870                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::total        1248456                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_write::writebacks       5398154                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_write::total            5398154                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_total::writebacks       5398154                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu0.inst       234086                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu0.data     14633893                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu1.inst        92216                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu1.data     14846698                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu2.inst       170244                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu2.data     14222470                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu3.inst       205712                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu3.data     14137348                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu4.inst        85122                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu4.data     14761576                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu5.inst       141870                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu5.data     14640986                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu6.inst       177338                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu6.data     14343059                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu7.inst       141870                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu7.data     14633893                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::total          122866533                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.readReqs                     16560                       # Number of read requests accepted
system.mem_ctrls13.writeReqs                      761                       # Number of write requests accepted
system.mem_ctrls13.readBursts                  132480                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls13.writeBursts                   6088                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls13.bytesReadDRAM              4229664                       # Total number of bytes read from DRAM
system.mem_ctrls13.bytesReadWrQ                  9696                       # Total number of bytes read from write queue
system.mem_ctrls13.bytesWritten                194816                       # Total number of bytes written to DRAM
system.mem_ctrls13.bytesReadSys               4239360                       # Total read bytes from the system interface side
system.mem_ctrls13.bytesWrittenSys             194816                       # Total written bytes from the system interface side
system.mem_ctrls13.servicedByWrQ                  303                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls13.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls13.neitherReadNorWriteReqs        11103                       # Number of requests that are neither read nor write
system.mem_ctrls13.perBankRdBursts::0            7552                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::1            7977                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::2            7448                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::3            8474                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::4            7288                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::5            9744                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::6            7611                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::7            8218                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::8            9361                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::9            7616                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::10           8672                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::11           9176                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::12           8784                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::13           7696                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::14           8048                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::15           8512                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::0             265                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::1             424                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::2             288                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::3             472                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::4             336                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::5             736                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::6             343                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::7             672                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::8             264                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::9             288                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::10            312                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::11            488                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::12            328                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::13            296                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::14            296                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::15            280                       # Per bank write bursts
system.mem_ctrls13.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls13.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls13.totGap                 36105078000                       # Total gap between requests
system.mem_ctrls13.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::5              132480                       # Read request sizes (log2)
system.mem_ctrls13.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::5               6088                       # Write request sizes (log2)
system.mem_ctrls13.rdQLenPdf::0                 16141                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::1                 16147                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::2                 16163                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::3                 16176                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::4                 16194                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::5                 16230                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::6                 16257                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::7                 16275                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::8                   363                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::9                   348                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::10                  332                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::11                  319                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::12                  301                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::13                  265                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::14                  239                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::15                  222                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::16                    6                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::17                    6                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::18                    6                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::19                    6                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::20                    6                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::21                    6                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::22                    6                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::23                    5                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::24                    5                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::25                    5                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::26                    5                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::27                    5                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::28                    5                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::29                    5                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::30                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::31                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::32                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::33                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::34                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::35                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::36                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::37                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::38                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::39                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::40                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::41                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::42                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::43                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::44                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::45                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::46                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::47                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::48                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::49                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::50                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::51                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::52                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::53                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::54                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::55                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::56                    3                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::57                    3                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::58                    3                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::59                    3                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::60                    3                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::61                    3                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::62                    3                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::63                    3                       # What read queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::15                  246                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::16                  247                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::17                  248                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::18                  248                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::19                  249                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::20                  250                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::21                  251                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::22                  252                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::23                  258                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::24                  257                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::25                  258                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::26                  258                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::27                  257                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::28                  257                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::29                  257                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::30                  257                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::31                  257                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::32                  257                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::33                  255                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::34                  255                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::35                  255                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::36                  254                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::37                  253                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::38                  252                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.bytesPerActivate::samples        17561                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::mean   251.949206                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::gmean   247.412404                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::stdev    27.894859                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::32-63          250      1.42%      1.42% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::64-95           22      0.13%      1.55% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::96-127            6      0.03%      1.58% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::128-159            3      0.02%      1.60% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::160-191            8      0.05%      1.65% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::192-223           19      0.11%      1.75% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::224-255          237      1.35%      3.10% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::256-287        17016     96.90%    100.00% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::total        17561                       # Bytes accessed per row activation
system.mem_ctrls13.rdPerTurnAround::samples          256                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::mean   516.003906                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::gmean   295.473679                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::stdev   448.251404                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::0-63           45     17.58%     17.58% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::64-127           24      9.38%     26.95% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::128-191           18      7.03%     33.98% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::192-255            5      1.95%     35.94% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::256-319            9      3.52%     39.45% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::320-383           21      8.20%     47.66% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::384-447           15      5.86%     53.52% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::448-511            6      2.34%     55.86% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::512-575           10      3.91%     59.77% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::576-639           11      4.30%     64.06% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::640-703            7      2.73%     66.80% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::704-767           11      4.30%     71.09% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::768-831           10      3.91%     75.00% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::832-895           10      3.91%     78.91% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::896-959           15      5.86%     84.77% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::960-1023            5      1.95%     86.72% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1024-1087            4      1.56%     88.28% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1088-1151            5      1.95%     90.23% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1152-1215            5      1.95%     92.19% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1216-1279            7      2.73%     94.92% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1280-1343            2      0.78%     95.70% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1344-1407            1      0.39%     96.09% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1408-1471            2      0.78%     96.88% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1536-1599            1      0.39%     97.27% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1600-1663            1      0.39%     97.66% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1664-1727            1      0.39%     98.05% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1728-1791            2      0.78%     98.83% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1984-2047            1      0.39%     99.22% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::2048-2111            1      0.39%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::2112-2175            1      0.39%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::total          256                       # Reads before turning the bus around for writes
system.mem_ctrls13.wrPerTurnAround::samples          256                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::mean    23.781250                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::gmean    23.721983                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::stdev     1.553932                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::16              6      2.34%      2.34% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::17              1      0.39%      2.73% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::18              1      0.39%      3.12% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::19              1      0.39%      3.52% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::21              1      0.39%      3.91% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::22              2      0.78%      4.69% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::24            241     94.14%     98.83% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::26              1      0.39%     99.22% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::31              1      0.39%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::32              1      0.39%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::total          256                       # Writes before turning the bus around for reads
system.mem_ctrls13.totQLat                 3496996950                       # Total ticks spent queuing
system.mem_ctrls13.totMemAccLat            5737397100                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls13.totBusLat                422966400                       # Total ticks spent in databus transfers
system.mem_ctrls13.avgQLat                   26456.92                       # Average queueing delay per DRAM burst
system.mem_ctrls13.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls13.avgMemAccLat              43406.92                       # Average memory access latency per DRAM burst
system.mem_ctrls13.avgRdBW                     117.20                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls13.avgWrBW                       5.40                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls13.avgRdBWSys                  117.47                       # Average system read bandwidth in MiByte/s
system.mem_ctrls13.avgWrBWSys                    5.40                       # Average system write bandwidth in MiByte/s
system.mem_ctrls13.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls13.busUtil                       1.23                       # Data bus utilization in percentage
system.mem_ctrls13.busUtilRead                   1.17                       # Data bus utilization in percentage for reads
system.mem_ctrls13.busUtilWrite                  0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls13.avgRdQLen                     8.14                       # Average read queue length when enqueuing
system.mem_ctrls13.avgWrQLen                    30.67                       # Average write queue length when enqueuing
system.mem_ctrls13.readRowHits                 115620                       # Number of row buffer hits during reads
system.mem_ctrls13.writeRowHits                  5084                       # Number of row buffer hits during writes
system.mem_ctrls13.readRowHitRate               87.47                       # Row buffer hit rate for reads
system.mem_ctrls13.writeRowHitRate              83.51                       # Row buffer hit rate for writes
system.mem_ctrls13.avgGap                  2084468.45                       # Average gap between requests
system.mem_ctrls13.pageHitRate                  87.30                       # Row buffer hit rate, read and write combined
system.mem_ctrls13.memoryStateTime::IDLE  33626090300                       # Time in different power states
system.mem_ctrls13.memoryStateTime::REF     784326600                       # Time in different power states
system.mem_ctrls13.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls13.memoryStateTime::ACT    1676950600                       # Time in different power states
system.mem_ctrls13.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls13.actEnergy::0          8853667.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::1          9493545.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::2               9035712                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::3          8637148.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::4               9549792                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::5          9338716.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::6          9228038.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::7          9314524.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.preEnergy::0          5972712.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::1               6404376                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::2               6095520                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::3               5826648                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::4               6442320                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::5               6299928                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::6               6225264                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::7               6283608                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.readEnergy::0         48935078.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::1         52581235.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::2         49864588.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::3         47552793.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::4         53233689.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::5             51754560                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::6         51051686.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::7         51590323.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.writeEnergy::0        6158177.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::1        6439772.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::2        6094725.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::3        5942108.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::4        6005145.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::5             5971968                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::6        5912248.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::7        5875752.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::0      5740238148.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::1      5740238148.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::2      5740238148.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::3      5740238148.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::4      5740238148.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::5      5740238148.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::6      5740238148.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::7      5740238148.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.actBackEnergy::0      1790746035.840000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::1      1804294434.240000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::2      1803779847.360000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::3      1794354163.200000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::4      1810004137.920000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::5      1814630440.320000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::6      1814828964.480000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::7      1817832490.560000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.preBackEnergy::0       79254056400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::1       79242171840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::2       79242623232                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::3       79250891376                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::4       79237163328                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::5       79233105168                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::6       79232931024                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::7       79230296352                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.totalEnergy::0        86854960219.199997                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::1        86861623351.680008                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::2        86857731773.759995                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::3        86853442386.239990                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::4        86862636561.600006                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::5        86861338929.600006                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::6        86860415374.080002                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::7         86861431200                       # Total energy per rank (pJ)
system.mem_ctrls13.averagePower::0          64.476399                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::1          64.481345                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::2          64.478456                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::3          64.475272                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::4          64.482097                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::5          64.481134                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::6          64.480449                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::7          64.481203                       # Core power per rank (mW)
system.mem_ctrls01.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls01.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls01.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls01.atomic_min_count                 0                       # atomic min count
system.mem_ctrls01.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls01.bytes_read::system.cpu0.inst         7936                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu0.data       550144                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu1.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu1.data       548352                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu2.inst         4352                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu2.data       538880                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu3.inst         6400                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu3.data       527360                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu4.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu4.data       532224                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu5.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu5.data       569600                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu6.inst         5888                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu6.data       534272                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu7.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu7.data       561920                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::total          4396544                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu0.inst         7936                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu1.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu2.inst         4352                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu3.inst         6400                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu4.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu5.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu6.inst         5888                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu7.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::total        33792                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_written::writebacks       159744                       # Number of bytes written to this memory
system.mem_ctrls01.bytes_written::total        159744                       # Number of bytes written to this memory
system.mem_ctrls01.num_reads::system.cpu0.inst           31                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu0.data         2149                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu1.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu1.data         2142                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu2.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu2.data         2105                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu3.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu3.data         2060                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu4.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu4.data         2079                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu5.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu5.data         2225                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu6.inst           23                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu6.data         2087                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu7.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu7.data         2195                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::total             17174                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_writes::writebacks          624                       # Number of write requests responded to by this memory
system.mem_ctrls01.num_writes::total              624                       # Number of write requests responded to by this memory
system.mem_ctrls01.bw_read::system.cpu0.inst       219899                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu0.data     15243934                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu1.inst        78029                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu1.data     15194279                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu2.inst       120590                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu2.data     14931820                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu3.inst       177338                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu3.data     14612612                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu4.inst        85122                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu4.data     14747389                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu5.inst        49655                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu5.data     15783040                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu6.inst       163151                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu6.data     14804137                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu7.inst        42561                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu7.data     15570235                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::total           121823788                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu0.inst       219899                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu1.inst        78029                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu2.inst       120590                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu3.inst       177338                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu4.inst        85122                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu5.inst        49655                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu6.inst       163151                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu7.inst        42561                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::total         936342                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_write::writebacks       4426345                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_write::total            4426345                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_total::writebacks       4426345                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu0.inst       219899                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu0.data     15243934                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu1.inst        78029                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu1.data     15194279                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu2.inst       120590                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu2.data     14931820                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu3.inst       177338                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu3.data     14612612                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu4.inst        85122                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu4.data     14747389                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu5.inst        49655                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu5.data     15783040                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu6.inst       163151                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu6.data     14804137                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu7.inst        42561                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu7.data     15570235                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::total          126250133                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.readReqs                     17174                       # Number of read requests accepted
system.mem_ctrls01.writeReqs                      624                       # Number of write requests accepted
system.mem_ctrls01.readBursts                  137392                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls01.writeBursts                   4992                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls01.bytesReadDRAM              4386816                       # Total number of bytes read from DRAM
system.mem_ctrls01.bytesReadWrQ                  9728                       # Total number of bytes read from write queue
system.mem_ctrls01.bytesWritten                159520                       # Total number of bytes written to DRAM
system.mem_ctrls01.bytesReadSys               4396544                       # Total read bytes from the system interface side
system.mem_ctrls01.bytesWrittenSys             159744                       # Total written bytes from the system interface side
system.mem_ctrls01.servicedByWrQ                  304                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls01.mergedWrBursts                   7                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls01.neitherReadNorWriteReqs        13386                       # Number of requests that are neither read nor write
system.mem_ctrls01.perBankRdBursts::0            8096                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::1            7146                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::2            7754                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::3           10185                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::4            9288                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::5            8897                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::6            8569                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::7            7560                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::8            8444                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::9            9432                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::10           8136                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::11           8009                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::12          10546                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::13           8097                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::14           8097                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::15           8832                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::0             296                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::1             304                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::2             343                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::3             240                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::4             344                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::5             313                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::6             433                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::7             256                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::8             400                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::9             264                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::10            344                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::11            304                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::12            288                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::13            248                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::14            392                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::15            216                       # Per bank write bursts
system.mem_ctrls01.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls01.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls01.totGap                 36104071000                       # Total gap between requests
system.mem_ctrls01.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::5              137392                       # Read request sizes (log2)
system.mem_ctrls01.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::5               4992                       # Write request sizes (log2)
system.mem_ctrls01.rdQLenPdf::0                 16783                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::1                 16792                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::2                 16814                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::3                 16835                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::4                 16855                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::5                 16880                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::6                 16897                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::7                 16915                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::8                   362                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::9                   339                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::10                  317                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::11                  297                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::12                  279                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::13                  253                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::14                  236                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::15                  218                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::16                    4                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::17                    3                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::18                    3                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::19                    2                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::20                    1                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::21                    1                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::22                    1                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::23                    1                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::15                  203                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::16                  203                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::17                  203                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::18                  203                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::19                  203                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::20                  203                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::21                  204                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::22                  205                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::23                  210                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::24                  210                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::25                  210                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::26                  210                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::27                  210                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::28                  210                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::29                  210                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::30                  210                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::31                  210                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::32                  210                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::33                  210                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::34                  210                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::35                  210                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::36                  210                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::37                  209                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::38                  208                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.bytesPerActivate::samples        18009                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::mean   252.447998                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::gmean   248.459970                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::stdev    26.149403                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::32-63          225      1.25%      1.25% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::64-95           16      0.09%      1.34% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::96-127           11      0.06%      1.40% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::160-191           11      0.06%      1.46% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::192-223           16      0.09%      1.55% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::224-255          208      1.15%      2.70% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::256-287        17522     97.30%    100.00% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::total        18009                       # Bytes accessed per row activation
system.mem_ctrls01.rdPerTurnAround::samples          210                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::mean   653.714286                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::gmean   336.989141                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::stdev   645.866440                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::0-127           62     29.52%     29.52% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::128-255           17      8.10%     37.62% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::256-383            8      3.81%     41.43% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::384-511           18      8.57%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::512-639           21     10.00%     60.00% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::640-767            9      4.29%     64.29% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::768-895           12      5.71%     70.00% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::896-1023           10      4.76%     74.76% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1024-1151           10      4.76%     79.52% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1152-1279            7      3.33%     82.86% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1280-1407           11      5.24%     88.10% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1408-1535            4      1.90%     90.00% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1536-1663            6      2.86%     92.86% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1664-1791            4      1.90%     94.76% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1792-1919            3      1.43%     96.19% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1920-2047            3      1.43%     97.62% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2048-2175            2      0.95%     98.57% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2304-2431            1      0.48%     99.05% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2944-3071            1      0.48%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::4352-4479            1      0.48%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::total          210                       # Reads before turning the bus around for writes
system.mem_ctrls01.wrPerTurnAround::samples          210                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::mean    23.738095                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::gmean    23.687921                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::stdev     1.377529                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::16              5      2.38%      2.38% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::17              1      0.48%      2.86% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::18              1      0.48%      3.33% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::22              1      0.48%      3.81% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::23              1      0.48%      4.29% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::24            200     95.24%     99.52% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::25              1      0.48%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::total          210                       # Writes before turning the bus around for reads
system.mem_ctrls01.totQLat                 3600672600                       # Total ticks spent queuing
system.mem_ctrls01.totMemAccLat            5924314200                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls01.totBusLat                438681600                       # Total ticks spent in databus transfers
system.mem_ctrls01.avgQLat                   26265.41                       # Average queueing delay per DRAM burst
system.mem_ctrls01.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls01.avgMemAccLat              43215.41                       # Average memory access latency per DRAM burst
system.mem_ctrls01.avgRdBW                     121.55                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls01.avgWrBW                       4.42                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls01.avgRdBWSys                  121.82                       # Average system read bandwidth in MiByte/s
system.mem_ctrls01.avgWrBWSys                    4.43                       # Average system write bandwidth in MiByte/s
system.mem_ctrls01.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls01.busUtil                       1.26                       # Data bus utilization in percentage
system.mem_ctrls01.busUtilRead                   1.22                       # Data bus utilization in percentage for reads
system.mem_ctrls01.busUtilWrite                  0.04                       # Data bus utilization in percentage for writes
system.mem_ctrls01.avgRdQLen                     8.11                       # Average read queue length when enqueuing
system.mem_ctrls01.avgWrQLen                    31.27                       # Average write queue length when enqueuing
system.mem_ctrls01.readRowHits                 119899                       # Number of row buffer hits during reads
system.mem_ctrls01.writeRowHits                  4165                       # Number of row buffer hits during writes
system.mem_ctrls01.readRowHitRate               87.46                       # Row buffer hit rate for reads
system.mem_ctrls01.writeRowHitRate              83.55                       # Row buffer hit rate for writes
system.mem_ctrls01.avgGap                  2028546.52                       # Average gap between requests
system.mem_ctrls01.pageHitRate                  87.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls01.memoryStateTime::IDLE  33658330500                       # Time in different power states
system.mem_ctrls01.memoryStateTime::REF     784326600                       # Time in different power states
system.mem_ctrls01.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls01.memoryStateTime::ACT    1644710400                       # Time in different power states
system.mem_ctrls01.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls01.actEnergy::0          8524051.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::1          9650793.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::2          9479635.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::3          9035107.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::4          9714297.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::5          9104054.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::6          9775382.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::7          9193564.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.preEnergy::0          5750352.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::1               6510456                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::2          6394992.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::3          6095112.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::4               6553296                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::5               6141624                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::6               6594504                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::7               6202008                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.readEnergy::0         47172902.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::1         54599001.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::2         53398425.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::3         49866585.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::4         54140236.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::5         50579942.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::6         54514636.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::7             50521536                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.writeEnergy::0        5905612.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::1        5779537.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::2        5763363.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::3        6008878.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::4        6138270.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::5             5806080                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::6        6025466.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::7        6008463.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::0      5740238148.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::1      5740238148.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::2      5740238148.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::3      5740238148.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::4      5740238148.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::5      5740238148.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::6      5740238148.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::7      5740238148.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.actBackEnergy::0      1784927220.480000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::1      1796498913.600000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::2      1806485860.800000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::3      1801849380.480000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::4      1811637584.640000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::5      1806690623.040000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::6      1815536548.800000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::7      1818224012.160000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.preBackEnergy::0       79259160624                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::1       79249010016                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::2       79240249536                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::3       79244316624                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::4       79235730480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::5       79240069920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::6       79232310336                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::7       79229952912                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.totalEnergy::0        86851678911.360001                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::1        86862286867.200012                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::2        86862009961.919998                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::3        86857409835.839996                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::4        86864152314.240005                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::5        86858630392.319992                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::6        86864995023.360001                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::7        86860340644.800003                       # Total energy per rank (pJ)
system.mem_ctrls01.averagePower::0          64.473963                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::1          64.481838                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::2          64.481632                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::3          64.478217                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::4          64.483223                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::5          64.479124                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::6          64.483848                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::7          64.480393                       # Core power per rank (mW)
system.mem_ctrls15.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls15.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls15.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls15.atomic_min_count                 0                       # atomic min count
system.mem_ctrls15.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls15.bytes_read::system.cpu0.inst        10496                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu0.data       539136                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu1.inst          512                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu1.data       529664                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu2.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu2.data       525056                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu3.inst         6656                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu3.data       523520                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu4.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu4.data       505344                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu5.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu5.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu5.data       545536                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu6.inst         4864                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu6.data       512512                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu7.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu7.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu7.data       519680                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::total          4237824                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu0.inst        10496                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu1.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu2.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu3.inst         6656                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu4.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu5.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu6.inst         4864                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu7.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::total        36608                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_written::writebacks       181248                       # Number of bytes written to this memory
system.mem_ctrls15.bytes_written::total        181248                       # Number of bytes written to this memory
system.mem_ctrls15.num_reads::system.cpu0.inst           41                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu0.data         2106                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu1.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu1.data         2069                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu2.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu2.data         2051                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu3.inst           26                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu3.data         2045                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu4.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu4.data         1974                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu5.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu5.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu5.data         2131                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu6.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu6.data         2002                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu7.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu7.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu7.data         2030                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::total             16554                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_writes::writebacks          708                       # Number of write requests responded to by this memory
system.mem_ctrls15.num_writes::total              708                       # Number of write requests responded to by this memory
system.mem_ctrls15.bw_read::system.cpu0.inst       290834                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu0.data     14938913                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu1.inst        14187                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu1.data     14676454                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu2.inst       127683                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu2.data     14548771                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu3.inst       184431                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu3.data     14506210                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu4.inst        70935                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu4.data     14002571                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu5.dtb.walker         7094                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu5.inst        99309                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu5.data     15116251                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu6.inst       134777                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu6.data     14201189                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu7.dtb.walker        14187                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu7.inst        92216                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu7.data     14399807                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::total           117425817                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu0.inst       290834                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu1.inst        14187                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu2.inst       127683                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu3.inst       184431                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu4.inst        70935                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu5.inst        99309                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu6.inst       134777                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu7.inst        92216                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::total        1014371                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_write::writebacks       5022199                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_write::total            5022199                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_total::writebacks       5022199                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu0.inst       290834                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu0.data     14938913                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu1.inst        14187                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu1.data     14676454                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu2.inst       127683                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu2.data     14548771                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu3.inst       184431                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu3.data     14506210                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu4.inst        70935                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu4.data     14002571                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu5.dtb.walker         7094                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu5.inst        99309                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu5.data     15116251                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu6.inst       134777                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu6.data     14201189                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu7.dtb.walker        14187                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu7.inst        92216                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu7.data     14399807                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::total          122448016                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.readReqs                     16554                       # Number of read requests accepted
system.mem_ctrls15.writeReqs                      708                       # Number of write requests accepted
system.mem_ctrls15.readBursts                  132432                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls15.writeBursts                   5664                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls15.bytesReadDRAM              4218624                       # Total number of bytes read from DRAM
system.mem_ctrls15.bytesReadWrQ                 19200                       # Total number of bytes read from write queue
system.mem_ctrls15.bytesWritten                180736                       # Total number of bytes written to DRAM
system.mem_ctrls15.bytesReadSys               4237824                       # Total read bytes from the system interface side
system.mem_ctrls15.bytesWrittenSys             181248                       # Total written bytes from the system interface side
system.mem_ctrls15.servicedByWrQ                  600                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls15.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls15.neitherReadNorWriteReqs            3                       # Number of requests that are neither read nor write
system.mem_ctrls15.perBankRdBursts::0            7984                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::1            8203                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::2            8408                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::3            8224                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::4            8288                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::5            9127                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::6           10136                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::7            8518                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::8            7859                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::9            6657                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::10           7696                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::11           8976                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::12           6857                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::13           9929                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::14           7585                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::15           7385                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::0             328                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::1             400                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::2             273                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::3             344                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::4             271                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::5             592                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::6             296                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::7             688                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::8             224                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::9             264                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::10            408                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::11            352                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::12            256                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::13            312                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::14            408                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::15            232                       # Per bank write bursts
system.mem_ctrls15.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls15.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls15.totGap                 36104175000                       # Total gap between requests
system.mem_ctrls15.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::5              132432                       # Read request sizes (log2)
system.mem_ctrls15.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::5               5664                       # Write request sizes (log2)
system.mem_ctrls15.rdQLenPdf::0                 16130                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::1                 16136                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::2                 16154                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::3                 16178                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::4                 16193                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::5                 16211                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::6                 16231                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::7                 16253                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::8                   367                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::9                   337                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::10                  319                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::11                  295                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::12                  281                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::13                  263                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::14                  243                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::15                  222                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::16                    3                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::17                    3                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::18                    3                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::19                    3                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::20                    2                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::21                    2                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::22                    2                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::23                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::15                  233                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::16                  233                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::17                  233                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::18                  233                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::19                  235                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::20                  236                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::21                  236                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::22                  236                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::23                  239                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::24                  239                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::25                  239                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::26                  239                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::27                  239                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::28                  238                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::29                  238                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::30                  238                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::31                  236                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::32                  236                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::33                  236                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::34                  236                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::35                  234                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::36                  234                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::37                  234                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::38                  234                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.bytesPerActivate::samples        17473                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::mean   251.780461                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::gmean   247.071111                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::stdev    28.453876                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::32-63          259      1.48%      1.48% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::64-95           18      0.10%      1.59% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::96-127           13      0.07%      1.66% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::128-159            2      0.01%      1.67% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::160-191           13      0.07%      1.75% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::192-223           17      0.10%      1.84% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::224-255          237      1.36%      3.20% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::256-287        16914     96.80%    100.00% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::total        17473                       # Bytes accessed per row activation
system.mem_ctrls15.rdPerTurnAround::samples          236                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::mean   556.101695                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::gmean   332.874386                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::stdev   488.291461                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::0-63           35     14.83%     14.83% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::64-127           25     10.59%     25.42% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::128-191            9      3.81%     29.24% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::192-255            9      3.81%     33.05% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::256-319            4      1.69%     34.75% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::320-383           10      4.24%     38.98% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::384-447           10      4.24%     43.22% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::448-511            9      3.81%     47.03% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::512-575           21      8.90%     55.93% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::576-639           15      6.36%     62.29% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::640-703           18      7.63%     69.92% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::704-767            9      3.81%     73.73% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::768-831           12      5.08%     78.81% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::832-895           10      4.24%     83.05% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::896-959           10      4.24%     87.29% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::960-1023            3      1.27%     88.56% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1024-1087            5      2.12%     90.68% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1088-1151            3      1.27%     91.95% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1152-1215            1      0.42%     92.37% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1216-1279            3      1.27%     93.64% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1344-1407            1      0.42%     94.07% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1472-1535            1      0.42%     94.49% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1536-1599            2      0.85%     95.34% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1600-1663            4      1.69%     97.03% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1664-1727            2      0.85%     97.88% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1792-1855            1      0.42%     98.31% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1920-1983            1      0.42%     98.73% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::2624-2687            1      0.42%     99.15% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::2816-2879            1      0.42%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::2944-3007            1      0.42%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::total          236                       # Reads before turning the bus around for writes
system.mem_ctrls15.wrPerTurnAround::samples          236                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::mean    23.932203                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::gmean    23.902080                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::stdev     1.164940                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::16              2      0.85%      0.85% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::20              4      1.69%      2.54% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::24            228     96.61%     99.15% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::32              2      0.85%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::total          236                       # Writes before turning the bus around for reads
system.mem_ctrls15.totQLat                 3456713150                       # Total ticks spent queuing
system.mem_ctrls15.totMemAccLat            5691265550                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls15.totBusLat                421862400                       # Total ticks spent in databus transfers
system.mem_ctrls15.avgQLat                   26220.59                       # Average queueing delay per DRAM burst
system.mem_ctrls15.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls15.avgMemAccLat              43170.59                       # Average memory access latency per DRAM burst
system.mem_ctrls15.avgRdBW                     116.89                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls15.avgWrBW                       5.01                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls15.avgRdBWSys                  117.43                       # Average system read bandwidth in MiByte/s
system.mem_ctrls15.avgWrBWSys                    5.02                       # Average system write bandwidth in MiByte/s
system.mem_ctrls15.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls15.busUtil                       1.22                       # Data bus utilization in percentage
system.mem_ctrls15.busUtilRead                   1.17                       # Data bus utilization in percentage for reads
system.mem_ctrls15.busUtilWrite                  0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls15.avgRdQLen                     8.11                       # Average read queue length when enqueuing
system.mem_ctrls15.avgWrQLen                    31.10                       # Average write queue length when enqueuing
system.mem_ctrls15.readRowHits                 115295                       # Number of row buffer hits during reads
system.mem_ctrls15.writeRowHits                  4712                       # Number of row buffer hits during writes
system.mem_ctrls15.readRowHitRate               87.46                       # Row buffer hit rate for reads
system.mem_ctrls15.writeRowHitRate              83.19                       # Row buffer hit rate for writes
system.mem_ctrls15.avgGap                  2091540.67                       # Average gap between requests
system.mem_ctrls15.pageHitRate                  87.28                       # Row buffer hit rate, read and write combined
system.mem_ctrls15.memoryStateTime::IDLE  33647818450                       # Time in different power states
system.mem_ctrls15.memoryStateTime::REF     784326600                       # Time in different power states
system.mem_ctrls15.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls15.memoryStateTime::ACT    1655222450                       # Time in different power states
system.mem_ctrls15.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls15.actEnergy::0          9310291.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::1          9033292.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::2          9511084.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::3          9884851.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::4          8179315.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::5          8983094.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::6          9342950.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::7          8527075.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.preEnergy::0          6280752.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::1               6093888                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::2               6416208                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::3          6668352.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::4          5517792.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::5               6060024                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::6               6302784                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::7          5752392.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.readEnergy::0         51736089.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::1         50360294.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::2         52616179.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::3         55212518.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::4         44377881.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::5         49808179.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::6         51856396.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::7             47229312                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.writeEnergy::0        6224117.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::1        5839672.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::2        6297108.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::3        6197575.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::4        5912248.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::5        5782855.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::6        5928837.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::7        5441126.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::0      5740238148.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::1      5740238148.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::2      5740238148.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::3      5740238148.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::4      5740238148.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::5      5740238148.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::6      5740238148.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::7      5740238148.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.actBackEnergy::0      1800513829.440000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::1      1797855969.600000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::2      1814062610.880000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::3      1813924935.360000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::4      1793505237.120000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::5      1804948338.240000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::6      1813534836.480000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::7      1805263799.040000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.preBackEnergy::0       79245488160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::1       79247819616                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::2       79233603264                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::3       79233724032                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::4       79251636048                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::5       79241598240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::6       79234066224                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::7       79241321520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.totalEnergy::0        86859791388.480011                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::1        86857240881.600006                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::2        86862744603.840012                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::3        86865850413.119995                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::4        86849366670.720001                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::5         86857418880                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::6        86861270177.279999                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::7        86853773373.119995                       # Total energy per rank (pJ)
system.mem_ctrls15.averagePower::0          64.479985                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::1          64.478092                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::2          64.482178                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::3          64.484483                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::4          64.472247                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::5          64.478224                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::6          64.481083                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::7          64.475518                       # Core power per rank (mW)
system.mem_ctrls14.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls14.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls14.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls14.atomic_min_count                 0                       # atomic min count
system.mem_ctrls14.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls14.bytes_read::system.cpu0.inst         6144                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu0.data       535296                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu1.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu1.data       523520                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu2.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu2.data       509440                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu3.inst         6400                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu3.data       518400                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu4.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu4.data       506624                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu5.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu5.data       543232                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu6.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu6.data       526848                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu7.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu7.data       535552                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::total          4230144                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu0.inst         6144                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu1.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu2.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu3.inst         6400                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu4.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu5.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu6.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu7.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::total        31232                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_written::writebacks       174592                       # Number of bytes written to this memory
system.mem_ctrls14.bytes_written::total        174592                       # Number of bytes written to this memory
system.mem_ctrls14.num_reads::system.cpu0.inst           24                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu0.data         2091                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu1.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu1.data         2045                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu2.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu2.data         1990                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu3.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu3.data         2025                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu4.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu4.data         1979                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu5.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu5.data         2122                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu6.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu6.data         2058                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu7.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu7.data         2092                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::total             16524                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_writes::writebacks          682                       # Number of write requests responded to by this memory
system.mem_ctrls14.num_writes::total              682                       # Number of write requests responded to by this memory
system.mem_ctrls14.bw_read::system.cpu0.inst       170244                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu0.data     14832511                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu1.inst        85122                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu1.data     14506210                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu2.inst       106403                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu2.data     14116067                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu3.inst       177338                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu3.data     14364340                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu4.inst        56748                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu4.data     14038039                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu5.inst        99309                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu5.data     15052409                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu6.inst        92216                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu6.data     14598425                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu7.inst        78029                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu7.data     14839604                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::total           117213012                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu0.inst       170244                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu1.inst        85122                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu2.inst       106403                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu3.inst       177338                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu4.inst        56748                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu5.inst        99309                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu6.inst        92216                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu7.inst        78029                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::total         865407                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_write::writebacks       4837768                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_write::total            4837768                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_total::writebacks       4837768                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu0.inst       170244                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu0.data     14832511                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu1.inst        85122                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu1.data     14506210                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu2.inst       106403                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu2.data     14116067                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu3.inst       177338                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu3.data     14364340                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu4.inst        56748                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu4.data     14038039                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu5.inst        99309                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu5.data     15052409                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu6.inst        92216                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu6.data     14598425                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu7.inst        78029                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu7.data     14839604                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::total          122050780                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.readReqs                     16524                       # Number of read requests accepted
system.mem_ctrls14.writeReqs                      682                       # Number of write requests accepted
system.mem_ctrls14.readBursts                  132192                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls14.writeBursts                   5456                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls14.bytesReadDRAM              4217760                       # Total number of bytes read from DRAM
system.mem_ctrls14.bytesReadWrQ                 12384                       # Total number of bytes read from write queue
system.mem_ctrls14.bytesWritten                174592                       # Total number of bytes written to DRAM
system.mem_ctrls14.bytesReadSys               4230144                       # Total read bytes from the system interface side
system.mem_ctrls14.bytesWrittenSys             174592                       # Total written bytes from the system interface side
system.mem_ctrls14.servicedByWrQ                  387                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls14.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls14.neitherReadNorWriteReqs        12555                       # Number of requests that are neither read nor write
system.mem_ctrls14.perBankRdBursts::0            8400                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::1            7969                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::2            8456                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::3            9080                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::4            7648                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::5            8075                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::6            9912                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::7            7949                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::8            8816                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::9            7792                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::10           8129                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::11           6880                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::12           8825                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::13           7096                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::14           8529                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::15           8249                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::0             320                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::1             455                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::2             288                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::3             432                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::4             272                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::5             584                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::6             464                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::7             448                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::8             225                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::9             280                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::10            232                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::11            256                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::12            240                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::13            224                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::14            472                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::15            264                       # Per bank write bursts
system.mem_ctrls14.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls14.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls14.totGap                 36109412000                       # Total gap between requests
system.mem_ctrls14.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::5              132192                       # Read request sizes (log2)
system.mem_ctrls14.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::5               5456                       # Write request sizes (log2)
system.mem_ctrls14.rdQLenPdf::0                 16096                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::1                 16113                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::2                 16124                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::3                 16137                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::4                 16154                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::5                 16172                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::6                 16193                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::7                 16222                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::8                   362                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::9                   334                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::10                  323                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::11                  312                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::12                  294                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::13                  276                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::14                  255                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::15                  227                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::16                    9                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::17                    9                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::18                    9                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::19                    8                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::20                    8                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::21                    8                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::22                    8                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::23                    8                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::24                    5                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::25                    5                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::26                    5                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::27                    5                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::28                    5                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::29                    5                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::30                    5                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::31                    5                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::32                    4                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::33                    4                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::34                    4                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::35                    4                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::36                    4                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::37                    4                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::38                    4                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::39                    4                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::40                    3                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::41                    3                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::42                    3                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::43                    3                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::44                    3                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::45                    3                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::46                    3                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::47                    3                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::48                    3                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::49                    3                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::50                    3                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::51                    3                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::52                    3                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::53                    3                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::54                    3                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::55                    3                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::56                    3                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::57                    3                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::58                    3                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::59                    3                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::60                    3                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::61                    3                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::62                    3                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::63                    3                       # What read queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::15                  221                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::16                  221                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::17                  221                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::18                  221                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::19                  224                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::20                  225                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::21                  225                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::22                  226                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::23                  229                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::24                  230                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::25                  230                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::26                  230                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::27                  230                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::28                  230                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::29                  230                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::30                  232                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::31                  232                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::32                  231                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::33                  231                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::34                  231                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::35                  228                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::36                  227                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::37                  227                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::38                  224                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.bytesPerActivate::samples        17421                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::mean   252.129728                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::gmean   247.805836                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::stdev    27.241265                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::32-63          237      1.36%      1.36% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::64-95           16      0.09%      1.45% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::96-127            9      0.05%      1.50% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::128-159            6      0.03%      1.54% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::160-191            9      0.05%      1.59% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::192-223           16      0.09%      1.68% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::224-255          224      1.29%      2.97% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::256-287        16904     97.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::total        17421                       # Bytes accessed per row activation
system.mem_ctrls14.rdPerTurnAround::samples          229                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::mean   574.310044                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::gmean   305.412491                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::stdev   538.269673                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::0-63           40     17.47%     17.47% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::64-127           28     12.23%     29.69% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::128-191            8      3.49%     33.19% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::192-255            5      2.18%     35.37% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::256-319           17      7.42%     42.79% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::320-383           10      4.37%     47.16% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::384-447            6      2.62%     49.78% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::448-511           11      4.80%     54.59% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::512-575           12      5.24%     59.83% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::576-639           10      4.37%     64.19% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::640-703            7      3.06%     67.25% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::704-767            3      1.31%     68.56% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::768-831            8      3.49%     72.05% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::832-895            5      2.18%     74.24% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::896-959            8      3.49%     77.73% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::960-1023            3      1.31%     79.04% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1024-1087            3      1.31%     80.35% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1088-1151            8      3.49%     83.84% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1152-1215            6      2.62%     86.46% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1216-1279            5      2.18%     88.65% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1280-1343            3      1.31%     89.96% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1344-1407            3      1.31%     91.27% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1408-1471            2      0.87%     92.14% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1472-1535            2      0.87%     93.01% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1536-1599            3      1.31%     94.32% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1600-1663            4      1.75%     96.07% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1792-1855            3      1.31%     97.38% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1856-1919            1      0.44%     97.82% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1984-2047            2      0.87%     98.69% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::2176-2239            1      0.44%     99.13% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::2240-2303            1      0.44%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::2432-2495            1      0.44%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::total          229                       # Reads before turning the bus around for writes
system.mem_ctrls14.wrPerTurnAround::samples          229                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::mean    23.825328                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::gmean    23.766110                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::stdev     1.607293                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::16              4      1.75%      1.75% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::17              1      0.44%      2.18% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::19              1      0.44%      2.62% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::20              4      1.75%      4.37% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::21              1      0.44%      4.80% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::23              1      0.44%      5.24% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::24            214     93.45%     98.69% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::32              3      1.31%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::total          229                       # Writes before turning the bus around for reads
system.mem_ctrls14.totQLat                 3505695650                       # Total ticks spent queuing
system.mem_ctrls14.totMemAccLat            5739790400                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls14.totBusLat                421776000                       # Total ticks spent in databus transfers
system.mem_ctrls14.avgQLat                   26597.59                       # Average queueing delay per DRAM burst
system.mem_ctrls14.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls14.avgMemAccLat              43547.59                       # Average memory access latency per DRAM burst
system.mem_ctrls14.avgRdBW                     116.87                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls14.avgWrBW                       4.84                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls14.avgRdBWSys                  117.21                       # Average system read bandwidth in MiByte/s
system.mem_ctrls14.avgWrBWSys                    4.84                       # Average system write bandwidth in MiByte/s
system.mem_ctrls14.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls14.busUtil                       1.22                       # Data bus utilization in percentage
system.mem_ctrls14.busUtilRead                   1.17                       # Data bus utilization in percentage for reads
system.mem_ctrls14.busUtilWrite                  0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls14.avgRdQLen                     8.12                       # Average read queue length when enqueuing
system.mem_ctrls14.avgWrQLen                    30.69                       # Average write queue length when enqueuing
system.mem_ctrls14.readRowHits                 115288                       # Number of row buffer hits during reads
system.mem_ctrls14.writeRowHits                  4552                       # Number of row buffer hits during writes
system.mem_ctrls14.readRowHitRate               87.47                       # Row buffer hit rate for reads
system.mem_ctrls14.writeRowHitRate              83.43                       # Row buffer hit rate for writes
system.mem_ctrls14.avgGap                  2098652.33                       # Average gap between requests
system.mem_ctrls14.pageHitRate                  87.31                       # Row buffer hit rate, read and write combined
system.mem_ctrls14.memoryStateTime::IDLE  33652525100                       # Time in different power states
system.mem_ctrls14.memoryStateTime::REF     784326600                       # Time in different power states
system.mem_ctrls14.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls14.memoryStateTime::ACT    1650515800                       # Time in different power states
system.mem_ctrls14.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls14.actEnergy::0          9284284.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::1               9555840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::2          8902051.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::3          9854611.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::4          8944387.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::5          8643196.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::6          8951644.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::7               9205056                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.preEnergy::0               6263208                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::1               6446400                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::2          6005352.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::3          6647952.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::4          6033912.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::5               5830728                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::6               6038808                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::7               6209760                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.readEnergy::0             51659712                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::1         53418393.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::2         48968524.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::3             54560064                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::4         49566067.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::5         47489894.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::6             49076352                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::7         50954841.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.writeEnergy::0        6134538.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::1        6141173.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::2        6250659.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::3        6462996.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::4        5779952.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::5        5892341.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::6        6035005.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::7        5772902.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::0      5740238148.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::1      5740238148.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::2      5740238148.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::3      5740238148.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::4      5740238148.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::5      5740238148.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::6      5740238148.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::7      5740238148.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.actBackEnergy::0      1802375349.120000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::1      1800084934.080000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::2      1797901660.800000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::3      1815809601.600000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::4      1804814876.160000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::5      1801998820.800000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::6      1807945680.960000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::7      1815820819.200000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.preBackEnergy::0       79243855248                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::1       79245864384                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::2       79247779536                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::3       79232070816                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::4       79241715312                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::5       79244185536                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::6       79238968992                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::7       79232060976                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.totalEnergy::0        86859810488.639999                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::1        86861749273.919998                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::2        86856045933.120010                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::3        86865644189.760010                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::4        86857092655.680008                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::5        86854278666.240005                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::6        86857254631.680008                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::7        86860262503.679993                       # Total energy per rank (pJ)
system.mem_ctrls14.averagePower::0          64.480000                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::1          64.481439                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::2          64.477205                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::3          64.484330                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::4          64.477982                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::5          64.475893                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::6          64.478102                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::7          64.480335                       # Core power per rank (mW)
system.pim_sys.voltage_domain.voltage               1                       # Voltage in Volts
system.pim_sys.clk_domain.clock                   500                       # Clock period in ticks
system.pim_sys.pim_memory.atomic_fadd_count            0                       # atomic fadd count
system.pim_sys.pim_memory.atomic_min_count            0                       # atomic min count
system.pim_sys.pim_memory.atomic_inc_count            0                       # atomic inc count
system.pim_sys.pim_memory.bytes_written::system.cpu7.data            1                       # Number of bytes written to this memory
system.pim_sys.pim_memory.bytes_written::total            1                       # Number of bytes written to this memory
system.pim_sys.pim_memory.num_writes::system.cpu7.data            1                       # Number of write requests responded to by this memory
system.pim_sys.pim_memory.num_writes::total            1                       # Number of write requests responded to by this memory
system.pim_sys.pim_memory.bw_write::system.cpu7.data           28                       # Write bandwidth from this memory (bytes/s)
system.pim_sys.pim_memory.bw_write::total           28                       # Write bandwidth from this memory (bytes/s)
system.pim_sys.pim_memory.bw_total::system.cpu7.data           28                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys.pim_memory.bw_total::total           28                       # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.atomic_fadd_count             0                       # atomic fadd count
system.realview.nvmem.atomic_min_count              0                       # atomic min count
system.realview.nvmem.atomic_inc_count              0                       # atomic inc count
system.mem_ctrls00.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls00.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls00.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls00.atomic_min_count                 0                       # atomic min count
system.mem_ctrls00.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls00.bytes_read::system.cpu0.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu0.inst         5376                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu0.data       540160                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu1.inst          768                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu1.data       580352                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu2.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu2.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu2.data       567808                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu3.inst         6144                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu3.data       571136                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu4.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu4.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu4.data       542464                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu5.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu5.inst         4096                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu5.data       562944                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu6.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu6.inst         4864                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu6.data       568064                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu7.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu7.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu7.data       544256                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::total          4511232                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu0.inst         5376                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu1.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu2.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu3.inst         6144                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu4.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu5.inst         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu6.inst         4864                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu7.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::total        31744                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_written::writebacks       225792                       # Number of bytes written to this memory
system.mem_ctrls00.bytes_written::total        225792                       # Number of bytes written to this memory
system.mem_ctrls00.num_reads::system.cpu0.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu0.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu0.data         2110                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu1.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu1.data         2267                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu2.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu2.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu2.data         2218                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu3.inst           24                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu3.data         2231                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu4.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu4.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu4.data         2119                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu5.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu5.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu5.data         2199                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu6.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu6.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu6.data         2219                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu7.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu7.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu7.data         2126                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::total             17622                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_writes::writebacks          882                       # Number of write requests responded to by this memory
system.mem_ctrls00.num_writes::total              882                       # Number of write requests responded to by this memory
system.mem_ctrls00.bw_read::system.cpu0.dtb.walker        14187                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu0.inst       148964                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu0.data     14967287                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu1.inst        21281                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu1.data     16080967                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu2.dtb.walker        14187                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu2.inst       127683                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu2.data     15733385                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu3.inst       170244                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu3.data     15825601                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu4.dtb.walker        14187                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu4.inst        92216                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu4.data     15031129                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu5.dtb.walker         7094                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu5.inst       113496                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu5.data     15598609                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu6.dtb.walker         7094                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu6.inst       134777                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu6.data     15740479                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu7.dtb.walker         7094                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu7.inst        70935                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu7.data     15080783                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::total           125001676                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu0.inst       148964                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu1.inst        21281                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu2.inst       127683                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu3.inst       170244                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu4.inst        92216                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu5.inst       113496                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu6.inst       134777                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu7.inst        70935                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::total         879594                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_write::writebacks       6256468                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_write::total            6256468                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_total::writebacks       6256468                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu0.dtb.walker        14187                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu0.inst       148964                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu0.data     14967287                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu1.inst        21281                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu1.data     16080967                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu2.dtb.walker        14187                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu2.inst       127683                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu2.data     15733385                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu3.inst       170244                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu3.data     15825601                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu4.dtb.walker        14187                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu4.inst        92216                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu4.data     15031129                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu5.dtb.walker         7094                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu5.inst       113496                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu5.data     15598609                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu6.dtb.walker         7094                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu6.inst       134777                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu6.data     15740479                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu7.dtb.walker         7094                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu7.inst        70935                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu7.data     15080783                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::total          131258144                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.readReqs                     17622                       # Number of read requests accepted
system.mem_ctrls00.writeReqs                      882                       # Number of write requests accepted
system.mem_ctrls00.readBursts                  140976                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls00.writeBursts                   7056                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls00.bytesReadDRAM              4487840                       # Total number of bytes read from DRAM
system.mem_ctrls00.bytesReadWrQ                 23392                       # Total number of bytes read from write queue
system.mem_ctrls00.bytesWritten                225312                       # Total number of bytes written to DRAM
system.mem_ctrls00.bytesReadSys               4511232                       # Total read bytes from the system interface side
system.mem_ctrls00.bytesWrittenSys             225792                       # Total written bytes from the system interface side
system.mem_ctrls00.servicedByWrQ                  731                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls00.mergedWrBursts                   7                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls00.neitherReadNorWriteReqs        10829                       # Number of requests that are neither read nor write
system.mem_ctrls00.perBankRdBursts::0            8313                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::1            9265                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::2            9225                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::3           11713                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::4           10215                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::5            7144                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::6            7852                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::7           10425                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::8            7712                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::9            7713                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::10           7056                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::11           7992                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::12           9444                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::13           7296                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::14           8832                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::15          10048                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::0             584                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::1             440                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::2             392                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::3             512                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::4             833                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::5             264                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::6             632                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::7             424                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::8             367                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::9             200                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::10            376                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::11            272                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::12            449                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::13            280                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::14            552                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::15            464                       # Per bank write bursts
system.mem_ctrls00.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls00.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls00.totGap                 36117563000                       # Total gap between requests
system.mem_ctrls00.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::5              140976                       # Read request sizes (log2)
system.mem_ctrls00.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::5               7056                       # Write request sizes (log2)
system.mem_ctrls00.rdQLenPdf::0                 17085                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::1                 17086                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::2                 17101                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::3                 17121                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::4                 17141                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::5                 17175                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::6                 17207                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::7                 17240                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::8                   428                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::9                   406                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::10                  391                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::11                  371                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::12                  352                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::13                  318                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::14                  286                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::15                  253                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::16                   14                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::17                   13                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::18                   13                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::19                   13                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::20                   13                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::21                   14                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::22                   15                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::23                   15                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::24                   12                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::25                   13                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::26                   13                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::27                   13                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::28                   12                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::29                   11                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::30                   10                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::31                    9                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::32                    5                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::33                    4                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::34                    4                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::35                    4                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::36                    4                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::37                    4                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::38                    4                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::39                    4                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::40                    3                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::41                    3                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::42                    3                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::43                    3                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::44                    3                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::45                    3                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::46                    3                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::47                    4                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::48                    2                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::49                    2                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::50                    2                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::51                    2                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::52                    2                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::53                    2                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::54                    2                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::55                    2                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::56                    1                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::57                    1                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::58                    1                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::59                    1                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::60                    1                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::61                    1                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::62                    1                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::15                  288                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::16                  288                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::17                  289                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::18                  289                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::19                  290                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::20                  290                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::21                  291                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::22                  292                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::23                  297                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::24                  297                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::25                  297                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::26                  297                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::27                  297                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::28                  297                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::29                  297                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::30                  297                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::31                  296                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::32                  296                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::33                  295                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::34                  295                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::35                  294                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::36                  294                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::37                  293                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::38                  292                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.bytesPerActivate::samples        18746                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::mean   251.421743                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::gmean   246.253792                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::stdev    29.700958                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::32-63          311      1.66%      1.66% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::64-95           14      0.07%      1.73% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::96-127           13      0.07%      1.80% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::160-191           14      0.07%      1.88% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::192-223           12      0.06%      1.94% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::224-255          290      1.55%      3.49% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::256-287        18092     96.51%    100.00% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::total        18746                       # Bytes accessed per row activation
system.mem_ctrls00.rdPerTurnAround::samples          296                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::mean   470.989865                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::gmean   287.309425                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::stdev   412.534165                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::0-63           43     14.53%     14.53% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::64-127           31     10.47%     25.00% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::128-191           16      5.41%     30.41% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::192-255           23      7.77%     38.18% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::256-319           20      6.76%     44.93% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::320-383           14      4.73%     49.66% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::384-447           18      6.08%     55.74% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::448-511           12      4.05%     59.80% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::512-575           17      5.74%     65.54% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::576-639           20      6.76%     72.30% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::640-703           10      3.38%     75.68% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::704-767            7      2.36%     78.04% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::768-831           12      4.05%     82.09% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::832-895            7      2.36%     84.46% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::896-959           10      3.38%     87.84% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::960-1023           10      3.38%     91.22% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1024-1087            5      1.69%     92.91% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1088-1151            7      2.36%     95.27% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1152-1215            3      1.01%     96.28% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1216-1279            1      0.34%     96.62% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1344-1407            1      0.34%     96.96% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1472-1535            2      0.68%     97.64% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1536-1599            2      0.68%     98.31% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1600-1663            1      0.34%     98.65% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1984-2047            1      0.34%     98.99% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::2112-2175            1      0.34%     99.32% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::2240-2303            1      0.34%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::2368-2431            1      0.34%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::total          296                       # Reads before turning the bus around for writes
system.mem_ctrls00.wrPerTurnAround::samples          296                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::mean    23.787162                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::gmean    23.751367                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::stdev     1.172555                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::16              4      1.35%      1.35% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::17              1      0.34%      1.69% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::18              2      0.68%      2.36% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::20              2      0.68%      3.04% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::22              2      0.68%      3.72% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::23              1      0.34%      4.05% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::24            283     95.61%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::25              1      0.34%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::total          296                       # Writes before turning the bus around for reads
system.mem_ctrls00.totQLat                 3704906700                       # Total ticks spent queuing
system.mem_ctrls00.totMemAccLat            6082059450                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls00.totBusLat                448784000                       # Total ticks spent in databus transfers
system.mem_ctrls00.avgQLat                   26417.39                       # Average queueing delay per DRAM burst
system.mem_ctrls00.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls00.avgMemAccLat              43367.39                       # Average memory access latency per DRAM burst
system.mem_ctrls00.avgRdBW                     124.35                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls00.avgWrBW                       6.24                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls00.avgRdBWSys                  125.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls00.avgWrBWSys                    6.26                       # Average system write bandwidth in MiByte/s
system.mem_ctrls00.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls00.busUtil                       1.31                       # Data bus utilization in percentage
system.mem_ctrls00.busUtilRead                   1.24                       # Data bus utilization in percentage for reads
system.mem_ctrls00.busUtilWrite                  0.06                       # Data bus utilization in percentage for writes
system.mem_ctrls00.avgRdQLen                     8.15                       # Average read queue length when enqueuing
system.mem_ctrls00.avgWrQLen                    31.02                       # Average write queue length when enqueuing
system.mem_ctrls00.readRowHits                 122667                       # Number of row buffer hits during reads
system.mem_ctrls00.writeRowHits                  5873                       # Number of row buffer hits during writes
system.mem_ctrls00.readRowHitRate               87.47                       # Row buffer hit rate for reads
system.mem_ctrls00.writeRowHitRate              83.32                       # Row buffer hit rate for writes
system.mem_ctrls00.avgGap                  1951878.67                       # Average gap between requests
system.mem_ctrls00.pageHitRate                  87.27                       # Row buffer hit rate, read and write combined
system.mem_ctrls00.memoryStateTime::IDLE  33475145000                       # Time in different power states
system.mem_ctrls00.memoryStateTime::REF     784326600                       # Time in different power states
system.mem_ctrls00.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls00.memoryStateTime::ACT    1827895900                       # Time in different power states
system.mem_ctrls00.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls00.actEnergy::0          9609667.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::1          11119852.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::2               9483264                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::3          9728812.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::4          9055670.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::5          8780486.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::6          9057484.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::7          10297324.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.preEnergy::0          6482712.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::1               7501488                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::2               6397440                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::3               6563088                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::4               6108984                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::5               5923344                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::6               6110208                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::7               6946608                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.readEnergy::0         53507750.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::1             63231168                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::2         52202342.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::3             53449344                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::4         49881062.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::5         47518348.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::6         49781721.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::7             56641728                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.writeEnergy::0        6373416.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::1        6449725.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::2        6416962.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::3        6735052.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::4        6214164.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::5        6403276.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::6        5952476.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::7        6701875.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::0      5740238148.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::1      5740238148.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::2      5740238148.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::3      5740238148.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::4      5740238148.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::5      5740238148.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::6      5740238148.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::7      5740238148.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.actBackEnergy::0      1800230598.720000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::1      1816504162.560000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::2      1814966804.160000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::3      1811778105.600000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::4      1803490323.840000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::5      1809523641.600000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::6      1813174231.680000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::7      1832039334.720000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.preBackEnergy::0       79245736608                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::1       79231461552                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::2       79232810112                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::3       79235607216                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::4       79242877200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::5       79237584816                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::6       79234382544                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::7       79217834208                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.totalEnergy::0        86862178901.760010                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::1        86876506097.279999                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::2        86862515073.600006                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::3        86864099767.680008                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::4        86857865553.599991                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::5        86855972062.080002                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::6        86858696814.720001                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::7        86870699227.199997                       # Total energy per rank (pJ)
system.mem_ctrls00.averagePower::0          64.481758                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::1          64.492393                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::2          64.482007                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::3          64.483184                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::4          64.478556                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::5          64.477150                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::6          64.479173                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::7          64.488083                       # Core power per rank (mW)
system.mem_ctrls10.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls10.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls10.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls10.atomic_min_count                 0                       # atomic min count
system.mem_ctrls10.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls10.bytes_read::system.cpu0.inst         5376                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu0.data       553216                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu1.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu1.data       576768                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu2.inst         7168                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu2.data       568576                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu3.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu3.inst         7424                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu3.data       548608                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu4.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu4.data       521216                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu5.inst         5376                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu5.data       566016                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu6.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu6.data       572672                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu7.inst         5376                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu7.data       543488                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::total          4492032                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu0.inst         5376                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu1.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu2.inst         7168                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu3.inst         7424                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu4.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu5.inst         5376                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu6.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu7.inst         5376                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::total        41216                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_written::writebacks       184832                       # Number of bytes written to this memory
system.mem_ctrls10.bytes_written::total        184832                       # Number of bytes written to this memory
system.mem_ctrls10.num_reads::system.cpu0.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu0.data         2161                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu1.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu1.data         2253                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu2.inst           28                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu2.data         2221                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu3.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu3.inst           29                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu3.data         2143                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu4.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu4.data         2036                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu5.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu5.data         2211                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu6.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu6.data         2237                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu7.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu7.data         2123                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::total             17547                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_writes::writebacks          722                       # Number of write requests responded to by this memory
system.mem_ctrls10.num_writes::total              722                       # Number of write requests responded to by this memory
system.mem_ctrls10.bw_read::system.cpu0.inst       148964                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu0.data     15329056                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu1.inst        63842                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu1.data     15981658                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu2.inst       198618                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu2.data     15754666                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu3.dtb.walker         7094                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu3.inst       205712                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu3.data     15201373                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu4.inst        99309                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu4.data     14442368                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu5.inst       148964                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu5.data     15683731                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu6.inst       127683                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu6.data     15868162                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu7.inst       148964                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu7.data     15059503                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::total           124469664                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu0.inst       148964                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu1.inst        63842                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu2.inst       198618                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu3.inst       205712                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu4.inst        99309                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu5.inst       148964                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu6.inst       127683                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu7.inst       148964                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::total        1142054                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_write::writebacks       5121508                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_write::total            5121508                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_total::writebacks       5121508                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu0.inst       148964                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu0.data     15329056                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu1.inst        63842                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu1.data     15981658                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu2.inst       198618                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu2.data     15754666                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu3.dtb.walker         7094                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu3.inst       205712                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu3.data     15201373                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu4.inst        99309                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu4.data     14442368                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu5.inst       148964                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu5.data     15683731                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu6.inst       127683                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu6.data     15868162                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu7.inst       148964                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu7.data     15059503                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::total          129591172                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.readReqs                     17547                       # Number of read requests accepted
system.mem_ctrls10.writeReqs                      722                       # Number of write requests accepted
system.mem_ctrls10.readBursts                  140376                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls10.writeBursts                   5776                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls10.bytesReadDRAM              4479936                       # Total number of bytes read from DRAM
system.mem_ctrls10.bytesReadWrQ                 12096                       # Total number of bytes read from write queue
system.mem_ctrls10.bytesWritten                184832                       # Total number of bytes written to DRAM
system.mem_ctrls10.bytesReadSys               4492032                       # Total read bytes from the system interface side
system.mem_ctrls10.bytesWrittenSys             184832                       # Total written bytes from the system interface side
system.mem_ctrls10.servicedByWrQ                  378                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls10.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls10.neitherReadNorWriteReqs        24295                       # Number of requests that are neither read nor write
system.mem_ctrls10.perBankRdBursts::0            8736                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::1            7352                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::2            7576                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::3           11290                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::4            9137                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::5            7809                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::6            8472                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::7            8004                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::8            7888                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::9            8777                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::10          12882                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::11           7824                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::12           8922                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::13           9360                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::14           8144                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::15           7825                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::0             320                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::1             272                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::2             359                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::3             752                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::4             464                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::5             264                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::6             360                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::7             432                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::8             256                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::9             264                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::10            352                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::11            520                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::12            401                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::13            224                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::14            312                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::15            224                       # Per bank write bursts
system.mem_ctrls10.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls10.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls10.totGap                 36092315000                       # Total gap between requests
system.mem_ctrls10.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::5              140376                       # Read request sizes (log2)
system.mem_ctrls10.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::5               5776                       # Write request sizes (log2)
system.mem_ctrls10.rdQLenPdf::0                 17038                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::1                 17047                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::2                 17067                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::3                 17094                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::4                 17112                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::5                 17143                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::6                 17172                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::7                 17197                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::8                   439                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::9                   419                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::10                  399                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::11                  373                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::12                  356                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::13                  325                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::14                  296                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::15                  271                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::16                   13                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::17                   11                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::18                   12                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::19                   11                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::20                   10                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::21                   10                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::22                   11                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::23                   11                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::24                    8                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::25                    7                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::26                    6                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::27                    6                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::28                    6                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::29                    6                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::30                    5                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::31                    5                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::32                    4                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::33                    4                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::34                    4                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::35                    4                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::36                    4                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::37                    4                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::38                    4                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::39                    4                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::40                    4                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::41                    4                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::42                    4                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::43                    4                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::44                    4                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::45                    4                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::46                    4                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::47                    4                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::48                    4                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::49                    4                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::50                    4                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::51                    4                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::52                    4                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::53                    4                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::54                    4                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::55                    4                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::56                    2                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::57                    2                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::58                    2                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::59                    2                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::60                    2                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::61                    2                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::62                    2                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::63                    2                       # What read queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::15                  235                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::16                  235                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::17                  235                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::18                  235                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::19                  236                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::20                  237                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::21                  237                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::22                  237                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::23                  242                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::24                  242                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::25                  243                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::26                  245                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::27                  245                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::28                  244                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::29                  244                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::30                  245                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::31                  245                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::32                  245                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::33                  244                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::34                  242                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::35                  241                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::36                  241                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::37                  241                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::38                  240                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.bytesPerActivate::samples        18507                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::mean   252.054250                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::gmean   247.686570                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::stdev    27.447098                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::32-63          253      1.37%      1.37% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::64-95           16      0.09%      1.45% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::96-127           17      0.09%      1.55% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::128-159            3      0.02%      1.56% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::160-191           16      0.09%      1.65% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::192-223           18      0.10%      1.75% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::224-255          234      1.26%      3.01% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::256-287        17950     96.99%    100.00% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::total        18507                       # Bytes accessed per row activation
system.mem_ctrls10.rdPerTurnAround::samples          241                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::mean   578.946058                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::gmean   338.529569                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::stdev   510.911417                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::0-63           28     11.62%     11.62% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::64-127           33     13.69%     25.31% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::128-191           11      4.56%     29.88% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::192-255           11      4.56%     34.44% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::256-319           10      4.15%     38.59% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::320-383           14      5.81%     44.40% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::384-447           14      5.81%     50.21% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::448-511            8      3.32%     53.53% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::512-575            5      2.07%     55.60% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::576-639           11      4.56%     60.17% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::640-703           13      5.39%     65.56% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::704-767            9      3.73%     69.29% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::768-831            8      3.32%     72.61% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::832-895            5      2.07%     74.69% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::896-959            8      3.32%     78.01% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::960-1023           10      4.15%     82.16% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1024-1087            3      1.24%     83.40% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1088-1151            6      2.49%     85.89% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1152-1215            7      2.90%     88.80% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1216-1279            3      1.24%     90.04% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1280-1343            2      0.83%     90.87% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1344-1407            7      2.90%     93.78% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1408-1471            1      0.41%     94.19% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1472-1535            3      1.24%     95.44% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1536-1599            1      0.41%     95.85% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1600-1663            1      0.41%     96.27% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1664-1727            1      0.41%     96.68% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1728-1791            2      0.83%     97.51% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1792-1855            1      0.41%     97.93% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1984-2047            1      0.41%     98.34% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::2048-2111            1      0.41%     98.76% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::2304-2367            1      0.41%     99.17% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::2432-2495            1      0.41%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::2496-2559            1      0.41%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::total          241                       # Reads before turning the bus around for writes
system.mem_ctrls10.wrPerTurnAround::samples          241                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::mean    23.966805                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::gmean    23.905227                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::stdev     1.672989                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::16              5      2.07%      2.07% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::20              2      0.83%      2.90% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::24            229     95.02%     97.93% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::32              5      2.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::total          241                       # Writes before turning the bus around for reads
system.mem_ctrls10.totQLat                 3722253300                       # Total ticks spent queuing
system.mem_ctrls10.totMemAccLat            6095219400                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls10.totBusLat                447993600                       # Total ticks spent in databus transfers
system.mem_ctrls10.avgQLat                   26587.90                       # Average queueing delay per DRAM burst
system.mem_ctrls10.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls10.avgMemAccLat              43537.90                       # Average memory access latency per DRAM burst
system.mem_ctrls10.avgRdBW                     124.13                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls10.avgWrBW                       5.12                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls10.avgRdBWSys                  124.47                       # Average system read bandwidth in MiByte/s
system.mem_ctrls10.avgWrBWSys                    5.12                       # Average system write bandwidth in MiByte/s
system.mem_ctrls10.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls10.busUtil                       1.29                       # Data bus utilization in percentage
system.mem_ctrls10.busUtilRead                   1.24                       # Data bus utilization in percentage for reads
system.mem_ctrls10.busUtilWrite                  0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls10.avgRdQLen                     8.15                       # Average read queue length when enqueuing
system.mem_ctrls10.avgWrQLen                    31.07                       # Average write queue length when enqueuing
system.mem_ctrls10.readRowHits                 122445                       # Number of row buffer hits during reads
system.mem_ctrls10.writeRowHits                  4822                       # Number of row buffer hits during writes
system.mem_ctrls10.readRowHitRate               87.46                       # Row buffer hit rate for reads
system.mem_ctrls10.writeRowHitRate              83.48                       # Row buffer hit rate for writes
system.mem_ctrls10.avgGap                  1975604.30                       # Average gap between requests
system.mem_ctrls10.pageHitRate                  87.30                       # Row buffer hit rate, read and write combined
system.mem_ctrls10.memoryStateTime::IDLE  33561073850                       # Time in different power states
system.mem_ctrls10.memoryStateTime::REF     784326600                       # Time in different power states
system.mem_ctrls10.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls10.memoryStateTime::ACT    1741967050                       # Time in different power states
system.mem_ctrls10.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls10.actEnergy::0               8920800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::1          10238054.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::2          9453628.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::3          8858505.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::4               9032688                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::5          10615449.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::6          9551001.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::7               8884512                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.preEnergy::0               6018000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::1               6906624                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::2               6377448                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::3               5975976                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::4               6093480                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::5               7161216                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::6               6443136                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::7               5993520                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.readEnergy::0         49806182.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::1         56899315.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::2         52483891.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::3         48744883.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::4         49938969.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::5         60082713.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::6         53128857.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::7         49354406.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.writeEnergy::0        5822668.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::1        6794772.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::2        6253977.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::3        5991874.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::4        5872435.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::5        6031687.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::6        5992289.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::7        5603696.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::0      5740238148.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::1      5740238148.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::2      5740238148.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::3      5740238148.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::4      5740238148.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::5      5740238148.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::6      5740238148.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::7      5740238148.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.actBackEnergy::0      1789446271.680000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::1      1814423653.440000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::2      1801062999.360000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::3      1803754840.320000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::4      1808269568.640000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::5      1818558351.360000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::6      1813040331.840000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::7      1805806128.960000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.preBackEnergy::0       79255196544                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::1       79233286560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::2       79245006432                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::3       79242645168                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::4       79238684880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::5       79229659632                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::6       79234500000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::7       79240845792                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.totalEnergy::0        86855448615.359985                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::1         86868787128                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::2        86860876525.440002                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::3        86856209396.160004                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::4        86858130169.919998                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::5        86872347198.720001                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::6        86862893764.800003                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::7        86856726204.480011                       # Total energy per rank (pJ)
system.mem_ctrls10.averagePower::0          64.476762                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::1          64.486663                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::2          64.480791                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::3          64.477326                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::4          64.478752                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::5          64.489306                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::6          64.482288                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::7          64.477710                       # Core power per rank (mW)
system.mem_ctrls07.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls07.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls07.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls07.atomic_min_count                 0                       # atomic min count
system.mem_ctrls07.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls07.bytes_read::system.cpu0.inst         5888                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu0.data       568064                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu1.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu1.data       556544                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu2.inst         4096                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu2.data       575488                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu3.inst         8704                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu3.data       557568                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu4.inst         4096                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu4.data       556800                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu5.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu5.data       590080                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu6.inst         6400                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu6.data       555264                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu7.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu7.data       556288                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::total          4556288                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu0.inst         5888                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu1.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu2.inst         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu3.inst         8704                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu4.inst         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu5.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu6.inst         6400                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu7.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::total        40192                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_written::writebacks       174336                       # Number of bytes written to this memory
system.mem_ctrls07.bytes_written::total        174336                       # Number of bytes written to this memory
system.mem_ctrls07.num_reads::system.cpu0.inst           23                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu0.data         2219                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu1.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu1.data         2174                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu2.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu2.data         2248                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu3.inst           34                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu3.data         2178                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu4.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu4.data         2175                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu5.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu5.data         2305                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu6.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu6.data         2169                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu7.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu7.data         2173                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::total             17798                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_writes::writebacks          681                       # Number of write requests responded to by this memory
system.mem_ctrls07.num_writes::total              681                       # Number of write requests responded to by this memory
system.mem_ctrls07.bw_read::system.cpu0.inst       163151                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu0.data     15740479                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu1.inst        99309                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu1.data     15421271                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu2.inst       113496                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu2.data     15946190                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu3.inst       241179                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu3.data     15449645                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu4.inst       113496                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu4.data     15428365                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu5.inst        78029                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu5.data     16350520                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu6.inst       177338                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu6.data     15385804                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu7.inst       127683                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu7.data     15414178                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::total           126250133                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu0.inst       163151                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu1.inst        99309                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu2.inst       113496                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu3.inst       241179                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu4.inst       113496                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu5.inst        78029                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu6.inst       177338                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu7.inst       127683                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::total        1113680                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_write::writebacks       4830674                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_write::total            4830674                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_total::writebacks       4830674                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu0.inst       163151                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu0.data     15740479                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu1.inst        99309                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu1.data     15421271                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu2.inst       113496                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu2.data     15946190                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu3.inst       241179                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu3.data     15449645                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu4.inst       113496                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu4.data     15428365                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu5.inst        78029                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu5.data     16350520                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu6.inst       177338                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu6.data     15385804                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu7.inst       127683                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu7.data     15414178                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::total          131080807                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.readReqs                     17798                       # Number of read requests accepted
system.mem_ctrls07.writeReqs                      681                       # Number of write requests accepted
system.mem_ctrls07.readBursts                  142384                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls07.writeBursts                   5448                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls07.bytesReadDRAM              4550048                       # Total number of bytes read from DRAM
system.mem_ctrls07.bytesReadWrQ                  6240                       # Total number of bytes read from write queue
system.mem_ctrls07.bytesWritten                174272                       # Total number of bytes written to DRAM
system.mem_ctrls07.bytesReadSys               4556288                       # Total read bytes from the system interface side
system.mem_ctrls07.bytesWrittenSys             174336                       # Total written bytes from the system interface side
system.mem_ctrls07.servicedByWrQ                  195                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls07.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls07.neitherReadNorWriteReqs        10839                       # Number of requests that are neither read nor write
system.mem_ctrls07.perBankRdBursts::0            9512                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::1            7809                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::2            9112                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::3            8176                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::4            8672                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::5            9344                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::6           10057                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::7            8033                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::8            8528                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::9            7056                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::10           9050                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::11           8512                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::12           9168                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::13           8792                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::14          10608                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::15           9760                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::0             296                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::1             344                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::2             439                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::3             272                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::4             448                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::5             280                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::6             368                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::7             296                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::8             320                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::9             288                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::10            568                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::11            216                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::12            512                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::13            239                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::14            272                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::15            288                       # Per bank write bursts
system.mem_ctrls07.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls07.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls07.totGap                 36099195000                       # Total gap between requests
system.mem_ctrls07.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::5              142384                       # Read request sizes (log2)
system.mem_ctrls07.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::5               5448                       # Write request sizes (log2)
system.mem_ctrls07.rdQLenPdf::0                 17325                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::1                 17347                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::2                 17365                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::3                 17381                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::4                 17401                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::5                 17427                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::6                 17446                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::7                 17478                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::8                   399                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::9                   374                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::10                  358                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::11                  343                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::12                  325                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::13                  298                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::14                  279                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::15                  247                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::16                   14                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::17                   13                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::18                   11                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::19                   10                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::20                    9                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::21                    9                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::22                    9                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::23                    9                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::24                    9                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::25                    9                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::26                   11                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::27                   11                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::28                   11                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::29                   11                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::30                   14                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::31                   14                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::32                   14                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::33                   14                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::34                   14                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::35                   15                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::36                   15                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::37                   15                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::38                   12                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::39                   12                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::40                   11                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::41                   12                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::42                   10                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::43                    9                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::44                    9                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::45                   10                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::46                   10                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::47                   10                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::48                    5                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::49                    4                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::50                    4                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::51                    4                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::52                    4                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::53                    3                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::54                    3                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::55                    3                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::15                  222                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::16                  222                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::17                  223                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::18                  225                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::19                  226                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::20                  226                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::21                  226                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::22                  226                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::23                  230                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::24                  230                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::25                  229                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::26                  229                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::27                  229                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::28                  229                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::29                  229                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::30                  229                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::31                  229                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::32                  229                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::33                  229                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::34                  227                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::35                  226                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::36                  226                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::37                  226                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::38                  226                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.bytesPerActivate::samples        18726                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::mean   252.286660                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::gmean   248.212056                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::stdev    26.542687                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::32-63          238      1.27%      1.27% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::64-95           13      0.07%      1.34% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::96-127           20      0.11%      1.45% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::128-159            2      0.01%      1.46% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::160-191           21      0.11%      1.57% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::192-223           13      0.07%      1.64% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::224-255          232      1.24%      2.88% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::256-287        18187     97.12%    100.00% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::total        18726                       # Bytes accessed per row activation
system.mem_ctrls07.rdPerTurnAround::samples          229                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::mean   620.493450                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::gmean   335.856261                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::stdev   604.283733                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::0-63           31     13.54%     13.54% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::64-127           32     13.97%     27.51% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::128-191           14      6.11%     33.62% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::192-255            7      3.06%     36.68% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::256-319           14      6.11%     42.79% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::320-383           11      4.80%     47.60% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::384-447            7      3.06%     50.66% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::448-511           12      5.24%     55.90% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::512-575            5      2.18%     58.08% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::576-639            9      3.93%     62.01% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::640-703            6      2.62%     64.63% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::704-767           11      4.80%     69.43% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::768-831            3      1.31%     70.74% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::832-895            6      2.62%     73.36% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::896-959            2      0.87%     74.24% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::960-1023            7      3.06%     77.29% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1024-1087            3      1.31%     78.60% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1088-1151            5      2.18%     80.79% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1152-1215            3      1.31%     82.10% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1216-1279            6      2.62%     84.72% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1280-1343            2      0.87%     85.59% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1344-1407            6      2.62%     88.21% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1408-1471            1      0.44%     88.65% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1536-1599            1      0.44%     89.08% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1600-1663            3      1.31%     90.39% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1664-1727            5      2.18%     92.58% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1728-1791            5      2.18%     94.76% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1792-1855            3      1.31%     96.07% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1856-1919            1      0.44%     96.51% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1920-1983            2      0.87%     97.38% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::2048-2111            1      0.44%     97.82% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::2112-2175            2      0.87%     98.69% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::2176-2239            1      0.44%     99.13% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::2304-2367            1      0.44%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::3328-3391            1      0.44%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::total          229                       # Reads before turning the bus around for writes
system.mem_ctrls07.wrPerTurnAround::samples          229                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::mean    23.781659                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::gmean    23.749542                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::stdev     1.118197                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::16              3      1.31%      1.31% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::19              2      0.87%      2.18% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::20              2      0.87%      3.06% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::21              2      0.87%      3.93% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::22              1      0.44%      4.37% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::24            219     95.63%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::total          229                       # Writes before turning the bus around for reads
system.mem_ctrls07.totQLat                 3778887950                       # Total ticks spent queuing
system.mem_ctrls07.totMemAccLat            6188991500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls07.totBusLat                455004800                       # Total ticks spent in databus transfers
system.mem_ctrls07.avgQLat                   26576.51                       # Average queueing delay per DRAM burst
system.mem_ctrls07.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls07.avgMemAccLat              43526.51                       # Average memory access latency per DRAM burst
system.mem_ctrls07.avgRdBW                     126.08                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls07.avgWrBW                       4.83                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls07.avgRdBWSys                  126.25                       # Average system read bandwidth in MiByte/s
system.mem_ctrls07.avgWrBWSys                    4.83                       # Average system write bandwidth in MiByte/s
system.mem_ctrls07.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls07.busUtil                       1.31                       # Data bus utilization in percentage
system.mem_ctrls07.busUtilRead                   1.26                       # Data bus utilization in percentage for reads
system.mem_ctrls07.busUtilWrite                  0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls07.avgRdQLen                     8.15                       # Average read queue length when enqueuing
system.mem_ctrls07.avgWrQLen                    31.12                       # Average write queue length when enqueuing
system.mem_ctrls07.readRowHits                 124366                       # Number of row buffer hits during reads
system.mem_ctrls07.writeRowHits                  4543                       # Number of row buffer hits during writes
system.mem_ctrls07.readRowHitRate               87.47                       # Row buffer hit rate for reads
system.mem_ctrls07.writeRowHitRate              83.39                       # Row buffer hit rate for writes
system.mem_ctrls07.avgGap                  1953525.35                       # Average gap between requests
system.mem_ctrls07.pageHitRate                  87.31                       # Row buffer hit rate, read and write combined
system.mem_ctrls07.memoryStateTime::IDLE  33585433450                       # Time in different power states
system.mem_ctrls07.memoryStateTime::REF     784326600                       # Time in different power states
system.mem_ctrls07.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls07.memoryStateTime::ACT    1717607450                       # Time in different power states
system.mem_ctrls07.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls07.actEnergy::0          9479635.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::1               9625392                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::2          9596966.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::3          9611481.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::4          8647430.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::5          9338716.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::6          9862473.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::7              10695888                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.preEnergy::0          6394992.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::1               6493320                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::2               6474144                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::3               6483936                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::4               5833584                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::5               6299928                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::6               6653256                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::7               7215480                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.readEnergy::0             52927680                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::1             53668992                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::2         53752358.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::3             53337024                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::4         48068467.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::5         51845913.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::6         55037299.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::7             60620352                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.writeEnergy::0        6283837.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::1        6266833.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::2        6021734.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::3        6313697.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::4        5507481.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::5        5879070.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::6        6078136.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::7        5886120.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::0      5740238148.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::1      5740238148.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::2      5740238148.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::3      5740238148.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::4      5740238148.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::5      5740238148.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::6      5740238148.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::7      5740238148.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.actBackEnergy::0      1795847964.480000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::1      1803069198.720000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::2      1805505497.280000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::3      1810823132.160000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::4      1793642310.720000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::5      1811022641.280000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::6      1815410309.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::7      1825388392.320000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.preBackEnergy::0       79249581024                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::1       79243246608                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::2       79241109504                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::3       79236444912                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::4       79251515808                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::5       79236269904                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::6       79232421072                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::7       79223668368                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.totalEnergy::0        86860753281.599991                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::1        86862608493.119995                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::2        86862698352.959991                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::3        86863252331.520004                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::4        86853453230.399994                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::5        86860894322.880005                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::6        86865700695.360001                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::7        86873712749.760010                       # Total energy per rank (pJ)
system.mem_ctrls07.averagePower::0          64.480699                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::1          64.482077                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::2          64.482143                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::3          64.482555                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::4          64.475280                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::5          64.480804                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::6          64.484372                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::7          64.490320                       # Core power per rank (mW)
system.mem_ctrls03.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls03.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls03.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls03.atomic_min_count                 0                       # atomic min count
system.mem_ctrls03.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls03.bytes_read::system.cpu0.inst        10496                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu0.data       516608                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu1.inst          512                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu1.data       532480                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu2.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu2.data       527104                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu3.inst         5632                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu3.data       517120                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu4.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu4.data       494592                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu5.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu5.data       514560                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu6.inst         4864                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu6.data       507136                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu7.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu7.data       503552                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::total          4147968                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu0.inst        10496                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu1.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu2.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu3.inst         5632                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu4.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu5.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu6.inst         4864                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu7.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::total        34816                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_written::writebacks       167680                       # Number of bytes written to this memory
system.mem_ctrls03.bytes_written::total        167680                       # Number of bytes written to this memory
system.mem_ctrls03.num_reads::system.cpu0.inst           41                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu0.data         2018                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu1.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu1.data         2080                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu2.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu2.data         2059                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu3.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu3.data         2020                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu4.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu4.data         1932                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu5.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu5.data         2010                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu6.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu6.data         1981                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu7.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu7.data         1967                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::total             16203                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_writes::writebacks          655                       # Number of write requests responded to by this memory
system.mem_ctrls03.num_writes::total              655                       # Number of write requests responded to by this memory
system.mem_ctrls03.bw_read::system.cpu0.inst       290834                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu0.data     14314685                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu1.inst        14187                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu1.data     14754482                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu2.inst        85122                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu2.data     14605519                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu3.inst       156057                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu3.data     14328872                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu4.inst        92216                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu4.data     13704644                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu5.inst        99309                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu5.data     14257937                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu6.inst       134777                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu6.data     14052226                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu7.inst        92216                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu7.data     13952917                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::total           114935998                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu0.inst       290834                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu1.inst        14187                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu2.inst        85122                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu3.inst       156057                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu4.inst        92216                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu5.inst        99309                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu6.inst       134777                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu7.inst        92216                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::total         964716                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_write::writebacks       4646243                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_write::total            4646243                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_total::writebacks       4646243                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu0.inst       290834                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu0.data     14314685                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu1.inst        14187                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu1.data     14754482                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu2.inst        85122                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu2.data     14605519                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu3.inst       156057                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu3.data     14328872                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu4.inst        92216                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu4.data     13704644                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu5.inst        99309                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu5.data     14257937                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu6.inst       134777                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu6.data     14052226                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu7.inst        92216                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu7.data     13952917                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::total          119582242                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.readReqs                     16203                       # Number of read requests accepted
system.mem_ctrls03.writeReqs                      655                       # Number of write requests accepted
system.mem_ctrls03.readBursts                  129624                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls03.writeBursts                   5240                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls03.bytesReadDRAM              4139744                       # Total number of bytes read from DRAM
system.mem_ctrls03.bytesReadWrQ                  8224                       # Total number of bytes read from write queue
system.mem_ctrls03.bytesWritten                167424                       # Total number of bytes written to DRAM
system.mem_ctrls03.bytesReadSys               4147968                       # Total read bytes from the system interface side
system.mem_ctrls03.bytesWrittenSys             167680                       # Total written bytes from the system interface side
system.mem_ctrls03.servicedByWrQ                  257                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls03.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls03.neitherReadNorWriteReqs          140                       # Number of requests that are neither read nor write
system.mem_ctrls03.perBankRdBursts::0            8056                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::1            8160                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::2            8120                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::3            8728                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::4            8096                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::5            8593                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::6            7905                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::7            8528                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::8            9179                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::9            7096                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::10           8904                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::11           7584                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::12           7248                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::13           6784                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::14           7721                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::15           8665                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::0             248                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::1             272                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::2             456                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::3             272                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::4             368                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::5             352                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::6             296                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::7             256                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::8             465                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::9             344                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::10            543                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::11            216                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::12            272                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::13            224                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::14            384                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::15            264                       # Per bank write bursts
system.mem_ctrls03.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls03.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls03.totGap                 36127031000                       # Total gap between requests
system.mem_ctrls03.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::5              129624                       # Read request sizes (log2)
system.mem_ctrls03.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::5               5240                       # Write request sizes (log2)
system.mem_ctrls03.rdQLenPdf::0                 15796                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::1                 15816                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::2                 15831                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::3                 15841                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::4                 15857                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::5                 15884                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::6                 15912                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::7                 15936                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::8                   354                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::9                   328                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::10                  315                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::11                  305                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::12                  290                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::13                  263                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::14                  236                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::15                  212                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::16                   12                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::17                   12                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::18                   10                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::19                   10                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::20                    9                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::21                    9                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::22                    9                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::23                    9                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::24                   12                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::25                   14                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::26                   14                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::27                   14                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::28                   14                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::29                   14                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::30                   13                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::31                   13                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::32                    3                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::15                  216                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::16                  217                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::17                  217                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::18                  218                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::19                  218                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::20                  218                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::21                  219                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::22                  219                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::23                  219                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::24                  219                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::25                  219                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::26                  219                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::27                  219                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::28                  219                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::29                  219                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::30                  219                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::31                  219                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::32                  219                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::33                  219                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::34                  218                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::35                  218                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::36                  218                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::37                  217                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::38                  217                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.bytesPerActivate::samples        17062                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::mean   252.442152                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::gmean   248.456165                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::stdev    26.127990                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::32-63          214      1.25%      1.25% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::64-95           13      0.08%      1.33% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::96-127           11      0.06%      1.39% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::160-191           11      0.06%      1.46% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::192-223           12      0.07%      1.53% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::224-255          209      1.22%      2.75% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::256-287        16592     97.25%    100.00% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::total        17062                       # Bytes accessed per row activation
system.mem_ctrls03.rdPerTurnAround::samples          219                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::mean   590.461187                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::gmean   302.827373                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::stdev   569.956060                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::0-63           38     17.35%     17.35% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::64-127           28     12.79%     30.14% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::128-191           11      5.02%     35.16% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::192-255           11      5.02%     40.18% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::256-319            7      3.20%     43.38% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::320-383           10      4.57%     47.95% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::384-447            9      4.11%     52.05% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::448-511           10      4.57%     56.62% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::512-575            2      0.91%     57.53% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::576-639            6      2.74%     60.27% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::640-703            7      3.20%     63.47% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::704-767            9      4.11%     67.58% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::768-831            4      1.83%     69.41% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::832-895            4      1.83%     71.23% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::896-959            6      2.74%     73.97% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::960-1023           11      5.02%     79.00% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1024-1087            4      1.83%     80.82% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1088-1151            2      0.91%     81.74% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1152-1215            6      2.74%     84.47% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1216-1279            3      1.37%     85.84% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1280-1343            7      3.20%     89.04% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1344-1407            3      1.37%     90.41% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1472-1535            3      1.37%     91.78% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1536-1599            5      2.28%     94.06% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1600-1663            1      0.46%     94.52% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1664-1727            4      1.83%     96.35% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1792-1855            1      0.46%     96.80% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1920-1983            1      0.46%     97.26% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::2048-2111            1      0.46%     97.72% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::2112-2175            2      0.91%     98.63% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::2304-2367            1      0.46%     99.09% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::2368-2431            1      0.46%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::2496-2559            1      0.46%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::total          219                       # Reads before turning the bus around for writes
system.mem_ctrls03.wrPerTurnAround::samples          219                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::mean    23.890411                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::gmean    23.874407                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::stdev     0.793812                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::16              1      0.46%      0.46% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::18              1      0.46%      0.91% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::19              1      0.46%      1.37% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::21              1      0.46%      1.83% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::22              1      0.46%      2.28% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::23              1      0.46%      2.74% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::24            212     96.80%     99.54% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::25              1      0.46%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::total          219                       # Writes before turning the bus around for reads
system.mem_ctrls03.totQLat                 3387900900                       # Total ticks spent queuing
system.mem_ctrls03.totMemAccLat            5580671550                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls03.totBusLat                413974400                       # Total ticks spent in databus transfers
system.mem_ctrls03.avgQLat                   26188.29                       # Average queueing delay per DRAM burst
system.mem_ctrls03.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls03.avgMemAccLat              43138.29                       # Average memory access latency per DRAM burst
system.mem_ctrls03.avgRdBW                     114.71                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls03.avgWrBW                       4.64                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls03.avgRdBWSys                  114.94                       # Average system read bandwidth in MiByte/s
system.mem_ctrls03.avgWrBWSys                    4.65                       # Average system write bandwidth in MiByte/s
system.mem_ctrls03.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls03.busUtil                       1.19                       # Data bus utilization in percentage
system.mem_ctrls03.busUtilRead                   1.15                       # Data bus utilization in percentage for reads
system.mem_ctrls03.busUtilWrite                  0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls03.avgRdQLen                     8.13                       # Average read queue length when enqueuing
system.mem_ctrls03.avgWrQLen                    30.95                       # Average write queue length when enqueuing
system.mem_ctrls03.readRowHits                 113161                       # Number of row buffer hits during reads
system.mem_ctrls03.writeRowHits                  4376                       # Number of row buffer hits during writes
system.mem_ctrls03.readRowHitRate               87.47                       # Row buffer hit rate for reads
system.mem_ctrls03.writeRowHitRate              83.51                       # Row buffer hit rate for writes
system.mem_ctrls03.avgGap                  2143019.99                       # Average gap between requests
system.mem_ctrls03.pageHitRate                  87.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls03.memoryStateTime::IDLE  33703904150                       # Time in different power states
system.mem_ctrls03.memoryStateTime::REF     784326600                       # Time in different power states
system.mem_ctrls03.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls03.memoryStateTime::ACT    1601616250                       # Time in different power states
system.mem_ctrls03.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls03.actEnergy::0          8810121.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::1          9316339.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::2          9209894.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::3          9226828.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::4          8949830.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::5          8975836.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::6          8127302.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::7          9375609.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.preEnergy::0               5943336                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::1          6284832.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::2               6213024                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::3               6224448                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::4               6037584                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::5               6055128                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::6               5482704                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::7               6324816                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.readEnergy::0         49202150.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::1         51583833.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::2         51335731.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::3         51401625.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::4         49089331.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::5             49655424                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::6             44690880                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::7             51956736                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.writeEnergy::0        5759631.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::1        6251074.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::2        5902295.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::3        5898977.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::4        6134952.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::5        5829719.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::6        5507481.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::7        5958696.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::0      5740238148.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::1      5740238148.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::2      5740238148.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::3      5740238148.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::4      5740238148.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::5      5740238148.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::6      5740238148.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::7      5740238148.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.actBackEnergy::0      1788870507.840000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::1        1803253824                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::2      1801298678.400000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::3      1805458164.480000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::4      1804177388.160000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::5      1809080737.920000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::6      1794461086.080000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::7      1812091158.720000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.preBackEnergy::0       79255701600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::1       79243084656                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::2       79244799696                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::3       79241151024                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::4       79242274512                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::5       79237973328                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::6       79250797584                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::7       79235332608                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.totalEnergy::0        86854525495.679993                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::1        86860012707.839996                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::2        86858997467.519989                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::3        86859599216.639999                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::4        86856901747.200012                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::5        86857808322.240005                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::6        86849305186.559998                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::7        86861277773.760010                       # Total energy per rank (pJ)
system.mem_ctrls03.averagePower::0          64.476076                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::1          64.480150                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::2          64.479396                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::3          64.479843                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::4          64.477840                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::5          64.478513                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::6          64.472201                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::7          64.481089                       # Core power per rank (mW)
system.mem_ctrls04.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls04.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls04.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls04.atomic_min_count                 0                       # atomic min count
system.mem_ctrls04.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls04.bytes_read::system.cpu0.inst         9984                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu0.data       501504                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu1.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu1.data       497408                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu2.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu2.data       515328                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu3.inst         7680                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu3.data       495616                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu4.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu4.data       489728                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu5.inst         4352                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu5.data       539136                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu6.inst         7936                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu6.data       487424                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu7.inst         5888                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu7.data       520192                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::total          4089600                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu0.inst         9984                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu1.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu2.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu3.inst         7680                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu4.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu5.inst         4352                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu6.inst         7936                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu7.inst         5888                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::total        43264                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_written::writebacks       151040                       # Number of bytes written to this memory
system.mem_ctrls04.bytes_written::total        151040                       # Number of bytes written to this memory
system.mem_ctrls04.num_reads::system.cpu0.inst           39                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu0.data         1959                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu1.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu1.data         1943                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu2.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu2.data         2013                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu3.inst           30                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu3.data         1936                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu4.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu4.data         1913                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu5.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu5.data         2106                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu6.inst           31                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu6.data         1904                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu7.inst           23                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu7.data         2032                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::total             15975                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_writes::writebacks          590                       # Number of write requests responded to by this memory
system.mem_ctrls04.num_writes::total              590                       # Number of write requests responded to by this memory
system.mem_ctrls04.bw_read::system.cpu0.inst       276647                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu0.data     13896169                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu1.inst        35468                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu1.data     13782673                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu2.inst        85122                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu2.data     14279218                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu3.inst       212805                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu3.data     13733018                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu4.inst        85122                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu4.data     13569868                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu5.inst       120590                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu5.data     14938913                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu6.inst       219899                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu6.data     13506026                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu7.inst       163151                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu7.data     14413994                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::total           113318680                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu0.inst       276647                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu1.inst        35468                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu2.inst        85122                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu3.inst       212805                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu4.inst        85122                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu5.inst       120590                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu6.inst       219899                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu7.inst       163151                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::total        1198802                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_write::writebacks       4185166                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_write::total            4185166                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_total::writebacks       4185166                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu0.inst       276647                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu0.data     13896169                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu1.inst        35468                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu1.data     13782673                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu2.inst        85122                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu2.data     14279218                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu3.inst       212805                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu3.data     13733018                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu4.inst        85122                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu4.data     13569868                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu5.inst       120590                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu5.data     14938913                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu6.inst       219899                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu6.data     13506026                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu7.inst       163151                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu7.data     14413994                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::total          117503846                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.readReqs                     15975                       # Number of read requests accepted
system.mem_ctrls04.writeReqs                      590                       # Number of write requests accepted
system.mem_ctrls04.readBursts                  127800                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls04.writeBursts                   4720                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls04.bytesReadDRAM              4083552                       # Total number of bytes read from DRAM
system.mem_ctrls04.bytesReadWrQ                  6048                       # Total number of bytes read from write queue
system.mem_ctrls04.bytesWritten                150784                       # Total number of bytes written to DRAM
system.mem_ctrls04.bytesReadSys               4089600                       # Total read bytes from the system interface side
system.mem_ctrls04.bytesWrittenSys             151040                       # Total written bytes from the system interface side
system.mem_ctrls04.servicedByWrQ                  189                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls04.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls04.neitherReadNorWriteReqs         7314                       # Number of requests that are neither read nor write
system.mem_ctrls04.perBankRdBursts::0            9216                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::1            7144                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::2            6192                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::3            6936                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::4            7512                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::5            7433                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::6            8552                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::7            8848                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::8            9398                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::9            7600                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::10           8736                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::11           9200                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::12           7985                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::13           7088                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::14           8626                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::15           7145                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::0             264                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::1             240                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::2             256                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::3             361                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::4             272                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::5             280                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::6             312                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::7             288                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::8             320                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::9             400                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::10            328                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::11            320                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::12            352                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::13            232                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::14            231                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::15            256                       # Per bank write bursts
system.mem_ctrls04.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls04.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls04.totGap                 36089619000                       # Total gap between requests
system.mem_ctrls04.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::5              127800                       # Read request sizes (log2)
system.mem_ctrls04.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::5               4720                       # Write request sizes (log2)
system.mem_ctrls04.rdQLenPdf::0                 15641                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::1                 15667                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::2                 15679                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::3                 15690                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::4                 15707                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::5                 15727                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::6                 15743                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::7                 15756                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::8                   313                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::9                   282                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::10                  270                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::11                  259                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::12                  242                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::13                  222                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::14                  206                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::15                  194                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::16                    2                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::17                    2                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::18                    2                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::19                    2                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::20                    2                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::21                    2                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::22                    1                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::15                  192                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::16                  194                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::17                  195                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::18                  195                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::19                  196                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::20                  196                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::21                  197                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::22                  197                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::23                  198                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::24                  198                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::25                  198                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::26                  198                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::27                  198                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::28                  198                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::29                  198                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::30                  198                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::31                  198                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::32                  198                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::33                  197                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::34                  197                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::35                  196                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::36                  196                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::37                  195                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::38                  195                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::39                    2                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.bytesPerActivate::samples        16777                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::mean   252.389343                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::gmean   248.439770                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::stdev    26.157552                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::32-63          205      1.22%      1.22% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::64-95           15      0.09%      1.31% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::96-127           15      0.09%      1.40% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::128-159            4      0.02%      1.42% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::160-191           15      0.09%      1.51% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::192-223           16      0.10%      1.61% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::224-255          200      1.19%      2.80% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::256-287        16307     97.20%    100.00% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::total        16777                       # Bytes accessed per row activation
system.mem_ctrls04.rdPerTurnAround::samples          198                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::mean   642.277778                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::gmean   345.511270                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::stdev   586.089050                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::0-63           27     13.64%     13.64% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::64-127           26     13.13%     26.77% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::128-191           11      5.56%     32.32% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::192-255            8      4.04%     36.36% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::256-319            5      2.53%     38.89% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::320-383            6      3.03%     41.92% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::384-447            7      3.54%     45.45% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::448-511            6      3.03%     48.48% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::512-575            8      4.04%     52.53% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::576-639            8      4.04%     56.57% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::640-703            9      4.55%     61.11% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::704-767            7      3.54%     64.65% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::768-831            6      3.03%     67.68% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::832-895            3      1.52%     69.19% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::896-959            7      3.54%     72.73% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::960-1023            4      2.02%     74.75% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1024-1087            7      3.54%     78.28% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1088-1151            7      3.54%     81.82% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1152-1215            5      2.53%     84.34% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1216-1279            1      0.51%     84.85% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1280-1343            6      3.03%     87.88% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1344-1407            1      0.51%     88.38% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1408-1471            3      1.52%     89.90% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1472-1535            4      2.02%     91.92% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1536-1599            1      0.51%     92.42% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1600-1663            3      1.52%     93.94% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1664-1727            2      1.01%     94.95% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1728-1791            2      1.01%     95.96% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1792-1855            1      0.51%     96.46% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1920-1983            1      0.51%     96.97% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::2240-2303            3      1.52%     98.48% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::2368-2431            2      1.01%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::2624-2687            1      0.51%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::total          198                       # Reads before turning the bus around for writes
system.mem_ctrls04.wrPerTurnAround::samples          198                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::mean    23.797980                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::gmean    23.767385                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::stdev     1.094331                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::16              2      1.01%      1.01% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::18              2      1.01%      2.02% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::20              2      1.01%      3.03% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::22              2      1.01%      4.04% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::23              2      1.01%      5.05% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::24            186     93.94%     98.99% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::25              2      1.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::total          198                       # Writes before turning the bus around for reads
system.mem_ctrls04.totQLat                 3355100450                       # Total ticks spent queuing
system.mem_ctrls04.totMemAccLat            5518106900                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls04.totBusLat                408355200                       # Total ticks spent in databus transfers
system.mem_ctrls04.avgQLat                   26291.62                       # Average queueing delay per DRAM burst
system.mem_ctrls04.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls04.avgMemAccLat              43241.62                       # Average memory access latency per DRAM burst
system.mem_ctrls04.avgRdBW                     113.15                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls04.avgWrBW                       4.18                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls04.avgRdBWSys                  113.32                       # Average system read bandwidth in MiByte/s
system.mem_ctrls04.avgWrBWSys                    4.19                       # Average system write bandwidth in MiByte/s
system.mem_ctrls04.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls04.busUtil                       1.17                       # Data bus utilization in percentage
system.mem_ctrls04.busUtilRead                   1.13                       # Data bus utilization in percentage for reads
system.mem_ctrls04.busUtilWrite                  0.04                       # Data bus utilization in percentage for writes
system.mem_ctrls04.avgRdQLen                     8.11                       # Average read queue length when enqueuing
system.mem_ctrls04.avgWrQLen                    31.34                       # Average write queue length when enqueuing
system.mem_ctrls04.readRowHits                 111613                       # Number of row buffer hits during reads
system.mem_ctrls04.writeRowHits                  3933                       # Number of row buffer hits during writes
system.mem_ctrls04.readRowHitRate               87.46                       # Row buffer hit rate for reads
system.mem_ctrls04.writeRowHitRate              83.33                       # Row buffer hit rate for writes
system.mem_ctrls04.avgGap                  2178667.01                       # Average gap between requests
system.mem_ctrls04.pageHitRate                  87.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls04.memoryStateTime::IDLE  33762759700                       # Time in different power states
system.mem_ctrls04.memoryStateTime::REF     784326600                       # Time in different power states
system.mem_ctrls04.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls04.memoryStateTime::ACT    1540281200                       # Time in different power states
system.mem_ctrls04.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls04.actEnergy::0               8890560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::1          8487763.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::2          8372851.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::3          9283075.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::4               9247392                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::5          9714902.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::6          8510745.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::7          9353836.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.preEnergy::0               5997600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::1          5725872.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::2          5648352.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::3          6262392.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::4               6238320                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::5               6553704                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::6               5741376                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::7               6310128                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.readEnergy::0             49802688                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::1             46243392                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::2         45853516.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::3         51471513.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::4         51016742.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::5         54720307.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::6         46623782.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::7         52185868.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.writeEnergy::0        5630238.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::1        6138270.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::2        5905612.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::3        6064865.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::4        6117949.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::5        5729771.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::6        5799444.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::7        5769584.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::0      5740238148.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::1      5740238148.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::2      5740238148.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::3      5740238148.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::4      5740238148.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::5      5740238148.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::6      5740238148.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::7      5740238148.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.actBackEnergy::0      1789100824.320000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::1      1800111363.840000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::2      1791230636.160000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::3      1806673769.280000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::4      1814313392.640000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::5      1808703552.960000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::6      1800811834.560000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::7      1809879540.480000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.preBackEnergy::0       79255499568                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::1       79245841200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::2       79253631312                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::3       79240084704                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::4       79233383280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::5       79238304192                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::6       79245226752                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::7       79237272624                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.totalEnergy::0        86855159627.520004                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::1        86852786010.239990                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::2        86850880429.440002                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::3        86860078467.839996                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::4        86860555224.960007                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::5        86863964578.560013                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::6        86852952083.520004                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::7        86861009731.199997                       # Total energy per rank (pJ)
system.mem_ctrls04.averagePower::0          64.476547                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::1          64.474785                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::2          64.473370                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::3          64.480198                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::4          64.480552                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::5          64.483083                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::6          64.474908                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::7          64.480890                       # Core power per rank (mW)
system.membus.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.membus.clk_domain.clock                    500                       # Clock period in ticks
system.membus.trans_dist::ReadReq              269535                       # Transaction distribution
system.membus.trans_dist::ReadResp             269535                       # Transaction distribution
system.membus.trans_dist::WriteReq                 39                       # Transaction distribution
system.membus.trans_dist::WriteResp                39                       # Transaction distribution
system.membus.trans_dist::Writeback             10726                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           231592                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          52416                       # Transaction distribution
system.membus.trans_dist::UpgradeResp          185225                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq           11                       # Transaction distribution
system.membus.trans_dist::ReadExReq             20299                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1186                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio          272                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.Hmon-slave      1040331                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1040603                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1040603                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio          544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.Hmon-slave     72025345                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     72025889                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                72025889                       # Cumulative packet size per connected master and slave (bytes)
system.membus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadReq    134767500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadResp   4445808500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteReq        39000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteResp        19500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::Writeback    176979000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeReq    115944183                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SCUpgradeReq     26245421                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeResp     92612500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SCUpgradeFailReq         9492                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadExReq     10236815                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadExResp     19569000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.membus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadReq         3858                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadResp        29640                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteReq           24                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::Writeback          295                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeReq         1657                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SCUpgradeReq          296                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeResp        17341                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadExReq           43                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadExResp          114                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadReq      8712435                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadResp    230161471                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::Writeback       168445                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeReq      4406960                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SCUpgradeReq       480492                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeResp    136373000                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadExReq        35500                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadExResp       968000                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.failedReq                          6174                       # # of times recvTimingReq fails due to busy xbar
system.membus.failedResp                        47095                       # # of times recvTimingResp fails due to busy xbar
system.membus.reqForwardingFail                     0                       # # of times xbar fails to forward req pkt to next component
system.membus.respForwardingFail                    0                       # # of times xbar fails to forward resp pkt to next component
system.membus.pimReqSuccess                         1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.membus.pimReqFail                            0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.membus.pimReqDelayedTime                     0                       # cumulative time PIM req pkts are delayed on this xbar
system.membus.pimRespSuccess                        1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.membus.pimRespFail                           0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.membus.pimRespDelayedTime                    0                       # cumulative time PIM resp pkts are delayed on this xbar
system.membus.totalReqDelayedTime            13803832                       # cumulative time all req pkts are delayed on this xbar
system.membus.totalRespDelayedTime          367502471                       # cumulative time all resp pkts are delayed on this xbar
system.membus.snoops                           117907                       # Total snoops (count)
system.membus.snoop_fanout::samples            584481                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                  584481    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              584481                       # Request fanout histogram
system.membus.reqLayer0.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer0.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer0.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer0.failed                    0                       # # of times layer fails timing
system.membus.reqLayer1.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer1.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer1.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer1.failed                    0                       # # of times layer fails timing
system.membus.reqLayer2.occupancy               87000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.succeeded                 136                       # # of times layer succeeds timing
system.membus.reqLayer2.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer2.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer2.failed                    0                       # # of times layer fails timing
system.membus.reqLayer3.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer3.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer3.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer3.failed                    0                       # # of times layer fails timing
system.membus.reqLayer4.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer4.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer4.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer4.failed                    0                       # # of times layer fails timing
system.membus.reqLayer5.occupancy           404904000                       # Layer occupancy (ticks)
system.membus.reqLayer5.utilization               1.1                       # Layer utilization (%)
system.membus.reqLayer5.succeeded              466575                       # # of times layer succeeds timing
system.membus.reqLayer5.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer5.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer5.failed                    0                       # # of times layer fails timing
system.membus.reqLayer6.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer6.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer6.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer6.failed                    0                       # # of times layer fails timing
system.membus.respLayer0.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer0.failed                     0                       # # of times layer fails timing
system.membus.respLayer1.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer1.failed                     0                       # # of times layer fails timing
system.membus.respLayer2.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer2.failed                     0                       # # of times layer fails timing
system.membus.respLayer3.occupancy         4558009500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization             12.6                       # Layer utilization (%)
system.membus.respLayer3.succeeded             455985                       # # of times layer succeeds timing
system.membus.respLayer3.failed                     0                       # # of times layer fails timing
system.smcxbar.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.smcxbar.clk_domain.clock                  1000                       # Clock period in ticks
system.smcxbar.trans_dist::ReadReq             269437                       # Transaction distribution
system.smcxbar.trans_dist::ReadResp            269437                       # Transaction distribution
system.smcxbar.trans_dist::WriteReq                 1                       # Transaction distribution
system.smcxbar.trans_dist::WriteResp                1                       # Transaction distribution
system.smcxbar.trans_dist::Writeback            10726                       # Transaction distribution
system.smcxbar.trans_dist::UpgradeReq          165432                       # Transaction distribution
system.smcxbar.trans_dist::SCUpgradeReq         19793                       # Transaction distribution
system.smcxbar.trans_dist::UpgradeResp         185225                       # Transaction distribution
system.smcxbar.trans_dist::ReadExReq             1186                       # Transaction distribution
system.smcxbar.trans_dist::ReadExResp            1186                       # Transaction distribution
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls00.port        14589                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls01.port        15491                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls02.port        12640                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls03.port         8320                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls04.port        11819                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls05.port        13927                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls06.port        14386                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls07.port        14377                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls08.port        13541                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls09.port        23101                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls10.port        21245                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls11.port        16015                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls12.port        14011                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls13.port        14095                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls14.port        14479                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls15.port         8575                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.pim_sys.s2p.slave            1                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::total       230612                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls00.port        14466                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls01.port        15483                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls02.port        12854                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls03.port         8329                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls04.port        11914                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls05.port        14044                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls06.port        14073                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls07.port        14650                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls08.port        13585                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls09.port        23154                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls10.port        20960                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls11.port        15883                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls12.port        13892                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls13.port        14221                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls14.port        14643                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls15.port         8454                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.pim_sys.s2p.slave            1                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::total       230606                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls00.port        14209                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls01.port        15476                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls02.port        12624                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls03.port         8325                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls04.port        11840                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls05.port        14010                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls06.port        14228                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls07.port        14325                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls08.port        13514                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls09.port        23317                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls10.port        21140                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls11.port        16306                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls12.port        14115                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls13.port        13995                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls14.port        14856                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls15.port         8358                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::total       230638                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls00.port        14520                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls01.port        15294                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls02.port        12743                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls03.port         8367                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls04.port        11595                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls05.port        14027                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls06.port        14206                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls07.port        14603                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls08.port        13443                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls09.port        22814                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls10.port        21061                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls11.port        16530                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls12.port        14292                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls13.port        13776                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls14.port        14862                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls15.port         8435                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::total       230568                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count::total                922424                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls00.port      1200128                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls01.port      1137664                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls02.port      1088768                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls03.port      1077760                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls04.port      1064960                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls05.port      1146368                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls06.port      1142272                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls07.port      1171712                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls08.port      1055488                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls09.port      1146624                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls10.port      1176064                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls11.port      1129472                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls12.port      1119488                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls13.port      1122048                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls14.port      1081344                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls15.port      1121024                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.pim_sys.s2p.slave            1                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::total     17981185                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls00.port      1180160                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls01.port      1136896                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls02.port      1137152                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls03.port      1078784                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls04.port      1067520                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls05.port      1136896                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls06.port      1104896                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls07.port      1205504                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls08.port      1076992                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls09.port      1167360                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls10.port      1145600                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls11.port      1143296                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls12.port      1129216                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls13.port      1122560                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls14.port      1105408                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls15.port      1102848                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::total     18041088                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls00.port      1159168                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls01.port      1157376                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls02.port      1104896                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls03.port      1079040                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls04.port      1073152                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls05.port      1156864                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls06.port      1128192                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls07.port      1170944                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls08.port      1061120                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls09.port      1146112                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls10.port      1181952                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls11.port      1159936                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls12.port      1156352                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls13.port      1108480                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls14.port      1108736                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls15.port      1092352                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::total     18044672                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls00.port      1197568                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls01.port      1124352                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls02.port      1096448                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls03.port      1080064                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls04.port      1035008                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls05.port      1154304                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls06.port      1140224                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls07.port      1182464                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls08.port      1046528                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls09.port      1116416                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls10.port      1173248                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls11.port      1182976                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls12.port      1135616                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls13.port      1081088                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls14.port      1109248                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls15.port      1102848                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::total     17958400                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size::total               72025345                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadReq    377005800                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadResp   2664192500                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteReq         2200                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteResp         1500                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::Writeback    100821200                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeReq    231540800                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SCUpgradeReq     27702600                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeResp    259198871                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadExReq      1643200                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadExResp     11631850                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadReq          515                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadResp           37                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::Writeback            8                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeReq          160                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SCUpgradeReq           19                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeResp           96                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadExReq           43                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadReq       538400                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadResp       128300                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::Writeback         3200                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeReq       138000                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SCUpgradeReq        13600                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeResp       484304                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadExReq        57200                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.failedReq                          745                       # # of times recvTimingReq fails due to busy xbar
system.smcxbar.failedResp                         133                       # # of times recvTimingResp fails due to busy xbar
system.smcxbar.reqForwardingFail                    0                       # # of times xbar fails to forward req pkt to next component
system.smcxbar.respForwardingFail                   0                       # # of times xbar fails to forward resp pkt to next component
system.smcxbar.pimReqSuccess                        1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.smcxbar.pimReqFail                           0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.smcxbar.pimReqDelayedTime                    0                       # cumulative time PIM req pkts are delayed on this xbar
system.smcxbar.pimRespSuccess                       1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.smcxbar.pimRespFail                          0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.smcxbar.pimRespDelayedTime                   0                       # cumulative time PIM resp pkts are delayed on this xbar
system.smcxbar.totalReqDelayedTime             750400                       # cumulative time all req pkts are delayed on this xbar
system.smcxbar.totalRespDelayedTime            612604                       # cumulative time all resp pkts are delayed on this xbar
system.smcxbar.reqLayer0.occupancy           48101400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer0.succeeded              29333                       # # of times layer succeeds timing
system.smcxbar.reqLayer0.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer1.occupancy           48637600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer1.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer1.succeeded              31184                       # # of times layer succeeds timing
system.smcxbar.reqLayer1.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer2.occupancy           41268200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer2.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer2.succeeded              25757                       # # of times layer succeeds timing
system.smcxbar.reqLayer2.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer3.occupancy           29031200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer3.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer3.succeeded              16998                       # # of times layer succeeds timing
system.smcxbar.reqLayer3.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer4.occupancy           38143400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer4.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer4.succeeded              23879                       # # of times layer succeeds timing
system.smcxbar.reqLayer4.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer5.occupancy           44453200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer5.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer5.succeeded              28306                       # # of times layer succeeds timing
system.smcxbar.reqLayer5.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer6.occupancy           45400000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer6.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer6.succeeded              28768                       # # of times layer succeeds timing
system.smcxbar.reqLayer6.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer7.occupancy           46468400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer7.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer7.succeeded              29318                       # # of times layer succeeds timing
system.smcxbar.reqLayer7.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer8.occupancy           43189800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer8.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer8.succeeded              27349                       # # of times layer succeeds timing
system.smcxbar.reqLayer8.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer9.occupancy           70300600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer9.utilization              0.2                       # Layer utilization (%)
system.smcxbar.reqLayer9.succeeded              46519                       # # of times layer succeeds timing
system.smcxbar.reqLayer9.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer10.occupancy          65326400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer10.utilization             0.2                       # Layer utilization (%)
system.smcxbar.reqLayer10.succeeded             42564                       # # of times layer succeeds timing
system.smcxbar.reqLayer10.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer11.occupancy          51015600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer11.utilization             0.1                       # Layer utilization (%)
system.smcxbar.reqLayer11.succeeded             32696                       # # of times layer succeeds timing
system.smcxbar.reqLayer11.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer12.occupancy          44590200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer12.utilization             0.1                       # Layer utilization (%)
system.smcxbar.reqLayer12.succeeded             28453                       # # of times layer succeeds timing
system.smcxbar.reqLayer12.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer13.occupancy          45860800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer13.utilization             0.1                       # Layer utilization (%)
system.smcxbar.reqLayer13.succeeded             28424                       # # of times layer succeeds timing
system.smcxbar.reqLayer13.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer14.occupancy          47095400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer14.utilization             0.1                       # Layer utilization (%)
system.smcxbar.reqLayer14.succeeded             29761                       # # of times layer succeeds timing
system.smcxbar.reqLayer14.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer15.occupancy          29831400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer15.utilization             0.1                       # Layer utilization (%)
system.smcxbar.reqLayer15.succeeded             17265                       # # of times layer succeeds timing
system.smcxbar.reqLayer15.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer16.occupancy              2200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer16.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer16.succeeded                 1                       # # of times layer succeeds timing
system.smcxbar.reqLayer16.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer0.occupancy         732974322                       # Layer occupancy (ticks)
system.smcxbar.respLayer0.utilization             2.0                       # Layer utilization (%)
system.smcxbar.respLayer0.succeeded            113968                       # # of times layer succeeds timing
system.smcxbar.respLayer0.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer1.occupancy         734915753                       # Layer occupancy (ticks)
system.smcxbar.respLayer1.utilization             2.0                       # Layer utilization (%)
system.smcxbar.respLayer1.succeeded            113963                       # # of times layer succeeds timing
system.smcxbar.respLayer1.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer2.occupancy         735363174                       # Layer occupancy (ticks)
system.smcxbar.respLayer2.utilization             2.0                       # Layer utilization (%)
system.smcxbar.respLayer2.succeeded            113994                       # # of times layer succeeds timing
system.smcxbar.respLayer2.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer3.occupancy         731771472                       # Layer occupancy (ticks)
system.smcxbar.respLayer3.utilization             2.0                       # Layer utilization (%)
system.smcxbar.respLayer3.succeeded            113924                       # # of times layer succeeds timing
system.smcxbar.respLayer3.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer4.succeeded                 0                       # # of times layer succeeds timing
system.smcxbar.respLayer4.failed                    0                       # # of times layer fails timing
system.realview.ethernet.descDMAReads               0                       # Number of descriptors the device read w/ DMA
system.realview.ethernet.descDMAWrites              0                       # Number of descriptors the device wrote w/ DMA
system.realview.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.realview.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.realview.ethernet.postedSwi                  0                       # number of software interrupts posted to CPU
system.realview.ethernet.coalescedSwi             0                       # average number of Swi's coalesced into each post
system.realview.ethernet.totalSwi                   0                       # total number of Swi written to ISR
system.realview.ethernet.postedRxIdle               0                       # number of rxIdle interrupts posted to CPU
system.realview.ethernet.coalescedRxIdle          0                       # average number of RxIdle's coalesced into each post
system.realview.ethernet.totalRxIdle                0                       # total number of RxIdle written to ISR
system.realview.ethernet.postedRxOk                 0                       # number of RxOk interrupts posted to CPU
system.realview.ethernet.coalescedRxOk            0                       # average number of RxOk's coalesced into each post
system.realview.ethernet.totalRxOk                  0                       # total number of RxOk written to ISR
system.realview.ethernet.postedRxDesc               0                       # number of RxDesc interrupts posted to CPU
system.realview.ethernet.coalescedRxDesc          0                       # average number of RxDesc's coalesced into each post
system.realview.ethernet.totalRxDesc                0                       # total number of RxDesc written to ISR
system.realview.ethernet.postedTxOk                 0                       # number of TxOk interrupts posted to CPU
system.realview.ethernet.coalescedTxOk            0                       # average number of TxOk's coalesced into each post
system.realview.ethernet.totalTxOk                  0                       # total number of TxOk written to ISR
system.realview.ethernet.postedTxIdle               0                       # number of TxIdle interrupts posted to CPU
system.realview.ethernet.coalescedTxIdle          0                       # average number of TxIdle's coalesced into each post
system.realview.ethernet.totalTxIdle                0                       # total number of TxIdle written to ISR
system.realview.ethernet.postedTxDesc               0                       # number of TxDesc interrupts posted to CPU
system.realview.ethernet.coalescedTxDesc          0                       # average number of TxDesc's coalesced into each post
system.realview.ethernet.totalTxDesc                0                       # total number of TxDesc written to ISR
system.realview.ethernet.postedRxOrn                0                       # number of RxOrn posted to CPU
system.realview.ethernet.coalescedRxOrn           0                       # average number of RxOrn's coalesced into each post
system.realview.ethernet.totalRxOrn                 0                       # total number of RxOrn written to ISR
system.realview.ethernet.coalescedTotal           0                       # average number of interrupts coalesced into each post
system.realview.ethernet.postedInterrupts            0                       # number of posts to CPU
system.realview.ethernet.droppedPackets             0                       # number of packets dropped
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cf1.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf1.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf1.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf1.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf1.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf1.dma_write_txs                            0                       # Number of DMA write transactions.
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                       8                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::system.realview.ide            8                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::system.realview.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023            8                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4            8                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.iocache.waiting_on_retry                     0                       # Number of times sendTimingReq failed
system.iocache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.smccontroller.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.smccontroller.clk_domain.clock             100                       # Clock period in ticks
system.smccontroller.trans_dist::ReadReq       269437                       # Transaction distribution
system.smccontroller.trans_dist::ReadResp       269437                       # Transaction distribution
system.smccontroller.trans_dist::WriteReq            1                       # Transaction distribution
system.smccontroller.trans_dist::WriteResp            1                       # Transaction distribution
system.smccontroller.trans_dist::Writeback        10726                       # Transaction distribution
system.smccontroller.trans_dist::UpgradeReq       165432                       # Transaction distribution
system.smccontroller.trans_dist::SCUpgradeReq        19793                       # Transaction distribution
system.smccontroller.trans_dist::UpgradeResp       185225                       # Transaction distribution
system.smccontroller.trans_dist::ReadExReq         1186                       # Transaction distribution
system.smccontroller.trans_dist::ReadExResp         1186                       # Transaction distribution
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon0-slave       230612                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon1-slave       230606                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon2-slave       230638                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon3-slave       230568                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::total       922424                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon0-slave     17981185                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon1-slave     18041088                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon2-slave     18044672                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon3-slave     17958400                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::total     72025345                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadReq    215549600                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadResp   1077748000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteReq          900                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteResp          800                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::Writeback     42904000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeReq    132345600                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SCUpgradeReq     15834400                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeResp    148180000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadExReq       948800                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadExResp      4744000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadResp         7802                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeResp         4630                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadExResp           36                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadResp     19355000                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeResp      8368000                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadExResp        89800                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.failedReq                      0                       # # of times recvTimingReq fails due to busy xbar
system.smccontroller.failedResp                 12468                       # # of times recvTimingResp fails due to busy xbar
system.smccontroller.reqForwardingFail              0                       # # of times xbar fails to forward req pkt to next component
system.smccontroller.respForwardingFail             0                       # # of times xbar fails to forward resp pkt to next component
system.smccontroller.pimReqSuccess                  1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.smccontroller.pimReqFail                     0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.smccontroller.pimReqDelayedTime              0                       # cumulative time PIM req pkts are delayed on this xbar
system.smccontroller.pimRespSuccess                 1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.smccontroller.pimRespFail                    0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.smccontroller.pimRespDelayedTime             0                       # cumulative time PIM resp pkts are delayed on this xbar
system.smccontroller.totalReqDelayedTime            0                       # cumulative time all req pkts are delayed on this xbar
system.smccontroller.totalRespDelayedTime     27812800                       # cumulative time all resp pkts are delayed on this xbar
system.smccontroller.reqLayer0.occupancy    101875300                       # Layer occupancy (ticks)
system.smccontroller.reqLayer0.utilization          0.3                       # Layer utilization (%)
system.smccontroller.reqLayer0.succeeded       116644                       # # of times layer succeeds timing
system.smccontroller.reqLayer0.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer1.occupancy    101893600                       # Layer occupancy (ticks)
system.smccontroller.reqLayer1.utilization          0.3                       # Layer utilization (%)
system.smccontroller.reqLayer1.succeeded       116643                       # # of times layer succeeds timing
system.smccontroller.reqLayer1.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer2.occupancy    101795200                       # Layer occupancy (ticks)
system.smccontroller.reqLayer2.utilization          0.3                       # Layer utilization (%)
system.smccontroller.reqLayer2.succeeded       116644                       # # of times layer succeeds timing
system.smccontroller.reqLayer2.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer3.occupancy    102019200                       # Layer occupancy (ticks)
system.smccontroller.reqLayer3.utilization          0.3                       # Layer utilization (%)
system.smccontroller.reqLayer3.succeeded       116644                       # # of times layer succeeds timing
system.smccontroller.reqLayer3.failed               0                       # # of times layer fails timing
system.smccontroller.respLayer0.occupancy   1230672800                       # Layer occupancy (ticks)
system.smccontroller.respLayer0.utilization          3.4                       # Layer utilization (%)
system.smccontroller.respLayer0.succeeded       455849                       # # of times layer succeeds timing
system.smccontroller.respLayer0.failed              0                       # # of times layer fails timing
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadReq            2676255                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           2675627                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate          628                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                39                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp               39                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            29925                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          231976                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         52589                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         284565                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq         1622                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp         1622                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            39772                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           39772                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         7226                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       303351                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2.cpu_side       360199                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         6000                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       311924                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dtb.walker.dma::system.l2.cpu_side       362644                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side         6510                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       310308                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb.walker.dma::system.l2.cpu_side       359852                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         6190                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side       307398                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dtb.walker.dma::system.l2.cpu_side       356612                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side         6986                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side       305507                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dtb.walker.dma::system.l2.cpu_side       353053                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side         6366                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side       317908                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.itb.walker.dma::system.l2.cpu_side            4                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dtb.walker.dma::system.l2.cpu_side       368972                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.icache.mem_side::system.l2.cpu_side         6484                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side       311632                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.itb.walker.dma::system.l2.cpu_side           46                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dtb.walker.dma::system.l2.cpu_side       359802                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side         7596                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side       301555                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.itb.walker.dma::system.l2.cpu_side           12                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dtb.walker.dma::system.l2.cpu_side       356131                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               5400268                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       924928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     23905344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb.walker.dma::system.l2.cpu_side       720372                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       768000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     23995204                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dtb.walker.dma::system.l2.cpu_side       725264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       833280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     23895100                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb.walker.dma::system.l2.cpu_side       719680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       792320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     23690304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dtb.walker.dma::system.l2.cpu_side       713208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side       894208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side     23400516                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dtb.walker.dma::system.l2.cpu_side       706080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side       814848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side     24586308                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.itb.walker.dma::system.l2.cpu_side            8                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dtb.walker.dma::system.l2.cpu_side       737924                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.icache.mem_side::system.l2.cpu_side       829952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side     23912256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.itb.walker.dma::system.l2.cpu_side           92                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dtb.walker.dma::system.l2.cpu_side       719584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side       972288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side     23796057                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.itb.walker.dma::system.l2.cpu_side           24                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dtb.walker.dma::system.l2.cpu_side       712236                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              203765385                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadReq   1343038238                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadResp  25477434707                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteReq        39000                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteResp        19500                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::Writeback    972592929                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeReq    117380412                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SCUpgradeReq     26411252                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeResp     93044619                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SCUpgradeFailReq       820481                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadExReq     20230774                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadExResp    134544937                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadReq       104856                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadResp         5728                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteReq           26                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::Writeback         1406                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeReq         9040                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SCUpgradeReq         2321                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeResp          163                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SCUpgradeFailReq          302                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadExReq         1796                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadExResp          275                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadReq    841549897                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadResp     67039817                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteReq       190000                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::Writeback      9488495                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeReq     80970883                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SCUpgradeReq     20817492                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeResp      2213496                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SCUpgradeFailReq      1038997                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadExReq     15484464                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadExResp      3698484                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.failedReq                       120076                       # # of times recvTimingReq fails due to busy xbar
system.tol2bus.failedResp                        6166                       # # of times recvTimingResp fails due to busy xbar
system.tol2bus.reqForwardingFail                    0                       # # of times xbar fails to forward req pkt to next component
system.tol2bus.respForwardingFail                   0                       # # of times xbar fails to forward resp pkt to next component
system.tol2bus.pimReqSuccess                        1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.tol2bus.pimReqFail                           0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.tol2bus.pimReqDelayedTime                    0                       # cumulative time PIM req pkts are delayed on this xbar
system.tol2bus.pimRespSuccess                       1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.tol2bus.pimRespFail                          0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.tol2bus.pimRespDelayedTime                   0                       # cumulative time PIM resp pkts are delayed on this xbar
system.tol2bus.totalReqDelayedTime          969540228                       # cumulative time all req pkts are delayed on this xbar
system.tol2bus.totalRespDelayedTime          72951797                       # cumulative time all resp pkts are delayed on this xbar
system.tol2bus.snoops                          634163                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          3032041                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                  47                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::33                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::34                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::35                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::36                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::37                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::38                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::39                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::40                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::41                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::42                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::43                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::44                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::45                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::46                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::47               3032041    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::48                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             47                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             47                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3032041                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2480674586                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.9                       # Layer utilization (%)
system.tol2bus.reqLayer0.succeeded            3032178                       # # of times layer succeeds timing
system.tol2bus.reqLayer0.failed                     0                       # # of times layer fails timing
system.tol2bus.snoopLayer0.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.snoopLayer0.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer0.occupancy         117530241                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer0.succeeded              3613                       # # of times layer succeeds timing
system.tol2bus.respLayer0.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer1.occupancy        5014084230                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            13.9                       # Layer utilization (%)
system.tol2bus.respLayer1.succeeded            187753                       # # of times layer succeeds timing
system.tol2bus.respLayer1.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer2.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer2.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer3.occupancy         180701222                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer3.succeeded            180106                       # # of times layer succeeds timing
system.tol2bus.respLayer3.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer4.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer4.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer5.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer5.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer6.occupancy          97584019                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer6.succeeded              3000                       # # of times layer succeeds timing
system.tol2bus.respLayer6.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer7.occupancy        5169597338                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization            14.3                       # Layer utilization (%)
system.tol2bus.respLayer7.succeeded            194572                       # # of times layer succeeds timing
system.tol2bus.respLayer7.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer8.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer8.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer9.occupancy         181933702                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer9.succeeded            181328                       # # of times layer succeeds timing
system.tol2bus.respLayer9.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer10.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer10.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer11.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer11.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer12.occupancy        105920773                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer12.succeeded             3255                       # # of times layer succeeds timing
system.tol2bus.respLayer12.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer13.occupancy       5136586056                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization           14.2                       # Layer utilization (%)
system.tol2bus.respLayer13.succeeded           193467                       # # of times layer succeeds timing
system.tol2bus.respLayer13.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer14.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer14.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer15.occupancy        180552680                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            0.5                       # Layer utilization (%)
system.tol2bus.respLayer15.succeeded           179932                       # # of times layer succeeds timing
system.tol2bus.respLayer15.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer16.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer16.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer17.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer17.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer18.occupancy        100723227                       # Layer occupancy (ticks)
system.tol2bus.respLayer18.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer18.succeeded             3095                       # # of times layer succeeds timing
system.tol2bus.respLayer18.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer19.occupancy       5105048045                       # Layer occupancy (ticks)
system.tol2bus.respLayer19.utilization           14.1                       # Layer utilization (%)
system.tol2bus.respLayer19.succeeded           191736                       # # of times layer succeeds timing
system.tol2bus.respLayer19.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer20.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer20.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer21.occupancy        178893751                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            0.5                       # Layer utilization (%)
system.tol2bus.respLayer21.succeeded           178310                       # # of times layer succeeds timing
system.tol2bus.respLayer21.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer22.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer22.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer23.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer23.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer24.occupancy        113638809                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer24.succeeded             3493                       # # of times layer succeeds timing
system.tol2bus.respLayer24.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer25.occupancy       5088281632                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization           14.1                       # Layer utilization (%)
system.tol2bus.respLayer25.succeeded           191215                       # # of times layer succeeds timing
system.tol2bus.respLayer25.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer26.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer26.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer27.occupancy        177098777                       # Layer occupancy (ticks)
system.tol2bus.respLayer27.utilization            0.5                       # Layer utilization (%)
system.tol2bus.respLayer27.succeeded           176533                       # # of times layer succeeds timing
system.tol2bus.respLayer27.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer28.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer28.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer29.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer29.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer30.occupancy        103576751                       # Layer occupancy (ticks)
system.tol2bus.respLayer30.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer30.succeeded             3183                       # # of times layer succeeds timing
system.tol2bus.respLayer30.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer31.occupancy       5227496061                       # Layer occupancy (ticks)
system.tol2bus.respLayer31.utilization           14.5                       # Layer utilization (%)
system.tol2bus.respLayer31.succeeded           197426                       # # of times layer succeeds timing
system.tol2bus.respLayer31.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer32.occupancy             2000                       # Layer occupancy (ticks)
system.tol2bus.respLayer32.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer32.succeeded                2                       # # of times layer succeeds timing
system.tol2bus.respLayer32.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer33.occupancy        185103151                       # Layer occupancy (ticks)
system.tol2bus.respLayer33.utilization            0.5                       # Layer utilization (%)
system.tol2bus.respLayer33.succeeded           184491                       # # of times layer succeeds timing
system.tol2bus.respLayer33.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer34.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer34.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer35.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer35.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer36.occupancy        105465851                       # Layer occupancy (ticks)
system.tol2bus.respLayer36.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer36.succeeded             3242                       # # of times layer succeeds timing
system.tol2bus.respLayer36.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer37.occupancy       5161027255                       # Layer occupancy (ticks)
system.tol2bus.respLayer37.utilization           14.3                       # Layer utilization (%)
system.tol2bus.respLayer37.succeeded           194435                       # # of times layer succeeds timing
system.tol2bus.respLayer37.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer38.occupancy            23000                       # Layer occupancy (ticks)
system.tol2bus.respLayer38.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer38.succeeded               23                       # # of times layer succeeds timing
system.tol2bus.respLayer38.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer39.occupancy        180510705                       # Layer occupancy (ticks)
system.tol2bus.respLayer39.utilization            0.5                       # Layer utilization (%)
system.tol2bus.respLayer39.succeeded           179906                       # # of times layer succeeds timing
system.tol2bus.respLayer39.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer40.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer40.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer41.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer41.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer42.occupancy        123550875                       # Layer occupancy (ticks)
system.tol2bus.respLayer42.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer42.succeeded             3798                       # # of times layer succeeds timing
system.tol2bus.respLayer42.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer43.occupancy       4955364758                       # Layer occupancy (ticks)
system.tol2bus.respLayer43.utilization           13.7                       # Layer utilization (%)
system.tol2bus.respLayer43.succeeded           186261                       # # of times layer succeeds timing
system.tol2bus.respLayer43.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer44.occupancy             6000                       # Layer occupancy (ticks)
system.tol2bus.respLayer44.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer44.succeeded                6                       # # of times layer succeeds timing
system.tol2bus.respLayer44.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer45.occupancy        178663232                       # Layer occupancy (ticks)
system.tol2bus.respLayer45.utilization            0.5                       # Layer utilization (%)
system.tol2bus.respLayer45.succeeded           178072                       # # of times layer succeeds timing
system.tol2bus.respLayer45.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer46.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer46.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer47.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer47.failed                   0                       # # of times layer fails timing
system.pim_sys.itlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.itlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.itlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.itlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.itlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.stlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.stlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.stlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.stlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.stlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.dtlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.dtlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.dtlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.dtlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.dtlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys.cpu.dtb.inst_hits                    0                       # ITB inst hits
system.pim_sys.cpu.dtb.inst_misses                  0                       # ITB inst misses
system.pim_sys.cpu.dtb.read_hits                    0                       # DTB read hits
system.pim_sys.cpu.dtb.read_misses                  0                       # DTB read misses
system.pim_sys.cpu.dtb.write_hits                   0                       # DTB write hits
system.pim_sys.cpu.dtb.write_misses                 0                       # DTB write misses
system.pim_sys.cpu.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.dtb.read_accesses                0                       # DTB read accesses
system.pim_sys.cpu.dtb.write_accesses               0                       # DTB write accesses
system.pim_sys.cpu.dtb.inst_accesses                0                       # ITB inst accesses
system.pim_sys.cpu.dtb.hits                         0                       # DTB hits
system.pim_sys.cpu.dtb.misses                       0                       # DTB misses
system.pim_sys.cpu.dtb.accesses                     0                       # DTB accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys.cpu.itb.inst_hits                    0                       # ITB inst hits
system.pim_sys.cpu.itb.inst_misses                  0                       # ITB inst misses
system.pim_sys.cpu.itb.read_hits                    0                       # DTB read hits
system.pim_sys.cpu.itb.read_misses                  0                       # DTB read misses
system.pim_sys.cpu.itb.write_hits                   0                       # DTB write hits
system.pim_sys.cpu.itb.write_misses                 0                       # DTB write misses
system.pim_sys.cpu.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.itb.read_accesses                0                       # DTB read accesses
system.pim_sys.cpu.itb.write_accesses               0                       # DTB write accesses
system.pim_sys.cpu.itb.inst_accesses                0                       # ITB inst accesses
system.pim_sys.cpu.itb.hits                         0                       # DTB hits
system.pim_sys.cpu.itb.misses                       0                       # DTB misses
system.pim_sys.cpu.itb.accesses                     0                       # DTB accesses
system.pim_sys.cpu.numCycles                        0                       # number of cpu cycles simulated
system.pim_sys.cpu.numWorkItemsStarted              0                       # number of work items this cpu started
system.pim_sys.cpu.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.pim_sys.cpu.committedInsts                   0                       # Number of instructions committed
system.pim_sys.cpu.committedOps                     0                       # Number of ops (including micro ops) committed
system.pim_sys.cpu.num_int_alu_accesses             0                       # Number of integer alu accesses
system.pim_sys.cpu.num_fp_alu_accesses              0                       # Number of float alu accesses
system.pim_sys.cpu.num_func_calls                   0                       # number of times a function call or return occured
system.pim_sys.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.pim_sys.cpu.num_int_insts                    0                       # number of integer instructions
system.pim_sys.cpu.num_fp_insts                     0                       # number of float instructions
system.pim_sys.cpu.num_int_register_reads            0                       # number of times the integer registers were read
system.pim_sys.cpu.num_int_register_writes            0                       # number of times the integer registers were written
system.pim_sys.cpu.num_fp_register_reads            0                       # number of times the floating registers were read
system.pim_sys.cpu.num_fp_register_writes            0                       # number of times the floating registers were written
system.pim_sys.cpu.num_mem_refs                     0                       # number of memory refs
system.pim_sys.cpu.num_load_insts                   0                       # Number of load instructions
system.pim_sys.cpu.num_store_insts                  0                       # Number of store instructions
system.pim_sys.cpu.num_idle_cycles                  0                       # Number of idle cycles
system.pim_sys.cpu.num_busy_cycles                  0                       # Number of busy cycles
system.pim_sys.cpu.not_idle_fraction                0                       # Percentage of non-idle cycles
system.pim_sys.cpu.idle_fraction                    1                       # Percentage of idle cycles
system.pim_sys.cpu.op_class::No_OpClass             0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntAlu                 0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntMult                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntDiv                 0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatAdd               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatCmp               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatCvt               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatMult              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatDiv               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatSqrt              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAdd                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAddAcc             0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAlu                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdCmp                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdCvt                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMisc               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMult               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMultAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdShift              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdSqrt               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMult            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::MemRead                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::MemWrite               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IprAccess              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::InstPrefetch            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::total                  0                       # Class of executed instruction
system.pim_sys.cpu.kern.inst.arm                    0                       # number of arm instructions executed
system.pim_sys.cpu.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.pim_sys.Smon.readBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBandwidthHist::samples         3608                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::mean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::gmean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::stdev            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::0         3608    100.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::1            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::2            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::3            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::4            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::5            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::6            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::7            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::8            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::9            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::10            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::11            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::12            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::13            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::14            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::15            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::16            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::17            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::18            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::19            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::total         3608                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.averageReadBandwidth            0                       # Average read bandwidth (bytes/s)
system.pim_sys.Smon.totalReadBytes                  0                       # Number of bytes read
system.pim_sys.Smon.writeBandwidthHist::samples         3608                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::mean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::gmean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::stdev            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::0         3608    100.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::1            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::2            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::3            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::4            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::5            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::6            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::7            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::8            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::9            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::10            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::11            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::12            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::13            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::14            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::15            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::16            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::17            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::18            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::19            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::total         3608                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.averageWriteBandwidth            0                       # Average write bandwidth (bytes/s)
system.pim_sys.Smon.totalWrittenBytes               0                       # Number of bytes written
system.pim_sys.Smon.readLatencyHist::samples            0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::mean          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::gmean          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::stdev          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::0              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::1              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::2              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::3              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::4              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::5              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::6              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::7              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::8              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::9              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::10             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::11             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::12             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::13             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::14             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::15             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::16             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::17             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::18             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::19             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::total            0                       # Read request-response latency
system.pim_sys.Smon.writeLatencyHist::samples            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::mean          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::gmean          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::stdev          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::0             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::1             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::2             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::3             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::4             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::5             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::6             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::7             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::8             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::9             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::10            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::11            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::12            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::13            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::14            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::15            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::16            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::17            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::18            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::19            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::total            0                       # Write request-response latency
system.pim_sys.Smon.ittReadRead::samples            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::mean             0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::stdev            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::underflows            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::1-5000             0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::5001-10000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::10001-15000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::15001-20000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::20001-25000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::25001-30000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::30001-35000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::35001-40000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::40001-45000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::45001-50000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::50001-55000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::55001-60000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::60001-65000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::65001-70000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::70001-75000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::75001-80000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::80001-85000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::85001-90000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::90001-95000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::95001-100000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::overflows            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::min_value            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::max_value            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::total              0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittWriteWrite::samples            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::mean           0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::stdev          0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::underflows            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::1-5000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::5001-10000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::10001-15000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::15001-20000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::20001-25000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::25001-30000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::30001-35000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::35001-40000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::40001-45000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::45001-50000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::50001-55000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::55001-60000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::60001-65000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::65001-70000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::70001-75000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::75001-80000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::80001-85000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::85001-90000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::90001-95000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::95001-100000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::overflows            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::min_value            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::max_value            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::total            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittReqReq::samples              0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::mean               0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::stdev              0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::underflows            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::1-5000               0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::5001-10000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::10001-15000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::15001-20000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::20001-25000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::25001-30000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::30001-35000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::35001-40000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::40001-45000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::45001-50000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::50001-55000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::55001-60000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::60001-65000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::65001-70000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::70001-75000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::75001-80000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::80001-85000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::85001-90000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::90001-95000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::95001-100000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::overflows            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::min_value            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::max_value            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::total                0                       # Request-to-request inter transaction time
system.pim_sys.Smon.outstandingReadsHist::samples         3608                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::mean            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::stdev            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::0         3608    100.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::1            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::2            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::3            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::4            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::5            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::6            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::7            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::8            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::9            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::10            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::11            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::12            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::13            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::14            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::15            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::16            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::17            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::18            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::19            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::total         3608                       # Outstanding read transactions
system.pim_sys.Smon.outstandingWritesHist::samples         3608                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::0         3608    100.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::1            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::2            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::3            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::4            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::5            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::6            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::7            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::8            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::9            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::10            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::11            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::12            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::13            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::14            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::15            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::16            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::17            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::18            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::19            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::total         3608                       # Outstanding write transactions
system.pim_sys.Smon.readTransHist::samples         3608                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::mean             0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::0             3608    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::1                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::2                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::3                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::4                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::5                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::6                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::7                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::8                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::9                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::10               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::11               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::12               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::13               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::14               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::15               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::16               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::17               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::18               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::19               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::total         3608                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::samples         3608                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::mean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::0            3608    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::1               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::2               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::3               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::4               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::5               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::6               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::7               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::8               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::9               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::10              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::11              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::12              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::13              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::14              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::15              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::16              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::17              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::18              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::19              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::total         3608                       # Histogram of read transactions per sample period
system.pim_sys.cpu_voltage_domain.voltage            1                       # Voltage in Volts
system.pim_sys.pimbus.trans_dist::WriteReq            1                       # Transaction distribution
system.pim_sys.pimbus.trans_dist::WriteResp            1                       # Transaction distribution
system.pim_sys.pimbus.pkt_count_system.pim_sys.s2p.master::system.pim_sys.pim_memory.port            2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_count_system.pim_sys.s2p.master::total            2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_count::total              2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size_system.pim_sys.s2p.master::system.pim_sys.pim_memory.port            1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size_system.pim_sys.s2p.master::total            1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size::total               1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteReq         1000                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteResp          700                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.failedReq                     0                       # # of times recvTimingReq fails due to busy xbar
system.pim_sys.pimbus.failedResp                    0                       # # of times recvTimingResp fails due to busy xbar
system.pim_sys.pimbus.reqForwardingFail             0                       # # of times xbar fails to forward req pkt to next component
system.pim_sys.pimbus.respForwardingFail            0                       # # of times xbar fails to forward resp pkt to next component
system.pim_sys.pimbus.pimReqSuccess                 1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.pim_sys.pimbus.pimReqFail                    0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.pim_sys.pimbus.pimReqDelayedTime             0                       # cumulative time PIM req pkts are delayed on this xbar
system.pim_sys.pimbus.pimRespSuccess                1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.pim_sys.pimbus.pimRespFail                   0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.pim_sys.pimbus.pimRespDelayedTime            0                       # cumulative time PIM resp pkts are delayed on this xbar
system.pim_sys.pimbus.totalReqDelayedTime            0                       # cumulative time all req pkts are delayed on this xbar
system.pim_sys.pimbus.totalRespDelayedTime            0                       # cumulative time all resp pkts are delayed on this xbar
system.pim_sys.pimbus.reqLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer0.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.reqLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer1.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.reqLayer2.occupancy         1000                       # Layer occupancy (ticks)
system.pim_sys.pimbus.reqLayer2.utilization          0.0                       # Layer utilization (%)
system.pim_sys.pimbus.reqLayer2.succeeded            1                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer2.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer0.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer1.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer2.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer2.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer3.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer3.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer4.occupancy          700                       # Layer occupancy (ticks)
system.pim_sys.pimbus.respLayer4.utilization          0.0                       # Layer utilization (%)
system.pim_sys.pimbus.respLayer4.succeeded            1                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer4.failed             0                       # # of times layer fails timing
system.seriallink0.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink0.clk_domain.clock               100                       # Clock period in ticks
system.seriallink1.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink1.clk_domain.clock               100                       # Clock period in ticks
system.seriallink2.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink2.clk_domain.clock               100                       # Clock period in ticks
system.seriallink3.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink3.clk_domain.clock               100                       # Clock period in ticks
system.l2.tags.replacements                    271103                       # number of replacements
system.l2.tags.tagsinuse                  8179.695848                       # Cycle average of tags in use
system.l2.tags.total_refs                      532193                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    271103                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.963066                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      318.343375                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.dtb.walker     1.034390                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.inst    14.624679                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.data   977.977478                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.dtb.walker     2.197593                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.inst     5.677410                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.data   986.954752                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.dtb.walker     2.344963                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.inst     9.817268                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.data   975.626197                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.dtb.walker     1.980824                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.inst    20.216683                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.data   972.978295                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu4.dtb.walker     1.018629                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu4.inst     7.147997                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu4.data   952.724297                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.dtb.walker     1.812333                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.itb.walker     0.014454                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.inst    13.945899                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.data   984.439459                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu6.dtb.walker     0.902103                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu6.inst     8.055159                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu6.data   931.854202                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.dtb.walker     5.056041                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.inst    19.843350                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.data   963.108016                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.038860                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.dtb.walker     0.000126                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.inst     0.001785                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.data     0.119382                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.dtb.walker     0.000268                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.inst     0.000693                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.data     0.120478                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.dtb.walker     0.000286                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.inst     0.001198                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.data     0.119095                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.dtb.walker     0.000242                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.inst     0.002468                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.data     0.118772                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu4.dtb.walker     0.000124                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu4.inst     0.000873                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu4.data     0.116299                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.dtb.walker     0.000221                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.itb.walker     0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.inst     0.001702                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.data     0.120171                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu6.dtb.walker     0.000110                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu6.inst     0.000983                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu6.data     0.113752                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.dtb.walker     0.000617                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.inst     0.002422                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.data     0.117567                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998498                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1023            19                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          8099                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::1            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::2            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::3            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::4            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          172                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         5214                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2290                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          415                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1023     0.002319                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.988647                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  19460299                       # Number of tag accesses
system.l2.tags.data_accesses                 19460299                       # Number of data accesses
system.l2.ReadReq_hits::system.cpu0.dtb.walker       180071                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu0.inst         2965                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu0.data        55753                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.dtb.walker       181294                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.inst         2719                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.data        55894                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.dtb.walker       179897                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.inst         2744                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.data        55443                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.dtb.walker       178267                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.inst         2383                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.data        55104                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.dtb.walker       176497                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.inst         3084                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.data        54764                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.dtb.walker       184467                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.itb.walker            2                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.inst         2719                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.data        57187                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu6.dtb.walker       179878                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu6.itb.walker           23                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu6.inst         2734                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu6.data        55956                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.dtb.walker       178030                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.itb.walker            6                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.inst         3345                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.data        54983                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 1906209                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            29925                       # number of Writeback hits
system.l2.Writeback_hits::total                 29925                       # number of Writeback hits
system.l2.UpgradeReq_hits::system.cpu0.data          112                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu1.data          102                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu2.data           86                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu3.data           90                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu4.data          114                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu5.data           88                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu6.data           82                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu7.data           99                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  773                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu0.data           31                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu1.data           16                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu2.data           23                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu3.data           19                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu4.data           16                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu5.data           21                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu6.data           25                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu7.data           22                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                173                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::system.cpu0.data          342                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu1.data          284                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu2.data          349                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu3.data          313                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu4.data          296                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu5.data          299                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu6.data          247                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu7.data          434                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2564                       # number of ReadExReq hits
system.l2.demand_hits::system.cpu0.dtb.walker       180071                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu0.inst          2965                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu0.data         56095                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.dtb.walker       181294                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.inst          2719                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.data         56178                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.dtb.walker       179897                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.inst          2744                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.data         55792                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.dtb.walker       178267                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.inst          2383                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.data         55417                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.dtb.walker       176497                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.inst          3084                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.data         55060                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.dtb.walker       184467                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.itb.walker            2                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.inst          2719                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.data         57486                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu6.dtb.walker       179878                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu6.itb.walker           23                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu6.inst          2734                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu6.data         56203                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.dtb.walker       178030                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.itb.walker            6                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.inst          3345                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.data         55417                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1908773                       # number of demand (read+write) hits
system.l2.overall_hits::system.cpu0.dtb.walker       180071                       # number of overall hits
system.l2.overall_hits::system.cpu0.inst         2965                       # number of overall hits
system.l2.overall_hits::system.cpu0.data        56095                       # number of overall hits
system.l2.overall_hits::system.cpu1.dtb.walker       181294                       # number of overall hits
system.l2.overall_hits::system.cpu1.inst         2719                       # number of overall hits
system.l2.overall_hits::system.cpu1.data        56178                       # number of overall hits
system.l2.overall_hits::system.cpu2.dtb.walker       179897                       # number of overall hits
system.l2.overall_hits::system.cpu2.inst         2744                       # number of overall hits
system.l2.overall_hits::system.cpu2.data        55792                       # number of overall hits
system.l2.overall_hits::system.cpu3.dtb.walker       178267                       # number of overall hits
system.l2.overall_hits::system.cpu3.inst         2383                       # number of overall hits
system.l2.overall_hits::system.cpu3.data        55417                       # number of overall hits
system.l2.overall_hits::system.cpu4.dtb.walker       176497                       # number of overall hits
system.l2.overall_hits::system.cpu4.inst         3084                       # number of overall hits
system.l2.overall_hits::system.cpu4.data        55060                       # number of overall hits
system.l2.overall_hits::system.cpu5.dtb.walker       184467                       # number of overall hits
system.l2.overall_hits::system.cpu5.itb.walker            2                       # number of overall hits
system.l2.overall_hits::system.cpu5.inst         2719                       # number of overall hits
system.l2.overall_hits::system.cpu5.data        57486                       # number of overall hits
system.l2.overall_hits::system.cpu6.dtb.walker       179878                       # number of overall hits
system.l2.overall_hits::system.cpu6.itb.walker           23                       # number of overall hits
system.l2.overall_hits::system.cpu6.inst         2734                       # number of overall hits
system.l2.overall_hits::system.cpu6.data        56203                       # number of overall hits
system.l2.overall_hits::system.cpu7.dtb.walker       178030                       # number of overall hits
system.l2.overall_hits::system.cpu7.itb.walker            6                       # number of overall hits
system.l2.overall_hits::system.cpu7.inst         3345                       # number of overall hits
system.l2.overall_hits::system.cpu7.data        55417                       # number of overall hits
system.l2.overall_hits::total                 1908773                       # number of overall hits
system.l2.ReadReq_misses::system.cpu0.dtb.walker           22                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu0.inst          648                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu0.data        33552                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.dtb.walker           22                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.inst          281                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.data        33771                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.dtb.walker           23                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.inst          511                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.data        33491                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.dtb.walker           35                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.inst          712                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.data        33240                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu4.dtb.walker           23                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu4.inst          409                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu4.data        32466                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu5.dtb.walker           14                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu5.inst          464                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu5.data        34578                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu6.dtb.walker           18                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu6.inst          508                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu6.data        33233                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.dtb.walker           29                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.inst          453                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.data        33320                       # number of ReadReq misses
system.l2.ReadReq_misses::total                271823                       # number of ReadReq misses
system.l2.UpgradeReq_misses::system.cpu0.data        19587                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu1.data        20961                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu2.data        20858                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu3.data        20591                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu4.data        20372                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu5.data        21774                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu6.data        21186                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu7.data        19714                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total             165043                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu0.data         2472                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu1.data         2525                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu2.data         2519                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu3.data         2406                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu4.data         2365                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu5.data         2542                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu6.data         2481                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu7.data         2483                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total            19793                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::system.cpu0.data          185                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu1.data          198                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu2.data          222                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu3.data          184                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu4.data          182                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu5.data          222                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu6.data          211                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu7.data          171                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1575                       # number of ReadExReq misses
system.l2.demand_misses::system.cpu0.dtb.walker           22                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu0.inst          648                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu0.data        33737                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.dtb.walker           22                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.inst          281                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.data        33969                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.dtb.walker           23                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.inst          511                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.data        33713                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.dtb.walker           35                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.inst          712                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.data        33424                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu4.dtb.walker           23                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu4.inst          409                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu4.data        32648                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu5.dtb.walker           14                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu5.inst          464                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu5.data        34800                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu6.dtb.walker           18                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu6.inst          508                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu6.data        33444                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.dtb.walker           29                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.inst          453                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.data        33491                       # number of demand (read+write) misses
system.l2.demand_misses::total                 273398                       # number of demand (read+write) misses
system.l2.overall_misses::system.cpu0.dtb.walker           22                       # number of overall misses
system.l2.overall_misses::system.cpu0.inst          648                       # number of overall misses
system.l2.overall_misses::system.cpu0.data        33737                       # number of overall misses
system.l2.overall_misses::system.cpu1.dtb.walker           22                       # number of overall misses
system.l2.overall_misses::system.cpu1.inst          281                       # number of overall misses
system.l2.overall_misses::system.cpu1.data        33969                       # number of overall misses
system.l2.overall_misses::system.cpu2.dtb.walker           23                       # number of overall misses
system.l2.overall_misses::system.cpu2.inst          511                       # number of overall misses
system.l2.overall_misses::system.cpu2.data        33713                       # number of overall misses
system.l2.overall_misses::system.cpu3.dtb.walker           35                       # number of overall misses
system.l2.overall_misses::system.cpu3.inst          712                       # number of overall misses
system.l2.overall_misses::system.cpu3.data        33424                       # number of overall misses
system.l2.overall_misses::system.cpu4.dtb.walker           23                       # number of overall misses
system.l2.overall_misses::system.cpu4.inst          409                       # number of overall misses
system.l2.overall_misses::system.cpu4.data        32648                       # number of overall misses
system.l2.overall_misses::system.cpu5.dtb.walker           14                       # number of overall misses
system.l2.overall_misses::system.cpu5.inst          464                       # number of overall misses
system.l2.overall_misses::system.cpu5.data        34800                       # number of overall misses
system.l2.overall_misses::system.cpu6.dtb.walker           18                       # number of overall misses
system.l2.overall_misses::system.cpu6.inst          508                       # number of overall misses
system.l2.overall_misses::system.cpu6.data        33444                       # number of overall misses
system.l2.overall_misses::system.cpu7.dtb.walker           29                       # number of overall misses
system.l2.overall_misses::system.cpu7.inst          453                       # number of overall misses
system.l2.overall_misses::system.cpu7.data        33491                       # number of overall misses
system.l2.overall_misses::total                273398                       # number of overall misses
system.l2.ReadReq_miss_latency::system.cpu0.dtb.walker      2613999                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu0.inst     78632000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu0.data   4258932444                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.dtb.walker      2676000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.inst     32563500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.data   4285013431                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.dtb.walker      2989000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.inst     59923500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.data   4250624954                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.dtb.walker      4426500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.inst     86308500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.data   4214857963                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu4.dtb.walker      2934000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu4.inst     48744500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu4.data   4119001949                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu5.dtb.walker      1612499                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu5.inst     54065500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu5.data   4385250957                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu6.dtb.walker      2130500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu6.inst     60289500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu6.data   4217970949                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.dtb.walker      3574500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.inst     53615000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.data   4224175943                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     34452927588                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu0.data      7094999                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu1.data      6056499                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu2.data      5489500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu3.data      6083000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu4.data      4918500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu5.data      6376000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu6.data      5906499                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu7.data      8528499                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     50453496                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu0.data      2036000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu1.data      2430000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu2.data      2192500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu3.data      2397000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu4.data      1256000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu5.data      2540000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu6.data      2463000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu7.data      2398000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     17712500                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu0.data     20597500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu1.data     21157000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu2.data     24310000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu3.data     20411999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu4.data     20583499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu5.data     24657500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu6.data     24299999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu7.data     19104000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     175121497                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::system.cpu0.dtb.walker      2613999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu0.inst     78632000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu0.data   4279529944                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.dtb.walker      2676000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.inst     32563500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.data   4306170431                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.dtb.walker      2989000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.inst     59923500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.data   4274934954                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.dtb.walker      4426500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.inst     86308500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.data   4235269962                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu4.dtb.walker      2934000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu4.inst     48744500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu4.data   4139585448                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu5.dtb.walker      1612499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu5.inst     54065500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu5.data   4409908457                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu6.dtb.walker      2130500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu6.inst     60289500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu6.data   4242270948                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.dtb.walker      3574500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.inst     53615000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.data   4243279943                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      34628049085                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::system.cpu0.dtb.walker      2613999                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu0.inst     78632000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu0.data   4279529944                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.dtb.walker      2676000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.inst     32563500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.data   4306170431                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.dtb.walker      2989000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.inst     59923500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.data   4274934954                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.dtb.walker      4426500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.inst     86308500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.data   4235269962                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu4.dtb.walker      2934000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu4.inst     48744500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu4.data   4139585448                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu5.dtb.walker      1612499                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu5.inst     54065500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu5.data   4409908457                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu6.dtb.walker      2130500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu6.inst     60289500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu6.data   4242270948                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.dtb.walker      3574500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.inst     53615000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.data   4243279943                       # number of overall miss cycles
system.l2.overall_miss_latency::total     34628049085                       # number of overall miss cycles
system.l2.ReadReq_accesses::system.cpu0.dtb.walker       180093                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu0.inst         3613                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu0.data        89305                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.dtb.walker       181316                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.inst         3000                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.data        89665                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.dtb.walker       179920                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.inst         3255                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.data        88934                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.dtb.walker       178302                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.inst         3095                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.data        88344                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.dtb.walker       176520                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.inst         3493                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.data        87230                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.dtb.walker       184481                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.itb.walker            2                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.inst         3183                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.data        91765                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu6.dtb.walker       179896                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu6.itb.walker           23                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu6.inst         3242                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu6.data        89189                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.dtb.walker       178059                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.itb.walker            6                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.inst         3798                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.data        88303                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             2178032                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        29925                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             29925                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu0.data        19699                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu1.data        21063                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu2.data        20944                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu3.data        20681                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu4.data        20486                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu5.data        21862                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu6.data        21268                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu7.data        19813                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           165816                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu0.data         2503                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu1.data         2541                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu2.data         2542                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu3.data         2425                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu4.data         2381                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu5.data         2563                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu6.data         2506                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu7.data         2505                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total          19966                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu0.data          527                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu1.data          482                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu2.data          571                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu3.data          497                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu4.data          478                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu5.data          521                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu6.data          458                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu7.data          605                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              4139                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::system.cpu0.dtb.walker       180093                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu0.inst         3613                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu0.data        89832                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.dtb.walker       181316                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.inst         3000                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.data        90147                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.dtb.walker       179920                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.inst         3255                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.data        89505                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.dtb.walker       178302                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.inst         3095                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.data        88841                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.dtb.walker       176520                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.inst         3493                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.data        87708                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.dtb.walker       184481                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.itb.walker            2                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.inst         3183                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.data        92286                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu6.dtb.walker       179896                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu6.itb.walker           23                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu6.inst         3242                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu6.data        89647                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.dtb.walker       178059                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.itb.walker            6                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.inst         3798                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.data        88908                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2182171                       # number of demand (read+write) accesses
system.l2.overall_accesses::system.cpu0.dtb.walker       180093                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu0.inst         3613                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu0.data        89832                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.dtb.walker       181316                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.inst         3000                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.data        90147                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.dtb.walker       179920                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.inst         3255                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.data        89505                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.dtb.walker       178302                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.inst         3095                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.data        88841                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.dtb.walker       176520                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.inst         3493                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.data        87708                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.dtb.walker       184481                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.itb.walker            2                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.inst         3183                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.data        92286                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu6.dtb.walker       179896                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu6.itb.walker           23                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu6.inst         3242                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu6.data        89647                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.dtb.walker       178059                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.itb.walker            6                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.inst         3798                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.data        88908                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2182171                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::system.cpu0.dtb.walker     0.000122                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu0.inst     0.179352                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu0.data     0.375701                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.dtb.walker     0.000121                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.inst     0.093667                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.data     0.376635                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.dtb.walker     0.000128                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.inst     0.156989                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.data     0.376583                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.dtb.walker     0.000196                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.inst     0.230048                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.data     0.376256                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu4.dtb.walker     0.000130                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu4.inst     0.117091                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu4.data     0.372188                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu5.dtb.walker     0.000076                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu5.inst     0.145774                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu5.data     0.376810                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu6.dtb.walker     0.000100                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu6.inst     0.156693                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu6.data     0.372613                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.dtb.walker     0.000163                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.inst     0.119273                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.data     0.377337                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.124802                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu0.data     0.994314                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu1.data     0.995157                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu2.data     0.995894                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu3.data     0.995648                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu4.data     0.994435                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu5.data     0.995975                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu6.data     0.996144                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu7.data     0.995003                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.995338                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu0.data     0.987615                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu1.data     0.993703                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu2.data     0.990952                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu3.data     0.992165                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu4.data     0.993280                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu5.data     0.991806                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu6.data     0.990024                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu7.data     0.991218                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.991335                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::system.cpu0.data     0.351044                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu1.data     0.410788                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu2.data     0.388792                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu3.data     0.370221                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu4.data     0.380753                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu5.data     0.426104                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu6.data     0.460699                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu7.data     0.282645                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.380527                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::system.cpu0.dtb.walker     0.000122                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu0.inst     0.179352                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu0.data     0.375557                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.dtb.walker     0.000121                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.inst     0.093667                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.data     0.376818                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.dtb.walker     0.000128                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.inst     0.156989                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.data     0.376661                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.dtb.walker     0.000196                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.inst     0.230048                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.data     0.376223                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu4.dtb.walker     0.000130                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu4.inst     0.117091                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu4.data     0.372235                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu5.dtb.walker     0.000076                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu5.inst     0.145774                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu5.data     0.377089                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu6.dtb.walker     0.000100                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu6.inst     0.156693                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu6.data     0.373063                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.dtb.walker     0.000163                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.inst     0.119273                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.data     0.376693                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.125287                       # miss rate for demand accesses
system.l2.overall_miss_rate::system.cpu0.dtb.walker     0.000122                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu0.inst     0.179352                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu0.data     0.375557                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.dtb.walker     0.000121                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.inst     0.093667                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.data     0.376818                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.dtb.walker     0.000128                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.inst     0.156989                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.data     0.376661                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.dtb.walker     0.000196                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.inst     0.230048                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.data     0.376223                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu4.dtb.walker     0.000130                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu4.inst     0.117091                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu4.data     0.372235                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu5.dtb.walker     0.000076                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu5.inst     0.145774                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu5.data     0.377089                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu6.dtb.walker     0.000100                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu6.inst     0.156693                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu6.data     0.373063                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.dtb.walker     0.000163                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.inst     0.119273                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.data     0.376693                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.125287                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::system.cpu0.dtb.walker 118818.136364                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu0.inst 121345.679012                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu0.data 126935.277897                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.dtb.walker 121636.363636                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.inst 115884.341637                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.data 126884.410619                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.dtb.walker 129956.521739                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.inst 117267.123288                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.data 126918.424472                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.dtb.walker 126471.428571                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.inst 121219.803371                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.data 126800.781077                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu4.dtb.walker 127565.217391                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu4.inst 119179.706601                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu4.data 126871.248352                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu5.dtb.walker 115178.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu5.inst 116520.474138                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu5.data 126821.995402                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu6.dtb.walker 118361.111111                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu6.inst 118680.118110                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu6.data 126921.161165                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.dtb.walker 123258.620690                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.inst 118355.408389                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.data 126775.988685                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 126747.654128                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu0.data   362.229999                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu1.data   288.941320                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu2.data   263.184390                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu3.data   295.420329                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu4.data   241.434322                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu5.data   292.826307                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu6.data   278.792552                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu7.data   432.611291                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total   305.699097                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu0.data   823.624595                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu1.data   962.376238                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu2.data   870.385073                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu3.data   996.259352                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu4.data   531.078224                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu5.data   999.213218                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu6.data   992.744861                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu7.data   965.767217                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total   894.887081                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu0.data 111337.837838                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu1.data 106853.535354                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu2.data 109504.504505                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu3.data 110934.777174                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu4.data 113096.148352                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu5.data 111069.819820                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu6.data 115165.872038                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu7.data 111719.298246                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 111188.252063                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::system.cpu0.dtb.walker 118818.136364                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu0.inst 121345.679012                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu0.data 126849.747873                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.dtb.walker 121636.363636                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.inst 115884.341637                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.data 126767.653773                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.dtb.walker 129956.521739                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.inst 117267.123288                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.data 126803.753863                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.dtb.walker 126471.428571                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.inst 121219.803371                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.data 126713.438308                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu4.dtb.walker 127565.217391                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu4.inst 119179.706601                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu4.data 126794.457486                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu5.dtb.walker 115178.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu5.inst 116520.474138                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu5.data 126721.507385                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu6.dtb.walker 118361.111111                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu6.inst 118680.118110                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu6.data 126846.996412                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.dtb.walker 123258.620690                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.inst 118355.408389                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.data 126699.111493                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 126658.019024                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.dtb.walker 118818.136364                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.inst 121345.679012                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.data 126849.747873                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.dtb.walker 121636.363636                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.inst 115884.341637                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.data 126767.653773                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.dtb.walker 129956.521739                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.inst 117267.123288                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.data 126803.753863                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.dtb.walker 126471.428571                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.inst 121219.803371                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.data 126713.438308                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu4.dtb.walker 127565.217391                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu4.inst 119179.706601                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu4.data 126794.457486                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu5.dtb.walker 115178.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu5.inst 116520.474138                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu5.data 126721.507385                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu6.dtb.walker 118361.111111                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu6.inst 118680.118110                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu6.data 126846.996412                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.dtb.walker 123258.620690                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.inst 118355.408389                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.data 126699.111493                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 126658.019024                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            0                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                10726                       # number of writebacks
system.l2.writebacks::total                     10726                       # number of writebacks
system.l2.ReadReq_mshr_hits::system.cpu0.dtb.walker            4                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu0.inst          183                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu0.data           97                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu1.dtb.walker            7                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu1.inst          144                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu1.data           55                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu2.dtb.walker            4                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu2.inst          231                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu2.data           96                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu3.dtb.walker            7                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu3.inst          244                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu3.data          105                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu4.dtb.walker            3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu4.inst          205                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu4.data           93                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu5.dtb.walker            7                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu5.inst          234                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu5.data           95                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu6.dtb.walker            7                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu6.inst          180                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu6.data           92                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu7.dtb.walker            6                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu7.inst          195                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu7.data           92                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total               2386                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::system.cpu0.dtb.walker            4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu0.inst          183                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu0.data           97                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu1.dtb.walker            7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu1.inst          144                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu1.data           55                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu2.dtb.walker            4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu2.inst          231                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu2.data           96                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu3.dtb.walker            7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu3.inst          244                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu3.data          105                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu4.dtb.walker            3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu4.inst          205                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu4.data           93                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu5.dtb.walker            7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu5.inst          234                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu5.data           95                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu6.dtb.walker            7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu6.inst          180                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu6.data           92                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu7.dtb.walker            6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu7.inst          195                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu7.data           92                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                2386                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::system.cpu0.dtb.walker            4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu0.inst          183                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu0.data           97                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu1.dtb.walker            7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu1.inst          144                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu1.data           55                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu2.dtb.walker            4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu2.inst          231                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu2.data           96                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu3.dtb.walker            7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu3.inst          244                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu3.data          105                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu4.dtb.walker            3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu4.inst          205                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu4.data           93                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu5.dtb.walker            7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu5.inst          234                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu5.data           95                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu6.dtb.walker            7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu6.inst          180                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu6.data           92                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu7.dtb.walker            6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu7.inst          195                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu7.data           92                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               2386                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::system.cpu0.dtb.walker           18                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu0.inst          465                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu0.data        33455                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.dtb.walker           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.inst          137                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.data        33716                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.dtb.walker           19                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.inst          280                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.data        33395                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.dtb.walker           28                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.inst          468                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.data        33135                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu4.dtb.walker           20                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu4.inst          204                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu4.data        32373                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu5.dtb.walker            7                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu5.inst          230                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu5.data        34483                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu6.dtb.walker           11                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu6.inst          328                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu6.data        33141                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.dtb.walker           23                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.inst          258                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.data        33228                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           269437                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu0.data        19587                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu1.data        20961                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu2.data        20858                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu3.data        20591                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu4.data        20372                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu5.data        21774                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu6.data        21186                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu7.data        19714                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total        165043                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu0.data         2472                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu1.data         2525                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu2.data         2519                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu3.data         2406                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu4.data         2365                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu5.data         2542                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu6.data         2481                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu7.data         2483                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total        19793                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu0.data          185                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu1.data          198                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu2.data          222                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu3.data          184                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu4.data          182                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu5.data          222                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu6.data          211                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu7.data          171                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1575                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::system.cpu0.dtb.walker           18                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu0.inst          465                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu0.data        33640                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.dtb.walker           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.inst          137                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.data        33914                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.dtb.walker           19                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.inst          280                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.data        33617                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.dtb.walker           28                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.inst          468                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.data        33319                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu4.dtb.walker           20                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu4.inst          204                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu4.data        32555                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu5.dtb.walker            7                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu5.inst          230                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu5.data        34705                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu6.dtb.walker           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu6.inst          328                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu6.data        33352                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.dtb.walker           23                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.inst          258                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.data        33399                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            271012                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::system.cpu0.dtb.walker           18                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu0.inst          465                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu0.data        33640                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.dtb.walker           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.inst          137                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.data        33914                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.dtb.walker           19                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.inst          280                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.data        33617                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.dtb.walker           28                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.inst          468                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.data        33319                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu4.dtb.walker           20                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu4.inst          204                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu4.data        32555                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu5.dtb.walker            7                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu5.inst          230                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu5.data        34705                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu6.dtb.walker           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu6.inst          328                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu6.data        33352                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.dtb.walker           23                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.inst          258                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.data        33399                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           271012                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::system.cpu0.dtb.walker      2040999                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu0.inst     53788000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu0.data   3880778945                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.dtb.walker      1649000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.inst     16062500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.data   3908721931                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.dtb.walker      2313500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.inst     32551500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.data   3873023454                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.dtb.walker      3324500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.inst     54231000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.data   3839170463                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu4.dtb.walker      2374500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu4.inst     23598500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu4.data   3752455949                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu5.dtb.walker       792999                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu5.inst     26549500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu5.data   3995513957                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu6.dtb.walker      1310500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu6.inst     38147000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu6.data   3843492949                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.dtb.walker      2632500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.inst     29812500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.data   3848968943                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  31233305589                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu0.data   1081175671                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu1.data   1157186160                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu2.data   1152702636                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu3.data   1137361151                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu4.data   1125424157                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu5.data   1202966150                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu6.data   1169571623                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu7.data   1088598193                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   9114985741                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu0.data    136276478                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu1.data    139210980                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu2.data    138954979                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu3.data    132913478                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu4.data    130342976                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu5.data    140182479                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu6.data    137145981                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu7.data    137045483                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total   1092072834                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu0.data     18562500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu1.data     18979000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu2.data     21868000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu3.data     18387999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu4.data     18581499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu5.data     22215500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu6.data     21978999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu7.data     17223000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    157796497                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.dtb.walker      2040999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.inst     53788000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.data   3899341445                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.dtb.walker      1649000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.inst     16062500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.data   3927700931                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.dtb.walker      2313500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.inst     32551500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.data   3894891454                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.dtb.walker      3324500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.inst     54231000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.data   3857558462                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu4.dtb.walker      2374500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu4.inst     23598500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu4.data   3771037448                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu5.dtb.walker       792999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu5.inst     26549500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu5.data   4017729457                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu6.dtb.walker      1310500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu6.inst     38147000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu6.data   3865471948                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.dtb.walker      2632500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.inst     29812500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.data   3866191943                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  31391102086                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.dtb.walker      2040999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.inst     53788000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.data   3899341445                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.dtb.walker      1649000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.inst     16062500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.data   3927700931                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.dtb.walker      2313500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.inst     32551500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.data   3894891454                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.dtb.walker      3324500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.inst     54231000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.data   3857558462                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu4.dtb.walker      2374500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu4.inst     23598500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu4.data   3771037448                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu5.dtb.walker       792999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu5.inst     26549500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu5.data   4017729457                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu6.dtb.walker      1310500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu6.inst     38147000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu6.data   3865471948                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.dtb.walker      2632500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.inst     29812500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.data   3866191943                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  31391102086                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu0.data       231500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu1.data       258000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu2.data       239000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu3.data       267500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu4.data       243000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu5.data       259000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu6.data       261500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu7.data       348000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total      2107500                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu0.data       100000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu1.data       100000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu2.data        80000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu3.data        80000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu4.data       100000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu5.data       100000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu6.data        80000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu7.data       150500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total       790500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu0.data       331500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu1.data       358000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu2.data       319000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu3.data       347500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu4.data       343000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu5.data       359000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu6.data       341500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu7.data       498500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total      2898000                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::system.cpu0.dtb.walker     0.000100                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu0.inst     0.128702                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu0.data     0.374615                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.dtb.walker     0.000083                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.inst     0.045667                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.data     0.376022                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.dtb.walker     0.000106                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.inst     0.086022                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.data     0.375503                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.dtb.walker     0.000157                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.inst     0.151212                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.data     0.375068                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu4.dtb.walker     0.000113                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu4.inst     0.058403                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu4.data     0.371122                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu5.dtb.walker     0.000038                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu5.inst     0.072259                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu5.data     0.375775                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu6.dtb.walker     0.000061                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu6.inst     0.101172                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu6.data     0.371582                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.dtb.walker     0.000129                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.inst     0.067930                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.data     0.376295                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.123707                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu0.data     0.994314                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu1.data     0.995157                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu2.data     0.995894                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu3.data     0.995648                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu4.data     0.994435                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu5.data     0.995975                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu6.data     0.996144                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu7.data     0.995003                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.995338                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu0.data     0.987615                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu1.data     0.993703                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu2.data     0.990952                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu3.data     0.992165                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu4.data     0.993280                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu5.data     0.991806                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu6.data     0.990024                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu7.data     0.991218                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.991335                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu0.data     0.351044                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu1.data     0.410788                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu2.data     0.388792                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu3.data     0.370221                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu4.data     0.380753                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu5.data     0.426104                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu6.data     0.460699                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu7.data     0.282645                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.380527                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::system.cpu0.dtb.walker     0.000100                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu0.inst     0.128702                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu0.data     0.374477                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.dtb.walker     0.000083                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.inst     0.045667                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.data     0.376208                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.dtb.walker     0.000106                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.inst     0.086022                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.data     0.375588                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.dtb.walker     0.000157                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.inst     0.151212                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.data     0.375041                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu4.dtb.walker     0.000113                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu4.inst     0.058403                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu4.data     0.371175                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu5.dtb.walker     0.000038                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu5.inst     0.072259                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu5.data     0.376059                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu6.dtb.walker     0.000061                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu6.inst     0.101172                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu6.data     0.372037                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.dtb.walker     0.000129                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.inst     0.067930                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.data     0.375658                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.124194                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::system.cpu0.dtb.walker     0.000100                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu0.inst     0.128702                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu0.data     0.374477                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.dtb.walker     0.000083                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.inst     0.045667                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.data     0.376208                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.dtb.walker     0.000106                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.inst     0.086022                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.data     0.375588                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.dtb.walker     0.000157                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.inst     0.151212                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.data     0.375041                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu4.dtb.walker     0.000113                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu4.inst     0.058403                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu4.data     0.371175                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu5.dtb.walker     0.000038                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu5.inst     0.072259                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu5.data     0.376059                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu6.dtb.walker     0.000061                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu6.inst     0.101172                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu6.data     0.372037                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.dtb.walker     0.000129                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.inst     0.067930                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.data     0.375658                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.124194                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.dtb.walker 113388.833333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.inst 115673.118280                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.data 115999.968465                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.dtb.walker 109933.333333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.inst 117244.525547                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.data 115930.772660                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.dtb.walker 121763.157895                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.inst 116255.357143                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.data 115976.147747                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.dtb.walker 118732.142857                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.inst 115878.205128                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.data 115864.507711                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu4.dtb.walker       118725                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu4.inst 115678.921569                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu4.data 115913.135916                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu5.dtb.walker 113285.571429                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu5.inst 115432.608696                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu5.data 115869.093669                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu6.dtb.walker 119136.363636                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu6.inst 116301.829268                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu6.data 115973.958209                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.dtb.walker 114456.521739                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.inst 115552.325581                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.data 115835.107229                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 115920.625560                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu0.data 55198.635370                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu1.data 55206.629455                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu2.data 55264.293604                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu3.data 55235.838522                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu4.data 55243.675486                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu5.data 55247.825388                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu6.data 55204.928868                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu7.data 55219.549204                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 55227.945087                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu0.data 55128.025081                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu1.data 55133.061386                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu2.data 55162.754665                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu3.data 55242.509559                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu4.data 55113.309091                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu5.data 55146.529898                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu6.data 55278.509069                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu7.data 55193.509062                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 55174.699843                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu0.data 100337.837838                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu1.data 95853.535354                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu2.data 98504.504505                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu3.data 99934.777174                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu4.data 102096.148352                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu5.data 100069.819820                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu6.data 104165.872038                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu7.data 100719.298246                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 100188.252063                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.dtb.walker 113388.833333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.inst 115673.118280                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.data 115913.836058                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.dtb.walker 109933.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.inst 117244.525547                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.data 115813.555788                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.dtb.walker 121763.157895                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.inst 116255.357143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.data 115860.768480                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.dtb.walker 118732.142857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.inst 115878.205128                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.data 115776.537771                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu4.dtb.walker       118725                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu4.inst 115678.921569                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu4.data 115835.891507                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu5.dtb.walker 113285.571429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu5.inst 115432.608696                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu5.data 115768.029304                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu6.dtb.walker 119136.363636                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu6.inst 116301.829268                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu6.data 115899.254857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.dtb.walker 114456.521739                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.inst 115552.325581                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.data 115757.715590                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 115829.196072                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.dtb.walker 113388.833333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.inst 115673.118280                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.data 115913.836058                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.dtb.walker 109933.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.inst 117244.525547                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.data 115813.555788                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.dtb.walker 121763.157895                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.inst 116255.357143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.data 115860.768480                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.dtb.walker 118732.142857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.inst 115878.205128                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.data 115776.537771                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu4.dtb.walker       118725                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu4.inst 115678.921569                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu4.data 115835.891507                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu5.dtb.walker 113285.571429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu5.inst 115432.608696                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu5.data 115768.029304                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu6.dtb.walker 119136.363636                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu6.inst 116301.829268                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu6.data 115899.254857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.dtb.walker 114456.521739                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.inst 115552.325581                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.data 115757.715590                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 115829.196072                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.waiting_on_retry                       6174                       # Number of times sendTimingReq failed
system.l2.unaccounted_oskernel_rwmiss             161                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.Lmon0.readBurstLengthHist::samples        67564                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::256-271        67564    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::total         67564                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::samples         2676                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::mean    255.904709                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::gmean   255.470069                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::stdev     4.929435                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::0-15             1      0.04%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::16-31            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::32-47            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::48-63            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::64-79            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::80-95            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::96-111            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::112-127            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::128-143            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::144-159            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::160-175            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::176-191            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::192-207            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::208-223            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::224-239            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::240-255            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::256-271         2675     99.96%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::total         2676                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBandwidthHist::samples          3608                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::mean     479311751.662971                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::gmean    466193873.079109                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::stdev    109069326.622592                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::0-6.71089e+07            4      0.11%      0.11% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.71089e+07-1.34218e+08            3      0.08%      0.19% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.34218e+08-2.01327e+08            2      0.06%      0.25% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.01327e+08-2.68435e+08           56      1.55%      1.80% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.68435e+08-3.35544e+08          254      7.04%      8.84% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::3.35544e+08-4.02653e+08          449     12.44%     21.29% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::4.02653e+08-4.69762e+08         1027     28.46%     49.75% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::4.69762e+08-5.36871e+08          677     18.76%     68.51% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::5.36871e+08-6.0398e+08          720     19.96%     88.47% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.0398e+08-6.71089e+08          279      7.73%     96.20% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.71089e+08-7.38198e+08           70      1.94%     98.14% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::7.38198e+08-8.05306e+08           39      1.08%     99.22% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::8.05306e+08-8.72415e+08           15      0.42%     99.64% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::8.72415e+08-9.39524e+08            5      0.14%     99.78% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::9.39524e+08-1.00663e+09            6      0.17%     99.94% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.00663e+09-1.07374e+09            1      0.03%     99.97% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.07374e+09-1.14085e+09            1      0.03%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.14085e+09-1.20796e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.20796e+09-1.27507e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.27507e+09-1.34218e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::total            3608                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.averageReadBandwidth        479265308.357264      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon0.totalReadBytes                  17296384                       # Number of bytes read
system.Lmon0.writeBandwidthHist::samples         3608                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::mean    18965853.658537                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::stdev   38623972.386439                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::0-3.35544e+07         3118     86.42%     86.42% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.35544e+07-6.71089e+07          307      8.51%     94.93% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::6.71089e+07-1.00663e+08           77      2.13%     97.06% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.00663e+08-1.34218e+08           39      1.08%     98.14% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.34218e+08-1.67772e+08           11      0.30%     98.45% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.67772e+08-2.01327e+08           11      0.30%     98.75% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.01327e+08-2.34881e+08           11      0.30%     99.06% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.34881e+08-2.68435e+08           12      0.33%     99.39% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.68435e+08-3.0199e+08            8      0.22%     99.61% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.0199e+08-3.35544e+08            9      0.25%     99.86% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.35544e+08-3.69099e+08            2      0.06%     99.92% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.69099e+08-4.02653e+08            1      0.03%     99.94% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::4.02653e+08-4.36208e+08            1      0.03%     99.97% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::4.36208e+08-4.69762e+08            0      0.00%     99.97% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::4.69762e+08-5.03316e+08            0      0.00%     99.97% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::5.03316e+08-5.36871e+08            1      0.03%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::5.36871e+08-5.70425e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::total           3608                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.averageWriteBandwidth       18975143.152948      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon0.totalWrittenBytes                 684801                       # Number of bytes written
system.Lmon0.readLatencyHist::samples           67564                       # Read request-response latency
system.Lmon0.readLatencyHist::mean       96348.898822                       # Read request-response latency
system.Lmon0.readLatencyHist::gmean      95882.593588                       # Read request-response latency
system.Lmon0.readLatencyHist::stdev      11718.010163                       # Read request-response latency
system.Lmon0.readLatencyHist::0-32767               0      0.00%      0.00% # Read request-response latency
system.Lmon0.readLatencyHist::32768-65535          115      0.17%      0.17% # Read request-response latency
system.Lmon0.readLatencyHist::65536-98303        64600     95.61%     95.78% # Read request-response latency
system.Lmon0.readLatencyHist::98304-131071         1663      2.46%     98.24% # Read request-response latency
system.Lmon0.readLatencyHist::131072-163839          656      0.97%     99.22% # Read request-response latency
system.Lmon0.readLatencyHist::163840-196607          333      0.49%     99.71% # Read request-response latency
system.Lmon0.readLatencyHist::196608-229375          146      0.22%     99.92% # Read request-response latency
system.Lmon0.readLatencyHist::229376-262143           27      0.04%     99.96% # Read request-response latency
system.Lmon0.readLatencyHist::262144-294911            7      0.01%     99.97% # Read request-response latency
system.Lmon0.readLatencyHist::294912-327679            8      0.01%     99.99% # Read request-response latency
system.Lmon0.readLatencyHist::327680-360447            3      0.00%     99.99% # Read request-response latency
system.Lmon0.readLatencyHist::360448-393215            3      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::393216-425983            1      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::425984-458751            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::458752-491519            2      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::491520-524287            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::524288-557055            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::557056-589823            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::589824-622591            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::total             67564                       # Read request-response latency
system.Lmon0.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon0.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon0.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon0.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon0.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon0.ittReadRead::samples               67564                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::mean           534143.167959                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::stdev          499404.108186                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::1-5000                   30      0.04%      0.04% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::5001-10000                0      0.00%      0.04% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::10001-15000               4      0.01%      0.05% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::15001-20000               2      0.00%      0.05% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::20001-25000               3      0.00%      0.06% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::25001-30000               3      0.00%      0.06% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::30001-35000               6      0.01%      0.07% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::35001-40000               6      0.01%      0.08% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::40001-45000               7      0.01%      0.09% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::45001-50000               6      0.01%      0.10% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::50001-55000              18      0.03%      0.13% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::55001-60000              19      0.03%      0.15% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::60001-65000              30      0.04%      0.20% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::65001-70000              15      0.02%      0.22% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::70001-75000              31      0.05%      0.27% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::75001-80000              33      0.05%      0.32% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::80001-85000              44      0.07%      0.38% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::85001-90000              59      0.09%      0.47% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::90001-95000              76      0.11%      0.58% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::95001-100000             72      0.11%      0.69% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::overflows             67100     99.31%    100.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::min_value              2000                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::max_value          10673000                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::total                 67564                       # Read-to-read inter transaction time
system.Lmon0.ittWriteWrite::samples              2676                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::mean         13507656.950673                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::stdev        19188231.817153                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::60001-65000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::65001-70000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::70001-75000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::75001-80000             1      0.04%      0.04% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::80001-85000             1      0.04%      0.07% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::85001-90000             1      0.04%      0.11% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::90001-95000             1      0.04%      0.15% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::95001-100000            1      0.04%      0.19% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::overflows            2671     99.81%    100.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::min_value           76000                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::max_value       168472000                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::total                2676                       # Write-to-write inter transaction time
system.Lmon0.ittReqReq::samples                 70240                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::mean             513802.648064                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::stdev            482963.010516                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::1-5000                     30      0.04%      0.04% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::5001-10000                  0      0.00%      0.04% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::10001-15000                 4      0.01%      0.05% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::15001-20000                 2      0.00%      0.05% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::20001-25000                 3      0.00%      0.06% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::25001-30000                 3      0.00%      0.06% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::30001-35000                 6      0.01%      0.07% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::35001-40000                 7      0.01%      0.08% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::40001-45000                10      0.01%      0.09% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::45001-50000                 9      0.01%      0.11% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::50001-55000                23      0.03%      0.14% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::55001-60000                25      0.04%      0.17% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::60001-65000                31      0.04%      0.22% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::65001-70000                19      0.03%      0.24% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::70001-75000                70      0.10%      0.34% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::75001-80000                45      0.06%      0.41% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::80001-85000                57      0.08%      0.49% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::85001-90000                77      0.11%      0.60% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::90001-95000               106      0.15%      0.75% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::95001-100000               88      0.13%      0.88% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::overflows               69625     99.12%    100.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::min_value                2000                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::max_value            10673000                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::total                   70240                       # Request-to-request inter transaction time
system.Lmon0.outstandingReadsHist::samples         3608                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::mean      0.178769                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::stdev     0.383212                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::0             2963     82.12%     82.12% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::1              645     17.88%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::total         3608                       # Outstanding read transactions
system.Lmon0.outstandingWritesHist::samples         3608                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::0            3608    100.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::total         3608                       # Outstanding write transactions
system.Lmon0.readTransHist::samples              3608                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::mean            18.722838                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::gmean           18.213806                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::stdev            4.246326                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::0-3                     5      0.14%      0.14% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::4-7                     5      0.14%      0.28% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::8-11                  106      2.94%      3.22% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::12-15                 656     18.18%     21.40% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::16-19                1382     38.30%     59.70% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::20-23                1044     28.94%     88.64% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::24-27                 313      8.68%     97.31% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::28-31                  69      1.91%     99.22% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::32-35                  17      0.47%     99.70% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::36-39                  10      0.28%     99.97% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::40-43                   0      0.00%     99.97% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::44-47                   1      0.03%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::48-51                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::52-55                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::56-59                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::60-63                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::64-67                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::68-71                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::72-75                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::76-79                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::total                3608                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::samples             3608                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::mean            0.740854                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::stdev           1.508749                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::0-1                 3118     86.42%     86.42% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::2-3                  384     10.64%     97.06% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::4-5                   39      1.08%     98.14% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::6-7                   22      0.61%     98.75% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::8-9                   11      0.30%     99.06% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::10-11                 20      0.55%     99.61% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::12-13                  9      0.25%     99.86% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::14-15                  3      0.08%     99.94% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::16-17                  1      0.03%     99.97% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::18-19                  0      0.00%     99.97% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::20-21                  1      0.03%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::22-23                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::24-25                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::26-27                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::28-29                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::30-31                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::32-33                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::34-35                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::36-37                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::38-39                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::total               3608                       # Histogram of read transactions per sample period
system.Lmon1.readBurstLengthHist::samples        67792                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::256-271        67792    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::total         67792                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::samples         2681                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::256-271         2681    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::total         2681                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBandwidthHist::samples          3608                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::mean     480943680.709534                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::gmean    467678906.392153                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::stdev    109985604.315373                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::0-6.71089e+07            4      0.11%      0.11% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::6.71089e+07-1.34218e+08            3      0.08%      0.19% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.34218e+08-2.01327e+08            7      0.19%      0.39% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.01327e+08-2.68435e+08           44      1.22%      1.61% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.68435e+08-3.35544e+08          271      7.51%      9.12% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::3.35544e+08-4.02653e+08          459     12.72%     21.84% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::4.02653e+08-4.69762e+08          992     27.49%     49.33% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::4.69762e+08-5.36871e+08          678     18.79%     68.13% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::5.36871e+08-6.0398e+08          702     19.46%     87.58% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::6.0398e+08-6.71089e+08          307      8.51%     96.09% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::6.71089e+08-7.38198e+08           76      2.11%     98.20% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::7.38198e+08-8.05306e+08           40      1.11%     99.31% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::8.05306e+08-8.72415e+08           12      0.33%     99.64% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::8.72415e+08-9.39524e+08            3      0.08%     99.72% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::9.39524e+08-1.00663e+09            6      0.17%     99.89% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.00663e+09-1.07374e+09            3      0.08%     99.97% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.07374e+09-1.14085e+09            1      0.03%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.14085e+09-1.20796e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.20796e+09-1.27507e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.27507e+09-1.34218e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::total            3608                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.averageReadBandwidth        480882626.608188      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon1.totalReadBytes                  17354752                       # Number of bytes read
system.Lmon1.writeBandwidthHist::samples         3608                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::mean    19015521.064302                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::stdev   39213633.568134                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::0-3.35544e+07         3143     87.11%     87.11% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.35544e+07-6.71089e+07          285      7.90%     95.01% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::6.71089e+07-1.00663e+08           67      1.86%     96.87% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.00663e+08-1.34218e+08           40      1.11%     97.98% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.34218e+08-1.67772e+08           13      0.36%     98.34% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.67772e+08-2.01327e+08           14      0.39%     98.73% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.01327e+08-2.34881e+08           20      0.55%     99.28% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.34881e+08-2.68435e+08            3      0.08%     99.36% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.68435e+08-3.0199e+08            7      0.19%     99.56% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.0199e+08-3.35544e+08            9      0.25%     99.81% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.35544e+08-3.69099e+08            2      0.06%     99.86% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.69099e+08-4.02653e+08            2      0.06%     99.92% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::4.02653e+08-4.36208e+08            2      0.06%     99.97% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::4.36208e+08-4.69762e+08            0      0.00%     99.97% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::4.69762e+08-5.03316e+08            0      0.00%     99.97% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::5.03316e+08-5.36871e+08            1      0.03%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::5.36871e+08-5.70425e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::total           3608                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.averageWriteBandwidth       19017676.450563      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon1.totalWrittenBytes                 686336                       # Number of bytes written
system.Lmon1.readLatencyHist::samples           67792                       # Read request-response latency
system.Lmon1.readLatencyHist::mean       96315.343993                       # Read request-response latency
system.Lmon1.readLatencyHist::gmean      95850.703049                       # Read request-response latency
system.Lmon1.readLatencyHist::stdev      11737.463589                       # Read request-response latency
system.Lmon1.readLatencyHist::0-32767               0      0.00%      0.00% # Read request-response latency
system.Lmon1.readLatencyHist::32768-65535          114      0.17%      0.17% # Read request-response latency
system.Lmon1.readLatencyHist::65536-98303        64912     95.75%     95.92% # Read request-response latency
system.Lmon1.readLatencyHist::98304-131071         1594      2.35%     98.27% # Read request-response latency
system.Lmon1.readLatencyHist::131072-163839          659      0.97%     99.24% # Read request-response latency
system.Lmon1.readLatencyHist::163840-196607          301      0.44%     99.69% # Read request-response latency
system.Lmon1.readLatencyHist::196608-229375          161      0.24%     99.92% # Read request-response latency
system.Lmon1.readLatencyHist::229376-262143           25      0.04%     99.96% # Read request-response latency
system.Lmon1.readLatencyHist::262144-294911            7      0.01%     99.97% # Read request-response latency
system.Lmon1.readLatencyHist::294912-327679           10      0.01%     99.99% # Read request-response latency
system.Lmon1.readLatencyHist::327680-360447            5      0.01%     99.99% # Read request-response latency
system.Lmon1.readLatencyHist::360448-393215            0      0.00%     99.99% # Read request-response latency
system.Lmon1.readLatencyHist::393216-425983            1      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::425984-458751            2      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::458752-491519            1      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::491520-524287            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::524288-557055            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::557056-589823            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::589824-622591            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::total             67792                       # Read request-response latency
system.Lmon1.writeLatencyHist::samples              1                       # Write request-response latency
system.Lmon1.writeLatencyHist::mean             11300                       # Write request-response latency
system.Lmon1.writeLatencyHist::gmean     11300.000000                       # Write request-response latency
system.Lmon1.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon1.writeLatencyHist::0-1023               0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::1024-2047            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::2048-3071            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::3072-4095            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::4096-5119            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::5120-6143            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::6144-7167            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::7168-8191            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::8192-9215            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::9216-10239            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::10240-11263            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::11264-12287            1    100.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::12288-13311            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::13312-14335            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::14336-15359            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::15360-16383            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::16384-17407            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::17408-18431            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::18432-19455            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::19456-20479            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::total                1                       # Write request-response latency
system.Lmon1.ittReadRead::samples               67792                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::mean           532725.616592                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::stdev          505724.110650                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::1-5000                   23      0.03%      0.03% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::5001-10000                0      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::10001-15000               0      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::15001-20000               4      0.01%      0.04% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::20001-25000               2      0.00%      0.04% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::25001-30000               1      0.00%      0.04% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::30001-35000               5      0.01%      0.05% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::35001-40000               9      0.01%      0.06% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::40001-45000              13      0.02%      0.08% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::45001-50000              12      0.02%      0.10% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::50001-55000              10      0.01%      0.12% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::55001-60000              11      0.02%      0.13% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::60001-65000              25      0.04%      0.17% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::65001-70000              26      0.04%      0.21% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::70001-75000              33      0.05%      0.26% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::75001-80000              36      0.05%      0.31% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::80001-85000              47      0.07%      0.38% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::85001-90000              58      0.09%      0.46% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::90001-95000              93      0.14%      0.60% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::95001-100000             94      0.14%      0.74% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::overflows             67290     99.26%    100.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::min_value              2000                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::max_value          26686000                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::total                 67792                       # Read-to-read inter transaction time
system.Lmon1.ittWriteWrite::samples              2681                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::mean         13424660.201417                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::stdev        18331568.974401                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::30001-35000             1      0.04%      0.04% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::35001-40000             0      0.00%      0.04% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::40001-45000             0      0.00%      0.04% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::45001-50000             0      0.00%      0.04% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::50001-55000             0      0.00%      0.04% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::55001-60000             0      0.00%      0.04% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::60001-65000             1      0.04%      0.07% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::65001-70000             1      0.04%      0.11% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::70001-75000             1      0.04%      0.15% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::75001-80000             0      0.00%      0.15% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::80001-85000             0      0.00%      0.15% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::85001-90000             2      0.07%      0.22% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::90001-95000             2      0.07%      0.30% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::95001-100000            3      0.11%      0.41% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::overflows            2670     99.59%    100.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::min_value           34000                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::max_value       143788000                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::total                2681                       # Write-to-write inter transaction time
system.Lmon1.ittReqReq::samples                 70473                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::mean             512095.412427                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::stdev            479051.533420                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::1-5000                     23      0.03%      0.03% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::5001-10000                  0      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::10001-15000                 0      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::15001-20000                 4      0.01%      0.04% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::20001-25000                 2      0.00%      0.04% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::25001-30000                 1      0.00%      0.04% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::30001-35000                 7      0.01%      0.05% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::35001-40000                12      0.02%      0.07% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::40001-45000                16      0.02%      0.09% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::45001-50000                14      0.02%      0.11% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::50001-55000                15      0.02%      0.13% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::55001-60000                12      0.02%      0.15% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::60001-65000                27      0.04%      0.19% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::65001-70000                33      0.05%      0.24% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::70001-75000                63      0.09%      0.32% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::75001-80000                38      0.05%      0.38% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::80001-85000                53      0.08%      0.45% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::85001-90000                72      0.10%      0.56% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::90001-95000               110      0.16%      0.71% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::95001-100000              116      0.16%      0.88% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::overflows               69855     99.12%    100.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::min_value                2000                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::max_value             9555000                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::total                   70473                       # Request-to-request inter transaction time
system.Lmon1.outstandingReadsHist::samples         3608                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::mean      0.171563                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::stdev     0.377053                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::0             2989     82.84%     82.84% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::1              619     17.16%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::total         3608                       # Outstanding read transactions
system.Lmon1.outstandingWritesHist::samples         3608                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::0            3608    100.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::total         3608                       # Outstanding write transactions
system.Lmon1.readTransHist::samples              3608                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::mean            18.786585                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::gmean           18.270311                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::stdev            4.287094                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::0-3                     4      0.11%      0.11% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::4-7                    10      0.28%      0.39% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::8-11                  106      2.94%      3.33% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::12-15                 666     18.46%     21.78% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::16-19                1358     37.64%     59.42% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::20-23                1021     28.30%     87.72% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::24-27                 354      9.81%     97.53% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::28-31                  63      1.75%     99.28% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::32-35                  14      0.39%     99.67% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::36-39                  11      0.30%     99.97% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::40-43                   1      0.03%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::44-47                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::48-51                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::52-55                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::56-59                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::60-63                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::64-67                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::68-71                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::72-75                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::76-79                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::total                3608                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::samples             3608                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::mean            0.742794                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::stdev           1.531783                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::0-1                 3143     87.11%     87.11% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::2-3                  352      9.76%     96.87% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::4-5                   40      1.11%     97.98% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::6-7                   27      0.75%     98.73% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::8-9                   20      0.55%     99.28% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::10-11                 10      0.28%     99.56% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::12-13                  9      0.25%     99.81% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::14-15                  4      0.11%     99.92% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::16-17                  2      0.06%     99.97% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::18-19                  0      0.00%     99.97% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::20-21                  1      0.03%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::22-23                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::24-25                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::26-27                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::28-29                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::30-31                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::32-33                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::34-35                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::36-37                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::38-39                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::total               3608                       # Histogram of read transactions per sample period
system.Lmon2.readBurstLengthHist::samples        67837                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::256-271        67837    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::total         67837                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::samples         2650                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::256-271         2650    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::total         2650                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBandwidthHist::samples          3608                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::mean     481255875.831486                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::gmean    467559989.633015                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::stdev    111680841.467222                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::0-6.71089e+07            4      0.11%      0.11% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::6.71089e+07-1.34218e+08            2      0.06%      0.17% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.34218e+08-2.01327e+08            4      0.11%      0.28% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.01327e+08-2.68435e+08           52      1.44%      1.72% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.68435e+08-3.35544e+08          294      8.15%      9.87% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::3.35544e+08-4.02653e+08          419     11.61%     21.48% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::4.02653e+08-4.69762e+08          999     27.69%     49.17% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::4.69762e+08-5.36871e+08          658     18.24%     67.41% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::5.36871e+08-6.0398e+08          718     19.90%     87.31% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::6.0398e+08-6.71089e+08          309      8.56%     95.87% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::6.71089e+08-7.38198e+08           73      2.02%     97.89% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::7.38198e+08-8.05306e+08           46      1.27%     99.17% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::8.05306e+08-8.72415e+08           17      0.47%     99.64% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::8.72415e+08-9.39524e+08            7      0.19%     99.83% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::9.39524e+08-1.00663e+09            4      0.11%     99.94% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.00663e+09-1.07374e+09            2      0.06%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.07374e+09-1.14085e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.14085e+09-1.20796e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.20796e+09-1.27507e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.27507e+09-1.34218e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::total            3608                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.averageReadBandwidth        481201834.157713      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon2.totalReadBytes                  17366272                       # Number of bytes read
system.Lmon2.writeBandwidthHist::samples         3608                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::mean    18795565.410200                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::stdev   37335675.003387                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::0-3.35544e+07         3128     86.70%     86.70% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.35544e+07-6.71089e+07          294      8.15%     94.84% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::6.71089e+07-1.00663e+08           79      2.19%     97.03% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.00663e+08-1.34218e+08           43      1.19%     98.23% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.34218e+08-1.67772e+08            7      0.19%     98.42% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.67772e+08-2.01327e+08           11      0.30%     98.73% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.01327e+08-2.34881e+08           18      0.50%     99.22% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.34881e+08-2.68435e+08           12      0.33%     99.56% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.68435e+08-3.0199e+08            3      0.08%     99.64% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.0199e+08-3.35544e+08            9      0.25%     99.89% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.35544e+08-3.69099e+08            2      0.06%     99.94% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.69099e+08-4.02653e+08            1      0.03%     99.97% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::4.02653e+08-4.36208e+08            0      0.00%     99.97% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::4.36208e+08-4.69762e+08            1      0.03%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::4.69762e+08-5.03316e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::5.03316e+08-5.36871e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::5.36871e+08-5.70425e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::total           3608                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.averageWriteBandwidth       18797777.916446      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon2.totalWrittenBytes                 678400                       # Number of bytes written
system.Lmon2.readLatencyHist::samples           67837                       # Read request-response latency
system.Lmon2.readLatencyHist::mean       96286.768283                       # Read request-response latency
system.Lmon2.readLatencyHist::gmean      95836.124247                       # Read request-response latency
system.Lmon2.readLatencyHist::stdev      11571.241149                       # Read request-response latency
system.Lmon2.readLatencyHist::0-32767               0      0.00%      0.00% # Read request-response latency
system.Lmon2.readLatencyHist::32768-65535          108      0.16%      0.16% # Read request-response latency
system.Lmon2.readLatencyHist::65536-98303        65023     95.85%     96.01% # Read request-response latency
system.Lmon2.readLatencyHist::98304-131071         1569      2.31%     98.32% # Read request-response latency
system.Lmon2.readLatencyHist::131072-163839          627      0.92%     99.25% # Read request-response latency
system.Lmon2.readLatencyHist::163840-196607          312      0.46%     99.71% # Read request-response latency
system.Lmon2.readLatencyHist::196608-229375          143      0.21%     99.92% # Read request-response latency
system.Lmon2.readLatencyHist::229376-262143           30      0.04%     99.96% # Read request-response latency
system.Lmon2.readLatencyHist::262144-294911            6      0.01%     99.97% # Read request-response latency
system.Lmon2.readLatencyHist::294912-327679           12      0.02%     99.99% # Read request-response latency
system.Lmon2.readLatencyHist::327680-360447            2      0.00%     99.99% # Read request-response latency
system.Lmon2.readLatencyHist::360448-393215            1      0.00%     99.99% # Read request-response latency
system.Lmon2.readLatencyHist::393216-425983            2      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::425984-458751            1      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::458752-491519            1      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::491520-524287            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::524288-557055            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::557056-589823            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::589824-622591            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::total             67837                       # Read request-response latency
system.Lmon2.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon2.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon2.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon2.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon2.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon2.ittReadRead::samples               67837                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::mean           532268.835591                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::stdev          504035.503675                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::1-5000                   21      0.03%      0.03% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::5001-10000                4      0.01%      0.04% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::10001-15000               4      0.01%      0.04% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::15001-20000               4      0.01%      0.05% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::20001-25000               0      0.00%      0.05% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::25001-30000               6      0.01%      0.06% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::30001-35000               3      0.00%      0.06% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::35001-40000              11      0.02%      0.08% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::40001-45000               5      0.01%      0.09% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::45001-50000              12      0.02%      0.10% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::50001-55000              14      0.02%      0.12% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::55001-60000              23      0.03%      0.16% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::60001-65000              16      0.02%      0.18% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::65001-70000              19      0.03%      0.21% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::70001-75000              28      0.04%      0.25% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::75001-80000              44      0.06%      0.32% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::80001-85000              55      0.08%      0.40% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::85001-90000              47      0.07%      0.47% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::90001-95000              84      0.12%      0.59% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::95001-100000             82      0.12%      0.71% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::overflows             67355     99.29%    100.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::min_value              2000                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::max_value          19301000                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::total                 67837                       # Read-to-read inter transaction time
system.Lmon2.ittWriteWrite::samples              2650                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::mean         13610598.867925                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::stdev        18531855.952281                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::60001-65000             1      0.04%      0.04% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::65001-70000             0      0.00%      0.04% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::70001-75000             1      0.04%      0.08% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::75001-80000             2      0.08%      0.15% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::80001-85000             2      0.08%      0.23% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::85001-90000             2      0.08%      0.30% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::90001-95000             0      0.00%      0.30% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::95001-100000            0      0.00%      0.30% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::overflows            2642     99.70%    100.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::min_value           63000                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::max_value       169336000                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::total                2650                       # Write-to-write inter transaction time
system.Lmon2.ittReqReq::samples                 70487                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::mean             512257.877339                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::stdev            487478.561732                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::1-5000                     21      0.03%      0.03% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::5001-10000                  4      0.01%      0.04% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::10001-15000                 4      0.01%      0.04% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::15001-20000                 5      0.01%      0.05% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::20001-25000                 0      0.00%      0.05% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::25001-30000                 6      0.01%      0.06% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::30001-35000                 3      0.00%      0.06% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::35001-40000                13      0.02%      0.08% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::40001-45000                 5      0.01%      0.09% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::45001-50000                12      0.02%      0.10% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::50001-55000                17      0.02%      0.13% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::55001-60000                30      0.04%      0.17% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::60001-65000                17      0.02%      0.19% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::65001-70000                27      0.04%      0.23% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::70001-75000                70      0.10%      0.33% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::75001-80000                54      0.08%      0.41% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::80001-85000                63      0.09%      0.50% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::85001-90000                69      0.10%      0.60% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::90001-95000               103      0.15%      0.74% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::95001-100000               89      0.13%      0.87% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::overflows               69875     99.13%    100.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::min_value                2000                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::max_value            19301000                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::total                   70487                       # Request-to-request inter transaction time
system.Lmon2.outstandingReadsHist::samples         3608                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::mean      0.176275                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::stdev     0.381833                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::0             2973     82.40%     82.40% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::1              634     17.57%     99.97% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::2                1      0.03%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::total         3608                       # Outstanding read transactions
system.Lmon2.outstandingWritesHist::samples         3608                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::0            3608    100.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::total         3608                       # Outstanding write transactions
system.Lmon2.readTransHist::samples              3608                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::mean            18.798780                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::gmean           18.265318                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::stdev            4.353327                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::0-3                     5      0.14%      0.14% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::4-7                     5      0.14%      0.28% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::8-11                  108      2.99%      3.27% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::12-15                 655     18.15%     21.42% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::16-19                1359     37.67%     59.09% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::20-23                1012     28.05%     87.14% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::24-27                 352      9.76%     96.90% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::28-31                  82      2.27%     99.17% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::32-35                  23      0.64%     99.81% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::36-39                   5      0.14%     99.94% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::40-43                   2      0.06%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::44-47                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::48-51                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::52-55                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::56-59                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::60-63                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::64-67                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::68-71                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::72-75                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::76-79                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::total                3608                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::samples             3608                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::mean            0.734202                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::stdev           1.458425                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::0                   2080     57.65%     57.65% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::1                   1048     29.05%     86.70% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::2                    294      8.15%     94.84% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::3                     79      2.19%     97.03% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::4                     31      0.86%     97.89% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::5                     12      0.33%     98.23% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::6                      7      0.19%     98.42% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::7                     11      0.30%     98.73% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::8                     14      0.39%     99.11% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::9                      4      0.11%     99.22% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::10                    12      0.33%     99.56% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::11                     3      0.08%     99.64% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::12                     6      0.17%     99.81% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::13                     3      0.08%     99.89% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::14                     2      0.06%     99.94% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::15                     1      0.03%     99.97% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::16                     0      0.00%     99.97% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::17                     0      0.00%     99.97% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::18                     1      0.03%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::total               3608                       # Histogram of read transactions per sample period
system.Lmon3.readBurstLengthHist::samples        67430                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::256-271        67430    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::total         67430                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::samples         2720                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::256-271         2720    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::total         2720                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBandwidthHist::samples          3608                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::mean     478368070.953437                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::stdev    111542081.235153                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::0-6.71089e+07            4      0.11%      0.11% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.71089e+07-1.34218e+08            3      0.08%      0.19% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.34218e+08-2.01327e+08            3      0.08%      0.28% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.01327e+08-2.68435e+08           76      2.11%      2.38% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.68435e+08-3.35544e+08          279      7.73%     10.12% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::3.35544e+08-4.02653e+08          431     11.95%     22.06% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::4.02653e+08-4.69762e+08         1012     28.05%     50.11% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::4.69762e+08-5.36871e+08          673     18.65%     68.76% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::5.36871e+08-6.0398e+08          696     19.29%     88.05% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.0398e+08-6.71089e+08          285      7.90%     95.95% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.71089e+08-7.38198e+08           92      2.55%     98.50% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::7.38198e+08-8.05306e+08           26      0.72%     99.22% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::8.05306e+08-8.72415e+08           13      0.36%     99.58% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::8.72415e+08-9.39524e+08            6      0.17%     99.75% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::9.39524e+08-1.00663e+09            7      0.19%     99.94% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.00663e+09-1.07374e+09            2      0.06%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.07374e+09-1.14085e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.14085e+09-1.20796e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.20796e+09-1.27507e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.27507e+09-1.34218e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::total            3608                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.averageReadBandwidth        478314779.209791      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon3.totalReadBytes                  17262080                       # Number of bytes read
system.Lmon3.writeBandwidthHist::samples         3608                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::mean    19299334.811530                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::stdev   39435714.528489                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::0-3.35544e+07         3113     86.28%     86.28% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.35544e+07-6.71089e+07          331      9.17%     95.45% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::6.71089e+07-1.00663e+08           57      1.58%     97.03% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.00663e+08-1.34218e+08           35      0.97%     98.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.34218e+08-1.67772e+08           16      0.44%     98.45% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.67772e+08-2.01327e+08           16      0.44%     98.89% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.01327e+08-2.34881e+08           16      0.44%     99.33% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.34881e+08-2.68435e+08            4      0.11%     99.45% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.68435e+08-3.0199e+08            2      0.06%     99.50% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.0199e+08-3.35544e+08            9      0.25%     99.75% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.35544e+08-3.69099e+08            3      0.08%     99.83% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.69099e+08-4.02653e+08            0      0.00%     99.83% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::4.02653e+08-4.36208e+08            3      0.08%     99.92% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::4.36208e+08-4.69762e+08            0      0.00%     99.92% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::4.69762e+08-5.03316e+08            2      0.06%     99.97% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::5.03316e+08-5.36871e+08            1      0.03%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::5.36871e+08-5.70425e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::total           3608                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.averageWriteBandwidth       19294322.993484      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon3.totalWrittenBytes                 696320                       # Number of bytes written
system.Lmon3.readLatencyHist::samples           67430                       # Read request-response latency
system.Lmon3.readLatencyHist::mean       96341.183450                       # Read request-response latency
system.Lmon3.readLatencyHist::gmean      95862.787903                       # Read request-response latency
system.Lmon3.readLatencyHist::stdev      11761.533778                       # Read request-response latency
system.Lmon3.readLatencyHist::0-32767               0      0.00%      0.00% # Read request-response latency
system.Lmon3.readLatencyHist::32768-65535          128      0.19%      0.19% # Read request-response latency
system.Lmon3.readLatencyHist::65536-98303        64513     95.67%     95.86% # Read request-response latency
system.Lmon3.readLatencyHist::98304-131071         1577      2.34%     98.20% # Read request-response latency
system.Lmon3.readLatencyHist::131072-163839          669      0.99%     99.19% # Read request-response latency
system.Lmon3.readLatencyHist::163840-196607          344      0.51%     99.70% # Read request-response latency
system.Lmon3.readLatencyHist::196608-229375          148      0.22%     99.92% # Read request-response latency
system.Lmon3.readLatencyHist::229376-262143           29      0.04%     99.97% # Read request-response latency
system.Lmon3.readLatencyHist::262144-294911            7      0.01%     99.98% # Read request-response latency
system.Lmon3.readLatencyHist::294912-327679            7      0.01%     99.99% # Read request-response latency
system.Lmon3.readLatencyHist::327680-360447            5      0.01%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::360448-393215            2      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::393216-425983            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::425984-458751            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::458752-491519            1      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::491520-524287            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::524288-557055            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::557056-589823            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::589824-622591            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::total             67430                       # Read request-response latency
system.Lmon3.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon3.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon3.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon3.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon3.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon3.ittReadRead::samples               67430                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::mean           535480.587276                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::stdev          509068.280607                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::1-5000                   31      0.05%      0.05% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::5001-10000                0      0.00%      0.05% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::10001-15000               0      0.00%      0.05% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::15001-20000               1      0.00%      0.05% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::20001-25000               3      0.00%      0.05% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::25001-30000               2      0.00%      0.05% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::30001-35000               6      0.01%      0.06% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::35001-40000               7      0.01%      0.07% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::40001-45000              12      0.02%      0.09% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::45001-50000               6      0.01%      0.10% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::50001-55000              10      0.01%      0.12% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::55001-60000              16      0.02%      0.14% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::60001-65000              13      0.02%      0.16% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::65001-70000              30      0.04%      0.20% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::70001-75000              28      0.04%      0.24% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::75001-80000              36      0.05%      0.30% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::80001-85000              60      0.09%      0.39% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::85001-90000              46      0.07%      0.46% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::90001-95000              84      0.12%      0.58% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::95001-100000             74      0.11%      0.69% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::overflows             66965     99.31%    100.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::min_value              2000                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::max_value          18343000                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::total                 67430                       # Read-to-read inter transaction time
system.Lmon3.ittWriteWrite::samples              2720                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::mean         13256199.264706                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::stdev        17869167.455666                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::55001-60000             1      0.04%      0.04% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::60001-65000             0      0.00%      0.04% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::65001-70000             2      0.07%      0.11% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::70001-75000             0      0.00%      0.11% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::75001-80000             1      0.04%      0.15% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::80001-85000             1      0.04%      0.18% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::85001-90000             4      0.15%      0.33% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::90001-95000             1      0.04%      0.37% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::95001-100000            1      0.04%      0.40% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::overflows            2709     99.60%    100.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::min_value           56000                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::max_value       142221000                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::total                2720                       # Write-to-write inter transaction time
system.Lmon3.ittReqReq::samples                 70150                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::mean             514717.833215                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::stdev            492017.260876                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::1-5000                     31      0.04%      0.04% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::5001-10000                  0      0.00%      0.04% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::10001-15000                 0      0.00%      0.04% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::15001-20000                 1      0.00%      0.05% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::20001-25000                 3      0.00%      0.05% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::25001-30000                 2      0.00%      0.05% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::30001-35000                 7      0.01%      0.06% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::35001-40000                 7      0.01%      0.07% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::40001-45000                13      0.02%      0.09% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::45001-50000                 6      0.01%      0.10% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::50001-55000                12      0.02%      0.12% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::55001-60000                24      0.03%      0.15% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::60001-65000                17      0.02%      0.18% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::65001-70000                35      0.05%      0.23% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::70001-75000                64      0.09%      0.32% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::75001-80000                44      0.06%      0.38% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::80001-85000                74      0.11%      0.48% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::85001-90000                63      0.09%      0.57% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::90001-95000                94      0.13%      0.71% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::95001-100000              101      0.14%      0.85% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::overflows               69552     99.15%    100.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::min_value                2000                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::max_value            18343000                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::total                   70150                       # Request-to-request inter transaction time
system.Lmon3.outstandingReadsHist::samples         3608                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::mean      0.177938                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::stdev     0.383238                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::0             2967     82.23%     82.23% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::1              640     17.74%     99.97% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::2                1      0.03%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::total         3608                       # Outstanding read transactions
system.Lmon3.outstandingWritesHist::samples         3608                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::0            3608    100.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::total         3608                       # Outstanding write transactions
system.Lmon3.readTransHist::samples              3608                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::mean            18.685976                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::stdev            4.351012                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::0-3                     5      0.14%      0.14% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::4-7                     5      0.14%      0.28% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::8-11                  137      3.80%      4.07% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::12-15                 651     18.04%     22.12% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::16-19                1354     37.53%     59.65% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::20-23                1024     28.38%     88.03% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::24-27                 334      9.26%     97.28% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::28-31                  67      1.86%     99.14% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::32-35                  21      0.58%     99.72% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::36-39                   9      0.25%     99.97% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::40-43                   1      0.03%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::44-47                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::48-51                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::52-55                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::56-59                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::60-63                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::64-67                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::68-71                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::72-75                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::76-79                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::total                3608                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::samples             3608                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::mean            0.753880                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::stdev           1.540458                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::0-1                 3113     86.28%     86.28% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::2-3                  388     10.75%     97.03% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::4-5                   35      0.97%     98.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::6-7                   32      0.89%     98.89% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::8-9                   16      0.44%     99.33% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::10-11                  6      0.17%     99.50% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::12-13                  9      0.25%     99.75% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::14-15                  3      0.08%     99.83% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::16-17                  3      0.08%     99.92% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::18-19                  2      0.06%     99.97% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::20-21                  1      0.03%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::22-23                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::24-25                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::26-27                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::28-29                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::30-31                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::32-33                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::34-35                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::36-37                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::38-39                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::total               3608                       # Histogram of read transactions per sample period
system.Hmon.readBurstLengthHist::samples       289747                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::mean             256                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::gmean     256.000000                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::stdev              0                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::0-15               0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::16-31              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::32-47              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::48-63              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::64-79              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::80-95              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::96-111             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::256-271       289747    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::total         289747                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::samples        10727                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::mean     255.976228                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::gmean    255.867698                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::stdev      2.462074                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::0-15              1      0.01%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::16-31             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::32-47             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::48-63             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::64-79             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::80-95             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::96-111            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::112-127            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::128-143            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::144-159            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::160-175            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::176-191            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::192-207            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::208-223            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::224-239            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::240-255            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::256-271        10726     99.99%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::total         10727                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBandwidthHist::samples           3608                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::mean      1919879379.157428                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::gmean     1879553309.910125                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::stdev     382571236.709839                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::0-2.68435e+08            4      0.11%      0.11% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.68435e+08-5.36871e+08            2      0.06%      0.17% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::5.36871e+08-8.05306e+08            2      0.06%      0.22% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::8.05306e+08-1.07374e+09           27      0.75%      0.97% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.07374e+09-1.34218e+09          135      3.74%      4.71% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.34218e+09-1.61061e+09          498     13.80%     18.51% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.61061e+09-1.87905e+09         1062     29.43%     47.95% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.87905e+09-2.14748e+09          973     26.97%     74.92% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.14748e+09-2.41592e+09          606     16.80%     91.71% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.41592e+09-2.68435e+09          198      5.49%     97.20% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.68435e+09-2.95279e+09           61      1.69%     98.89% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.95279e+09-3.22123e+09           16      0.44%     99.33% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::3.22123e+09-3.48966e+09           11      0.30%     99.64% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::3.48966e+09-3.7581e+09            8      0.22%     99.86% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::3.7581e+09-4.02653e+09            3      0.08%     99.94% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.02653e+09-4.29497e+09            2      0.06%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.29497e+09-4.5634e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.5634e+09-4.83184e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.83184e+09-5.10027e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::5.10027e+09-5.36871e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::total             3608                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.averageReadBandwidth         1919664548.332955      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Hmon.totalReadBytes                   69279488                       # Number of bytes read
system.Hmon.writeBandwidthHist::samples          3608                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::mean     76076274.944568                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::gmean               0                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::stdev    134288545.547429                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::0-1.34218e+08         3355     92.99%     92.99% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.34218e+08-2.68435e+08          138      3.82%     96.81% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.68435e+08-4.02653e+08           23      0.64%     97.45% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::4.02653e+08-5.36871e+08           18      0.50%     97.95% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::5.36871e+08-6.71089e+08           16      0.44%     98.39% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::6.71089e+08-8.05306e+08           16      0.44%     98.84% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::8.05306e+08-9.39524e+08           11      0.30%     99.14% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::9.39524e+08-1.07374e+09           15      0.42%     99.56% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.07374e+09-1.20796e+09            7      0.19%     99.75% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.20796e+09-1.34218e+09            6      0.17%     99.92% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.34218e+09-1.4764e+09            3      0.08%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.4764e+09-1.61061e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.61061e+09-1.74483e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.74483e+09-1.87905e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.87905e+09-2.01327e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.01327e+09-2.14748e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.14748e+09-2.2817e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.2817e+09-2.41592e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.41592e+09-2.55014e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.55014e+09-2.68435e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::total            3608                       # Histogram of write bandwidth (bytes/s)
system.Hmon.averageWriteBandwidth        76084920.513441      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Hmon.totalWrittenBytes                 2745857                       # Number of bytes written
system.Hmon.readLatencyHist::samples           270623                       # Read request-response latency
system.Hmon.readLatencyHist::mean        105882.001899                       # Read request-response latency
system.Hmon.readLatencyHist::gmean       105383.187006                       # Read request-response latency
system.Hmon.readLatencyHist::stdev       12425.535749                       # Read request-response latency
system.Hmon.readLatencyHist::0-32767                0      0.00%      0.00% # Read request-response latency
system.Hmon.readLatencyHist::32768-65535          459      0.17%      0.17% # Read request-response latency
system.Hmon.readLatencyHist::65536-98303          190      0.07%      0.24% # Read request-response latency
system.Hmon.readLatencyHist::98304-131071       263919     97.52%     97.76% # Read request-response latency
system.Hmon.readLatencyHist::131072-163839         3031      1.12%     98.88% # Read request-response latency
system.Hmon.readLatencyHist::163840-196607         2009      0.74%     99.62% # Read request-response latency
system.Hmon.readLatencyHist::196608-229375          270      0.10%     99.72% # Read request-response latency
system.Hmon.readLatencyHist::229376-262143          607      0.22%     99.95% # Read request-response latency
system.Hmon.readLatencyHist::262144-294911           65      0.02%     99.97% # Read request-response latency
system.Hmon.readLatencyHist::294912-327679           35      0.01%     99.99% # Read request-response latency
system.Hmon.readLatencyHist::327680-360447           19      0.01%     99.99% # Read request-response latency
system.Hmon.readLatencyHist::360448-393215            5      0.00%     99.99% # Read request-response latency
system.Hmon.readLatencyHist::393216-425983            6      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::425984-458751            2      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::458752-491519            3      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::491520-524287            3      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::524288-557055            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::557056-589823            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::589824-622591            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::total             270623                       # Read request-response latency
system.Hmon.writeLatencyHist::samples               1                       # Write request-response latency
system.Hmon.writeLatencyHist::mean              20500                       # Write request-response latency
system.Hmon.writeLatencyHist::gmean      20500.000000                       # Write request-response latency
system.Hmon.writeLatencyHist::stdev               0                       # Write request-response latency
system.Hmon.writeLatencyHist::0-2047                0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::2048-4095             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::4096-6143             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::6144-8191             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::8192-10239            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::10240-12287            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::12288-14335            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::14336-16383            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::16384-18431            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::18432-20479            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::20480-22527            1    100.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::22528-24575            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::24576-26623            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::26624-28671            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::28672-30719            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::30720-32767            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::32768-34815            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::34816-36863            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::36864-38911            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::38912-40959            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::total                 1                       # Write request-response latency
system.Hmon.ittReadRead::samples               289747                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::mean            124554.775373                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::stdev           145820.697831                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::underflows                63      0.02%      0.02% # Read-to-read inter transaction time
system.Hmon.ittReadRead::1-5000                  9863      3.40%      3.43% # Read-to-read inter transaction time
system.Hmon.ittReadRead::5001-10000              9095      3.14%      6.56% # Read-to-read inter transaction time
system.Hmon.ittReadRead::10001-15000             8662      2.99%      9.55% # Read-to-read inter transaction time
system.Hmon.ittReadRead::15001-20000            12156      4.20%     13.75% # Read-to-read inter transaction time
system.Hmon.ittReadRead::20001-25000             8735      3.01%     16.76% # Read-to-read inter transaction time
system.Hmon.ittReadRead::25001-30000             8347      2.88%     19.65% # Read-to-read inter transaction time
system.Hmon.ittReadRead::30001-35000             7766      2.68%     22.33% # Read-to-read inter transaction time
system.Hmon.ittReadRead::35001-40000             9149      3.16%     25.48% # Read-to-read inter transaction time
system.Hmon.ittReadRead::40001-45000             6975      2.41%     27.89% # Read-to-read inter transaction time
system.Hmon.ittReadRead::45001-50000             7082      2.44%     30.33% # Read-to-read inter transaction time
system.Hmon.ittReadRead::50001-55000             6407      2.21%     32.55% # Read-to-read inter transaction time
system.Hmon.ittReadRead::55001-60000             6932      2.39%     34.94% # Read-to-read inter transaction time
system.Hmon.ittReadRead::60001-65000             6859      2.37%     37.31% # Read-to-read inter transaction time
system.Hmon.ittReadRead::65001-70000             5901      2.04%     39.34% # Read-to-read inter transaction time
system.Hmon.ittReadRead::70001-75000             7275      2.51%     41.85% # Read-to-read inter transaction time
system.Hmon.ittReadRead::75001-80000             5965      2.06%     43.91% # Read-to-read inter transaction time
system.Hmon.ittReadRead::80001-85000             6001      2.07%     45.98% # Read-to-read inter transaction time
system.Hmon.ittReadRead::85001-90000             5521      1.91%     47.89% # Read-to-read inter transaction time
system.Hmon.ittReadRead::90001-95000             6499      2.24%     50.13% # Read-to-read inter transaction time
system.Hmon.ittReadRead::95001-100000            5277      1.82%     51.95% # Read-to-read inter transaction time
system.Hmon.ittReadRead::overflows             139217     48.05%    100.00% # Read-to-read inter transaction time
system.Hmon.ittReadRead::min_value                  0                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::max_value            9066000                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::total                 289747                       # Read-to-read inter transaction time
system.Hmon.ittWriteWrite::samples              10727                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::mean          3364349.025823                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::stdev         4748476.552277                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::underflows               0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::1-5000                   0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::5001-10000               0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::10001-15000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::15001-20000            240      2.24%      2.24% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::20001-25000             41      0.38%      2.62% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::25001-30000             58      0.54%      3.16% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::30001-35000             69      0.64%      3.80% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::35001-40000             46      0.43%      4.23% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::40001-45000             38      0.35%      4.59% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::45001-50000             41      0.38%      4.97% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::50001-55000             39      0.36%      5.33% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::55001-60000             62      0.58%      5.91% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::60001-65000             43      0.40%      6.31% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::65001-70000             28      0.26%      6.57% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::70001-75000             40      0.37%      6.95% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::75001-80000             37      0.34%      7.29% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::80001-85000             33      0.31%      7.60% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::85001-90000             37      0.34%      7.94% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::90001-95000             39      0.36%      8.31% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::95001-100000            38      0.35%      8.66% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::overflows             9798     91.34%    100.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::min_value            16500                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::max_value         80363000                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::total                10727                       # Write-to-write inter transaction time
system.Hmon.ittReqReq::samples                 300474                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::mean              120108.135812                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::stdev             143328.167442                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::underflows                  63      0.02%      0.02% # Request-to-request inter transaction time
system.Hmon.ittReqReq::1-5000                   10273      3.42%      3.44% # Request-to-request inter transaction time
system.Hmon.ittReqReq::5001-10000                9452      3.15%      6.59% # Request-to-request inter transaction time
system.Hmon.ittReqReq::10001-15000               9034      3.01%      9.59% # Request-to-request inter transaction time
system.Hmon.ittReqReq::15001-20000              14005      4.66%     14.25% # Request-to-request inter transaction time
system.Hmon.ittReqReq::20001-25000               9400      3.13%     17.38% # Request-to-request inter transaction time
system.Hmon.ittReqReq::25001-30000               8972      2.99%     20.37% # Request-to-request inter transaction time
system.Hmon.ittReqReq::30001-35000               8318      2.77%     23.14% # Request-to-request inter transaction time
system.Hmon.ittReqReq::35001-40000               9874      3.29%     26.42% # Request-to-request inter transaction time
system.Hmon.ittReqReq::40001-45000               7696      2.56%     28.98% # Request-to-request inter transaction time
system.Hmon.ittReqReq::45001-50000               7495      2.49%     31.48% # Request-to-request inter transaction time
system.Hmon.ittReqReq::50001-55000               6901      2.30%     33.77% # Request-to-request inter transaction time
system.Hmon.ittReqReq::55001-60000               7619      2.54%     36.31% # Request-to-request inter transaction time
system.Hmon.ittReqReq::60001-65000               7156      2.38%     38.69% # Request-to-request inter transaction time
system.Hmon.ittReqReq::65001-70000               6349      2.11%     40.80% # Request-to-request inter transaction time
system.Hmon.ittReqReq::70001-75000               9396      3.13%     43.93% # Request-to-request inter transaction time
system.Hmon.ittReqReq::75001-80000               6109      2.03%     45.96% # Request-to-request inter transaction time
system.Hmon.ittReqReq::80001-85000               6131      2.04%     48.01% # Request-to-request inter transaction time
system.Hmon.ittReqReq::85001-90000               5759      1.92%     49.92% # Request-to-request inter transaction time
system.Hmon.ittReqReq::90001-95000               6617      2.20%     52.12% # Request-to-request inter transaction time
system.Hmon.ittReqReq::95001-100000              5448      1.81%     53.94% # Request-to-request inter transaction time
system.Hmon.ittReqReq::overflows               138407     46.06%    100.00% # Request-to-request inter transaction time
system.Hmon.ittReqReq::min_value                    0                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::max_value              9066000                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::total                   300474                       # Request-to-request inter transaction time
system.Hmon.outstandingReadsHist::samples         3608                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::mean       0.769124                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::gmean             0                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::stdev      0.832305                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::0              1611     44.65%     44.65% # Outstanding read transactions
system.Hmon.outstandingReadsHist::1              1350     37.42%     82.07% # Outstanding read transactions
system.Hmon.outstandingReadsHist::2               530     14.69%     96.76% # Outstanding read transactions
system.Hmon.outstandingReadsHist::3               106      2.94%     99.70% # Outstanding read transactions
system.Hmon.outstandingReadsHist::4                10      0.28%     99.97% # Outstanding read transactions
system.Hmon.outstandingReadsHist::5                 0      0.00%     99.97% # Outstanding read transactions
system.Hmon.outstandingReadsHist::6                 0      0.00%     99.97% # Outstanding read transactions
system.Hmon.outstandingReadsHist::7                 1      0.03%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::8                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::9                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::10                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::11                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::12                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::13                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::14                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::15                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::16                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::17                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::18                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::19                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::total          3608                       # Outstanding read transactions
system.Hmon.outstandingWritesHist::samples         3608                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::mean             0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::0             3608    100.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::1                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::2                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::3                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::4                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::5                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::6                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::7                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::8                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::9                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::10               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::11               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::12               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::13               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::14               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::15               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::16               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::17               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::18               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::19               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::total         3608                       # Outstanding write transactions
system.Hmon.readTransHist::samples               3608                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::mean             80.294623                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::gmean            78.667778                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::stdev            15.504293                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::0-15                     5      0.14%      0.14% # Histogram of read transactions per sample period
system.Hmon.readTransHist::16-31                    3      0.08%      0.22% # Histogram of read transactions per sample period
system.Hmon.readTransHist::32-47                   43      1.19%      1.41% # Histogram of read transactions per sample period
system.Hmon.readTransHist::48-63                  386     10.70%     12.11% # Histogram of read transactions per sample period
system.Hmon.readTransHist::64-79                 1316     36.47%     48.59% # Histogram of read transactions per sample period
system.Hmon.readTransHist::80-95                 1345     37.28%     85.86% # Histogram of read transactions per sample period
system.Hmon.readTransHist::96-111                 417     11.56%     97.42% # Histogram of read transactions per sample period
system.Hmon.readTransHist::112-127                 68      1.88%     99.31% # Histogram of read transactions per sample period
system.Hmon.readTransHist::128-143                 14      0.39%     99.70% # Histogram of read transactions per sample period
system.Hmon.readTransHist::144-159                 10      0.28%     99.97% # Histogram of read transactions per sample period
system.Hmon.readTransHist::160-175                  1      0.03%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::176-191                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::192-207                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::208-223                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::224-239                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::240-255                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::256-271                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::272-287                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::288-303                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::304-319                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::total                 3608                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::samples              3608                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::mean             2.971729                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::stdev            5.245646                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::0-3                  2881     79.85%     79.85% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::4-7                   584     16.19%     96.04% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::8-11                   29      0.80%     96.84% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::12-15                  22      0.61%     97.45% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::16-19                  15      0.42%     97.87% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::20-23                  13      0.36%     98.23% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::24-27                   8      0.22%     98.45% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::28-31                  14      0.39%     98.84% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::32-35                  11      0.30%     99.14% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::36-39                   8      0.22%     99.36% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::40-43                   9      0.25%     99.61% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::44-47                   5      0.14%     99.75% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::48-51                   5      0.14%     99.89% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::52-55                   2      0.06%     99.94% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::56-59                   2      0.06%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::60-63                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::64-67                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::68-71                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::72-75                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::76-79                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::total                3608                       # Histogram of read transactions per sample period
system.iobus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.iobus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.failedReq                              0                       # # of times recvTimingReq fails due to busy xbar
system.iobus.failedResp                             0                       # # of times recvTimingResp fails due to busy xbar
system.iobus.reqForwardingFail                      0                       # # of times xbar fails to forward req pkt to next component
system.iobus.respForwardingFail                     0                       # # of times xbar fails to forward resp pkt to next component
system.iobus.pimReqSuccess                          0                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.iobus.pimReqFail                             0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.iobus.pimReqDelayedTime                      0                       # cumulative time PIM req pkts are delayed on this xbar
system.iobus.pimRespSuccess                         0                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.iobus.pimRespFail                            0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.iobus.pimRespDelayedTime                     0                       # cumulative time PIM resp pkts are delayed on this xbar
system.iobus.totalReqDelayedTime                    0                       # cumulative time all req pkts are delayed on this xbar
system.iobus.totalRespDelayedTime                   0                       # cumulative time all resp pkts are delayed on this xbar
system.iobus.reqLayer0.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer0.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer1.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer1.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer2.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer2.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer3.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer3.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer4.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer4.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer5.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer5.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer6.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer6.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer7.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer7.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer8.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer8.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer9.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer9.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer10.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer10.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer11.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer11.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer12.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer12.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer13.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer13.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer14.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer14.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer15.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer15.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer16.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer16.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer17.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer17.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer18.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer18.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer19.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer19.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer20.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer20.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer21.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer21.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer22.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer22.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer23.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer23.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer24.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer24.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer25.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer25.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer26.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer26.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer27.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer27.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer28.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer28.failed                      0                       # # of times layer fails timing
system.iobus.respLayer0.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer0.failed                      0                       # # of times layer fails timing
system.iobus.respLayer1.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer1.failed                      0                       # # of times layer fails timing
system.iobus.respLayer2.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer2.failed                      0                       # # of times layer fails timing
system.iobus.respLayer3.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer3.failed                      0                       # # of times layer fails timing
system.iobus.respLayer4.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer4.failed                      0                       # # of times layer fails timing
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                     4960596                       # DTB read hits
system.cpu0.dtb.read_misses                     90161                       # DTB read misses
system.cpu0.dtb.write_hits                     892745                       # DTB write hits
system.cpu0.dtb.write_misses                      110                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       2                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     2                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                 5050757                       # DTB read accesses
system.cpu0.dtb.write_accesses                 892855                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                          5853341                       # DTB hits
system.cpu0.dtb.misses                          90271                       # DTB misses
system.cpu0.dtb.accesses                      5943612                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.inst_hits                    18941764                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                18941764                       # ITB inst accesses
system.cpu0.itb.hits                         18941764                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                     18941764                       # DTB accesses
system.cpu0.numCycles                        71917031                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                   17734464                       # Number of instructions committed
system.cpu0.committedOps                     17992438                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses             14558059                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu0.num_func_calls                      96255                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts      2381790                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                    14558059                       # number of integer instructions
system.cpu0.num_fp_insts                           64                       # number of float instructions
system.cpu0.num_int_register_reads           20542725                       # number of times the integer registers were read
system.cpu0.num_int_register_writes          10364417                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_cc_register_reads            68827921                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes           11058723                       # number of times the CC registers were written
system.cpu0.num_mem_refs                      5863618                       # number of memory refs
system.cpu0.num_load_insts                    4961338                       # Number of load instructions
system.cpu0.num_store_insts                    902280                       # Number of store instructions
system.cpu0.num_idle_cycles              264681.891107                       # Number of idle cycles
system.cpu0.num_busy_cycles              71652349.108893                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.996320                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.003680                       # Percentage of idle cycles
system.cpu0.Branches                          3038680                       # Number of branches fetched
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                 12139445     67.43%     67.43% # Class of executed instruction
system.cpu0.op_class::IntMult                     242      0.00%     67.43% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     67.43% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     67.43% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     67.43% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     67.43% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     67.43% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     67.43% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     67.43% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     67.43% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     67.43% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     67.43% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     67.43% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     67.43% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     67.43% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     67.43% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     67.43% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     67.43% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     67.43% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     67.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     67.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     67.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     67.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     67.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     67.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                20      0.00%     67.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     67.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     67.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     67.43% # Class of executed instruction
system.cpu0.op_class::MemRead                 4961338     27.56%     94.99% # Class of executed instruction
system.cpu0.op_class::MemWrite                 902280      5.01%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                  18003325                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      63                       # number of quiesce instructions executed
system.cpu0.icache.tags.replacements             3613                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           19178339                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             3613                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          5308.148076                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::system.cpu0.inst          128                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::system.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          126                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         37887141                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        37887141                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::system.cpu0.inst     18938151                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       18938151                       # number of ReadReq hits
system.cpu0.icache.demand_hits::system.cpu0.inst     18938151                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        18938151                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::system.cpu0.inst     18938151                       # number of overall hits
system.cpu0.icache.overall_hits::total       18938151                       # number of overall hits
system.cpu0.icache.ReadReq_misses::system.cpu0.inst         3613                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         3613                       # number of ReadReq misses
system.cpu0.icache.demand_misses::system.cpu0.inst         3613                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          3613                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::system.cpu0.inst         3613                       # number of overall misses
system.cpu0.icache.overall_misses::total         3613                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::system.cpu0.inst    124655741                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    124655741                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::system.cpu0.inst    124655741                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    124655741                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::system.cpu0.inst    124655741                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    124655741                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::system.cpu0.inst     18941764                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     18941764                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::system.cpu0.inst     18941764                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     18941764                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::system.cpu0.inst     18941764                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     18941764                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::system.cpu0.inst     0.000191                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000191                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::system.cpu0.inst     0.000191                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000191                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::system.cpu0.inst     0.000191                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000191                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::system.cpu0.inst 34502.004152                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 34502.004152                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::system.cpu0.inst 34502.004152                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 34502.004152                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::system.cpu0.inst 34502.004152                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 34502.004152                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::system.cpu0.inst         3613                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         3613                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::system.cpu0.inst         3613                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         3613                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::system.cpu0.inst         3613                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         3613                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::system.cpu0.inst    117214259                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    117214259                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::system.cpu0.inst    117214259                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    117214259                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::system.cpu0.inst    117214259                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    117214259                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::system.cpu0.inst     0.000191                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000191                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::system.cpu0.inst     0.000191                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000191                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::system.cpu0.inst     0.000191                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000191                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::system.cpu0.inst 32442.363410                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 32442.363410                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::system.cpu0.inst 32442.363410                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 32442.363410                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::system.cpu0.inst 32442.363410                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 32442.363410                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.waiting_on_retry               299                       # Number of times sendTimingReq failed
system.cpu0.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu0.dcache.tags.replacements            91648                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          244.919541                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            3663829                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            91648                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            39.977184                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::system.cpu0.data   244.919541                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::system.cpu0.data     0.956717                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.956717                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          209                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          208                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.816406                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         11860120                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        11860120                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::system.cpu0.data      4790643                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        4790643                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::system.cpu0.data       843032                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        843032                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::system.cpu0.data          138                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total          138                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::system.cpu0.data        20335                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        20335                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::system.cpu0.data        11158                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        11158                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::system.cpu0.data      5633675                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         5633675                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::system.cpu0.data      5633813                       # number of overall hits
system.cpu0.dcache.overall_hits::total        5633813                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::system.cpu0.data       146878                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       146878                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::system.cpu0.data        31596                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        31596                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::system.cpu0.data          183                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total          183                       # number of SoftPFReq misses
system.cpu0.dcache.LoadLockedReq_misses::system.cpu0.data         2408                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2408                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::system.cpu0.data         6848                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         6848                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::system.cpu0.data       178474                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        178474                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::system.cpu0.data       178657                       # number of overall misses
system.cpu0.dcache.overall_misses::total       178657                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::system.cpu0.data   6269903134                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   6269903134                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::system.cpu0.data   1469454359                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   1469454359                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::system.cpu0.data     94628641                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     94628641                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::system.cpu0.data    203698986                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total    203698986                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::system.cpu0.data      1619000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total      1619000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::system.cpu0.data   7739357493                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   7739357493                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::system.cpu0.data   7739357493                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   7739357493                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::system.cpu0.data      4937521                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      4937521                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::system.cpu0.data       874628                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       874628                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::system.cpu0.data          321                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total          321                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::system.cpu0.data        22743                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        22743                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::system.cpu0.data        18006                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        18006                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::system.cpu0.data      5812149                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      5812149                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::system.cpu0.data      5812470                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      5812470                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::system.cpu0.data     0.029747                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.029747                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::system.cpu0.data     0.036125                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.036125                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::system.cpu0.data     0.570093                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.570093                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::system.cpu0.data     0.105879                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.105879                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::system.cpu0.data     0.380318                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.380318                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::system.cpu0.data     0.030707                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.030707                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::system.cpu0.data     0.030737                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.030737                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::system.cpu0.data 42687.830267                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 42687.830267                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::system.cpu0.data 46507.607260                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 46507.607260                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::system.cpu0.data 39297.608389                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 39297.608389                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::system.cpu0.data 29745.763143                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 29745.763143                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::system.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::system.cpu0.data 43364.061393                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 43364.061393                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::system.cpu0.data 43319.643188                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 43319.643188                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         3548                       # number of writebacks
system.cpu0.dcache.writebacks::total             3548                       # number of writebacks
system.cpu0.dcache.LoadLockedReq_mshr_hits::system.cpu0.data          143                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          143                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::system.cpu0.data       146878                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       146878                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::system.cpu0.data        31596                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        31596                       # number of WriteReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::system.cpu0.data          183                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total          183                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::system.cpu0.data         2265                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         2265                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::system.cpu0.data         6815                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         6815                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::system.cpu0.data       178474                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       178474                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::system.cpu0.data       178657                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       178657                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::system.cpu0.data   5971819658                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   5971819658                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::system.cpu0.data   1406140633                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   1406140633                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::system.cpu0.data      5259504                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total      5259504                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::system.cpu0.data     84639851                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     84639851                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::system.cpu0.data    190438014                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total    190438014                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu0.data      1237000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total      1237000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::system.cpu0.data   7377960291                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   7377960291                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::system.cpu0.data   7383219795                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   7383219795                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::system.cpu0.data       364486                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total       364486                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::system.cpu0.data       159500                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total       159500                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::system.cpu0.data       523986                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total       523986                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::system.cpu0.data     0.029747                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.029747                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::system.cpu0.data     0.036125                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.036125                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::system.cpu0.data     0.570093                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.570093                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::system.cpu0.data     0.099591                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.099591                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::system.cpu0.data     0.378485                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.378485                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::system.cpu0.data     0.030707                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.030707                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::system.cpu0.data     0.030737                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.030737                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::system.cpu0.data 40658.367203                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 40658.367203                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::system.cpu0.data 44503.754684                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 44503.754684                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu0.data 28740.459016                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 28740.459016                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu0.data 37368.587638                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 37368.587638                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu0.data 27943.949230                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 27943.949230                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::system.cpu0.data 41339.132260                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 41339.132260                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::system.cpu0.data 41326.227324                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 41326.227324                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.waiting_on_retry              7871                       # Number of times sendTimingReq failed
system.cpu0.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                     4937298                       # DTB read hits
system.cpu1.dtb.read_misses                     90766                       # DTB read misses
system.cpu1.dtb.write_hits                     888882                       # DTB write hits
system.cpu1.dtb.write_misses                      107                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       2                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                 5028064                       # DTB read accesses
system.cpu1.dtb.write_accesses                 888989                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                          5826180                       # DTB hits
system.cpu1.dtb.misses                          90873                       # DTB misses
system.cpu1.dtb.accesses                      5917053                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.inst_hits                    18849607                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                18849607                       # ITB inst accesses
system.cpu1.itb.hits                         18849607                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                     18849607                       # DTB accesses
system.cpu1.numCycles                        72109366                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                   17639639                       # Number of instructions committed
system.cpu1.committedOps                     17893341                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses             14481408                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                      94947                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts      2366099                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                    14481408                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads           20442473                       # number of times the integer registers were read
system.cpu1.num_int_register_writes          10313266                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_cc_register_reads            68458728                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes           10992032                       # number of times the CC registers were written
system.cpu1.num_mem_refs                      5836193                       # number of memory refs
system.cpu1.num_load_insts                    4937879                       # Number of load instructions
system.cpu1.num_store_insts                    898314                       # Number of store instructions
system.cpu1.num_idle_cycles              72403.419083                       # Number of idle cycles
system.cpu1.num_busy_cycles              72036962.580917                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.998996                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.001004                       # Percentage of idle cycles
system.cpu1.Branches                          3017870                       # Number of branches fetched
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                 12067502     67.40%     67.40% # Class of executed instruction
system.cpu1.op_class::IntMult                     202      0.00%     67.40% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     67.40% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     67.40% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     67.40% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     67.40% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     67.40% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     67.40% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     67.40% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     67.40% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     67.40% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     67.40% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     67.40% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     67.40% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     67.40% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     67.40% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     67.40% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     67.40% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     67.40% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     67.40% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     67.40% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     67.40% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     67.40% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     67.40% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     67.40% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 2      0.00%     67.40% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     67.40% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     67.40% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     67.40% # Class of executed instruction
system.cpu1.op_class::MemRead                 4937879     27.58%     94.98% # Class of executed instruction
system.cpu1.op_class::MemWrite                 898314      5.02%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                  17903899                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      52                       # number of quiesce instructions executed
system.cpu1.icache.tags.replacements             3000                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           19063608                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             3000                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          6354.536000                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::system.cpu1.inst          128                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::system.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1          125                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         37702214                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        37702214                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::system.cpu1.inst     18846607                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       18846607                       # number of ReadReq hits
system.cpu1.icache.demand_hits::system.cpu1.inst     18846607                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        18846607                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::system.cpu1.inst     18846607                       # number of overall hits
system.cpu1.icache.overall_hits::total       18846607                       # number of overall hits
system.cpu1.icache.ReadReq_misses::system.cpu1.inst         3000                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         3000                       # number of ReadReq misses
system.cpu1.icache.demand_misses::system.cpu1.inst         3000                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          3000                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::system.cpu1.inst         3000                       # number of overall misses
system.cpu1.icache.overall_misses::total         3000                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::system.cpu1.inst     72798019                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     72798019                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::system.cpu1.inst     72798019                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     72798019                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::system.cpu1.inst     72798019                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     72798019                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::system.cpu1.inst     18849607                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     18849607                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::system.cpu1.inst     18849607                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     18849607                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::system.cpu1.inst     18849607                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     18849607                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::system.cpu1.inst     0.000159                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000159                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::system.cpu1.inst     0.000159                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000159                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::system.cpu1.inst     0.000159                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000159                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::system.cpu1.inst 24266.006333                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 24266.006333                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::system.cpu1.inst 24266.006333                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 24266.006333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::system.cpu1.inst 24266.006333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 24266.006333                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_misses::system.cpu1.inst         3000                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         3000                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::system.cpu1.inst         3000                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         3000                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::system.cpu1.inst         3000                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         3000                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::system.cpu1.inst     66629981                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     66629981                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::system.cpu1.inst     66629981                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     66629981                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::system.cpu1.inst     66629981                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     66629981                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::system.cpu1.inst     0.000159                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000159                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::system.cpu1.inst     0.000159                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000159                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::system.cpu1.inst     0.000159                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000159                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::system.cpu1.inst 22209.993667                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 22209.993667                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::system.cpu1.inst 22209.993667                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 22209.993667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::system.cpu1.inst 22209.993667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 22209.993667                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.waiting_on_retry               217                       # Number of times sendTimingReq failed
system.cpu1.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu1.dcache.tags.replacements            91959                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          245.119963                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            8348108                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            91959                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            90.780761                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::system.cpu1.data   245.119963                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::system.cpu1.data     0.957500                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.957500                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          243                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          167                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           76                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.949219                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         11810525                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        11810525                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::system.cpu1.data      4763781                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        4763781                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::system.cpu1.data       836085                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        836085                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::system.cpu1.data          112                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total          112                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::system.cpu1.data        20273                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        20273                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::system.cpu1.data        11050                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        11050                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::system.cpu1.data      5599866                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         5599866                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::system.cpu1.data      5599978                       # number of overall hits
system.cpu1.dcache.overall_hits::total        5599978                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::system.cpu1.data       150630                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       150630                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::system.cpu1.data        34766                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        34766                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::system.cpu1.data          175                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total          175                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::system.cpu1.data         2315                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         2315                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::system.cpu1.data         6861                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         6861                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::system.cpu1.data       185396                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        185396                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::system.cpu1.data       185571                       # number of overall misses
system.cpu1.dcache.overall_misses::total       185571                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::system.cpu1.data   6399083829                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   6399083829                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::system.cpu1.data   1575192828                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   1575192828                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::system.cpu1.data     89320113                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     89320113                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::system.cpu1.data    205140480                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total    205140480                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::system.cpu1.data      2092500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      2092500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::system.cpu1.data   7974276657                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   7974276657                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::system.cpu1.data   7974276657                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   7974276657                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::system.cpu1.data      4914411                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      4914411                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::system.cpu1.data       870851                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       870851                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::system.cpu1.data          287                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total          287                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::system.cpu1.data        22588                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        22588                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::system.cpu1.data        17911                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17911                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::system.cpu1.data      5785262                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      5785262                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::system.cpu1.data      5785549                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      5785549                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::system.cpu1.data     0.030651                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.030651                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::system.cpu1.data     0.039922                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.039922                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::system.cpu1.data     0.609756                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.609756                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::system.cpu1.data     0.102488                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.102488                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::system.cpu1.data     0.383061                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.383061                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::system.cpu1.data     0.032046                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.032046                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::system.cpu1.data     0.032075                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.032075                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::system.cpu1.data 42482.133898                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 42482.133898                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::system.cpu1.data 45308.428580                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 45308.428580                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::system.cpu1.data 38583.202160                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 38583.202160                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::system.cpu1.data 29899.501530                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 29899.501530                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::system.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::system.cpu1.data 43012.128940                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 43012.128940                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::system.cpu1.data 42971.566985                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 42971.566985                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         3584                       # number of writebacks
system.cpu1.dcache.writebacks::total             3584                       # number of writebacks
system.cpu1.dcache.LoadLockedReq_mshr_hits::system.cpu1.data          137                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          137                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::system.cpu1.data       150630                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       150630                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::system.cpu1.data        34766                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        34766                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::system.cpu1.data          175                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total          175                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::system.cpu1.data         2178                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         2178                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::system.cpu1.data         6806                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         6806                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::system.cpu1.data       185396                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       185396                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::system.cpu1.data       185571                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       185571                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::system.cpu1.data   6093147009                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   6093147009                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::system.cpu1.data   1505516162                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1505516162                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::system.cpu1.data      4005005                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total      4005005                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::system.cpu1.data     80733878                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     80733878                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::system.cpu1.data    191950520                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total    191950520                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu1.data      1652500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      1652500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::system.cpu1.data   7598663171                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   7598663171                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::system.cpu1.data   7602668176                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   7602668176                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::system.cpu1.data       411494                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total       411494                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::system.cpu1.data       179500                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total       179500                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::system.cpu1.data       590994                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total       590994                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::system.cpu1.data     0.030651                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.030651                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::system.cpu1.data     0.039922                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.039922                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::system.cpu1.data     0.609756                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.609756                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::system.cpu1.data     0.096423                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.096423                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::system.cpu1.data     0.379990                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.379990                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::system.cpu1.data     0.032046                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.032046                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::system.cpu1.data     0.032075                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.032075                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::system.cpu1.data 40451.085501                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 40451.085501                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::system.cpu1.data 43304.267445                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 43304.267445                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu1.data 22885.742857                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 22885.742857                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu1.data 37067.896235                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 37067.896235                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu1.data 28203.132530                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 28203.132530                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::system.cpu1.data 40986.122522                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 40986.122522                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::system.cpu1.data 40969.053225                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 40969.053225                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.waiting_on_retry              8211                       # Number of times sendTimingReq failed
system.cpu1.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                     4927108                       # DTB read hits
system.cpu2.dtb.read_misses                     90082                       # DTB read misses
system.cpu2.dtb.write_hits                     886425                       # DTB write hits
system.cpu2.dtb.write_misses                      116                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       2                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     1                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                 5017190                       # DTB read accesses
system.cpu2.dtb.write_accesses                 886541                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                          5813533                       # DTB hits
system.cpu2.dtb.misses                          90198                       # DTB misses
system.cpu2.dtb.accesses                      5903731                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.inst_hits                    18815051                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                18815051                       # ITB inst accesses
system.cpu2.itb.hits                         18815051                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                     18815051                       # DTB accesses
system.cpu2.numCycles                        71947314                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                   17615689                       # Number of instructions committed
system.cpu2.committedOps                     17871564                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses             14456747                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                      94934                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts      2367652                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                    14456747                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads           20394029                       # number of times the integer registers were read
system.cpu2.num_int_register_writes          10287465                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_cc_register_reads            68363810                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes           10990127                       # number of times the CC registers were written
system.cpu2.num_mem_refs                      5823657                       # number of memory refs
system.cpu2.num_load_insts                    4927717                       # Number of load instructions
system.cpu2.num_store_insts                    895940                       # Number of store instructions
system.cpu2.num_idle_cycles              240926.138678                       # Number of idle cycles
system.cpu2.num_busy_cycles              71706387.861322                       # Number of busy cycles
system.cpu2.not_idle_fraction                0.996651                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                    0.003349                       # Percentage of idle cycles
system.cpu2.Branches                          3019834                       # Number of branches fetched
system.cpu2.op_class::No_OpClass                    1      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                 12058449     67.43%     67.43% # Class of executed instruction
system.cpu2.op_class::IntMult                     190      0.00%     67.43% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     67.43% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     67.43% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     67.43% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     67.43% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     67.43% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     67.43% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     67.43% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     67.43% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     67.43% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     67.43% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     67.43% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     67.43% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     67.43% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     67.43% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     67.43% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     67.43% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     67.43% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     67.43% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     67.43% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     67.43% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     67.43% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     67.43% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     67.43% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 2      0.00%     67.43% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     67.43% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     67.43% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     67.43% # Class of executed instruction
system.cpu2.op_class::MemRead                 4927717     27.56%     94.99% # Class of executed instruction
system.cpu2.op_class::MemWrite                 895940      5.01%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                  17882299                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                      85                       # number of quiesce instructions executed
system.cpu2.icache.tags.replacements             3255                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           19007845                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             3255                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          5839.583717                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::system.cpu2.inst          128                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::system.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          124                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         37633357                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        37633357                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::system.cpu2.inst     18811796                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       18811796                       # number of ReadReq hits
system.cpu2.icache.demand_hits::system.cpu2.inst     18811796                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        18811796                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::system.cpu2.inst     18811796                       # number of overall hits
system.cpu2.icache.overall_hits::total       18811796                       # number of overall hits
system.cpu2.icache.ReadReq_misses::system.cpu2.inst         3255                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         3255                       # number of ReadReq misses
system.cpu2.icache.demand_misses::system.cpu2.inst         3255                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          3255                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::system.cpu2.inst         3255                       # number of overall misses
system.cpu2.icache.overall_misses::total         3255                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::system.cpu2.inst    101579773                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    101579773                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::system.cpu2.inst    101579773                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    101579773                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::system.cpu2.inst    101579773                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    101579773                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::system.cpu2.inst     18815051                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     18815051                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::system.cpu2.inst     18815051                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     18815051                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::system.cpu2.inst     18815051                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     18815051                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::system.cpu2.inst     0.000173                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000173                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::system.cpu2.inst     0.000173                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000173                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::system.cpu2.inst     0.000173                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000173                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::system.cpu2.inst 31207.303533                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 31207.303533                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::system.cpu2.inst 31207.303533                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 31207.303533                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::system.cpu2.inst 31207.303533                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 31207.303533                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_misses::system.cpu2.inst         3255                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         3255                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::system.cpu2.inst         3255                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         3255                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::system.cpu2.inst         3255                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         3255                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::system.cpu2.inst     94803227                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     94803227                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::system.cpu2.inst     94803227                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     94803227                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::system.cpu2.inst     94803227                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     94803227                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::system.cpu2.inst     0.000173                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000173                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::system.cpu2.inst     0.000173                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000173                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::system.cpu2.inst     0.000173                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000173                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::system.cpu2.inst 29125.415361                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 29125.415361                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::system.cpu2.inst 29125.415361                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 29125.415361                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::system.cpu2.inst 29125.415361                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 29125.415361                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.waiting_on_retry               296                       # Number of times sendTimingReq failed
system.cpu2.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu2.dcache.tags.replacements            91362                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          244.885432                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            6320586                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            91362                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            69.181782                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::system.cpu2.data   244.885432                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::system.cpu2.data     0.956584                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.956584                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          213                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          212                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.832031                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         11784268                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        11784268                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::system.cpu2.data      4754814                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        4754814                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::system.cpu2.data       833796                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        833796                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::system.cpu2.data          111                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total          111                       # number of SoftPFReq hits
system.cpu2.dcache.LoadLockedReq_hits::system.cpu2.data        20123                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        20123                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::system.cpu2.data        10957                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        10957                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::system.cpu2.data      5588610                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         5588610                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::system.cpu2.data      5588721                       # number of overall hits
system.cpu2.dcache.overall_hits::total        5588721                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::system.cpu2.data       149530                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       149530                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::system.cpu2.data        34710                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        34710                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::system.cpu2.data          179                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total          179                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::system.cpu2.data         2340                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         2340                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::system.cpu2.data         6865                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         6865                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::system.cpu2.data       184240                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        184240                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::system.cpu2.data       184419                       # number of overall misses
system.cpu2.dcache.overall_misses::total       184419                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::system.cpu2.data   6349343924                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   6349343924                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::system.cpu2.data   1571666827                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   1571666827                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::system.cpu2.data     87690173                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     87690173                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::system.cpu2.data    207697996                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total    207697996                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::system.cpu2.data      1785500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      1785500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::system.cpu2.data   7921010751                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   7921010751                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::system.cpu2.data   7921010751                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   7921010751                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::system.cpu2.data      4904344                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      4904344                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::system.cpu2.data       868506                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       868506                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::system.cpu2.data          290                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total          290                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::system.cpu2.data        22463                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        22463                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::system.cpu2.data        17822                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17822                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::system.cpu2.data      5772850                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      5772850                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::system.cpu2.data      5773140                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      5773140                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::system.cpu2.data     0.030489                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.030489                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::system.cpu2.data     0.039965                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.039965                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::system.cpu2.data     0.617241                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.617241                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::system.cpu2.data     0.104171                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.104171                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::system.cpu2.data     0.385198                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.385198                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::system.cpu2.data     0.031915                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.031915                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::system.cpu2.data     0.031944                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.031944                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::system.cpu2.data 42462.007116                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 42462.007116                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::system.cpu2.data 45279.943158                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 45279.943158                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::system.cpu2.data 37474.432906                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 37474.432906                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::system.cpu2.data 30254.624326                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 30254.624326                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::system.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::system.cpu2.data 42992.893785                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 42992.893785                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::system.cpu2.data 42951.164202                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 42951.164202                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         3835                       # number of writebacks
system.cpu2.dcache.writebacks::total             3835                       # number of writebacks
system.cpu2.dcache.LoadLockedReq_mshr_hits::system.cpu2.data          132                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          132                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::system.cpu2.data       149530                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       149530                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::system.cpu2.data        34710                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        34710                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::system.cpu2.data          179                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total          179                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::system.cpu2.data         2208                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         2208                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::system.cpu2.data         6825                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         6825                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::system.cpu2.data       184240                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       184240                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::system.cpu2.data       184419                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       184419                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::system.cpu2.data   6045769810                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   6045769810                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::system.cpu2.data   1502098167                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   1502098167                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::system.cpu2.data      3550503                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total      3550503                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::system.cpu2.data     79963824                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     79963824                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::system.cpu2.data    194412004                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total    194412004                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu2.data      1417500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      1417500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::system.cpu2.data   7547867977                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   7547867977                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::system.cpu2.data   7551418480                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   7551418480                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::system.cpu2.data       375493                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total       375493                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::system.cpu2.data       138000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total       138000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::system.cpu2.data       513493                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total       513493                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::system.cpu2.data     0.030489                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.030489                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::system.cpu2.data     0.039965                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.039965                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::system.cpu2.data     0.617241                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.617241                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::system.cpu2.data     0.098295                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.098295                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::system.cpu2.data     0.382954                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.382954                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::system.cpu2.data     0.031915                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.031915                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::system.cpu2.data     0.031944                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.031944                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::system.cpu2.data 40431.818431                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 40431.818431                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::system.cpu2.data 43275.660242                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 43275.660242                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu2.data 19835.212291                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 19835.212291                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu2.data 36215.500000                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 36215.500000                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu2.data 28485.275311                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 28485.275311                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::system.cpu2.data 40967.585633                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 40967.585633                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::system.cpu2.data 40947.074217                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 40947.074217                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.waiting_on_retry              8088                       # Number of times sendTimingReq failed
system.cpu2.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                     4832164                       # DTB read hits
system.cpu3.dtb.read_misses                     89255                       # DTB read misses
system.cpu3.dtb.write_hits                     878272                       # DTB write hits
system.cpu3.dtb.write_misses                      100                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     4                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                 4921419                       # DTB read accesses
system.cpu3.dtb.write_accesses                 878372                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                          5710436                       # DTB hits
system.cpu3.dtb.misses                          89355                       # DTB misses
system.cpu3.dtb.accesses                      5799791                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.inst_hits                    18460759                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                18460759                       # ITB inst accesses
system.cpu3.itb.hits                         18460759                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                     18460759                       # DTB accesses
system.cpu3.numCycles                        70815083                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                   17269138                       # Number of instructions committed
system.cpu3.committedOps                     17521445                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses             14188457                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                      94676                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts      2312147                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                    14188457                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads           20047157                       # number of times the integer registers were read
system.cpu3.num_int_register_writes          10107234                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_cc_register_reads            67028117                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes           10752350                       # number of times the CC registers were written
system.cpu3.num_mem_refs                      5720440                       # number of memory refs
system.cpu3.num_load_insts                    4832699                       # Number of load instructions
system.cpu3.num_store_insts                    887741                       # Number of store instructions
system.cpu3.num_idle_cycles              1341673.933686                       # Number of idle cycles
system.cpu3.num_busy_cycles              69473409.066314                       # Number of busy cycles
system.cpu3.not_idle_fraction                0.981054                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                    0.018946                       # Percentage of idle cycles
system.cpu3.Branches                          2950071                       # Number of branches fetched
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                 11811311     67.37%     67.37% # Class of executed instruction
system.cpu3.op_class::IntMult                     210      0.00%     67.37% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     67.37% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     67.37% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     67.37% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     67.37% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     67.37% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     67.37% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     67.37% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     67.37% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     67.37% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     67.37% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     67.37% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     67.37% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     67.37% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     67.37% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     67.37% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     67.37% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     67.37% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     67.37% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     67.37% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     67.37% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     67.37% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     67.37% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     67.37% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 2      0.00%     67.37% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     67.37% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     67.37% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     67.37% # Class of executed instruction
system.cpu3.op_class::MemRead                 4832699     27.57%     94.94% # Class of executed instruction
system.cpu3.op_class::MemWrite                 887741      5.06%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                  17531963                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                      50                       # number of quiesce instructions executed
system.cpu3.icache.tags.replacements             3095                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           18632388                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             3095                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          6020.157674                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::system.cpu3.inst          128                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::system.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          124                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         36924613                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        36924613                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::system.cpu3.inst     18457664                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       18457664                       # number of ReadReq hits
system.cpu3.icache.demand_hits::system.cpu3.inst     18457664                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        18457664                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::system.cpu3.inst     18457664                       # number of overall hits
system.cpu3.icache.overall_hits::total       18457664                       # number of overall hits
system.cpu3.icache.ReadReq_misses::system.cpu3.inst         3095                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         3095                       # number of ReadReq misses
system.cpu3.icache.demand_misses::system.cpu3.inst         3095                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          3095                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::system.cpu3.inst         3095                       # number of overall misses
system.cpu3.icache.overall_misses::total         3095                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::system.cpu3.inst    123817727                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    123817727                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::system.cpu3.inst    123817727                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    123817727                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::system.cpu3.inst    123817727                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    123817727                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::system.cpu3.inst     18460759                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     18460759                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::system.cpu3.inst     18460759                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     18460759                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::system.cpu3.inst     18460759                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     18460759                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::system.cpu3.inst     0.000168                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000168                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::system.cpu3.inst     0.000168                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000168                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::system.cpu3.inst     0.000168                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000168                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::system.cpu3.inst 40005.727625                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 40005.727625                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::system.cpu3.inst 40005.727625                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 40005.727625                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::system.cpu3.inst 40005.727625                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 40005.727625                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_misses::system.cpu3.inst         3095                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         3095                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::system.cpu3.inst         3095                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         3095                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::system.cpu3.inst         3095                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         3095                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::system.cpu3.inst    117356273                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    117356273                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::system.cpu3.inst    117356273                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    117356273                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::system.cpu3.inst    117356273                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    117356273                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::system.cpu3.inst     0.000168                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000168                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::system.cpu3.inst     0.000168                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000168                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::system.cpu3.inst     0.000168                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000168                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::system.cpu3.inst 37918.020355                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 37918.020355                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::system.cpu3.inst 37918.020355                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 37918.020355                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::system.cpu3.inst 37918.020355                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 37918.020355                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.waiting_on_retry               286                       # Number of times sendTimingReq failed
system.cpu3.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu3.dcache.tags.replacements            90601                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          244.563150                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            7524011                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            90601                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            83.045562                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::system.cpu3.data   244.563150                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::system.cpu3.data     0.955325                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.955325                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          209                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          204                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.816406                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         11577128                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        11577128                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::system.cpu3.data      4660874                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        4660874                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::system.cpu3.data       826122                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        826122                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::system.cpu3.data           83                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total           83                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::system.cpu3.data        20145                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        20145                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::system.cpu3.data        11216                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        11216                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::system.cpu3.data      5486996                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         5486996                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::system.cpu3.data      5487079                       # number of overall hits
system.cpu3.dcache.overall_hits::total        5487079                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::system.cpu3.data       148564                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       148564                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::system.cpu3.data        34124                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        34124                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::system.cpu3.data          155                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total          155                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::system.cpu3.data         2331                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         2331                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::system.cpu3.data         6720                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         6720                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::system.cpu3.data       182688                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        182688                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::system.cpu3.data       182843                       # number of overall misses
system.cpu3.dcache.overall_misses::total       182843                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::system.cpu3.data   6282588969                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   6282588969                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::system.cpu3.data   1548287834                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   1548287834                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::system.cpu3.data     93200644                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     93200644                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::system.cpu3.data    198419989                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total    198419989                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::system.cpu3.data      1716000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      1716000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::system.cpu3.data   7830876803                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   7830876803                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::system.cpu3.data   7830876803                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   7830876803                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::system.cpu3.data      4809438                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      4809438                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::system.cpu3.data       860246                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       860246                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::system.cpu3.data          238                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total          238                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::system.cpu3.data        22476                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        22476                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::system.cpu3.data        17936                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        17936                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::system.cpu3.data      5669684                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      5669684                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::system.cpu3.data      5669922                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      5669922                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::system.cpu3.data     0.030890                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.030890                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::system.cpu3.data     0.039668                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.039668                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::system.cpu3.data     0.651261                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.651261                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::system.cpu3.data     0.103711                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.103711                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::system.cpu3.data     0.374665                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.374665                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::system.cpu3.data     0.032222                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.032222                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::system.cpu3.data     0.032248                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.032248                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::system.cpu3.data 42288.770961                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 42288.770961                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::system.cpu3.data 45372.401653                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 45372.401653                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::system.cpu3.data 39983.116259                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 39983.116259                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::system.cpu3.data 29526.784077                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 29526.784077                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::system.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::system.cpu3.data 42864.757417                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 42864.757417                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::system.cpu3.data 42828.420027                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 42828.420027                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         3699                       # number of writebacks
system.cpu3.dcache.writebacks::total             3699                       # number of writebacks
system.cpu3.dcache.LoadLockedReq_mshr_hits::system.cpu3.data          119                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          119                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::system.cpu3.data       148564                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       148564                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::system.cpu3.data        34124                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        34124                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::system.cpu3.data          155                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total          155                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::system.cpu3.data         2212                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         2212                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::system.cpu3.data         6665                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         6665                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::system.cpu3.data       182688                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       182688                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::system.cpu3.data       182843                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       182843                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::system.cpu3.data   5981006823                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   5981006823                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::system.cpu3.data   1479894160                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   1479894160                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::system.cpu3.data      5899004                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total      5899004                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::system.cpu3.data     82679848                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     82679848                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::system.cpu3.data    185482011                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total    185482011                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu3.data      1314000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      1314000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::system.cpu3.data   7460900983                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   7460900983                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::system.cpu3.data   7466799987                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   7466799987                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::system.cpu3.data       419492                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total       419492                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::system.cpu3.data       128000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total       128000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::system.cpu3.data       547492                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total       547492                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::system.cpu3.data     0.030890                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.030890                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::system.cpu3.data     0.039668                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.039668                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::system.cpu3.data     0.651261                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.651261                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::system.cpu3.data     0.098416                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.098416                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::system.cpu3.data     0.371599                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.371599                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::system.cpu3.data     0.032222                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.032222                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::system.cpu3.data     0.032248                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.032248                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::system.cpu3.data 40258.789633                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 40258.789633                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::system.cpu3.data 43368.132693                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 43368.132693                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu3.data 38058.090323                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 38058.090323                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu3.data 37377.869801                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 37377.869801                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu3.data 27829.258965                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 27829.258965                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::system.cpu3.data 40839.578861                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 40839.578861                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::system.cpu3.data 40837.220933                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 40837.220933                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.waiting_on_retry              8077                       # Number of times sendTimingReq failed
system.cpu3.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                     4896005                       # DTB read hits
system.cpu4.dtb.read_misses                     88387                       # DTB read misses
system.cpu4.dtb.write_hits                     876073                       # DTB write hits
system.cpu4.dtb.write_misses                      114                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     5                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                 4984392                       # DTB read accesses
system.cpu4.dtb.write_accesses                 876187                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                          5772078                       # DTB hits
system.cpu4.dtb.misses                          88501                       # DTB misses
system.cpu4.dtb.accesses                      5860579                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.inst_hits                    18705955                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                18705955                       # ITB inst accesses
system.cpu4.itb.hits                         18705955                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                     18705955                       # DTB accesses
system.cpu4.numCycles                        71190073                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                   17523253                       # Number of instructions committed
system.cpu4.committedOps                     17777755                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses             14372504                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu4.num_func_calls                      95189                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts      2359953                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                    14372504                       # number of integer instructions
system.cpu4.num_fp_insts                           64                       # number of float instructions
system.cpu4.num_int_register_reads           20252164                       # number of times the integer registers were read
system.cpu4.num_int_register_writes          10220823                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_cc_register_reads            67989667                       # number of times the CC registers were read
system.cpu4.num_cc_register_writes           10949138                       # number of times the CC registers were written
system.cpu4.num_mem_refs                      5782327                       # number of memory refs
system.cpu4.num_load_insts                    4896686                       # Number of load instructions
system.cpu4.num_store_insts                    885641                       # Number of store instructions
system.cpu4.num_idle_cycles              978685.345936                       # Number of idle cycles
system.cpu4.num_busy_cycles              70211387.654064                       # Number of busy cycles
system.cpu4.not_idle_fraction                0.986253                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                    0.013747                       # Percentage of idle cycles
system.cpu4.Branches                          3010693                       # Number of branches fetched
system.cpu4.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu4.op_class::IntAlu                 12006003     67.49%     67.49% # Class of executed instruction
system.cpu4.op_class::IntMult                     236      0.00%     67.49% # Class of executed instruction
system.cpu4.op_class::IntDiv                        0      0.00%     67.49% # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0      0.00%     67.49% # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0      0.00%     67.49% # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0      0.00%     67.49% # Class of executed instruction
system.cpu4.op_class::FloatMult                     0      0.00%     67.49% # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0      0.00%     67.49% # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0      0.00%     67.49% # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0      0.00%     67.49% # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0      0.00%     67.49% # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0      0.00%     67.49% # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0      0.00%     67.49% # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0      0.00%     67.49% # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0      0.00%     67.49% # Class of executed instruction
system.cpu4.op_class::SimdMult                      0      0.00%     67.49% # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0      0.00%     67.49% # Class of executed instruction
system.cpu4.op_class::SimdShift                     0      0.00%     67.49% # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0      0.00%     67.49% # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0      0.00%     67.49% # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0      0.00%     67.49% # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0      0.00%     67.49% # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0      0.00%     67.49% # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0      0.00%     67.49% # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0      0.00%     67.49% # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 8      0.00%     67.49% # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0      0.00%     67.49% # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0      0.00%     67.49% # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0      0.00%     67.49% # Class of executed instruction
system.cpu4.op_class::MemRead                 4896686     27.53%     95.02% # Class of executed instruction
system.cpu4.op_class::MemWrite                 885641      4.98%    100.00% # Class of executed instruction
system.cpu4.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::total                  17788574                       # Class of executed instruction
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                      70                       # number of quiesce instructions executed
system.cpu4.icache.tags.replacements             3493                       # number of replacements
system.cpu4.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs           18856068                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs             3493                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs          5398.244489                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::system.cpu4.inst          128                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::system.cpu4.inst            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2          124                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses         37415403                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses        37415403                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::system.cpu4.inst     18702462                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       18702462                       # number of ReadReq hits
system.cpu4.icache.demand_hits::system.cpu4.inst     18702462                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        18702462                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::system.cpu4.inst     18702462                       # number of overall hits
system.cpu4.icache.overall_hits::total       18702462                       # number of overall hits
system.cpu4.icache.ReadReq_misses::system.cpu4.inst         3493                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total         3493                       # number of ReadReq misses
system.cpu4.icache.demand_misses::system.cpu4.inst         3493                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total          3493                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::system.cpu4.inst         3493                       # number of overall misses
system.cpu4.icache.overall_misses::total         3493                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::system.cpu4.inst     94841309                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     94841309                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::system.cpu4.inst     94841309                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     94841309                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::system.cpu4.inst     94841309                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     94841309                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::system.cpu4.inst     18705955                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     18705955                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::system.cpu4.inst     18705955                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     18705955                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::system.cpu4.inst     18705955                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     18705955                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::system.cpu4.inst     0.000187                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000187                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::system.cpu4.inst     0.000187                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000187                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::system.cpu4.inst     0.000187                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000187                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::system.cpu4.inst 27151.820498                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 27151.820498                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::system.cpu4.inst 27151.820498                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 27151.820498                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::system.cpu4.inst 27151.820498                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 27151.820498                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_misses::system.cpu4.inst         3493                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total         3493                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::system.cpu4.inst         3493                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total         3493                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::system.cpu4.inst         3493                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total         3493                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::system.cpu4.inst     87622691                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     87622691                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::system.cpu4.inst     87622691                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     87622691                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::system.cpu4.inst     87622691                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     87622691                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::system.cpu4.inst     0.000187                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000187                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::system.cpu4.inst     0.000187                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000187                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::system.cpu4.inst     0.000187                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000187                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::system.cpu4.inst 25085.225021                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 25085.225021                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::system.cpu4.inst 25085.225021                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 25085.225021                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::system.cpu4.inst 25085.225021                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 25085.225021                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.waiting_on_retry               300                       # Number of times sendTimingReq failed
system.cpu4.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu4.dcache.tags.replacements            89571                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          244.742882                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs            4605172                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs            89571                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            51.413650                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::system.cpu4.data   244.742882                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::system.cpu4.data     0.956027                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.956027                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          210                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2          209                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.820312                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses         11699868                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses        11699868                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::system.cpu4.data      4725181                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        4725181                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::system.cpu4.data       824302                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        824302                       # number of WriteReq hits
system.cpu4.dcache.SoftPFReq_hits::system.cpu4.data           97                       # number of SoftPFReq hits
system.cpu4.dcache.SoftPFReq_hits::total           97                       # number of SoftPFReq hits
system.cpu4.dcache.LoadLockedReq_hits::system.cpu4.data        19997                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total        19997                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::system.cpu4.data        10998                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total        10998                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::system.cpu4.data      5549483                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         5549483                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::system.cpu4.data      5549580                       # number of overall hits
system.cpu4.dcache.overall_hits::total        5549580                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::system.cpu4.data       148158                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       148158                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::system.cpu4.data        33971                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total        33971                       # number of WriteReq misses
system.cpu4.dcache.SoftPFReq_misses::system.cpu4.data          186                       # number of SoftPFReq misses
system.cpu4.dcache.SoftPFReq_misses::total          186                       # number of SoftPFReq misses
system.cpu4.dcache.LoadLockedReq_misses::system.cpu4.data         2374                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total         2374                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::system.cpu4.data         6698                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total         6698                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::system.cpu4.data       182129                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        182129                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::system.cpu4.data       182315                       # number of overall misses
system.cpu4.dcache.overall_misses::total       182315                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::system.cpu4.data   6227265096                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total   6227265096                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::system.cpu4.data   1533087347                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total   1533087347                       # number of WriteReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::system.cpu4.data     91669136                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::total     91669136                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::system.cpu4.data    196531489                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::total    196531489                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::system.cpu4.data      1815000                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::total      1815000                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.demand_miss_latency::system.cpu4.data   7760352443                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total   7760352443                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::system.cpu4.data   7760352443                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total   7760352443                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::system.cpu4.data      4873339                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      4873339                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::system.cpu4.data       858273                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       858273                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::system.cpu4.data          283                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::total          283                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::system.cpu4.data        22371                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total        22371                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::system.cpu4.data        17696                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total        17696                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::system.cpu4.data      5731612                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      5731612                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::system.cpu4.data      5731895                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      5731895                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::system.cpu4.data     0.030402                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.030402                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::system.cpu4.data     0.039581                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.039581                       # miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::system.cpu4.data     0.657244                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::total     0.657244                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::system.cpu4.data     0.106120                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.106120                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::system.cpu4.data     0.378504                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.378504                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::system.cpu4.data     0.031776                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.031776                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::system.cpu4.data     0.031807                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.031807                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::system.cpu4.data 42031.244320                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 42031.244320                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::system.cpu4.data 45129.296959                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 45129.296959                       # average WriteReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::system.cpu4.data 38613.789385                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::total 38613.789385                       # average LoadLockedReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::system.cpu4.data 29341.816811                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::total 29341.816811                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::system.cpu4.data          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::system.cpu4.data 42609.098183                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 42609.098183                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::system.cpu4.data 42565.627858                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 42565.627858                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         3700                       # number of writebacks
system.cpu4.dcache.writebacks::total             3700                       # number of writebacks
system.cpu4.dcache.LoadLockedReq_mshr_hits::system.cpu4.data          137                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::total          137                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::system.cpu4.data       148158                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total       148158                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::system.cpu4.data        33971                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total        33971                       # number of WriteReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::system.cpu4.data          186                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::total          186                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::system.cpu4.data         2237                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::total         2237                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::system.cpu4.data         6646                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::total         6646                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::system.cpu4.data       182129                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total       182129                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::system.cpu4.data       182315                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total       182315                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::system.cpu4.data   5926490784                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   5926490784                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::system.cpu4.data   1465014645                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total   1465014645                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::system.cpu4.data      3546004                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::total      3546004                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::system.cpu4.data     83510360                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::total     83510360                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::system.cpu4.data    183650511                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::total    183650511                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu4.data      1393000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::total      1393000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::system.cpu4.data   7391505429                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   7391505429                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::system.cpu4.data   7395051433                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total   7395051433                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_uncacheable_latency::system.cpu4.data       393490                       # number of ReadReq MSHR uncacheable cycles
system.cpu4.dcache.ReadReq_mshr_uncacheable_latency::total       393490                       # number of ReadReq MSHR uncacheable cycles
system.cpu4.dcache.WriteReq_mshr_uncacheable_latency::system.cpu4.data       161500                       # number of WriteReq MSHR uncacheable cycles
system.cpu4.dcache.WriteReq_mshr_uncacheable_latency::total       161500                       # number of WriteReq MSHR uncacheable cycles
system.cpu4.dcache.overall_mshr_uncacheable_latency::system.cpu4.data       554990                       # number of overall MSHR uncacheable cycles
system.cpu4.dcache.overall_mshr_uncacheable_latency::total       554990                       # number of overall MSHR uncacheable cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::system.cpu4.data     0.030402                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.030402                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::system.cpu4.data     0.039581                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.039581                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::system.cpu4.data     0.657244                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::total     0.657244                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::system.cpu4.data     0.099996                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::total     0.099996                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::system.cpu4.data     0.375565                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::total     0.375565                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::system.cpu4.data     0.031776                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.031776                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::system.cpu4.data     0.031807                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.031807                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::system.cpu4.data 40001.152715                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 40001.152715                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::system.cpu4.data 43125.449501                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 43125.449501                       # average WriteReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu4.data 19064.537634                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::total 19064.537634                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu4.data 37331.408136                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::total 37331.408136                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu4.data 27633.239693                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::total 27633.239693                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu4.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::system.cpu4.data 40583.901680                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 40583.901680                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::system.cpu4.data 40561.947360                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 40561.947360                       # average overall mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu4.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu4.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu4.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average overall mshr uncacheable latency
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.waiting_on_retry              8045                       # Number of times sendTimingReq failed
system.cpu4.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                     4879735                       # DTB read hits
system.cpu5.dtb.read_misses                     92346                       # DTB read misses
system.cpu5.dtb.write_hits                     905224                       # DTB write hits
system.cpu5.dtb.write_misses                      103                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     5                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                 4972081                       # DTB read accesses
system.cpu5.dtb.write_accesses                 905327                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                          5784959                       # DTB hits
system.cpu5.dtb.misses                          92449                       # DTB misses
system.cpu5.dtb.accesses                      5877408                       # DTB accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.itb.inst_hits                    18621642                       # ITB inst hits
system.cpu5.itb.inst_misses                         1                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                18621643                       # ITB inst accesses
system.cpu5.itb.hits                         18621642                       # DTB hits
system.cpu5.itb.misses                              1                       # DTB misses
system.cpu5.itb.accesses                     18621643                       # DTB accesses
system.cpu5.numCycles                        72019420                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                   17387296                       # Number of instructions committed
system.cpu5.committedOps                     17644403                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses             14320439                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                      95503                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts      2310780                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                    14320439                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads           20321162                       # number of times the integer registers were read
system.cpu5.num_int_register_writes          10226159                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_cc_register_reads            67539344                       # number of times the CC registers were read
system.cpu5.num_cc_register_writes           10768517                       # number of times the CC registers were written
system.cpu5.num_mem_refs                      5795203                       # number of memory refs
system.cpu5.num_load_insts                    4880272                       # Number of load instructions
system.cpu5.num_store_insts                    914931                       # Number of store instructions
system.cpu5.num_idle_cycles              173092.159178                       # Number of idle cycles
system.cpu5.num_busy_cycles              71846327.840822                       # Number of busy cycles
system.cpu5.not_idle_fraction                0.997597                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                    0.002403                       # Percentage of idle cycles
system.cpu5.Branches                          2947760                       # Number of branches fetched
system.cpu5.op_class::No_OpClass                    1      0.00%      0.00% # Class of executed instruction
system.cpu5.op_class::IntAlu                 11859790     67.17%     67.17% # Class of executed instruction
system.cpu5.op_class::IntMult                     201      0.00%     67.18% # Class of executed instruction
system.cpu5.op_class::IntDiv                        0      0.00%     67.18% # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0      0.00%     67.18% # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0      0.00%     67.18% # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0      0.00%     67.18% # Class of executed instruction
system.cpu5.op_class::FloatMult                     0      0.00%     67.18% # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0      0.00%     67.18% # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0      0.00%     67.18% # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0      0.00%     67.18% # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0      0.00%     67.18% # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0      0.00%     67.18% # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0      0.00%     67.18% # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0      0.00%     67.18% # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0      0.00%     67.18% # Class of executed instruction
system.cpu5.op_class::SimdMult                      0      0.00%     67.18% # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0      0.00%     67.18% # Class of executed instruction
system.cpu5.op_class::SimdShift                     0      0.00%     67.18% # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0      0.00%     67.18% # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0      0.00%     67.18% # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0      0.00%     67.18% # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0      0.00%     67.18% # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0      0.00%     67.18% # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0      0.00%     67.18% # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0      0.00%     67.18% # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 2      0.00%     67.18% # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0      0.00%     67.18% # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0      0.00%     67.18% # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0      0.00%     67.18% # Class of executed instruction
system.cpu5.op_class::MemRead                 4880272     27.64%     94.82% # Class of executed instruction
system.cpu5.op_class::MemWrite                 914931      5.18%    100.00% # Class of executed instruction
system.cpu5.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::total                  17655197                       # Class of executed instruction
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                      58                       # number of quiesce instructions executed
system.cpu5.icache.tags.replacements             3183                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs           18721088                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs             3183                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs          5881.585925                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::system.cpu5.inst          128                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::system.cpu5.inst            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::1           96                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::2           28                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses         37246467                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses        37246467                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::system.cpu5.inst     18618459                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       18618459                       # number of ReadReq hits
system.cpu5.icache.demand_hits::system.cpu5.inst     18618459                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        18618459                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::system.cpu5.inst     18618459                       # number of overall hits
system.cpu5.icache.overall_hits::total       18618459                       # number of overall hits
system.cpu5.icache.ReadReq_misses::system.cpu5.inst         3183                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total         3183                       # number of ReadReq misses
system.cpu5.icache.demand_misses::system.cpu5.inst         3183                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total          3183                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::system.cpu5.inst         3183                       # number of overall misses
system.cpu5.icache.overall_misses::total         3183                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::system.cpu5.inst     95030251                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     95030251                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::system.cpu5.inst     95030251                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     95030251                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::system.cpu5.inst     95030251                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     95030251                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::system.cpu5.inst     18621642                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     18621642                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::system.cpu5.inst     18621642                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     18621642                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::system.cpu5.inst     18621642                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     18621642                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::system.cpu5.inst     0.000171                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000171                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::system.cpu5.inst     0.000171                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000171                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::system.cpu5.inst     0.000171                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000171                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::system.cpu5.inst 29855.561106                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 29855.561106                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::system.cpu5.inst 29855.561106                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 29855.561106                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::system.cpu5.inst 29855.561106                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 29855.561106                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_misses::system.cpu5.inst         3183                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total         3183                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::system.cpu5.inst         3183                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total         3183                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::system.cpu5.inst         3183                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total         3183                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::system.cpu5.inst     88405749                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     88405749                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::system.cpu5.inst     88405749                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     88405749                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::system.cpu5.inst     88405749                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     88405749                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::system.cpu5.inst     0.000171                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000171                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::system.cpu5.inst     0.000171                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000171                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::system.cpu5.inst     0.000171                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000171                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::system.cpu5.inst 27774.347785                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 27774.347785                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::system.cpu5.inst 27774.347785                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 27774.347785                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::system.cpu5.inst 27774.347785                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 27774.347785                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.waiting_on_retry               266                       # Number of times sendTimingReq failed
system.cpu5.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu5.dcache.tags.replacements            94094                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          245.015636                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs            6945702                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs            94094                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs            73.816630                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::system.cpu5.data   245.015636                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::system.cpu5.data     0.957092                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.957092                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          218                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::1           64                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2          153                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.851562                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses         11729874                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses        11729874                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::system.cpu5.data      4704377                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        4704377                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::system.cpu5.data       850987                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        850987                       # number of WriteReq hits
system.cpu5.dcache.SoftPFReq_hits::system.cpu5.data          104                       # number of SoftPFReq hits
system.cpu5.dcache.SoftPFReq_hits::total          104                       # number of SoftPFReq hits
system.cpu5.dcache.LoadLockedReq_hits::system.cpu5.data        20486                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total        20486                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::system.cpu5.data        11305                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total        11305                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::system.cpu5.data      5555364                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         5555364                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::system.cpu5.data      5555468                       # number of overall hits
system.cpu5.dcache.overall_hits::total        5555468                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::system.cpu5.data       152282                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       152282                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::system.cpu5.data        35853                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total        35853                       # number of WriteReq misses
system.cpu5.dcache.SoftPFReq_misses::system.cpu5.data          151                       # number of SoftPFReq misses
system.cpu5.dcache.SoftPFReq_misses::total          151                       # number of SoftPFReq misses
system.cpu5.dcache.LoadLockedReq_misses::system.cpu5.data         2323                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total         2323                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::system.cpu5.data         6970                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total         6970                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::system.cpu5.data       188135                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        188135                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::system.cpu5.data       188286                       # number of overall misses
system.cpu5.dcache.overall_misses::total       188286                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::system.cpu5.data   6485146951                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total   6485146951                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::system.cpu5.data   1640055328                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total   1640055328                       # number of WriteReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::system.cpu5.data     87572157                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::total     87572157                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::system.cpu5.data    208998490                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::total    208998490                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::system.cpu5.data      2001499                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::total      2001499                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.demand_miss_latency::system.cpu5.data   8125202279                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total   8125202279                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::system.cpu5.data   8125202279                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total   8125202279                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::system.cpu5.data      4856659                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      4856659                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::system.cpu5.data       886840                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       886840                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::system.cpu5.data          255                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::total          255                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::system.cpu5.data        22809                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total        22809                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::system.cpu5.data        18275                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total        18275                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::system.cpu5.data      5743499                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      5743499                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::system.cpu5.data      5743754                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      5743754                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::system.cpu5.data     0.031355                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.031355                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::system.cpu5.data     0.040428                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.040428                       # miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::system.cpu5.data     0.592157                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::total     0.592157                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::system.cpu5.data     0.101846                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.101846                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::system.cpu5.data     0.381395                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.381395                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::system.cpu5.data     0.032756                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.032756                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::system.cpu5.data     0.032781                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.032781                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::system.cpu5.data 42586.431430                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 42586.431430                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::system.cpu5.data 45743.879954                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 45743.879954                       # average WriteReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::system.cpu5.data 37697.872148                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::total 37697.872148                       # average LoadLockedReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::system.cpu5.data 29985.436155                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::total 29985.436155                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::system.cpu5.data          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::system.cpu5.data 43188.148292                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 43188.148292                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::system.cpu5.data 43153.512630                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 43153.512630                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         3754                       # number of writebacks
system.cpu5.dcache.writebacks::total             3754                       # number of writebacks
system.cpu5.dcache.LoadLockedReq_mshr_hits::system.cpu5.data          118                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.LoadLockedReq_mshr_hits::total          118                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::system.cpu5.data       152282                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total       152282                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::system.cpu5.data        35853                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total        35853                       # number of WriteReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::system.cpu5.data          151                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::total          151                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::system.cpu5.data         2205                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::total         2205                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::system.cpu5.data         6918                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::total         6918                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::system.cpu5.data       188135                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total       188135                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::system.cpu5.data       188286                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total       188286                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::system.cpu5.data   6176146797                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   6176146797                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::system.cpu5.data   1568202654                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total   1568202654                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::system.cpu5.data      3662005                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::total      3662005                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::system.cpu5.data     79502835                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::total     79502835                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::system.cpu5.data    195558510                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::total    195558510                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu5.data      1596501                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::total      1596501                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::system.cpu5.data   7744349451                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total   7744349451                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::system.cpu5.data   7748011456                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total   7748011456                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::system.cpu5.data       407984                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::total       407984                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.WriteReq_mshr_uncacheable_latency::system.cpu5.data       173500                       # number of WriteReq MSHR uncacheable cycles
system.cpu5.dcache.WriteReq_mshr_uncacheable_latency::total       173500                       # number of WriteReq MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::system.cpu5.data       581484                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::total       581484                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::system.cpu5.data     0.031355                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.031355                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::system.cpu5.data     0.040428                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.040428                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::system.cpu5.data     0.592157                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::total     0.592157                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::system.cpu5.data     0.096672                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::total     0.096672                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::system.cpu5.data     0.378550                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::total     0.378550                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::system.cpu5.data     0.032756                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.032756                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::system.cpu5.data     0.032781                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.032781                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::system.cpu5.data 40557.300252                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 40557.300252                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::system.cpu5.data 43739.788972                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 43739.788972                       # average WriteReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu5.data 24251.688742                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::total 24251.688742                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu5.data 36055.707483                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::total 36055.707483                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu5.data 28268.070252                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::total 28268.070252                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu5.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::system.cpu5.data 41163.789040                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 41163.789040                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::system.cpu5.data 41150.226018                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 41150.226018                       # average overall mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu5.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average overall mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.waiting_on_retry              8147                       # Number of times sendTimingReq failed
system.cpu5.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                     4928140                       # DTB read hits
system.cpu6.dtb.read_misses                     90059                       # DTB read misses
system.cpu6.dtb.write_hits                     888313                       # DTB write hits
system.cpu6.dtb.write_misses                      112                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     3                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                 5018199                       # DTB read accesses
system.cpu6.dtb.write_accesses                 888425                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                          5816453                       # DTB hits
system.cpu6.dtb.misses                          90171                       # DTB misses
system.cpu6.dtb.accesses                      5906624                       # DTB accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.itb.inst_hits                    18819435                       # ITB inst hits
system.cpu6.itb.inst_misses                        12                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                18819447                       # ITB inst accesses
system.cpu6.itb.hits                         18819435                       # DTB hits
system.cpu6.itb.misses                             12                       # DTB misses
system.cpu6.itb.accesses                     18819447                       # DTB accesses
system.cpu6.numCycles                        71989343                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                   17618879                       # Number of instructions committed
system.cpu6.committedOps                     17873669                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses             14462290                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu6.num_func_calls                      95388                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts      2366252                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                    14462290                       # number of integer instructions
system.cpu6.num_fp_insts                           64                       # number of float instructions
system.cpu6.num_int_register_reads           20410531                       # number of times the integer registers were read
system.cpu6.num_int_register_writes          10293742                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_cc_register_reads            68374562                       # number of times the CC registers were read
system.cpu6.num_cc_register_writes           10985022                       # number of times the CC registers were written
system.cpu6.num_mem_refs                      5826783                       # number of memory refs
system.cpu6.num_load_insts                    4928812                       # Number of load instructions
system.cpu6.num_store_insts                    897971                       # Number of store instructions
system.cpu6.num_idle_cycles              199599.944751                       # Number of idle cycles
system.cpu6.num_busy_cycles              71789743.055249                       # Number of busy cycles
system.cpu6.not_idle_fraction                0.997227                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                    0.002773                       # Percentage of idle cycles
system.cpu6.Branches                          3017958                       # Number of branches fetched
system.cpu6.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu6.op_class::IntAlu                 12057512     67.42%     67.42% # Class of executed instruction
system.cpu6.op_class::IntMult                     230      0.00%     67.42% # Class of executed instruction
system.cpu6.op_class::IntDiv                        0      0.00%     67.42% # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0      0.00%     67.42% # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0      0.00%     67.42% # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0      0.00%     67.42% # Class of executed instruction
system.cpu6.op_class::FloatMult                     0      0.00%     67.42% # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0      0.00%     67.42% # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0      0.00%     67.42% # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0      0.00%     67.42% # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0      0.00%     67.42% # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0      0.00%     67.42% # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0      0.00%     67.42% # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0      0.00%     67.42% # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0      0.00%     67.42% # Class of executed instruction
system.cpu6.op_class::SimdMult                      0      0.00%     67.42% # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0      0.00%     67.42% # Class of executed instruction
system.cpu6.op_class::SimdShift                     0      0.00%     67.42% # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0      0.00%     67.42% # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0      0.00%     67.42% # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0      0.00%     67.42% # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0      0.00%     67.42% # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0      0.00%     67.42% # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0      0.00%     67.42% # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0      0.00%     67.42% # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 8      0.00%     67.42% # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0      0.00%     67.42% # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0      0.00%     67.42% # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0      0.00%     67.42% # Class of executed instruction
system.cpu6.op_class::MemRead                 4928812     27.56%     94.98% # Class of executed instruction
system.cpu6.op_class::MemWrite                 897971      5.02%    100.00% # Class of executed instruction
system.cpu6.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::total                  17884533                       # Class of executed instruction
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                      63                       # number of quiesce instructions executed
system.cpu6.icache.tags.replacements             3242                       # number of replacements
system.cpu6.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs           18866943                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs             3242                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs          5819.538248                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::system.cpu6.inst          128                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::system.cpu6.inst            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::2           89                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses         37642112                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses        37642112                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::system.cpu6.inst     18816193                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       18816193                       # number of ReadReq hits
system.cpu6.icache.demand_hits::system.cpu6.inst     18816193                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        18816193                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::system.cpu6.inst     18816193                       # number of overall hits
system.cpu6.icache.overall_hits::total       18816193                       # number of overall hits
system.cpu6.icache.ReadReq_misses::system.cpu6.inst         3242                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total         3242                       # number of ReadReq misses
system.cpu6.icache.demand_misses::system.cpu6.inst         3242                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total          3242                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::system.cpu6.inst         3242                       # number of overall misses
system.cpu6.icache.overall_misses::total         3242                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::system.cpu6.inst    101765351                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total    101765351                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::system.cpu6.inst    101765351                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total    101765351                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::system.cpu6.inst    101765351                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total    101765351                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::system.cpu6.inst     18819435                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     18819435                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::system.cpu6.inst     18819435                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     18819435                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::system.cpu6.inst     18819435                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     18819435                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::system.cpu6.inst     0.000172                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000172                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::system.cpu6.inst     0.000172                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000172                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::system.cpu6.inst     0.000172                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000172                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::system.cpu6.inst 31389.682603                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 31389.682603                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::system.cpu6.inst 31389.682603                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 31389.682603                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::system.cpu6.inst 31389.682603                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 31389.682603                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_misses::system.cpu6.inst         3242                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total         3242                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::system.cpu6.inst         3242                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total         3242                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::system.cpu6.inst         3242                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total         3242                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::system.cpu6.inst     95079649                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     95079649                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::system.cpu6.inst     95079649                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     95079649                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::system.cpu6.inst     95079649                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     95079649                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::system.cpu6.inst     0.000172                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000172                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::system.cpu6.inst     0.000172                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000172                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::system.cpu6.inst     0.000172                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000172                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::system.cpu6.inst 29327.467304                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 29327.467304                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::system.cpu6.inst 29327.467304                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 29327.467304                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::system.cpu6.inst 29327.467304                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 29327.467304                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.waiting_on_retry               238                       # Number of times sendTimingReq failed
system.cpu6.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu6.dcache.tags.replacements            91554                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          245.021161                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs            5358791                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs            91554                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs            58.531479                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle     4266572227000                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::system.cpu6.data   245.021161                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::system.cpu6.data     0.957114                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.957114                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          217                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2          193                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.847656                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses         11790856                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses        11790856                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::system.cpu6.data      4754921                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        4754921                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::system.cpu6.data       835468                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total        835468                       # number of WriteReq hits
system.cpu6.dcache.SoftPFReq_hits::system.cpu6.data          141                       # number of SoftPFReq hits
system.cpu6.dcache.SoftPFReq_hits::total          141                       # number of SoftPFReq hits
system.cpu6.dcache.LoadLockedReq_hits::system.cpu6.data        20152                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total        20152                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::system.cpu6.data        11059                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total        11059                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::system.cpu6.data      5590389                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total         5590389                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::system.cpu6.data      5590530                       # number of overall hits
system.cpu6.dcache.overall_hits::total        5590530                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::system.cpu6.data       150324                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total       150324                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::system.cpu6.data        34867                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total        34867                       # number of WriteReq misses
system.cpu6.dcache.SoftPFReq_misses::system.cpu6.data          165                       # number of SoftPFReq misses
system.cpu6.dcache.SoftPFReq_misses::total          165                       # number of SoftPFReq misses
system.cpu6.dcache.LoadLockedReq_misses::system.cpu6.data         2425                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total         2425                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::system.cpu6.data         6825                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total         6825                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::system.cpu6.data       185191                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total        185191                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::system.cpu6.data       185356                       # number of overall misses
system.cpu6.dcache.overall_misses::total       185356                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::system.cpu6.data   6345189203                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total   6345189203                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::system.cpu6.data   1595069832                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total   1595069832                       # number of WriteReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::system.cpu6.data     91577622                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::total     91577622                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::system.cpu6.data    205019989                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::total    205019989                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondFailReq_miss_latency::system.cpu6.data      1753500                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.StoreCondFailReq_miss_latency::total      1753500                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.demand_miss_latency::system.cpu6.data   7940259035                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total   7940259035                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::system.cpu6.data   7940259035                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total   7940259035                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::system.cpu6.data      4905245                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      4905245                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::system.cpu6.data       870335                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total       870335                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::system.cpu6.data          306                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::total          306                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::system.cpu6.data        22577                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total        22577                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::system.cpu6.data        17884                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total        17884                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::system.cpu6.data      5775580                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total      5775580                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::system.cpu6.data      5775886                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total      5775886                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::system.cpu6.data     0.030646                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.030646                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::system.cpu6.data     0.040062                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.040062                       # miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::system.cpu6.data     0.539216                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::total     0.539216                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::system.cpu6.data     0.107410                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.107410                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::system.cpu6.data     0.381626                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.381626                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::system.cpu6.data     0.032064                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.032064                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::system.cpu6.data     0.032091                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.032091                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::system.cpu6.data 42210.087564                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 42210.087564                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::system.cpu6.data 45747.263372                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 45747.263372                       # average WriteReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::system.cpu6.data 37763.967835                       # average LoadLockedReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::total 37763.967835                       # average LoadLockedReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::system.cpu6.data 30039.558828                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::total 30039.558828                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::system.cpu6.data          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::system.cpu6.data 42876.052481                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 42876.052481                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::system.cpu6.data 42837.885124                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 42837.885124                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         3760                       # number of writebacks
system.cpu6.dcache.writebacks::total             3760                       # number of writebacks
system.cpu6.dcache.LoadLockedReq_mshr_hits::system.cpu6.data          130                       # number of LoadLockedReq MSHR hits
system.cpu6.dcache.LoadLockedReq_mshr_hits::total          130                       # number of LoadLockedReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::system.cpu6.data       150324                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total       150324                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::system.cpu6.data        34867                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total        34867                       # number of WriteReq MSHR misses
system.cpu6.dcache.SoftPFReq_mshr_misses::system.cpu6.data          165                       # number of SoftPFReq MSHR misses
system.cpu6.dcache.SoftPFReq_mshr_misses::total          165                       # number of SoftPFReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::system.cpu6.data         2295                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::total         2295                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::system.cpu6.data         6768                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::total         6768                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::system.cpu6.data       185191                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total       185191                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::system.cpu6.data       185356                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total       185356                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::system.cpu6.data   6039780591                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total   6039780591                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::system.cpu6.data   1525195160                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total   1525195160                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.SoftPFReq_mshr_miss_latency::system.cpu6.data      3946005                       # number of SoftPFReq MSHR miss cycles
system.cpu6.dcache.SoftPFReq_mshr_miss_latency::total      3946005                       # number of SoftPFReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::system.cpu6.data     82822869                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::total     82822869                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::system.cpu6.data    191893011                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::total    191893011                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu6.data      1333500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::total      1333500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::system.cpu6.data   7564975751                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total   7564975751                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::system.cpu6.data   7568921756                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total   7568921756                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_uncacheable_latency::system.cpu6.data       411486                       # number of ReadReq MSHR uncacheable cycles
system.cpu6.dcache.ReadReq_mshr_uncacheable_latency::total       411486                       # number of ReadReq MSHR uncacheable cycles
system.cpu6.dcache.WriteReq_mshr_uncacheable_latency::system.cpu6.data       244000                       # number of WriteReq MSHR uncacheable cycles
system.cpu6.dcache.WriteReq_mshr_uncacheable_latency::total       244000                       # number of WriteReq MSHR uncacheable cycles
system.cpu6.dcache.overall_mshr_uncacheable_latency::system.cpu6.data       655486                       # number of overall MSHR uncacheable cycles
system.cpu6.dcache.overall_mshr_uncacheable_latency::total       655486                       # number of overall MSHR uncacheable cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::system.cpu6.data     0.030646                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.030646                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::system.cpu6.data     0.040062                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.040062                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_mshr_miss_rate::system.cpu6.data     0.539216                       # mshr miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_mshr_miss_rate::total     0.539216                       # mshr miss rate for SoftPFReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::system.cpu6.data     0.101652                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::total     0.101652                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::system.cpu6.data     0.378439                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::total     0.378439                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::system.cpu6.data     0.032064                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.032064                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::system.cpu6.data     0.032091                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.032091                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::system.cpu6.data 40178.418556                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 40178.418556                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::system.cpu6.data 43743.228841                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 43743.228841                       # average WriteReq mshr miss latency
system.cpu6.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu6.data 23915.181818                       # average SoftPFReq mshr miss latency
system.cpu6.dcache.SoftPFReq_avg_mshr_miss_latency::total 23915.181818                       # average SoftPFReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu6.data 36088.396078                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::total 36088.396078                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu6.data 28352.986259                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::total 28352.986259                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu6.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::system.cpu6.data 40849.586378                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 40849.586378                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::system.cpu6.data 40834.511729                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 40834.511729                       # average overall mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu6.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu6.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu6.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu6.dcache.overall_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average overall mshr uncacheable latency
system.cpu6.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.waiting_on_retry              8272                       # Number of times sendTimingReq failed
system.cpu6.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                     4911163                       # DTB read hits
system.cpu7.dtb.read_misses                     89091                       # DTB read misses
system.cpu7.dtb.write_hits                     887749                       # DTB write hits
system.cpu7.dtb.write_misses                      124                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       3                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     3                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                 5000254                       # DTB read accesses
system.cpu7.dtb.write_accesses                 887873                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                          5798912                       # DTB hits
system.cpu7.dtb.misses                          89215                       # DTB misses
system.cpu7.dtb.accesses                      5888127                       # DTB accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.itb.inst_hits                    18762295                       # ITB inst hits
system.cpu7.itb.inst_misses                         3                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                18762298                       # ITB inst accesses
system.cpu7.itb.hits                         18762295                       # DTB hits
system.cpu7.itb.misses                              3                       # DTB misses
system.cpu7.itb.accesses                     18762298                       # DTB accesses
system.cpu7.numCycles                        72178712                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                   17565479                       # Number of instructions committed
system.cpu7.committedOps                     17825794                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses             14425712                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                   145                       # Number of float alu accesses
system.cpu7.num_func_calls                      96737                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts      2359183                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                    14425712                       # number of integer instructions
system.cpu7.num_fp_insts                          145                       # number of float instructions
system.cpu7.num_int_register_reads           20363010                       # number of times the integer registers were read
system.cpu7.num_int_register_writes          10268182                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                  81                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                 64                       # number of times the floating registers were written
system.cpu7.num_cc_register_reads            68180826                       # number of times the CC registers were read
system.cpu7.num_cc_register_writes           10949713                       # number of times the CC registers were written
system.cpu7.num_mem_refs                      5809577                       # number of memory refs
system.cpu7.num_load_insts                    4912004                       # Number of load instructions
system.cpu7.num_store_insts                    897573                       # Number of store instructions
system.cpu7.num_idle_cycles              949838.670868                       # Number of idle cycles
system.cpu7.num_busy_cycles              71228873.329132                       # Number of busy cycles
system.cpu7.not_idle_fraction                0.986840                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                    0.013160                       # Percentage of idle cycles
system.cpu7.Branches                          3010200                       # Number of branches fetched
system.cpu7.op_class::No_OpClass                    1      0.00%      0.00% # Class of executed instruction
system.cpu7.op_class::IntAlu                 12027280     67.43%     67.43% # Class of executed instruction
system.cpu7.op_class::IntMult                     227      0.00%     67.43% # Class of executed instruction
system.cpu7.op_class::IntDiv                        0      0.00%     67.43% # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0      0.00%     67.43% # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0      0.00%     67.43% # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0      0.00%     67.43% # Class of executed instruction
system.cpu7.op_class::FloatMult                     0      0.00%     67.43% # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0      0.00%     67.43% # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0      0.00%     67.43% # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0      0.00%     67.43% # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0      0.00%     67.43% # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0      0.00%     67.43% # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0      0.00%     67.43% # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0      0.00%     67.43% # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0      0.00%     67.43% # Class of executed instruction
system.cpu7.op_class::SimdMult                      0      0.00%     67.43% # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0      0.00%     67.43% # Class of executed instruction
system.cpu7.op_class::SimdShift                     0      0.00%     67.43% # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0      0.00%     67.43% # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0      0.00%     67.43% # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0      0.00%     67.43% # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0      0.00%     67.43% # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0      0.00%     67.43% # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0      0.00%     67.43% # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0      0.00%     67.43% # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                17      0.00%     67.43% # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0      0.00%     67.43% # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0      0.00%     67.43% # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0      0.00%     67.43% # Class of executed instruction
system.cpu7.op_class::MemRead                 4912004     27.54%     94.97% # Class of executed instruction
system.cpu7.op_class::MemWrite                 897573      5.03%    100.00% # Class of executed instruction
system.cpu7.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::total                  17837102                       # Class of executed instruction
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                      64                       # number of quiesce instructions executed
system.cpu7.icache.tags.replacements             3798                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs           18773596                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs             3798                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs          4943.021590                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::system.cpu7.inst          128                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::system.cpu7.inst            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::1           63                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2           34                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses         37528388                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses        37528388                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::system.cpu7.inst     18758497                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total       18758497                       # number of ReadReq hits
system.cpu7.icache.demand_hits::system.cpu7.inst     18758497                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total        18758497                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::system.cpu7.inst     18758497                       # number of overall hits
system.cpu7.icache.overall_hits::total       18758497                       # number of overall hits
system.cpu7.icache.ReadReq_misses::system.cpu7.inst         3798                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total         3798                       # number of ReadReq misses
system.cpu7.icache.demand_misses::system.cpu7.inst         3798                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total          3798                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::system.cpu7.inst         3798                       # number of overall misses
system.cpu7.icache.overall_misses::total         3798                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::system.cpu7.inst    103752375                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total    103752375                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::system.cpu7.inst    103752375                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total    103752375                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::system.cpu7.inst    103752375                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total    103752375                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::system.cpu7.inst     18762295                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total     18762295                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::system.cpu7.inst     18762295                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total     18762295                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::system.cpu7.inst     18762295                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total     18762295                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::system.cpu7.inst     0.000202                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000202                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::system.cpu7.inst     0.000202                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000202                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::system.cpu7.inst     0.000202                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000202                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::system.cpu7.inst 27317.634281                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 27317.634281                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::system.cpu7.inst 27317.634281                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 27317.634281                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::system.cpu7.inst 27317.634281                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 27317.634281                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_misses::system.cpu7.inst         3798                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total         3798                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::system.cpu7.inst         3798                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total         3798                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::system.cpu7.inst         3798                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total         3798                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::system.cpu7.inst     95924625                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     95924625                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::system.cpu7.inst     95924625                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     95924625                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::system.cpu7.inst     95924625                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     95924625                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::system.cpu7.inst     0.000202                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000202                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::system.cpu7.inst     0.000202                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000202                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::system.cpu7.inst     0.000202                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000202                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::system.cpu7.inst 25256.615324                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 25256.615324                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::system.cpu7.inst 25256.615324                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 25256.615324                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::system.cpu7.inst 25256.615324                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 25256.615324                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.waiting_on_retry               317                       # Number of times sendTimingReq failed
system.cpu7.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu7.dcache.tags.replacements            90938                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          245.147102                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs            5658525                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs            90938                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            62.223988                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::system.cpu7.data   245.147102                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::system.cpu7.data     0.957606                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.957606                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          248                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::1           83                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2          146                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses         11749446                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses        11749446                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::system.cpu7.data      4742938                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total        4742938                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::system.cpu7.data       837728                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total        837728                       # number of WriteReq hits
system.cpu7.dcache.SoftPFReq_hits::system.cpu7.data          161                       # number of SoftPFReq hits
system.cpu7.dcache.SoftPFReq_hits::total          161                       # number of SoftPFReq hits
system.cpu7.dcache.LoadLockedReq_hits::system.cpu7.data        20293                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total        20293                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::system.cpu7.data        11232                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total        11232                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::system.cpu7.data      5580666                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total         5580666                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::system.cpu7.data      5580827                       # number of overall hits
system.cpu7.dcache.overall_hits::total        5580827                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::system.cpu7.data       145229                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total       145229                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::system.cpu7.data        31861                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total        31861                       # number of WriteReq misses
system.cpu7.dcache.SoftPFReq_misses::system.cpu7.data          192                       # number of SoftPFReq misses
system.cpu7.dcache.SoftPFReq_misses::total          192                       # number of SoftPFReq misses
system.cpu7.dcache.LoadLockedReq_misses::system.cpu7.data         2334                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total         2334                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::system.cpu7.data         6820                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total         6820                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::system.cpu7.data       177090                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        177090                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::system.cpu7.data       177282                       # number of overall misses
system.cpu7.dcache.overall_misses::total       177282                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::system.cpu7.data   6198878208                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total   6198878208                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::system.cpu7.data   1476668858                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total   1476668858                       # number of WriteReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::system.cpu7.data     89502610                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::total     89502610                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::system.cpu7.data    203891996                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::total    203891996                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondFailReq_miss_latency::system.cpu7.data      2274000                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.StoreCondFailReq_miss_latency::total      2274000                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.demand_miss_latency::system.cpu7.data   7675547066                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total   7675547066                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::system.cpu7.data   7675547066                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total   7675547066                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::system.cpu7.data      4888167                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      4888167                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::system.cpu7.data       869589                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total       869589                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::system.cpu7.data          353                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::total          353                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::system.cpu7.data        22627                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total        22627                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::system.cpu7.data        18052                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total        18052                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::system.cpu7.data      5757756                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total      5757756                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::system.cpu7.data      5758109                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total      5758109                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::system.cpu7.data     0.029710                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.029710                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::system.cpu7.data     0.036639                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.036639                       # miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::system.cpu7.data     0.543909                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::total     0.543909                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::system.cpu7.data     0.103151                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.103151                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::system.cpu7.data     0.377797                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.377797                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::system.cpu7.data     0.030757                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.030757                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::system.cpu7.data     0.030788                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.030788                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::system.cpu7.data 42683.473741                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 42683.473741                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::system.cpu7.data 46347.222560                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 46347.222560                       # average WriteReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::system.cpu7.data 38347.305056                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::total 38347.305056                       # average LoadLockedReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::system.cpu7.data 29896.187097                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::total 29896.187097                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::system.cpu7.data          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::system.cpu7.data 43342.634062                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 43342.634062                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::system.cpu7.data 43295.693110                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 43295.693110                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks         4045                       # number of writebacks
system.cpu7.dcache.writebacks::total             4045                       # number of writebacks
system.cpu7.dcache.LoadLockedReq_mshr_hits::system.cpu7.data          146                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.LoadLockedReq_mshr_hits::total          146                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::system.cpu7.data       145229                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total       145229                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::system.cpu7.data        31861                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total        31861                       # number of WriteReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::system.cpu7.data          192                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::total          192                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::system.cpu7.data         2188                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::total         2188                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::system.cpu7.data         6768                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::total         6768                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::system.cpu7.data       177090                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total       177090                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::system.cpu7.data       177282                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total       177282                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::system.cpu7.data   5904102636                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total   5904102636                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::system.cpu7.data   1412820134                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total   1412820134                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::system.cpu7.data      4071507                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::total      4071507                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::system.cpu7.data     80890375                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::total     80890375                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::system.cpu7.data    190758004                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::total    190758004                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu7.data      1868000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::total      1868000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::system.cpu7.data   7316922770                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total   7316922770                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::system.cpu7.data   7320994277                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total   7320994277                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::system.cpu7.data       575491                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::total       575491                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::system.cpu7.data       245000                       # number of WriteReq MSHR uncacheable cycles
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::total       245000                       # number of WriteReq MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::system.cpu7.data       820491                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::total       820491                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::system.cpu7.data     0.029710                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.029710                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::system.cpu7.data     0.036639                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.036639                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::system.cpu7.data     0.543909                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::total     0.543909                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::system.cpu7.data     0.096699                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::total     0.096699                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::system.cpu7.data     0.374917                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::total     0.374917                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::system.cpu7.data     0.030757                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.030757                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::system.cpu7.data     0.030788                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.030788                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::system.cpu7.data 40653.744335                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 40653.744335                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::system.cpu7.data 44343.245159                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 44343.245159                       # average WriteReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu7.data 21205.765625                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::total 21205.765625                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu7.data 36970.006856                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::total 36970.006856                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu7.data 28185.284279                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::total 28185.284279                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu7.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::system.cpu7.data 41317.537806                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 41317.537806                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::system.cpu7.data 41295.756349                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 41295.756349                       # average overall mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average overall mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.waiting_on_retry              7949                       # Number of times sendTimingReq failed
system.cpu7.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
sim_ticks.host 36089372000 # Number of ticks simulated [sim_ticks]
system.mem_ctrls.total_actEnergy                       -1015352150.400000
system.mem_ctrls.total_actEnergy                       1187666928.000000
system.pim_vault_ctrls.total_actEnergy                       0.000000
system.pim_vault_ctrls.total_actEnergy                       0.000000
system.mem_ctrls.total_preEnergy                       -684959784.000000
system.mem_ctrls.total_preEnergy                       801203880.000000
system.pim_vault_ctrls.total_preEnergy                       0.000000
system.pim_vault_ctrls.total_preEnergy                       0.000000
system.mem_ctrls.total_readEnergy                       -5518877644.799999
system.mem_ctrls.total_readEnergy                       6597113203.199999
system.pim_vault_ctrls.total_readEnergy                       0.000000
system.pim_vault_ctrls.total_readEnergy                       0.000000
system.mem_ctrls.total_writeEnergy                       -732512471.040000
system.mem_ctrls.total_writeEnergy                       768063098.880000
system.pim_vault_ctrls.total_writeEnergy                       0.000000
system.pim_vault_ctrls.total_writeEnergy                       0.000000
system.mem_ctrls.total_refreshEnergy                       -715067031552.000000
system.mem_ctrls.total_refreshEnergy                       734750483005.438599
system.pim_vault_ctrls.total_refreshEnergy                       0.000000
system.pim_vault_ctrls.total_refreshEnergy                       0.000000
system.mem_ctrls.total_actBackEnergy                       -223784291436.479919
system.mem_ctrls.total_actBackEnergy                       231119619338.880035
system.pim_vault_ctrls.total_actBackEnergy                       0.000000
system.pim_vault_ctrls.total_actBackEnergy                       0.000000
system.mem_ctrls.total_preBackEnergy                       -9872132450640.000000
system.mem_ctrls.total_preBackEnergy                       10142848932576.000000
system.pim_vault_ctrls.total_preBackEnergy                       0.000000
system.pim_vault_ctrls.total_preBackEnergy                       0.000000
total_sim_seconds                       0.036089
system.cpu.totalNumCycles                       574166342.000000
system.pim.totalNumCycles                       0.000000
system.cpu.totalIdleCycles                       4220901.503287
system.pim.totalIdleCycles                       0.000000
system.cpu.int_instructions                       115265616.000000
system.pim.int_instructions                       0.000000
system.cpu.fp_instructions                       337.000000
system.pim.fp_instructions                       0.000000
system.cpu.branch_instructions                       24013066.000000
system.pim.branch_instructions                       0.000000
system.cpu.load_instructions                       39277407.000000
system.pim.load_instructions                       0.000000
system.cpu.store_instructions                       7180391.000000
system.pim.store_instructions                       0.000000
system.cpu.committed_instructions                       140353837.000000
system.pim.committed_instructions                       0.000000
system.cpu.int_regfile_reads                       162773251.000000
system.pim.int_regfile_reads                       0.000000
system.cpu.int_regfile_writes                       82081288.000000
system.pim.int_regfile_writes                       0.000000
system.cpu.float_regfile_reads                       273.000000
system.pim.float_regfile_reads                       0.000000
system.cpu.float_regfile_writes                       64.000000
system.pim.float_regfile_writes                       0.000000
system.cpu.function_calls                       763629.000000
system.pim.function_calls                       0.000000
system.cpu.ialu_accesses                       115265616.000000
system.pim.ialu_accesses                       0.000000
system.cpu.fpu_accesses                       337.000000
system.pim.fpu_accesses                       0.000000
system.cpu.itlb.total_accesses                       149976524.000000
system.pim.itlb.total_accesses                       0.000000
system.cpu.itlb.total_misses                       16.000000
system.pim.itlb.total_misses                       0.000000
system.cpu.icache.read_accesses                       149976508.000000
system.pim.icache.read_accesses                       0.000000
system.cpu.icache.read_misses                       26679.000000
system.pim.icache.read_misses                       0.000000
system.cpu.dcache.read_accesses                       39089124.000000
system.pim.dcache.read_accesses                       0.000000
system.cpu.dcache.write_accesses                       6959268.000000
system.pim.dcache.write_accesses                       0.000000
system.cpu.dtlb.total_accesses                       47096925.000000
system.pim.dtlb.total_accesses                       0.000000
system.cpu.dtlb.total_misses                       721033.000000
system.pim.dtlb.total_misses                       0.000000
system.cpu.dcache.read_misses                       1191595.000000
system.pim.dcache.read_misses                       0.000000
system.cpu.dcache.write_misses                       271748.000000
system.pim.dcache.write_misses                       0.000000
total_interconnect_accesses                       4432050
system.mem_ctrls.total_reads                       270623.000000
system.pim_vault_ctrls.total_reads                       0.000000
system.mem_ctrls.total_writes                       10726.000000
system.pim_vault_ctrls.total_writes                       0.000000
system.mem_ctrls.activations                       284915.000000
system.pim_vault_ctrls.activations                       0.000000
system.mem_ctrls.total_readRowHits                       1889198.000000
system.pim_vault_ctrls.total_readRowHits                       0.000000
system.mem_ctrls.total_writeRowHits                       71560.000000
system.pim_vault_ctrls.total_writeRowHits                       0.000000
system.smcxbar.reads_from_pim                       269437.000000
                       0.000000
system.smcxbar.writes_to_pim                       1.000000
                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys0                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys1                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys2                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys3                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys4                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys5                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys6                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys7                       0.000000
