{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Info: Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 13 22:48:55 2016 " "Info: Processing started: Wed Jan 13 22:48:55 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part4 -c part4 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off part4 -c part4" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part4.v 12 12 " "Info (12021): Found 12 design units, including 12 entities, in source file part4.v" { { "Info" "ISGN_ENTITY_NAME" "1 fullspeed " "Info (12023): Found entity 1: fullspeed" {  } { { "part4.v" "" { Text "E:/university stuff/2nd year/1ST TERM/2nd_year_Fall_work/ECE241/ece241 lab/4/part4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 oneHz " "Info (12023): Found entity 2: oneHz" {  } { { "part4.v" "" { Text "E:/university stuff/2nd year/1ST TERM/2nd_year_Fall_work/ECE241/ece241 lab/4/part4.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 halfHz " "Info (12023): Found entity 3: halfHz" {  } { { "part4.v" "" { Text "E:/university stuff/2nd year/1ST TERM/2nd_year_Fall_work/ECE241/ece241 lab/4/part4.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 quarterHz " "Info (12023): Found entity 4: quarterHz" {  } { { "part4.v" "" { Text "E:/university stuff/2nd year/1ST TERM/2nd_year_Fall_work/ECE241/ece241 lab/4/part4.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 bit3Tff " "Info (12023): Found entity 5: bit3Tff" {  } { { "part4.v" "" { Text "E:/university stuff/2nd year/1ST TERM/2nd_year_Fall_work/ECE241/ece241 lab/4/part4.v" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 showDecimal0 " "Info (12023): Found entity 6: showDecimal0" {  } { { "part4.v" "" { Text "E:/university stuff/2nd year/1ST TERM/2nd_year_Fall_work/ECE241/ece241 lab/4/part4.v" 85 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 showDecimal1 " "Info (12023): Found entity 7: showDecimal1" {  } { { "part4.v" "" { Text "E:/university stuff/2nd year/1ST TERM/2nd_year_Fall_work/ECE241/ece241 lab/4/part4.v" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "8 showDecimal2 " "Info (12023): Found entity 8: showDecimal2" {  } { { "part4.v" "" { Text "E:/university stuff/2nd year/1ST TERM/2nd_year_Fall_work/ECE241/ece241 lab/4/part4.v" 119 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "9 showDecimal3 " "Info (12023): Found entity 9: showDecimal3" {  } { { "part4.v" "" { Text "E:/university stuff/2nd year/1ST TERM/2nd_year_Fall_work/ECE241/ece241 lab/4/part4.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "10 showDecimal4 " "Info (12023): Found entity 10: showDecimal4" {  } { { "part4.v" "" { Text "E:/university stuff/2nd year/1ST TERM/2nd_year_Fall_work/ECE241/ece241 lab/4/part4.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "11 showDecimal5 " "Info (12023): Found entity 11: showDecimal5" {  } { { "part4.v" "" { Text "E:/university stuff/2nd year/1ST TERM/2nd_year_Fall_work/ECE241/ece241 lab/4/part4.v" 167 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "12 part4 " "Info (12023): Found entity 12: part4" {  } { { "part4.v" "" { Text "E:/university stuff/2nd year/1ST TERM/2nd_year_Fall_work/ECE241/ece241 lab/4/part4.v" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "part4 " "Info (12127): Elaborating entity \"part4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pulsefull part4.v(200) " "Warning (10235): Verilog HDL Always Construct warning at part4.v(200): variable \"pulsefull\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part4.v" "" { Text "E:/university stuff/2nd year/1ST TERM/2nd_year_Fall_work/ECE241/ece241 lab/4/part4.v" 200 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pulse part4.v(197) " "Warning (10240): Verilog HDL Always Construct warning at part4.v(197): inferring latch(es) for variable \"pulse\", which holds its previous value in one or more paths through the always construct" {  } { { "part4.v" "" { Text "E:/university stuff/2nd year/1ST TERM/2nd_year_Fall_work/ECE241/ece241 lab/4/part4.v" 197 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pulse part4.v(197) " "Info (10041): Inferred latch for \"pulse\" at part4.v(197)" {  } { { "part4.v" "" { Text "E:/university stuff/2nd year/1ST TERM/2nd_year_Fall_work/ECE241/ece241 lab/4/part4.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullspeed fullspeed:z1 " "Info (12128): Elaborating entity \"fullspeed\" for hierarchy \"fullspeed:z1\"" {  } { { "part4.v" "z1" { Text "E:/university stuff/2nd year/1ST TERM/2nd_year_Fall_work/ECE241/ece241 lab/4/part4.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneHz oneHz:z2 " "Info (12128): Elaborating entity \"oneHz\" for hierarchy \"oneHz:z2\"" {  } { { "part4.v" "z2" { Text "E:/university stuff/2nd year/1ST TERM/2nd_year_Fall_work/ECE241/ece241 lab/4/part4.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "halfHz halfHz:z3 " "Info (12128): Elaborating entity \"halfHz\" for hierarchy \"halfHz:z3\"" {  } { { "part4.v" "z3" { Text "E:/university stuff/2nd year/1ST TERM/2nd_year_Fall_work/ECE241/ece241 lab/4/part4.v" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "quarterHz quarterHz:z4 " "Info (12128): Elaborating entity \"quarterHz\" for hierarchy \"quarterHz:z4\"" {  } { { "part4.v" "z4" { Text "E:/university stuff/2nd year/1ST TERM/2nd_year_Fall_work/ECE241/ece241 lab/4/part4.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit3Tff bit3Tff:u1 " "Info (12128): Elaborating entity \"bit3Tff\" for hierarchy \"bit3Tff:u1\"" {  } { { "part4.v" "u1" { Text "E:/university stuff/2nd year/1ST TERM/2nd_year_Fall_work/ECE241/ece241 lab/4/part4.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "showDecimal0 showDecimal0:y0 " "Info (12128): Elaborating entity \"showDecimal0\" for hierarchy \"showDecimal0:y0\"" {  } { { "part4.v" "y0" { Text "E:/university stuff/2nd year/1ST TERM/2nd_year_Fall_work/ECE241/ece241 lab/4/part4.v" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "showDecimal1 showDecimal1:y1 " "Info (12128): Elaborating entity \"showDecimal1\" for hierarchy \"showDecimal1:y1\"" {  } { { "part4.v" "y1" { Text "E:/university stuff/2nd year/1ST TERM/2nd_year_Fall_work/ECE241/ece241 lab/4/part4.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "showDecimal2 showDecimal2:y2 " "Info (12128): Elaborating entity \"showDecimal2\" for hierarchy \"showDecimal2:y2\"" {  } { { "part4.v" "y2" { Text "E:/university stuff/2nd year/1ST TERM/2nd_year_Fall_work/ECE241/ece241 lab/4/part4.v" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "showDecimal3 showDecimal3:y3 " "Info (12128): Elaborating entity \"showDecimal3\" for hierarchy \"showDecimal3:y3\"" {  } { { "part4.v" "y3" { Text "E:/university stuff/2nd year/1ST TERM/2nd_year_Fall_work/ECE241/ece241 lab/4/part4.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "showDecimal4 showDecimal4:y4 " "Info (12128): Elaborating entity \"showDecimal4\" for hierarchy \"showDecimal4:y4\"" {  } { { "part4.v" "y4" { Text "E:/university stuff/2nd year/1ST TERM/2nd_year_Fall_work/ECE241/ece241 lab/4/part4.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "showDecimal5 showDecimal5:y5 " "Info (12128): Elaborating entity \"showDecimal5\" for hierarchy \"showDecimal5:y5\"" {  } { { "part4.v" "y5" { Text "E:/university stuff/2nd year/1ST TERM/2nd_year_Fall_work/ECE241/ece241 lab/4/part4.v" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "pulse " "Warning (14026): LATCH primitive \"pulse\" is permanently enabled" {  } { { "part4.v" "" { Text "E:/university stuff/2nd year/1ST TERM/2nd_year_Fall_work/ECE241/ece241 lab/4/part4.v" 196 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "pulse " "Warning (14026): LATCH primitive \"pulse\" is permanently enabled" {  } { { "part4.v" "" { Text "E:/university stuff/2nd year/1ST TERM/2nd_year_Fall_work/ECE241/ece241 lab/4/part4.v" 196 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Warning (19016): Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "pulse~synth " "Warning (19017): Found clock multiplexer pulse~synth" {  } { { "part4.v" "" { Text "E:/university stuff/2nd year/1ST TERM/2nd_year_Fall_work/ECE241/ece241 lab/4/part4.v" 196 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info (16010): Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "249 " "Info (21057): Implemented 249 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info (21058): Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Info (21059): Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "204 " "Info (21061): Implemented 204 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II 32-bit " "Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "299 " "Info: Peak virtual memory: 299 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 13 22:48:57 2016 " "Info: Processing ended: Wed Jan 13 22:48:57 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
