

================================================================
== Vitis HLS Report for 'KeySchedule'
================================================================
* Date:           Sat May 31 00:10:17 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        AES
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  3.942 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      562|      562|  4.496 us|  4.496 us|  562|  562|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- KeySchedule_label4   |       40|       40|        10|          -|          -|     4|        no|
        | + KeySchedule_label5  |        8|        8|         2|          -|          -|     4|        no|
        |- KeySchedule_label6   |      520|      520|        13|          -|          -|    40|        no|
        | + KeySchedule_label9  |        8|        8|         2|          -|          -|     4|        no|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     740|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        0|      20|    -|
|Memory               |        0|     -|       16|      42|    -|
|Multiplexer          |        -|     -|        -|     192|    -|
|Register             |        -|     -|      297|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|      313|     994|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------+----------------+---------+----+---+----+-----+
    |      Instance     |     Module     | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------+----------------+---------+----+---+----+-----+
    |mux_4_2_32_1_1_U1  |mux_4_2_32_1_1  |        0|   0|  0|  20|    0|
    +-------------------+----------------+---------+----+---+----+-----+
    |Total              |                |        0|   0|  0|  20|    0|
    +-------------------+----------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------+-------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory |             Module            | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+-------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Rcon0_U  |KeySchedule_Rcon0_ROM_AUTO_1R  |        0|  8|   9|    0|    30|    8|     1|          240|
    |Sbox_U   |KeySchedule_Sbox_ROM_AUTO_1R   |        0|  8|  33|    0|   256|    8|     1|         2048|
    +---------+-------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total    |                               |        0| 16|  42|    0|   286|   16|     2|         2288|
    +---------+-------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln554_fu_313_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln557_fu_342_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln559_fu_352_p2       |         +|   0|  0|  12|           4|           4|
    |add_ln565_fu_1096_p2      |         +|   0|  0|  13|           6|           1|
    |add_ln571_1_fu_605_p2     |         +|   0|  0|  12|           4|           2|
    |add_ln571_2_fu_441_p2     |         +|   0|  0|  15|           8|           7|
    |add_ln571_3_fu_585_p2     |         +|   0|  0|  15|           8|           8|
    |add_ln571_fu_427_p2       |         +|   0|  0|  13|           6|           2|
    |add_ln572_1_fu_716_p2     |         +|   0|  0|  15|           8|           8|
    |add_ln572_fu_452_p2       |         +|   0|  0|  16|           9|           8|
    |add_ln573_1_fu_858_p2     |         +|   0|  0|  15|           8|           8|
    |add_ln573_fu_467_p2       |         +|   0|  0|  16|           9|           9|
    |add_ln574_fu_969_p2       |         +|   0|  0|  15|           8|           8|
    |add_ln592_fu_1039_p2      |         +|   0|  0|  10|           3|           1|
    |add_ln594_1_fu_1081_p2    |         +|   0|  0|  16|           9|           9|
    |add_ln594_fu_1071_p2      |         +|   0|  0|  16|           9|           9|
    |empty_70_fu_1020_p2       |         +|   0|  0|  13|           6|           4|
    |sub_ln559_fu_390_p2       |         -|   0|  0|  18|          11|          11|
    |sub_ln571_1_fu_501_p2     |         -|   0|  0|  12|           1|           4|
    |sub_ln571_2_fu_549_p2     |         -|   0|  0|  12|           1|           4|
    |sub_ln571_3_fu_567_p2     |         -|   0|  0|  13|           1|           6|
    |sub_ln571_fu_485_p2       |         -|   0|  0|  15|           1|           8|
    |sub_ln572_1_fu_632_p2     |         -|   0|  0|  12|           1|           4|
    |sub_ln572_2_fu_680_p2     |         -|   0|  0|  12|           1|           4|
    |sub_ln572_3_fu_698_p2     |         -|   0|  0|  13|           1|           6|
    |sub_ln572_fu_616_p2       |         -|   0|  0|  15|           1|           8|
    |sub_ln573_1_fu_774_p2     |         -|   0|  0|  12|           1|           4|
    |sub_ln573_2_fu_822_p2     |         -|   0|  0|  12|           1|           4|
    |sub_ln573_3_fu_840_p2     |         -|   0|  0|  13|           1|           6|
    |sub_ln573_fu_758_p2       |         -|   0|  0|  15|           1|           8|
    |sub_ln574_1_fu_885_p2     |         -|   0|  0|  12|           1|           4|
    |sub_ln574_2_fu_933_p2     |         -|   0|  0|  12|           1|           4|
    |sub_ln574_3_fu_951_p2     |         -|   0|  0|  13|           1|           6|
    |sub_ln574_fu_869_p2       |         -|   0|  0|  15|           1|           8|
    |sub_ln594_fu_1065_p2      |         -|   0|  0|  16|           9|           9|
    |icmp_ln554_fu_307_p2      |      icmp|   0|  0|  12|           3|           4|
    |icmp_ln557_fu_336_p2      |      icmp|   0|  0|  12|           3|           4|
    |icmp_ln565_fu_421_p2      |      icmp|   0|  0|  13|           6|           6|
    |icmp_ln570_fu_730_p2      |      icmp|   0|  0|   9|           2|           1|
    |icmp_ln592_fu_1033_p2     |      icmp|   0|  0|  12|           3|           4|
    |select_ln571_1_fu_573_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln571_fu_517_p3    |    select|   0|  0|   4|           1|           4|
    |select_ln572_1_fu_704_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln572_fu_648_p3    |    select|   0|  0|   4|           1|           4|
    |select_ln573_1_fu_846_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln573_fu_790_p3    |    select|   0|  0|   4|           1|           4|
    |select_ln574_1_fu_957_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln574_fu_901_p3    |    select|   0|  0|   4|           1|           4|
    |temp_0_2_fu_988_p3        |    select|   0|  0|  32|           1|          32|
    |temp_1_2_fu_980_p3        |    select|   0|  0|  32|           1|          32|
    |temp_2_2_fu_1007_p3       |    select|   0|  0|  32|           1|          32|
    |temp_3_fu_1013_p3         |    select|   0|  0|  32|           1|          32|
    |temp_0_fu_744_p2          |       xor|   0|  0|   8|           8|           8|
    |xor_ln594_fu_1110_p2      |       xor|   0|  0|  32|          32|          32|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 740|         216|         425|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |Sbox_address0  |  14|          3|    8|         24|
    |Sbox_address1  |  14|          3|    8|         24|
    |ap_NS_fsm      |  59|         11|    1|         11|
    |i_2_reg_267    |   9|          2|    3|          6|
    |i_reg_255      |   9|          2|    3|          6|
    |j_2_fu_118     |   9|          2|    6|         12|
    |j_fu_114       |   9|          2|    3|          6|
    |reg_294        |   9|          2|   32|         64|
    |word_address0  |  26|          5|    9|         45|
    |word_address1  |  20|          4|    9|         36|
    |word_d0        |  14|          3|   32|         96|
    +---------------+----+-----------+-----+-----------+
    |Total          | 192|         39|  114|        330|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |add_ln554_reg_1131     |   3|   0|    3|          0|
    |add_ln557_reg_1151     |   3|   0|    3|          0|
    |add_ln571_reg_1167     |   6|   0|    6|          0|
    |add_ln592_reg_1266     |   3|   0|    3|          0|
    |add_ln594_1_reg_1276   |   9|   0|    9|          0|
    |ap_CS_fsm              |  10|   0|   10|          0|
    |i_2_reg_267            |   3|   0|    3|          0|
    |i_reg_255              |   3|   0|    3|          0|
    |icmp_ln570_reg_1217    |   1|   0|    1|          0|
    |j_2_fu_118             |   6|   0|    6|          0|
    |j_4_reg_1123           |   3|   0|    3|          0|
    |j_fu_114               |   3|   0|    3|          0|
    |reg_294                |  32|   0|   32|          0|
    |temp_0_2_reg_1238      |  32|   0|   32|          0|
    |temp_1_2_reg_1233      |  32|   0|   32|          0|
    |temp_2_1_reg_1197      |  32|   0|   32|          0|
    |temp_2_2_reg_1248      |  32|   0|   32|          0|
    |temp_3_reg_1253        |  32|   0|   32|          0|
    |tmp_reg_1281           |  32|   0|   32|          0|
    |tmp_s_reg_1136         |   2|   0|    4|          2|
    |zext_ln501_reg_1243    |   6|   0|    9|          3|
    |zext_ln571_2_reg_1172  |   6|   0|    9|          3|
    |zext_ln592_reg_1258    |   6|   0|    9|          3|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 297|   0|  308|         11|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------+-----+-----+------------+--------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|   KeySchedule|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|   KeySchedule|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|   KeySchedule|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|   KeySchedule|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|   KeySchedule|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|   KeySchedule|  return value|
|key_address0   |  out|    5|   ap_memory|           key|         array|
|key_ce0        |  out|    1|   ap_memory|           key|         array|
|key_q0         |   in|   32|   ap_memory|           key|         array|
|word_address0  |  out|    9|   ap_memory|          word|         array|
|word_ce0       |  out|    1|   ap_memory|          word|         array|
|word_we0       |  out|    1|   ap_memory|          word|         array|
|word_d0        |  out|   32|   ap_memory|          word|         array|
|word_q0        |   in|   32|   ap_memory|          word|         array|
|word_address1  |  out|    9|   ap_memory|          word|         array|
|word_ce1       |  out|    1|   ap_memory|          word|         array|
|word_q1        |   in|   32|   ap_memory|          word|         array|
+---------------+-----+-----+------------+--------------+--------------+

