//===- CfToHandhsake.cpp - Convert func/cf to handhsake dialect -*- C++ -*-===//
//
// Dynamatic is under the Apache License v2.0 with LLVM Exceptions.
// See https://llvm.org/LICENSE.txt for license information.
// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
//
//===----------------------------------------------------------------------===//
//
// This file contains the implementation of the elastic pass, as introduced in
// https://dl.acm.org/doi/abs/10.1145/3174243.3174264.
//
// Pars of the implementation are taken from CIRCT's cf-to-handshake conversion
// pass with modifications. Other parts of the implementation are significantly
// different, in particular those related to memory interface management and
// return network creation.
//
//===----------------------------------------------------------------------===//

#include "dynamatic/Conversion/CfToHandshake.h"
#include "dynamatic/Analysis/ConstantAnalysis.h"
#include "dynamatic/Analysis/NameAnalysis.h"
#include "dynamatic/Dialect/Handshake/HandshakeInterfaces.h"
#include "dynamatic/Dialect/Handshake/HandshakeOps.h"
#include "dynamatic/Dialect/Handshake/MemoryInterfaces.h"
#include "dynamatic/Support/CFG.h"
#include "dynamatic/Transforms/FuncMaximizeSSA.h"
#include "mlir/Dialect/Affine/Analysis/AffineAnalysis.h"
#include "mlir/Dialect/Affine/Utils.h"
#include "mlir/Dialect/ControlFlow/IR/ControlFlowOps.h"
#include "mlir/Dialect/Func/IR/FuncOps.h"
#include "mlir/Dialect/LLVMIR/LLVMDialect.h"
#include "mlir/Dialect/MemRef/IR/MemRef.h"
#include "mlir/IR/BuiltinAttributes.h"
#include "mlir/IR/Dominance.h"
#include "mlir/IR/MLIRContext.h"
#include "mlir/IR/PatternMatch.h"
#include "mlir/Support/LogicalResult.h"
#include "mlir/Transforms/DialectConversion.h"
#include "mlir/Transforms/GreedyPatternRewriteDriver.h"
#include "llvm/ADT/TypeSwitch.h"
#include <iterator>
#include <utility>

using namespace mlir;
using namespace mlir::func;
using namespace mlir::affine;
using namespace mlir::memref;
using namespace dynamatic;

//===-----------------------------------------------------------------------==//
// Helper functions
//===-----------------------------------------------------------------------==//

/// Determines whether an operation is akin to a load or store memory operation.
static bool isMemoryOp(Operation *op) {
  return isa<memref::LoadOp, memref::StoreOp, AffineReadOpInterface,
             AffineWriteOpInterface>(op);
}

/// Determines whether an operation is akin to a memory allocation operation.
static bool isAllocOp(Operation *op) {
  return isa<memref::AllocOp, memref::AllocaOp>(op);
}

/// Determines whether a memref type is suitable for covnersion in the context
/// of this pass.
static bool isValidMemrefType(Location loc, mlir::MemRefType type) {
  if (type.getNumDynamicDims() != 0 || type.getShape().size() != 1) {
    emitError(loc) << "memref's must be both statically sized and "
                      "unidimensional.";
    return false;
  }
  return true;
}

/// Extracts the memref argument to a memory operation and puts it in out.
/// Returns an error whenever the passed operation is not a memory operation.
static LogicalResult getOpMemRef(Operation *op, Value &out) {
  out = Value();
  if (auto memOp = dyn_cast<memref::LoadOp>(op))
    out = memOp.getMemRef();
  else if (auto memOp = dyn_cast<memref::StoreOp>(op))
    out = memOp.getMemRef();
  else if (isa<AffineReadOpInterface, AffineWriteOpInterface>(op)) {
    affine::MemRefAccess access(op);
    out = access.memref;
  }
  if (out != Value())
    return success();
  return op->emitOpError() << "Unknown operation type.";
}

/// Returns the list of data inputs to be passed as operands to the
/// handshake::EndOp of a handshake::FuncOp. In the case of a single return
/// statement, this is simply the return's outputs. In the case of multiple
/// returns, this is the list of individually merged outputs of all returns.
/// In the latter case, the function inserts the required handshake::MergeOp's
/// in the region.
static SmallVector<Value, 8>
mergeFunctionResults(Region &r, ConversionPatternRewriter &rewriter,
                     SmallVector<Operation *, 4> &newReturnOps,
                     std::optional<size_t> endNetworkId) {
  Block *entryBlock = &r.front();
  if (newReturnOps.size() == 1) {
    // No need to merge results in case of single return
    return SmallVector<Value, 8>(newReturnOps[0]->getResults());
  }

  // Return values from multiple returns need to be merged together
  SmallVector<Value, 8> results;
  Location loc = entryBlock->getOperations().back().getLoc();
  rewriter.setInsertionPointToEnd(entryBlock);
  for (unsigned i = 0, e = newReturnOps[0]->getNumResults(); i < e; i++) {
    SmallVector<Value, 4> mergeOperands;
    for (auto *retOp : newReturnOps) {
      mergeOperands.push_back(retOp->getResult(i));
    }
    auto mergeOp = rewriter.create<handshake::MergeOp>(loc, mergeOperands);
    results.push_back(mergeOp.getResult());
    // Merge operation inherits from the bb atttribute of the latest (in program
    // order) return operation
    if (endNetworkId.has_value()) {
      mergeOp->setAttr(BB_ATTR_NAME,
                       rewriter.getUI32IntegerAttr(endNetworkId.value()));
    }
  }
  return results;
}

/// Returns a vector of control signals, one from each memory interface in the
/// circuit, to be passed as operands to the `handshake::EndOp` operation.
static SmallVector<Value, 8> getFunctionEndControls(Region &r) {
  SmallVector<Value, 8> controls;
  for (auto memOp : r.getOps<handshake::MemoryOpInterface>())
    controls.push_back(memOp->getResults().back());
  return controls;
}

/// Checks whether the blocks in `opsPerBlock`'s keys exhibit a "linear
/// dominance relationship" i.e., whether the execution of the "most dominant"
/// block necessarily triggers the execution of all others in a deterministic
/// order. This verification happens in linear time thanks to the cached
/// dominator/dominated relationships in `dominations`. On success, stores the
/// blocks' execution order in `dominanceOrder` ("most dominant" block first,
/// then "second most dominant", etc.). Fails when the blocks do not exhibit
/// that property.
static LogicalResult computeLinearDominance(
    DenseMap<Block *, DenseSet<Block *>> &dominations,
    llvm::MapVector<Block *, SmallVector<Operation *>> &opsPerBlock,
    SmallVector<Block *> &dominanceOrder) {
  // Initialize the dominance order to the proper size, setting each element to
  // nullptr initially
  size_t numBlocks = opsPerBlock.size();
  dominanceOrder.assign(numBlocks, nullptr);

  for (auto &[dominator, _] : opsPerBlock) {
    // Count the number of blocks among those of interest that it dominates
    size_t countDominated = 0;
    for (auto &[dominated, _] : opsPerBlock) {
      if (dominator != dominated && dominations[dominator].contains(dominated))
        ++countDominated;
    }

    // Figure out at which index in the dominance order the block should be
    // stored. The count is in (0, numBlocks - 1] and the index should be in the
    // same range, but in reverse order
    size_t idx = numBlocks - 1 - countDominated;

    if (dominanceOrder[idx]) {
      // This is not the first block which dominates this number of other
      // blocks, so there is no linear dominance relationship
      return failure();
    }
    dominanceOrder[idx] = dominator;
  }

  // At this point the dominanceOrder vector is necessarily completely filled
  return success();
}

/// Returns the value from the predecessor block that should be used as the data
/// operand of the merge-like operation under consideration.
static Value getMergeOperand(HandshakeLowering::MergeOpInfo &mergeInfo,
                             Block *predBlock, bool isFirstOperand) {
  // The input value to the merge operations
  Value srcVal = mergeInfo.blockArg;
  // The block the merge operation belongs to
  Block *block = mergeInfo.mergeLikeOp->getBlock();

  // The block terminator is either a cf-level branch or cf-level conditional
  // branch. In either case, identify the value passed to the block using its
  // index in the list of block arguments
  unsigned index = srcVal.cast<BlockArgument>().getArgNumber();
  Operation *termOp = predBlock->getTerminator();
  if (mlir::cf::CondBranchOp br = dyn_cast<mlir::cf::CondBranchOp>(termOp)) {
    // Block should be one of the two destinations of the conditional branch
    auto *trueDest = br.getTrueDest(), *falseDest = br.getFalseDest();
    if (block == trueDest) {
      if (!isFirstOperand && trueDest == falseDest)
        return br.getFalseOperand(index);
      return br.getTrueOperand(index);
    }
    assert(block == falseDest);
    return br.getFalseOperand(index);
  }
  if (isa<mlir::cf::BranchOp>(termOp))
    return termOp->getOperand(index);
  return nullptr;
}

/// Returns the first occurance within the block of an operation of the template
/// type. If none exists, returns nullptr.
template <typename Op>
static Op getFirstOp(Block *block) {
  auto ops = block->getOps<Op>();
  if (ops.empty())
    return nullptr;
  return *ops.begin();
}

/// Returns the number of predecessors of the block.
static unsigned getBlockPredecessorCount(Block *block) {
  auto predecessors = block->getPredecessors();
  return std::distance(predecessors.begin(), predecessors.end());
}

/// Replaces all backedges temporarily used as merge-like operation operands
/// with actual SSA values coming from predecessor blocks.
static void reconnectMergeOps(Region &region,
                              HandshakeLowering::BlockOps &blockMerges,
                              DenseMap<Value, Value> &mergePairs) {
  for (Block &block : region) {
    for (HandshakeLowering::MergeOpInfo &mergeInfo : blockMerges[&block]) {
      size_t operandIdx = 0;
      // Set appropriate operand from each predecessor block
      for (Block *predBlock : block.getPredecessors()) {
        Value mgOperand =
            getMergeOperand(mergeInfo, predBlock, operandIdx == 0);
        assert(mgOperand != nullptr);
        if (!mgOperand.getDefiningOp()) {
          assert(mergePairs.count(mgOperand));
          mgOperand = mergePairs[mgOperand];
        }
        mergeInfo.dataEdges[operandIdx].setValue(mgOperand);
        operandIdx++;
      }

      // Reconnect all operands originating from livein defining value through
      // corresponding merge of that block
      for (Operation &opp : block) {
        if (!isa<handshake::MergeLikeOpInterface>(&opp)) {
          opp.replaceUsesOfWith(mergeInfo.blockArg,
                                mergeInfo.mergeLikeOp->getResult(0));
        }
      }
    }
  }

  // Connect select operand of muxes to control merge's index result in all
  // blocks with more than one predecessor
  for (Block &block : region) {
    if (getBlockPredecessorCount(&block) > 1) {
      auto ctrlMergeOp = getFirstOp<handshake::ControlMergeOp>(&block);
      assert(ctrlMergeOp != nullptr);

      for (HandshakeLowering::MergeOpInfo &mergeInfo : blockMerges[&block]) {
        if (mergeInfo.mergeLikeOp != ctrlMergeOp) {
          // If the block has multiple predecessors, merge-like operation that
          // are not the block's control merge must have an index operand (at
          // this point, an index backedge)
          assert(mergeInfo.indexEdge.has_value());
          (*mergeInfo.indexEdge).setValue(ctrlMergeOp->getResult(1));
        }
      }
    }
  }
}

/// Returns the branch result of the new handshake-level branch operation that
/// goes to the successor block of the old cf-level branch result.
static Value getSuccResult(Operation *brOp, Operation *newBrOp,
                           Block *succBlock) {
  // For conditional block, check if result goes to true or to false successor
  if (auto condBranchOp = dyn_cast<mlir::cf::CondBranchOp>(brOp)) {
    if (condBranchOp.getTrueDest() == succBlock)
      return dyn_cast<handshake::ConditionalBranchOp>(newBrOp).getTrueResult();
    assert(condBranchOp.getFalseDest() == succBlock);
    return dyn_cast<handshake::ConditionalBranchOp>(newBrOp).getFalseResult();
  }
  // If the block is unconditional, newOp has only one result
  return newBrOp->getResult(0);
}

/// Returns the unique data operands of a cf-level branch-like operation.
static SetVector<Value> getBranchOperands(Operation *termOp) {
  if (auto condBranchOp = dyn_cast<mlir::cf::CondBranchOp>(termOp)) {
    OperandRange oprds = condBranchOp.getOperands().drop_front();
    return SetVector<Value>{oprds.begin(), oprds.end()};
  }
  assert(isa<mlir::cf::BranchOp>(termOp) && "unsupported block terminator");
  OperandRange oprds = termOp->getOperands();
  return SetVector<Value>{oprds.begin(), oprds.end()};
}

//===-----------------------------------------------------------------------==//
// HandshakeLowering
//===-----------------------------------------------------------------------==//

LogicalResult
HandshakeLowering::createControlNetwork(ConversionPatternRewriter &rewriter) {

  // Add start point of the control-only path to the entry block's arguments
  Block *entryBlock = &region.front();
  startCtrl =
      entryBlock->addArgument(rewriter.getNoneType(), rewriter.getUnknownLoc());
  setBlockEntryControl(entryBlock, startCtrl);

  // Add a control-only argument to each block
  for (auto &block : region.getBlocks())
    if (!block.isEntryBlock())
      setBlockEntryControl(&block, block.addArgument(startCtrl.getType(),
                                                     rewriter.getUnknownLoc()));
  // Modify branch-like block terminators to forward control value through
  // all blocks
  for (auto &block : region.getBlocks())
    if (auto op = dyn_cast<BranchOpInterface>(block.getTerminator()); op)
      for (unsigned i = 0, e = op->getNumSuccessors(); i < e; i++)
        op.getSuccessorOperands(i).append(getBlockEntryControl(&block));

  return success();
}

HandshakeLowering::MergeOpInfo
HandshakeLowering::insertMerge(BlockArgument blockArg,
                               BackedgeBuilder &edgeBuilder,
                               ConversionPatternRewriter &rewriter) {
  Block *block = blockArg.getOwner();
  unsigned numPredecessors = getBlockPredecessorCount(block);
  Location insertLoc = block->front().getLoc();
  SmallVector<Backedge> dataEdges;
  SmallVector<Value> operands;

  // Every block (except the entry block) needs to feed it's entry control into
  // a control merge
  if (blockArg == getBlockEntryControl(block)) {
    Operation *mergeOp;
    if (block == &region.front()) {
      // For consistency within the entry block, replace the latter's entry
      // control with the output of a merrge that takes the control-only
      // network's start point as input. This makes it so that only the
      // merge's output is used as a control within the entry block, instead
      // of a combination of the MergeOp's output and the function/block control
      // argument. Taking this step out should have no impact on functionality
      // but would make the resulting IR less "regular"
      operands.push_back(blockArg);
      mergeOp = rewriter.create<handshake::MergeOp>(insertLoc, operands);
    } else {
      for (unsigned i = 0; i < numPredecessors; i++) {
        Backedge edge = edgeBuilder.get(rewriter.getNoneType());
        dataEdges.push_back(edge);
        operands.push_back(Value(edge));
      }
      mergeOp = rewriter.create<handshake::ControlMergeOp>(insertLoc, operands);
    }
    setBlockEntryControl(block, mergeOp->getResult(0));
    return MergeOpInfo{dyn_cast<handshake::MergeLikeOpInterface>(mergeOp),
                       blockArg, dataEdges};
  }

  // Every live-in value to a block is passed through a merge-like operation,
  // even when it's not required for circuit correctness (useless merge-like
  // operations are removed down the line during Handshake canonicalization)

  // Insert "dummy" merges for blocks with less than two predecessors
  if (numPredecessors <= 1) {
    if (numPredecessors == 0) {
      // All of the entry block's block arguments get passed through a dummy
      // merge. There is no need for a backedge here as the unique operand can
      // be resolved immediately
      operands.push_back(blockArg);
    } else {
      // The value incoming from the single block predecessor will be resolved
      // later during merge reconnection
      Backedge edge = edgeBuilder.get(blockArg.getType());
      dataEdges.push_back(edge);
      operands.push_back(Value(edge));
    }
    auto mergeOp = rewriter.create<handshake::MergeOp>(insertLoc, operands);
    return MergeOpInfo{mergeOp, blockArg, dataEdges};
  }

  // Create a backedge for the index operand, and another one for each data
  // operand. The index operand will eventually resolve to the current block's
  // control merge index output, while data operands will resolve to their
  // respective values from each block predecessor
  Backedge indexEdge = edgeBuilder.get(rewriter.getIndexType());
  for (unsigned i = 0; i < numPredecessors; i++) {
    Backedge edge = edgeBuilder.get(blockArg.getType());
    dataEdges.push_back(edge);
    operands.push_back(Value(edge));
  }
  handshake::MuxOp muxOp =
      rewriter.create<handshake::MuxOp>(insertLoc, Value(indexEdge), operands);
  return MergeOpInfo{muxOp, blockArg, dataEdges, indexEdge};
}

LogicalResult
HandshakeLowering::addMergeOps(ConversionPatternRewriter &rewriter) {
  // Stores mapping from each value that passes through a merge-like operation
  // to the data result of that merge operation
  DenseMap<Value, Value> mergePairs;

  // Create backedge builder to manage operands of merge operations between
  // insertion and reconnection
  BackedgeBuilder edgeBuilder{rewriter, region.front().front().getLoc()};

  // Insert merge operations (with backedges instead of actual operands)
  BlockOps blockMerges;
  for (Block &block : region) {
    rewriter.setInsertionPointToStart(&block);

    // All of the block's live-ins are passed explictly through block arguments
    // thanks to prior SSA maximization
    for (BlockArgument arg : block.getArguments()) {
      // No merges on memref block arguments; these are handled separately
      if (arg.getType().isa<mlir::MemRefType>())
        continue;

      MergeOpInfo mergeInfo = insertMerge(arg, edgeBuilder, rewriter);
      blockMerges[&block].push_back(mergeInfo);
      mergePairs[arg] = mergeInfo.mergeLikeOp->getResult(0);
    }
  }

  // Reconnect merge operations with values incoming from predecessor blocks
  // and resolve all backedges that were created during merge insertion
  reconnectMergeOps(region, blockMerges, mergePairs);

  // Remove all block arguments, which are no longer used
  for (Block &block : region) {
    if (!block.isEntryBlock()) {
      for (unsigned idx = block.getNumArguments(); idx > 0; --idx)
        block.eraseArgument(idx - 1);
    }
  }

  return success();
}

LogicalResult
HandshakeLowering::addBranchOps(ConversionPatternRewriter &rewriter) {
  for (Block &block : region) {
    Operation *termOp = block.getTerminator();
    Location loc = termOp->getLoc();
    rewriter.setInsertionPoint(termOp);

    Value cond = nullptr;
    if (cf::CondBranchOp condBranchOp = dyn_cast<cf::CondBranchOp>(termOp))
      cond = condBranchOp.getCondition();
    else if (isa<func::ReturnOp>(termOp))
      continue;

    // Insert a branch-like operation for each live-out and replace the original
    // branch operand value in successor blocks with the result(s) of the new
    // operation
    for (Value val : getBranchOperands(termOp)) {
      // Create a branch-like operation for the branch operand
      Operation *newOp = nullptr;
      if (cond)
        newOp = rewriter.create<handshake::ConditionalBranchOp>(loc, cond, val);
      else
        newOp = rewriter.create<handshake::BranchOp>(loc, val);

      // Connect the newly created branch's outputs with their successors by
      // looking for merge-like operations in successor blocks that take as
      // input the original branch operand, and replace the latter with a result
      // of the newly inserted branch operation
      for (Block *succ : block.getSuccessors()) {
        for (Operation *user : llvm::make_early_inc_range(val.getUsers())) {
          Block *userBlock = user->getBlock();
          if (userBlock == succ && isa<handshake::MergeLikeOpInterface>(user))
            user->replaceUsesOfWith(val, getSuccResult(termOp, newOp, succ));
        }
      }
    }
  }

  return success();
}

LogicalResult HandshakeLowering::replaceMemoryOps(
    ConversionPatternRewriter &rewriter,
    HandshakeLowering::MemInterfacesInfo &memInfo) {

  // Make sure to record external memories passed as function arguments, even if
  // they aren't used by any memory operation
  for (BlockArgument arg : region.getArguments()) {
    if (mlir::MemRefType memref = dyn_cast<mlir::MemRefType>(arg.getType())) {
      // Ensure that this is a valid memref-typed value.
      if (!isValidMemrefType(arg.getLoc(), memref))
        return failure();
      memInfo[arg] = {};
    }
  }

  // Used to keep consistency betweeen memory access names referenced by memory
  // dependencies and names of replaced memory operations
  MemoryOpLowering memOpLowering(nameAnalysis);

  // Replace load and store operations with their corresponding Handshake
  // equivalent. Traverse and store memory operations in program order (required
  // by memory interface placement later)
  for (Operation &op : llvm::make_early_inc_range(region.getOps())) {
    if (!isMemoryOp(&op))
      continue;

    // For now we don't support memory allocations within the kernels
    if (isAllocOp(&op))
      return op.emitOpError()
             << "Allocation operations are not supported during "
                "cf-to-handshake lowering.";

    // Extract the reference to the memory region from the memory operation
    rewriter.setInsertionPoint(&op);
    Value memref;
    if (getOpMemRef(&op, memref).failed())
      return failure();
    Operation *newOp = nullptr;
    Location loc = op.getLoc();

    // The memory operation must have a MemInterfaceAttr attribute attached
    StringRef attrName = handshake::MemInterfaceAttr::getMnemonic();
    auto memAttr = op.getAttrOfType<handshake::MemInterfaceAttr>(attrName);
    if (!memAttr)
      return op.emitError()
             << "Memory operation must have attribute " << attrName
             << " of type dynamatic::handshake::MemInterfaceAttr to decide "
                "which memory interface it should connect to.";
    bool connectToMC = memAttr.connectsToMC();

    // Replace memref operation with corresponding handshake operation
    LogicalResult res =
        llvm::TypeSwitch<Operation *, LogicalResult>(&op)
            .Case<memref::LoadOp>([&](memref::LoadOp loadOp) {
              OperandRange indices = loadOp.getIndices();
              assert(indices.size() == 1 && "load must be unidimensional");
              Value addr = indices.front();
              MemRefType type = cast<MemRefType>(memref.getType());

              if (connectToMC)
                newOp = rewriter.create<handshake::MCLoadOp>(loc, type, addr);
              else
                newOp = rewriter.create<handshake::LSQLoadOp>(loc, type, addr);

              // Replace uses of old load result with data result of new load
              op.getResult(0).replaceAllUsesWith(
                  dyn_cast<handshake::LoadOpInterface>(newOp).getDataOutput());
              return success();
            })
            .Case<memref::StoreOp>([&](memref::StoreOp storeOp) {
              OperandRange indices = storeOp.getIndices();
              assert(indices.size() == 1 && "store must be unidimensional");
              Value addr = indices.front();
              Value data = storeOp.getValueToStore();

              if (connectToMC)
                newOp = rewriter.create<handshake::MCStoreOp>(loc, addr, data);
              else
                newOp = rewriter.create<handshake::LSQStoreOp>(loc, addr, data);
              return success();
            })
            .Default([&](auto) {
              return op.emitError() << "Memory operation type unsupported.";
            });
    if (failed(res))
      return failure();

    // Record the memory access replacement
    memOpLowering.recordReplacement(&op, newOp, false);

    // Associate the new operation with the memory region it references and
    // information about the memory interface it should connect to
    if (memAttr.connectsToMC())
      memInfo[memref].mcPorts[op.getBlock()].push_back(newOp);
    else
      memInfo[memref].lsqPorts[*memAttr.getLsqGroup()].push_back(newOp);

    // Erase the original operation
    rewriter.eraseOp(&op);
  }

  // Change the name of destination memory acceses in all stored memory
  // dependencies to reflect the new access names
  memOpLowering.renameDependencies(region.getParentOp());

  return success();
}

LogicalResult HandshakeLowering::verifyAndCreateMemInterfaces(
    ConversionPatternRewriter &rewriter, MemInterfacesInfo &memInfo) {
  // Create a mapping between each block and all the other blocks it properly
  // dominates so that we can quickly determine whether LSQ groups make sense
  DominanceInfo domInfo;
  DenseMap<Block *, DenseSet<Block *>> dominations;
  for (Block &maybeDominator : region) {
    // Start with an empty set of dominated blocks for each potential dominator
    dominations[&maybeDominator] = {};
    for (Block &maybeDominated : region) {
      if (&maybeDominator == &maybeDominated)
        continue;
      if (domInfo.properlyDominates(&maybeDominator, &maybeDominated))
        dominations[&maybeDominator].insert(&maybeDominated);
    }
  }

  // Create a mapping between each block and its control value in the right
  // format for the memory interface builder
  DenseMap<unsigned, Value> ctrlVals;
  for (auto [blockIdx, block] : llvm::enumerate(region))
    ctrlVals[blockIdx] = getBlockEntryControl(&block);

  // Each memory region is independent from the others
  for (auto &[memref, memAccesses] : memInfo) {
    SmallPtrSet<Block *, 4> controlBlocks;

    MemoryInterfaceBuilder memBuilder(
        region.getParentOfType<handshake::FuncOp>(), memref, ctrlVals);

    // Add MC ports to the interface builder
    for (auto [_, mcBlockOps] : memAccesses.mcPorts) {
      for (Operation *mcOp : mcBlockOps)
        memBuilder.addMCPort(mcOp);
    }

    // Determine LSQ group validity and add ports the the interface builder at
    // the same time
    for (auto &[group, groupOps] : memAccesses.lsqPorts) {
      assert(!groupOps.empty() && "group cannot be empty");

      // Group accesses by the basic block they belong to
      llvm::MapVector<Block *, SmallVector<Operation *>> opsPerBlock;
      for (Operation *op : groupOps)
        opsPerBlock[op->getBlock()].push_back(op);

      // Check whether there is a clear "linear dominance" relationship between
      // all blocks, and derive a port ordering for the group from it
      SmallVector<Block *> order;
      if (failed(computeLinearDominance(dominations, opsPerBlock, order)))
        return failure();

      // Verify that no two groups have the same control signal
      if (auto [_, newCtrl] = controlBlocks.insert(order.front()); !newCtrl)
        return groupOps.front()->emitError()
               << "Inconsistent LSQ group for memory interface the operation "
                  "references. No two groups can have the same control signal.";

      // Add all group ports in the correct order to the builder. Within each
      // block operations are naturally in program order since we always use
      // ordered maps and iterated over the operations in program order to begin
      // with
      for (Block *block : order) {
        for (Operation *lsqOp : opsPerBlock[block])
          memBuilder.addLSQPort(group, lsqOp);
      }
    }

    // Build the memory interfaces
    handshake::MemoryControllerOp mcOp;
    handshake::LSQOp lsqOp;
    if (failed(memBuilder.instantiateInterfaces(rewriter, mcOp, lsqOp)))
      return failure();
  }

  return success();
}

LogicalResult
HandshakeLowering::convertCalls(ConversionPatternRewriter &rewriter) {
  auto modOp = region.getParentOfType<mlir::ModuleOp>();
  for (Block &block : region) {
    for (auto callOp : block.getOps<func::CallOp>()) {
      // The instance's operands are the same as the call plus an extra
      // control-only start coming from the call's parent basic block
      SmallVector<Value> operands(callOp.getOperands());
      operands.push_back(getBlockEntryControl(&block));

      // Retrieve the Handshake function that the call references to determine
      // the instance's result types (may be different from the call's result
      // types)
      SymbolRefAttr symbol = callOp->getAttrOfType<SymbolRefAttr>("callee");
      assert(symbol && "call symbol does not exist");
      Operation *lookup = modOp.lookupSymbol(symbol);
      if (!lookup)
        return callOp->emitError() << "call references unknown function";
      auto funcOp = dyn_cast<handshake::FuncOp>(lookup);
      if (!funcOp)
        return callOp->emitError() << "call does not reference a function";
      TypeRange resultTypes = funcOp.getFunctionType().getResults();

      // Replace the call with the Handshake instance
      rewriter.setInsertionPoint(callOp);
      auto instOp = rewriter.create<handshake::InstanceOp>(
          callOp.getLoc(), callOp.getCallee(), resultTypes, operands);
      if (callOp->getNumResults() == 0)
        rewriter.eraseOp(callOp);
      else
        rewriter.replaceOp(callOp, instOp->getResults());
    }
  }
  return success();
}

LogicalResult
HandshakeLowering::connectConstants(ConversionPatternRewriter &rewriter) {
  auto constants = region.getOps<mlir::arith::ConstantOp>();
  for (auto cstOp : llvm::make_early_inc_range(constants)) {
    rewriter.setInsertionPoint(cstOp);
    TypedAttr cstAttr = cstOp.getValue();
    Value controlVal;
    if (isCstSourcable(cstOp)) {
      auto sourceOp = rewriter.create<handshake::SourceOp>(
          cstOp.getLoc(), rewriter.getNoneType());
      controlVal = sourceOp.getResult();
    } else {
      controlVal = getBlockEntryControl(cstOp->getBlock());
    }
    rewriter.replaceOpWithNewOp<handshake::ConstantOp>(cstOp, cstAttr.getType(),
                                                       cstAttr, controlVal);
  }
  return success();
}

LogicalResult
HandshakeLowering::replaceUndefinedValues(ConversionPatternRewriter &rewriter) {
  for (auto &block : region) {
    for (auto undefOp : block.getOps<mlir::LLVM::UndefOp>()) {
      // Create an attribute of the appropriate type for the constant
      auto resType = undefOp.getRes().getType();
      TypedAttr cstAttr;
      if (isa<IndexType>(resType))
        cstAttr = rewriter.getIndexAttr(0);
      else if (isa<IntegerType>(resType))
        cstAttr = rewriter.getIntegerAttr(resType, 0);
      else if (FloatType floatType = dyn_cast<FloatType>(resType))
        cstAttr = rewriter.getFloatAttr(floatType, 0.0);
      else
        return undefOp->emitError() << "operation has unsupported result type";

      // Create a constant with a default value and replace the undefined value
      rewriter.setInsertionPoint(undefOp);
      auto cstOp = rewriter.create<handshake::ConstantOp>(
          undefOp.getLoc(), resType, cstAttr, getBlockEntryControl(&block));
      rewriter.replaceOp(undefOp, cstOp.getResult());
    }
  }
  return success();
}

LogicalResult
HandshakeLowering::idBasicBlocks(ConversionPatternRewriter &rewriter) {
  for (auto [blockID, block] : llvm::enumerate(region)) {
    for (Operation &op : block) {
      if (!isa<handshake::MemoryOpInterface>(op)) {
        // Memory interfaces do not naturally belong to any block, so they do
        // not get an attribute
        op.setAttr(BB_ATTR_NAME, rewriter.getUI32IntegerAttr(blockID));
      }
    }
  }
  return success();
}

LogicalResult
HandshakeLowering::createReturnNetwork(ConversionPatternRewriter &rewriter) {
  Block *entryBlock = &region.front();
  auto &entryBlockOps = entryBlock->getOperations();

  // Move all operations to entry block. While doing so, delete all block
  // terminators and create a handshake-level return operation for each
  // existing
  // func-level return operation
  SmallVector<Operation *> terminatorsToErase;
  SmallVector<Operation *, 4> newReturnOps;
  for (Block &block : region) {
    Operation &termOp = block.back();
    if (isa<func::ReturnOp>(termOp)) {
      SmallVector<Value, 8> operands(termOp.getOperands());
      // When the enclosing function only returns a control value (no data
      // results), return statements must take exactly one control-only input
      if (operands.empty())
        operands.push_back(getBlockEntryControl(&block));

      // Insert new return operation next to the old one
      rewriter.setInsertionPoint(&termOp);
      auto newRet =
          rewriter.create<handshake::ReturnOp>(termOp.getLoc(), operands);
      newReturnOps.push_back(newRet);

      // New return operation belongs in the same basic block as the old one
      inheritBB(&termOp, newRet);
    }
    terminatorsToErase.push_back(&termOp);
    entryBlockOps.splice(entryBlockOps.end(), block.getOperations());
  }
  assert(!newReturnOps.empty() && "function must have at least one return");

  // When identifying basic blocks, the end node is either put in the same
  // block as the function's single return statement or, in the case of
  // multiple return statements, it is put in a "fake block" along with the
  // merges that feed it its data inputs
  std::optional<size_t> endNetworkID{};
  endNetworkID = (newReturnOps.size() > 1)
                     ? region.getBlocks().size()
                     : newReturnOps[0]
                           ->getAttrOfType<mlir::IntegerAttr>(BB_ATTR_NAME)
                           .getValue()
                           .getZExtValue();

  // Erase all blocks except the entry block
  for (Block &block : llvm::make_early_inc_range(llvm::drop_begin(region, 1))) {
    block.clear();
    block.dropAllDefinedValueUses();
    block.eraseArguments(0, block.getNumArguments());
    block.erase();
  }

  // Erase all leftover block terminators
  for (auto *op : terminatorsToErase)
    op->erase();

  // Insert an end node at the end of the function that merges results from
  // all handshake-level return operations and wait for all memory controllers
  // to signal completion
  SmallVector<Value, 8> endOperands;
  endOperands.append(
      mergeFunctionResults(region, rewriter, newReturnOps, endNetworkID));
  endOperands.append(getFunctionEndControls(region));
  rewriter.setInsertionPointToEnd(entryBlock);
  handshake::EndOp endOp = rewriter.create<handshake::EndOp>(
      entryBlockOps.back().getLoc(), endOperands);
  if (endNetworkID.has_value())
    endOp->setAttr(BB_ATTR_NAME,
                   rewriter.getUI32IntegerAttr(endNetworkID.value()));

  return success();
}

//===-----------------------------------------------------------------------==//
// Lowering strategy
//===-----------------------------------------------------------------------==//

namespace {

/// Conversion target for lowering a region.
struct LowerRegionTarget : public ConversionTarget {
  explicit LowerRegionTarget(MLIRContext &context, Region &region)
      : ConversionTarget(context), region(region) {
    // The root operation is marked dynamically legal to ensure
    // the pattern on its region is only applied once.
    markUnknownOpDynamicallyLegal([&](Operation *op) {
      if (op != region.getParentOp())
        return true;
      return regionLowered;
    });
  }

  /// Whether the region's parent operation was lowered.
  bool regionLowered = false;
  /// The region being lowered.
  Region &region;
};

/// Allows to partially lower a region by matching on the parent operation to
/// then call the provided partial lowering function with the region and the
/// rewriter.
struct PartialLowerRegion : public ConversionPattern {
  using PartialLoweringFunc =
      std::function<LogicalResult(Region &, ConversionPatternRewriter &)>;

  PartialLowerRegion(LowerRegionTarget &target, MLIRContext *context,
                     LogicalResult &loweringResRef,
                     const PartialLoweringFunc &fun)
      : ConversionPattern(target.region.getParentOp()->getName().getStringRef(),
                          1, context),
        target(target), loweringRes(loweringResRef), fun(fun) {}
  using ConversionPattern::ConversionPattern;
  LogicalResult
  matchAndRewrite(Operation *op, ArrayRef<Value> /*operands*/,
                  ConversionPatternRewriter &rewriter) const override {
    // Dialect conversion scheme requires the matched root operation to be
    // replaced or updated if the match was successful; this ensures that
    // happens even if the lowering function does not modify the root operation
    rewriter.updateRootInPlace(
        op, [&] { loweringRes = fun(target.region, rewriter); });

    // Signal to the conversion target that the conversion pattern ran
    target.regionLowered = true;

    // Success status of conversion pattern determined by success of partial
    // lowering function
    return loweringRes;
  };

private:
  LowerRegionTarget &target;
  LogicalResult &loweringRes;
  PartialLoweringFunc fun;
};

/// Strategy class for SSA maximization during std-to-handshake conversion.
/// Block arguments of type MemRefType and allocation operations are not
/// considered for SSA maximization.
class HandshakeLoweringSSAStrategy : public dynamatic::SSAMaximizationStrategy {
  /// Filters out block arguments of type MemRefType
  bool maximizeArgument(BlockArgument arg) override {
    return !arg.getType().isa<mlir::MemRefType>();
  }

  /// Filters out allocation operations
  bool maximizeOp(Operation &op) override { return !isAllocOp(&op); }
};
} // namespace

LogicalResult
dynamatic::partiallyLowerRegion(const RegionLoweringFunc &loweringFunc,
                                Region &region) {
  Operation *op = region.getParentOp();
  MLIRContext *ctx = region.getContext();
  RewritePatternSet patterns(ctx);
  LowerRegionTarget target(*ctx, region);
  LogicalResult partialLoweringSuccessfull = success();
  patterns.add<PartialLowerRegion>(target, ctx, partialLoweringSuccessfull,
                                   loweringFunc);
  return success(
      applyPartialConversion(op, target, std::move(patterns)).succeeded() &&
      partialLoweringSuccessfull.succeeded());
}

/// Lowers the region referenced by the handshake lowering strategy following
/// a fixed sequence of steps.
static LogicalResult lowerRegion(HandshakeLowering &hl) {

  if (failed(runPartialLowering(hl, &HandshakeLowering::createControlNetwork)))
    return failure();

  //===--------------------------------------------------------------------===//
  // Merges and branches instantiation
  //===--------------------------------------------------------------------===//

  if (failed(runPartialLowering(hl, &HandshakeLowering::addMergeOps)))
    return failure();

  if (failed(runPartialLowering(hl, &HandshakeLowering::addBranchOps)))
    return failure();

  //===--------------------------------------------------------------------===//
  // Create, analyze, and connect memory ports and interfaces
  //===--------------------------------------------------------------------===//

  HandshakeLowering::MemInterfacesInfo memInfo;
  if (failed(runPartialLowering(hl, &HandshakeLowering::replaceMemoryOps,
                                memInfo)))
    return failure();

  // First round of bb-tagging so that newly inserted Dynamatic memory ports get
  // tagged with the BB they belong to (required by memory interface
  // instantiation logic)
  if (failed(runPartialLowering(hl, &HandshakeLowering::idBasicBlocks)))
    return failure();

  if (failed(runPartialLowering(
          hl, &HandshakeLowering::verifyAndCreateMemInterfaces, memInfo)))
    return failure();

  //===--------------------------------------------------------------------===//
  // Simple final transformations
  //===--------------------------------------------------------------------===//

  if (failed(runPartialLowering(hl, &HandshakeLowering::convertCalls)))
    return failure();

  if (failed(runPartialLowering(hl, &HandshakeLowering::connectConstants)))
    return failure();

  if (failed(
          runPartialLowering(hl, &HandshakeLowering::replaceUndefinedValues)))
    return failure();

  if (failed(runPartialLowering(hl, &HandshakeLowering::idBasicBlocks)))
    return failure();

  //===--------------------------------------------------------------------===//
  // Create return/end logic and flatten IR (delete actual basic blocks)
  //===--------------------------------------------------------------------===//

  return runPartialLowering(hl, &HandshakeLowering::createReturnNetwork);
}

namespace {

/// Converts a func-level function into a handshake-level function, without
/// modifying the function's body. The function signature gets an extra
/// control-only argument to represent the starting point of the control
/// network. If the function did not return any result, a control-only result is
/// added to signal function completion.
struct ConvertFuncToHandshake : OpConversionPattern<func::FuncOp> {
  using OpConversionPattern<func::FuncOp>::OpConversionPattern;

  LogicalResult
  matchAndRewrite(func::FuncOp funcOp, OpAdaptor operands,
                  ConversionPatternRewriter &rewriter) const override {
    // Put the function into maximal SSA form if it is not external
    if (!funcOp.isExternal()) {
      HandshakeLoweringSSAStrategy strategy;
      if (failed(dynamatic::maximizeSSA(funcOp.getBody(), strategy)))
        return failure();
    }

    // Derive attribute for the new function
    SmallVector<NamedAttribute, 4> attributes;
    MLIRContext *ctx = getContext();
    for (const NamedAttribute &attr : funcOp->getAttrs()) {
      StringAttr attrName = attr.getName();

      // The symbol and function type attributes are set directly by the
      // Handshake function constructor, all others are forwarded directly
      if (attrName == SymbolTable::getSymbolAttrName() ||
          attrName == funcOp.getFunctionTypeAttrName())
        continue;

      // Argument names need to be augmented with the additional start argument
      if (attrName == funcOp.getArgAttrsAttrName()) {
        // Extracts the name key's value from the dictionary attribute
        // corresponding to each function's argument.
        auto extractNames = [&](Attribute argAttr) -> Attribute {
          DictionaryAttr argDict = cast<DictionaryAttr>(argAttr);
          std::optional<NamedAttribute> name =
              argDict.getNamed("handshake.arg_name");
          assert(name && "missing name key in arg attribute");
          return name->getValue();
        };

        SmallVector<Attribute> argNames;
        llvm::transform(funcOp.getArgAttrsAttr(), std::back_inserter(argNames),
                        extractNames);
        argNames.push_back(StringAttr::get(ctx, "start"));
        attributes.emplace_back(StringAttr::get(ctx, "argNames"),
                                ArrayAttr::get(ctx, argNames));
        continue;
      }

      // All other attributes are forwarded without changes
      attributes.push_back(attr);
    }

    // Derive function argument and result types
    NoneType noneType = rewriter.getNoneType();
    SmallVector<Type, 8> argTypes(funcOp.getArgumentTypes());
    SmallVector<Type, 8> resTypes(funcOp.getResultTypes());
    if (resTypes.empty()) {
      resTypes.push_back(noneType);
      // The only result should be named "end"
      auto resNames = ArrayAttr::get(ctx, {StringAttr::get(ctx, "end")});
      attributes.emplace_back(StringAttr::get(ctx, "resNames"), resNames);
    }
    argTypes.push_back(noneType);
    FunctionType funcType = rewriter.getFunctionType(argTypes, resTypes);

    // Replace the func-level function with a corresponding handshake-level
    // function
    rewriter.setInsertionPoint(funcOp);
    auto newFuncOp = rewriter.create<handshake::FuncOp>(
        funcOp.getLoc(), funcOp.getName(), funcType, attributes);
    rewriter.inlineRegionBefore(funcOp.getBody(), newFuncOp.getBody(),
                                newFuncOp.end());
    newFuncOp.resolveArgAndResNames();

    rewriter.eraseOp(funcOp);
    return success();
  }
};

/// FPGA18's elastic pass. Runs elastic pass on every function (func::FuncOp)
/// of the module it is applied on. Succeeds whenever all functions in the
/// module were succesfully lowered to handshake.
struct CfToHandshakePass
    : public dynamatic::impl::CfToHandshakeBase<CfToHandshakePass> {

  void runDynamaticPass() override {
    MLIRContext *ctx = &getContext();
    ModuleOp modOp = getOperation();

    // First convert functions from func-level to handshake-level, without
    // altering their bodies yet
    mlir::GreedyRewriteConfig config;
    config.useTopDownTraversal = true;
    config.enableRegionSimplification = false;
    RewritePatternSet patterns{ctx};
    patterns.add<ConvertFuncToHandshake>(ctx);

    // All func-level functions must become handshake-level functions
    ConversionTarget funcTarget(*ctx);
    funcTarget.addIllegalOp<func::FuncOp>();
    funcTarget.addLegalOp<handshake::FuncOp>();

    if (failed(applyPartialConversion(modOp, funcTarget, std::move(patterns))))
      return signalPassFailure();

    // Lower every function individually
    auto funcOps = modOp.getOps<handshake::FuncOp>();
    for (handshake::FuncOp funcOp : llvm::make_early_inc_range(funcOps)) {
      // Lower the region inside the function if it is not external
      if (!funcOp.isExternal()) {
        HandshakeLowering hl(funcOp.getBody(), getAnalysis<NameAnalysis>());
        if (failed(lowerRegion(hl)))
          return signalPassFailure();
      }
    }
  }
};
} // namespace

std::unique_ptr<dynamatic::DynamaticPass> dynamatic::createCfToHandshake() {
  return std::make_unique<CfToHandshakePass>();
}
