#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun May 23 15:57:42 2021
# Process ID: 10720
# Current directory: D:/USTC/CA2021_labs/new_lab3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3624 D:\USTC\CA2021_labs\new_lab3\new_lab3.xpr
# Log file: D:/USTC/CA2021_labs/new_lab3/vivado.log
# Journal file: D:/USTC/CA2021_labs/new_lab3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/USTC/CA2021_labs/new_lab3/new_lab3.xpr
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse {D:/USTC/CA2021_labs/new_lab3/new_lab3.srcs/sources_1/imports/CacheSrcCode/cache_tb_16.sv D:/USTC/CA2021_labs/new_lab3/new_lab3.srcs/sources_1/imports/CacheSrcCode/cache_tb_32.sv}
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top cache_tb_16 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source cache_tb_16.tcl
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top cpu_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source cpu_tb.tcl
current_wave_config {Untitled 2}
add_wave {{/cpu_tb/RV32ICore_tb_inst/Instr}} 
current_wave_config {Untitled 2}
add_wave {{/cpu_tb/RV32ICore_tb_inst/WBSegReg1/cache_test_instance/main_mem_instance/mem_inst/ram_cell}} 
restart
run all
close_sim
launch_simulation
source cpu_tb.tcl
current_wave_config {Untitled 3}
add_wave {{/cpu_tb/RV32ICore_tb_inst/Instr}} 
current_wave_config {Untitled 3}
add_wave {{/cpu_tb/RV32ICore_tb_inst/WBSegReg1/cache_test_instance/main_mem_instance/mem_inst}} 
restart
run all
run all
close_sim
launch_simulation
source cpu_tb.tcl
current_wave_config {Untitled 4}
add_wave {{/cpu_tb/RV32ICore_tb_inst/WBSegReg1/cache_test_instance/main_mem_instance/mem_inst}} 
restart
run all
run all
restart
run all
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
launch_simulation
source cpu_tb.tcl
current_wave_config {Untitled 5}
add_wave {{/cpu_tb/RV32ICore_tb_inst/WBSegReg1/cache_test_instance/main_mem_instance/mem_inst}} 
restart
run all
close_sim
