[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of SN74LVC1G3157DCKR production of TEXAS INSTRUMENTS from the text:SN74LVC1G3157 Single-Pole Double-Throw Analog Switch\n1 Features\n•ESD protection exceeds JESD 22\n–2000-V Human Body Model (A114-A)\n–1000-V Charged-Device Model (C101)\n•1.65-V to 5.5-V V CC operation\n•Qualified for 125°C operation\n•Specified break-before-make switching\n•Rail-to-rail signal handling\n•Operating frequency typically 340 MHz at room \ntemperature\n•High speed, typically 0.5 ns\n(VCC = 3 V, C L = 50 pF)\n•Low ON-state resistance, typically ≉6 Ω\n(VCC = 4.5 V)\n•Latch-up performance exceeds 100 mA Per JESD \n78, class II\n2 Applications\n•Wearables  and mobile devices\n•Portable computing\n•Internet of things (IoT)\n•Audio signal routing\n•Remote radio unit\n•Portable medical equipment\n•Surveillance\n•Home automation\n•I2C/SPI/UART bus multiplexing\n•Wireless charging3 Description\nThis single channel single-pole double-throw (SPDT) \nanalog switch is designed for 1.65-V to 5.5-V V CC \noperation.\nThe SN74LVC1G3157 device can handle both analog \nand digital signals. The SN74LVC1G3157 device \npermits signals with amplitudes of up to V CC (peak) \nto be transmitted in either direction.\nApplications include signal gating, chopping, \nmodulation or demodulation (modem), and signal \nmultiplexing for analog-to-digital and digital-to-analog \nconversion systems.\nDevice Information(1) \nPART NUMBER PACKAGE BODY SIZE (NOM)\nSN74LVC1G3157SOT-23 (DBV) (6) 2.90 mm × 1.60 mm\nSC70 (DCK) (6) 2.00 mm × 1.25 mm\nSOT (DRL) (6) 1.60 mm × 1.20 mm\nSON (DRY) (6) 1.45 mm × 1.00 mm\nDSBGA (YZP) (6) 1.41 mm × 0.91 mm\nSON (DSF) (6) 1.00 mm × 1.00 mm\nX2SON (DTB) (6) 0.80 mm × 1.00 mm\n(1) For all available packages, see the orderable addendum at \nthe end of the data sheet.\nB2\nS1\n4 6A\n3B1\nSimplified SchematicSN74LVC1G3157\nSCES424M  – JANUARY 2003 – REVISED AUGUST 2022\nAn IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, \nintellectual property matters and other important disclaimers. PRODUCTION DATA.\nTable of Contents\n1 Features ............................................................................ 1\n2 Applications ..................................................................... 1\n3 Description ....................................................................... 1\n4 Revision History .............................................................. 2\n5 Pin Configuration and Functions ................................... 4\n6 Specifications .................................................................. 6\n6.1 Absolute Maximum Ratings ........................................ 6\n6.2 ESD Ratings ............................................................... 6\n6.3 Recommended Operating Conditions ......................... 7\n6.4 Thermal Information .................................................... 7\n6.5 Electrical Characteristics ............................................. 8\n6.6 Analog Switch Characteristics .................................... 9\n6.7 Switching Characteristics 85°C ................................. 10\n6.8 Switching Characteristics 125°C ............................... 10\n6.9 Typical Characteristics .............................................. 10\n7 Parameter Measurement Information .......................... 11\n8 Detailed Description ...................................................... 16\n8.1 Overview ................................................................... 16\n8.2 Functional Block Diagram ......................................... 168.3 Feature Description ................................................... 16\n8.4 Device Functional Modes .......................................... 16\n9 Application and Implementation .................................. 17\n9.1 Application Information ............................................. 17\n9.2 Typical Application .................................................... 17\n10 Power Supply Recommendations .............................. 19\n11 Layout ........................................................................... 19\n11.1 Layout Guidelines ................................................... 19\n11.2 Layout Example ...................................................... 19\n12 Device and Documentation Support .......................... 20\n12.1 Documentation Support .......................................... 20\n12.2 Receiving Notification of Documentation Updates ..20\n12.3 Support Resources ................................................. 20\n12.4 Trademarks ............................................................. 20\n12.5 Electrostatic Discharge Caution .............................. 20\n12.6 Glossary .................................................................. 20\n13 Mechanical, Packaging, and Orderable \nInformation .................................................................... 20\n4 Revision History\nNOTE: Page numbers for previous revisions may differ from page numbers in the current version.\nChanges from Revision L (May 2017) to Revision M (August 2022) Page\n•Updated the numbering format for tables, figures, and cross-references throughout the document .................. 1\n•Updated the Pin Configuration and Functions  section ........................................................................................ 4\n•Updated the equation in the Detailed Design Procedure  section ..................................................................... 18\nChanges from Revision K (January 2017) to Revision L (May 2017) Page\n•Deleted Feature  "Useful for Both Analog and Digital Applications" ................................................................... 1\n•Deleted Feature  "High Degree of Linearity" ....................................................................................................... 1\n•Changed the first sentence of the Description  From: "This single-pole double-throw (SPDT)..." To: "This single \nchannel single pole double-throw (SPDT)..." ..................................................................................................... 1\n•Added the X2SON (DTB) package to the Device Information  ........................................................................... 1\n•Added the X2SON (DTB) Package, to the Pin Configuration and Functions  .................................................... 4\n•Changed I I/O To: I I/OK for I/O port diode current in the Absolute Maximum Ratings  ........................................... 6\n•Added the DTB (X2SON) package to the Thermal Information  table ................................................................. 7\n•Changed Note 1 and Note 2 n the Analog Switch Characteristics  table ............................................................. 9\n•Deleted Note 3 "Specified by design" from the Analog Switch Characteristics  tables ........................................ 9\n•Deleted Note 4 "Specified by design" from the Switch Characteristics 85°C  tables ......................................... 10\n•Deleted Note 4 "Specified by design" from the Switch Characteristics 125°C  tables ....................................... 10\n•Changed Figure 7-2 , From: SW1 = V IL to SW1 = V IH, From: SW2 = V IH to: SW2 = V IL .................................. 11\n•Changed Figure 7-5  ......................................................................................................................................... 11\n•Added a series 50-Ω resistor on B1 in Figure 7-6  ............................................................................................ 11\n•Changed Figure 7-7  ......................................................................................................................................... 11\nChanges from Revision J (June 2016) to Revision K (January 2017) Page\n•Added new applications to Applications  section ................................................................................................ 1\n•Added Operating free-air temperature, T A for BGA and all other packages in Recommended Operating \nConditions  .......................................................................................................................................................... 7\n•Added 125°C data to Electrical Characteristics  table. ....................................................................................... 8\n•Added 85°C to title to differentiate from new 125°C Switching Characteristics  section. .................................. 10SN74LVC1G3157\nSCES424M – JANUARY 2003 – REVISED AUGUST 2022 www.ti.com\n2 Submit Document Feedback Copyright © 2022 Texas Instruments Incorporated\nProduct Folder Links: SN74LVC1G3157\n•Added 125°C Switching Characteristics  section and data. .............................................................................. 10\nChanges from Revision I (June 2015) to Revision J (June 2016) Page\n•Deleted 200-V Machine Model (A115-A) from Features  .................................................................................... 1\n•Changed Feature  From: "Operating Frequency Typically 300 MHz at Room Temperature" To: "Operating \nFrequency Typically 340 MHz at Room Temperature" ........................................................................................ 1\n•Updated Device Information  table ...................................................................................................................... 1\n•Updated pinout images for all Packages ............................................................................................................ 4\n•Added temperature ranges for Storage temperature, T stg and Junction temperature, T J in Absolute Maximum \nRatings  ............................................................................................................................................................... 6\n•Changed MAX value ±1 to ±0.1 for I off and I IN in Electrical Characteristics  table ............................................... 8\n•Added Receiving Notification of Documentation Updates  section .................................................................... 20\nChanges from Revision H (May 2012) to Revision I (June 2015) Page\n•Added Device Information  table, Pin Configuration and Functions  section, ESD Ratings  table, Feature \nDescription  section, Device Functional Modes , Application and Implementation  section, Power Supply \nRecommendations  section, Layout  section, Device and Documentation Support  section, and Mechanical, \nPackaging, and Orderable Information  section .................................................................................................. 1\n•Updated Features ............................................................................................................................................... 1\nChanges from Revision G (September 2011) to Revision H (May 2012) Page\n•Changed YZP with correct pin labels. ................................................................................................................ 4\n•Added Thermal Information  table ....................................................................................................................... 7\n•Changed to correct Pin Label "S" ....................................................................................................................... 8www.ti.comSN74LVC1G3157\nSCES424M – JANUARY 2003 – REVISED AUGUST 2022\nCopyright © 2022 Texas Instruments Incorporated Submit Document Feedback 3\nProduct Folder Links: SN74LVC1G3157\n5 Pin Configuration and Functions\nNot to scale1 B2 6  S\n2 GND 5  V\n3 B1 4  ACC\nFigure 5-1. DBV Package,  6-Pin SOT-23  (Top View) \nNot to scale1 B2 6  S\n2 GND 5  V\n3 B1 4  ACC Figure 5-2. DCK Package,  6-Pin SC70  (Top View) \nNot to scale1 B2 6  S\n2 GND 5  V \n3 B1 4  ACC\nFigure 5-3. DRY Package,  6-Pin SON  (Top View) \nNot to scale1 B2 6  S\n2 GND 5  V\n3 B1 4  ACCFigure 5-4. DRL Package,  6-Pin SOT  (Top View) \nNot to scale1 B2 6  S\n2 GND 5  V \n3 B1 4  ACC\nFigure 5-5. DSF Package,  6-Pin SON  (Top View) \n1\n32 56\n4B2\nB1GNDS\nAVCCFigure 5-6. DTB Package,  6-Pin X2SON  (Top View) \nTable 5-1. Pin Functions\nPIN\nTYPE(1)DESCRIPTION\nNAMESOT-23, SC70, SON, \nX2SON, or SOT\nB2 1 I/O Switch I/O. Set S high to enable.\nGND 2 P Ground\nB1 3 I/O Switch I/O. Set S low to enable.\nA 4 I/O Common terminal\nVCC 5 P Power supply\nS 6 I Select\n(1) I = input, O = output, P = powerSN74LVC1G3157\nSCES424M – JANUARY 2003 – REVISED AUGUST 2022 www.ti.com\n4 Submit Document Feedback Copyright © 2022 Texas Instruments Incorporated\nProduct Folder Links: SN74LVC1G3157\n1 2\nC\nB\nA\nNot to scaleB1 A\nGND VCC \nB2 SFigure 5-7. YZP Package,  6-Pin DSBGA  (Bottom View) \nLegend\nInput Input or Output\nPower\nTable 5-2. Pin Functions\nPIN\nTYPE(1)DESCRIPTION\nNO. NAME\nA1 B2 I/O Switch I/O. Set S high to enable.\nA2 S I Select\nB1 GND P Ground\nB2 VCC P Power supply\nC1 B1 I/O Switch I/O. Set S low to enable.\nC2 A I/O Common terminal\n(1) I = input, O = output, P = powerwww.ti.comSN74LVC1G3157\nSCES424M – JANUARY 2003 – REVISED AUGUST 2022\nCopyright © 2022 Texas Instruments Incorporated Submit Document Feedback 5\nProduct Folder Links: SN74LVC1G3157\n6 Specifications\n6.1 Absolute Maximum Ratings\nover operating free-air temperature range (unless otherwise noted)(1)\nMIN MAX UNIT\nVCC Supply voltage(2)–0.5 6.5 V\nVIN Control input voltage(2) (3)–0.5 6.5 V\nVI/O Switch I/O voltage(2) (3) (4) (5)–0.5 VCC + 0.5 V\nIIK Control input clamp current VIN < 0 –50 mA\nII/OK I/O port diode current VI/O < 0 or V I/O > V CC ±50 mA\nII/O On-state switch current(6)VI/O = 0 to V CC ±128 mA\nContinuous current through V CC or GND ±100 mA\nTJ Junction temperature 150 °C\nTstg Storage temperature –65 150 °C\n(1) Stresses beyond those listed under Absolute Maximum Ratings  may cause permanent damage to the device. These are stress ratings \nonly, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating \nConditions  is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.\n(2) All voltages are with respect to ground unless otherwise specified.\n(3) The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.\n(4) This value is limited to 5.5 V maximum.\n(5) VI, VO, VA, and V Bn are used to denote specific conditions for V I/O.\n(6) II, IO, IA, and I Bn are used to denote specific conditions for I I/O.\n6.2 ESD Ratings\nVALUE UNIT\nV(ESD) Electrostatic dischargeHuman body model (HBM), per ANSI/ESDA/JEDEC JS-001(1)±2000\nV\nCharged-device model (CDM), per JEDEC specification JESD22-C101(2)±1000\n(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.\n(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.SN74LVC1G3157\nSCES424M – JANUARY 2003 – REVISED AUGUST 2022 www.ti.com\n6 Submit Document Feedback Copyright © 2022 Texas Instruments Incorporated\nProduct Folder Links: SN74LVC1G3157\n6.3 Recommended Operating Conditions\nover operating free-air temperature range (unless otherwise noted)(1)\nMIN MAX UNIT\nVCC Supply voltage 1.65 5.5 V\nVI/O Switch input or output voltage 0 VCC V\nVIN Control input voltage 0 5.5 V\nVIH High-level input voltage, control inputVCC = 1.65 V to 1.95 V VCC × 0.75\nV\nVCC = 2.3 V to 5.5 V VCC × 0.7\nVIL Low-level input voltage, control inputVCC = 1.65 V to 1.95 V VCC × 0.25\nV\nVCC = 2.3 V to 5.5 V VCC × 0.3\nΔt/Δv Input transition rise or fall rateVCC = 1.65 V to 1.95 V 20\nns/VVCC = 2.3 V to 2.7 V 20\nVCC = 3 V to 3.6 V 10\nVC C = 4.5 V to 5.5 V 10\nTA Operating free-air temperatureBGA package (YZP) –40 85 °C\nAll other packages (DBV, DCK, \nDRL, DRY, DSF)–40 125 °C\n(1) All unused inputs of the device must be held at V CC or GND to ensure proper device operation. See the TI application report, \nImplications of Slow or Floating CMOS Inputs  (SCBA004).\n6.4 Thermal Information\nTHERMAL METRIC(1)SN74LVC1G3157\nUNIT DBV (SOT-23) DCK (SC70) DRL (SOT) DRY (SON)DTB \n(X2SON)YZP \n(DSBGA)\n6 PINS 6 PINS 6 PINS 6 PINS 6 PINS 6 PINS\nRθJA Junction-to-ambient thermal resistance 234.9 269.5 244.1 284.2 324.5 129.4 °C/W\nRθJC(top) Junction-to-case (top) thermal resistance 150.4 189.5 112.5 138.6 150.5 1.9 °C/W\nRθJB Junction-to-board thermal resistance 86.4 84.7 109.9 170.9 239.0 40.0 °C/W\nψJTJunction-to-top characterization \nparameter60.8 62.7 9.3 13.7 17.2 0.6 °C/W\nψJBJunction-to-board characterization \nparameter86.1 84.0 109.3 167.9 238.3 40.2 °C/W\nRθJC(bot)Junction-to-case (bottom) thermal \nresistancen/a n/a n/a n/a n/a n/a °C/W\n(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics  application \nreport.www.ti.comSN74LVC1G3157\nSCES424M – JANUARY 2003 – REVISED AUGUST 2022\nCopyright © 2022 Texas Instruments Incorporated Submit Document Feedback 7\nProduct Folder Links: SN74LVC1G3157\n6.5 Electrical Characteristics\nover recommended operating free-air temperature range (unless otherwise noted)\nPARAMETER TEST CONDITIONS VCCTA = -40 to 85°C TA = -40 to 125°C\nUNIT\nMIN TYP(1)MAX MIN TYP(1)MAX\nron ON-state switch resistance(2) See Figure 6-1 \nand Figure 7-1VI = 0 V IO = 4 mA\n1.65 V11 20 11 20\nΩVI = 1.65 V IO = –4 mA 15 50 15 50\nVI = 0 V IO = 8 mA\n2.3 V8 12 8 12\nVI = 2.3 V IO = –8 mA 11 30 11 30\nVI = 0 V IO = 24 mA\n3 V7 9 7 9\nVI = 3 V IO = –24 mA 9 20 9 20\nVI = 0 V IO = 30 mA\n4.5 V6 7 6 7\nVI = 2.4 V IO = –30 mA 7 12 7 12\nVI = 4.5 V IO = –30 mA 7 15 7 15\nrrangeON-state switch resistance over \nsignal range(2) (3)0 ≤ V Bn ≤ V CC\n(see Figure 6-1  and Figure 7-1 )IA = –4 mA 1.65 V 140 140\nΩIA = –8 mA 2.3 V 45 45\nIA = –24 mA 3 V 18 18\nIA = –30 mA 4.5 V 10 10\nΔronDifference of ON-state\nresistance between switches(2) (4) (5) See Figure 7-1VBn = 1.15 V IA = –4 mA 1.65 V 0.5 0.5\nΩVBn = 1.6 V IA = –8 mA 2.3 V 0.1 0.3\nVBn = 2.1 V IA = –24 mA 3 V 0.1 0.3\nVBn = 3.15 V IA = –30 mA 4.5 V 0.1 0.2\nron(flat) ON resistance flatness(2) (4) (6)0 ≤ V Bn ≤ V CCIA = –4 mA 1.65 V 110 110\nΩIA = –8 mA 2.3 V 26 40\nIA = –24 mA 3 V 9 10\nIA = –30 mA 4.5 V 4 5\nIoff (7)OFF-state switch leakage current0 ≤ V I, VO ≤ V CC\n(see Figure 7-2  )1.65 V to\n5.5 V±1 ±1\nµA\n±0.05 ±0.1(1)±0.05 ±0.1\nIS(on) ON-state switch leakage currentVI = V CC or GND, V O = Open\n(see Figure 7-3 )5.5 V±1 ±1\nµA\n±0.1(1)±0.1(1)\nIIN Control input current 0 ≤ V IN  ≤ V CC0 V to 5.5 \nV±1 ±1\nµA\n±0.05 ±0.1(1)±0.05 ±0.1\nICC Supply current S = V CC or GND 5.5 V 1 10 35 µA\nΔICC Supply-current change S = V CC – 0.6 V 5.5 V 500 500 µA\nCi Control input capacitance S 5 V 2.7 2.7 pF\nCio(off)Switch input/output \ncapacitanceBn 5 V 5.2 5.2 pF\nCio(on)Switch input/output \ncapacitanceBn\n5 V17.3 17.3\npF\nA 17.3 17.3\n(1) TA = 25°C\n(2) Measured by the voltage drop between I/O pins at the indicated current through the switch. ON-state resistance is determined by the \nlower of the voltages on the two (A or B) ports.\n(3) Specified by design\n(4) Δron = ron(max)  – ron(min)  measured at identical V CC, temperature, and voltage levels\n(5) This parameter is characterized, but not production tested.\n(6) Flatness is defined as the difference between the maximum and minimum values of on-state resistance over the specified range of \nconditions.\n(7) Ioff is the same as I S(off) (off-state switch leakage current).SN74LVC1G3157\nSCES424M – JANUARY 2003 – REVISED AUGUST 2022 www.ti.com\n8 Submit Document Feedback Copyright © 2022 Texas Instruments Incorporated\nProduct Folder Links: SN74LVC1G3157\n6.6 Analog Switch Characteristics\nTA = 25°C\nPARAMETERFROM\n(INPUT)TO\n(OUTPUT)TEST CONDITIONS VCC TYP UNIT\nFrequency response(1)\n(switch on)A or Bn Bn or ARL = 50 Ω, f in = sine wave\n(see Figure 7-5 )1.65 V 340\nMHz2.3 V 340\n3 V 340\n4.5 V 340\nCrosstalk(2)\n(between switches)B1 or B2 B2 or B1RL = 50 Ω, f in = 10 MHz (sine wave)\n(see Figure 7-6 )1.65 V –54\ndB2.3 V –54\n3 V –54\n4.5 V –54\nFeed through \nattenuation(2)\n(switch off)A or Bn Bn or ACL = 5 pF, R L = 50 Ω,\nfin = 10 MHz (sine wave)\n(see Figure 7-7 )1.65 V –57\ndB2.3 V –57\n3 V –57\n4.5 V –57\nCharge injection S ACL = 0.1 nF, R L = 1 MΩ\n(see Figure 7-8 )3.3 V 3\npC\n5 V 7\nTotal harmonic distortion A or Bn Bn or AVI = 0.5 V p-p, RL = 600 Ω,\nfin = 600 Hz to 20 kHz (sine wave)\n(see Figure 7-9 )1.65 V 0.1%\n2.3 V 0.025%\n3 V 0.015%\n4.5 V 0.01%\n(1) Set f in to 0 dBm and provide a bias of 0.4 V. Increase f in frequency until the gain is 3 dB below the insertion loss.\n(2) Set f in to 0 dBm and provide a bias of 0.4 V.www.ti.comSN74LVC1G3157\nSCES424M – JANUARY 2003 – REVISED AUGUST 2022\nCopyright © 2022 Texas Instruments Incorporated Submit Document Feedback 9\nProduct Folder Links: SN74LVC1G3157\n6.7 Switching Characteristics 85°C\nTA = –40 to +85°C (see Figure 7-4  and ) Figure 7-10\nPARAMETERFROM\n(INPUT)TO\n(OUTPUT)VCC = 1.8 V\n± 0.15 VVCC = 2.5 V\n± 0.2 VVCC = 3.3 V\n± 0.3 VVCC = 5 V\n± 0.5 V UNIT\nMIN MAX MIN MAX MIN MAX MIN MAX\ntpd (1)A or Bn Bn or A 2 1.2 0.8 0.3 ns\nten (2)\nS Bn7 24 3.5 14 2.5 7.6 1.7 5.7\nns\ntdis (3)3 13 2 7.5 1.5 5.3 0.8 3.8\ntB-M 0.5 0.5 0.5 0.5 ns\n(1) tpd is the slower of t PLH or t PHL. The propagation delay is calculated RC time constant of the typical ON-state resistance of the switch \nand the specified load capacitance when driven by an ideal voltage source (zero output impedance).\n(2) ten is the slower of t PZL or t PZH.\n(3) tdis is the slower of t PLZ or t PHZ.\n6.8 Switching Characteristics 125°C\nTA = –40 to +125°C (see Figure 7-4  and Figure 7-10 )\nPARAMETERFROM\n(INPUT)TO\n(OUTPUT)VCC = 1.8 V\n± 0.15 VVCC = 2.5 V\n± 0.2 VVCC = 3.3 V\n± 0.3 VVCC = 5 V\n± 0.5 V UNIT\nMIN MAX MIN MAX MIN MAX MIN MAX\ntpd (1)A or Bn Bn or A 2 1.2 0.8 0.5 ns\nten (2)\nS Bn1 24.5 1 14.5 2.5 8 1.7 6\nns\ntdis (3)2.5 13.5 2 8 1.5 5.5 0.8 4\ntB-M 0.5 0.5 0.5 0.5 ns\n6.9 Typical Characteristics\n020406080100120\n0 1 2 3 4 5onrVCC= 1.65 V\nVCC= 2.3 V\nVCC= 3 V\nVCC= 4.5 V\nVI- V\nFigure 6-1. Typical r on as a Function of Input Voltage (V I) for V I = 0 to V CC SN74LVC1G3157\nSCES424M – JANUARY 2003 – REVISED AUGUST 2022 www.ti.com\n10 Submit Document Feedback Copyright © 2022 Texas Instruments Incorporated\nProduct Folder Links: SN74LVC1G3157\n7 Parameter Measurement Information\nV VI O–\nron= Ω\nIO\nFigure 7-1. ON-State Resistance Test Circuit\nVCC\nVCC\nB1\nB2VIL or V IHS\nAVI\nGNDSW1\n2SW S\n1\n2VIH\nVIL\nVO\nA\nCondition 1: V I = GND, V O = V CC \nCondition 2: V I = V CC, VO = GND\nFigure 7-2. OFF-State Switch Leakage-Current Test Circuit\nSW\n1\n2S\nVIL\nVIH\nB1\nB2S\nAVCC\nVCC\nSW1\n2\nGNDVILor VIH\nVO\nVI AVO= Open\nVI= VCCor GND\nFigure 7-3. ON-State Switch Leakage-Current Test Circuitwww.ti.comSN74LVC1G3157\nSCES424M – JANUARY 2003 – REVISED AUGUST 2022\nCopyright © 2022 Texas Instruments Incorporated Submit Document Feedback 11\nProduct Folder Links: SN74LVC1G3157\nth tsuFrom□Output\nUnder□Test\nC\n(see□Note A)L\nLOAD□CIRCUITS1VLOAD\nOpen\nGNDRL\nData□InputTiming□Input\n0□V\n0□V 0□VtW\nInput\n0□VInput\nOutput\nWaveform□1\nS1□at□V\n(see□Note□B)LOAD\nOutput\nWaveform□2\nS1□at□GND\n(see□Note□B)VOL\nVOH0□V\n/c1870□VOutput\nOutputTEST S1\nt /tPLH PHL Open\nOutput\nControlVM\nVM VMVM\nVM1.8□V 0.15□V /c177\n2.5□V 0.2□V /c177\n3.3□V 0.3□V /c177\n5□V 0.5□V/c177500 /c87\n500 /c87\n500 /c87\n500 /c87VCC RL\n2□× VCC\n2□× VCC\n2□×□VCC\n2□× VCCVLOAD CL\n50□pF\n50□pF\n50□pF\n50□pF0.3□V\n0.3□V\n0.3□V\n0.3□VV/c68\nVCCVI\nVCC/2\nVCC/2\nV /2CC\nVCC/2VM\n/c1632□ns\n/c1632□ns\n/c1632.5□ns\n/c1632.5□nsINPUTSRL\nt /tr f\nVCC\nVCC\nVCCVLOAD t /tPLZ PZL\nGND t /tPHZ PZH\nVOLTAGE□WAVEFORMS\nENABLE AND□DISABLE□TIMES\nLOW- AND□HIGH-LEVEL ENABLINGVOLTAGE□WAVEFORMS\nPROPAGATION□DELAY TIMES\nINVERTING AND□NONINVERTING□OUTPUTS\nNOTES: A. C includes□probe□and□jig□capacitance.\nB. Waveform□1□is□for□an□output□with□internal□conditions□such□that□the□output□is□low,□except□when□disabled□by□the□output□control.\nWaveform□2□is□for□an□output□with□internal□conditions□such□that□the□output□is□high,□except□when□disabled□by□the□output□control.\nC. All□input□pulses□are□supplied□by□generators□having□the□following□characteristics:□PRR 10□MHz,□Z =□50 .\nD. The□outputs□are□measured□one□at□a□time,□with□one□transition□per□measurement.\nE. t and□t are□the□same□as□t .\nF. t and□t are□the□same□as□t .\nG. t and□t are□the□same□as□t .\nH. All□parameters□and□waveforms□are□not□applicable□to□all□devices.L\nO\nPLZ PHZ dis\nPZL PZH en\nPLH PHL pd/c163 /c87VOLTAGE□WAVEFORMS\nPULSE□DURATIONVOLTAGE□WAVEFORMS\nSETUP AND□HOLD□TIMESVI\nVI\nVI\nVM\nVMV /2LOADtPZL tPLZ\ntPHZ tPZH\nV – VOH /c68V +□VOL /c68VM\nVM VMVM\nVOL\nVOHVI\nVI\nVOH\nVOLVM\nVMVM\nVMtPLH tPHL\ntPLH tPHLFigure 7-4. Load Circuit and Voltage WaveformsSN74LVC1G3157\nSCES424M – JANUARY 2003 – REVISED AUGUST 2022 www.ti.com\n12 Submit Document Feedback Copyright © 2022 Texas Instruments Incorporated\nProduct Folder Links: SN74LVC1G3157\nVCC\nVCC\nB1\nB2VIL or V IHS\nA50 \r\nfinRL = 50 \r\nGNDSW1\n2SW S\n1\n2VIL\nVIH\nVOFigure 7-5. Frequency Response (Switch On)\nVCC\nVCC\nB1\nVIL or V IHS\nRL = 50 \r\nGNDAnalyzer1\n2S\nVIL\nVIH50 \r\nfinVB1\nVB2\nB2TEST CONDITION\n20log 10(VO2/VI)\n20log 10(VO1/VI)\nFigure 7-6. Crosstalk (Between Switches)\nVCC\nVCC\nB1\nB2VIL or V IHS\nA50 \r\nfinRL = 50 \r\nGNDSWAnalyzer1\n2SW S\n1\n2VIL\nVIH\nFigure 7-7. Feed Throughwww.ti.comSN74LVC1G3157\nSCES424M – JANUARY 2003 – REVISED AUGUST 2022\nCopyright © 2022 Texas Instruments Incorporated Submit Document Feedback 13\nProduct Folder Links: SN74LVC1G3157\nB1\nB2\nRLS\nA VOUT\nCL RL/CL= 1 M Ω/100 pF\nVOUTVCC\nVCC\nSW1\n2RGEN\nGNDLOGIC\nINPUT\nLOGIC\nINPUTOFF OFF ON\nQ =(∆VOUT ) (CL)∆VOUTVGEFigure 7-8. Charge-Injection Test\n600 Ω10□k Ω\nFigure 7-9. Total Harmonic DistortionSN74LVC1G3157\nSCES424M – JANUARY 2003 – REVISED AUGUST 2022 www.ti.com\n14 Submit Document Feedback Copyright © 2022 Texas Instruments Incorporated\nProduct Folder Links: SN74LVC1G3157\nVI= VCC/2B1\nB2\nRLS\nAVO\nCL RL/CL= 50 Ω/35 pF\n0.9 x V OVO\ntDVSVCC\nVCC\nGNDFigure 7-10. Break-Before-Make Internal Timingwww.ti.comSN74LVC1G3157\nSCES424M – JANUARY 2003 – REVISED AUGUST 2022\nCopyright © 2022 Texas Instruments Incorporated Submit Document Feedback 15\nProduct Folder Links: SN74LVC1G3157\n8 Detailed Description\n8.1 Overview\nThe SN74LVC1G3157 device is a single-pole double-throw (SPDT) analog switch designed for 1.65-V to 5.5-V\nVCC operation. The SN74LVC1G3157 device can handle analog and digital signals. The device permits signals \nwith amplitudes of up to V CC (peak) to be transmitted in either direction.\n8.2 Functional Block Diagram\nAB2\nB11\n34\nS6\nFigure 8-1. Logic Diagram (Positive Logic)\n8.3 Feature Description\nThe 1.65-V to 5.5-V supply operation allows the device to function in many different systems comprised of \ndifferent logic levels, allowing rail-to-rail signal switching. Either the B1 channel or the B2 channel is activated \ndepending upon the control input. If the control input is low, B1 channel is selected. If the control input is high, B2 \nchannel is selected.\n8.4 Device Functional Modes\nTable 8-1  lists the ON channel when one of the control inputs is selected.\nTable 8-1. Function Table\nCONTROL\nINPUTSON\nCHANNEL\nL B1\nH B2SN74LVC1G3157\nSCES424M – JANUARY 2003 – REVISED AUGUST 2022 www.ti.com\n16 Submit Document Feedback Copyright © 2022 Texas Instruments Incorporated\nProduct Folder Links: SN74LVC1G3157\n9 Application and Implementation\nNote\nInformation in the following applications sections is not part of the TI component specification, \nand TI does not warrant its accuracy or completeness. TI’s customers are responsible for \ndetermining suitability of components for their purposes, as well as validating and testing their design \nimplementation to confirm system functionality.\n9.1 Application Information\nThe SN74LVC1G3157 SPDT analog switch is flexible enough for use in a variety of circuits such as \nanalog audio routing, power-up monitor, memory sharing, and so on. For details on the applications, see \nSN74LVC1G3157 and SN74LVC2G53 SPDT Analog Switches .\n9.2 Typical Application\nFigure 9-1. Typical Application Schematic\n9.2.1 Design Requirements\nThe inputs can be analog or digital, but TI recommends waiting until V CC has ramped to a level in Section 6.3 \nbefore applying any signals. Appropriate termination resistors should be used depending on the type of signal \nand specification. The Select pin should not be left floating; either pull up or pull down with a resistor that can be \noverdriven by a GPIO.www.ti.comSN74LVC1G3157\nSCES424M – JANUARY 2003 – REVISED AUGUST 2022\nCopyright © 2022 Texas Instruments Incorporated Submit Document Feedback 17\nProduct Folder Links: SN74LVC1G3157\n9.2.2 Detailed Design Procedure\nUsing this circuit idea, a system designer can ensure a component or subsystem power has ramped up before \nallowing signals to be applied to its input. This is useful for integrated circuits that do not have overvoltage \ntolerant inputs. The basic idea uses a resistor divider on the VCC1 power rail, which is ramping up. The RC \ntime constant of the resistor divider further delays the voltage ramp on the select pin of the SPDT bus switch. \nBy carefully selecting values for R1, R2, and C, it is possible to ensure that VCC1 will reach its nominal value \nbefore the path from A to B2 is established, thus preventing a signal being present on an I/O before the device/\nsystem is powered up. To ensure the minimum desired delay is achieved, the designer should use Equation 1  to \ncalculate the time required from a transition from ground (0 V) to half the supply voltage (VCC1/2).\nCC1 IHR2Set V V of the select pinR1 + R2\uf0e6 \uf0f6\uf0b4 \uf03e \uf0e7 \uf0f7\uf0e8 \uf0f8\n(1)\nChoose Rs and C to achieve the desired delay.\nWhen V S goes high, the signal will be passed.\n9.2.3 Application Curve\nFigure 9-2. VS Voltage RampSN74LVC1G3157\nSCES424M – JANUARY 2003 – REVISED AUGUST 2022 www.ti.com\n18 Submit Document Feedback Copyright © 2022 Texas Instruments Incorporated\nProduct Folder Links: SN74LVC1G3157\n10 Power Supply Recommendations\nMost systems have a common 3.3-V or 5-V rail that can supply the V CC pin of this device. If this is not available, \na Switch-Mode-Power-Supply (SMPS) or a Linear Dropout Regulator (LDO) can be used to provide supply to \nthis device from another voltage rail.\n11 Layout\n11.1 Layout Guidelines\nTI recommends keeping signal lines as short as possible. TI also recommends incorporating microstrip or \nstripline techniques when signal lines are greater than 1 inch in length. These traces must be designed with a \ncharacteristic impedance of either 50 Ω or 75 Ω, as required by the application. Do not place this device too \nclose to high-voltage switching components, as they may interfere with the device.\n11.2 Layout Example\nFigure 11-1. Recommended Layout Examplewww.ti.comSN74LVC1G3157\nSCES424M – JANUARY 2003 – REVISED AUGUST 2022\nCopyright © 2022 Texas Instruments Incorporated Submit Document Feedback 19\nProduct Folder Links: SN74LVC1G3157\n12 Device and Documentation Support\n12.1 Documentation Support\n12.1.1 Related Documentation\nFor related documentation, see the following:\n•Texas Instruments, Implications of Slow or Floating CMOS Inputs\n•Texas Instruments, SN74LVC1G3157 and SN74LVC2G53 SPDT Analog Switches\n12.2 Receiving Notification of Documentation Updates\nTo receive notification of documentation updates, navigate to the device product folder on ti.com . Click on \nSubscribe to updates  to register and receive a weekly digest of any product information that has changed. For \nchange details, review the revision history included in any revised document.\n12.3 Support Resources\nTI E2E™ support forums  are an engineer\'s go-to source for fast, verified answers and design help — straight \nfrom the experts. Search existing answers or ask your own question to get the quick design help you need.\nLinked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do \nnot necessarily reflect TI\'s views; see TI\'s Terms of Use .\n12.4 Trademarks\nTI E2E™ is a trademark of Texas Instruments.\nAll trademarks are the property of their respective owners.\n12.5 Electrostatic Discharge Caution\nThis integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled \nwith appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.\nESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may \nbe more susceptible to damage because very small parametric changes could cause the device not to meet its published \nspecifications.\n12.6 Glossary\nTI Glossary This glossary lists and explains terms, acronyms, and definitions.\n13 Mechanical, Packaging, and Orderable Information\nThe following pages include mechanical, packaging, and orderable information. This information is the most \ncurrent data available for the designated devices. This data is subject to change without notice and revision of \nthis document. For browser-based versions of this data sheet, refer to the left-hand navigation.SN74LVC1G3157\nSCES424M – JANUARY 2003 – REVISED AUGUST 2022 www.ti.com\n20 Submit Document Feedback Copyright © 2022 Texas Instruments Incorporated\nProduct Folder Links: SN74LVC1G3157\nPACKAGE OPTION ADDENDUM\nwww.ti.com 8-Sep-2022\nPACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\n74LVC1G3157DBVRE4 ACTIVE SOT-23 DBV 63000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 (CC5F, CC5R)Samples\n74LVC1G3157DBVRG4 ACTIVE SOT-23 DBV 63000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 (CC5F, CC5R)Samples\n74LVC1G3157DCKRE4 ACTIVE SC70 DCK 63000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 (C55, C5F, C5J, C5\n     K, C5R)Samples\n74LVC1G3157DCKRG4 ACTIVE SC70 DCK 63000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 (C55, C5F, C5J, C5\n     K, C5R)Samples\n74LVC1G3157DRYRG4 ACTIVE SON DRY 65000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 C5Samples\nSN74LVC1G3157DBVR ACTIVE SOT-23 DBV 63000RoHS & Green NIPDAU | SN Level-1-260C-UNLIM -40 to 125 (CC55, CC5F, CC5K,\n     CC5R)Samples\nSN74LVC1G3157DCK3 ACTIVE SC70 DCK 63000 RoHS &\nNon-GreenSNBI Level-1-260C-UNLIM -40 to 125 C5ZSamples\nSN74LVC1G3157DCKR ACTIVE SC70 DCK 63000RoHS & Green NIPDAU | SN Level-1-260C-UNLIM -40 to 125 (C55, C5F, C5J, C5\n     K, C5R)Samples\nSN74LVC1G3157DRLR ACTIVE SOT-5X3 DRL 64000RoHS & Green NIPDAU | NIPDAUAG Level-1-260C-UNLIM -40 to 125 (C57, C5R)Samples\nSN74LVC1G3157DRY2 ACTIVE SON DRY 65000RoHS & Green NIPDAU | NIPDAUAG Level-1-260C-UNLIM -40 to 125 C5Samples\nSN74LVC1G3157DRYR ACTIVE SON DRY 65000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 C5Samples\nSN74LVC1G3157DSFR ACTIVE SON DSF 65000RoHS & Green NIPDAU | NIPDAUAG Level-1-260C-UNLIM -40 to 125 C5Samples\nSN74LVC1G3157DTBR ACTIVE X2SON DTB 63000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 7XSamples\nSN74LVC1G3157YZPR ACTIVE DSBGA YZP 63000RoHS & Green SNAGCU Level-1-260C-UNLIM -40 to 85 C5NSamples\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \nAddendum-Page 1\nPACKAGE OPTION ADDENDUM\nwww.ti.com 8-Sep-2022\n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \n OTHER QUALIFIED VERSIONS OF SN74LVC1G3157 :\n•Automotive : SN74LVC1G3157-Q1\n NOTE: Qualified Version Definitions:\n•Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects\nAddendum-Page 2\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 3-Jun-2022\nTAPE AND REEL INFORMATION\nReel Width (W1)REEL DIMENSIONS\nA0\nB0\nK0\nWDimension designed to accommodate the component length\nDimension designed to accommodate the component thickness\nOverall width of the carrier tape\nPitch between successive cavity centersDimension designed to accommodate the component widthTAPE DIMENSIONS\nK0 P1\nB0W\nA0 Cavity\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\nPocket QuadrantsSprocket Holes\nQ1 Q1 Q2 Q2\nQ3 Q3 Q4 Q4 User Direction of FeedP1Reel\nDiameter\n \n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\n74LVC1G3157DBVRG4 SOT-23 DBV 63000 178.0 9.03.233.171.374.08.0 Q3\nSN74LVC1G3157DBVR SOT-23 DBV 63000 180.0 8.43.23.21.44.08.0 Q3\nSN74LVC1G3157DBVR SOT-23 DBV 63000 178.0 9.03.233.171.374.08.0 Q3\nSN74LVC1G3157DBVR SOT-23 DBV 63000 178.0 9.23.33.231.554.08.0 Q3\nSN74LVC1G3157DBVR SOT-23 DBV 63000 180.0 8.43.233.171.374.08.0 Q3\nSN74LVC1G3157DCKR SC70 DCK 63000 178.0 9.02.42.51.24.08.0 Q3\nSN74LVC1G3157DCKR SC70 DCK 63000 178.0 9.22.42.41.224.08.0 Q3\nSN74LVC1G3157DRLR SOT-5X3 DRL 64000 180.0 8.41.981.780.694.08.0 Q3\nSN74LVC1G3157DRY2 SON DRY 65000 180.0 9.51.61.150.754.08.0 Q3\nSN74LVC1G3157DRY2 SON DRY 65000 180.0 8.41.651.20.74.08.0 Q3\nSN74LVC1G3157DRYR SON DRY 65000 180.0 9.51.151.60.754.08.0 Q1\nSN74LVC1G3157DSFR SON DSF 65000 180.0 8.41.161.160.634.08.0 Q2\nSN74LVC1G3157DSFR SON DSF 65000 180.0 9.51.161.160.54.08.0 Q2\nSN74LVC1G3157DTBR X2SON DTB 63000 180.0 9.50.941.130.412.08.0 Q2\nSN74LVC1G3157YZPR DSBGA YZP 63000 178.0 9.21.021.520.634.08.0 Q1\nPack Materials-Page 1\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 3-Jun-2022\nTAPE AND REEL BOX DIMENSIONS\nWidth (mm)\nWLH\n \n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\n74LVC1G3157DBVRG4 SOT-23 DBV 63000 180.0 180.0 18.0\nSN74LVC1G3157DBVR SOT-23 DBV 63000 210.0 185.0 35.0\nSN74LVC1G3157DBVR SOT-23 DBV 63000 180.0 180.0 18.0\nSN74LVC1G3157DBVR SOT-23 DBV 63000 180.0 180.0 18.0\nSN74LVC1G3157DBVR SOT-23 DBV 63000 202.0 201.0 28.0\nSN74LVC1G3157DCKR SC70 DCK 63000 180.0 180.0 18.0\nSN74LVC1G3157DCKR SC70 DCK 63000 180.0 180.0 18.0\nSN74LVC1G3157DRLR SOT-5X3 DRL 64000 202.0 201.0 28.0\nSN74LVC1G3157DRY2 SON DRY 65000 184.0 184.0 19.0\nSN74LVC1G3157DRY2 SON DRY 65000 202.0 201.0 28.0\nSN74LVC1G3157DRYR SON DRY 65000 184.0 184.0 19.0\nSN74LVC1G3157DSFR SON DSF 65000 183.0 183.0 20.0\nSN74LVC1G3157DSFR SON DSF 65000 184.0 184.0 19.0\nSN74LVC1G3157DTBR X2SON DTB 63000 189.0 185.0 36.0\nSN74LVC1G3157YZPR DSBGA YZP 63000 220.0 220.0 35.0\nPack Materials-Page 2\n\n\nwww.ti.comPACKAGE OUTLINE\nC\n0.22\n0.08 TYP0.253.02.6\n2X 0.951.45 MAX\n0.150.00 TYP6X 0.500.25\n0.60.3 TYP 8\n0 TYP1.9A\n3.052.75B1.751.45\n(1.1)SOT-23 - 1.45 mm max height DBV0006A\nSMALL OUTLINE TRANSISTOR\n4214840/C   06/2021\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M.2. This drawing is subject to change without notice.3. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.25 per side.4. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation.5. Refernce JEDEC MO-178.0.2 C A B1\n3452INDEX AREAPIN 1\n6\nGAGE PLANE\nSEATING PLANE0.1 CSCALE  4.000\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.07 MAX\nARROUND0.07 MINARROUND6X (1.1)\n6X (0.6)\n(2.6)2X (0.95)\n(R0.05) TYP\n4214840/C   06/2021SOT-23 - 1.45 mm max height DBV0006A\nSMALL OUTLINE TRANSISTOR\nNOTES: (continued) 6. Publication IPC-7351 may have alternate designs. 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site. SYMM\nLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE:15XPKG\n1\n3 45 26\nSOLDER MASKOPENINGMETAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINEDEXPOSED METALMETALSOLDER MASKOPENING\nNON SOLDER MASK\nDEFINED\n(PREFERRED)\nSOLDER MASK DETAILSEXPOSED METAL\nwww.ti.comEXAMPLE STENCIL DESIGN\n(2.6)2X(0.95)6X (1.1)\n6X (0.6)\n(R0.05) TYPSOT-23 - 1.45 mm max height DBV0006A\nSMALL OUTLINE TRANSISTOR\n4214840/C   06/2021\nNOTES: (continued)\n 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate     design recommendations. 9. Board assembly site may have different recommendations for stencil design. SOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\nSCALE:15XSYMMPKG\n1\n3 45 26\nwww.ti.comPACKAGE OUTLINE\nC 0.5 MAX\n0.19\n0.15\n1\nTYP0.5 TYP\n6X 0.250.210.5\nTYPB EA\nD\n4219524/A   06/2014DSBGA - 0.5 mm max height YZP0006\nDIE SIZE BALL GRID ARRAY\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M.2. This drawing is subject to change without notice.\n3. NanoFree\nTM package configuration.NanoFree Is a trademark of Texas Instruments.BALL A1\nCORNER\nSEATING PLANE\nBALL TYP 0.05 C\nB\nA\n1 2\n0.015 C A BSYMM\nSYMM CSCALE  9.000\nD: Max = \nE: Max = 1.418 mm, Min = \n0.918 mm, Min = 1.357 mm\n0.857 mm\nwww.ti.comEXAMPLE BOARD LAYOUT\n6X ( ) 0.225(0.5) TYP\n(0.5) TYP\n( )\nMETAL0.225 0.05 MAX\nSOLDER MASK\nOPENINGMETAL\nUNDERMASK\n(\n)\nSOLDER MASKOPENING0.2250.05 MIN\n4219524/A   06/2014DSBGA - 0.5 mm max height YZP0006\nDIE SIZE BALL GRID ARRAY\nNOTES: (continued) 4. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints.    For more information, see Texas Instruments literature number SBVA017 (www.ti.com/lit/sbva017). SYMM\nSYMM\nLAND PATTERN EXAMPLE\nSCALE:40X1 2\nA\nB\nC\nNON-SOLDER MASK\nDEFINED\n(PREFERRED)\nSOLDER MASK DETAILS\nNOT TO SCALESOLDER MASK\nDEFINED\nwww.ti.comEXAMPLE STENCIL DESIGN\n(0.5)\nTYP(0.5) TYP\n6X ( 0.25)(R ) TYP 0.05\nMETAL\nTYP\n4219524/A   06/2014DSBGA - 0.5 mm max height YZP0006\nDIE SIZE BALL GRID ARRAY\nNOTES: (continued)\n 5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.SYMMSYMM\nSOLDER PASTE EXAMPLE\nBASED ON 0.1 mm THICK STENCIL\nSCALE:40X1 2\nA\nB\nC\nwww.ti.comPACKAGE OUTLINE\nC1.7\n1.5\n4X 0.5\n2X 1\n6X 0.30.1\n0.6 MAX\n6X 0.180.08\n6X 0.40.20.050.00 TYP\n6X 0.270.15B1.31.1A\n1.71.5\nNOTE 3SOT - 0.6 mm max height DRL0006A\nPLASTIC SMALL OUTLINE\n4223266/C   12/2021\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M.2. This drawing is subject to change without notice.3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed 0.15 mm per side.4. Reference JEDEC registration MO-293 Variation UAAD16PIN 1ID AREA\n34\nSEATING PLANE\n0.05 CSCALE  8.000\n0.1 C A B\n0.05SYMM\nSYMM\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.05 MAX\nAROUND0.05 MIN\nAROUND6X (0.67)\n6X (0.3)\n(1.48)4X (0.5)\n(R0.05) TYP\n4223266/C   12/2021SOT - 0.6 mm max height DRL0006A\nPLASTIC SMALL OUTLINE\nNOTES: (continued)\n 5. Publication IPC-7351 may have alternate designs. 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.7. Land pattern design aligns to IPC-610, Bottom Termination Component (BTC) solder joint inspection criteria.SYMM\nLAND PATTERN EXAMPLE\nSCALE:30XSYMM\n1\n346\nSOLDER MASKOPENINGMETAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINEDMETAL SOLDER MASKOPENING\nNON SOLDER MASK\nDEFINED\n(PREFERRED)\nSOLDERMASK DETAILS\nwww.ti.comEXAMPLE STENCIL DESIGN\n(1.48)4X (0.5)6X (0.67)\n6X (0.3)\n(R0.05) TYPSOT - 0.6 mm max height DRL0006A\nPLASTIC SMALL OUTLINE\n4223266/C   12/2021\nNOTES: (continued)\n 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations. 9. Board assembly site may have different recommendations for stencil design. SOLDER PASTE EXAMPLE\nBASED ON 0.1 mm THICK STENCIL\nSCALE:30XSYMMSYMM\n1\n346\nGENERIC PACKAGE VIEW\nImages above are just a representation of the package family, actual package may vary.\nRefer to the product data sheet for package details.DRY 6 USON - 0.6 mm max height\nPLASTIC SMALL OUTLINE - NO LEAD\n4207181/G\nwww.ti.comPACKAGE OUTLINE\nC\n6X 0.25\n0.154X\n0.5\n5X 0.350.252X\n10.6 MAX\n0.050.00\n3X 0.6\n0.40.3B1.050.95 A\n1.51.4\n(0.05) TYP(0.127) TYP\n4222894/A   01/2018USON - 0.6 mm max height DRY0006A\nPLASTIC SMALL OUTLINE - NO LEAD\nPIN 1 INDEX AREA\nSEATING PLANE\n0.08 C\n134\n6\n(OPTIONAL)PIN 1 ID 0.1 C A B\n0.05 CSYMM\nSYMM\nNOTES: 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M.2. This drawing is subject to change without notice.SCALE  8.500\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.05 MIN\nALL AROUND0.05 MAXALL AROUND5X (0.3)\n6X (0.2)\n4X (0.5)\n(0.6)(R0.05) TYP(0.35)\n4222894/A   01/2018USON - 0.6 mm max height DRY0006A\nPLASTIC SMALL OUTLINE - NO LEAD\nSYMM\n1\n346\nSYMM\nLAND PATTERN EXAMPLE\n1:1 RATIO WITH PKG SOLDER PADS\nEXPOSED METAL SHOWN\nSCALE:40X\nNOTES: (continued) 3. For more information, see QFN/SON PCB application report in literature No. SLUA271 (www.ti.com/lit/slua271).  METAL SOLDER MASKOPENING\nSOLDER MASK DETAILSNON SOLDER MASK\nDEFINEDEXPOSED\nMETAL\nSOLDER MASKOPENING METAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINED\n(PREFERRED)EXPOSED\nMETAL\nwww.ti.comEXAMPLE STENCIL DESIGN\n5X (0.3)\n6X (0.2)\n4X (0.5)\n(0.6) (R0.05) TYP(0.35)\n4222894/A   01/2018USON - 0.6 mm max height DRY0006A\nPLASTIC SMALL OUTLINE - NO LEAD\nNOTES: (continued)\n 4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate   design recommendations.  SOLDER PASTE EXAMPLE\nBASED ON 0.075 - 0.1 mm THICK STENCIL\nSCALE:40XSYMM\n1\n346\nSYMM\nwww.ti.comPACKAGE OUTLINE\nC\n6X 0.22\n0.12\n6X 0.450.352X\n0.7\n4X\n0.350.4 MAX\n0.050.00B1.050.95A\n1.050.95\n(0.11) TYP\n(0.1)\nPIN 1 ID\n4220597/B   06/2022X2SON - 0.4 mm max height DSF0006A\nPLASTIC SMALL OUTLINE - NO LEAD\nPIN 1 INDEX AREA\nSEATING PLANE\n0.05 C\n134\n6\n0.07 C B A\n0.05 CSYMM\nSYMM\nNOTES: 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice.3. Reference JEDEC registration MO-287, variation X2AAF.SCALE  10.000\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.07 MIN\nALL AROUND 0.07 MAX\nALL AROUND6X (0.6)\n6X (0.17)\n4X (0.35)\n(0.8)(R0.05) TYPX2SON - 0.4 mm max height DSF0006A\nPLASTIC SMALL OUTLINE - NO LEAD\n4220597/B   06/2022SOLDER MASK\nOPENINGSOLDER MASKOPENING\nNOTES: (continued) 4. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).LAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN \nSCALE:40XSYMMSYMM1\n346\nEXPOSED METAL\nMETAL\nNON SOLDER MASK\nDEFINED\nSOLDER MASK DETAILSEXPOSED METAL\nMETAL UNDER\nSOLDER MASK\nSOLDER MASK\nDEFINED\nwww.ti.comEXAMPLE STENCIL DESIGN\n6X (0.6)\n6X (0.15)\n4X (0.35)\n(0.8)(R0.05) TYPX2SON - 0.4 mm max height DSF0006A\nPLASTIC SMALL OUTLINE - NO LEAD\n4220597/B   06/2022\n4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate\n    design recommendations.SOLDER PASTE EXAMPLE\nBASED ON 0.09 mm THICK STENCIL\n \nPRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE\nSCALE:40XSYMMSYMM1\n346\nwww.ti.comPACKAGE OUTLINE\nC\n4X 0.25\n0.17\n4X 0.300.220.35 MAX\n0.050.002X 0.6\n0.25  TYP+0.05-0.030.4B1.05\n0.95A\n0.85\n0.75\n(0.1) TYP\n(0.1)\n(0.08)(0.027) TYPX2SON - 0.35 mm max height DTB0006A\nPLASTIC SMALL OUTLINE - NO LEAD\n4223406/C   02/2019PIN 1 INDEX AREA\nSEATING PLANE\n0.05 C\n13 4\n0.1 CAB\n0.05 C5\nNOTE 5(OPTIONAL)PIN 1 ID2\n6PKG\nPKG2X EQUILATERAL\nTRIANGLES\nNOTES: 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. The package thermal pads must be soldered to the printed circuit board for optimal thermal and mechanical performance.4. The size and shape of this feature may vary.5. Features may not exist. Recommend use of pin 1 marking on top of package for orientation purposes.SCALE  12.000\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.05 MIN\nALL AROUNDTYP\n4X (0.25)\n4X (0.4)(0.25)\nTYP\n(R0.05) TYP\n(0.6)(0.8)\n(0.4)(0.2)\nTYP\n(0.027) TYP(0.2) TYP\nEXPOSED METAL\nCLEARANCEX2SON - 0.35 mm max height DTB0006A\nPLASTIC SMALL OUTLINE - NO LEAD\n4223406/C   02/2019\nNOTES: (continued) 6. This package is designed to be soldered to a thermal pads on the board. For more information, see Texas Instruments literature    number SLUA271 (www.ti.com/lit/slua271).7. Vias are optional depending on application, refer to device data sheet. If some or all are implemented, recommended via locations are shown.  SYMM\n1\n2\n3SYMM\n45\nLAND PATTERN EXAMPLE\nSOLDER MASK DEFINED\nSCALE:50X6\nMETAL UNDERSOLDER MASKTYPTYPSOLDER MASK OPEING\nwww.ti.comEXAMPLE STENCIL DESIGN\n(0.21)(0.80)\n4X (0.60)4X (0.4)4X (0.25)\n(R0.05) TYP\n(0.37)(0.28)\nTYP\n(0.20)\nTYP(0.20) TYP(0.03) TYPX2SON - 0.35 mm max height DTB0006A\nPLASTIC SMALL OUTLINE - NO LEAD\n4223406/C   02/2019\nNOTES: (continued)\n 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate   design recommendations.   SOLDER PASTE EXAMPLE\nBASED ON 0.07 mm THICK STENCIL\n \nPRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE\nSCALE:50XSYMM\n1\n3\n4SYMM\nSOLDER MASKEDGE, 2X6\n5 2\nMETAL UNDERSOLDER MASKTYP\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 2, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: SN74LVC1G3157DCKR

#### Key Characteristics and Specifications:
- **Voltage Ratings:**
  - Supply Voltage (VCC): 1.65 V to 5.5 V
  - Control Input Voltage: 0 V to 5.5 V
  - Switch I/O Voltage: 0 V to VCC

- **Current Ratings:**
  - On-State Switch Current: ±128 mA
  - Control Input Clamp Current: -50 mA
  - Continuous Current through VCC or GND: ±100 mA

- **Power Consumption:**
  - Supply Current (ICC): 1 µA (typical) at VCC = 5.5 V

- **Operating Temperature Range:**
  - For SC70 package: -40°C to 125°C
  - For other packages: -40°C to 85°C

- **Package Type:**
  - Available in multiple packages including SC70 (DCK), SOT-23 (DBV), SON (DRY), and others.

- **Special Features:**
  - ESD protection: 2000 V (Human Body Model), 1000 V (Charged-Device Model)
  - Specified break-before-make switching
  - Rail-to-rail signal handling
  - High-speed operation: typically 0.5 ns
  - Low ON-state resistance: typically 6 Ω at VCC = 4.5 V
  - Latch-up performance exceeds 100 mA per JESD 78, class II

- **Moisture Sensitive Level (MSL):**
  - MSL Level 1 per JEDEC J-STD-020E

#### Description:
The **SN74LVC1G3157** is a single-pole double-throw (SPDT) analog switch designed for low-voltage applications. It operates with a supply voltage range of 1.65 V to 5.5 V and can handle both analog and digital signals, allowing for rail-to-rail signal switching. The device is capable of transmitting signals with amplitudes up to VCC (peak) in either direction, making it versatile for various applications.

#### Typical Applications:
- **Wearables and Mobile Devices:** Used for signal routing and switching in compact designs.
- **Portable Computing:** Facilitates audio signal routing and device interconnectivity.
- **Internet of Things (IoT):** Enables signal multiplexing for various sensors and communication protocols.
- **Audio Signal Routing:** Ideal for applications requiring high fidelity audio switching.
- **Remote Radio Units:** Used in RF applications for signal management.
- **Portable Medical Equipment:** Ensures reliable signal switching in medical devices.
- **Surveillance Systems:** Facilitates the routing of video and audio signals.
- **Home Automation:** Used in smart home devices for controlling various functions.
- **I2C/SPI/UART Bus Multiplexing:** Allows for efficient communication between multiple devices.
- **Wireless Charging:** Supports signal management in wireless power transfer systems.

This component is particularly suited for applications requiring high-speed switching and low ON-state resistance, making it a reliable choice for modern electronic designs.