#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Wed Dec 18 18:29:05 2024
# Process ID: 3752
# Current directory: D:/Vivado/final_conv2d/project_1/project_1.runs/design_1_do_convolution_0_0_synth_1
# Command line: vivado.exe -log design_1_do_convolution_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_do_convolution_0_0.tcl
# Log file: D:/Vivado/final_conv2d/project_1/project_1.runs/design_1_do_convolution_0_0_synth_1/design_1_do_convolution_0_0.vds
# Journal file: D:/Vivado/final_conv2d/project_1/project_1.runs/design_1_do_convolution_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_do_convolution_0_0.tcl -notrace
Command: synth_design -top design_1_do_convolution_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4856 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 446.465 ; gain = 101.148
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_do_convolution_0_0' [d:/Vivado/final_conv2d/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_do_convolution_0_0/synth/design_1_do_convolution_0_0.vhd:73]
INFO: [Synth 8-3491] module 'do_convolution' declared at 'd:/Vivado/final_conv2d/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cb3d/hdl/vhdl/do_convolution.vhd:12' bound to instance 'U0' of component 'do_convolution' [d:/Vivado/final_conv2d/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_do_convolution_0_0/synth/design_1_do_convolution_0_0.vhd:125]
INFO: [Synth 8-638] synthesizing module 'do_convolution' [d:/Vivado/final_conv2d/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cb3d/hdl/vhdl/do_convolution.vhd:29]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Vivado/final_conv2d/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cb3d/hdl/vhdl/do_convolution.vhd:71]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Vivado/final_conv2d/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cb3d/hdl/vhdl/do_convolution.vhd:74]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Vivado/final_conv2d/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cb3d/hdl/vhdl/do_convolution.vhd:82]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Vivado/final_conv2d/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cb3d/hdl/vhdl/do_convolution.vhd:87]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Vivado/final_conv2d/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cb3d/hdl/vhdl/do_convolution.vhd:92]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Vivado/final_conv2d/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cb3d/hdl/vhdl/do_convolution.vhd:137]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Vivado/final_conv2d/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cb3d/hdl/vhdl/do_convolution.vhd:200]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Vivado/final_conv2d/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cb3d/hdl/vhdl/do_convolution.vhd:204]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Vivado/final_conv2d/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cb3d/hdl/vhdl/do_convolution.vhd:208]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Vivado/final_conv2d/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cb3d/hdl/vhdl/do_convolution.vhd:287]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 5 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'do_convolution_libkb' declared at 'd:/Vivado/final_conv2d/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cb3d/hdl/vhdl/do_convolution_libkb.vhd:92' bound to instance 'line_buf_0_U' of component 'do_convolution_libkb' [d:/Vivado/final_conv2d/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cb3d/hdl/vhdl/do_convolution.vhd:323]
INFO: [Synth 8-638] synthesizing module 'do_convolution_libkb' [d:/Vivado/final_conv2d/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cb3d/hdl/vhdl/do_convolution_libkb.vhd:111]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 5 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'do_convolution_libkb_ram' declared at 'd:/Vivado/final_conv2d/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cb3d/hdl/vhdl/do_convolution_libkb.vhd:13' bound to instance 'do_convolution_libkb_ram_U' of component 'do_convolution_libkb_ram' [d:/Vivado/final_conv2d/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cb3d/hdl/vhdl/do_convolution_libkb.vhd:129]
INFO: [Synth 8-638] synthesizing module 'do_convolution_libkb_ram' [d:/Vivado/final_conv2d/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cb3d/hdl/vhdl/do_convolution_libkb.vhd:35]
	Parameter mem_type bound to: block - type: string 
	Parameter dwidth bound to: 32 - type: integer 
	Parameter awidth bound to: 3 - type: integer 
	Parameter mem_size bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'do_convolution_libkb_ram' (1#1) [d:/Vivado/final_conv2d/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cb3d/hdl/vhdl/do_convolution_libkb.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'do_convolution_libkb' (2#1) [d:/Vivado/final_conv2d/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cb3d/hdl/vhdl/do_convolution_libkb.vhd:111]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 5 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'do_convolution_libkb' declared at 'd:/Vivado/final_conv2d/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cb3d/hdl/vhdl/do_convolution_libkb.vhd:92' bound to instance 'line_buf_1_U' of component 'do_convolution_libkb' [d:/Vivado/final_conv2d/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cb3d/hdl/vhdl/do_convolution.vhd:341]
INFO: [Synth 8-256] done synthesizing module 'do_convolution' (3#1) [d:/Vivado/final_conv2d/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cb3d/hdl/vhdl/do_convolution.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'design_1_do_convolution_0_0' (4#1) [d:/Vivado/final_conv2d/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_do_convolution_0_0/synth/design_1_do_convolution_0_0.vhd:73]
WARNING: [Synth 8-3331] design do_convolution_libkb has unconnected port reset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 502.359 ; gain = 157.043
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 502.359 ; gain = 157.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 502.359 ; gain = 157.043
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Vivado/final_conv2d/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_do_convolution_0_0/constraints/do_convolution_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [d:/Vivado/final_conv2d/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_do_convolution_0_0/constraints/do_convolution_ooc.xdc] for cell 'U0'
Parsing XDC File [D:/Vivado/final_conv2d/project_1/project_1.runs/design_1_do_convolution_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Vivado/final_conv2d/project_1/project_1.runs/design_1_do_convolution_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 866.543 ; gain = 1.531
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 866.543 ; gain = 521.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 866.543 ; gain = 521.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  D:/Vivado/final_conv2d/project_1/project_1.runs/design_1_do_convolution_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 866.543 ; gain = 521.227
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'line_buf_0_addr_2_reg_1080_reg[2:0]' into 'line_buf_1_addr_2_reg_1086_reg[2:0]' [d:/Vivado/final_conv2d/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cb3d/hdl/vhdl/do_convolution.vhd:755]
INFO: [Synth 8-4471] merging register 'line_buf_0_addr_2_reg_1080_pp3_iter1_reg_reg[2:0]' into 'line_buf_1_addr_2_reg_1086_pp3_iter1_reg_reg[2:0]' [d:/Vivado/final_conv2d/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cb3d/hdl/vhdl/do_convolution.vhd:336]
WARNING: [Synth 8-6014] Unused sequential element line_buf_0_addr_2_reg_1080_pp3_iter1_reg_reg was removed.  [d:/Vivado/final_conv2d/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cb3d/hdl/vhdl/do_convolution.vhd:336]
WARNING: [Synth 8-6014] Unused sequential element line_buf_0_addr_2_reg_1080_reg was removed.  [d:/Vivado/final_conv2d/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cb3d/hdl/vhdl/do_convolution.vhd:755]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Vivado/final_conv2d/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cb3d/hdl/vhdl/do_convolution.vhd:1434]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Vivado/final_conv2d/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cb3d/hdl/vhdl/do_convolution.vhd:1440]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "exitcond1_fu_392_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond4_fu_409_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_flatten_fu_426_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_flatten9_fu_604_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_fu_444_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond2_fu_619_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cond1_fu_506_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cond_fu_476_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cond_mid1_fu_470_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_14_i_i_fu_675_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_i_i_fu_586_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 866.543 ; gain = 521.227
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 4     
	   5 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 7     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 25    
	                9 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 10    
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 33    
+---RAMs : 
	              160 Bit         RAMs := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 15    
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 24    
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module do_convolution_libkb_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              160 Bit         RAMs := 1     
Module do_convolution 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 4     
	   5 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 7     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 23    
	                9 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 10    
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 33    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 15    
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 24    
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3936] Found unconnected internal register 'window_1_0_read_as_fu_112_reg' and it is trimmed from '32' to '31' bits. [d:/Vivado/final_conv2d/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cb3d/hdl/vhdl/do_convolution.vhd:860]
INFO: [Synth 8-3971] The signal line_buf_0_U/do_convolution_libkb_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal line_buf_1_U/do_convolution_libkb_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3886] merging instance 'U0/ap_phi_reg_pp3_iter1_window_2_2_reg_378_reg[0]' (FDRE) to 'U0/ap_phi_reg_pp3_iter1_window_2_2_reg_378_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/ap_phi_reg_pp3_iter1_window_2_2_reg_378_reg[1]' (FDRE) to 'U0/ap_phi_reg_pp3_iter1_window_2_2_reg_378_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/ap_phi_reg_pp3_iter1_window_2_2_reg_378_reg[2]' (FDRE) to 'U0/ap_phi_reg_pp3_iter1_window_2_2_reg_378_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/ap_phi_reg_pp3_iter1_window_2_2_reg_378_reg[3]' (FDRE) to 'U0/ap_phi_reg_pp3_iter1_window_2_2_reg_378_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/ap_phi_reg_pp3_iter1_window_2_2_reg_378_reg[4]' (FDRE) to 'U0/ap_phi_reg_pp3_iter1_window_2_2_reg_378_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/ap_phi_reg_pp3_iter1_window_2_2_reg_378_reg[5]' (FDRE) to 'U0/ap_phi_reg_pp3_iter1_window_2_2_reg_378_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/ap_phi_reg_pp3_iter1_window_2_2_reg_378_reg[6]' (FDRE) to 'U0/ap_phi_reg_pp3_iter1_window_2_2_reg_378_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/ap_phi_reg_pp3_iter1_window_2_2_reg_378_reg[7]' (FDRE) to 'U0/ap_phi_reg_pp3_iter1_window_2_2_reg_378_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/ap_phi_reg_pp3_iter1_window_2_2_reg_378_reg[8]' (FDRE) to 'U0/ap_phi_reg_pp3_iter1_window_2_2_reg_378_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/ap_phi_reg_pp3_iter1_window_2_2_reg_378_reg[9]' (FDRE) to 'U0/ap_phi_reg_pp3_iter1_window_2_2_reg_378_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/ap_phi_reg_pp3_iter1_window_2_2_reg_378_reg[10]' (FDRE) to 'U0/ap_phi_reg_pp3_iter1_window_2_2_reg_378_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/ap_phi_reg_pp3_iter1_window_2_2_reg_378_reg[11]' (FDRE) to 'U0/ap_phi_reg_pp3_iter1_window_2_2_reg_378_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/ap_phi_reg_pp3_iter1_window_2_2_reg_378_reg[12]' (FDRE) to 'U0/ap_phi_reg_pp3_iter1_window_2_2_reg_378_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/ap_phi_reg_pp3_iter1_window_2_2_reg_378_reg[13]' (FDRE) to 'U0/ap_phi_reg_pp3_iter1_window_2_2_reg_378_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/ap_phi_reg_pp3_iter1_window_2_2_reg_378_reg[14]' (FDRE) to 'U0/ap_phi_reg_pp3_iter1_window_2_2_reg_378_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/ap_phi_reg_pp3_iter1_window_2_2_reg_378_reg[15]' (FDRE) to 'U0/ap_phi_reg_pp3_iter1_window_2_2_reg_378_reg[16]'
INFO: [Synth 8-3886] merging instance 'U0/ap_phi_reg_pp3_iter1_window_2_2_reg_378_reg[16]' (FDRE) to 'U0/ap_phi_reg_pp3_iter1_window_2_2_reg_378_reg[17]'
INFO: [Synth 8-3886] merging instance 'U0/ap_phi_reg_pp3_iter1_window_2_2_reg_378_reg[17]' (FDRE) to 'U0/ap_phi_reg_pp3_iter1_window_2_2_reg_378_reg[18]'
INFO: [Synth 8-3886] merging instance 'U0/ap_phi_reg_pp3_iter1_window_2_2_reg_378_reg[18]' (FDRE) to 'U0/ap_phi_reg_pp3_iter1_window_2_2_reg_378_reg[19]'
INFO: [Synth 8-3886] merging instance 'U0/ap_phi_reg_pp3_iter1_window_2_2_reg_378_reg[19]' (FDRE) to 'U0/ap_phi_reg_pp3_iter1_window_2_2_reg_378_reg[20]'
INFO: [Synth 8-3886] merging instance 'U0/ap_phi_reg_pp3_iter1_window_2_2_reg_378_reg[20]' (FDRE) to 'U0/ap_phi_reg_pp3_iter1_window_2_2_reg_378_reg[21]'
INFO: [Synth 8-3886] merging instance 'U0/ap_phi_reg_pp3_iter1_window_2_2_reg_378_reg[21]' (FDRE) to 'U0/ap_phi_reg_pp3_iter1_window_2_2_reg_378_reg[22]'
INFO: [Synth 8-3886] merging instance 'U0/ap_phi_reg_pp3_iter1_window_2_2_reg_378_reg[22]' (FDRE) to 'U0/ap_phi_reg_pp3_iter1_window_2_2_reg_378_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/ap_phi_reg_pp3_iter1_window_2_2_reg_378_reg[23]' (FDRE) to 'U0/ap_phi_reg_pp3_iter1_window_2_2_reg_378_reg[24]'
INFO: [Synth 8-3886] merging instance 'U0/ap_phi_reg_pp3_iter1_window_2_2_reg_378_reg[24]' (FDRE) to 'U0/ap_phi_reg_pp3_iter1_window_2_2_reg_378_reg[25]'
INFO: [Synth 8-3886] merging instance 'U0/ap_phi_reg_pp3_iter1_window_2_2_reg_378_reg[25]' (FDRE) to 'U0/ap_phi_reg_pp3_iter1_window_2_2_reg_378_reg[26]'
INFO: [Synth 8-3886] merging instance 'U0/ap_phi_reg_pp3_iter1_window_2_2_reg_378_reg[26]' (FDRE) to 'U0/ap_phi_reg_pp3_iter1_window_2_2_reg_378_reg[27]'
INFO: [Synth 8-3886] merging instance 'U0/ap_phi_reg_pp3_iter1_window_2_2_reg_378_reg[27]' (FDRE) to 'U0/ap_phi_reg_pp3_iter1_window_2_2_reg_378_reg[28]'
INFO: [Synth 8-3886] merging instance 'U0/ap_phi_reg_pp3_iter1_window_2_2_reg_378_reg[28]' (FDRE) to 'U0/ap_phi_reg_pp3_iter1_window_2_2_reg_378_reg[29]'
INFO: [Synth 8-3886] merging instance 'U0/ap_phi_reg_pp3_iter1_window_2_2_reg_378_reg[29]' (FDRE) to 'U0/ap_phi_reg_pp3_iter1_window_2_2_reg_378_reg[30]'
INFO: [Synth 8-3886] merging instance 'U0/ap_phi_reg_pp3_iter1_window_2_2_reg_378_reg[30]' (FDRE) to 'U0/ap_phi_reg_pp3_iter1_window_2_2_reg_378_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\ap_phi_reg_pp3_iter1_window_2_2_reg_378_reg[31] )
WARNING: [Synth 8-3332] Sequential element (ap_phi_reg_pp3_iter1_window_2_2_reg_378_reg[31]) is unused and will be removed from module do_convolution.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 866.543 ; gain = 521.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name               | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|do_convolution_libkb_ram: | ram_reg    | 8 x 32(WRITE_FIRST)    | W | R | 8 x 32(READ_FIRST)     | W |   | Port A and B     | 0      | 1      | 
|do_convolution_libkb_ram: | ram_reg    | 8 x 32(WRITE_FIRST)    | W | R | 8 x 32(READ_FIRST)     | W |   | Port A and B     | 0      | 1      | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance U0/i_0/line_buf_0_U/do_convolution_libkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/i_1/line_buf_1_U/do_convolution_libkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 866.543 ; gain = 521.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 920.250 ; gain = 574.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name               | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|do_convolution_libkb_ram: | ram_reg    | 8 x 32(WRITE_FIRST)    | W | R | 8 x 32(READ_FIRST)     | W |   | Port A and B     | 0      | 1      | 
|do_convolution_libkb_ram: | ram_reg    | 8 x 32(WRITE_FIRST)    | W | R | 8 x 32(READ_FIRST)     | W |   | Port A and B     | 0      | 1      | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance U0/line_buf_0_U/do_convolution_libkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/line_buf_1_U/do_convolution_libkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:00:41 . Memory (MB): peak = 921.285 ; gain = 575.969
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:00:42 . Memory (MB): peak = 921.285 ; gain = 575.969
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:00:42 . Memory (MB): peak = 921.285 ; gain = 575.969
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:37 ; elapsed = 00:00:42 . Memory (MB): peak = 921.285 ; gain = 575.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:37 ; elapsed = 00:00:42 . Memory (MB): peak = 921.285 ; gain = 575.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:00:43 . Memory (MB): peak = 921.285 ; gain = 575.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:37 ; elapsed = 00:00:43 . Memory (MB): peak = 921.285 ; gain = 575.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    60|
|2     |LUT1     |     7|
|3     |LUT2     |    72|
|4     |LUT3     |   246|
|5     |LUT4     |   117|
|6     |LUT5     |    99|
|7     |LUT6     |   219|
|8     |RAMB36E1 |     2|
|9     |FDRE     |   813|
|10    |FDSE     |     5|
+------+---------+------+

Report Instance Areas: 
+------+---------------------------------+---------------------------+------+
|      |Instance                         |Module                     |Cells |
+------+---------------------------------+---------------------------+------+
|1     |top                              |                           |  1640|
|2     |  U0                             |do_convolution             |  1640|
|3     |    line_buf_0_U                 |do_convolution_libkb       |    44|
|4     |      do_convolution_libkb_ram_U |do_convolution_libkb_ram_1 |    44|
|5     |    line_buf_1_U                 |do_convolution_libkb_0     |    13|
|6     |      do_convolution_libkb_ram_U |do_convolution_libkb_ram   |    13|
+------+---------------------------------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:37 ; elapsed = 00:00:43 . Memory (MB): peak = 921.285 ; gain = 575.969
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:33 . Memory (MB): peak = 921.285 ; gain = 211.785
Synthesis Optimization Complete : Time (s): cpu = 00:00:37 ; elapsed = 00:00:43 . Memory (MB): peak = 921.285 ; gain = 575.969
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 62 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'design_1_do_convolution_0_0' is not ideal for floorplanning, since the cellview 'do_convolution' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
88 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:45 . Memory (MB): peak = 921.285 ; gain = 587.484
INFO: [Common 17-1381] The checkpoint 'D:/Vivado/final_conv2d/project_1/project_1.runs/design_1_do_convolution_0_0_synth_1/design_1_do_convolution_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP d:/Vivado/final_conv2d/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_do_convolution_0_0/design_1_do_convolution_0_0.xci
INFO: [Coretcl 2-1174] Renamed 5 cell refs.
INFO: [Common 17-1381] The checkpoint 'D:/Vivado/final_conv2d/project_1/project_1.runs/design_1_do_convolution_0_0_synth_1/design_1_do_convolution_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_do_convolution_0_0_utilization_synth.rpt -pb design_1_do_convolution_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 921.285 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Dec 18 18:29:59 2024...
