
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl



****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sun Nov 16 15:39:00 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 496.691 ; gain = 212.098
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/emari/Desktop/mbv-axi-slave-ip-repo/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/2025.1/Vivado/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/emari/Desktop/mbv-axi-slave-ip-repo/vivado-axi-secure-auth/vivado-axi-secure-auth.cache/ip 
add_files: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 531.434 ; gain = 28.102
Command: synth_design -top design_1_wrapper -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4508
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1236.512 ; gain = 492.883
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [c:/Users/emari/Desktop/mbv-axi-slave-ip-repo/vivado-axi-secure-auth/vivado-axi-secure-auth.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1' [c:/Users/emari/Desktop/mbv-axi-slave-ip-repo/vivado-axi-secure-auth/vivado-axi-secure-auth.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_7seg_0_0' [C:/Users/emari/Desktop/mbv-axi-slave-ip-repo/vivado-axi-secure-auth/vivado-axi-secure-auth.runs/synth_1/.Xil/Vivado-2304-Emanuel/realtime/design_1_axi_7seg_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_7seg_0_0' (0#1) [C:/Users/emari/Desktop/mbv-axi-slave-ip-repo/vivado-axi-secure-auth/vivado-axi-secure-auth.runs/synth_1/.Xil/Vivado-2304-Emanuel/realtime/design_1_axi_7seg_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_smc_0' [C:/Users/emari/Desktop/mbv-axi-slave-ip-repo/vivado-axi-secure-auth/vivado-axi-secure-auth.runs/synth_1/.Xil/Vivado-2304-Emanuel/realtime/design_1_axi_smc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_smc_0' (0#1) [C:/Users/emari/Desktop/mbv-axi-slave-ip-repo/vivado-axi-secure-auth/vivado-axi-secure-auth.runs/synth_1/.Xil/Vivado-2304-Emanuel/realtime/design_1_axi_smc_0_stub.v:6]
WARNING: [Synth 8-7071] port 'M00_AXI_awprot' of module 'design_1_axi_smc_0' is unconnected for instance 'axi_smc' [c:/Users/emari/Desktop/mbv-axi-slave-ip-repo/vivado-axi-secure-auth/vivado-axi-secure-auth.gen/sources_1/bd/design_1/synth/design_1.v:167]
WARNING: [Synth 8-7071] port 'M00_AXI_arprot' of module 'design_1_axi_smc_0' is unconnected for instance 'axi_smc' [c:/Users/emari/Desktop/mbv-axi-slave-ip-repo/vivado-axi-secure-auth/vivado-axi-secure-auth.gen/sources_1/bd/design_1/synth/design_1.v:167]
WARNING: [Synth 8-7023] instance 'axi_smc' of module 'design_1_axi_smc_0' has 78 connections declared, but only 76 given [c:/Users/emari/Desktop/mbv-axi-slave-ip-repo/vivado-axi-secure-auth/vivado-axi-secure-auth.gen/sources_1/bd/design_1/synth/design_1.v:167]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_trng_0_0' [C:/Users/emari/Desktop/mbv-axi-slave-ip-repo/vivado-axi-secure-auth/vivado-axi-secure-auth.runs/synth_1/.Xil/Vivado-2304-Emanuel/realtime/design_1_axi_trng_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_trng_0_0' (0#1) [C:/Users/emari/Desktop/mbv-axi-slave-ip-repo/vivado-axi-secure-auth/vivado-axi-secure-auth.runs/synth_1/.Xil/Vivado-2304-Emanuel/realtime/design_1_axi_trng_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_uartlite_0_0' [C:/Users/emari/Desktop/mbv-axi-slave-ip-repo/vivado-axi-secure-auth/vivado-axi-secure-auth.runs/synth_1/.Xil/Vivado-2304-Emanuel/realtime/design_1_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_uartlite_0_0' (0#1) [C:/Users/emari/Desktop/mbv-axi-slave-ip-repo/vivado-axi-secure-auth/vivado-axi-secure-auth.runs/synth_1/.Xil/Vivado-2304-Emanuel/realtime/design_1_axi_uartlite_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'interrupt' of module 'design_1_axi_uartlite_0_0' is unconnected for instance 'axi_uartlite_0' [c:/Users/emari/Desktop/mbv-axi-slave-ip-repo/vivado-axi-secure-auth/vivado-axi-secure-auth.gen/sources_1/bd/design_1/synth/design_1.v:266]
WARNING: [Synth 8-7023] instance 'axi_uartlite_0' of module 'design_1_axi_uartlite_0_0' has 22 connections declared, but only 21 given [c:/Users/emari/Desktop/mbv-axi-slave-ip-repo/vivado-axi-secure-auth/vivado-axi-secure-auth.gen/sources_1/bd/design_1/synth/design_1.v:266]
INFO: [Synth 8-6157] synthesizing module 'design_1_clk_wiz_0_0' [C:/Users/emari/Desktop/mbv-axi-slave-ip-repo/vivado-axi-secure-auth/vivado-axi-secure-auth.runs/synth_1/.Xil/Vivado-2304-Emanuel/realtime/design_1_clk_wiz_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_clk_wiz_0_0' (0#1) [C:/Users/emari/Desktop/mbv-axi-slave-ip-repo/vivado-axi-secure-auth/vivado-axi-secure-auth.runs/synth_1/.Xil/Vivado-2304-Emanuel/realtime/design_1_clk_wiz_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_mdm_1_0' [C:/Users/emari/Desktop/mbv-axi-slave-ip-repo/vivado-axi-secure-auth/vivado-axi-secure-auth.runs/synth_1/.Xil/Vivado-2304-Emanuel/realtime/design_1_mdm_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_mdm_1_0' (0#1) [C:/Users/emari/Desktop/mbv-axi-slave-ip-repo/vivado-axi-secure-auth/vivado-axi-secure-auth.runs/synth_1/.Xil/Vivado-2304-Emanuel/realtime/design_1_mdm_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_microblaze_riscv_0_0' [C:/Users/emari/Desktop/mbv-axi-slave-ip-repo/vivado-axi-secure-auth/vivado-axi-secure-auth.runs/synth_1/.Xil/Vivado-2304-Emanuel/realtime/design_1_microblaze_riscv_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_microblaze_riscv_0_0' (0#1) [C:/Users/emari/Desktop/mbv-axi-slave-ip-repo/vivado-axi-secure-auth/vivado-axi-secure-auth.runs/synth_1/.Xil/Vivado-2304-Emanuel/realtime/design_1_microblaze_riscv_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'Interrupt_Ack' of module 'design_1_microblaze_riscv_0_0' is unconnected for instance 'microblaze_riscv_0' [c:/Users/emari/Desktop/mbv-axi-slave-ip-repo/vivado-axi-secure-auth/vivado-axi-secure-auth.gen/sources_1/bd/design_1/synth/design_1.v:306]
WARNING: [Synth 8-7023] instance 'microblaze_riscv_0' of module 'design_1_microblaze_riscv_0_0' has 52 connections declared, but only 51 given [c:/Users/emari/Desktop/mbv-axi-slave-ip-repo/vivado-axi-secure-auth/vivado-axi-secure-auth.gen/sources_1/bd/design_1/synth/design_1.v:306]
INFO: [Synth 8-6157] synthesizing module 'microblaze_riscv_0_local_memory_imp_1TUIWYR' [c:/Users/emari/Desktop/mbv-axi-slave-ip-repo/vivado-axi-secure-auth/vivado-axi-secure-auth.gen/sources_1/bd/design_1/synth/design_1.v:391]
INFO: [Synth 8-6157] synthesizing module 'design_1_dlmb_bram_if_cntlr_0' [C:/Users/emari/Desktop/mbv-axi-slave-ip-repo/vivado-axi-secure-auth/vivado-axi-secure-auth.runs/synth_1/.Xil/Vivado-2304-Emanuel/realtime/design_1_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_dlmb_bram_if_cntlr_0' (0#1) [C:/Users/emari/Desktop/mbv-axi-slave-ip-repo/vivado-axi-secure-auth/vivado-axi-secure-auth.runs/synth_1/.Xil/Vivado-2304-Emanuel/realtime/design_1_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_dlmb_v10_0' [C:/Users/emari/Desktop/mbv-axi-slave-ip-repo/vivado-axi-secure-auth/vivado-axi-secure-auth.runs/synth_1/.Xil/Vivado-2304-Emanuel/realtime/design_1_dlmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_dlmb_v10_0' (0#1) [C:/Users/emari/Desktop/mbv-axi-slave-ip-repo/vivado-axi-secure-auth/vivado-axi-secure-auth.runs/synth_1/.Xil/Vivado-2304-Emanuel/realtime/design_1_dlmb_v10_0_stub.v:6]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'design_1_dlmb_v10_0' is unconnected for instance 'dlmb_v10' [c:/Users/emari/Desktop/mbv-axi-slave-ip-repo/vivado-axi-secure-auth/vivado-axi-secure-auth.gen/sources_1/bd/design_1/synth/design_1.v:516]
WARNING: [Synth 8-7023] instance 'dlmb_v10' of module 'design_1_dlmb_v10_0' has 25 connections declared, but only 24 given [c:/Users/emari/Desktop/mbv-axi-slave-ip-repo/vivado-axi-secure-auth/vivado-axi-secure-auth.gen/sources_1/bd/design_1/synth/design_1.v:516]
INFO: [Synth 8-6157] synthesizing module 'design_1_ilmb_bram_if_cntlr_0' [C:/Users/emari/Desktop/mbv-axi-slave-ip-repo/vivado-axi-secure-auth/vivado-axi-secure-auth.runs/synth_1/.Xil/Vivado-2304-Emanuel/realtime/design_1_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ilmb_bram_if_cntlr_0' (0#1) [C:/Users/emari/Desktop/mbv-axi-slave-ip-repo/vivado-axi-secure-auth/vivado-axi-secure-auth.runs/synth_1/.Xil/Vivado-2304-Emanuel/realtime/design_1_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_ilmb_v10_0' [C:/Users/emari/Desktop/mbv-axi-slave-ip-repo/vivado-axi-secure-auth/vivado-axi-secure-auth.runs/synth_1/.Xil/Vivado-2304-Emanuel/realtime/design_1_ilmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ilmb_v10_0' (0#1) [C:/Users/emari/Desktop/mbv-axi-slave-ip-repo/vivado-axi-secure-auth/vivado-axi-secure-auth.runs/synth_1/.Xil/Vivado-2304-Emanuel/realtime/design_1_ilmb_v10_0_stub.v:6]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'design_1_ilmb_v10_0' is unconnected for instance 'ilmb_v10' [c:/Users/emari/Desktop/mbv-axi-slave-ip-repo/vivado-axi-secure-auth/vivado-axi-secure-auth.gen/sources_1/bd/design_1/synth/design_1.v:562]
WARNING: [Synth 8-7023] instance 'ilmb_v10' of module 'design_1_ilmb_v10_0' has 25 connections declared, but only 24 given [c:/Users/emari/Desktop/mbv-axi-slave-ip-repo/vivado-axi-secure-auth/vivado-axi-secure-auth.gen/sources_1/bd/design_1/synth/design_1.v:562]
INFO: [Synth 8-6157] synthesizing module 'design_1_lmb_bram_0' [C:/Users/emari/Desktop/mbv-axi-slave-ip-repo/vivado-axi-secure-auth/vivado-axi-secure-auth.runs/synth_1/.Xil/Vivado-2304-Emanuel/realtime/design_1_lmb_bram_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_lmb_bram_0' (0#1) [C:/Users/emari/Desktop/mbv-axi-slave-ip-repo/vivado-axi-secure-auth/vivado-axi-secure-auth.runs/synth_1/.Xil/Vivado-2304-Emanuel/realtime/design_1_lmb_bram_0_stub.v:6]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'design_1_lmb_bram_0' is unconnected for instance 'lmb_bram' [c:/Users/emari/Desktop/mbv-axi-slave-ip-repo/vivado-axi-secure-auth/vivado-axi-secure-auth.gen/sources_1/bd/design_1/synth/design_1.v:587]
WARNING: [Synth 8-7071] port 'rstb_busy' of module 'design_1_lmb_bram_0' is unconnected for instance 'lmb_bram' [c:/Users/emari/Desktop/mbv-axi-slave-ip-repo/vivado-axi-secure-auth/vivado-axi-secure-auth.gen/sources_1/bd/design_1/synth/design_1.v:587]
WARNING: [Synth 8-7023] instance 'lmb_bram' of module 'design_1_lmb_bram_0' has 16 connections declared, but only 14 given [c:/Users/emari/Desktop/mbv-axi-slave-ip-repo/vivado-axi-secure-auth/vivado-axi-secure-auth.gen/sources_1/bd/design_1/synth/design_1.v:587]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_riscv_0_local_memory_imp_1TUIWYR' (0#1) [c:/Users/emari/Desktop/mbv-axi-slave-ip-repo/vivado-axi-secure-auth/vivado-axi-secure-auth.gen/sources_1/bd/design_1/synth/design_1.v:391]
INFO: [Synth 8-6157] synthesizing module 'design_1_rst_clk_wiz_0_100M_0' [C:/Users/emari/Desktop/mbv-axi-slave-ip-repo/vivado-axi-secure-auth/vivado-axi-secure-auth.runs/synth_1/.Xil/Vivado-2304-Emanuel/realtime/design_1_rst_clk_wiz_0_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rst_clk_wiz_0_100M_0' (0#1) [C:/Users/emari/Desktop/mbv-axi-slave-ip-repo/vivado-axi-secure-auth/vivado-axi-secure-auth.runs/synth_1/.Xil/Vivado-2304-Emanuel/realtime/design_1_rst_clk_wiz_0_100M_0_stub.v:6]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'design_1_rst_clk_wiz_0_100M_0' is unconnected for instance 'rst_clk_wiz_0_100M' [c:/Users/emari/Desktop/mbv-axi-slave-ip-repo/vivado-axi-secure-auth/vivado-axi-secure-auth.gen/sources_1/bd/design_1/synth/design_1.v:380]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'design_1_rst_clk_wiz_0_100M_0' is unconnected for instance 'rst_clk_wiz_0_100M' [c:/Users/emari/Desktop/mbv-axi-slave-ip-repo/vivado-axi-secure-auth/vivado-axi-secure-auth.gen/sources_1/bd/design_1/synth/design_1.v:380]
WARNING: [Synth 8-7023] instance 'rst_clk_wiz_0_100M' of module 'design_1_rst_clk_wiz_0_100M_0' has 10 connections declared, but only 8 given [c:/Users/emari/Desktop/mbv-axi-slave-ip-repo/vivado-axi-secure-auth/vivado-axi-secure-auth.gen/sources_1/bd/design_1/synth/design_1.v:380]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (0#1) [c:/Users/emari/Desktop/mbv-axi-slave-ip-repo/vivado-axi-secure-auth/vivado-axi-secure-auth.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (0#1) [c:/Users/emari/Desktop/mbv-axi-slave-ip-repo/vivado-axi-secure-auth/vivado-axi-secure-auth.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1351.965 ; gain = 608.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1351.965 ; gain = 608.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1351.965 ; gain = 608.336
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1351.965 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/emari/Desktop/mbv-axi-slave-ip-repo/vivado-axi-secure-auth/vivado-axi-secure-auth.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Finished Parsing XDC File [c:/Users/emari/Desktop/mbv-axi-slave-ip-repo/vivado-axi-secure-auth/vivado-axi-secure-auth.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Parsing XDC File [c:/Users/emari/Desktop/mbv-axi-slave-ip-repo/vivado-axi-secure-auth/vivado-axi-secure-auth.gen/sources_1/bd/design_1/ip/design_1_microblaze_riscv_0_0/design_1_microblaze_riscv_0_0/design_1_microblaze_riscv_0_0_in_context.xdc] for cell 'design_1_i/microblaze_riscv_0'
Finished Parsing XDC File [c:/Users/emari/Desktop/mbv-axi-slave-ip-repo/vivado-axi-secure-auth/vivado-axi-secure-auth.gen/sources_1/bd/design_1/ip/design_1_microblaze_riscv_0_0/design_1_microblaze_riscv_0_0/design_1_microblaze_riscv_0_0_in_context.xdc] for cell 'design_1_i/microblaze_riscv_0'
Parsing XDC File [c:/Users/emari/Desktop/mbv-axi-slave-ip-repo/vivado-axi-secure-auth/vivado-axi-secure-auth.gen/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0/design_1_dlmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_riscv_0_local_memory/dlmb_v10'
Finished Parsing XDC File [c:/Users/emari/Desktop/mbv-axi-slave-ip-repo/vivado-axi-secure-auth/vivado-axi-secure-auth.gen/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0/design_1_dlmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_riscv_0_local_memory/dlmb_v10'
Parsing XDC File [c:/Users/emari/Desktop/mbv-axi-slave-ip-repo/vivado-axi-secure-auth/vivado-axi-secure-auth.gen/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0/design_1_dlmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_riscv_0_local_memory/ilmb_v10'
Finished Parsing XDC File [c:/Users/emari/Desktop/mbv-axi-slave-ip-repo/vivado-axi-secure-auth/vivado-axi-secure-auth.gen/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0/design_1_dlmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_riscv_0_local_memory/ilmb_v10'
Parsing XDC File [c:/Users/emari/Desktop/mbv-axi-slave-ip-repo/vivado-axi-secure-auth/vivado-axi-secure-auth.gen/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/design_1_dlmb_bram_if_cntlr_0/design_1_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_riscv_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Users/emari/Desktop/mbv-axi-slave-ip-repo/vivado-axi-secure-auth/vivado-axi-secure-auth.gen/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/design_1_dlmb_bram_if_cntlr_0/design_1_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_riscv_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [c:/Users/emari/Desktop/mbv-axi-slave-ip-repo/vivado-axi-secure-auth/vivado-axi-secure-auth.gen/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/design_1_ilmb_bram_if_cntlr_0/design_1_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_riscv_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Users/emari/Desktop/mbv-axi-slave-ip-repo/vivado-axi-secure-auth/vivado-axi-secure-auth.gen/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/design_1_ilmb_bram_if_cntlr_0/design_1_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_riscv_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [c:/Users/emari/Desktop/mbv-axi-slave-ip-repo/vivado-axi-secure-auth/vivado-axi-secure-auth.gen/sources_1/bd/design_1/ip/design_1_lmb_bram_0/design_1_lmb_bram_0/design_1_lmb_bram_0_in_context.xdc] for cell 'design_1_i/microblaze_riscv_0_local_memory/lmb_bram'
Finished Parsing XDC File [c:/Users/emari/Desktop/mbv-axi-slave-ip-repo/vivado-axi-secure-auth/vivado-axi-secure-auth.gen/sources_1/bd/design_1/ip/design_1_lmb_bram_0/design_1_lmb_bram_0/design_1_lmb_bram_0_in_context.xdc] for cell 'design_1_i/microblaze_riscv_0_local_memory/lmb_bram'
Parsing XDC File [c:/Users/emari/Desktop/mbv-axi-slave-ip-repo/vivado-axi-secure-auth/vivado-axi-secure-auth.gen/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0/design_1_mdm_1_0_in_context.xdc] for cell 'design_1_i/mdm_1'
Finished Parsing XDC File [c:/Users/emari/Desktop/mbv-axi-slave-ip-repo/vivado-axi-secure-auth/vivado-axi-secure-auth.gen/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0/design_1_mdm_1_0_in_context.xdc] for cell 'design_1_i/mdm_1'
Parsing XDC File [c:/Users/emari/Desktop/mbv-axi-slave-ip-repo/vivado-axi-secure-auth/vivado-axi-secure-auth.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_0_100M_0/design_1_rst_clk_wiz_0_100M_0/design_1_rst_clk_wiz_0_100M_0_in_context.xdc] for cell 'design_1_i/rst_clk_wiz_0_100M'
Finished Parsing XDC File [c:/Users/emari/Desktop/mbv-axi-slave-ip-repo/vivado-axi-secure-auth/vivado-axi-secure-auth.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_0_100M_0/design_1_rst_clk_wiz_0_100M_0/design_1_rst_clk_wiz_0_100M_0_in_context.xdc] for cell 'design_1_i/rst_clk_wiz_0_100M'
Parsing XDC File [c:/Users/emari/Desktop/mbv-axi-slave-ip-repo/vivado-axi-secure-auth/vivado-axi-secure-auth.gen/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_in_context.xdc] for cell 'design_1_i/axi_uartlite_0'
Finished Parsing XDC File [c:/Users/emari/Desktop/mbv-axi-slave-ip-repo/vivado-axi-secure-auth/vivado-axi-secure-auth.gen/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_in_context.xdc] for cell 'design_1_i/axi_uartlite_0'
Parsing XDC File [c:/Users/emari/Desktop/mbv-axi-slave-ip-repo/vivado-axi-secure-auth/vivado-axi-secure-auth.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0/design_1_axi_smc_0_in_context.xdc] for cell 'design_1_i/axi_smc'
Finished Parsing XDC File [c:/Users/emari/Desktop/mbv-axi-slave-ip-repo/vivado-axi-secure-auth/vivado-axi-secure-auth.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0/design_1_axi_smc_0_in_context.xdc] for cell 'design_1_i/axi_smc'
Parsing XDC File [c:/Users/emari/Desktop/mbv-axi-slave-ip-repo/vivado-axi-secure-auth/vivado-axi-secure-auth.gen/sources_1/bd/design_1/ip/design_1_axi_trng_0_0/design_1_axi_trng_0_0/design_1_axi_trng_0_0_in_context.xdc] for cell 'design_1_i/axi_trng_0'
Finished Parsing XDC File [c:/Users/emari/Desktop/mbv-axi-slave-ip-repo/vivado-axi-secure-auth/vivado-axi-secure-auth.gen/sources_1/bd/design_1/ip/design_1_axi_trng_0_0/design_1_axi_trng_0_0/design_1_axi_trng_0_0_in_context.xdc] for cell 'design_1_i/axi_trng_0'
Parsing XDC File [c:/Users/emari/Desktop/mbv-axi-slave-ip-repo/vivado-axi-secure-auth/vivado-axi-secure-auth.gen/sources_1/bd/design_1/ip/design_1_axi_7seg_0_0/design_1_axi_7seg_0_0/design_1_axi_7seg_0_0_in_context.xdc] for cell 'design_1_i/axi_7seg_0'
Finished Parsing XDC File [c:/Users/emari/Desktop/mbv-axi-slave-ip-repo/vivado-axi-secure-auth/vivado-axi-secure-auth.gen/sources_1/bd/design_1/ip/design_1_axi_7seg_0_0/design_1_axi_7seg_0_0/design_1_axi_7seg_0_0_in_context.xdc] for cell 'design_1_i/axi_7seg_0'
Parsing XDC File [C:/Users/emari/Desktop/mbv-axi-slave-ip-repo/vivado-axi-secure-auth/vivado-axi-secure-auth.srcs/constrs_1/new/Basys3_Master.xdc]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -hier -filter {NAME =~ *u_ro/n*}'. [C:/Users/emari/Desktop/mbv-axi-slave-ip-repo/vivado-axi-secure-auth/vivado-axi-secure-auth.srcs/constrs_1/new/Basys3_Master.xdc:13]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {NAME =~ *u_ro*}'. [C:/Users/emari/Desktop/mbv-axi-slave-ip-repo/vivado-axi-secure-auth/vivado-axi-secure-auth.srcs/constrs_1/new/Basys3_Master.xdc:16]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -hier -filter {NAME =~ *u_ro/n*}'. [C:/Users/emari/Desktop/mbv-axi-slave-ip-repo/vivado-axi-secure-auth/vivado-axi-secure-auth.srcs/constrs_1/new/Basys3_Master.xdc:21]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -hier -filter {NAME =~ *u_ro/n*}'. [C:/Users/emari/Desktop/mbv-axi-slave-ip-repo/vivado-axi-secure-auth/vivado-axi-secure-auth.srcs/constrs_1/new/Basys3_Master.xdc:25]
Finished Parsing XDC File [C:/Users/emari/Desktop/mbv-axi-slave-ip-repo/vivado-axi-secure-auth/vivado-axi-secure-auth.srcs/constrs_1/new/Basys3_Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/emari/Desktop/mbv-axi-slave-ip-repo/vivado-axi-secure-auth/vivado-axi-secure-auth.srcs/constrs_1/new/Basys3_Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/design_1_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/emari/Desktop/mbv-axi-slave-ip-repo/vivado-axi-secure-auth/vivado-axi-secure-auth.srcs/constrs_1/new/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/emari/Desktop/mbv-axi-slave-ip-repo/vivado-axi-secure-auth/vivado-axi-secure-auth.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/emari/Desktop/mbv-axi-slave-ip-repo/vivado-axi-secure-auth/vivado-axi-secure-auth.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1351.965 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1351.965 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/microblaze_riscv_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1351.965 ; gain = 608.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1351.965 ; gain = 608.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1351.965 ; gain = 608.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1351.965 ; gain = 608.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1366.434 ; gain = 622.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1535.848 ; gain = 792.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1536.145 ; gain = 792.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1546.906 ; gain = 803.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1781.113 ; gain = 1037.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1781.113 ; gain = 1037.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1781.113 ; gain = 1037.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1781.113 ; gain = 1037.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1781.113 ; gain = 1037.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1781.113 ; gain = 1037.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------+----------+
|      |BlackBox name                 |Instances |
+------+------------------------------+----------+
|1     |design_1_axi_7seg_0_0         |         1|
|2     |design_1_axi_smc_0            |         1|
|3     |design_1_axi_trng_0_0         |         1|
|4     |design_1_axi_uartlite_0_0     |         1|
|5     |design_1_clk_wiz_0_0          |         1|
|6     |design_1_mdm_1_0              |         1|
|7     |design_1_microblaze_riscv_0_0 |         1|
|8     |design_1_rst_clk_wiz_0_100M_0 |         1|
|9     |design_1_dlmb_bram_if_cntlr_0 |         1|
|10    |design_1_dlmb_v10_0           |         1|
|11    |design_1_ilmb_bram_if_cntlr_0 |         1|
|12    |design_1_ilmb_v10_0           |         1|
|13    |design_1_lmb_bram_0           |         1|
+------+------------------------------+----------+

Report Cell Usage: 
+------+----------------------------+------+
|      |Cell                        |Count |
+------+----------------------------+------+
|1     |design_1_axi_7seg_0         |     1|
|2     |design_1_axi_smc            |     1|
|3     |design_1_axi_trng_0         |     1|
|4     |design_1_axi_uartlite_0     |     1|
|5     |design_1_clk_wiz_0          |     1|
|6     |design_1_dlmb_bram_if_cntlr |     1|
|7     |design_1_dlmb_v10           |     1|
|8     |design_1_ilmb_bram_if_cntlr |     1|
|9     |design_1_ilmb_v10           |     1|
|10    |design_1_lmb_bram           |     1|
|11    |design_1_mdm_1              |     1|
|12    |design_1_microblaze_riscv_0 |     1|
|13    |design_1_rst_clk_wiz_0_100M |     1|
|14    |IBUF                        |     2|
|15    |OBUF                        |    13|
+------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1781.113 ; gain = 1037.484
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:39 . Memory (MB): peak = 1781.113 ; gain = 1037.484
Synthesis Optimization Complete : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 1781.113 ; gain = 1037.484
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1790.262 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1793.945 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 7d3ebd66
INFO: [Common 17-83] Releasing license: Synthesis
48 Infos, 25 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:52 . Memory (MB): peak = 1793.945 ; gain = 1262.512
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1793.945 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/emari/Desktop/mbv-axi-slave-ip-repo/vivado-axi-secure-auth/vivado-axi-secure-auth.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Nov 16 15:40:13 2025...
