{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1740532915790 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1740532915790 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "cofre EPM240T100I5 " "Selected device EPM240T100I5 for design \"cofre\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1740532915792 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1740532915877 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1740532915877 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1740532915915 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1740532915920 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100C5 " "Device EPM240T100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1740532915969 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Device EPM240T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1740532915969 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100C5 " "Device EPM570T100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1740532915969 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Device EPM570T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1740532915969 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Device EPM570T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1740532915969 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1740532915969 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "cofre.sdc " "Synopsys Design Constraints File file not found: 'cofre.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1740532916018 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1740532916018 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst10\|_~0\|combout " "Node \"inst10\|_~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740532916021 ""} { "Warning" "WSTA_SCC_NODE" "inst10\|srst\|datad " "Node \"inst10\|srst\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740532916021 ""} { "Warning" "WSTA_SCC_NODE" "inst10\|srst\|combout " "Node \"inst10\|srst\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740532916021 ""} { "Warning" "WSTA_SCC_NODE" "inst10\|_~0\|dataa " "Node \"inst10\|_~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740532916021 ""}  } { { "output_files/cofre.bdf" "" { Schematic "/mnt/caio/General/UFPE/ED/Projetos/P2/cofre/output_files/cofre.bdf" { { 864 1160 1352 976 "inst10" "" } } } } { "modules/reset.tdf" "" { Text "/mnt/caio/General/UFPE/ED/Projetos/P2/cofre/modules/reset.tdf" 18 2 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1740532916021 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1740532916025 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1740532916025 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 8 clocks " "Found 8 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1740532916026 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1740532916026 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          clk " "   1.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1740532916026 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 clk_500m_1s:cl1\|lpm_counter:cnt_inst\|cntr_92j:auto_generated\|safe_q\[0\] " "   1.000 clk_500m_1s:cl1\|lpm_counter:cnt_inst\|cntr_92j:auto_generated\|safe_q\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1740532916026 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 clk_500m_1s:cl1\|tffc\[1\] " "   1.000 clk_500m_1s:cl1\|tffc\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1740532916026 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 debouncer:db1\|d1 " "   1.000 debouncer:db1\|d1" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1740532916026 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 debouncer:db3\|d1 " "   1.000 debouncer:db3\|d1" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1740532916026 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 debouncer:db4\|d1 " "   1.000 debouncer:db4\|d1" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1740532916026 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 display_controller:inst8\|display_selector:dspl_sel\|lpm_counter:cnt_inst\|cntr_jti:auto_generated\|safe_q\[0\] " "   1.000 display_controller:inst8\|display_selector:dspl_sel\|lpm_counter:cnt_inst\|cntr_jti:auto_generated\|safe_q\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1740532916026 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 display_controller:inst8\|display_selector:dspl_sel\|tff1 " "   1.000 display_controller:inst8\|display_selector:dspl_sel\|tff1" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1740532916026 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1740532916026 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1740532916031 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1740532916031 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1740532916035 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock in PIN 12 " "Automatically promoted signal \"clk\" to use Global clock in PIN 12" {  } { { "output_files/cofre.bdf" "" { Schematic "/mnt/caio/General/UFPE/ED/Projetos/P2/cofre/output_files/cofre.bdf" { { 24 40 208 40 "clk" "" } } } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1740532916044 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "up_down:ud1\|cnt\[4\]~0 Global clock " "Automatically promoted signal \"up_down:ud1\|cnt\[4\]~0\" to use Global clock" {  } { { "modules/up_down.tdf" "" { Text "/mnt/caio/General/UFPE/ED/Projetos/P2/cofre/modules/up_down.tdf" 13 5 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1740532916044 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "debouncer:db3\|d1 Global clock " "Automatically promoted some destinations of signal \"debouncer:db3\|d1\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "reset:inst10\|\$00002 " "Destination \"reset:inst10\|\$00002\" may be non-global or may not use global clock" {  } { { "modules/reset.tdf" "" { Text "/mnt/caio/General/UFPE/ED/Projetos/P2/cofre/modules/reset.tdf" 19 16 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1740532916044 ""}  } { { "modules/debouncer.tdf" "" { Text "/mnt/caio/General/UFPE/ED/Projetos/P2/cofre/modules/debouncer.tdf" 9 2 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1740532916044 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "display_controller:inst8\|display_selector:dspl_sel\|tff1 Global clock " "Automatically promoted some destinations of signal \"display_controller:inst8\|display_selector:dspl_sel\|tff1\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "display_controller:inst8\|display_selector:dspl_sel\|tff1 " "Destination \"display_controller:inst8\|display_selector:dspl_sel\|tff1\" may be non-global or may not use global clock" {  } { { "modules/display_selector.tdf" "" { Text "/mnt/caio/General/UFPE/ED/Projetos/P2/cofre/modules/display_selector.tdf" 21 5 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1740532916044 ""}  } { { "modules/display_selector.tdf" "" { Text "/mnt/caio/General/UFPE/ED/Projetos/P2/cofre/modules/display_selector.tdf" 21 5 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1740532916044 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1740532916045 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1740532916047 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1740532916065 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1740532916091 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1740532916092 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1740532916092 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1740532916092 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DS18B20 " "Node \"DS18B20\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DS18B20" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740532916101 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IIC_SCL " "Node \"IIC_SCL\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "IIC_SCL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740532916101 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IIC_SDA " "Node \"IIC_SDA\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "IIC_SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740532916101 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Motor\[1\] " "Node \"Motor\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Motor\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740532916101 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Motor\[2\] " "Node \"Motor\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Motor\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740532916101 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Motor\[3\] " "Node \"Motor\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Motor\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740532916101 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Motor\[4\] " "Node \"Motor\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Motor\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740532916101 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RTC_SCL " "Node \"RTC_SCL\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "RTC_SCL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740532916101 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RTC_SDA " "Node \"RTC_SDA\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "RTC_SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740532916101 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B " "Node \"VGA_B\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740532916101 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G " "Node \"VGA_G\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740532916101 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HSYNC " "Node \"VGA_HSYNC\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_HSYNC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740532916101 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R " "Node \"VGA_R\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740532916101 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VSYNC " "Node \"VGA_VSYNC\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_VSYNC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740532916101 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ad_clk " "Node \"ad_clk\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ad_clk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740532916101 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ad_data " "Node \"ad_data\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ad_data" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740532916101 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ad_ncs " "Node \"ad_ncs\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ad_ncs" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740532916101 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "buzz " "Node \"buzz\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "buzz" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740532916101 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ckey\[1\] " "Node \"ckey\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ckey\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740532916101 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ckey\[2\] " "Node \"ckey\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ckey\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740532916101 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ckey\[3\] " "Node \"ckey\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ckey\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740532916101 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ckey\[4\] " "Node \"ckey\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ckey\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740532916101 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "da_clk " "Node \"da_clk\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "da_clk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740532916101 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "da_cs " "Node \"da_cs\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "da_cs" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740532916101 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "da_din " "Node \"da_din\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "da_din" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740532916101 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dig\[5\] " "Node \"dig\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "dig\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740532916101 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dig\[6\] " "Node \"dig\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "dig\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740532916101 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dig\[7\] " "Node \"dig\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "dig\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740532916101 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dig\[8\] " "Node \"dig\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "dig\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740532916101 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "key\[6\] " "Node \"key\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "key\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740532916101 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd\[10\] " "Node \"lcd\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lcd\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740532916101 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd\[11\] " "Node \"lcd\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lcd\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740532916101 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd\[1\] " "Node \"lcd\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lcd\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740532916101 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd\[2\] " "Node \"lcd\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lcd\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740532916101 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd\[3\] " "Node \"lcd\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lcd\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740532916101 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd\[4\] " "Node \"lcd\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lcd\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740532916101 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd\[5\] " "Node \"lcd\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lcd\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740532916101 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd\[6\] " "Node \"lcd\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lcd\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740532916101 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd\[7\] " "Node \"lcd\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lcd\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740532916101 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd\[8\] " "Node \"lcd\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lcd\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740532916101 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd\[9\] " "Node \"lcd\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lcd\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740532916101 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[6\] " "Node \"led\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "led\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740532916101 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[7\] " "Node \"led\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "led\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740532916101 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[8\] " "Node \"led\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "led\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740532916101 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ps2_clk " "Node \"ps2_clk\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ps2_clk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740532916101 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ps2_dat " "Node \"ps2_dat\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ps2_dat" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740532916101 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "rst_n " "Node \"rst_n\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rst_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740532916101 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "rxd " "Node \"rxd\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rxd" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740532916101 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "txd " "Node \"txd\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "txd" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740532916101 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1740532916101 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1740532916102 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1740532916106 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1740532916225 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1740532916323 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1740532916326 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1740532916732 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1740532916732 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1740532916755 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "7 " "Router estimated average interconnect usage is 7% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X0_Y0 X8_Y5 " "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } { { "loc" "" { Generic "/mnt/caio/General/UFPE/ED/Projetos/P2/cofre/" { { 1 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5"} { { 12 { 0 ""} 0 0 9 6 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1740532916872 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1740532916872 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1740532917098 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1740532917098 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1740532917099 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.22 " "Total time spent on timing analysis during the Fitter is 0.22 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1740532917116 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1740532917125 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1740532917136 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/mnt/caio/General/UFPE/ED/Projetos/P2/cofre/output_files/cofre.fit.smsg " "Generated suppressed messages file /mnt/caio/General/UFPE/ED/Projetos/P2/cofre/output_files/cofre.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1740532917164 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 59 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 59 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "533 " "Peak virtual memory: 533 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1740532917180 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 25 22:21:57 2025 " "Processing ended: Tue Feb 25 22:21:57 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1740532917180 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1740532917180 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1740532917180 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1740532917180 ""}
