; SMT-LIBv2 description generated by Yosys 0.37 (git sha1 a5c7f69ed8f, clang 14.0.6 -fPIC -Os)
; yosys-smt2-module full_adder
(declare-sort |full_adder_s| 0)
(declare-fun |full_adder_is| (|full_adder_s|) Bool)
; yosys-smt2-anyinit full_adder#0 1 full_adder.sv:73.2-84.5
; yosys-smt2-witness {"offset": 0, "path": ["\\_witness_", "\\anyinit_procdff_236"], "smtname": 0, "smtoffset": 0, "type": "init", "width": 1}
(declare-fun |full_adder#0| (|full_adder_s|) (_ BitVec 1)) ; \_witness_.anyinit_procdff_236
(declare-fun |full_adder#1| (|full_adder_s|) (_ BitVec 1)) ; \rstn
(define-fun |full_adder#2| ((state |full_adder_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|full_adder#1| state)) #b1) (|full_adder#0| state) #b0)) ; \s2
; yosys-smt2-wire sum_next 1
(define-fun |full_adder_n sum_next| ((state |full_adder_s|)) Bool (= ((_ extract 0 0) (|full_adder#2| state)) #b1))
; yosys-smt2-anyinit full_adder#3 1 full_adder.sv:93.2-102.5
; yosys-smt2-witness {"offset": 0, "path": ["\\_witness_", "\\anyinit_procdff_233"], "smtname": 3, "smtoffset": 0, "type": "init", "width": 1}
(declare-fun |full_adder#3| (|full_adder_s|) (_ BitVec 1)) ; \_witness_.anyinit_procdff_233
(define-fun |full_adder#4| ((state |full_adder_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|full_adder#1| state)) #b1) (|full_adder#3| state) #b0)) ; \sum
; yosys-smt2-output sum 1
; yosys-smt2-wire sum 1
(define-fun |full_adder_n sum| ((state |full_adder_s|)) Bool (= ((_ extract 0 0) (|full_adder#4| state)) #b1))
; yosys-smt2-anyinit full_adder#5 1 full_adder.sv:46.2-57.5
; yosys-smt2-witness {"offset": 0, "path": ["\\_witness_", "\\anyinit_procdff_238"], "smtname": 5, "smtoffset": 0, "type": "init", "width": 1}
(declare-fun |full_adder#5| (|full_adder_s|) (_ BitVec 1)) ; \_witness_.anyinit_procdff_238
(define-fun |full_adder#6| ((state |full_adder_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|full_adder#1| state)) #b1) (|full_adder#5| state) #b0)) ; \s1
; yosys-smt2-anyinit full_adder#7 1 full_adder.sv:46.2-57.5
; yosys-smt2-witness {"offset": 0, "path": ["\\_witness_", "\\anyinit_procdff_240"], "smtname": 7, "smtoffset": 0, "type": "init", "width": 1}
(declare-fun |full_adder#7| (|full_adder_s|) (_ BitVec 1)) ; \_witness_.anyinit_procdff_240
(define-fun |full_adder#8| ((state |full_adder_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|full_adder#1| state)) #b1) (|full_adder#7| state) #b0)) ; \c_in
(define-fun |full_adder#9| ((state |full_adder_s|)) Bool (and (or  (= ((_ extract 0 0) (|full_adder#6| state)) #b1) false) (or  (= ((_ extract 0 0) (|full_adder#8| state)) #b1) false))) ; \c2_next
(define-fun |full_adder#10| ((state |full_adder_s|)) Bool (not (or  (|full_adder#9| state) false))) ; \prc_half_adder_2_comb.s_nand
(define-fun |full_adder#11| ((state |full_adder_s|)) Bool (or  (= ((_ extract 0 0) (|full_adder#6| state)) #b1) false  (= ((_ extract 0 0) (|full_adder#8| state)) #b1) false)) ; \prc_half_adder_2_comb.s_or
(define-fun |full_adder#12| ((state |full_adder_s|)) Bool (and (or  (|full_adder#10| state) false) (or  (|full_adder#11| state) false))) ; \s2_next
; yosys-smt2-wire s2_next 1
(define-fun |full_adder_n s2_next| ((state |full_adder_s|)) Bool (|full_adder#12| state))
; yosys-smt2-wire s2 1
(define-fun |full_adder_n s2| ((state |full_adder_s|)) Bool (= ((_ extract 0 0) (|full_adder#2| state)) #b1))
(declare-fun |full_adder#13| (|full_adder_s|) Bool) ; \a
(declare-fun |full_adder#14| (|full_adder_s|) Bool) ; \b
(define-fun |full_adder#15| ((state |full_adder_s|)) Bool (and (or  (|full_adder#13| state) false) (or  (|full_adder#14| state) false))) ; \c1_next
(define-fun |full_adder#16| ((state |full_adder_s|)) Bool (not (or  (|full_adder#15| state) false))) ; \prc_half_adder_1_comb.s_nand
(define-fun |full_adder#17| ((state |full_adder_s|)) Bool (or  (|full_adder#13| state) false  (|full_adder#14| state) false)) ; \prc_half_adder_1_comb.s_or
(define-fun |full_adder#18| ((state |full_adder_s|)) Bool (and (or  (|full_adder#16| state) false) (or  (|full_adder#17| state) false))) ; \s1_next
; yosys-smt2-wire s1_next 1
(define-fun |full_adder_n s1_next| ((state |full_adder_s|)) Bool (|full_adder#18| state))
; yosys-smt2-wire s1 1
(define-fun |full_adder_n s1| ((state |full_adder_s|)) Bool (= ((_ extract 0 0) (|full_adder#6| state)) #b1))
; yosys-smt2-input rstn 1
; yosys-smt2-wire rstn 1
; yosys-smt2-witness {"offset": 0, "path": ["\\rstn"], "smtname": "rstn", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |full_adder_n rstn| ((state |full_adder_s|)) Bool (= ((_ extract 0 0) (|full_adder#1| state)) #b1))
; yosys-smt2-wire prc_half_adder_2_comb.s_or 1
(define-fun |full_adder_n prc_half_adder_2_comb.s_or| ((state |full_adder_s|)) Bool (|full_adder#11| state))
; yosys-smt2-wire prc_half_adder_2_comb.s_nand 1
(define-fun |full_adder_n prc_half_adder_2_comb.s_nand| ((state |full_adder_s|)) Bool (|full_adder#10| state))
; yosys-smt2-wire prc_half_adder_1_comb.s_or 1
(define-fun |full_adder_n prc_half_adder_1_comb.s_or| ((state |full_adder_s|)) Bool (|full_adder#17| state))
; yosys-smt2-wire prc_half_adder_1_comb.s_nand 1
(define-fun |full_adder_n prc_half_adder_1_comb.s_nand| ((state |full_adder_s|)) Bool (|full_adder#16| state))
; yosys-smt2-anyinit full_adder#19 1 full_adder.sv:131.3-163.6
; yosys-smt2-witness {"offset": 0, "path": ["\\_witness_", "\\anyinit_procdff_227"], "smtname": 19, "smtoffset": 0, "type": "init", "width": 1}
(declare-fun |full_adder#19| (|full_adder_s|) (_ BitVec 1)) ; \_witness_.anyinit_procdff_227
(define-fun |full_adder#20| ((state |full_adder_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|full_adder#1| state)) #b1) (|full_adder#19| state) #b0)) ; \f_s3
(define-fun |full_adder#21| ((state |full_adder_s|)) (_ BitVec 1) (bvxor (|full_adder#20| state) (|full_adder#4| state))) ; \f_sum
; yosys-smt2-wire f_sum 1
(define-fun |full_adder_n f_sum| ((state |full_adder_s|)) Bool (= ((_ extract 0 0) (|full_adder#21| state)) #b1))
; yosys-smt2-wire f_s3 1
(define-fun |full_adder_n f_s3| ((state |full_adder_s|)) Bool (= ((_ extract 0 0) (|full_adder#20| state)) #b1))
; yosys-smt2-anyinit full_adder#22 1 full_adder.sv:131.3-163.6
; yosys-smt2-witness {"offset": 0, "path": ["\\_witness_", "\\anyinit_procdff_226"], "smtname": 22, "smtoffset": 0, "type": "init", "width": 1}
(declare-fun |full_adder#22| (|full_adder_s|) (_ BitVec 1)) ; \_witness_.anyinit_procdff_226
(define-fun |full_adder#23| ((state |full_adder_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|full_adder#1| state)) #b1) (|full_adder#22| state) #b0)) ; \f_s2
; yosys-smt2-wire f_s2 1
(define-fun |full_adder_n f_s2| ((state |full_adder_s|)) Bool (= ((_ extract 0 0) (|full_adder#23| state)) #b1))
; yosys-smt2-witness {"offset": 0, "path": ["$auto$async2sync.cc:171:execute$275"], "smtname": 24, "smtoffset": 0, "type": "reg", "width": 1}
(declare-fun |full_adder#24| (|full_adder_s|) (_ BitVec 1)) ; $auto$async2sync.cc:171:execute$275
(define-fun |full_adder#25| ((state |full_adder_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|full_adder#1| state)) #b1) (|full_adder#24| state) #b0)) ; \f_a
; yosys-smt2-witness {"offset": 0, "path": ["$auto$async2sync.cc:171:execute$273"], "smtname": 26, "smtoffset": 0, "type": "reg", "width": 1}
(declare-fun |full_adder#26| (|full_adder_s|) (_ BitVec 1)) ; $auto$async2sync.cc:171:execute$273
(define-fun |full_adder#27| ((state |full_adder_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|full_adder#1| state)) #b1) (|full_adder#26| state) #b0)) ; \f_b
(define-fun |full_adder#28| ((state |full_adder_s|)) (_ BitVec 1) (bvxor (|full_adder#25| state) (|full_adder#27| state))) ; $xor$full_adder.sv:125$37_Y
; yosys-smt2-witness {"offset": 0, "path": ["$auto$async2sync.cc:171:execute$271"], "smtname": 29, "smtoffset": 0, "type": "reg", "width": 1}
(declare-fun |full_adder#29| (|full_adder_s|) (_ BitVec 1)) ; $auto$async2sync.cc:171:execute$271
(define-fun |full_adder#30| ((state |full_adder_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|full_adder#1| state)) #b1) (|full_adder#29| state) #b0)) ; \f_carry_in
(define-fun |full_adder#31| ((state |full_adder_s|)) (_ BitVec 1) (bvxor (|full_adder#28| state) (|full_adder#30| state))) ; \f_s1
; yosys-smt2-wire f_s1 1
(define-fun |full_adder_n f_s1| ((state |full_adder_s|)) Bool (= ((_ extract 0 0) (|full_adder#31| state)) #b1))
; yosys-smt2-witness {"offset": 0, "path": ["$auto$async2sync.cc:171:execute$263"], "smtname": 32, "smtoffset": 0, "type": "reg", "width": 1}
(declare-fun |full_adder#32| (|full_adder_s|) (_ BitVec 1)) ; $auto$async2sync.cc:171:execute$263
(define-fun |full_adder#33| ((state |full_adder_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|full_adder#1| state)) #b1) (|full_adder#32| state) #b0)) ; \f_past_valid
; yosys-smt2-wire f_past_valid 1
(define-fun |full_adder_n f_past_valid| ((state |full_adder_s|)) Bool (= ((_ extract 0 0) (|full_adder#33| state)) #b1))
; yosys-smt2-witness {"offset": 0, "path": ["$auto$async2sync.cc:171:execute$259"], "smtname": 34, "smtoffset": 0, "type": "reg", "width": 1}
(declare-fun |full_adder#34| (|full_adder_s|) (_ BitVec 1)) ; $auto$async2sync.cc:171:execute$259
(define-fun |full_adder#35| ((state |full_adder_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|full_adder#1| state)) #b1) (|full_adder#34| state) #b0)) ; \f_past_3_valid
; yosys-smt2-wire f_past_3_valid 1
(define-fun |full_adder_n f_past_3_valid| ((state |full_adder_s|)) Bool (= ((_ extract 0 0) (|full_adder#35| state)) #b1))
; yosys-smt2-witness {"offset": 0, "path": ["$auto$async2sync.cc:171:execute$261"], "smtname": 36, "smtoffset": 0, "type": "reg", "width": 1}
(declare-fun |full_adder#36| (|full_adder_s|) (_ BitVec 1)) ; $auto$async2sync.cc:171:execute$261
(define-fun |full_adder#37| ((state |full_adder_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|full_adder#1| state)) #b1) (|full_adder#36| state) #b0)) ; \f_past_2_valid
; yosys-smt2-wire f_past_2_valid 1
(define-fun |full_adder_n f_past_2_valid| ((state |full_adder_s|)) Bool (= ((_ extract 0 0) (|full_adder#37| state)) #b1))
; yosys-smt2-wire f_carry_in 1
(define-fun |full_adder_n f_carry_in| ((state |full_adder_s|)) Bool (= ((_ extract 0 0) (|full_adder#30| state)) #b1))
; yosys-smt2-anyinit full_adder#38 1 full_adder.sv:131.3-163.6
; yosys-smt2-witness {"offset": 0, "path": ["\\_witness_", "\\anyinit_procdff_232"], "smtname": 38, "smtoffset": 0, "type": "init", "width": 1}
(declare-fun |full_adder#38| (|full_adder_s|) (_ BitVec 1)) ; \_witness_.anyinit_procdff_232
(define-fun |full_adder#39| ((state |full_adder_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|full_adder#1| state)) #b1) (|full_adder#38| state) #b0)) ; \f_c3
; yosys-smt2-anyinit full_adder#40 1 full_adder.sv:93.2-102.5
; yosys-smt2-witness {"offset": 0, "path": ["\\_witness_", "\\anyinit_procdff_234"], "smtname": 40, "smtoffset": 0, "type": "init", "width": 1}
(declare-fun |full_adder#40| (|full_adder_s|) (_ BitVec 1)) ; \_witness_.anyinit_procdff_234
(define-fun |full_adder#41| ((state |full_adder_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|full_adder#1| state)) #b1) (|full_adder#40| state) #b0)) ; \carry_out
(define-fun |full_adder#42| ((state |full_adder_s|)) (_ BitVec 1) (bvxor (|full_adder#39| state) (|full_adder#41| state))) ; \f_carry
; yosys-smt2-wire f_carry 1
(define-fun |full_adder_n f_carry| ((state |full_adder_s|)) Bool (= ((_ extract 0 0) (|full_adder#42| state)) #b1))
; yosys-smt2-wire f_c3 1
(define-fun |full_adder_n f_c3| ((state |full_adder_s|)) Bool (= ((_ extract 0 0) (|full_adder#39| state)) #b1))
; yosys-smt2-anyinit full_adder#43 1 full_adder.sv:131.3-163.6
; yosys-smt2-witness {"offset": 0, "path": ["\\_witness_", "\\anyinit_procdff_228"], "smtname": 43, "smtoffset": 0, "type": "init", "width": 1}
(declare-fun |full_adder#43| (|full_adder_s|) (_ BitVec 1)) ; \_witness_.anyinit_procdff_228
(define-fun |full_adder#44| ((state |full_adder_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|full_adder#1| state)) #b1) (|full_adder#43| state) #b0)) ; \f_c2
; yosys-smt2-wire f_c2 1
(define-fun |full_adder_n f_c2| ((state |full_adder_s|)) Bool (= ((_ extract 0 0) (|full_adder#44| state)) #b1))
(define-fun |full_adder#45| ((state |full_adder_s|)) Bool (and (or  (= ((_ extract 0 0) (|full_adder#28| state)) #b1) false) (or  (= ((_ extract 0 0) (|full_adder#30| state)) #b1) false))) ; $logic_and$full_adder.sv:128$41_Y
(define-fun |full_adder#46| ((state |full_adder_s|)) Bool (and (or  (= ((_ extract 0 0) (|full_adder#25| state)) #b1) false) (or  (= ((_ extract 0 0) (|full_adder#27| state)) #b1) false))) ; $logic_and$full_adder.sv:128$42_Y
(define-fun |full_adder#47| ((state |full_adder_s|)) Bool (or  (|full_adder#45| state) false  (|full_adder#46| state) false)) ; \f_c1
; yosys-smt2-wire f_c1 1
(define-fun |full_adder_n f_c1| ((state |full_adder_s|)) Bool (|full_adder#47| state))
; yosys-smt2-wire f_b 1
(define-fun |full_adder_n f_b| ((state |full_adder_s|)) Bool (= ((_ extract 0 0) (|full_adder#27| state)) #b1))
; yosys-smt2-wire f_a 1
(define-fun |full_adder_n f_a| ((state |full_adder_s|)) Bool (= ((_ extract 0 0) (|full_adder#25| state)) #b1))
(declare-fun |full_adder#48| (|full_adder_s|) Bool) ; \clk
; yosys-smt2-input clk 1
; yosys-smt2-wire clk 1
; yosys-smt2-clock clk posedge
; yosys-smt2-witness {"offset": 0, "path": ["\\clk"], "smtname": "clk", "smtoffset": 0, "type": "posedge", "width": 1}
; yosys-smt2-witness {"offset": 0, "path": ["\\clk"], "smtname": "clk", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |full_adder_n clk| ((state |full_adder_s|)) Bool (|full_adder#48| state))
; yosys-smt2-anyinit full_adder#49 1 full_adder.sv:73.2-84.5
; yosys-smt2-witness {"offset": 0, "path": ["\\_witness_", "\\anyinit_procdff_235"], "smtname": 49, "smtoffset": 0, "type": "init", "width": 1}
(declare-fun |full_adder#49| (|full_adder_s|) (_ BitVec 1)) ; \_witness_.anyinit_procdff_235
(define-fun |full_adder#50| ((state |full_adder_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|full_adder#1| state)) #b1) (|full_adder#49| state) #b0)) ; \c1_past
; yosys-smt2-anyinit full_adder#51 1 full_adder.sv:73.2-84.5
; yosys-smt2-witness {"offset": 0, "path": ["\\_witness_", "\\anyinit_procdff_237"], "smtname": 51, "smtoffset": 0, "type": "init", "width": 1}
(declare-fun |full_adder#51| (|full_adder_s|) (_ BitVec 1)) ; \_witness_.anyinit_procdff_237
(define-fun |full_adder#52| ((state |full_adder_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|full_adder#1| state)) #b1) (|full_adder#51| state) #b0)) ; \c2
(define-fun |full_adder#53| ((state |full_adder_s|)) Bool (or  (= ((_ extract 0 0) (|full_adder#50| state)) #b1) false  (= ((_ extract 0 0) (|full_adder#52| state)) #b1) false)) ; \carry_out_next
; yosys-smt2-wire carry_out_next 1
(define-fun |full_adder_n carry_out_next| ((state |full_adder_s|)) Bool (|full_adder#53| state))
; yosys-smt2-output carry_out 1
; yosys-smt2-wire carry_out 1
(define-fun |full_adder_n carry_out| ((state |full_adder_s|)) Bool (= ((_ extract 0 0) (|full_adder#41| state)) #b1))
(declare-fun |full_adder#54| (|full_adder_s|) Bool) ; \carry_in
; yosys-smt2-input carry_in 1
; yosys-smt2-wire carry_in 1
; yosys-smt2-witness {"offset": 0, "path": ["\\carry_in"], "smtname": "carry_in", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |full_adder_n carry_in| ((state |full_adder_s|)) Bool (|full_adder#54| state))
; yosys-smt2-wire c_in_next 1
(define-fun |full_adder_n c_in_next| ((state |full_adder_s|)) Bool (|full_adder#54| state))
; yosys-smt2-wire c_in 1
(define-fun |full_adder_n c_in| ((state |full_adder_s|)) Bool (= ((_ extract 0 0) (|full_adder#8| state)) #b1))
; yosys-smt2-wire c2_next 1
(define-fun |full_adder_n c2_next| ((state |full_adder_s|)) Bool (|full_adder#9| state))
; yosys-smt2-wire c2 1
(define-fun |full_adder_n c2| ((state |full_adder_s|)) Bool (= ((_ extract 0 0) (|full_adder#52| state)) #b1))
; yosys-smt2-anyinit full_adder#55 1 full_adder.sv:46.2-57.5
; yosys-smt2-witness {"offset": 0, "path": ["\\_witness_", "\\anyinit_procdff_239"], "smtname": 55, "smtoffset": 0, "type": "init", "width": 1}
(declare-fun |full_adder#55| (|full_adder_s|) (_ BitVec 1)) ; \_witness_.anyinit_procdff_239
(define-fun |full_adder#56| ((state |full_adder_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|full_adder#1| state)) #b1) (|full_adder#55| state) #b0)) ; \c1
; yosys-smt2-wire c1_past_next 1
(define-fun |full_adder_n c1_past_next| ((state |full_adder_s|)) Bool (= ((_ extract 0 0) (|full_adder#56| state)) #b1))
; yosys-smt2-wire c1_past 1
(define-fun |full_adder_n c1_past| ((state |full_adder_s|)) Bool (= ((_ extract 0 0) (|full_adder#50| state)) #b1))
; yosys-smt2-wire c1_next 1
(define-fun |full_adder_n c1_next| ((state |full_adder_s|)) Bool (|full_adder#15| state))
; yosys-smt2-wire c1 1
(define-fun |full_adder_n c1| ((state |full_adder_s|)) Bool (= ((_ extract 0 0) (|full_adder#56| state)) #b1))
; yosys-smt2-input b 1
; yosys-smt2-wire b 1
; yosys-smt2-witness {"offset": 0, "path": ["\\b"], "smtname": "b", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |full_adder_n b| ((state |full_adder_s|)) Bool (|full_adder#14| state))
; yosys-smt2-input a 1
; yosys-smt2-wire a 1
; yosys-smt2-witness {"offset": 0, "path": ["\\a"], "smtname": "a", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |full_adder_n a| ((state |full_adder_s|)) Bool (|full_adder#13| state))
; yosys-smt2-anyseq full_adder#57 1 $auto$setundef.cc:533:execute$325
; yosys-smt2-witness {"offset": 0, "path": ["\\_witness_", "\\anyseq_auto_setundef_cc_533_execute_325"], "smtname": 57, "smtoffset": 0, "type": "seq", "width": 1}
(declare-fun |full_adder#57| (|full_adder_s|) (_ BitVec 1)) ; \_witness_.anyseq_auto_setundef_cc_533_execute_325
; yosys-smt2-wire _witness_.anyseq_auto_setundef_cc_533_execute_325 1
(define-fun |full_adder_n _witness_.anyseq_auto_setundef_cc_533_execute_325| ((state |full_adder_s|)) Bool (= ((_ extract 0 0) (|full_adder#57| state)) #b1))
; yosys-smt2-anyseq full_adder#58 1 $auto$setundef.cc:533:execute$323
; yosys-smt2-witness {"offset": 0, "path": ["\\_witness_", "\\anyseq_auto_setundef_cc_533_execute_323"], "smtname": 58, "smtoffset": 0, "type": "seq", "width": 1}
(declare-fun |full_adder#58| (|full_adder_s|) (_ BitVec 1)) ; \_witness_.anyseq_auto_setundef_cc_533_execute_323
; yosys-smt2-wire _witness_.anyseq_auto_setundef_cc_533_execute_323 1
(define-fun |full_adder_n _witness_.anyseq_auto_setundef_cc_533_execute_323| ((state |full_adder_s|)) Bool (= ((_ extract 0 0) (|full_adder#58| state)) #b1))
; yosys-smt2-anyseq full_adder#59 1 $auto$setundef.cc:533:execute$321
; yosys-smt2-witness {"offset": 0, "path": ["\\_witness_", "\\anyseq_auto_setundef_cc_533_execute_321"], "smtname": 59, "smtoffset": 0, "type": "seq", "width": 1}
(declare-fun |full_adder#59| (|full_adder_s|) (_ BitVec 1)) ; \_witness_.anyseq_auto_setundef_cc_533_execute_321
; yosys-smt2-wire _witness_.anyseq_auto_setundef_cc_533_execute_321 1
(define-fun |full_adder_n _witness_.anyseq_auto_setundef_cc_533_execute_321| ((state |full_adder_s|)) Bool (= ((_ extract 0 0) (|full_adder#59| state)) #b1))
; yosys-smt2-anyseq full_adder#60 1 $auto$setundef.cc:533:execute$319
; yosys-smt2-witness {"offset": 0, "path": ["\\_witness_", "\\anyseq_auto_setundef_cc_533_execute_319"], "smtname": 60, "smtoffset": 0, "type": "seq", "width": 1}
(declare-fun |full_adder#60| (|full_adder_s|) (_ BitVec 1)) ; \_witness_.anyseq_auto_setundef_cc_533_execute_319
; yosys-smt2-wire _witness_.anyseq_auto_setundef_cc_533_execute_319 1
(define-fun |full_adder_n _witness_.anyseq_auto_setundef_cc_533_execute_319| ((state |full_adder_s|)) Bool (= ((_ extract 0 0) (|full_adder#60| state)) #b1))
; yosys-smt2-anyseq full_adder#61 1 $auto$setundef.cc:533:execute$317
; yosys-smt2-witness {"offset": 0, "path": ["\\_witness_", "\\anyseq_auto_setundef_cc_533_execute_317"], "smtname": 61, "smtoffset": 0, "type": "seq", "width": 1}
(declare-fun |full_adder#61| (|full_adder_s|) (_ BitVec 1)) ; \_witness_.anyseq_auto_setundef_cc_533_execute_317
; yosys-smt2-wire _witness_.anyseq_auto_setundef_cc_533_execute_317 1
(define-fun |full_adder_n _witness_.anyseq_auto_setundef_cc_533_execute_317| ((state |full_adder_s|)) Bool (= ((_ extract 0 0) (|full_adder#61| state)) #b1))
; yosys-smt2-anyseq full_adder#62 1 $auto$setundef.cc:533:execute$315
; yosys-smt2-witness {"offset": 0, "path": ["\\_witness_", "\\anyseq_auto_setundef_cc_533_execute_315"], "smtname": 62, "smtoffset": 0, "type": "seq", "width": 1}
(declare-fun |full_adder#62| (|full_adder_s|) (_ BitVec 1)) ; \_witness_.anyseq_auto_setundef_cc_533_execute_315
; yosys-smt2-wire _witness_.anyseq_auto_setundef_cc_533_execute_315 1
(define-fun |full_adder_n _witness_.anyseq_auto_setundef_cc_533_execute_315| ((state |full_adder_s|)) Bool (= ((_ extract 0 0) (|full_adder#62| state)) #b1))
; yosys-smt2-register _witness_.anyinit_procdff_240 1
; yosys-smt2-wire _witness_.anyinit_procdff_240 1
(define-fun |full_adder_n _witness_.anyinit_procdff_240| ((state |full_adder_s|)) Bool (= ((_ extract 0 0) (|full_adder#7| state)) #b1))
; yosys-smt2-register _witness_.anyinit_procdff_239 1
; yosys-smt2-wire _witness_.anyinit_procdff_239 1
(define-fun |full_adder_n _witness_.anyinit_procdff_239| ((state |full_adder_s|)) Bool (= ((_ extract 0 0) (|full_adder#55| state)) #b1))
; yosys-smt2-register _witness_.anyinit_procdff_238 1
; yosys-smt2-wire _witness_.anyinit_procdff_238 1
(define-fun |full_adder_n _witness_.anyinit_procdff_238| ((state |full_adder_s|)) Bool (= ((_ extract 0 0) (|full_adder#5| state)) #b1))
; yosys-smt2-register _witness_.anyinit_procdff_237 1
; yosys-smt2-wire _witness_.anyinit_procdff_237 1
(define-fun |full_adder_n _witness_.anyinit_procdff_237| ((state |full_adder_s|)) Bool (= ((_ extract 0 0) (|full_adder#51| state)) #b1))
; yosys-smt2-register _witness_.anyinit_procdff_236 1
; yosys-smt2-wire _witness_.anyinit_procdff_236 1
(define-fun |full_adder_n _witness_.anyinit_procdff_236| ((state |full_adder_s|)) Bool (= ((_ extract 0 0) (|full_adder#0| state)) #b1))
; yosys-smt2-register _witness_.anyinit_procdff_235 1
; yosys-smt2-wire _witness_.anyinit_procdff_235 1
(define-fun |full_adder_n _witness_.anyinit_procdff_235| ((state |full_adder_s|)) Bool (= ((_ extract 0 0) (|full_adder#49| state)) #b1))
; yosys-smt2-register _witness_.anyinit_procdff_234 1
; yosys-smt2-wire _witness_.anyinit_procdff_234 1
(define-fun |full_adder_n _witness_.anyinit_procdff_234| ((state |full_adder_s|)) Bool (= ((_ extract 0 0) (|full_adder#40| state)) #b1))
; yosys-smt2-register _witness_.anyinit_procdff_233 1
; yosys-smt2-wire _witness_.anyinit_procdff_233 1
(define-fun |full_adder_n _witness_.anyinit_procdff_233| ((state |full_adder_s|)) Bool (= ((_ extract 0 0) (|full_adder#3| state)) #b1))
; yosys-smt2-register _witness_.anyinit_procdff_232 1
; yosys-smt2-wire _witness_.anyinit_procdff_232 1
(define-fun |full_adder_n _witness_.anyinit_procdff_232| ((state |full_adder_s|)) Bool (= ((_ extract 0 0) (|full_adder#38| state)) #b1))
; yosys-smt2-register _witness_.anyinit_procdff_228 1
; yosys-smt2-wire _witness_.anyinit_procdff_228 1
(define-fun |full_adder_n _witness_.anyinit_procdff_228| ((state |full_adder_s|)) Bool (= ((_ extract 0 0) (|full_adder#43| state)) #b1))
; yosys-smt2-register _witness_.anyinit_procdff_227 1
; yosys-smt2-wire _witness_.anyinit_procdff_227 1
(define-fun |full_adder_n _witness_.anyinit_procdff_227| ((state |full_adder_s|)) Bool (= ((_ extract 0 0) (|full_adder#19| state)) #b1))
; yosys-smt2-register _witness_.anyinit_procdff_226 1
; yosys-smt2-wire _witness_.anyinit_procdff_226 1
(define-fun |full_adder_n _witness_.anyinit_procdff_226| ((state |full_adder_s|)) Bool (= ((_ extract 0 0) (|full_adder#22| state)) #b1))
; yosys-smt2-anyinit full_adder#63 1 full_adder.sv:165.9-191.12
; yosys-smt2-witness {"offset": 0, "path": ["\\_witness_", "\\anyinit_procdff_197"], "smtname": 63, "smtoffset": 0, "type": "init", "width": 1}
(declare-fun |full_adder#63| (|full_adder_s|) (_ BitVec 1)) ; \_witness_.anyinit_procdff_197
; yosys-smt2-register _witness_.anyinit_procdff_197 1
; yosys-smt2-wire _witness_.anyinit_procdff_197 1
(define-fun |full_adder_n _witness_.anyinit_procdff_197| ((state |full_adder_s|)) Bool (= ((_ extract 0 0) (|full_adder#63| state)) #b1))
; yosys-smt2-anyinit full_adder#64 1 full_adder.sv:165.9-191.12
; yosys-smt2-witness {"offset": 0, "path": ["\\_witness_", "\\anyinit_procdff_195"], "smtname": 64, "smtoffset": 0, "type": "init", "width": 1}
(declare-fun |full_adder#64| (|full_adder_s|) (_ BitVec 1)) ; \_witness_.anyinit_procdff_195
; yosys-smt2-register _witness_.anyinit_procdff_195 1
; yosys-smt2-wire _witness_.anyinit_procdff_195 1
(define-fun |full_adder_n _witness_.anyinit_procdff_195| ((state |full_adder_s|)) Bool (= ((_ extract 0 0) (|full_adder#64| state)) #b1))
; yosys-smt2-anyinit full_adder#65 1 full_adder.sv:165.9-191.12
; yosys-smt2-witness {"offset": 0, "path": ["\\_witness_", "\\anyinit_procdff_193"], "smtname": 65, "smtoffset": 0, "type": "init", "width": 1}
(declare-fun |full_adder#65| (|full_adder_s|) (_ BitVec 1)) ; \_witness_.anyinit_procdff_193
; yosys-smt2-register _witness_.anyinit_procdff_193 1
; yosys-smt2-wire _witness_.anyinit_procdff_193 1
(define-fun |full_adder_n _witness_.anyinit_procdff_193| ((state |full_adder_s|)) Bool (= ((_ extract 0 0) (|full_adder#65| state)) #b1))
; yosys-smt2-anyinit full_adder#66 1 full_adder.sv:165.9-191.12
; yosys-smt2-witness {"offset": 0, "path": ["\\_witness_", "\\anyinit_procdff_191"], "smtname": 66, "smtoffset": 0, "type": "init", "width": 1}
(declare-fun |full_adder#66| (|full_adder_s|) (_ BitVec 1)) ; \_witness_.anyinit_procdff_191
; yosys-smt2-register _witness_.anyinit_procdff_191 1
; yosys-smt2-wire _witness_.anyinit_procdff_191 1
(define-fun |full_adder_n _witness_.anyinit_procdff_191| ((state |full_adder_s|)) Bool (= ((_ extract 0 0) (|full_adder#66| state)) #b1))
; yosys-smt2-witness {"offset": 0, "path": ["$formal$full_adder.sv:171$3_EN"], "smtname": 67, "smtoffset": 0, "type": "reg", "width": 1}
(declare-fun |full_adder#67| (|full_adder_s|) (_ BitVec 1)) ; $formal$full_adder.sv:171$3_EN
; yosys-smt2-register $formal$full_adder.sv:171$3_EN 1
(define-fun |full_adder_n $formal$full_adder.sv:171$3_EN| ((state |full_adder_s|)) Bool (= ((_ extract 0 0) (|full_adder#67| state)) #b1))
; yosys-smt2-witness {"offset": 0, "path": ["$formal$full_adder.sv:167$1_EN"], "smtname": 68, "smtoffset": 0, "type": "reg", "width": 1}
(declare-fun |full_adder#68| (|full_adder_s|) (_ BitVec 1)) ; $formal$full_adder.sv:167$1_EN
; yosys-smt2-register $formal$full_adder.sv:167$1_EN 1
(define-fun |full_adder_n $formal$full_adder.sv:167$1_EN| ((state |full_adder_s|)) Bool (= ((_ extract 0 0) (|full_adder#68| state)) #b1))
; yosys-smt2-register $auto$async2sync.cc:171:execute$275 1
(define-fun |full_adder_n $auto$async2sync.cc:171:execute$275| ((state |full_adder_s|)) Bool (= ((_ extract 0 0) (|full_adder#24| state)) #b1))
; yosys-smt2-register $auto$async2sync.cc:171:execute$273 1
(define-fun |full_adder_n $auto$async2sync.cc:171:execute$273| ((state |full_adder_s|)) Bool (= ((_ extract 0 0) (|full_adder#26| state)) #b1))
; yosys-smt2-register $auto$async2sync.cc:171:execute$271 1
(define-fun |full_adder_n $auto$async2sync.cc:171:execute$271| ((state |full_adder_s|)) Bool (= ((_ extract 0 0) (|full_adder#29| state)) #b1))
; yosys-smt2-register $auto$async2sync.cc:171:execute$263 1
(define-fun |full_adder_n $auto$async2sync.cc:171:execute$263| ((state |full_adder_s|)) Bool (= ((_ extract 0 0) (|full_adder#32| state)) #b1))
; yosys-smt2-register $auto$async2sync.cc:171:execute$261 1
(define-fun |full_adder_n $auto$async2sync.cc:171:execute$261| ((state |full_adder_s|)) Bool (= ((_ extract 0 0) (|full_adder#36| state)) #b1))
; yosys-smt2-register $auto$async2sync.cc:171:execute$259 1
(define-fun |full_adder_n $auto$async2sync.cc:171:execute$259| ((state |full_adder_s|)) Bool (= ((_ extract 0 0) (|full_adder#34| state)) #b1))
(define-fun |full_adder#69| ((state |full_adder_s|)) (_ BitVec 1) (bvnot (ite (|full_adder#48| state) #b1 #b0))) ; $auto$rtlil.cc:2461:Not$328
; yosys-smt2-assume 0 $auto$formalff.cc:758:execute$329
(define-fun |full_adder_u 0| ((state |full_adder_s|)) Bool (or (= ((_ extract 0 0) (|full_adder#69| state)) #b1) (not true))) ; $auto$formalff.cc:758:execute$329
; yosys-smt2-assert 0 assert_sum_reset
(define-fun |full_adder_a 0| ((state |full_adder_s|)) Bool (or (= ((_ extract 0 0) (|full_adder#66| state)) #b1) (not (= ((_ extract 0 0) (|full_adder#68| state)) #b1)))) ; assert_sum_reset
; yosys-smt2-assert 1 assert_sum_
(define-fun |full_adder_a 1| ((state |full_adder_s|)) Bool (or (= ((_ extract 0 0) (|full_adder#64| state)) #b1) (not (= ((_ extract 0 0) (|full_adder#67| state)) #b1)))) ; assert_sum_
; yosys-smt2-assert 2 assert_carry_reset
(define-fun |full_adder_a 2| ((state |full_adder_s|)) Bool (or (= ((_ extract 0 0) (|full_adder#65| state)) #b1) (not (= ((_ extract 0 0) (|full_adder#68| state)) #b1)))) ; assert_carry_reset
; yosys-smt2-assert 3 assert_carry
(define-fun |full_adder_a 3| ((state |full_adder_s|)) Bool (or (= ((_ extract 0 0) (|full_adder#63| state)) #b1) (not (= ((_ extract 0 0) (|full_adder#67| state)) #b1)))) ; assert_carry
(define-fun |full_adder#70| ((state |full_adder_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|full_adder#1| state)) #b1) #b0 #b1)) ; $0$formal$full_adder.sv:167$1_EN[0:0]$49
(define-fun |full_adder#71| ((state |full_adder_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|full_adder#35| state)) #b1) #b1 #b0)) ; $procmux$165_Y
(define-fun |full_adder#72| ((state |full_adder_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|full_adder#1| state)) #b1) (|full_adder#71| state) #b0)) ; $0$formal$full_adder.sv:171$3_EN[0:0]$53
(define-fun |full_adder#73| ((state |full_adder_s|)) Bool (not (or  (= ((_ extract 0 0) (|full_adder#4| state)) #b1) false))) ; $0$formal$full_adder.sv:178$6_CHECK[0:0]$58
(define-fun |full_adder#74| ((state |full_adder_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|full_adder#1| state)) #b1) (|full_adder#62| state) (ite (|full_adder#73| state) #b1 #b0))) ; $0$formal$full_adder.sv:167$1_CHECK[0:0]$48
(define-fun |full_adder#75| ((state |full_adder_s|)) Bool (not (or  (= ((_ extract 0 0) (|full_adder#41| state)) #b1) false))) ; $0$formal$full_adder.sv:181$8_CHECK[0:0]$62
(define-fun |full_adder#76| ((state |full_adder_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|full_adder#1| state)) #b1) (|full_adder#61| state) (ite (|full_adder#75| state) #b1 #b0))) ; $0$formal$full_adder.sv:168$2_CHECK[0:0]$50
(define-fun |full_adder#77| ((state |full_adder_s|)) Bool (not (or  (= ((_ extract 0 0) (|full_adder#21| state)) #b1) false))) ; $logic_not$full_adder.sv:171$83_Y
(define-fun |full_adder#78| ((state |full_adder_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|full_adder#35| state)) #b1) (ite (|full_adder#77| state) #b1 #b0) (|full_adder#60| state))) ; $procmux$170_Y
(define-fun |full_adder#79| ((state |full_adder_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|full_adder#1| state)) #b1) (|full_adder#78| state) (|full_adder#59| state))) ; $0$formal$full_adder.sv:171$3_CHECK[0:0]$52
(define-fun |full_adder#80| ((state |full_adder_s|)) Bool (not (or  (= ((_ extract 0 0) (|full_adder#42| state)) #b1) false))) ; $logic_not$full_adder.sv:172$84_Y
(define-fun |full_adder#81| ((state |full_adder_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|full_adder#35| state)) #b1) (ite (|full_adder#80| state) #b1 #b0) (|full_adder#58| state))) ; $procmux$180_Y
(define-fun |full_adder#82| ((state |full_adder_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|full_adder#1| state)) #b1) (|full_adder#81| state) (|full_adder#57| state))) ; $0$formal$full_adder.sv:172$4_CHECK[0:0]$54
(define-fun |full_adder#83| ((state |full_adder_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|full_adder#1| state)) #b1) (ite (|full_adder#15| state) #b1 #b0) #b0)) ; $auto$rtlil.cc:2558:Mux$310
(define-fun |full_adder#84| ((state |full_adder_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|full_adder#1| state)) #b1) (ite (|full_adder#9| state) #b1 #b0) #b0)) ; $auto$rtlil.cc:2558:Mux$306
(define-fun |full_adder#85| ((state |full_adder_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|full_adder#1| state)) #b1) (|full_adder#56| state) #b0)) ; $auto$rtlil.cc:2558:Mux$302
(define-fun |full_adder#86| ((state |full_adder_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|full_adder#1| state)) #b1) (ite (|full_adder#47| state) #b1 #b0) #b0)) ; $auto$rtlil.cc:2558:Mux$288
(define-fun |full_adder#87| ((state |full_adder_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|full_adder#1| state)) #b1) (ite (|full_adder#53| state) #b1 #b0) #b0)) ; $auto$rtlil.cc:2558:Mux$300
(define-fun |full_adder#88| ((state |full_adder_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|full_adder#1| state)) #b1) (|full_adder#44| state) #b0)) ; $auto$rtlil.cc:2558:Mux$296
(define-fun |full_adder#89| ((state |full_adder_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|full_adder#33| state)) #b1) #b1 (|full_adder#37| state))) ; $0\f_past_2_valid[0:0]
(define-fun |full_adder#90| ((state |full_adder_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|full_adder#1| state)) #b1) (|full_adder#89| state) #b0)) ; $auto$rtlil.cc:2558:Mux$292
(define-fun |full_adder#91| ((state |full_adder_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|full_adder#37| state)) #b1) #b1 (|full_adder#35| state))) ; $procmux$185_Y
(define-fun |full_adder#92| ((state |full_adder_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|full_adder#33| state)) #b1) (|full_adder#91| state) (|full_adder#35| state))) ; $0\f_past_3_valid[0:0]
(define-fun |full_adder#93| ((state |full_adder_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|full_adder#1| state)) #b1) (|full_adder#92| state) #b0)) ; $auto$rtlil.cc:2558:Mux$294
(define-fun |full_adder#94| ((state |full_adder_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|full_adder#1| state)) #b1) #b1 #b0)) ; $auto$rtlil.cc:2558:Mux$290
(define-fun |full_adder#95| ((state |full_adder_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|full_adder#1| state)) #b1) (ite (|full_adder#54| state) #b1 #b0) #b0)) ; $auto$rtlil.cc:2558:Mux$282
(define-fun |full_adder#96| ((state |full_adder_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|full_adder#1| state)) #b1) (ite (|full_adder#14| state) #b1 #b0) #b0)) ; $auto$rtlil.cc:2558:Mux$280
(define-fun |full_adder#97| ((state |full_adder_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|full_adder#1| state)) #b1) (ite (|full_adder#13| state) #b1 #b0) #b0)) ; $auto$rtlil.cc:2558:Mux$278
(define-fun |full_adder#98| ((state |full_adder_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|full_adder#1| state)) #b1) (|full_adder#31| state) #b0)) ; $auto$rtlil.cc:2558:Mux$284
(define-fun |full_adder#99| ((state |full_adder_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|full_adder#1| state)) #b1) (|full_adder#23| state) #b0)) ; $auto$rtlil.cc:2558:Mux$286
(define-fun |full_adder#100| ((state |full_adder_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|full_adder#1| state)) #b1) (ite (|full_adder#18| state) #b1 #b0) #b0)) ; $auto$rtlil.cc:2558:Mux$308
(define-fun |full_adder#101| ((state |full_adder_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|full_adder#1| state)) #b1) (|full_adder#2| state) #b0)) ; $auto$rtlil.cc:2558:Mux$298
(define-fun |full_adder#102| ((state |full_adder_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|full_adder#1| state)) #b1) (ite (|full_adder#12| state) #b1 #b0) #b0)) ; $auto$rtlil.cc:2558:Mux$304
(define-fun |full_adder_a| ((state |full_adder_s|)) Bool (and
  (|full_adder_a 0| state)
  (|full_adder_a 1| state)
  (|full_adder_a 2| state)
  (|full_adder_a 3| state)
))
(define-fun |full_adder_u| ((state |full_adder_s|)) Bool 
  (|full_adder_u 0| state)
)
(define-fun |full_adder_i| ((state |full_adder_s|)) Bool (and
  (= (= ((_ extract 0 0) (|full_adder#67| state)) #b1) false) ; $formal$full_adder.sv:171$3_EN
  (= (= ((_ extract 0 0) (|full_adder#68| state)) #b1) false) ; $formal$full_adder.sv:167$1_EN
  (= (= ((_ extract 0 0) (|full_adder#24| state)) #b1) false) ; $auto$async2sync.cc:171:execute$275
  (= (= ((_ extract 0 0) (|full_adder#26| state)) #b1) false) ; $auto$async2sync.cc:171:execute$273
  (= (= ((_ extract 0 0) (|full_adder#29| state)) #b1) false) ; $auto$async2sync.cc:171:execute$271
  (= (= ((_ extract 0 0) (|full_adder#32| state)) #b1) false) ; $auto$async2sync.cc:171:execute$263
  (= (= ((_ extract 0 0) (|full_adder#36| state)) #b1) false) ; $auto$async2sync.cc:171:execute$261
  (= (= ((_ extract 0 0) (|full_adder#34| state)) #b1) false) ; $auto$async2sync.cc:171:execute$259
))
(define-fun |full_adder_h| ((state |full_adder_s|)) Bool true)
(define-fun |full_adder_t| ((state |full_adder_s|) (next_state |full_adder_s|)) Bool (and
  (= (|full_adder#70| state) (|full_adder#68| next_state)) ; $procdff$192 $formal$full_adder.sv:167$1_EN
  (= (|full_adder#72| state) (|full_adder#67| next_state)) ; $procdff$196 $formal$full_adder.sv:171$3_EN
  (= (|full_adder#74| state) (|full_adder#66| next_state)) ; $procdff$191 \_witness_.anyinit_procdff_191
  (= (|full_adder#76| state) (|full_adder#65| next_state)) ; $procdff$193 \_witness_.anyinit_procdff_193
  (= (|full_adder#79| state) (|full_adder#64| next_state)) ; $procdff$195 \_witness_.anyinit_procdff_195
  (= (|full_adder#82| state) (|full_adder#63| next_state)) ; $procdff$197 \_witness_.anyinit_procdff_197
  (= (|full_adder#83| state) (|full_adder#55| next_state)) ; $procdff$239 \_witness_.anyinit_procdff_239
  (= (|full_adder#84| state) (|full_adder#51| next_state)) ; $procdff$237 \_witness_.anyinit_procdff_237
  (= (|full_adder#85| state) (|full_adder#49| next_state)) ; $procdff$235 \_witness_.anyinit_procdff_235
  (= (|full_adder#86| state) (|full_adder#43| next_state)) ; $procdff$228 \_witness_.anyinit_procdff_228
  (= (|full_adder#87| state) (|full_adder#40| next_state)) ; $procdff$234 \_witness_.anyinit_procdff_234
  (= (|full_adder#88| state) (|full_adder#38| next_state)) ; $procdff$232 \_witness_.anyinit_procdff_232
  (= (|full_adder#90| state) (|full_adder#36| next_state)) ; $procdff$230 $auto$async2sync.cc:171:execute$261
  (= (|full_adder#93| state) (|full_adder#34| next_state)) ; $procdff$231 $auto$async2sync.cc:171:execute$259
  (= (|full_adder#94| state) (|full_adder#32| next_state)) ; $procdff$229 $auto$async2sync.cc:171:execute$263
  (= (|full_adder#95| state) (|full_adder#29| next_state)) ; $procdff$225 $auto$async2sync.cc:171:execute$271
  (= (|full_adder#96| state) (|full_adder#26| next_state)) ; $procdff$224 $auto$async2sync.cc:171:execute$273
  (= (|full_adder#97| state) (|full_adder#24| next_state)) ; $procdff$223 $auto$async2sync.cc:171:execute$275
  (= (|full_adder#98| state) (|full_adder#22| next_state)) ; $procdff$226 \_witness_.anyinit_procdff_226
  (= (|full_adder#99| state) (|full_adder#19| next_state)) ; $procdff$227 \_witness_.anyinit_procdff_227
  (= (|full_adder#95| state) (|full_adder#7| next_state)) ; $procdff$240 \_witness_.anyinit_procdff_240
  (= (|full_adder#100| state) (|full_adder#5| next_state)) ; $procdff$238 \_witness_.anyinit_procdff_238
  (= (|full_adder#101| state) (|full_adder#3| next_state)) ; $procdff$233 \_witness_.anyinit_procdff_233
  (= (|full_adder#102| state) (|full_adder#0| next_state)) ; $procdff$236 \_witness_.anyinit_procdff_236
)) ; end of module full_adder
; yosys-smt2-topmod full_adder
; end of yosys output
