verilog xil_defaultlib --include "../../../../rng_test01_ip.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../rng_test01_ip.srcs/sources_1/bd/design_1/ipshared/6b56/hdl" --include "../../../../rng_test01_ip.srcs/sources_1/bd/design_1/ipshared/3d38/hdl" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../../rng_test01_ip.srcs/sources_1/bd/design_1/ipshared/3d38/hdl/rng_test01_axi_lite_interface_verilog.v" \
"../../../../rng_test01_ip.srcs/sources_1/bd/design_1/ipshared/3d38/hdl/synth_reg.v" \
"../../../../rng_test01_ip.srcs/sources_1/bd/design_1/ipshared/3d38/hdl/synth_reg_w_init.v" \
"../../../../rng_test01_ip.srcs/sources_1/bd/design_1/ipshared/3d38/hdl/convert_type.v" \
"../../../bd/design_1/ip/design_1_rng_test01_0_0/sim/design_1_rng_test01_0_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
