`timescale 1ns/100ps
module tb_rca_40b;
	reg [39:0] A, B;
	reg Cin;
	wire Cout;
	wire [39:0] S;
	
	rca_40b rca_U0(S, A, B, Cout, Cin);
	
	initial begin
		#10 Cin=0;
		#10 A=40'b0011111111001111111100111111110011111111; B=40'b1010101010101011001100111101001100011000;
		#10 A=40'b1111011010101011110000000011111111111111; B=40'b1111000000000000000000000000000000000000;
		#10 A=40'b1010101010110101011110100001101111111111; B=40'b0000000000111111111111111110101010111100;
		#10 $stop;
	end

endmodule
