@startuml
interface ADC {
	start()
	stop()
	set_mode()
	select_channel()
	set_trigger()
	get_measurement()
	enable_irq()
	disable_irq()
	get_event()
	clear_event()
	is_busy()
	is_completed()
	set_clock_frequency()
	set_sample_time()
	calibrate()
}

class LL {
	reset()
	enable()
	disable()
	set_clock_frequency()
	set_mode()
	start()
	stop()
	select_channel()
	set_trigger()
	get_measurement()
	enable_irq()
	disable_irq()
	get_event()
	clear_event()
	is_busy()
	is_completed()
	set_sample_time()
	calibrate()
}

class HAL {
	enable()
	disable()
	init()
}

HAL ..|> ADC
HAL --> LL
HAL ..> LL_power
HAL ..> LL_clock
HAL ..> IRQ
LL --> ADC
@enduml
