
GSM_EC200U.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007ce0  08000298  08000298  00001298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000b4  08007f78  08007f78  00008f78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800802c  0800802c  0000902c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08008034  08008034  00009034  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08008038  08008038  00009038  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000048  24000000  0800803c  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000244  24000048  08008084  0000a048  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  2400028c  08008084  0000a28c  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  0000a048  2**0
                  CONTENTS, READONLY
 10 .debug_info   0001692a  00000000  00000000  0000a076  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 0000292b  00000000  00000000  000209a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 000010c0  00000000  00000000  000232d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00000d19  00000000  00000000  00024390  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00038067  00000000  00000000  000250a9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00017b8c  00000000  00000000  0005d110  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00165fb0  00000000  00000000  00074c9c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001dac4c  2**0
                  CONTENTS, READONLY
 18 .debug_frame  000046dc  00000000  00000000  001dac90  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000053  00000000  00000000  001df36c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	@ (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	@ (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	@ (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	24000048 	.word	0x24000048
 80002b4:	00000000 	.word	0x00000000
 80002b8:	08007f60 	.word	0x08007f60

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	@ (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	@ (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	@ (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	2400004c 	.word	0x2400004c
 80002d4:	08007f60 	.word	0x08007f60

080002d8 <strlen>:
 80002d8:	4603      	mov	r3, r0
 80002da:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002de:	2a00      	cmp	r2, #0
 80002e0:	d1fb      	bne.n	80002da <strlen+0x2>
 80002e2:	1a18      	subs	r0, r3, r0
 80002e4:	3801      	subs	r0, #1
 80002e6:	4770      	bx	lr

080002e8 <__aeabi_uldivmod>:
 80002e8:	b953      	cbnz	r3, 8000300 <__aeabi_uldivmod+0x18>
 80002ea:	b94a      	cbnz	r2, 8000300 <__aeabi_uldivmod+0x18>
 80002ec:	2900      	cmp	r1, #0
 80002ee:	bf08      	it	eq
 80002f0:	2800      	cmpeq	r0, #0
 80002f2:	bf1c      	itt	ne
 80002f4:	f04f 31ff 	movne.w	r1, #4294967295
 80002f8:	f04f 30ff 	movne.w	r0, #4294967295
 80002fc:	f000 b988 	b.w	8000610 <__aeabi_idiv0>
 8000300:	f1ad 0c08 	sub.w	ip, sp, #8
 8000304:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000308:	f000 f806 	bl	8000318 <__udivmoddi4>
 800030c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000310:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000314:	b004      	add	sp, #16
 8000316:	4770      	bx	lr

08000318 <__udivmoddi4>:
 8000318:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800031c:	9d08      	ldr	r5, [sp, #32]
 800031e:	468e      	mov	lr, r1
 8000320:	4604      	mov	r4, r0
 8000322:	4688      	mov	r8, r1
 8000324:	2b00      	cmp	r3, #0
 8000326:	d14a      	bne.n	80003be <__udivmoddi4+0xa6>
 8000328:	428a      	cmp	r2, r1
 800032a:	4617      	mov	r7, r2
 800032c:	d962      	bls.n	80003f4 <__udivmoddi4+0xdc>
 800032e:	fab2 f682 	clz	r6, r2
 8000332:	b14e      	cbz	r6, 8000348 <__udivmoddi4+0x30>
 8000334:	f1c6 0320 	rsb	r3, r6, #32
 8000338:	fa01 f806 	lsl.w	r8, r1, r6
 800033c:	fa20 f303 	lsr.w	r3, r0, r3
 8000340:	40b7      	lsls	r7, r6
 8000342:	ea43 0808 	orr.w	r8, r3, r8
 8000346:	40b4      	lsls	r4, r6
 8000348:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800034c:	fa1f fc87 	uxth.w	ip, r7
 8000350:	fbb8 f1fe 	udiv	r1, r8, lr
 8000354:	0c23      	lsrs	r3, r4, #16
 8000356:	fb0e 8811 	mls	r8, lr, r1, r8
 800035a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800035e:	fb01 f20c 	mul.w	r2, r1, ip
 8000362:	429a      	cmp	r2, r3
 8000364:	d909      	bls.n	800037a <__udivmoddi4+0x62>
 8000366:	18fb      	adds	r3, r7, r3
 8000368:	f101 30ff 	add.w	r0, r1, #4294967295
 800036c:	f080 80ea 	bcs.w	8000544 <__udivmoddi4+0x22c>
 8000370:	429a      	cmp	r2, r3
 8000372:	f240 80e7 	bls.w	8000544 <__udivmoddi4+0x22c>
 8000376:	3902      	subs	r1, #2
 8000378:	443b      	add	r3, r7
 800037a:	1a9a      	subs	r2, r3, r2
 800037c:	b2a3      	uxth	r3, r4
 800037e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000382:	fb0e 2210 	mls	r2, lr, r0, r2
 8000386:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800038a:	fb00 fc0c 	mul.w	ip, r0, ip
 800038e:	459c      	cmp	ip, r3
 8000390:	d909      	bls.n	80003a6 <__udivmoddi4+0x8e>
 8000392:	18fb      	adds	r3, r7, r3
 8000394:	f100 32ff 	add.w	r2, r0, #4294967295
 8000398:	f080 80d6 	bcs.w	8000548 <__udivmoddi4+0x230>
 800039c:	459c      	cmp	ip, r3
 800039e:	f240 80d3 	bls.w	8000548 <__udivmoddi4+0x230>
 80003a2:	443b      	add	r3, r7
 80003a4:	3802      	subs	r0, #2
 80003a6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80003aa:	eba3 030c 	sub.w	r3, r3, ip
 80003ae:	2100      	movs	r1, #0
 80003b0:	b11d      	cbz	r5, 80003ba <__udivmoddi4+0xa2>
 80003b2:	40f3      	lsrs	r3, r6
 80003b4:	2200      	movs	r2, #0
 80003b6:	e9c5 3200 	strd	r3, r2, [r5]
 80003ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003be:	428b      	cmp	r3, r1
 80003c0:	d905      	bls.n	80003ce <__udivmoddi4+0xb6>
 80003c2:	b10d      	cbz	r5, 80003c8 <__udivmoddi4+0xb0>
 80003c4:	e9c5 0100 	strd	r0, r1, [r5]
 80003c8:	2100      	movs	r1, #0
 80003ca:	4608      	mov	r0, r1
 80003cc:	e7f5      	b.n	80003ba <__udivmoddi4+0xa2>
 80003ce:	fab3 f183 	clz	r1, r3
 80003d2:	2900      	cmp	r1, #0
 80003d4:	d146      	bne.n	8000464 <__udivmoddi4+0x14c>
 80003d6:	4573      	cmp	r3, lr
 80003d8:	d302      	bcc.n	80003e0 <__udivmoddi4+0xc8>
 80003da:	4282      	cmp	r2, r0
 80003dc:	f200 8105 	bhi.w	80005ea <__udivmoddi4+0x2d2>
 80003e0:	1a84      	subs	r4, r0, r2
 80003e2:	eb6e 0203 	sbc.w	r2, lr, r3
 80003e6:	2001      	movs	r0, #1
 80003e8:	4690      	mov	r8, r2
 80003ea:	2d00      	cmp	r5, #0
 80003ec:	d0e5      	beq.n	80003ba <__udivmoddi4+0xa2>
 80003ee:	e9c5 4800 	strd	r4, r8, [r5]
 80003f2:	e7e2      	b.n	80003ba <__udivmoddi4+0xa2>
 80003f4:	2a00      	cmp	r2, #0
 80003f6:	f000 8090 	beq.w	800051a <__udivmoddi4+0x202>
 80003fa:	fab2 f682 	clz	r6, r2
 80003fe:	2e00      	cmp	r6, #0
 8000400:	f040 80a4 	bne.w	800054c <__udivmoddi4+0x234>
 8000404:	1a8a      	subs	r2, r1, r2
 8000406:	0c03      	lsrs	r3, r0, #16
 8000408:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800040c:	b280      	uxth	r0, r0
 800040e:	b2bc      	uxth	r4, r7
 8000410:	2101      	movs	r1, #1
 8000412:	fbb2 fcfe 	udiv	ip, r2, lr
 8000416:	fb0e 221c 	mls	r2, lr, ip, r2
 800041a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800041e:	fb04 f20c 	mul.w	r2, r4, ip
 8000422:	429a      	cmp	r2, r3
 8000424:	d907      	bls.n	8000436 <__udivmoddi4+0x11e>
 8000426:	18fb      	adds	r3, r7, r3
 8000428:	f10c 38ff 	add.w	r8, ip, #4294967295
 800042c:	d202      	bcs.n	8000434 <__udivmoddi4+0x11c>
 800042e:	429a      	cmp	r2, r3
 8000430:	f200 80e0 	bhi.w	80005f4 <__udivmoddi4+0x2dc>
 8000434:	46c4      	mov	ip, r8
 8000436:	1a9b      	subs	r3, r3, r2
 8000438:	fbb3 f2fe 	udiv	r2, r3, lr
 800043c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000440:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000444:	fb02 f404 	mul.w	r4, r2, r4
 8000448:	429c      	cmp	r4, r3
 800044a:	d907      	bls.n	800045c <__udivmoddi4+0x144>
 800044c:	18fb      	adds	r3, r7, r3
 800044e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000452:	d202      	bcs.n	800045a <__udivmoddi4+0x142>
 8000454:	429c      	cmp	r4, r3
 8000456:	f200 80ca 	bhi.w	80005ee <__udivmoddi4+0x2d6>
 800045a:	4602      	mov	r2, r0
 800045c:	1b1b      	subs	r3, r3, r4
 800045e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000462:	e7a5      	b.n	80003b0 <__udivmoddi4+0x98>
 8000464:	f1c1 0620 	rsb	r6, r1, #32
 8000468:	408b      	lsls	r3, r1
 800046a:	fa22 f706 	lsr.w	r7, r2, r6
 800046e:	431f      	orrs	r7, r3
 8000470:	fa0e f401 	lsl.w	r4, lr, r1
 8000474:	fa20 f306 	lsr.w	r3, r0, r6
 8000478:	fa2e fe06 	lsr.w	lr, lr, r6
 800047c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000480:	4323      	orrs	r3, r4
 8000482:	fa00 f801 	lsl.w	r8, r0, r1
 8000486:	fa1f fc87 	uxth.w	ip, r7
 800048a:	fbbe f0f9 	udiv	r0, lr, r9
 800048e:	0c1c      	lsrs	r4, r3, #16
 8000490:	fb09 ee10 	mls	lr, r9, r0, lr
 8000494:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000498:	fb00 fe0c 	mul.w	lr, r0, ip
 800049c:	45a6      	cmp	lr, r4
 800049e:	fa02 f201 	lsl.w	r2, r2, r1
 80004a2:	d909      	bls.n	80004b8 <__udivmoddi4+0x1a0>
 80004a4:	193c      	adds	r4, r7, r4
 80004a6:	f100 3aff 	add.w	sl, r0, #4294967295
 80004aa:	f080 809c 	bcs.w	80005e6 <__udivmoddi4+0x2ce>
 80004ae:	45a6      	cmp	lr, r4
 80004b0:	f240 8099 	bls.w	80005e6 <__udivmoddi4+0x2ce>
 80004b4:	3802      	subs	r0, #2
 80004b6:	443c      	add	r4, r7
 80004b8:	eba4 040e 	sub.w	r4, r4, lr
 80004bc:	fa1f fe83 	uxth.w	lr, r3
 80004c0:	fbb4 f3f9 	udiv	r3, r4, r9
 80004c4:	fb09 4413 	mls	r4, r9, r3, r4
 80004c8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004cc:	fb03 fc0c 	mul.w	ip, r3, ip
 80004d0:	45a4      	cmp	ip, r4
 80004d2:	d908      	bls.n	80004e6 <__udivmoddi4+0x1ce>
 80004d4:	193c      	adds	r4, r7, r4
 80004d6:	f103 3eff 	add.w	lr, r3, #4294967295
 80004da:	f080 8082 	bcs.w	80005e2 <__udivmoddi4+0x2ca>
 80004de:	45a4      	cmp	ip, r4
 80004e0:	d97f      	bls.n	80005e2 <__udivmoddi4+0x2ca>
 80004e2:	3b02      	subs	r3, #2
 80004e4:	443c      	add	r4, r7
 80004e6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004ea:	eba4 040c 	sub.w	r4, r4, ip
 80004ee:	fba0 ec02 	umull	lr, ip, r0, r2
 80004f2:	4564      	cmp	r4, ip
 80004f4:	4673      	mov	r3, lr
 80004f6:	46e1      	mov	r9, ip
 80004f8:	d362      	bcc.n	80005c0 <__udivmoddi4+0x2a8>
 80004fa:	d05f      	beq.n	80005bc <__udivmoddi4+0x2a4>
 80004fc:	b15d      	cbz	r5, 8000516 <__udivmoddi4+0x1fe>
 80004fe:	ebb8 0203 	subs.w	r2, r8, r3
 8000502:	eb64 0409 	sbc.w	r4, r4, r9
 8000506:	fa04 f606 	lsl.w	r6, r4, r6
 800050a:	fa22 f301 	lsr.w	r3, r2, r1
 800050e:	431e      	orrs	r6, r3
 8000510:	40cc      	lsrs	r4, r1
 8000512:	e9c5 6400 	strd	r6, r4, [r5]
 8000516:	2100      	movs	r1, #0
 8000518:	e74f      	b.n	80003ba <__udivmoddi4+0xa2>
 800051a:	fbb1 fcf2 	udiv	ip, r1, r2
 800051e:	0c01      	lsrs	r1, r0, #16
 8000520:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000524:	b280      	uxth	r0, r0
 8000526:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800052a:	463b      	mov	r3, r7
 800052c:	4638      	mov	r0, r7
 800052e:	463c      	mov	r4, r7
 8000530:	46b8      	mov	r8, r7
 8000532:	46be      	mov	lr, r7
 8000534:	2620      	movs	r6, #32
 8000536:	fbb1 f1f7 	udiv	r1, r1, r7
 800053a:	eba2 0208 	sub.w	r2, r2, r8
 800053e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000542:	e766      	b.n	8000412 <__udivmoddi4+0xfa>
 8000544:	4601      	mov	r1, r0
 8000546:	e718      	b.n	800037a <__udivmoddi4+0x62>
 8000548:	4610      	mov	r0, r2
 800054a:	e72c      	b.n	80003a6 <__udivmoddi4+0x8e>
 800054c:	f1c6 0220 	rsb	r2, r6, #32
 8000550:	fa2e f302 	lsr.w	r3, lr, r2
 8000554:	40b7      	lsls	r7, r6
 8000556:	40b1      	lsls	r1, r6
 8000558:	fa20 f202 	lsr.w	r2, r0, r2
 800055c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000560:	430a      	orrs	r2, r1
 8000562:	fbb3 f8fe 	udiv	r8, r3, lr
 8000566:	b2bc      	uxth	r4, r7
 8000568:	fb0e 3318 	mls	r3, lr, r8, r3
 800056c:	0c11      	lsrs	r1, r2, #16
 800056e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000572:	fb08 f904 	mul.w	r9, r8, r4
 8000576:	40b0      	lsls	r0, r6
 8000578:	4589      	cmp	r9, r1
 800057a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800057e:	b280      	uxth	r0, r0
 8000580:	d93e      	bls.n	8000600 <__udivmoddi4+0x2e8>
 8000582:	1879      	adds	r1, r7, r1
 8000584:	f108 3cff 	add.w	ip, r8, #4294967295
 8000588:	d201      	bcs.n	800058e <__udivmoddi4+0x276>
 800058a:	4589      	cmp	r9, r1
 800058c:	d81f      	bhi.n	80005ce <__udivmoddi4+0x2b6>
 800058e:	eba1 0109 	sub.w	r1, r1, r9
 8000592:	fbb1 f9fe 	udiv	r9, r1, lr
 8000596:	fb09 f804 	mul.w	r8, r9, r4
 800059a:	fb0e 1119 	mls	r1, lr, r9, r1
 800059e:	b292      	uxth	r2, r2
 80005a0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80005a4:	4542      	cmp	r2, r8
 80005a6:	d229      	bcs.n	80005fc <__udivmoddi4+0x2e4>
 80005a8:	18ba      	adds	r2, r7, r2
 80005aa:	f109 31ff 	add.w	r1, r9, #4294967295
 80005ae:	d2c4      	bcs.n	800053a <__udivmoddi4+0x222>
 80005b0:	4542      	cmp	r2, r8
 80005b2:	d2c2      	bcs.n	800053a <__udivmoddi4+0x222>
 80005b4:	f1a9 0102 	sub.w	r1, r9, #2
 80005b8:	443a      	add	r2, r7
 80005ba:	e7be      	b.n	800053a <__udivmoddi4+0x222>
 80005bc:	45f0      	cmp	r8, lr
 80005be:	d29d      	bcs.n	80004fc <__udivmoddi4+0x1e4>
 80005c0:	ebbe 0302 	subs.w	r3, lr, r2
 80005c4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005c8:	3801      	subs	r0, #1
 80005ca:	46e1      	mov	r9, ip
 80005cc:	e796      	b.n	80004fc <__udivmoddi4+0x1e4>
 80005ce:	eba7 0909 	sub.w	r9, r7, r9
 80005d2:	4449      	add	r1, r9
 80005d4:	f1a8 0c02 	sub.w	ip, r8, #2
 80005d8:	fbb1 f9fe 	udiv	r9, r1, lr
 80005dc:	fb09 f804 	mul.w	r8, r9, r4
 80005e0:	e7db      	b.n	800059a <__udivmoddi4+0x282>
 80005e2:	4673      	mov	r3, lr
 80005e4:	e77f      	b.n	80004e6 <__udivmoddi4+0x1ce>
 80005e6:	4650      	mov	r0, sl
 80005e8:	e766      	b.n	80004b8 <__udivmoddi4+0x1a0>
 80005ea:	4608      	mov	r0, r1
 80005ec:	e6fd      	b.n	80003ea <__udivmoddi4+0xd2>
 80005ee:	443b      	add	r3, r7
 80005f0:	3a02      	subs	r2, #2
 80005f2:	e733      	b.n	800045c <__udivmoddi4+0x144>
 80005f4:	f1ac 0c02 	sub.w	ip, ip, #2
 80005f8:	443b      	add	r3, r7
 80005fa:	e71c      	b.n	8000436 <__udivmoddi4+0x11e>
 80005fc:	4649      	mov	r1, r9
 80005fe:	e79c      	b.n	800053a <__udivmoddi4+0x222>
 8000600:	eba1 0109 	sub.w	r1, r1, r9
 8000604:	46c4      	mov	ip, r8
 8000606:	fbb1 f9fe 	udiv	r9, r1, lr
 800060a:	fb09 f804 	mul.w	r8, r9, r4
 800060e:	e7c4      	b.n	800059a <__udivmoddi4+0x282>

08000610 <__aeabi_idiv0>:
 8000610:	4770      	bx	lr
 8000612:	bf00      	nop

08000614 <EC_Signal_Extract>:
 *  Created on: Nov 5, 2025
 *      Author: harsh
 */

void EC_Signal_Extract(void)
{
 8000614:	b480      	push	{r7}
 8000616:	af00      	add	r7, sp, #0

}
 8000618:	bf00      	nop
 800061a:	46bd      	mov	sp, r7
 800061c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000620:	4770      	bx	lr
	...

08000624 <HAL_UART_RxCpltCallback>:
_Bool Response_Acknowledged =0;
uint8_t Response_Timer=0;


void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000624:	b580      	push	{r7, lr}
 8000626:	b082      	sub	sp, #8
 8000628:	af00      	add	r7, sp, #0
 800062a:	6078      	str	r0, [r7, #4]
	if(huart == &huart2)
 800062c:	687b      	ldr	r3, [r7, #4]
 800062e:	4a0d      	ldr	r2, [pc, #52]	@ (8000664 <HAL_UART_RxCpltCallback+0x40>)
 8000630:	4293      	cmp	r3, r2
 8000632:	d10d      	bne.n	8000650 <HAL_UART_RxCpltCallback+0x2c>
	{
		Response[Response_index++] = byte;
 8000634:	4b0c      	ldr	r3, [pc, #48]	@ (8000668 <HAL_UART_RxCpltCallback+0x44>)
 8000636:	781b      	ldrb	r3, [r3, #0]
 8000638:	1c5a      	adds	r2, r3, #1
 800063a:	b2d1      	uxtb	r1, r2
 800063c:	4a0a      	ldr	r2, [pc, #40]	@ (8000668 <HAL_UART_RxCpltCallback+0x44>)
 800063e:	7011      	strb	r1, [r2, #0]
 8000640:	461a      	mov	r2, r3
 8000642:	4b0a      	ldr	r3, [pc, #40]	@ (800066c <HAL_UART_RxCpltCallback+0x48>)
 8000644:	7819      	ldrb	r1, [r3, #0]
 8000646:	4b0a      	ldr	r3, [pc, #40]	@ (8000670 <HAL_UART_RxCpltCallback+0x4c>)
 8000648:	5499      	strb	r1, [r3, r2]
		Response_Acknowledged = 1;
 800064a:	4b0a      	ldr	r3, [pc, #40]	@ (8000674 <HAL_UART_RxCpltCallback+0x50>)
 800064c:	2201      	movs	r2, #1
 800064e:	701a      	strb	r2, [r3, #0]
	}
	HAL_UART_Receive_IT(&huart2, &byte, 1);
 8000650:	2201      	movs	r2, #1
 8000652:	4906      	ldr	r1, [pc, #24]	@ (800066c <HAL_UART_RxCpltCallback+0x48>)
 8000654:	4803      	ldr	r0, [pc, #12]	@ (8000664 <HAL_UART_RxCpltCallback+0x40>)
 8000656:	f005 f8c7 	bl	80057e8 <HAL_UART_Receive_IT>
}
 800065a:	bf00      	nop
 800065c:	3708      	adds	r7, #8
 800065e:	46bd      	mov	sp, r7
 8000660:	bd80      	pop	{r7, pc}
 8000662:	bf00      	nop
 8000664:	240001f0 	.word	0x240001f0
 8000668:	240000c8 	.word	0x240000c8
 800066c:	24000284 	.word	0x24000284
 8000670:	24000064 	.word	0x24000064
 8000674:	240000c9 	.word	0x240000c9

08000678 <HAL_TIM_PeriodElapsedCallback>:




void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000678:	b580      	push	{r7, lr}
 800067a:	b082      	sub	sp, #8
 800067c:	af00      	add	r7, sp, #0
 800067e:	6078      	str	r0, [r7, #4]
  if(htim == &htim14)
 8000680:	687b      	ldr	r3, [r7, #4]
 8000682:	4a17      	ldr	r2, [pc, #92]	@ (80006e0 <HAL_TIM_PeriodElapsedCallback+0x68>)
 8000684:	4293      	cmp	r3, r2
 8000686:	d127      	bne.n	80006d8 <HAL_TIM_PeriodElapsedCallback+0x60>
  {
   if(Response_Acknowledged == 1)
 8000688:	4b16      	ldr	r3, [pc, #88]	@ (80006e4 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 800068a:	781b      	ldrb	r3, [r3, #0]
 800068c:	2b00      	cmp	r3, #0
 800068e:	d01b      	beq.n	80006c8 <HAL_TIM_PeriodElapsedCallback+0x50>
   {
	   if(Response_Timer++ >= RESPONSE_BYTES)
 8000690:	4b15      	ldr	r3, [pc, #84]	@ (80006e8 <HAL_TIM_PeriodElapsedCallback+0x70>)
 8000692:	781b      	ldrb	r3, [r3, #0]
 8000694:	1c5a      	adds	r2, r3, #1
 8000696:	b2d1      	uxtb	r1, r2
 8000698:	4a13      	ldr	r2, [pc, #76]	@ (80006e8 <HAL_TIM_PeriodElapsedCallback+0x70>)
 800069a:	7011      	strb	r1, [r2, #0]
 800069c:	2b63      	cmp	r3, #99	@ 0x63
 800069e:	d91b      	bls.n	80006d8 <HAL_TIM_PeriodElapsedCallback+0x60>
	   {
		   Response_Timer = 0;
 80006a0:	4b11      	ldr	r3, [pc, #68]	@ (80006e8 <HAL_TIM_PeriodElapsedCallback+0x70>)
 80006a2:	2200      	movs	r2, #0
 80006a4:	701a      	strb	r2, [r3, #0]
		   EC_Manager_Handler(Response_Acknowledged);
 80006a6:	4b0f      	ldr	r3, [pc, #60]	@ (80006e4 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 80006a8:	781b      	ldrb	r3, [r3, #0]
 80006aa:	4618      	mov	r0, r3
 80006ac:	f000 f8da 	bl	8000864 <EC_Manager_Handler>
		   Response_Acknowledged = 0 ;
 80006b0:	4b0c      	ldr	r3, [pc, #48]	@ (80006e4 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 80006b2:	2200      	movs	r2, #0
 80006b4:	701a      	strb	r2, [r3, #0]
		   Response_index =0;
 80006b6:	4b0d      	ldr	r3, [pc, #52]	@ (80006ec <HAL_TIM_PeriodElapsedCallback+0x74>)
 80006b8:	2200      	movs	r2, #0
 80006ba:	701a      	strb	r2, [r3, #0]
		   memset(Response,'\0',sizeof(Response)/sizeof(uint8_t));
 80006bc:	2264      	movs	r2, #100	@ 0x64
 80006be:	2100      	movs	r1, #0
 80006c0:	480b      	ldr	r0, [pc, #44]	@ (80006f0 <HAL_TIM_PeriodElapsedCallback+0x78>)
 80006c2:	f007 fbfd 	bl	8007ec0 <memset>
   {
	   Response_Timer =0;
	   EC_Manager_Handler(Response_Acknowledged);
   }
  }
}
 80006c6:	e007      	b.n	80006d8 <HAL_TIM_PeriodElapsedCallback+0x60>
	   Response_Timer =0;
 80006c8:	4b07      	ldr	r3, [pc, #28]	@ (80006e8 <HAL_TIM_PeriodElapsedCallback+0x70>)
 80006ca:	2200      	movs	r2, #0
 80006cc:	701a      	strb	r2, [r3, #0]
	   EC_Manager_Handler(Response_Acknowledged);
 80006ce:	4b05      	ldr	r3, [pc, #20]	@ (80006e4 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 80006d0:	781b      	ldrb	r3, [r3, #0]
 80006d2:	4618      	mov	r0, r3
 80006d4:	f000 f8c6 	bl	8000864 <EC_Manager_Handler>
}
 80006d8:	bf00      	nop
 80006da:	3708      	adds	r7, #8
 80006dc:	46bd      	mov	sp, r7
 80006de:	bd80      	pop	{r7, pc}
 80006e0:	240001a4 	.word	0x240001a4
 80006e4:	240000c9 	.word	0x240000c9
 80006e8:	240000ca 	.word	0x240000ca
 80006ec:	240000c8 	.word	0x240000c8
 80006f0:	24000064 	.word	0x24000064

080006f4 <EC_Comm_Send>:

uint8_t Txdata[100];
uint8_t snd_cmd[] = {0x0d, 0x0a};

void EC_Comm_Send( char * buffer)
{
 80006f4:	b580      	push	{r7, lr}
 80006f6:	b082      	sub	sp, #8
 80006f8:	af00      	add	r7, sp, #0
 80006fa:	6078      	str	r0, [r7, #4]
   memcpy(Txdata,buffer,sizeof(Txdata)/sizeof(uint8_t));
 80006fc:	4a0b      	ldr	r2, [pc, #44]	@ (800072c <EC_Comm_Send+0x38>)
 80006fe:	687b      	ldr	r3, [r7, #4]
 8000700:	4610      	mov	r0, r2
 8000702:	4619      	mov	r1, r3
 8000704:	2364      	movs	r3, #100	@ 0x64
 8000706:	461a      	mov	r2, r3
 8000708:	f007 fc1c 	bl	8007f44 <memcpy>
   HAL_UART_Transmit(&huart2,buffer, strlen(buffer), 0xFFFF);
 800070c:	6878      	ldr	r0, [r7, #4]
 800070e:	f7ff fde3 	bl	80002d8 <strlen>
 8000712:	4603      	mov	r3, r0
 8000714:	b29a      	uxth	r2, r3
 8000716:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800071a:	6879      	ldr	r1, [r7, #4]
 800071c:	4804      	ldr	r0, [pc, #16]	@ (8000730 <EC_Comm_Send+0x3c>)
 800071e:	f004 ffd5 	bl	80056cc <HAL_UART_Transmit>
 //  HAL_UART_Transmit(&huart2,snd_cmd, sizeof(snd_cmd)/sizeof(uint8_t), 0xFFFF);
}
 8000722:	bf00      	nop
 8000724:	3708      	adds	r7, #8
 8000726:	46bd      	mov	sp, r7
 8000728:	bd80      	pop	{r7, pc}
 800072a:	bf00      	nop
 800072c:	240000cc 	.word	0x240000cc
 8000730:	240001f0 	.word	0x240001f0

08000734 <EC_Manager_Proceeder>:
uint8_t buff[100];
char * Response_Character;
uint8_t Response_Index =0;

void EC_Manager_Proceeder(_Bool Acknowledged, uint16_t Timeout)
{
 8000734:	b580      	push	{r7, lr}
 8000736:	b082      	sub	sp, #8
 8000738:	af00      	add	r7, sp, #0
 800073a:	4603      	mov	r3, r0
 800073c:	460a      	mov	r2, r1
 800073e:	71fb      	strb	r3, [r7, #7]
 8000740:	4613      	mov	r3, r2
 8000742:	80bb      	strh	r3, [r7, #4]
	static uint16_t Timer_Delay =0;
    if(sent_command ==0)
 8000744:	4b3b      	ldr	r3, [pc, #236]	@ (8000834 <EC_Manager_Proceeder+0x100>)
 8000746:	781b      	ldrb	r3, [r3, #0]
 8000748:	f083 0301 	eor.w	r3, r3, #1
 800074c:	b2db      	uxtb	r3, r3
 800074e:	2b00      	cmp	r3, #0
 8000750:	d015      	beq.n	800077e <EC_Manager_Proceeder+0x4a>
    {
      if(Request_Commands[Command_Stat] != "POWER")
 8000752:	4b39      	ldr	r3, [pc, #228]	@ (8000838 <EC_Manager_Proceeder+0x104>)
 8000754:	781b      	ldrb	r3, [r3, #0]
 8000756:	461a      	mov	r2, r3
 8000758:	4b38      	ldr	r3, [pc, #224]	@ (800083c <EC_Manager_Proceeder+0x108>)
 800075a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800075e:	4a38      	ldr	r2, [pc, #224]	@ (8000840 <EC_Manager_Proceeder+0x10c>)
 8000760:	4293      	cmp	r3, r2
 8000762:	d02f      	beq.n	80007c4 <EC_Manager_Proceeder+0x90>
      {
       EC_Comm_Send(Request_Commands[Command_Stat]);
 8000764:	4b34      	ldr	r3, [pc, #208]	@ (8000838 <EC_Manager_Proceeder+0x104>)
 8000766:	781b      	ldrb	r3, [r3, #0]
 8000768:	461a      	mov	r2, r3
 800076a:	4b34      	ldr	r3, [pc, #208]	@ (800083c <EC_Manager_Proceeder+0x108>)
 800076c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000770:	4618      	mov	r0, r3
 8000772:	f7ff ffbf 	bl	80006f4 <EC_Comm_Send>
       sent_command=1;
 8000776:	4b2f      	ldr	r3, [pc, #188]	@ (8000834 <EC_Manager_Proceeder+0x100>)
 8000778:	2201      	movs	r2, #1
 800077a:	701a      	strb	r2, [r3, #0]
 800077c:	e022      	b.n	80007c4 <EC_Manager_Proceeder+0x90>
      }
    }
    else
    {
      if(Acknowledged == 0)
 800077e:	79fb      	ldrb	r3, [r7, #7]
 8000780:	f083 0301 	eor.w	r3, r3, #1
 8000784:	b2db      	uxtb	r3, r3
 8000786:	2b00      	cmp	r3, #0
 8000788:	d01c      	beq.n	80007c4 <EC_Manager_Proceeder+0x90>
      {
        if(Timer_Delay++ > Timeout)
 800078a:	4b2e      	ldr	r3, [pc, #184]	@ (8000844 <EC_Manager_Proceeder+0x110>)
 800078c:	881b      	ldrh	r3, [r3, #0]
 800078e:	1c5a      	adds	r2, r3, #1
 8000790:	b291      	uxth	r1, r2
 8000792:	4a2c      	ldr	r2, [pc, #176]	@ (8000844 <EC_Manager_Proceeder+0x110>)
 8000794:	8011      	strh	r1, [r2, #0]
 8000796:	88ba      	ldrh	r2, [r7, #4]
 8000798:	429a      	cmp	r2, r3
 800079a:	d213      	bcs.n	80007c4 <EC_Manager_Proceeder+0x90>
        {
          if(Retry++ >= 3 )
 800079c:	4b2a      	ldr	r3, [pc, #168]	@ (8000848 <EC_Manager_Proceeder+0x114>)
 800079e:	781b      	ldrb	r3, [r3, #0]
 80007a0:	1c5a      	adds	r2, r3, #1
 80007a2:	b2d1      	uxtb	r1, r2
 80007a4:	4a28      	ldr	r2, [pc, #160]	@ (8000848 <EC_Manager_Proceeder+0x114>)
 80007a6:	7011      	strb	r1, [r2, #0]
 80007a8:	2b02      	cmp	r3, #2
 80007aa:	d908      	bls.n	80007be <EC_Manager_Proceeder+0x8a>
          {
            sent_command = 0;
 80007ac:	4b21      	ldr	r3, [pc, #132]	@ (8000834 <EC_Manager_Proceeder+0x100>)
 80007ae:	2200      	movs	r2, #0
 80007b0:	701a      	strb	r2, [r3, #0]
            Iscommandpass = FAILED;
 80007b2:	4b26      	ldr	r3, [pc, #152]	@ (800084c <EC_Manager_Proceeder+0x118>)
 80007b4:	2200      	movs	r2, #0
 80007b6:	701a      	strb	r2, [r3, #0]
            Retry = 0;
 80007b8:	4b23      	ldr	r3, [pc, #140]	@ (8000848 <EC_Manager_Proceeder+0x114>)
 80007ba:	2200      	movs	r2, #0
 80007bc:	701a      	strb	r2, [r3, #0]
          }
          Timer_Delay = 0;
 80007be:	4b21      	ldr	r3, [pc, #132]	@ (8000844 <EC_Manager_Proceeder+0x110>)
 80007c0:	2200      	movs	r2, #0
 80007c2:	801a      	strh	r2, [r3, #0]
        }
      }
    }
  if(Acknowledged == 1)
 80007c4:	79fb      	ldrb	r3, [r7, #7]
 80007c6:	2b00      	cmp	r3, #0
 80007c8:	d02f      	beq.n	800082a <EC_Manager_Proceeder+0xf6>
  {
//    Retry = 0;
    if((Response_Character = strstr(Response, Response_Commands[Command_Stat])))
 80007ca:	4b1b      	ldr	r3, [pc, #108]	@ (8000838 <EC_Manager_Proceeder+0x104>)
 80007cc:	781b      	ldrb	r3, [r3, #0]
 80007ce:	461a      	mov	r2, r3
 80007d0:	4b1f      	ldr	r3, [pc, #124]	@ (8000850 <EC_Manager_Proceeder+0x11c>)
 80007d2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80007d6:	4619      	mov	r1, r3
 80007d8:	481e      	ldr	r0, [pc, #120]	@ (8000854 <EC_Manager_Proceeder+0x120>)
 80007da:	f007 fb79 	bl	8007ed0 <strstr>
 80007de:	4603      	mov	r3, r0
 80007e0:	4a1d      	ldr	r2, [pc, #116]	@ (8000858 <EC_Manager_Proceeder+0x124>)
 80007e2:	6013      	str	r3, [r2, #0]
 80007e4:	4b1c      	ldr	r3, [pc, #112]	@ (8000858 <EC_Manager_Proceeder+0x124>)
 80007e6:	681b      	ldr	r3, [r3, #0]
 80007e8:	2b00      	cmp	r3, #0
 80007ea:	d018      	beq.n	800081e <EC_Manager_Proceeder+0xea>
    {
      /* It is present in Response */
    	memcpy(buff,Response, sizeof(Response)/sizeof(uint8_t));
 80007ec:	4a1b      	ldr	r2, [pc, #108]	@ (800085c <EC_Manager_Proceeder+0x128>)
 80007ee:	4b19      	ldr	r3, [pc, #100]	@ (8000854 <EC_Manager_Proceeder+0x120>)
 80007f0:	4610      	mov	r0, r2
 80007f2:	4619      	mov	r1, r3
 80007f4:	2364      	movs	r3, #100	@ 0x64
 80007f6:	461a      	mov	r2, r3
 80007f8:	f007 fba4 	bl	8007f44 <memcpy>
    	Response_Index = (int)(Response_Character - Response) ;
 80007fc:	4b16      	ldr	r3, [pc, #88]	@ (8000858 <EC_Manager_Proceeder+0x124>)
 80007fe:	681b      	ldr	r3, [r3, #0]
 8000800:	4a14      	ldr	r2, [pc, #80]	@ (8000854 <EC_Manager_Proceeder+0x120>)
 8000802:	1a9b      	subs	r3, r3, r2
 8000804:	b2da      	uxtb	r2, r3
 8000806:	4b16      	ldr	r3, [pc, #88]	@ (8000860 <EC_Manager_Proceeder+0x12c>)
 8000808:	701a      	strb	r2, [r3, #0]
        sent_command = 0;
 800080a:	4b0a      	ldr	r3, [pc, #40]	@ (8000834 <EC_Manager_Proceeder+0x100>)
 800080c:	2200      	movs	r2, #0
 800080e:	701a      	strb	r2, [r3, #0]
        Iscommandpass = PASSED;
 8000810:	4b0e      	ldr	r3, [pc, #56]	@ (800084c <EC_Manager_Proceeder+0x118>)
 8000812:	2201      	movs	r2, #1
 8000814:	701a      	strb	r2, [r3, #0]
        Timer_Delay = 0;
 8000816:	4b0b      	ldr	r3, [pc, #44]	@ (8000844 <EC_Manager_Proceeder+0x110>)
 8000818:	2200      	movs	r2, #0
 800081a:	801a      	strh	r2, [r3, #0]
    {
   	    Retry = 0 ;
   	 Iscommandpass = FAILED;
    }
  }
}
 800081c:	e005      	b.n	800082a <EC_Manager_Proceeder+0xf6>
   	    Retry = 0 ;
 800081e:	4b0a      	ldr	r3, [pc, #40]	@ (8000848 <EC_Manager_Proceeder+0x114>)
 8000820:	2200      	movs	r2, #0
 8000822:	701a      	strb	r2, [r3, #0]
   	 Iscommandpass = FAILED;
 8000824:	4b09      	ldr	r3, [pc, #36]	@ (800084c <EC_Manager_Proceeder+0x118>)
 8000826:	2200      	movs	r2, #0
 8000828:	701a      	strb	r2, [r3, #0]
}
 800082a:	bf00      	nop
 800082c:	3708      	adds	r7, #8
 800082e:	46bd      	mov	sp, r7
 8000830:	bd80      	pop	{r7, pc}
 8000832:	bf00      	nop
 8000834:	24000131 	.word	0x24000131
 8000838:	24000130 	.word	0x24000130
 800083c:	24000000 	.word	0x24000000
 8000840:	08007f78 	.word	0x08007f78
 8000844:	2400019e 	.word	0x2400019e
 8000848:	24000132 	.word	0x24000132
 800084c:	24000133 	.word	0x24000133
 8000850:	2400001c 	.word	0x2400001c
 8000854:	24000064 	.word	0x24000064
 8000858:	24000198 	.word	0x24000198
 800085c:	24000134 	.word	0x24000134
 8000860:	2400019c 	.word	0x2400019c

08000864 <EC_Manager_Handler>:


_Bool Isgsmmoduleactivated = 0;
void EC_Manager_Handler(_Bool Acknowledged)
{
 8000864:	b580      	push	{r7, lr}
 8000866:	b082      	sub	sp, #8
 8000868:	af00      	add	r7, sp, #0
 800086a:	4603      	mov	r3, r0
 800086c:	71fb      	strb	r3, [r7, #7]
	static uint16_t Timer_Delay =0;
   switch(Command_Stat)
 800086e:	4b97      	ldr	r3, [pc, #604]	@ (8000acc <EC_Manager_Handler+0x268>)
 8000870:	781b      	ldrb	r3, [r3, #0]
 8000872:	2b06      	cmp	r3, #6
 8000874:	f200 8125 	bhi.w	8000ac2 <EC_Manager_Handler+0x25e>
 8000878:	a201      	add	r2, pc, #4	@ (adr r2, 8000880 <EC_Manager_Handler+0x1c>)
 800087a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800087e:	bf00      	nop
 8000880:	0800089d 	.word	0x0800089d
 8000884:	080008f7 	.word	0x080008f7
 8000888:	08000941 	.word	0x08000941
 800088c:	0800098b 	.word	0x0800098b
 8000890:	080009d3 	.word	0x080009d3
 8000894:	08000a61 	.word	0x08000a61
 8000898:	08000a15 	.word	0x08000a15
   {
   case POWER_OFF:
   EC_Manager_Proceeder(Acknowledged,4000);
 800089c:	79fb      	ldrb	r3, [r7, #7]
 800089e:	f44f 617a 	mov.w	r1, #4000	@ 0xfa0
 80008a2:	4618      	mov	r0, r3
 80008a4:	f7ff ff46 	bl	8000734 <EC_Manager_Proceeder>
     if(Isgsmmoduleactivated == 0)
 80008a8:	4b89      	ldr	r3, [pc, #548]	@ (8000ad0 <EC_Manager_Handler+0x26c>)
 80008aa:	781b      	ldrb	r3, [r3, #0]
 80008ac:	f083 0301 	eor.w	r3, r3, #1
 80008b0:	b2db      	uxtb	r3, r3
 80008b2:	2b00      	cmp	r3, #0
 80008b4:	f000 80f8 	beq.w	8000aa8 <EC_Manager_Handler+0x244>
     {
	   __POWER_ON__;
 80008b8:	2201      	movs	r2, #1
 80008ba:	2102      	movs	r1, #2
 80008bc:	4885      	ldr	r0, [pc, #532]	@ (8000ad4 <EC_Manager_Handler+0x270>)
 80008be:	f001 fd91 	bl	80023e4 <HAL_GPIO_WritePin>
	   if(Timer_Delay++ > 5000)
 80008c2:	4b85      	ldr	r3, [pc, #532]	@ (8000ad8 <EC_Manager_Handler+0x274>)
 80008c4:	881b      	ldrh	r3, [r3, #0]
 80008c6:	1c5a      	adds	r2, r3, #1
 80008c8:	b291      	uxth	r1, r2
 80008ca:	4a83      	ldr	r2, [pc, #524]	@ (8000ad8 <EC_Manager_Handler+0x274>)
 80008cc:	8011      	strh	r1, [r2, #0]
 80008ce:	f241 3288 	movw	r2, #5000	@ 0x1388
 80008d2:	4293      	cmp	r3, r2
 80008d4:	f240 80e8 	bls.w	8000aa8 <EC_Manager_Handler+0x244>
	   {
		   __POWER_OFF__;
 80008d8:	2200      	movs	r2, #0
 80008da:	2102      	movs	r1, #2
 80008dc:	487d      	ldr	r0, [pc, #500]	@ (8000ad4 <EC_Manager_Handler+0x270>)
 80008de:	f001 fd81 	bl	80023e4 <HAL_GPIO_WritePin>
////		   __RESET_ON__;
		   Timer_Delay = 0;
 80008e2:	4b7d      	ldr	r3, [pc, #500]	@ (8000ad8 <EC_Manager_Handler+0x274>)
 80008e4:	2200      	movs	r2, #0
 80008e6:	801a      	strh	r2, [r3, #0]
           Iscommandpass = IDLE;
 80008e8:	4b7c      	ldr	r3, [pc, #496]	@ (8000adc <EC_Manager_Handler+0x278>)
 80008ea:	2202      	movs	r2, #2
 80008ec:	701a      	strb	r2, [r3, #0]
		    Command_Stat = ATCOMMAND;
 80008ee:	4b77      	ldr	r3, [pc, #476]	@ (8000acc <EC_Manager_Handler+0x268>)
 80008f0:	2201      	movs	r2, #1
 80008f2:	701a      	strb	r2, [r3, #0]

//		    EC_Manager_Proceeder(Acknowledged,4000);
	   }
     }

   break;
 80008f4:	e0d8      	b.n	8000aa8 <EC_Manager_Handler+0x244>
   case ATCOMMAND:
      if(Iscommandpass == PASSED)
 80008f6:	4b79      	ldr	r3, [pc, #484]	@ (8000adc <EC_Manager_Handler+0x278>)
 80008f8:	781b      	ldrb	r3, [r3, #0]
 80008fa:	2b01      	cmp	r3, #1
 80008fc:	d10c      	bne.n	8000918 <EC_Manager_Handler+0xb4>
      {
    	  Command_Stat++;
 80008fe:	4b73      	ldr	r3, [pc, #460]	@ (8000acc <EC_Manager_Handler+0x268>)
 8000900:	781b      	ldrb	r3, [r3, #0]
 8000902:	3301      	adds	r3, #1
 8000904:	b2da      	uxtb	r2, r3
 8000906:	4b71      	ldr	r3, [pc, #452]	@ (8000acc <EC_Manager_Handler+0x268>)
 8000908:	701a      	strb	r2, [r3, #0]
    	  Isgsmmoduleactivated = 1;
 800090a:	4b71      	ldr	r3, [pc, #452]	@ (8000ad0 <EC_Manager_Handler+0x26c>)
 800090c:	2201      	movs	r2, #1
 800090e:	701a      	strb	r2, [r3, #0]
    	  Iscommandpass =IDLE;
 8000910:	4b72      	ldr	r3, [pc, #456]	@ (8000adc <EC_Manager_Handler+0x278>)
 8000912:	2202      	movs	r2, #2
 8000914:	701a      	strb	r2, [r3, #0]
      else if(Iscommandpass == IDLE)
      {
   	   EC_Manager_Proceeder(Acknowledged,1000);
      }

   break;
 8000916:	e0c9      	b.n	8000aac <EC_Manager_Handler+0x248>
      else if(Iscommandpass == FAILED)
 8000918:	4b70      	ldr	r3, [pc, #448]	@ (8000adc <EC_Manager_Handler+0x278>)
 800091a:	781b      	ldrb	r3, [r3, #0]
 800091c:	2b00      	cmp	r3, #0
 800091e:	d103      	bne.n	8000928 <EC_Manager_Handler+0xc4>
       Command_Stat = POWER_OFF;
 8000920:	4b6a      	ldr	r3, [pc, #424]	@ (8000acc <EC_Manager_Handler+0x268>)
 8000922:	2200      	movs	r2, #0
 8000924:	701a      	strb	r2, [r3, #0]
   break;
 8000926:	e0c1      	b.n	8000aac <EC_Manager_Handler+0x248>
      else if(Iscommandpass == IDLE)
 8000928:	4b6c      	ldr	r3, [pc, #432]	@ (8000adc <EC_Manager_Handler+0x278>)
 800092a:	781b      	ldrb	r3, [r3, #0]
 800092c:	2b02      	cmp	r3, #2
 800092e:	f040 80bd 	bne.w	8000aac <EC_Manager_Handler+0x248>
   	   EC_Manager_Proceeder(Acknowledged,1000);
 8000932:	79fb      	ldrb	r3, [r7, #7]
 8000934:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000938:	4618      	mov	r0, r3
 800093a:	f7ff fefb 	bl	8000734 <EC_Manager_Proceeder>
   break;
 800093e:	e0b5      	b.n	8000aac <EC_Manager_Handler+0x248>
   case MODULE_INFO:
      if(Iscommandpass == PASSED)
 8000940:	4b66      	ldr	r3, [pc, #408]	@ (8000adc <EC_Manager_Handler+0x278>)
 8000942:	781b      	ldrb	r3, [r3, #0]
 8000944:	2b01      	cmp	r3, #1
 8000946:	d109      	bne.n	800095c <EC_Manager_Handler+0xf8>
      {
    	  Command_Stat++;
 8000948:	4b60      	ldr	r3, [pc, #384]	@ (8000acc <EC_Manager_Handler+0x268>)
 800094a:	781b      	ldrb	r3, [r3, #0]
 800094c:	3301      	adds	r3, #1
 800094e:	b2da      	uxtb	r2, r3
 8000950:	4b5e      	ldr	r3, [pc, #376]	@ (8000acc <EC_Manager_Handler+0x268>)
 8000952:	701a      	strb	r2, [r3, #0]
    	  Iscommandpass =IDLE;
 8000954:	4b61      	ldr	r3, [pc, #388]	@ (8000adc <EC_Manager_Handler+0x278>)
 8000956:	2202      	movs	r2, #2
 8000958:	701a      	strb	r2, [r3, #0]
      }
      else if(Iscommandpass == IDLE)
      {
   	   EC_Manager_Proceeder(Acknowledged,1000);
      }
   break;
 800095a:	e0a9      	b.n	8000ab0 <EC_Manager_Handler+0x24c>
      else if(Iscommandpass == FAILED)
 800095c:	4b5f      	ldr	r3, [pc, #380]	@ (8000adc <EC_Manager_Handler+0x278>)
 800095e:	781b      	ldrb	r3, [r3, #0]
 8000960:	2b00      	cmp	r3, #0
 8000962:	d106      	bne.n	8000972 <EC_Manager_Handler+0x10e>
       Command_Stat = ATCOMMAND;
 8000964:	4b59      	ldr	r3, [pc, #356]	@ (8000acc <EC_Manager_Handler+0x268>)
 8000966:	2201      	movs	r2, #1
 8000968:	701a      	strb	r2, [r3, #0]
 	  Iscommandpass =IDLE;
 800096a:	4b5c      	ldr	r3, [pc, #368]	@ (8000adc <EC_Manager_Handler+0x278>)
 800096c:	2202      	movs	r2, #2
 800096e:	701a      	strb	r2, [r3, #0]
   break;
 8000970:	e09e      	b.n	8000ab0 <EC_Manager_Handler+0x24c>
      else if(Iscommandpass == IDLE)
 8000972:	4b5a      	ldr	r3, [pc, #360]	@ (8000adc <EC_Manager_Handler+0x278>)
 8000974:	781b      	ldrb	r3, [r3, #0]
 8000976:	2b02      	cmp	r3, #2
 8000978:	f040 809a 	bne.w	8000ab0 <EC_Manager_Handler+0x24c>
   	   EC_Manager_Proceeder(Acknowledged,1000);
 800097c:	79fb      	ldrb	r3, [r7, #7]
 800097e:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000982:	4618      	mov	r0, r3
 8000984:	f7ff fed6 	bl	8000734 <EC_Manager_Proceeder>
   break;
 8000988:	e092      	b.n	8000ab0 <EC_Manager_Handler+0x24c>
   case FUNCTIONALITY:
      if(Iscommandpass == PASSED)
 800098a:	4b54      	ldr	r3, [pc, #336]	@ (8000adc <EC_Manager_Handler+0x278>)
 800098c:	781b      	ldrb	r3, [r3, #0]
 800098e:	2b01      	cmp	r3, #1
 8000990:	d109      	bne.n	80009a6 <EC_Manager_Handler+0x142>
      {
        Command_Stat++;
 8000992:	4b4e      	ldr	r3, [pc, #312]	@ (8000acc <EC_Manager_Handler+0x268>)
 8000994:	781b      	ldrb	r3, [r3, #0]
 8000996:	3301      	adds	r3, #1
 8000998:	b2da      	uxtb	r2, r3
 800099a:	4b4c      	ldr	r3, [pc, #304]	@ (8000acc <EC_Manager_Handler+0x268>)
 800099c:	701a      	strb	r2, [r3, #0]
        Iscommandpass =IDLE;
 800099e:	4b4f      	ldr	r3, [pc, #316]	@ (8000adc <EC_Manager_Handler+0x278>)
 80009a0:	2202      	movs	r2, #2
 80009a2:	701a      	strb	r2, [r3, #0]
      }
      else if(Iscommandpass == IDLE)
      {
          EC_Manager_Proceeder(Acknowledged,1000);
      }
   break;
 80009a4:	e086      	b.n	8000ab4 <EC_Manager_Handler+0x250>
      else if(Iscommandpass == FAILED)
 80009a6:	4b4d      	ldr	r3, [pc, #308]	@ (8000adc <EC_Manager_Handler+0x278>)
 80009a8:	781b      	ldrb	r3, [r3, #0]
 80009aa:	2b00      	cmp	r3, #0
 80009ac:	d106      	bne.n	80009bc <EC_Manager_Handler+0x158>
       Command_Stat = MODULE_INFO;
 80009ae:	4b47      	ldr	r3, [pc, #284]	@ (8000acc <EC_Manager_Handler+0x268>)
 80009b0:	2202      	movs	r2, #2
 80009b2:	701a      	strb	r2, [r3, #0]
 	  Iscommandpass =IDLE;
 80009b4:	4b49      	ldr	r3, [pc, #292]	@ (8000adc <EC_Manager_Handler+0x278>)
 80009b6:	2202      	movs	r2, #2
 80009b8:	701a      	strb	r2, [r3, #0]
   break;
 80009ba:	e07b      	b.n	8000ab4 <EC_Manager_Handler+0x250>
      else if(Iscommandpass == IDLE)
 80009bc:	4b47      	ldr	r3, [pc, #284]	@ (8000adc <EC_Manager_Handler+0x278>)
 80009be:	781b      	ldrb	r3, [r3, #0]
 80009c0:	2b02      	cmp	r3, #2
 80009c2:	d177      	bne.n	8000ab4 <EC_Manager_Handler+0x250>
          EC_Manager_Proceeder(Acknowledged,1000);
 80009c4:	79fb      	ldrb	r3, [r7, #7]
 80009c6:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80009ca:	4618      	mov	r0, r3
 80009cc:	f7ff feb2 	bl	8000734 <EC_Manager_Proceeder>
   break;
 80009d0:	e070      	b.n	8000ab4 <EC_Manager_Handler+0x250>
   case SIM_STATUS:
      if(Iscommandpass == PASSED)
 80009d2:	4b42      	ldr	r3, [pc, #264]	@ (8000adc <EC_Manager_Handler+0x278>)
 80009d4:	781b      	ldrb	r3, [r3, #0]
 80009d6:	2b01      	cmp	r3, #1
 80009d8:	d109      	bne.n	80009ee <EC_Manager_Handler+0x18a>
      {
    	  Command_Stat++;
 80009da:	4b3c      	ldr	r3, [pc, #240]	@ (8000acc <EC_Manager_Handler+0x268>)
 80009dc:	781b      	ldrb	r3, [r3, #0]
 80009de:	3301      	adds	r3, #1
 80009e0:	b2da      	uxtb	r2, r3
 80009e2:	4b3a      	ldr	r3, [pc, #232]	@ (8000acc <EC_Manager_Handler+0x268>)
 80009e4:	701a      	strb	r2, [r3, #0]
    	  Iscommandpass =IDLE;
 80009e6:	4b3d      	ldr	r3, [pc, #244]	@ (8000adc <EC_Manager_Handler+0x278>)
 80009e8:	2202      	movs	r2, #2
 80009ea:	701a      	strb	r2, [r3, #0]
      }
      else if(Iscommandpass == IDLE)
      {
          EC_Manager_Proceeder(Acknowledged,5000);
      }
   break;
 80009ec:	e064      	b.n	8000ab8 <EC_Manager_Handler+0x254>
      else if(Iscommandpass == FAILED)
 80009ee:	4b3b      	ldr	r3, [pc, #236]	@ (8000adc <EC_Manager_Handler+0x278>)
 80009f0:	781b      	ldrb	r3, [r3, #0]
 80009f2:	2b00      	cmp	r3, #0
 80009f4:	d103      	bne.n	80009fe <EC_Manager_Handler+0x19a>
       Command_Stat = FUNCTIONALITY;
 80009f6:	4b35      	ldr	r3, [pc, #212]	@ (8000acc <EC_Manager_Handler+0x268>)
 80009f8:	2203      	movs	r2, #3
 80009fa:	701a      	strb	r2, [r3, #0]
   break;
 80009fc:	e05c      	b.n	8000ab8 <EC_Manager_Handler+0x254>
      else if(Iscommandpass == IDLE)
 80009fe:	4b37      	ldr	r3, [pc, #220]	@ (8000adc <EC_Manager_Handler+0x278>)
 8000a00:	781b      	ldrb	r3, [r3, #0]
 8000a02:	2b02      	cmp	r3, #2
 8000a04:	d158      	bne.n	8000ab8 <EC_Manager_Handler+0x254>
          EC_Manager_Proceeder(Acknowledged,5000);
 8000a06:	79fb      	ldrb	r3, [r7, #7]
 8000a08:	f241 3188 	movw	r1, #5000	@ 0x1388
 8000a0c:	4618      	mov	r0, r3
 8000a0e:	f7ff fe91 	bl	8000734 <EC_Manager_Proceeder>
   break;
 8000a12:	e051      	b.n	8000ab8 <EC_Manager_Handler+0x254>
   case SIGNAL_QUALITY:
      if(Iscommandpass == PASSED)
 8000a14:	4b31      	ldr	r3, [pc, #196]	@ (8000adc <EC_Manager_Handler+0x278>)
 8000a16:	781b      	ldrb	r3, [r3, #0]
 8000a18:	2b01      	cmp	r3, #1
 8000a1a:	d10b      	bne.n	8000a34 <EC_Manager_Handler+0x1d0>
      {
    	  Command_Stat++;
 8000a1c:	4b2b      	ldr	r3, [pc, #172]	@ (8000acc <EC_Manager_Handler+0x268>)
 8000a1e:	781b      	ldrb	r3, [r3, #0]
 8000a20:	3301      	adds	r3, #1
 8000a22:	b2da      	uxtb	r2, r3
 8000a24:	4b29      	ldr	r3, [pc, #164]	@ (8000acc <EC_Manager_Handler+0x268>)
 8000a26:	701a      	strb	r2, [r3, #0]
    	  Iscommandpass =IDLE;
 8000a28:	4b2c      	ldr	r3, [pc, #176]	@ (8000adc <EC_Manager_Handler+0x278>)
 8000a2a:	2202      	movs	r2, #2
 8000a2c:	701a      	strb	r2, [r3, #0]
    	  EC_Signal_Extract();
 8000a2e:	f7ff fdf1 	bl	8000614 <EC_Signal_Extract>
      }
      else if(Iscommandpass == IDLE)
      {
          EC_Manager_Proceeder(Acknowledged,5000);
      }
   break;
 8000a32:	e043      	b.n	8000abc <EC_Manager_Handler+0x258>
      else if(Iscommandpass == FAILED)
 8000a34:	4b29      	ldr	r3, [pc, #164]	@ (8000adc <EC_Manager_Handler+0x278>)
 8000a36:	781b      	ldrb	r3, [r3, #0]
 8000a38:	2b00      	cmp	r3, #0
 8000a3a:	d106      	bne.n	8000a4a <EC_Manager_Handler+0x1e6>
       Command_Stat = SIM_STATUS;
 8000a3c:	4b23      	ldr	r3, [pc, #140]	@ (8000acc <EC_Manager_Handler+0x268>)
 8000a3e:	2204      	movs	r2, #4
 8000a40:	701a      	strb	r2, [r3, #0]
 	  Iscommandpass =IDLE;
 8000a42:	4b26      	ldr	r3, [pc, #152]	@ (8000adc <EC_Manager_Handler+0x278>)
 8000a44:	2202      	movs	r2, #2
 8000a46:	701a      	strb	r2, [r3, #0]
   break;
 8000a48:	e038      	b.n	8000abc <EC_Manager_Handler+0x258>
      else if(Iscommandpass == IDLE)
 8000a4a:	4b24      	ldr	r3, [pc, #144]	@ (8000adc <EC_Manager_Handler+0x278>)
 8000a4c:	781b      	ldrb	r3, [r3, #0]
 8000a4e:	2b02      	cmp	r3, #2
 8000a50:	d134      	bne.n	8000abc <EC_Manager_Handler+0x258>
          EC_Manager_Proceeder(Acknowledged,5000);
 8000a52:	79fb      	ldrb	r3, [r7, #7]
 8000a54:	f241 3188 	movw	r1, #5000	@ 0x1388
 8000a58:	4618      	mov	r0, r3
 8000a5a:	f7ff fe6b 	bl	8000734 <EC_Manager_Proceeder>
   break;
 8000a5e:	e02d      	b.n	8000abc <EC_Manager_Handler+0x258>
   case NETWORK_REG:
      if(Iscommandpass == PASSED)
 8000a60:	4b1e      	ldr	r3, [pc, #120]	@ (8000adc <EC_Manager_Handler+0x278>)
 8000a62:	781b      	ldrb	r3, [r3, #0]
 8000a64:	2b01      	cmp	r3, #1
 8000a66:	d109      	bne.n	8000a7c <EC_Manager_Handler+0x218>
      {
    	  Command_Stat++;
 8000a68:	4b18      	ldr	r3, [pc, #96]	@ (8000acc <EC_Manager_Handler+0x268>)
 8000a6a:	781b      	ldrb	r3, [r3, #0]
 8000a6c:	3301      	adds	r3, #1
 8000a6e:	b2da      	uxtb	r2, r3
 8000a70:	4b16      	ldr	r3, [pc, #88]	@ (8000acc <EC_Manager_Handler+0x268>)
 8000a72:	701a      	strb	r2, [r3, #0]
    	  Iscommandpass =IDLE;
 8000a74:	4b19      	ldr	r3, [pc, #100]	@ (8000adc <EC_Manager_Handler+0x278>)
 8000a76:	2202      	movs	r2, #2
 8000a78:	701a      	strb	r2, [r3, #0]
      }
      else if(Iscommandpass == IDLE)
      {
          EC_Manager_Proceeder(Acknowledged,1000);
      }
   break;
 8000a7a:	e021      	b.n	8000ac0 <EC_Manager_Handler+0x25c>
      else if(Iscommandpass == FAILED)
 8000a7c:	4b17      	ldr	r3, [pc, #92]	@ (8000adc <EC_Manager_Handler+0x278>)
 8000a7e:	781b      	ldrb	r3, [r3, #0]
 8000a80:	2b00      	cmp	r3, #0
 8000a82:	d106      	bne.n	8000a92 <EC_Manager_Handler+0x22e>
       Command_Stat = SIGNAL_QUALITY;
 8000a84:	4b11      	ldr	r3, [pc, #68]	@ (8000acc <EC_Manager_Handler+0x268>)
 8000a86:	2206      	movs	r2, #6
 8000a88:	701a      	strb	r2, [r3, #0]
 	  Iscommandpass =IDLE;
 8000a8a:	4b14      	ldr	r3, [pc, #80]	@ (8000adc <EC_Manager_Handler+0x278>)
 8000a8c:	2202      	movs	r2, #2
 8000a8e:	701a      	strb	r2, [r3, #0]
   break;
 8000a90:	e016      	b.n	8000ac0 <EC_Manager_Handler+0x25c>
      else if(Iscommandpass == IDLE)
 8000a92:	4b12      	ldr	r3, [pc, #72]	@ (8000adc <EC_Manager_Handler+0x278>)
 8000a94:	781b      	ldrb	r3, [r3, #0]
 8000a96:	2b02      	cmp	r3, #2
 8000a98:	d112      	bne.n	8000ac0 <EC_Manager_Handler+0x25c>
          EC_Manager_Proceeder(Acknowledged,1000);
 8000a9a:	79fb      	ldrb	r3, [r7, #7]
 8000a9c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000aa0:	4618      	mov	r0, r3
 8000aa2:	f7ff fe47 	bl	8000734 <EC_Manager_Proceeder>
   break;
 8000aa6:	e00b      	b.n	8000ac0 <EC_Manager_Handler+0x25c>
   break;
 8000aa8:	bf00      	nop
 8000aaa:	e00a      	b.n	8000ac2 <EC_Manager_Handler+0x25e>
   break;
 8000aac:	bf00      	nop
 8000aae:	e008      	b.n	8000ac2 <EC_Manager_Handler+0x25e>
   break;
 8000ab0:	bf00      	nop
 8000ab2:	e006      	b.n	8000ac2 <EC_Manager_Handler+0x25e>
   break;
 8000ab4:	bf00      	nop
 8000ab6:	e004      	b.n	8000ac2 <EC_Manager_Handler+0x25e>
   break;
 8000ab8:	bf00      	nop
 8000aba:	e002      	b.n	8000ac2 <EC_Manager_Handler+0x25e>
   break;
 8000abc:	bf00      	nop
 8000abe:	e000      	b.n	8000ac2 <EC_Manager_Handler+0x25e>
   break;
 8000ac0:	bf00      	nop
   }
}
 8000ac2:	bf00      	nop
 8000ac4:	3708      	adds	r7, #8
 8000ac6:	46bd      	mov	sp, r7
 8000ac8:	bd80      	pop	{r7, pc}
 8000aca:	bf00      	nop
 8000acc:	24000130 	.word	0x24000130
 8000ad0:	2400019d 	.word	0x2400019d
 8000ad4:	58020c00 	.word	0x58020c00
 8000ad8:	240001a0 	.word	0x240001a0
 8000adc:	24000133 	.word	0x24000133

08000ae0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ae0:	b580      	push	{r7, lr}
 8000ae2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8000ae4:	f000 f938 	bl	8000d58 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ae8:	f000 fb42 	bl	8001170 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000aec:	f000 f816 	bl	8000b1c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000af0:	f000 f8ee 	bl	8000cd0 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000af4:	f000 f8a0 	bl	8000c38 <MX_USART2_UART_Init>
  MX_TIM14_Init();
 8000af8:	f000 f87a 	bl	8000bf0 <MX_TIM14_Init>
//  __RESET_OFF__;
//
//  // Wait for module to boot (around 3 seconds typical)
//  HAL_Delay(5000);

	HAL_UART_Receive_IT(&huart2, &byte, 1);
 8000afc:	2201      	movs	r2, #1
 8000afe:	4904      	ldr	r1, [pc, #16]	@ (8000b10 <main+0x30>)
 8000b00:	4804      	ldr	r0, [pc, #16]	@ (8000b14 <main+0x34>)
 8000b02:	f004 fe71 	bl	80057e8 <HAL_UART_Receive_IT>
	HAL_TIM_Base_Start_IT(&htim14);
 8000b06:	4804      	ldr	r0, [pc, #16]	@ (8000b18 <main+0x38>)
 8000b08:	f004 fb2a 	bl	8005160 <HAL_TIM_Base_Start_IT>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000b0c:	bf00      	nop
 8000b0e:	e7fd      	b.n	8000b0c <main+0x2c>
 8000b10:	24000284 	.word	0x24000284
 8000b14:	240001f0 	.word	0x240001f0
 8000b18:	240001a4 	.word	0x240001a4

08000b1c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000b1c:	b580      	push	{r7, lr}
 8000b1e:	b09c      	sub	sp, #112	@ 0x70
 8000b20:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b22:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b26:	224c      	movs	r2, #76	@ 0x4c
 8000b28:	2100      	movs	r1, #0
 8000b2a:	4618      	mov	r0, r3
 8000b2c:	f007 f9c8 	bl	8007ec0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b30:	1d3b      	adds	r3, r7, #4
 8000b32:	2220      	movs	r2, #32
 8000b34:	2100      	movs	r1, #0
 8000b36:	4618      	mov	r0, r3
 8000b38:	f007 f9c2 	bl	8007ec0 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000b3c:	2002      	movs	r0, #2
 8000b3e:	f001 fc6b 	bl	8002418 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000b42:	2300      	movs	r3, #0
 8000b44:	603b      	str	r3, [r7, #0]
 8000b46:	4b28      	ldr	r3, [pc, #160]	@ (8000be8 <SystemClock_Config+0xcc>)
 8000b48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000b4a:	4a27      	ldr	r2, [pc, #156]	@ (8000be8 <SystemClock_Config+0xcc>)
 8000b4c:	f023 0301 	bic.w	r3, r3, #1
 8000b50:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8000b52:	4b25      	ldr	r3, [pc, #148]	@ (8000be8 <SystemClock_Config+0xcc>)
 8000b54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000b56:	f003 0301 	and.w	r3, r3, #1
 8000b5a:	603b      	str	r3, [r7, #0]
 8000b5c:	4b23      	ldr	r3, [pc, #140]	@ (8000bec <SystemClock_Config+0xd0>)
 8000b5e:	699b      	ldr	r3, [r3, #24]
 8000b60:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000b64:	4a21      	ldr	r2, [pc, #132]	@ (8000bec <SystemClock_Config+0xd0>)
 8000b66:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000b6a:	6193      	str	r3, [r2, #24]
 8000b6c:	4b1f      	ldr	r3, [pc, #124]	@ (8000bec <SystemClock_Config+0xd0>)
 8000b6e:	699b      	ldr	r3, [r3, #24]
 8000b70:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000b74:	603b      	str	r3, [r7, #0]
 8000b76:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000b78:	bf00      	nop
 8000b7a:	4b1c      	ldr	r3, [pc, #112]	@ (8000bec <SystemClock_Config+0xd0>)
 8000b7c:	699b      	ldr	r3, [r3, #24]
 8000b7e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000b82:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000b86:	d1f8      	bne.n	8000b7a <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000b88:	2302      	movs	r3, #2
 8000b8a:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8000b8c:	2301      	movs	r3, #1
 8000b8e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000b90:	2340      	movs	r3, #64	@ 0x40
 8000b92:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000b94:	2300      	movs	r3, #0
 8000b96:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b98:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b9c:	4618      	mov	r0, r3
 8000b9e:	f001 fc75 	bl	800248c <HAL_RCC_OscConfig>
 8000ba2:	4603      	mov	r3, r0
 8000ba4:	2b00      	cmp	r3, #0
 8000ba6:	d001      	beq.n	8000bac <SystemClock_Config+0x90>
  {
    Error_Handler();
 8000ba8:	f000 f902 	bl	8000db0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000bac:	233f      	movs	r3, #63	@ 0x3f
 8000bae:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000bb0:	2300      	movs	r3, #0
 8000bb2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000bb4:	2300      	movs	r3, #0
 8000bb6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8000bb8:	2300      	movs	r3, #0
 8000bba:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 8000bbc:	2300      	movs	r3, #0
 8000bbe:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000bc0:	2340      	movs	r3, #64	@ 0x40
 8000bc2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 8000bc4:	2300      	movs	r3, #0
 8000bc6:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 8000bc8:	2300      	movs	r3, #0
 8000bca:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000bcc:	1d3b      	adds	r3, r7, #4
 8000bce:	2101      	movs	r1, #1
 8000bd0:	4618      	mov	r0, r3
 8000bd2:	f002 f8b5 	bl	8002d40 <HAL_RCC_ClockConfig>
 8000bd6:	4603      	mov	r3, r0
 8000bd8:	2b00      	cmp	r3, #0
 8000bda:	d001      	beq.n	8000be0 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8000bdc:	f000 f8e8 	bl	8000db0 <Error_Handler>
  }
}
 8000be0:	bf00      	nop
 8000be2:	3770      	adds	r7, #112	@ 0x70
 8000be4:	46bd      	mov	sp, r7
 8000be6:	bd80      	pop	{r7, pc}
 8000be8:	58000400 	.word	0x58000400
 8000bec:	58024800 	.word	0x58024800

08000bf0 <MX_TIM14_Init>:
  * @brief TIM14 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM14_Init(void)
{
 8000bf0:	b580      	push	{r7, lr}
 8000bf2:	af00      	add	r7, sp, #0
  /* USER CODE END TIM14_Init 0 */

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 8000bf4:	4b0e      	ldr	r3, [pc, #56]	@ (8000c30 <MX_TIM14_Init+0x40>)
 8000bf6:	4a0f      	ldr	r2, [pc, #60]	@ (8000c34 <MX_TIM14_Init+0x44>)
 8000bf8:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 64;
 8000bfa:	4b0d      	ldr	r3, [pc, #52]	@ (8000c30 <MX_TIM14_Init+0x40>)
 8000bfc:	2240      	movs	r2, #64	@ 0x40
 8000bfe:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c00:	4b0b      	ldr	r3, [pc, #44]	@ (8000c30 <MX_TIM14_Init+0x40>)
 8000c02:	2200      	movs	r2, #0
 8000c04:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 1000;
 8000c06:	4b0a      	ldr	r3, [pc, #40]	@ (8000c30 <MX_TIM14_Init+0x40>)
 8000c08:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000c0c:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000c0e:	4b08      	ldr	r3, [pc, #32]	@ (8000c30 <MX_TIM14_Init+0x40>)
 8000c10:	2200      	movs	r2, #0
 8000c12:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000c14:	4b06      	ldr	r3, [pc, #24]	@ (8000c30 <MX_TIM14_Init+0x40>)
 8000c16:	2200      	movs	r2, #0
 8000c18:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8000c1a:	4805      	ldr	r0, [pc, #20]	@ (8000c30 <MX_TIM14_Init+0x40>)
 8000c1c:	f004 fa48 	bl	80050b0 <HAL_TIM_Base_Init>
 8000c20:	4603      	mov	r3, r0
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	d001      	beq.n	8000c2a <MX_TIM14_Init+0x3a>
  {
    Error_Handler();
 8000c26:	f000 f8c3 	bl	8000db0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */

}
 8000c2a:	bf00      	nop
 8000c2c:	bd80      	pop	{r7, pc}
 8000c2e:	bf00      	nop
 8000c30:	240001a4 	.word	0x240001a4
 8000c34:	40002000 	.word	0x40002000

08000c38 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000c38:	b580      	push	{r7, lr}
 8000c3a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000c3c:	4b22      	ldr	r3, [pc, #136]	@ (8000cc8 <MX_USART2_UART_Init+0x90>)
 8000c3e:	4a23      	ldr	r2, [pc, #140]	@ (8000ccc <MX_USART2_UART_Init+0x94>)
 8000c40:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000c42:	4b21      	ldr	r3, [pc, #132]	@ (8000cc8 <MX_USART2_UART_Init+0x90>)
 8000c44:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000c48:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000c4a:	4b1f      	ldr	r3, [pc, #124]	@ (8000cc8 <MX_USART2_UART_Init+0x90>)
 8000c4c:	2200      	movs	r2, #0
 8000c4e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000c50:	4b1d      	ldr	r3, [pc, #116]	@ (8000cc8 <MX_USART2_UART_Init+0x90>)
 8000c52:	2200      	movs	r2, #0
 8000c54:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000c56:	4b1c      	ldr	r3, [pc, #112]	@ (8000cc8 <MX_USART2_UART_Init+0x90>)
 8000c58:	2200      	movs	r2, #0
 8000c5a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000c5c:	4b1a      	ldr	r3, [pc, #104]	@ (8000cc8 <MX_USART2_UART_Init+0x90>)
 8000c5e:	220c      	movs	r2, #12
 8000c60:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000c62:	4b19      	ldr	r3, [pc, #100]	@ (8000cc8 <MX_USART2_UART_Init+0x90>)
 8000c64:	2200      	movs	r2, #0
 8000c66:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000c68:	4b17      	ldr	r3, [pc, #92]	@ (8000cc8 <MX_USART2_UART_Init+0x90>)
 8000c6a:	2200      	movs	r2, #0
 8000c6c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000c6e:	4b16      	ldr	r3, [pc, #88]	@ (8000cc8 <MX_USART2_UART_Init+0x90>)
 8000c70:	2200      	movs	r2, #0
 8000c72:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000c74:	4b14      	ldr	r3, [pc, #80]	@ (8000cc8 <MX_USART2_UART_Init+0x90>)
 8000c76:	2200      	movs	r2, #0
 8000c78:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000c7a:	4b13      	ldr	r3, [pc, #76]	@ (8000cc8 <MX_USART2_UART_Init+0x90>)
 8000c7c:	2200      	movs	r2, #0
 8000c7e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000c80:	4811      	ldr	r0, [pc, #68]	@ (8000cc8 <MX_USART2_UART_Init+0x90>)
 8000c82:	f004 fcd3 	bl	800562c <HAL_UART_Init>
 8000c86:	4603      	mov	r3, r0
 8000c88:	2b00      	cmp	r3, #0
 8000c8a:	d001      	beq.n	8000c90 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8000c8c:	f000 f890 	bl	8000db0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000c90:	2100      	movs	r1, #0
 8000c92:	480d      	ldr	r0, [pc, #52]	@ (8000cc8 <MX_USART2_UART_Init+0x90>)
 8000c94:	f007 f849 	bl	8007d2a <HAL_UARTEx_SetTxFifoThreshold>
 8000c98:	4603      	mov	r3, r0
 8000c9a:	2b00      	cmp	r3, #0
 8000c9c:	d001      	beq.n	8000ca2 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8000c9e:	f000 f887 	bl	8000db0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000ca2:	2100      	movs	r1, #0
 8000ca4:	4808      	ldr	r0, [pc, #32]	@ (8000cc8 <MX_USART2_UART_Init+0x90>)
 8000ca6:	f007 f87e 	bl	8007da6 <HAL_UARTEx_SetRxFifoThreshold>
 8000caa:	4603      	mov	r3, r0
 8000cac:	2b00      	cmp	r3, #0
 8000cae:	d001      	beq.n	8000cb4 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8000cb0:	f000 f87e 	bl	8000db0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8000cb4:	4804      	ldr	r0, [pc, #16]	@ (8000cc8 <MX_USART2_UART_Init+0x90>)
 8000cb6:	f006 ffff 	bl	8007cb8 <HAL_UARTEx_DisableFifoMode>
 8000cba:	4603      	mov	r3, r0
 8000cbc:	2b00      	cmp	r3, #0
 8000cbe:	d001      	beq.n	8000cc4 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8000cc0:	f000 f876 	bl	8000db0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000cc4:	bf00      	nop
 8000cc6:	bd80      	pop	{r7, pc}
 8000cc8:	240001f0 	.word	0x240001f0
 8000ccc:	40004400 	.word	0x40004400

08000cd0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000cd0:	b580      	push	{r7, lr}
 8000cd2:	b088      	sub	sp, #32
 8000cd4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cd6:	f107 030c 	add.w	r3, r7, #12
 8000cda:	2200      	movs	r2, #0
 8000cdc:	601a      	str	r2, [r3, #0]
 8000cde:	605a      	str	r2, [r3, #4]
 8000ce0:	609a      	str	r2, [r3, #8]
 8000ce2:	60da      	str	r2, [r3, #12]
 8000ce4:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ce6:	4b1a      	ldr	r3, [pc, #104]	@ (8000d50 <MX_GPIO_Init+0x80>)
 8000ce8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000cec:	4a18      	ldr	r2, [pc, #96]	@ (8000d50 <MX_GPIO_Init+0x80>)
 8000cee:	f043 0301 	orr.w	r3, r3, #1
 8000cf2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000cf6:	4b16      	ldr	r3, [pc, #88]	@ (8000d50 <MX_GPIO_Init+0x80>)
 8000cf8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000cfc:	f003 0301 	and.w	r3, r3, #1
 8000d00:	60bb      	str	r3, [r7, #8]
 8000d02:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000d04:	4b12      	ldr	r3, [pc, #72]	@ (8000d50 <MX_GPIO_Init+0x80>)
 8000d06:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d0a:	4a11      	ldr	r2, [pc, #68]	@ (8000d50 <MX_GPIO_Init+0x80>)
 8000d0c:	f043 0308 	orr.w	r3, r3, #8
 8000d10:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000d14:	4b0e      	ldr	r3, [pc, #56]	@ (8000d50 <MX_GPIO_Init+0x80>)
 8000d16:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d1a:	f003 0308 	and.w	r3, r3, #8
 8000d1e:	607b      	str	r3, [r7, #4]
 8000d20:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, EC_RST_Pin|EC_PWR_Pin, GPIO_PIN_RESET);
 8000d22:	2200      	movs	r2, #0
 8000d24:	2103      	movs	r1, #3
 8000d26:	480b      	ldr	r0, [pc, #44]	@ (8000d54 <MX_GPIO_Init+0x84>)
 8000d28:	f001 fb5c 	bl	80023e4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : EC_RST_Pin EC_PWR_Pin */
  GPIO_InitStruct.Pin = EC_RST_Pin|EC_PWR_Pin;
 8000d2c:	2303      	movs	r3, #3
 8000d2e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d30:	2301      	movs	r3, #1
 8000d32:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000d34:	2302      	movs	r3, #2
 8000d36:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d38:	2300      	movs	r3, #0
 8000d3a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000d3c:	f107 030c 	add.w	r3, r7, #12
 8000d40:	4619      	mov	r1, r3
 8000d42:	4804      	ldr	r0, [pc, #16]	@ (8000d54 <MX_GPIO_Init+0x84>)
 8000d44:	f001 f99e 	bl	8002084 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000d48:	bf00      	nop
 8000d4a:	3720      	adds	r7, #32
 8000d4c:	46bd      	mov	sp, r7
 8000d4e:	bd80      	pop	{r7, pc}
 8000d50:	58024400 	.word	0x58024400
 8000d54:	58020c00 	.word	0x58020c00

08000d58 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8000d58:	b580      	push	{r7, lr}
 8000d5a:	b084      	sub	sp, #16
 8000d5c:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8000d5e:	463b      	mov	r3, r7
 8000d60:	2200      	movs	r2, #0
 8000d62:	601a      	str	r2, [r3, #0]
 8000d64:	605a      	str	r2, [r3, #4]
 8000d66:	609a      	str	r2, [r3, #8]
 8000d68:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8000d6a:	f000 fbaf 	bl	80014cc <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8000d6e:	2301      	movs	r3, #1
 8000d70:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8000d72:	2300      	movs	r3, #0
 8000d74:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8000d76:	2300      	movs	r3, #0
 8000d78:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8000d7a:	231f      	movs	r3, #31
 8000d7c:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8000d7e:	2387      	movs	r3, #135	@ 0x87
 8000d80:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8000d82:	2300      	movs	r3, #0
 8000d84:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8000d86:	2300      	movs	r3, #0
 8000d88:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8000d8a:	2301      	movs	r3, #1
 8000d8c:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8000d8e:	2301      	movs	r3, #1
 8000d90:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8000d92:	2300      	movs	r3, #0
 8000d94:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8000d96:	2300      	movs	r3, #0
 8000d98:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000d9a:	463b      	mov	r3, r7
 8000d9c:	4618      	mov	r0, r3
 8000d9e:	f000 fbcd 	bl	800153c <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8000da2:	2004      	movs	r0, #4
 8000da4:	f000 fbaa 	bl	80014fc <HAL_MPU_Enable>

}
 8000da8:	bf00      	nop
 8000daa:	3710      	adds	r7, #16
 8000dac:	46bd      	mov	sp, r7
 8000dae:	bd80      	pop	{r7, pc}

08000db0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000db0:	b480      	push	{r7}
 8000db2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000db4:	b672      	cpsid	i
}
 8000db6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000db8:	bf00      	nop
 8000dba:	e7fd      	b.n	8000db8 <Error_Handler+0x8>

08000dbc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000dbc:	b480      	push	{r7}
 8000dbe:	b083      	sub	sp, #12
 8000dc0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000dc2:	4b0a      	ldr	r3, [pc, #40]	@ (8000dec <HAL_MspInit+0x30>)
 8000dc4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000dc8:	4a08      	ldr	r2, [pc, #32]	@ (8000dec <HAL_MspInit+0x30>)
 8000dca:	f043 0302 	orr.w	r3, r3, #2
 8000dce:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8000dd2:	4b06      	ldr	r3, [pc, #24]	@ (8000dec <HAL_MspInit+0x30>)
 8000dd4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000dd8:	f003 0302 	and.w	r3, r3, #2
 8000ddc:	607b      	str	r3, [r7, #4]
 8000dde:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000de0:	bf00      	nop
 8000de2:	370c      	adds	r7, #12
 8000de4:	46bd      	mov	sp, r7
 8000de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dea:	4770      	bx	lr
 8000dec:	58024400 	.word	0x58024400

08000df0 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000df0:	b580      	push	{r7, lr}
 8000df2:	b084      	sub	sp, #16
 8000df4:	af00      	add	r7, sp, #0
 8000df6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM14)
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	681b      	ldr	r3, [r3, #0]
 8000dfc:	4a0e      	ldr	r2, [pc, #56]	@ (8000e38 <HAL_TIM_Base_MspInit+0x48>)
 8000dfe:	4293      	cmp	r3, r2
 8000e00:	d116      	bne.n	8000e30 <HAL_TIM_Base_MspInit+0x40>
  {
    /* USER CODE BEGIN TIM14_MspInit 0 */

    /* USER CODE END TIM14_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM14_CLK_ENABLE();
 8000e02:	4b0e      	ldr	r3, [pc, #56]	@ (8000e3c <HAL_TIM_Base_MspInit+0x4c>)
 8000e04:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000e08:	4a0c      	ldr	r2, [pc, #48]	@ (8000e3c <HAL_TIM_Base_MspInit+0x4c>)
 8000e0a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000e0e:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8000e12:	4b0a      	ldr	r3, [pc, #40]	@ (8000e3c <HAL_TIM_Base_MspInit+0x4c>)
 8000e14:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000e18:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000e1c:	60fb      	str	r3, [r7, #12]
 8000e1e:	68fb      	ldr	r3, [r7, #12]
    /* TIM14 interrupt Init */
    HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, 0, 0);
 8000e20:	2200      	movs	r2, #0
 8000e22:	2100      	movs	r1, #0
 8000e24:	202d      	movs	r0, #45	@ 0x2d
 8000e26:	f000 fb1c 	bl	8001462 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 8000e2a:	202d      	movs	r0, #45	@ 0x2d
 8000e2c:	f000 fb33 	bl	8001496 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM14_MspInit 1 */

  }

}
 8000e30:	bf00      	nop
 8000e32:	3710      	adds	r7, #16
 8000e34:	46bd      	mov	sp, r7
 8000e36:	bd80      	pop	{r7, pc}
 8000e38:	40002000 	.word	0x40002000
 8000e3c:	58024400 	.word	0x58024400

08000e40 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000e40:	b580      	push	{r7, lr}
 8000e42:	b0ba      	sub	sp, #232	@ 0xe8
 8000e44:	af00      	add	r7, sp, #0
 8000e46:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e48:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000e4c:	2200      	movs	r2, #0
 8000e4e:	601a      	str	r2, [r3, #0]
 8000e50:	605a      	str	r2, [r3, #4]
 8000e52:	609a      	str	r2, [r3, #8]
 8000e54:	60da      	str	r2, [r3, #12]
 8000e56:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000e58:	f107 0310 	add.w	r3, r7, #16
 8000e5c:	22c0      	movs	r2, #192	@ 0xc0
 8000e5e:	2100      	movs	r1, #0
 8000e60:	4618      	mov	r0, r3
 8000e62:	f007 f82d 	bl	8007ec0 <memset>
  if(huart->Instance==USART2)
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	681b      	ldr	r3, [r3, #0]
 8000e6a:	4a2a      	ldr	r2, [pc, #168]	@ (8000f14 <HAL_UART_MspInit+0xd4>)
 8000e6c:	4293      	cmp	r3, r2
 8000e6e:	d14d      	bne.n	8000f0c <HAL_UART_MspInit+0xcc>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000e70:	f04f 0202 	mov.w	r2, #2
 8000e74:	f04f 0300 	mov.w	r3, #0
 8000e78:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8000e7c:	2300      	movs	r3, #0
 8000e7e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000e82:	f107 0310 	add.w	r3, r7, #16
 8000e86:	4618      	mov	r0, r3
 8000e88:	f002 fae6 	bl	8003458 <HAL_RCCEx_PeriphCLKConfig>
 8000e8c:	4603      	mov	r3, r0
 8000e8e:	2b00      	cmp	r3, #0
 8000e90:	d001      	beq.n	8000e96 <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8000e92:	f7ff ff8d 	bl	8000db0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000e96:	4b20      	ldr	r3, [pc, #128]	@ (8000f18 <HAL_UART_MspInit+0xd8>)
 8000e98:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000e9c:	4a1e      	ldr	r2, [pc, #120]	@ (8000f18 <HAL_UART_MspInit+0xd8>)
 8000e9e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000ea2:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8000ea6:	4b1c      	ldr	r3, [pc, #112]	@ (8000f18 <HAL_UART_MspInit+0xd8>)
 8000ea8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000eac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000eb0:	60fb      	str	r3, [r7, #12]
 8000eb2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000eb4:	4b18      	ldr	r3, [pc, #96]	@ (8000f18 <HAL_UART_MspInit+0xd8>)
 8000eb6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000eba:	4a17      	ldr	r2, [pc, #92]	@ (8000f18 <HAL_UART_MspInit+0xd8>)
 8000ebc:	f043 0301 	orr.w	r3, r3, #1
 8000ec0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000ec4:	4b14      	ldr	r3, [pc, #80]	@ (8000f18 <HAL_UART_MspInit+0xd8>)
 8000ec6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000eca:	f003 0301 	and.w	r3, r3, #1
 8000ece:	60bb      	str	r3, [r7, #8]
 8000ed0:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = EC_TX_Pin|EC_RX_Pin;
 8000ed2:	230c      	movs	r3, #12
 8000ed4:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ed8:	2302      	movs	r3, #2
 8000eda:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ede:	2300      	movs	r3, #0
 8000ee0:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ee4:	2300      	movs	r3, #0
 8000ee6:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000eea:	2307      	movs	r3, #7
 8000eec:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ef0:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000ef4:	4619      	mov	r1, r3
 8000ef6:	4809      	ldr	r0, [pc, #36]	@ (8000f1c <HAL_UART_MspInit+0xdc>)
 8000ef8:	f001 f8c4 	bl	8002084 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8000efc:	2200      	movs	r2, #0
 8000efe:	2100      	movs	r1, #0
 8000f00:	2026      	movs	r0, #38	@ 0x26
 8000f02:	f000 faae 	bl	8001462 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000f06:	2026      	movs	r0, #38	@ 0x26
 8000f08:	f000 fac5 	bl	8001496 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8000f0c:	bf00      	nop
 8000f0e:	37e8      	adds	r7, #232	@ 0xe8
 8000f10:	46bd      	mov	sp, r7
 8000f12:	bd80      	pop	{r7, pc}
 8000f14:	40004400 	.word	0x40004400
 8000f18:	58024400 	.word	0x58024400
 8000f1c:	58020000 	.word	0x58020000

08000f20 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000f20:	b480      	push	{r7}
 8000f22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000f24:	bf00      	nop
 8000f26:	e7fd      	b.n	8000f24 <NMI_Handler+0x4>

08000f28 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f28:	b480      	push	{r7}
 8000f2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f2c:	bf00      	nop
 8000f2e:	e7fd      	b.n	8000f2c <HardFault_Handler+0x4>

08000f30 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000f30:	b480      	push	{r7}
 8000f32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000f34:	bf00      	nop
 8000f36:	e7fd      	b.n	8000f34 <MemManage_Handler+0x4>

08000f38 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000f38:	b480      	push	{r7}
 8000f3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000f3c:	bf00      	nop
 8000f3e:	e7fd      	b.n	8000f3c <BusFault_Handler+0x4>

08000f40 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000f40:	b480      	push	{r7}
 8000f42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000f44:	bf00      	nop
 8000f46:	e7fd      	b.n	8000f44 <UsageFault_Handler+0x4>

08000f48 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000f48:	b480      	push	{r7}
 8000f4a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000f4c:	bf00      	nop
 8000f4e:	46bd      	mov	sp, r7
 8000f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f54:	4770      	bx	lr

08000f56 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000f56:	b480      	push	{r7}
 8000f58:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000f5a:	bf00      	nop
 8000f5c:	46bd      	mov	sp, r7
 8000f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f62:	4770      	bx	lr

08000f64 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000f64:	b480      	push	{r7}
 8000f66:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000f68:	bf00      	nop
 8000f6a:	46bd      	mov	sp, r7
 8000f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f70:	4770      	bx	lr

08000f72 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000f72:	b580      	push	{r7, lr}
 8000f74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000f76:	f000 f96d 	bl	8001254 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000f7a:	bf00      	nop
 8000f7c:	bd80      	pop	{r7, pc}
	...

08000f80 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000f80:	b580      	push	{r7, lr}
 8000f82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000f84:	4802      	ldr	r0, [pc, #8]	@ (8000f90 <USART2_IRQHandler+0x10>)
 8000f86:	f004 fc7b 	bl	8005880 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000f8a:	bf00      	nop
 8000f8c:	bd80      	pop	{r7, pc}
 8000f8e:	bf00      	nop
 8000f90:	240001f0 	.word	0x240001f0

08000f94 <TIM8_TRG_COM_TIM14_IRQHandler>:

/**
  * @brief This function handles TIM8 trigger and commutation interrupts and TIM14 global interrupt.
  */
void TIM8_TRG_COM_TIM14_IRQHandler(void)
{
 8000f94:	b580      	push	{r7, lr}
 8000f96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 0 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 8000f98:	4802      	ldr	r0, [pc, #8]	@ (8000fa4 <TIM8_TRG_COM_TIM14_IRQHandler+0x10>)
 8000f9a:	f004 f959 	bl	8005250 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 1 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 1 */
}
 8000f9e:	bf00      	nop
 8000fa0:	bd80      	pop	{r7, pc}
 8000fa2:	bf00      	nop
 8000fa4:	240001a4 	.word	0x240001a4

08000fa8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000fa8:	b480      	push	{r7}
 8000faa:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000fac:	4b43      	ldr	r3, [pc, #268]	@ (80010bc <SystemInit+0x114>)
 8000fae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000fb2:	4a42      	ldr	r2, [pc, #264]	@ (80010bc <SystemInit+0x114>)
 8000fb4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000fb8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000fbc:	4b40      	ldr	r3, [pc, #256]	@ (80010c0 <SystemInit+0x118>)
 8000fbe:	681b      	ldr	r3, [r3, #0]
 8000fc0:	f003 030f 	and.w	r3, r3, #15
 8000fc4:	2b06      	cmp	r3, #6
 8000fc6:	d807      	bhi.n	8000fd8 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000fc8:	4b3d      	ldr	r3, [pc, #244]	@ (80010c0 <SystemInit+0x118>)
 8000fca:	681b      	ldr	r3, [r3, #0]
 8000fcc:	f023 030f 	bic.w	r3, r3, #15
 8000fd0:	4a3b      	ldr	r2, [pc, #236]	@ (80010c0 <SystemInit+0x118>)
 8000fd2:	f043 0307 	orr.w	r3, r3, #7
 8000fd6:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000fd8:	4b3a      	ldr	r3, [pc, #232]	@ (80010c4 <SystemInit+0x11c>)
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	4a39      	ldr	r2, [pc, #228]	@ (80010c4 <SystemInit+0x11c>)
 8000fde:	f043 0301 	orr.w	r3, r3, #1
 8000fe2:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000fe4:	4b37      	ldr	r3, [pc, #220]	@ (80010c4 <SystemInit+0x11c>)
 8000fe6:	2200      	movs	r2, #0
 8000fe8:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8000fea:	4b36      	ldr	r3, [pc, #216]	@ (80010c4 <SystemInit+0x11c>)
 8000fec:	681a      	ldr	r2, [r3, #0]
 8000fee:	4935      	ldr	r1, [pc, #212]	@ (80010c4 <SystemInit+0x11c>)
 8000ff0:	4b35      	ldr	r3, [pc, #212]	@ (80010c8 <SystemInit+0x120>)
 8000ff2:	4013      	ands	r3, r2
 8000ff4:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000ff6:	4b32      	ldr	r3, [pc, #200]	@ (80010c0 <SystemInit+0x118>)
 8000ff8:	681b      	ldr	r3, [r3, #0]
 8000ffa:	f003 0308 	and.w	r3, r3, #8
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	d007      	beq.n	8001012 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001002:	4b2f      	ldr	r3, [pc, #188]	@ (80010c0 <SystemInit+0x118>)
 8001004:	681b      	ldr	r3, [r3, #0]
 8001006:	f023 030f 	bic.w	r3, r3, #15
 800100a:	4a2d      	ldr	r2, [pc, #180]	@ (80010c0 <SystemInit+0x118>)
 800100c:	f043 0307 	orr.w	r3, r3, #7
 8001010:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8001012:	4b2c      	ldr	r3, [pc, #176]	@ (80010c4 <SystemInit+0x11c>)
 8001014:	2200      	movs	r2, #0
 8001016:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8001018:	4b2a      	ldr	r3, [pc, #168]	@ (80010c4 <SystemInit+0x11c>)
 800101a:	2200      	movs	r2, #0
 800101c:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800101e:	4b29      	ldr	r3, [pc, #164]	@ (80010c4 <SystemInit+0x11c>)
 8001020:	2200      	movs	r2, #0
 8001022:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8001024:	4b27      	ldr	r3, [pc, #156]	@ (80010c4 <SystemInit+0x11c>)
 8001026:	4a29      	ldr	r2, [pc, #164]	@ (80010cc <SystemInit+0x124>)
 8001028:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800102a:	4b26      	ldr	r3, [pc, #152]	@ (80010c4 <SystemInit+0x11c>)
 800102c:	4a28      	ldr	r2, [pc, #160]	@ (80010d0 <SystemInit+0x128>)
 800102e:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8001030:	4b24      	ldr	r3, [pc, #144]	@ (80010c4 <SystemInit+0x11c>)
 8001032:	4a28      	ldr	r2, [pc, #160]	@ (80010d4 <SystemInit+0x12c>)
 8001034:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8001036:	4b23      	ldr	r3, [pc, #140]	@ (80010c4 <SystemInit+0x11c>)
 8001038:	2200      	movs	r2, #0
 800103a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 800103c:	4b21      	ldr	r3, [pc, #132]	@ (80010c4 <SystemInit+0x11c>)
 800103e:	4a25      	ldr	r2, [pc, #148]	@ (80010d4 <SystemInit+0x12c>)
 8001040:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8001042:	4b20      	ldr	r3, [pc, #128]	@ (80010c4 <SystemInit+0x11c>)
 8001044:	2200      	movs	r2, #0
 8001046:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8001048:	4b1e      	ldr	r3, [pc, #120]	@ (80010c4 <SystemInit+0x11c>)
 800104a:	4a22      	ldr	r2, [pc, #136]	@ (80010d4 <SystemInit+0x12c>)
 800104c:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800104e:	4b1d      	ldr	r3, [pc, #116]	@ (80010c4 <SystemInit+0x11c>)
 8001050:	2200      	movs	r2, #0
 8001052:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001054:	4b1b      	ldr	r3, [pc, #108]	@ (80010c4 <SystemInit+0x11c>)
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	4a1a      	ldr	r2, [pc, #104]	@ (80010c4 <SystemInit+0x11c>)
 800105a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800105e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8001060:	4b18      	ldr	r3, [pc, #96]	@ (80010c4 <SystemInit+0x11c>)
 8001062:	2200      	movs	r2, #0
 8001064:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8001066:	4b1c      	ldr	r3, [pc, #112]	@ (80010d8 <SystemInit+0x130>)
 8001068:	681a      	ldr	r2, [r3, #0]
 800106a:	4b1c      	ldr	r3, [pc, #112]	@ (80010dc <SystemInit+0x134>)
 800106c:	4013      	ands	r3, r2
 800106e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001072:	d202      	bcs.n	800107a <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8001074:	4b1a      	ldr	r3, [pc, #104]	@ (80010e0 <SystemInit+0x138>)
 8001076:	2201      	movs	r2, #1
 8001078:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 800107a:	4b12      	ldr	r3, [pc, #72]	@ (80010c4 <SystemInit+0x11c>)
 800107c:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001080:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001084:	2b00      	cmp	r3, #0
 8001086:	d113      	bne.n	80010b0 <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8001088:	4b0e      	ldr	r3, [pc, #56]	@ (80010c4 <SystemInit+0x11c>)
 800108a:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800108e:	4a0d      	ldr	r2, [pc, #52]	@ (80010c4 <SystemInit+0x11c>)
 8001090:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001094:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8001098:	4b12      	ldr	r3, [pc, #72]	@ (80010e4 <SystemInit+0x13c>)
 800109a:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 800109e:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80010a0:	4b08      	ldr	r3, [pc, #32]	@ (80010c4 <SystemInit+0x11c>)
 80010a2:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80010a6:	4a07      	ldr	r2, [pc, #28]	@ (80010c4 <SystemInit+0x11c>)
 80010a8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80010ac:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 80010b0:	bf00      	nop
 80010b2:	46bd      	mov	sp, r7
 80010b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b8:	4770      	bx	lr
 80010ba:	bf00      	nop
 80010bc:	e000ed00 	.word	0xe000ed00
 80010c0:	52002000 	.word	0x52002000
 80010c4:	58024400 	.word	0x58024400
 80010c8:	eaf6ed7f 	.word	0xeaf6ed7f
 80010cc:	02020200 	.word	0x02020200
 80010d0:	01ff0000 	.word	0x01ff0000
 80010d4:	01010280 	.word	0x01010280
 80010d8:	5c001000 	.word	0x5c001000
 80010dc:	ffff0000 	.word	0xffff0000
 80010e0:	51008108 	.word	0x51008108
 80010e4:	52004000 	.word	0x52004000

080010e8 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 80010e8:	b480      	push	{r7}
 80010ea:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 80010ec:	4b09      	ldr	r3, [pc, #36]	@ (8001114 <ExitRun0Mode+0x2c>)
 80010ee:	68db      	ldr	r3, [r3, #12]
 80010f0:	4a08      	ldr	r2, [pc, #32]	@ (8001114 <ExitRun0Mode+0x2c>)
 80010f2:	f043 0302 	orr.w	r3, r3, #2
 80010f6:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 80010f8:	bf00      	nop
 80010fa:	4b06      	ldr	r3, [pc, #24]	@ (8001114 <ExitRun0Mode+0x2c>)
 80010fc:	685b      	ldr	r3, [r3, #4]
 80010fe:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001102:	2b00      	cmp	r3, #0
 8001104:	d0f9      	beq.n	80010fa <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8001106:	bf00      	nop
 8001108:	bf00      	nop
 800110a:	46bd      	mov	sp, r7
 800110c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001110:	4770      	bx	lr
 8001112:	bf00      	nop
 8001114:	58024800 	.word	0x58024800

08001118 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8001118:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8001154 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 800111c:	f7ff ffe4 	bl	80010e8 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001120:	f7ff ff42 	bl	8000fa8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001124:	480c      	ldr	r0, [pc, #48]	@ (8001158 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001126:	490d      	ldr	r1, [pc, #52]	@ (800115c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001128:	4a0d      	ldr	r2, [pc, #52]	@ (8001160 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800112a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800112c:	e002      	b.n	8001134 <LoopCopyDataInit>

0800112e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800112e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001130:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001132:	3304      	adds	r3, #4

08001134 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001134:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001136:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001138:	d3f9      	bcc.n	800112e <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800113a:	4a0a      	ldr	r2, [pc, #40]	@ (8001164 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800113c:	4c0a      	ldr	r4, [pc, #40]	@ (8001168 <LoopFillZerobss+0x22>)
  movs r3, #0
 800113e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001140:	e001      	b.n	8001146 <LoopFillZerobss>

08001142 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001142:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001144:	3204      	adds	r2, #4

08001146 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001146:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001148:	d3fb      	bcc.n	8001142 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800114a:	f006 fed7 	bl	8007efc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800114e:	f7ff fcc7 	bl	8000ae0 <main>
  bx  lr
 8001152:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001154:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8001158:	24000000 	.word	0x24000000
  ldr r1, =_edata
 800115c:	24000048 	.word	0x24000048
  ldr r2, =_sidata
 8001160:	0800803c 	.word	0x0800803c
  ldr r2, =_sbss
 8001164:	24000048 	.word	0x24000048
  ldr r4, =_ebss
 8001168:	2400028c 	.word	0x2400028c

0800116c <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800116c:	e7fe      	b.n	800116c <ADC3_IRQHandler>
	...

08001170 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001170:	b580      	push	{r7, lr}
 8001172:	b082      	sub	sp, #8
 8001174:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001176:	2003      	movs	r0, #3
 8001178:	f000 f968 	bl	800144c <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800117c:	f001 ff96 	bl	80030ac <HAL_RCC_GetSysClockFreq>
 8001180:	4602      	mov	r2, r0
 8001182:	4b15      	ldr	r3, [pc, #84]	@ (80011d8 <HAL_Init+0x68>)
 8001184:	699b      	ldr	r3, [r3, #24]
 8001186:	0a1b      	lsrs	r3, r3, #8
 8001188:	f003 030f 	and.w	r3, r3, #15
 800118c:	4913      	ldr	r1, [pc, #76]	@ (80011dc <HAL_Init+0x6c>)
 800118e:	5ccb      	ldrb	r3, [r1, r3]
 8001190:	f003 031f 	and.w	r3, r3, #31
 8001194:	fa22 f303 	lsr.w	r3, r2, r3
 8001198:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800119a:	4b0f      	ldr	r3, [pc, #60]	@ (80011d8 <HAL_Init+0x68>)
 800119c:	699b      	ldr	r3, [r3, #24]
 800119e:	f003 030f 	and.w	r3, r3, #15
 80011a2:	4a0e      	ldr	r2, [pc, #56]	@ (80011dc <HAL_Init+0x6c>)
 80011a4:	5cd3      	ldrb	r3, [r2, r3]
 80011a6:	f003 031f 	and.w	r3, r3, #31
 80011aa:	687a      	ldr	r2, [r7, #4]
 80011ac:	fa22 f303 	lsr.w	r3, r2, r3
 80011b0:	4a0b      	ldr	r2, [pc, #44]	@ (80011e0 <HAL_Init+0x70>)
 80011b2:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80011b4:	4a0b      	ldr	r2, [pc, #44]	@ (80011e4 <HAL_Init+0x74>)
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80011ba:	200f      	movs	r0, #15
 80011bc:	f000 f814 	bl	80011e8 <HAL_InitTick>
 80011c0:	4603      	mov	r3, r0
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	d001      	beq.n	80011ca <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 80011c6:	2301      	movs	r3, #1
 80011c8:	e002      	b.n	80011d0 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80011ca:	f7ff fdf7 	bl	8000dbc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80011ce:	2300      	movs	r3, #0
}
 80011d0:	4618      	mov	r0, r3
 80011d2:	3708      	adds	r7, #8
 80011d4:	46bd      	mov	sp, r7
 80011d6:	bd80      	pop	{r7, pc}
 80011d8:	58024400 	.word	0x58024400
 80011dc:	08007ff4 	.word	0x08007ff4
 80011e0:	2400003c 	.word	0x2400003c
 80011e4:	24000038 	.word	0x24000038

080011e8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80011e8:	b580      	push	{r7, lr}
 80011ea:	b082      	sub	sp, #8
 80011ec:	af00      	add	r7, sp, #0
 80011ee:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 80011f0:	4b15      	ldr	r3, [pc, #84]	@ (8001248 <HAL_InitTick+0x60>)
 80011f2:	781b      	ldrb	r3, [r3, #0]
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	d101      	bne.n	80011fc <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 80011f8:	2301      	movs	r3, #1
 80011fa:	e021      	b.n	8001240 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 80011fc:	4b13      	ldr	r3, [pc, #76]	@ (800124c <HAL_InitTick+0x64>)
 80011fe:	681a      	ldr	r2, [r3, #0]
 8001200:	4b11      	ldr	r3, [pc, #68]	@ (8001248 <HAL_InitTick+0x60>)
 8001202:	781b      	ldrb	r3, [r3, #0]
 8001204:	4619      	mov	r1, r3
 8001206:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800120a:	fbb3 f3f1 	udiv	r3, r3, r1
 800120e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001212:	4618      	mov	r0, r3
 8001214:	f000 f94d 	bl	80014b2 <HAL_SYSTICK_Config>
 8001218:	4603      	mov	r3, r0
 800121a:	2b00      	cmp	r3, #0
 800121c:	d001      	beq.n	8001222 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 800121e:	2301      	movs	r3, #1
 8001220:	e00e      	b.n	8001240 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	2b0f      	cmp	r3, #15
 8001226:	d80a      	bhi.n	800123e <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001228:	2200      	movs	r2, #0
 800122a:	6879      	ldr	r1, [r7, #4]
 800122c:	f04f 30ff 	mov.w	r0, #4294967295
 8001230:	f000 f917 	bl	8001462 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001234:	4a06      	ldr	r2, [pc, #24]	@ (8001250 <HAL_InitTick+0x68>)
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800123a:	2300      	movs	r3, #0
 800123c:	e000      	b.n	8001240 <HAL_InitTick+0x58>
    return HAL_ERROR;
 800123e:	2301      	movs	r3, #1
}
 8001240:	4618      	mov	r0, r3
 8001242:	3708      	adds	r7, #8
 8001244:	46bd      	mov	sp, r7
 8001246:	bd80      	pop	{r7, pc}
 8001248:	24000044 	.word	0x24000044
 800124c:	24000038 	.word	0x24000038
 8001250:	24000040 	.word	0x24000040

08001254 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001254:	b480      	push	{r7}
 8001256:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001258:	4b06      	ldr	r3, [pc, #24]	@ (8001274 <HAL_IncTick+0x20>)
 800125a:	781b      	ldrb	r3, [r3, #0]
 800125c:	461a      	mov	r2, r3
 800125e:	4b06      	ldr	r3, [pc, #24]	@ (8001278 <HAL_IncTick+0x24>)
 8001260:	681b      	ldr	r3, [r3, #0]
 8001262:	4413      	add	r3, r2
 8001264:	4a04      	ldr	r2, [pc, #16]	@ (8001278 <HAL_IncTick+0x24>)
 8001266:	6013      	str	r3, [r2, #0]
}
 8001268:	bf00      	nop
 800126a:	46bd      	mov	sp, r7
 800126c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001270:	4770      	bx	lr
 8001272:	bf00      	nop
 8001274:	24000044 	.word	0x24000044
 8001278:	24000288 	.word	0x24000288

0800127c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800127c:	b480      	push	{r7}
 800127e:	af00      	add	r7, sp, #0
  return uwTick;
 8001280:	4b03      	ldr	r3, [pc, #12]	@ (8001290 <HAL_GetTick+0x14>)
 8001282:	681b      	ldr	r3, [r3, #0]
}
 8001284:	4618      	mov	r0, r3
 8001286:	46bd      	mov	sp, r7
 8001288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800128c:	4770      	bx	lr
 800128e:	bf00      	nop
 8001290:	24000288 	.word	0x24000288

08001294 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8001294:	b480      	push	{r7}
 8001296:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8001298:	4b03      	ldr	r3, [pc, #12]	@ (80012a8 <HAL_GetREVID+0x14>)
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	0c1b      	lsrs	r3, r3, #16
}
 800129e:	4618      	mov	r0, r3
 80012a0:	46bd      	mov	sp, r7
 80012a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a6:	4770      	bx	lr
 80012a8:	5c001000 	.word	0x5c001000

080012ac <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80012ac:	b480      	push	{r7}
 80012ae:	b085      	sub	sp, #20
 80012b0:	af00      	add	r7, sp, #0
 80012b2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	f003 0307 	and.w	r3, r3, #7
 80012ba:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80012bc:	4b0b      	ldr	r3, [pc, #44]	@ (80012ec <__NVIC_SetPriorityGrouping+0x40>)
 80012be:	68db      	ldr	r3, [r3, #12]
 80012c0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80012c2:	68ba      	ldr	r2, [r7, #8]
 80012c4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80012c8:	4013      	ands	r3, r2
 80012ca:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80012cc:	68fb      	ldr	r3, [r7, #12]
 80012ce:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80012d0:	68bb      	ldr	r3, [r7, #8]
 80012d2:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80012d4:	4b06      	ldr	r3, [pc, #24]	@ (80012f0 <__NVIC_SetPriorityGrouping+0x44>)
 80012d6:	4313      	orrs	r3, r2
 80012d8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80012da:	4a04      	ldr	r2, [pc, #16]	@ (80012ec <__NVIC_SetPriorityGrouping+0x40>)
 80012dc:	68bb      	ldr	r3, [r7, #8]
 80012de:	60d3      	str	r3, [r2, #12]
}
 80012e0:	bf00      	nop
 80012e2:	3714      	adds	r7, #20
 80012e4:	46bd      	mov	sp, r7
 80012e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ea:	4770      	bx	lr
 80012ec:	e000ed00 	.word	0xe000ed00
 80012f0:	05fa0000 	.word	0x05fa0000

080012f4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80012f4:	b480      	push	{r7}
 80012f6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80012f8:	4b04      	ldr	r3, [pc, #16]	@ (800130c <__NVIC_GetPriorityGrouping+0x18>)
 80012fa:	68db      	ldr	r3, [r3, #12]
 80012fc:	0a1b      	lsrs	r3, r3, #8
 80012fe:	f003 0307 	and.w	r3, r3, #7
}
 8001302:	4618      	mov	r0, r3
 8001304:	46bd      	mov	sp, r7
 8001306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800130a:	4770      	bx	lr
 800130c:	e000ed00 	.word	0xe000ed00

08001310 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001310:	b480      	push	{r7}
 8001312:	b083      	sub	sp, #12
 8001314:	af00      	add	r7, sp, #0
 8001316:	4603      	mov	r3, r0
 8001318:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800131a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800131e:	2b00      	cmp	r3, #0
 8001320:	db0b      	blt.n	800133a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001322:	88fb      	ldrh	r3, [r7, #6]
 8001324:	f003 021f 	and.w	r2, r3, #31
 8001328:	4907      	ldr	r1, [pc, #28]	@ (8001348 <__NVIC_EnableIRQ+0x38>)
 800132a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800132e:	095b      	lsrs	r3, r3, #5
 8001330:	2001      	movs	r0, #1
 8001332:	fa00 f202 	lsl.w	r2, r0, r2
 8001336:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800133a:	bf00      	nop
 800133c:	370c      	adds	r7, #12
 800133e:	46bd      	mov	sp, r7
 8001340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001344:	4770      	bx	lr
 8001346:	bf00      	nop
 8001348:	e000e100 	.word	0xe000e100

0800134c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800134c:	b480      	push	{r7}
 800134e:	b083      	sub	sp, #12
 8001350:	af00      	add	r7, sp, #0
 8001352:	4603      	mov	r3, r0
 8001354:	6039      	str	r1, [r7, #0]
 8001356:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001358:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800135c:	2b00      	cmp	r3, #0
 800135e:	db0a      	blt.n	8001376 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001360:	683b      	ldr	r3, [r7, #0]
 8001362:	b2da      	uxtb	r2, r3
 8001364:	490c      	ldr	r1, [pc, #48]	@ (8001398 <__NVIC_SetPriority+0x4c>)
 8001366:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800136a:	0112      	lsls	r2, r2, #4
 800136c:	b2d2      	uxtb	r2, r2
 800136e:	440b      	add	r3, r1
 8001370:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001374:	e00a      	b.n	800138c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001376:	683b      	ldr	r3, [r7, #0]
 8001378:	b2da      	uxtb	r2, r3
 800137a:	4908      	ldr	r1, [pc, #32]	@ (800139c <__NVIC_SetPriority+0x50>)
 800137c:	88fb      	ldrh	r3, [r7, #6]
 800137e:	f003 030f 	and.w	r3, r3, #15
 8001382:	3b04      	subs	r3, #4
 8001384:	0112      	lsls	r2, r2, #4
 8001386:	b2d2      	uxtb	r2, r2
 8001388:	440b      	add	r3, r1
 800138a:	761a      	strb	r2, [r3, #24]
}
 800138c:	bf00      	nop
 800138e:	370c      	adds	r7, #12
 8001390:	46bd      	mov	sp, r7
 8001392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001396:	4770      	bx	lr
 8001398:	e000e100 	.word	0xe000e100
 800139c:	e000ed00 	.word	0xe000ed00

080013a0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80013a0:	b480      	push	{r7}
 80013a2:	b089      	sub	sp, #36	@ 0x24
 80013a4:	af00      	add	r7, sp, #0
 80013a6:	60f8      	str	r0, [r7, #12]
 80013a8:	60b9      	str	r1, [r7, #8]
 80013aa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80013ac:	68fb      	ldr	r3, [r7, #12]
 80013ae:	f003 0307 	and.w	r3, r3, #7
 80013b2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80013b4:	69fb      	ldr	r3, [r7, #28]
 80013b6:	f1c3 0307 	rsb	r3, r3, #7
 80013ba:	2b04      	cmp	r3, #4
 80013bc:	bf28      	it	cs
 80013be:	2304      	movcs	r3, #4
 80013c0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80013c2:	69fb      	ldr	r3, [r7, #28]
 80013c4:	3304      	adds	r3, #4
 80013c6:	2b06      	cmp	r3, #6
 80013c8:	d902      	bls.n	80013d0 <NVIC_EncodePriority+0x30>
 80013ca:	69fb      	ldr	r3, [r7, #28]
 80013cc:	3b03      	subs	r3, #3
 80013ce:	e000      	b.n	80013d2 <NVIC_EncodePriority+0x32>
 80013d0:	2300      	movs	r3, #0
 80013d2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80013d4:	f04f 32ff 	mov.w	r2, #4294967295
 80013d8:	69bb      	ldr	r3, [r7, #24]
 80013da:	fa02 f303 	lsl.w	r3, r2, r3
 80013de:	43da      	mvns	r2, r3
 80013e0:	68bb      	ldr	r3, [r7, #8]
 80013e2:	401a      	ands	r2, r3
 80013e4:	697b      	ldr	r3, [r7, #20]
 80013e6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80013e8:	f04f 31ff 	mov.w	r1, #4294967295
 80013ec:	697b      	ldr	r3, [r7, #20]
 80013ee:	fa01 f303 	lsl.w	r3, r1, r3
 80013f2:	43d9      	mvns	r1, r3
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80013f8:	4313      	orrs	r3, r2
         );
}
 80013fa:	4618      	mov	r0, r3
 80013fc:	3724      	adds	r7, #36	@ 0x24
 80013fe:	46bd      	mov	sp, r7
 8001400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001404:	4770      	bx	lr
	...

08001408 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001408:	b580      	push	{r7, lr}
 800140a:	b082      	sub	sp, #8
 800140c:	af00      	add	r7, sp, #0
 800140e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	3b01      	subs	r3, #1
 8001414:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001418:	d301      	bcc.n	800141e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800141a:	2301      	movs	r3, #1
 800141c:	e00f      	b.n	800143e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800141e:	4a0a      	ldr	r2, [pc, #40]	@ (8001448 <SysTick_Config+0x40>)
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	3b01      	subs	r3, #1
 8001424:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001426:	210f      	movs	r1, #15
 8001428:	f04f 30ff 	mov.w	r0, #4294967295
 800142c:	f7ff ff8e 	bl	800134c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001430:	4b05      	ldr	r3, [pc, #20]	@ (8001448 <SysTick_Config+0x40>)
 8001432:	2200      	movs	r2, #0
 8001434:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001436:	4b04      	ldr	r3, [pc, #16]	@ (8001448 <SysTick_Config+0x40>)
 8001438:	2207      	movs	r2, #7
 800143a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800143c:	2300      	movs	r3, #0
}
 800143e:	4618      	mov	r0, r3
 8001440:	3708      	adds	r7, #8
 8001442:	46bd      	mov	sp, r7
 8001444:	bd80      	pop	{r7, pc}
 8001446:	bf00      	nop
 8001448:	e000e010 	.word	0xe000e010

0800144c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800144c:	b580      	push	{r7, lr}
 800144e:	b082      	sub	sp, #8
 8001450:	af00      	add	r7, sp, #0
 8001452:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001454:	6878      	ldr	r0, [r7, #4]
 8001456:	f7ff ff29 	bl	80012ac <__NVIC_SetPriorityGrouping>
}
 800145a:	bf00      	nop
 800145c:	3708      	adds	r7, #8
 800145e:	46bd      	mov	sp, r7
 8001460:	bd80      	pop	{r7, pc}

08001462 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001462:	b580      	push	{r7, lr}
 8001464:	b086      	sub	sp, #24
 8001466:	af00      	add	r7, sp, #0
 8001468:	4603      	mov	r3, r0
 800146a:	60b9      	str	r1, [r7, #8]
 800146c:	607a      	str	r2, [r7, #4]
 800146e:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001470:	f7ff ff40 	bl	80012f4 <__NVIC_GetPriorityGrouping>
 8001474:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001476:	687a      	ldr	r2, [r7, #4]
 8001478:	68b9      	ldr	r1, [r7, #8]
 800147a:	6978      	ldr	r0, [r7, #20]
 800147c:	f7ff ff90 	bl	80013a0 <NVIC_EncodePriority>
 8001480:	4602      	mov	r2, r0
 8001482:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001486:	4611      	mov	r1, r2
 8001488:	4618      	mov	r0, r3
 800148a:	f7ff ff5f 	bl	800134c <__NVIC_SetPriority>
}
 800148e:	bf00      	nop
 8001490:	3718      	adds	r7, #24
 8001492:	46bd      	mov	sp, r7
 8001494:	bd80      	pop	{r7, pc}

08001496 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001496:	b580      	push	{r7, lr}
 8001498:	b082      	sub	sp, #8
 800149a:	af00      	add	r7, sp, #0
 800149c:	4603      	mov	r3, r0
 800149e:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80014a0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80014a4:	4618      	mov	r0, r3
 80014a6:	f7ff ff33 	bl	8001310 <__NVIC_EnableIRQ>
}
 80014aa:	bf00      	nop
 80014ac:	3708      	adds	r7, #8
 80014ae:	46bd      	mov	sp, r7
 80014b0:	bd80      	pop	{r7, pc}

080014b2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80014b2:	b580      	push	{r7, lr}
 80014b4:	b082      	sub	sp, #8
 80014b6:	af00      	add	r7, sp, #0
 80014b8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80014ba:	6878      	ldr	r0, [r7, #4]
 80014bc:	f7ff ffa4 	bl	8001408 <SysTick_Config>
 80014c0:	4603      	mov	r3, r0
}
 80014c2:	4618      	mov	r0, r3
 80014c4:	3708      	adds	r7, #8
 80014c6:	46bd      	mov	sp, r7
 80014c8:	bd80      	pop	{r7, pc}
	...

080014cc <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 80014cc:	b480      	push	{r7}
 80014ce:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 80014d0:	f3bf 8f5f 	dmb	sy
}
 80014d4:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 80014d6:	4b07      	ldr	r3, [pc, #28]	@ (80014f4 <HAL_MPU_Disable+0x28>)
 80014d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80014da:	4a06      	ldr	r2, [pc, #24]	@ (80014f4 <HAL_MPU_Disable+0x28>)
 80014dc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80014e0:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 80014e2:	4b05      	ldr	r3, [pc, #20]	@ (80014f8 <HAL_MPU_Disable+0x2c>)
 80014e4:	2200      	movs	r2, #0
 80014e6:	605a      	str	r2, [r3, #4]
}
 80014e8:	bf00      	nop
 80014ea:	46bd      	mov	sp, r7
 80014ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f0:	4770      	bx	lr
 80014f2:	bf00      	nop
 80014f4:	e000ed00 	.word	0xe000ed00
 80014f8:	e000ed90 	.word	0xe000ed90

080014fc <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 80014fc:	b480      	push	{r7}
 80014fe:	b083      	sub	sp, #12
 8001500:	af00      	add	r7, sp, #0
 8001502:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8001504:	4a0b      	ldr	r2, [pc, #44]	@ (8001534 <HAL_MPU_Enable+0x38>)
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	f043 0301 	orr.w	r3, r3, #1
 800150c:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 800150e:	4b0a      	ldr	r3, [pc, #40]	@ (8001538 <HAL_MPU_Enable+0x3c>)
 8001510:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001512:	4a09      	ldr	r2, [pc, #36]	@ (8001538 <HAL_MPU_Enable+0x3c>)
 8001514:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001518:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 800151a:	f3bf 8f4f 	dsb	sy
}
 800151e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001520:	f3bf 8f6f 	isb	sy
}
 8001524:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8001526:	bf00      	nop
 8001528:	370c      	adds	r7, #12
 800152a:	46bd      	mov	sp, r7
 800152c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001530:	4770      	bx	lr
 8001532:	bf00      	nop
 8001534:	e000ed90 	.word	0xe000ed90
 8001538:	e000ed00 	.word	0xe000ed00

0800153c <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 800153c:	b480      	push	{r7}
 800153e:	b083      	sub	sp, #12
 8001540:	af00      	add	r7, sp, #0
 8001542:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	785a      	ldrb	r2, [r3, #1]
 8001548:	4b1b      	ldr	r3, [pc, #108]	@ (80015b8 <HAL_MPU_ConfigRegion+0x7c>)
 800154a:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 800154c:	4b1a      	ldr	r3, [pc, #104]	@ (80015b8 <HAL_MPU_ConfigRegion+0x7c>)
 800154e:	691b      	ldr	r3, [r3, #16]
 8001550:	4a19      	ldr	r2, [pc, #100]	@ (80015b8 <HAL_MPU_ConfigRegion+0x7c>)
 8001552:	f023 0301 	bic.w	r3, r3, #1
 8001556:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8001558:	4a17      	ldr	r2, [pc, #92]	@ (80015b8 <HAL_MPU_ConfigRegion+0x7c>)
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	685b      	ldr	r3, [r3, #4]
 800155e:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	7b1b      	ldrb	r3, [r3, #12]
 8001564:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	7adb      	ldrb	r3, [r3, #11]
 800156a:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800156c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	7a9b      	ldrb	r3, [r3, #10]
 8001572:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001574:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	7b5b      	ldrb	r3, [r3, #13]
 800157a:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 800157c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	7b9b      	ldrb	r3, [r3, #14]
 8001582:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8001584:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	7bdb      	ldrb	r3, [r3, #15]
 800158a:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 800158c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	7a5b      	ldrb	r3, [r3, #9]
 8001592:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8001594:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	7a1b      	ldrb	r3, [r3, #8]
 800159a:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 800159c:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 800159e:	687a      	ldr	r2, [r7, #4]
 80015a0:	7812      	ldrb	r2, [r2, #0]
 80015a2:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80015a4:	4a04      	ldr	r2, [pc, #16]	@ (80015b8 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80015a6:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80015a8:	6113      	str	r3, [r2, #16]
}
 80015aa:	bf00      	nop
 80015ac:	370c      	adds	r7, #12
 80015ae:	46bd      	mov	sp, r7
 80015b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b4:	4770      	bx	lr
 80015b6:	bf00      	nop
 80015b8:	e000ed90 	.word	0xe000ed90

080015bc <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80015bc:	b580      	push	{r7, lr}
 80015be:	b086      	sub	sp, #24
 80015c0:	af00      	add	r7, sp, #0
 80015c2:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 80015c4:	f7ff fe5a 	bl	800127c <HAL_GetTick>
 80015c8:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d101      	bne.n	80015d4 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 80015d0:	2301      	movs	r3, #1
 80015d2:	e2dc      	b.n	8001b8e <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80015da:	b2db      	uxtb	r3, r3
 80015dc:	2b02      	cmp	r3, #2
 80015de:	d008      	beq.n	80015f2 <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	2280      	movs	r2, #128	@ 0x80
 80015e4:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	2200      	movs	r2, #0
 80015ea:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 80015ee:	2301      	movs	r3, #1
 80015f0:	e2cd      	b.n	8001b8e <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	4a76      	ldr	r2, [pc, #472]	@ (80017d0 <HAL_DMA_Abort+0x214>)
 80015f8:	4293      	cmp	r3, r2
 80015fa:	d04a      	beq.n	8001692 <HAL_DMA_Abort+0xd6>
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	4a74      	ldr	r2, [pc, #464]	@ (80017d4 <HAL_DMA_Abort+0x218>)
 8001602:	4293      	cmp	r3, r2
 8001604:	d045      	beq.n	8001692 <HAL_DMA_Abort+0xd6>
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	4a73      	ldr	r2, [pc, #460]	@ (80017d8 <HAL_DMA_Abort+0x21c>)
 800160c:	4293      	cmp	r3, r2
 800160e:	d040      	beq.n	8001692 <HAL_DMA_Abort+0xd6>
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	4a71      	ldr	r2, [pc, #452]	@ (80017dc <HAL_DMA_Abort+0x220>)
 8001616:	4293      	cmp	r3, r2
 8001618:	d03b      	beq.n	8001692 <HAL_DMA_Abort+0xd6>
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	4a70      	ldr	r2, [pc, #448]	@ (80017e0 <HAL_DMA_Abort+0x224>)
 8001620:	4293      	cmp	r3, r2
 8001622:	d036      	beq.n	8001692 <HAL_DMA_Abort+0xd6>
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	4a6e      	ldr	r2, [pc, #440]	@ (80017e4 <HAL_DMA_Abort+0x228>)
 800162a:	4293      	cmp	r3, r2
 800162c:	d031      	beq.n	8001692 <HAL_DMA_Abort+0xd6>
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	4a6d      	ldr	r2, [pc, #436]	@ (80017e8 <HAL_DMA_Abort+0x22c>)
 8001634:	4293      	cmp	r3, r2
 8001636:	d02c      	beq.n	8001692 <HAL_DMA_Abort+0xd6>
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	4a6b      	ldr	r2, [pc, #428]	@ (80017ec <HAL_DMA_Abort+0x230>)
 800163e:	4293      	cmp	r3, r2
 8001640:	d027      	beq.n	8001692 <HAL_DMA_Abort+0xd6>
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	4a6a      	ldr	r2, [pc, #424]	@ (80017f0 <HAL_DMA_Abort+0x234>)
 8001648:	4293      	cmp	r3, r2
 800164a:	d022      	beq.n	8001692 <HAL_DMA_Abort+0xd6>
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	4a68      	ldr	r2, [pc, #416]	@ (80017f4 <HAL_DMA_Abort+0x238>)
 8001652:	4293      	cmp	r3, r2
 8001654:	d01d      	beq.n	8001692 <HAL_DMA_Abort+0xd6>
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	4a67      	ldr	r2, [pc, #412]	@ (80017f8 <HAL_DMA_Abort+0x23c>)
 800165c:	4293      	cmp	r3, r2
 800165e:	d018      	beq.n	8001692 <HAL_DMA_Abort+0xd6>
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	4a65      	ldr	r2, [pc, #404]	@ (80017fc <HAL_DMA_Abort+0x240>)
 8001666:	4293      	cmp	r3, r2
 8001668:	d013      	beq.n	8001692 <HAL_DMA_Abort+0xd6>
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	4a64      	ldr	r2, [pc, #400]	@ (8001800 <HAL_DMA_Abort+0x244>)
 8001670:	4293      	cmp	r3, r2
 8001672:	d00e      	beq.n	8001692 <HAL_DMA_Abort+0xd6>
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	4a62      	ldr	r2, [pc, #392]	@ (8001804 <HAL_DMA_Abort+0x248>)
 800167a:	4293      	cmp	r3, r2
 800167c:	d009      	beq.n	8001692 <HAL_DMA_Abort+0xd6>
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	4a61      	ldr	r2, [pc, #388]	@ (8001808 <HAL_DMA_Abort+0x24c>)
 8001684:	4293      	cmp	r3, r2
 8001686:	d004      	beq.n	8001692 <HAL_DMA_Abort+0xd6>
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	4a5f      	ldr	r2, [pc, #380]	@ (800180c <HAL_DMA_Abort+0x250>)
 800168e:	4293      	cmp	r3, r2
 8001690:	d101      	bne.n	8001696 <HAL_DMA_Abort+0xda>
 8001692:	2301      	movs	r3, #1
 8001694:	e000      	b.n	8001698 <HAL_DMA_Abort+0xdc>
 8001696:	2300      	movs	r3, #0
 8001698:	2b00      	cmp	r3, #0
 800169a:	d013      	beq.n	80016c4 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	681a      	ldr	r2, [r3, #0]
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	f022 021e 	bic.w	r2, r2, #30
 80016aa:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	695a      	ldr	r2, [r3, #20]
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80016ba:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	617b      	str	r3, [r7, #20]
 80016c2:	e00a      	b.n	80016da <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	681a      	ldr	r2, [r3, #0]
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	f022 020e 	bic.w	r2, r2, #14
 80016d2:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	4a3c      	ldr	r2, [pc, #240]	@ (80017d0 <HAL_DMA_Abort+0x214>)
 80016e0:	4293      	cmp	r3, r2
 80016e2:	d072      	beq.n	80017ca <HAL_DMA_Abort+0x20e>
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	4a3a      	ldr	r2, [pc, #232]	@ (80017d4 <HAL_DMA_Abort+0x218>)
 80016ea:	4293      	cmp	r3, r2
 80016ec:	d06d      	beq.n	80017ca <HAL_DMA_Abort+0x20e>
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	4a39      	ldr	r2, [pc, #228]	@ (80017d8 <HAL_DMA_Abort+0x21c>)
 80016f4:	4293      	cmp	r3, r2
 80016f6:	d068      	beq.n	80017ca <HAL_DMA_Abort+0x20e>
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	4a37      	ldr	r2, [pc, #220]	@ (80017dc <HAL_DMA_Abort+0x220>)
 80016fe:	4293      	cmp	r3, r2
 8001700:	d063      	beq.n	80017ca <HAL_DMA_Abort+0x20e>
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	4a36      	ldr	r2, [pc, #216]	@ (80017e0 <HAL_DMA_Abort+0x224>)
 8001708:	4293      	cmp	r3, r2
 800170a:	d05e      	beq.n	80017ca <HAL_DMA_Abort+0x20e>
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	4a34      	ldr	r2, [pc, #208]	@ (80017e4 <HAL_DMA_Abort+0x228>)
 8001712:	4293      	cmp	r3, r2
 8001714:	d059      	beq.n	80017ca <HAL_DMA_Abort+0x20e>
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	4a33      	ldr	r2, [pc, #204]	@ (80017e8 <HAL_DMA_Abort+0x22c>)
 800171c:	4293      	cmp	r3, r2
 800171e:	d054      	beq.n	80017ca <HAL_DMA_Abort+0x20e>
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	4a31      	ldr	r2, [pc, #196]	@ (80017ec <HAL_DMA_Abort+0x230>)
 8001726:	4293      	cmp	r3, r2
 8001728:	d04f      	beq.n	80017ca <HAL_DMA_Abort+0x20e>
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	4a30      	ldr	r2, [pc, #192]	@ (80017f0 <HAL_DMA_Abort+0x234>)
 8001730:	4293      	cmp	r3, r2
 8001732:	d04a      	beq.n	80017ca <HAL_DMA_Abort+0x20e>
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	4a2e      	ldr	r2, [pc, #184]	@ (80017f4 <HAL_DMA_Abort+0x238>)
 800173a:	4293      	cmp	r3, r2
 800173c:	d045      	beq.n	80017ca <HAL_DMA_Abort+0x20e>
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	4a2d      	ldr	r2, [pc, #180]	@ (80017f8 <HAL_DMA_Abort+0x23c>)
 8001744:	4293      	cmp	r3, r2
 8001746:	d040      	beq.n	80017ca <HAL_DMA_Abort+0x20e>
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	4a2b      	ldr	r2, [pc, #172]	@ (80017fc <HAL_DMA_Abort+0x240>)
 800174e:	4293      	cmp	r3, r2
 8001750:	d03b      	beq.n	80017ca <HAL_DMA_Abort+0x20e>
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	4a2a      	ldr	r2, [pc, #168]	@ (8001800 <HAL_DMA_Abort+0x244>)
 8001758:	4293      	cmp	r3, r2
 800175a:	d036      	beq.n	80017ca <HAL_DMA_Abort+0x20e>
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	4a28      	ldr	r2, [pc, #160]	@ (8001804 <HAL_DMA_Abort+0x248>)
 8001762:	4293      	cmp	r3, r2
 8001764:	d031      	beq.n	80017ca <HAL_DMA_Abort+0x20e>
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	4a27      	ldr	r2, [pc, #156]	@ (8001808 <HAL_DMA_Abort+0x24c>)
 800176c:	4293      	cmp	r3, r2
 800176e:	d02c      	beq.n	80017ca <HAL_DMA_Abort+0x20e>
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	4a25      	ldr	r2, [pc, #148]	@ (800180c <HAL_DMA_Abort+0x250>)
 8001776:	4293      	cmp	r3, r2
 8001778:	d027      	beq.n	80017ca <HAL_DMA_Abort+0x20e>
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	4a24      	ldr	r2, [pc, #144]	@ (8001810 <HAL_DMA_Abort+0x254>)
 8001780:	4293      	cmp	r3, r2
 8001782:	d022      	beq.n	80017ca <HAL_DMA_Abort+0x20e>
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	4a22      	ldr	r2, [pc, #136]	@ (8001814 <HAL_DMA_Abort+0x258>)
 800178a:	4293      	cmp	r3, r2
 800178c:	d01d      	beq.n	80017ca <HAL_DMA_Abort+0x20e>
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	4a21      	ldr	r2, [pc, #132]	@ (8001818 <HAL_DMA_Abort+0x25c>)
 8001794:	4293      	cmp	r3, r2
 8001796:	d018      	beq.n	80017ca <HAL_DMA_Abort+0x20e>
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	4a1f      	ldr	r2, [pc, #124]	@ (800181c <HAL_DMA_Abort+0x260>)
 800179e:	4293      	cmp	r3, r2
 80017a0:	d013      	beq.n	80017ca <HAL_DMA_Abort+0x20e>
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	4a1e      	ldr	r2, [pc, #120]	@ (8001820 <HAL_DMA_Abort+0x264>)
 80017a8:	4293      	cmp	r3, r2
 80017aa:	d00e      	beq.n	80017ca <HAL_DMA_Abort+0x20e>
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	4a1c      	ldr	r2, [pc, #112]	@ (8001824 <HAL_DMA_Abort+0x268>)
 80017b2:	4293      	cmp	r3, r2
 80017b4:	d009      	beq.n	80017ca <HAL_DMA_Abort+0x20e>
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	4a1b      	ldr	r2, [pc, #108]	@ (8001828 <HAL_DMA_Abort+0x26c>)
 80017bc:	4293      	cmp	r3, r2
 80017be:	d004      	beq.n	80017ca <HAL_DMA_Abort+0x20e>
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	4a19      	ldr	r2, [pc, #100]	@ (800182c <HAL_DMA_Abort+0x270>)
 80017c6:	4293      	cmp	r3, r2
 80017c8:	d132      	bne.n	8001830 <HAL_DMA_Abort+0x274>
 80017ca:	2301      	movs	r3, #1
 80017cc:	e031      	b.n	8001832 <HAL_DMA_Abort+0x276>
 80017ce:	bf00      	nop
 80017d0:	40020010 	.word	0x40020010
 80017d4:	40020028 	.word	0x40020028
 80017d8:	40020040 	.word	0x40020040
 80017dc:	40020058 	.word	0x40020058
 80017e0:	40020070 	.word	0x40020070
 80017e4:	40020088 	.word	0x40020088
 80017e8:	400200a0 	.word	0x400200a0
 80017ec:	400200b8 	.word	0x400200b8
 80017f0:	40020410 	.word	0x40020410
 80017f4:	40020428 	.word	0x40020428
 80017f8:	40020440 	.word	0x40020440
 80017fc:	40020458 	.word	0x40020458
 8001800:	40020470 	.word	0x40020470
 8001804:	40020488 	.word	0x40020488
 8001808:	400204a0 	.word	0x400204a0
 800180c:	400204b8 	.word	0x400204b8
 8001810:	58025408 	.word	0x58025408
 8001814:	5802541c 	.word	0x5802541c
 8001818:	58025430 	.word	0x58025430
 800181c:	58025444 	.word	0x58025444
 8001820:	58025458 	.word	0x58025458
 8001824:	5802546c 	.word	0x5802546c
 8001828:	58025480 	.word	0x58025480
 800182c:	58025494 	.word	0x58025494
 8001830:	2300      	movs	r3, #0
 8001832:	2b00      	cmp	r3, #0
 8001834:	d007      	beq.n	8001846 <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800183a:	681a      	ldr	r2, [r3, #0]
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001840:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001844:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	4a6d      	ldr	r2, [pc, #436]	@ (8001a00 <HAL_DMA_Abort+0x444>)
 800184c:	4293      	cmp	r3, r2
 800184e:	d04a      	beq.n	80018e6 <HAL_DMA_Abort+0x32a>
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	4a6b      	ldr	r2, [pc, #428]	@ (8001a04 <HAL_DMA_Abort+0x448>)
 8001856:	4293      	cmp	r3, r2
 8001858:	d045      	beq.n	80018e6 <HAL_DMA_Abort+0x32a>
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	4a6a      	ldr	r2, [pc, #424]	@ (8001a08 <HAL_DMA_Abort+0x44c>)
 8001860:	4293      	cmp	r3, r2
 8001862:	d040      	beq.n	80018e6 <HAL_DMA_Abort+0x32a>
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	4a68      	ldr	r2, [pc, #416]	@ (8001a0c <HAL_DMA_Abort+0x450>)
 800186a:	4293      	cmp	r3, r2
 800186c:	d03b      	beq.n	80018e6 <HAL_DMA_Abort+0x32a>
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	4a67      	ldr	r2, [pc, #412]	@ (8001a10 <HAL_DMA_Abort+0x454>)
 8001874:	4293      	cmp	r3, r2
 8001876:	d036      	beq.n	80018e6 <HAL_DMA_Abort+0x32a>
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	4a65      	ldr	r2, [pc, #404]	@ (8001a14 <HAL_DMA_Abort+0x458>)
 800187e:	4293      	cmp	r3, r2
 8001880:	d031      	beq.n	80018e6 <HAL_DMA_Abort+0x32a>
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	4a64      	ldr	r2, [pc, #400]	@ (8001a18 <HAL_DMA_Abort+0x45c>)
 8001888:	4293      	cmp	r3, r2
 800188a:	d02c      	beq.n	80018e6 <HAL_DMA_Abort+0x32a>
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	4a62      	ldr	r2, [pc, #392]	@ (8001a1c <HAL_DMA_Abort+0x460>)
 8001892:	4293      	cmp	r3, r2
 8001894:	d027      	beq.n	80018e6 <HAL_DMA_Abort+0x32a>
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	4a61      	ldr	r2, [pc, #388]	@ (8001a20 <HAL_DMA_Abort+0x464>)
 800189c:	4293      	cmp	r3, r2
 800189e:	d022      	beq.n	80018e6 <HAL_DMA_Abort+0x32a>
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	4a5f      	ldr	r2, [pc, #380]	@ (8001a24 <HAL_DMA_Abort+0x468>)
 80018a6:	4293      	cmp	r3, r2
 80018a8:	d01d      	beq.n	80018e6 <HAL_DMA_Abort+0x32a>
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	4a5e      	ldr	r2, [pc, #376]	@ (8001a28 <HAL_DMA_Abort+0x46c>)
 80018b0:	4293      	cmp	r3, r2
 80018b2:	d018      	beq.n	80018e6 <HAL_DMA_Abort+0x32a>
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	4a5c      	ldr	r2, [pc, #368]	@ (8001a2c <HAL_DMA_Abort+0x470>)
 80018ba:	4293      	cmp	r3, r2
 80018bc:	d013      	beq.n	80018e6 <HAL_DMA_Abort+0x32a>
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	4a5b      	ldr	r2, [pc, #364]	@ (8001a30 <HAL_DMA_Abort+0x474>)
 80018c4:	4293      	cmp	r3, r2
 80018c6:	d00e      	beq.n	80018e6 <HAL_DMA_Abort+0x32a>
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	4a59      	ldr	r2, [pc, #356]	@ (8001a34 <HAL_DMA_Abort+0x478>)
 80018ce:	4293      	cmp	r3, r2
 80018d0:	d009      	beq.n	80018e6 <HAL_DMA_Abort+0x32a>
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	4a58      	ldr	r2, [pc, #352]	@ (8001a38 <HAL_DMA_Abort+0x47c>)
 80018d8:	4293      	cmp	r3, r2
 80018da:	d004      	beq.n	80018e6 <HAL_DMA_Abort+0x32a>
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	4a56      	ldr	r2, [pc, #344]	@ (8001a3c <HAL_DMA_Abort+0x480>)
 80018e2:	4293      	cmp	r3, r2
 80018e4:	d108      	bne.n	80018f8 <HAL_DMA_Abort+0x33c>
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	681a      	ldr	r2, [r3, #0]
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	f022 0201 	bic.w	r2, r2, #1
 80018f4:	601a      	str	r2, [r3, #0]
 80018f6:	e007      	b.n	8001908 <HAL_DMA_Abort+0x34c>
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	681a      	ldr	r2, [r3, #0]
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	f022 0201 	bic.w	r2, r2, #1
 8001906:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8001908:	e013      	b.n	8001932 <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800190a:	f7ff fcb7 	bl	800127c <HAL_GetTick>
 800190e:	4602      	mov	r2, r0
 8001910:	693b      	ldr	r3, [r7, #16]
 8001912:	1ad3      	subs	r3, r2, r3
 8001914:	2b05      	cmp	r3, #5
 8001916:	d90c      	bls.n	8001932 <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	2220      	movs	r2, #32
 800191c:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	2203      	movs	r2, #3
 8001922:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	2200      	movs	r2, #0
 800192a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 800192e:	2301      	movs	r3, #1
 8001930:	e12d      	b.n	8001b8e <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8001932:	697b      	ldr	r3, [r7, #20]
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	f003 0301 	and.w	r3, r3, #1
 800193a:	2b00      	cmp	r3, #0
 800193c:	d1e5      	bne.n	800190a <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	4a2f      	ldr	r2, [pc, #188]	@ (8001a00 <HAL_DMA_Abort+0x444>)
 8001944:	4293      	cmp	r3, r2
 8001946:	d04a      	beq.n	80019de <HAL_DMA_Abort+0x422>
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	4a2d      	ldr	r2, [pc, #180]	@ (8001a04 <HAL_DMA_Abort+0x448>)
 800194e:	4293      	cmp	r3, r2
 8001950:	d045      	beq.n	80019de <HAL_DMA_Abort+0x422>
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	4a2c      	ldr	r2, [pc, #176]	@ (8001a08 <HAL_DMA_Abort+0x44c>)
 8001958:	4293      	cmp	r3, r2
 800195a:	d040      	beq.n	80019de <HAL_DMA_Abort+0x422>
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	4a2a      	ldr	r2, [pc, #168]	@ (8001a0c <HAL_DMA_Abort+0x450>)
 8001962:	4293      	cmp	r3, r2
 8001964:	d03b      	beq.n	80019de <HAL_DMA_Abort+0x422>
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	4a29      	ldr	r2, [pc, #164]	@ (8001a10 <HAL_DMA_Abort+0x454>)
 800196c:	4293      	cmp	r3, r2
 800196e:	d036      	beq.n	80019de <HAL_DMA_Abort+0x422>
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	4a27      	ldr	r2, [pc, #156]	@ (8001a14 <HAL_DMA_Abort+0x458>)
 8001976:	4293      	cmp	r3, r2
 8001978:	d031      	beq.n	80019de <HAL_DMA_Abort+0x422>
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	4a26      	ldr	r2, [pc, #152]	@ (8001a18 <HAL_DMA_Abort+0x45c>)
 8001980:	4293      	cmp	r3, r2
 8001982:	d02c      	beq.n	80019de <HAL_DMA_Abort+0x422>
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	4a24      	ldr	r2, [pc, #144]	@ (8001a1c <HAL_DMA_Abort+0x460>)
 800198a:	4293      	cmp	r3, r2
 800198c:	d027      	beq.n	80019de <HAL_DMA_Abort+0x422>
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	4a23      	ldr	r2, [pc, #140]	@ (8001a20 <HAL_DMA_Abort+0x464>)
 8001994:	4293      	cmp	r3, r2
 8001996:	d022      	beq.n	80019de <HAL_DMA_Abort+0x422>
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	4a21      	ldr	r2, [pc, #132]	@ (8001a24 <HAL_DMA_Abort+0x468>)
 800199e:	4293      	cmp	r3, r2
 80019a0:	d01d      	beq.n	80019de <HAL_DMA_Abort+0x422>
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	4a20      	ldr	r2, [pc, #128]	@ (8001a28 <HAL_DMA_Abort+0x46c>)
 80019a8:	4293      	cmp	r3, r2
 80019aa:	d018      	beq.n	80019de <HAL_DMA_Abort+0x422>
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	4a1e      	ldr	r2, [pc, #120]	@ (8001a2c <HAL_DMA_Abort+0x470>)
 80019b2:	4293      	cmp	r3, r2
 80019b4:	d013      	beq.n	80019de <HAL_DMA_Abort+0x422>
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	4a1d      	ldr	r2, [pc, #116]	@ (8001a30 <HAL_DMA_Abort+0x474>)
 80019bc:	4293      	cmp	r3, r2
 80019be:	d00e      	beq.n	80019de <HAL_DMA_Abort+0x422>
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	4a1b      	ldr	r2, [pc, #108]	@ (8001a34 <HAL_DMA_Abort+0x478>)
 80019c6:	4293      	cmp	r3, r2
 80019c8:	d009      	beq.n	80019de <HAL_DMA_Abort+0x422>
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	4a1a      	ldr	r2, [pc, #104]	@ (8001a38 <HAL_DMA_Abort+0x47c>)
 80019d0:	4293      	cmp	r3, r2
 80019d2:	d004      	beq.n	80019de <HAL_DMA_Abort+0x422>
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	4a18      	ldr	r2, [pc, #96]	@ (8001a3c <HAL_DMA_Abort+0x480>)
 80019da:	4293      	cmp	r3, r2
 80019dc:	d101      	bne.n	80019e2 <HAL_DMA_Abort+0x426>
 80019de:	2301      	movs	r3, #1
 80019e0:	e000      	b.n	80019e4 <HAL_DMA_Abort+0x428>
 80019e2:	2300      	movs	r3, #0
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	d02b      	beq.n	8001a40 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019ec:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80019f2:	f003 031f 	and.w	r3, r3, #31
 80019f6:	223f      	movs	r2, #63	@ 0x3f
 80019f8:	409a      	lsls	r2, r3
 80019fa:	68bb      	ldr	r3, [r7, #8]
 80019fc:	609a      	str	r2, [r3, #8]
 80019fe:	e02a      	b.n	8001a56 <HAL_DMA_Abort+0x49a>
 8001a00:	40020010 	.word	0x40020010
 8001a04:	40020028 	.word	0x40020028
 8001a08:	40020040 	.word	0x40020040
 8001a0c:	40020058 	.word	0x40020058
 8001a10:	40020070 	.word	0x40020070
 8001a14:	40020088 	.word	0x40020088
 8001a18:	400200a0 	.word	0x400200a0
 8001a1c:	400200b8 	.word	0x400200b8
 8001a20:	40020410 	.word	0x40020410
 8001a24:	40020428 	.word	0x40020428
 8001a28:	40020440 	.word	0x40020440
 8001a2c:	40020458 	.word	0x40020458
 8001a30:	40020470 	.word	0x40020470
 8001a34:	40020488 	.word	0x40020488
 8001a38:	400204a0 	.word	0x400204a0
 8001a3c:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a44:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001a4a:	f003 031f 	and.w	r3, r3, #31
 8001a4e:	2201      	movs	r2, #1
 8001a50:	409a      	lsls	r2, r3
 8001a52:	68fb      	ldr	r3, [r7, #12]
 8001a54:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	4a4f      	ldr	r2, [pc, #316]	@ (8001b98 <HAL_DMA_Abort+0x5dc>)
 8001a5c:	4293      	cmp	r3, r2
 8001a5e:	d072      	beq.n	8001b46 <HAL_DMA_Abort+0x58a>
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	4a4d      	ldr	r2, [pc, #308]	@ (8001b9c <HAL_DMA_Abort+0x5e0>)
 8001a66:	4293      	cmp	r3, r2
 8001a68:	d06d      	beq.n	8001b46 <HAL_DMA_Abort+0x58a>
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	4a4c      	ldr	r2, [pc, #304]	@ (8001ba0 <HAL_DMA_Abort+0x5e4>)
 8001a70:	4293      	cmp	r3, r2
 8001a72:	d068      	beq.n	8001b46 <HAL_DMA_Abort+0x58a>
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	4a4a      	ldr	r2, [pc, #296]	@ (8001ba4 <HAL_DMA_Abort+0x5e8>)
 8001a7a:	4293      	cmp	r3, r2
 8001a7c:	d063      	beq.n	8001b46 <HAL_DMA_Abort+0x58a>
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	4a49      	ldr	r2, [pc, #292]	@ (8001ba8 <HAL_DMA_Abort+0x5ec>)
 8001a84:	4293      	cmp	r3, r2
 8001a86:	d05e      	beq.n	8001b46 <HAL_DMA_Abort+0x58a>
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	4a47      	ldr	r2, [pc, #284]	@ (8001bac <HAL_DMA_Abort+0x5f0>)
 8001a8e:	4293      	cmp	r3, r2
 8001a90:	d059      	beq.n	8001b46 <HAL_DMA_Abort+0x58a>
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	4a46      	ldr	r2, [pc, #280]	@ (8001bb0 <HAL_DMA_Abort+0x5f4>)
 8001a98:	4293      	cmp	r3, r2
 8001a9a:	d054      	beq.n	8001b46 <HAL_DMA_Abort+0x58a>
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	4a44      	ldr	r2, [pc, #272]	@ (8001bb4 <HAL_DMA_Abort+0x5f8>)
 8001aa2:	4293      	cmp	r3, r2
 8001aa4:	d04f      	beq.n	8001b46 <HAL_DMA_Abort+0x58a>
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	4a43      	ldr	r2, [pc, #268]	@ (8001bb8 <HAL_DMA_Abort+0x5fc>)
 8001aac:	4293      	cmp	r3, r2
 8001aae:	d04a      	beq.n	8001b46 <HAL_DMA_Abort+0x58a>
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	4a41      	ldr	r2, [pc, #260]	@ (8001bbc <HAL_DMA_Abort+0x600>)
 8001ab6:	4293      	cmp	r3, r2
 8001ab8:	d045      	beq.n	8001b46 <HAL_DMA_Abort+0x58a>
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	4a40      	ldr	r2, [pc, #256]	@ (8001bc0 <HAL_DMA_Abort+0x604>)
 8001ac0:	4293      	cmp	r3, r2
 8001ac2:	d040      	beq.n	8001b46 <HAL_DMA_Abort+0x58a>
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	4a3e      	ldr	r2, [pc, #248]	@ (8001bc4 <HAL_DMA_Abort+0x608>)
 8001aca:	4293      	cmp	r3, r2
 8001acc:	d03b      	beq.n	8001b46 <HAL_DMA_Abort+0x58a>
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	4a3d      	ldr	r2, [pc, #244]	@ (8001bc8 <HAL_DMA_Abort+0x60c>)
 8001ad4:	4293      	cmp	r3, r2
 8001ad6:	d036      	beq.n	8001b46 <HAL_DMA_Abort+0x58a>
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	4a3b      	ldr	r2, [pc, #236]	@ (8001bcc <HAL_DMA_Abort+0x610>)
 8001ade:	4293      	cmp	r3, r2
 8001ae0:	d031      	beq.n	8001b46 <HAL_DMA_Abort+0x58a>
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	4a3a      	ldr	r2, [pc, #232]	@ (8001bd0 <HAL_DMA_Abort+0x614>)
 8001ae8:	4293      	cmp	r3, r2
 8001aea:	d02c      	beq.n	8001b46 <HAL_DMA_Abort+0x58a>
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	4a38      	ldr	r2, [pc, #224]	@ (8001bd4 <HAL_DMA_Abort+0x618>)
 8001af2:	4293      	cmp	r3, r2
 8001af4:	d027      	beq.n	8001b46 <HAL_DMA_Abort+0x58a>
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	4a37      	ldr	r2, [pc, #220]	@ (8001bd8 <HAL_DMA_Abort+0x61c>)
 8001afc:	4293      	cmp	r3, r2
 8001afe:	d022      	beq.n	8001b46 <HAL_DMA_Abort+0x58a>
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	4a35      	ldr	r2, [pc, #212]	@ (8001bdc <HAL_DMA_Abort+0x620>)
 8001b06:	4293      	cmp	r3, r2
 8001b08:	d01d      	beq.n	8001b46 <HAL_DMA_Abort+0x58a>
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	4a34      	ldr	r2, [pc, #208]	@ (8001be0 <HAL_DMA_Abort+0x624>)
 8001b10:	4293      	cmp	r3, r2
 8001b12:	d018      	beq.n	8001b46 <HAL_DMA_Abort+0x58a>
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	4a32      	ldr	r2, [pc, #200]	@ (8001be4 <HAL_DMA_Abort+0x628>)
 8001b1a:	4293      	cmp	r3, r2
 8001b1c:	d013      	beq.n	8001b46 <HAL_DMA_Abort+0x58a>
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	4a31      	ldr	r2, [pc, #196]	@ (8001be8 <HAL_DMA_Abort+0x62c>)
 8001b24:	4293      	cmp	r3, r2
 8001b26:	d00e      	beq.n	8001b46 <HAL_DMA_Abort+0x58a>
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	4a2f      	ldr	r2, [pc, #188]	@ (8001bec <HAL_DMA_Abort+0x630>)
 8001b2e:	4293      	cmp	r3, r2
 8001b30:	d009      	beq.n	8001b46 <HAL_DMA_Abort+0x58a>
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	4a2e      	ldr	r2, [pc, #184]	@ (8001bf0 <HAL_DMA_Abort+0x634>)
 8001b38:	4293      	cmp	r3, r2
 8001b3a:	d004      	beq.n	8001b46 <HAL_DMA_Abort+0x58a>
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	4a2c      	ldr	r2, [pc, #176]	@ (8001bf4 <HAL_DMA_Abort+0x638>)
 8001b42:	4293      	cmp	r3, r2
 8001b44:	d101      	bne.n	8001b4a <HAL_DMA_Abort+0x58e>
 8001b46:	2301      	movs	r3, #1
 8001b48:	e000      	b.n	8001b4c <HAL_DMA_Abort+0x590>
 8001b4a:	2300      	movs	r3, #0
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	d015      	beq.n	8001b7c <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001b54:	687a      	ldr	r2, [r7, #4]
 8001b56:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8001b58:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d00c      	beq.n	8001b7c <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001b66:	681a      	ldr	r2, [r3, #0]
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001b6c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001b70:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001b76:	687a      	ldr	r2, [r7, #4]
 8001b78:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8001b7a:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	2201      	movs	r2, #1
 8001b80:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	2200      	movs	r2, #0
 8001b88:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 8001b8c:	2300      	movs	r3, #0
}
 8001b8e:	4618      	mov	r0, r3
 8001b90:	3718      	adds	r7, #24
 8001b92:	46bd      	mov	sp, r7
 8001b94:	bd80      	pop	{r7, pc}
 8001b96:	bf00      	nop
 8001b98:	40020010 	.word	0x40020010
 8001b9c:	40020028 	.word	0x40020028
 8001ba0:	40020040 	.word	0x40020040
 8001ba4:	40020058 	.word	0x40020058
 8001ba8:	40020070 	.word	0x40020070
 8001bac:	40020088 	.word	0x40020088
 8001bb0:	400200a0 	.word	0x400200a0
 8001bb4:	400200b8 	.word	0x400200b8
 8001bb8:	40020410 	.word	0x40020410
 8001bbc:	40020428 	.word	0x40020428
 8001bc0:	40020440 	.word	0x40020440
 8001bc4:	40020458 	.word	0x40020458
 8001bc8:	40020470 	.word	0x40020470
 8001bcc:	40020488 	.word	0x40020488
 8001bd0:	400204a0 	.word	0x400204a0
 8001bd4:	400204b8 	.word	0x400204b8
 8001bd8:	58025408 	.word	0x58025408
 8001bdc:	5802541c 	.word	0x5802541c
 8001be0:	58025430 	.word	0x58025430
 8001be4:	58025444 	.word	0x58025444
 8001be8:	58025458 	.word	0x58025458
 8001bec:	5802546c 	.word	0x5802546c
 8001bf0:	58025480 	.word	0x58025480
 8001bf4:	58025494 	.word	0x58025494

08001bf8 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001bf8:	b580      	push	{r7, lr}
 8001bfa:	b084      	sub	sp, #16
 8001bfc:	af00      	add	r7, sp, #0
 8001bfe:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d101      	bne.n	8001c0a <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8001c06:	2301      	movs	r3, #1
 8001c08:	e237      	b.n	800207a <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001c10:	b2db      	uxtb	r3, r3
 8001c12:	2b02      	cmp	r3, #2
 8001c14:	d004      	beq.n	8001c20 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	2280      	movs	r2, #128	@ 0x80
 8001c1a:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8001c1c:	2301      	movs	r3, #1
 8001c1e:	e22c      	b.n	800207a <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	4a5c      	ldr	r2, [pc, #368]	@ (8001d98 <HAL_DMA_Abort_IT+0x1a0>)
 8001c26:	4293      	cmp	r3, r2
 8001c28:	d04a      	beq.n	8001cc0 <HAL_DMA_Abort_IT+0xc8>
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	4a5b      	ldr	r2, [pc, #364]	@ (8001d9c <HAL_DMA_Abort_IT+0x1a4>)
 8001c30:	4293      	cmp	r3, r2
 8001c32:	d045      	beq.n	8001cc0 <HAL_DMA_Abort_IT+0xc8>
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	4a59      	ldr	r2, [pc, #356]	@ (8001da0 <HAL_DMA_Abort_IT+0x1a8>)
 8001c3a:	4293      	cmp	r3, r2
 8001c3c:	d040      	beq.n	8001cc0 <HAL_DMA_Abort_IT+0xc8>
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	4a58      	ldr	r2, [pc, #352]	@ (8001da4 <HAL_DMA_Abort_IT+0x1ac>)
 8001c44:	4293      	cmp	r3, r2
 8001c46:	d03b      	beq.n	8001cc0 <HAL_DMA_Abort_IT+0xc8>
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	4a56      	ldr	r2, [pc, #344]	@ (8001da8 <HAL_DMA_Abort_IT+0x1b0>)
 8001c4e:	4293      	cmp	r3, r2
 8001c50:	d036      	beq.n	8001cc0 <HAL_DMA_Abort_IT+0xc8>
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	4a55      	ldr	r2, [pc, #340]	@ (8001dac <HAL_DMA_Abort_IT+0x1b4>)
 8001c58:	4293      	cmp	r3, r2
 8001c5a:	d031      	beq.n	8001cc0 <HAL_DMA_Abort_IT+0xc8>
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	4a53      	ldr	r2, [pc, #332]	@ (8001db0 <HAL_DMA_Abort_IT+0x1b8>)
 8001c62:	4293      	cmp	r3, r2
 8001c64:	d02c      	beq.n	8001cc0 <HAL_DMA_Abort_IT+0xc8>
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	4a52      	ldr	r2, [pc, #328]	@ (8001db4 <HAL_DMA_Abort_IT+0x1bc>)
 8001c6c:	4293      	cmp	r3, r2
 8001c6e:	d027      	beq.n	8001cc0 <HAL_DMA_Abort_IT+0xc8>
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	4a50      	ldr	r2, [pc, #320]	@ (8001db8 <HAL_DMA_Abort_IT+0x1c0>)
 8001c76:	4293      	cmp	r3, r2
 8001c78:	d022      	beq.n	8001cc0 <HAL_DMA_Abort_IT+0xc8>
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	4a4f      	ldr	r2, [pc, #316]	@ (8001dbc <HAL_DMA_Abort_IT+0x1c4>)
 8001c80:	4293      	cmp	r3, r2
 8001c82:	d01d      	beq.n	8001cc0 <HAL_DMA_Abort_IT+0xc8>
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	4a4d      	ldr	r2, [pc, #308]	@ (8001dc0 <HAL_DMA_Abort_IT+0x1c8>)
 8001c8a:	4293      	cmp	r3, r2
 8001c8c:	d018      	beq.n	8001cc0 <HAL_DMA_Abort_IT+0xc8>
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	4a4c      	ldr	r2, [pc, #304]	@ (8001dc4 <HAL_DMA_Abort_IT+0x1cc>)
 8001c94:	4293      	cmp	r3, r2
 8001c96:	d013      	beq.n	8001cc0 <HAL_DMA_Abort_IT+0xc8>
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	4a4a      	ldr	r2, [pc, #296]	@ (8001dc8 <HAL_DMA_Abort_IT+0x1d0>)
 8001c9e:	4293      	cmp	r3, r2
 8001ca0:	d00e      	beq.n	8001cc0 <HAL_DMA_Abort_IT+0xc8>
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	4a49      	ldr	r2, [pc, #292]	@ (8001dcc <HAL_DMA_Abort_IT+0x1d4>)
 8001ca8:	4293      	cmp	r3, r2
 8001caa:	d009      	beq.n	8001cc0 <HAL_DMA_Abort_IT+0xc8>
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	4a47      	ldr	r2, [pc, #284]	@ (8001dd0 <HAL_DMA_Abort_IT+0x1d8>)
 8001cb2:	4293      	cmp	r3, r2
 8001cb4:	d004      	beq.n	8001cc0 <HAL_DMA_Abort_IT+0xc8>
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	4a46      	ldr	r2, [pc, #280]	@ (8001dd4 <HAL_DMA_Abort_IT+0x1dc>)
 8001cbc:	4293      	cmp	r3, r2
 8001cbe:	d101      	bne.n	8001cc4 <HAL_DMA_Abort_IT+0xcc>
 8001cc0:	2301      	movs	r3, #1
 8001cc2:	e000      	b.n	8001cc6 <HAL_DMA_Abort_IT+0xce>
 8001cc4:	2300      	movs	r3, #0
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	f000 8086 	beq.w	8001dd8 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	2204      	movs	r2, #4
 8001cd0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	4a2f      	ldr	r2, [pc, #188]	@ (8001d98 <HAL_DMA_Abort_IT+0x1a0>)
 8001cda:	4293      	cmp	r3, r2
 8001cdc:	d04a      	beq.n	8001d74 <HAL_DMA_Abort_IT+0x17c>
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	4a2e      	ldr	r2, [pc, #184]	@ (8001d9c <HAL_DMA_Abort_IT+0x1a4>)
 8001ce4:	4293      	cmp	r3, r2
 8001ce6:	d045      	beq.n	8001d74 <HAL_DMA_Abort_IT+0x17c>
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	4a2c      	ldr	r2, [pc, #176]	@ (8001da0 <HAL_DMA_Abort_IT+0x1a8>)
 8001cee:	4293      	cmp	r3, r2
 8001cf0:	d040      	beq.n	8001d74 <HAL_DMA_Abort_IT+0x17c>
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	4a2b      	ldr	r2, [pc, #172]	@ (8001da4 <HAL_DMA_Abort_IT+0x1ac>)
 8001cf8:	4293      	cmp	r3, r2
 8001cfa:	d03b      	beq.n	8001d74 <HAL_DMA_Abort_IT+0x17c>
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	4a29      	ldr	r2, [pc, #164]	@ (8001da8 <HAL_DMA_Abort_IT+0x1b0>)
 8001d02:	4293      	cmp	r3, r2
 8001d04:	d036      	beq.n	8001d74 <HAL_DMA_Abort_IT+0x17c>
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	4a28      	ldr	r2, [pc, #160]	@ (8001dac <HAL_DMA_Abort_IT+0x1b4>)
 8001d0c:	4293      	cmp	r3, r2
 8001d0e:	d031      	beq.n	8001d74 <HAL_DMA_Abort_IT+0x17c>
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	4a26      	ldr	r2, [pc, #152]	@ (8001db0 <HAL_DMA_Abort_IT+0x1b8>)
 8001d16:	4293      	cmp	r3, r2
 8001d18:	d02c      	beq.n	8001d74 <HAL_DMA_Abort_IT+0x17c>
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	4a25      	ldr	r2, [pc, #148]	@ (8001db4 <HAL_DMA_Abort_IT+0x1bc>)
 8001d20:	4293      	cmp	r3, r2
 8001d22:	d027      	beq.n	8001d74 <HAL_DMA_Abort_IT+0x17c>
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	4a23      	ldr	r2, [pc, #140]	@ (8001db8 <HAL_DMA_Abort_IT+0x1c0>)
 8001d2a:	4293      	cmp	r3, r2
 8001d2c:	d022      	beq.n	8001d74 <HAL_DMA_Abort_IT+0x17c>
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	4a22      	ldr	r2, [pc, #136]	@ (8001dbc <HAL_DMA_Abort_IT+0x1c4>)
 8001d34:	4293      	cmp	r3, r2
 8001d36:	d01d      	beq.n	8001d74 <HAL_DMA_Abort_IT+0x17c>
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	4a20      	ldr	r2, [pc, #128]	@ (8001dc0 <HAL_DMA_Abort_IT+0x1c8>)
 8001d3e:	4293      	cmp	r3, r2
 8001d40:	d018      	beq.n	8001d74 <HAL_DMA_Abort_IT+0x17c>
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	4a1f      	ldr	r2, [pc, #124]	@ (8001dc4 <HAL_DMA_Abort_IT+0x1cc>)
 8001d48:	4293      	cmp	r3, r2
 8001d4a:	d013      	beq.n	8001d74 <HAL_DMA_Abort_IT+0x17c>
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	4a1d      	ldr	r2, [pc, #116]	@ (8001dc8 <HAL_DMA_Abort_IT+0x1d0>)
 8001d52:	4293      	cmp	r3, r2
 8001d54:	d00e      	beq.n	8001d74 <HAL_DMA_Abort_IT+0x17c>
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	4a1c      	ldr	r2, [pc, #112]	@ (8001dcc <HAL_DMA_Abort_IT+0x1d4>)
 8001d5c:	4293      	cmp	r3, r2
 8001d5e:	d009      	beq.n	8001d74 <HAL_DMA_Abort_IT+0x17c>
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	4a1a      	ldr	r2, [pc, #104]	@ (8001dd0 <HAL_DMA_Abort_IT+0x1d8>)
 8001d66:	4293      	cmp	r3, r2
 8001d68:	d004      	beq.n	8001d74 <HAL_DMA_Abort_IT+0x17c>
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	4a19      	ldr	r2, [pc, #100]	@ (8001dd4 <HAL_DMA_Abort_IT+0x1dc>)
 8001d70:	4293      	cmp	r3, r2
 8001d72:	d108      	bne.n	8001d86 <HAL_DMA_Abort_IT+0x18e>
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	681a      	ldr	r2, [r3, #0]
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	f022 0201 	bic.w	r2, r2, #1
 8001d82:	601a      	str	r2, [r3, #0]
 8001d84:	e178      	b.n	8002078 <HAL_DMA_Abort_IT+0x480>
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	681a      	ldr	r2, [r3, #0]
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	f022 0201 	bic.w	r2, r2, #1
 8001d94:	601a      	str	r2, [r3, #0]
 8001d96:	e16f      	b.n	8002078 <HAL_DMA_Abort_IT+0x480>
 8001d98:	40020010 	.word	0x40020010
 8001d9c:	40020028 	.word	0x40020028
 8001da0:	40020040 	.word	0x40020040
 8001da4:	40020058 	.word	0x40020058
 8001da8:	40020070 	.word	0x40020070
 8001dac:	40020088 	.word	0x40020088
 8001db0:	400200a0 	.word	0x400200a0
 8001db4:	400200b8 	.word	0x400200b8
 8001db8:	40020410 	.word	0x40020410
 8001dbc:	40020428 	.word	0x40020428
 8001dc0:	40020440 	.word	0x40020440
 8001dc4:	40020458 	.word	0x40020458
 8001dc8:	40020470 	.word	0x40020470
 8001dcc:	40020488 	.word	0x40020488
 8001dd0:	400204a0 	.word	0x400204a0
 8001dd4:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	681a      	ldr	r2, [r3, #0]
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	f022 020e 	bic.w	r2, r2, #14
 8001de6:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	4a6c      	ldr	r2, [pc, #432]	@ (8001fa0 <HAL_DMA_Abort_IT+0x3a8>)
 8001dee:	4293      	cmp	r3, r2
 8001df0:	d04a      	beq.n	8001e88 <HAL_DMA_Abort_IT+0x290>
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	4a6b      	ldr	r2, [pc, #428]	@ (8001fa4 <HAL_DMA_Abort_IT+0x3ac>)
 8001df8:	4293      	cmp	r3, r2
 8001dfa:	d045      	beq.n	8001e88 <HAL_DMA_Abort_IT+0x290>
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	4a69      	ldr	r2, [pc, #420]	@ (8001fa8 <HAL_DMA_Abort_IT+0x3b0>)
 8001e02:	4293      	cmp	r3, r2
 8001e04:	d040      	beq.n	8001e88 <HAL_DMA_Abort_IT+0x290>
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	4a68      	ldr	r2, [pc, #416]	@ (8001fac <HAL_DMA_Abort_IT+0x3b4>)
 8001e0c:	4293      	cmp	r3, r2
 8001e0e:	d03b      	beq.n	8001e88 <HAL_DMA_Abort_IT+0x290>
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	4a66      	ldr	r2, [pc, #408]	@ (8001fb0 <HAL_DMA_Abort_IT+0x3b8>)
 8001e16:	4293      	cmp	r3, r2
 8001e18:	d036      	beq.n	8001e88 <HAL_DMA_Abort_IT+0x290>
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	4a65      	ldr	r2, [pc, #404]	@ (8001fb4 <HAL_DMA_Abort_IT+0x3bc>)
 8001e20:	4293      	cmp	r3, r2
 8001e22:	d031      	beq.n	8001e88 <HAL_DMA_Abort_IT+0x290>
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	4a63      	ldr	r2, [pc, #396]	@ (8001fb8 <HAL_DMA_Abort_IT+0x3c0>)
 8001e2a:	4293      	cmp	r3, r2
 8001e2c:	d02c      	beq.n	8001e88 <HAL_DMA_Abort_IT+0x290>
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	4a62      	ldr	r2, [pc, #392]	@ (8001fbc <HAL_DMA_Abort_IT+0x3c4>)
 8001e34:	4293      	cmp	r3, r2
 8001e36:	d027      	beq.n	8001e88 <HAL_DMA_Abort_IT+0x290>
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	4a60      	ldr	r2, [pc, #384]	@ (8001fc0 <HAL_DMA_Abort_IT+0x3c8>)
 8001e3e:	4293      	cmp	r3, r2
 8001e40:	d022      	beq.n	8001e88 <HAL_DMA_Abort_IT+0x290>
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	4a5f      	ldr	r2, [pc, #380]	@ (8001fc4 <HAL_DMA_Abort_IT+0x3cc>)
 8001e48:	4293      	cmp	r3, r2
 8001e4a:	d01d      	beq.n	8001e88 <HAL_DMA_Abort_IT+0x290>
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	4a5d      	ldr	r2, [pc, #372]	@ (8001fc8 <HAL_DMA_Abort_IT+0x3d0>)
 8001e52:	4293      	cmp	r3, r2
 8001e54:	d018      	beq.n	8001e88 <HAL_DMA_Abort_IT+0x290>
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	4a5c      	ldr	r2, [pc, #368]	@ (8001fcc <HAL_DMA_Abort_IT+0x3d4>)
 8001e5c:	4293      	cmp	r3, r2
 8001e5e:	d013      	beq.n	8001e88 <HAL_DMA_Abort_IT+0x290>
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	4a5a      	ldr	r2, [pc, #360]	@ (8001fd0 <HAL_DMA_Abort_IT+0x3d8>)
 8001e66:	4293      	cmp	r3, r2
 8001e68:	d00e      	beq.n	8001e88 <HAL_DMA_Abort_IT+0x290>
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	4a59      	ldr	r2, [pc, #356]	@ (8001fd4 <HAL_DMA_Abort_IT+0x3dc>)
 8001e70:	4293      	cmp	r3, r2
 8001e72:	d009      	beq.n	8001e88 <HAL_DMA_Abort_IT+0x290>
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	4a57      	ldr	r2, [pc, #348]	@ (8001fd8 <HAL_DMA_Abort_IT+0x3e0>)
 8001e7a:	4293      	cmp	r3, r2
 8001e7c:	d004      	beq.n	8001e88 <HAL_DMA_Abort_IT+0x290>
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	4a56      	ldr	r2, [pc, #344]	@ (8001fdc <HAL_DMA_Abort_IT+0x3e4>)
 8001e84:	4293      	cmp	r3, r2
 8001e86:	d108      	bne.n	8001e9a <HAL_DMA_Abort_IT+0x2a2>
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	681a      	ldr	r2, [r3, #0]
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	f022 0201 	bic.w	r2, r2, #1
 8001e96:	601a      	str	r2, [r3, #0]
 8001e98:	e007      	b.n	8001eaa <HAL_DMA_Abort_IT+0x2b2>
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	681a      	ldr	r2, [r3, #0]
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	f022 0201 	bic.w	r2, r2, #1
 8001ea8:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	4a3c      	ldr	r2, [pc, #240]	@ (8001fa0 <HAL_DMA_Abort_IT+0x3a8>)
 8001eb0:	4293      	cmp	r3, r2
 8001eb2:	d072      	beq.n	8001f9a <HAL_DMA_Abort_IT+0x3a2>
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	4a3a      	ldr	r2, [pc, #232]	@ (8001fa4 <HAL_DMA_Abort_IT+0x3ac>)
 8001eba:	4293      	cmp	r3, r2
 8001ebc:	d06d      	beq.n	8001f9a <HAL_DMA_Abort_IT+0x3a2>
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	4a39      	ldr	r2, [pc, #228]	@ (8001fa8 <HAL_DMA_Abort_IT+0x3b0>)
 8001ec4:	4293      	cmp	r3, r2
 8001ec6:	d068      	beq.n	8001f9a <HAL_DMA_Abort_IT+0x3a2>
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	4a37      	ldr	r2, [pc, #220]	@ (8001fac <HAL_DMA_Abort_IT+0x3b4>)
 8001ece:	4293      	cmp	r3, r2
 8001ed0:	d063      	beq.n	8001f9a <HAL_DMA_Abort_IT+0x3a2>
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	4a36      	ldr	r2, [pc, #216]	@ (8001fb0 <HAL_DMA_Abort_IT+0x3b8>)
 8001ed8:	4293      	cmp	r3, r2
 8001eda:	d05e      	beq.n	8001f9a <HAL_DMA_Abort_IT+0x3a2>
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	4a34      	ldr	r2, [pc, #208]	@ (8001fb4 <HAL_DMA_Abort_IT+0x3bc>)
 8001ee2:	4293      	cmp	r3, r2
 8001ee4:	d059      	beq.n	8001f9a <HAL_DMA_Abort_IT+0x3a2>
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	4a33      	ldr	r2, [pc, #204]	@ (8001fb8 <HAL_DMA_Abort_IT+0x3c0>)
 8001eec:	4293      	cmp	r3, r2
 8001eee:	d054      	beq.n	8001f9a <HAL_DMA_Abort_IT+0x3a2>
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	4a31      	ldr	r2, [pc, #196]	@ (8001fbc <HAL_DMA_Abort_IT+0x3c4>)
 8001ef6:	4293      	cmp	r3, r2
 8001ef8:	d04f      	beq.n	8001f9a <HAL_DMA_Abort_IT+0x3a2>
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	4a30      	ldr	r2, [pc, #192]	@ (8001fc0 <HAL_DMA_Abort_IT+0x3c8>)
 8001f00:	4293      	cmp	r3, r2
 8001f02:	d04a      	beq.n	8001f9a <HAL_DMA_Abort_IT+0x3a2>
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	4a2e      	ldr	r2, [pc, #184]	@ (8001fc4 <HAL_DMA_Abort_IT+0x3cc>)
 8001f0a:	4293      	cmp	r3, r2
 8001f0c:	d045      	beq.n	8001f9a <HAL_DMA_Abort_IT+0x3a2>
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	4a2d      	ldr	r2, [pc, #180]	@ (8001fc8 <HAL_DMA_Abort_IT+0x3d0>)
 8001f14:	4293      	cmp	r3, r2
 8001f16:	d040      	beq.n	8001f9a <HAL_DMA_Abort_IT+0x3a2>
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	4a2b      	ldr	r2, [pc, #172]	@ (8001fcc <HAL_DMA_Abort_IT+0x3d4>)
 8001f1e:	4293      	cmp	r3, r2
 8001f20:	d03b      	beq.n	8001f9a <HAL_DMA_Abort_IT+0x3a2>
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	4a2a      	ldr	r2, [pc, #168]	@ (8001fd0 <HAL_DMA_Abort_IT+0x3d8>)
 8001f28:	4293      	cmp	r3, r2
 8001f2a:	d036      	beq.n	8001f9a <HAL_DMA_Abort_IT+0x3a2>
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	4a28      	ldr	r2, [pc, #160]	@ (8001fd4 <HAL_DMA_Abort_IT+0x3dc>)
 8001f32:	4293      	cmp	r3, r2
 8001f34:	d031      	beq.n	8001f9a <HAL_DMA_Abort_IT+0x3a2>
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	4a27      	ldr	r2, [pc, #156]	@ (8001fd8 <HAL_DMA_Abort_IT+0x3e0>)
 8001f3c:	4293      	cmp	r3, r2
 8001f3e:	d02c      	beq.n	8001f9a <HAL_DMA_Abort_IT+0x3a2>
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	4a25      	ldr	r2, [pc, #148]	@ (8001fdc <HAL_DMA_Abort_IT+0x3e4>)
 8001f46:	4293      	cmp	r3, r2
 8001f48:	d027      	beq.n	8001f9a <HAL_DMA_Abort_IT+0x3a2>
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	4a24      	ldr	r2, [pc, #144]	@ (8001fe0 <HAL_DMA_Abort_IT+0x3e8>)
 8001f50:	4293      	cmp	r3, r2
 8001f52:	d022      	beq.n	8001f9a <HAL_DMA_Abort_IT+0x3a2>
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	4a22      	ldr	r2, [pc, #136]	@ (8001fe4 <HAL_DMA_Abort_IT+0x3ec>)
 8001f5a:	4293      	cmp	r3, r2
 8001f5c:	d01d      	beq.n	8001f9a <HAL_DMA_Abort_IT+0x3a2>
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	4a21      	ldr	r2, [pc, #132]	@ (8001fe8 <HAL_DMA_Abort_IT+0x3f0>)
 8001f64:	4293      	cmp	r3, r2
 8001f66:	d018      	beq.n	8001f9a <HAL_DMA_Abort_IT+0x3a2>
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	4a1f      	ldr	r2, [pc, #124]	@ (8001fec <HAL_DMA_Abort_IT+0x3f4>)
 8001f6e:	4293      	cmp	r3, r2
 8001f70:	d013      	beq.n	8001f9a <HAL_DMA_Abort_IT+0x3a2>
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	4a1e      	ldr	r2, [pc, #120]	@ (8001ff0 <HAL_DMA_Abort_IT+0x3f8>)
 8001f78:	4293      	cmp	r3, r2
 8001f7a:	d00e      	beq.n	8001f9a <HAL_DMA_Abort_IT+0x3a2>
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	4a1c      	ldr	r2, [pc, #112]	@ (8001ff4 <HAL_DMA_Abort_IT+0x3fc>)
 8001f82:	4293      	cmp	r3, r2
 8001f84:	d009      	beq.n	8001f9a <HAL_DMA_Abort_IT+0x3a2>
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	4a1b      	ldr	r2, [pc, #108]	@ (8001ff8 <HAL_DMA_Abort_IT+0x400>)
 8001f8c:	4293      	cmp	r3, r2
 8001f8e:	d004      	beq.n	8001f9a <HAL_DMA_Abort_IT+0x3a2>
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	4a19      	ldr	r2, [pc, #100]	@ (8001ffc <HAL_DMA_Abort_IT+0x404>)
 8001f96:	4293      	cmp	r3, r2
 8001f98:	d132      	bne.n	8002000 <HAL_DMA_Abort_IT+0x408>
 8001f9a:	2301      	movs	r3, #1
 8001f9c:	e031      	b.n	8002002 <HAL_DMA_Abort_IT+0x40a>
 8001f9e:	bf00      	nop
 8001fa0:	40020010 	.word	0x40020010
 8001fa4:	40020028 	.word	0x40020028
 8001fa8:	40020040 	.word	0x40020040
 8001fac:	40020058 	.word	0x40020058
 8001fb0:	40020070 	.word	0x40020070
 8001fb4:	40020088 	.word	0x40020088
 8001fb8:	400200a0 	.word	0x400200a0
 8001fbc:	400200b8 	.word	0x400200b8
 8001fc0:	40020410 	.word	0x40020410
 8001fc4:	40020428 	.word	0x40020428
 8001fc8:	40020440 	.word	0x40020440
 8001fcc:	40020458 	.word	0x40020458
 8001fd0:	40020470 	.word	0x40020470
 8001fd4:	40020488 	.word	0x40020488
 8001fd8:	400204a0 	.word	0x400204a0
 8001fdc:	400204b8 	.word	0x400204b8
 8001fe0:	58025408 	.word	0x58025408
 8001fe4:	5802541c 	.word	0x5802541c
 8001fe8:	58025430 	.word	0x58025430
 8001fec:	58025444 	.word	0x58025444
 8001ff0:	58025458 	.word	0x58025458
 8001ff4:	5802546c 	.word	0x5802546c
 8001ff8:	58025480 	.word	0x58025480
 8001ffc:	58025494 	.word	0x58025494
 8002000:	2300      	movs	r3, #0
 8002002:	2b00      	cmp	r3, #0
 8002004:	d028      	beq.n	8002058 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800200a:	681a      	ldr	r2, [r3, #0]
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002010:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002014:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800201a:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002020:	f003 031f 	and.w	r3, r3, #31
 8002024:	2201      	movs	r2, #1
 8002026:	409a      	lsls	r2, r3
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002030:	687a      	ldr	r2, [r7, #4]
 8002032:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8002034:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800203a:	2b00      	cmp	r3, #0
 800203c:	d00c      	beq.n	8002058 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002042:	681a      	ldr	r2, [r3, #0]
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002048:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800204c:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002052:	687a      	ldr	r2, [r7, #4]
 8002054:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8002056:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	2201      	movs	r2, #1
 800205c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	2200      	movs	r2, #0
 8002064:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800206c:	2b00      	cmp	r3, #0
 800206e:	d003      	beq.n	8002078 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002074:	6878      	ldr	r0, [r7, #4]
 8002076:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8002078:	2300      	movs	r3, #0
}
 800207a:	4618      	mov	r0, r3
 800207c:	3710      	adds	r7, #16
 800207e:	46bd      	mov	sp, r7
 8002080:	bd80      	pop	{r7, pc}
 8002082:	bf00      	nop

08002084 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8002084:	b480      	push	{r7}
 8002086:	b089      	sub	sp, #36	@ 0x24
 8002088:	af00      	add	r7, sp, #0
 800208a:	6078      	str	r0, [r7, #4]
 800208c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800208e:	2300      	movs	r3, #0
 8002090:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8002092:	4b89      	ldr	r3, [pc, #548]	@ (80022b8 <HAL_GPIO_Init+0x234>)
 8002094:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8002096:	e194      	b.n	80023c2 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8002098:	683b      	ldr	r3, [r7, #0]
 800209a:	681a      	ldr	r2, [r3, #0]
 800209c:	2101      	movs	r1, #1
 800209e:	69fb      	ldr	r3, [r7, #28]
 80020a0:	fa01 f303 	lsl.w	r3, r1, r3
 80020a4:	4013      	ands	r3, r2
 80020a6:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 80020a8:	693b      	ldr	r3, [r7, #16]
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	f000 8186 	beq.w	80023bc <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80020b0:	683b      	ldr	r3, [r7, #0]
 80020b2:	685b      	ldr	r3, [r3, #4]
 80020b4:	f003 0303 	and.w	r3, r3, #3
 80020b8:	2b01      	cmp	r3, #1
 80020ba:	d005      	beq.n	80020c8 <HAL_GPIO_Init+0x44>
 80020bc:	683b      	ldr	r3, [r7, #0]
 80020be:	685b      	ldr	r3, [r3, #4]
 80020c0:	f003 0303 	and.w	r3, r3, #3
 80020c4:	2b02      	cmp	r3, #2
 80020c6:	d130      	bne.n	800212a <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	689b      	ldr	r3, [r3, #8]
 80020cc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80020ce:	69fb      	ldr	r3, [r7, #28]
 80020d0:	005b      	lsls	r3, r3, #1
 80020d2:	2203      	movs	r2, #3
 80020d4:	fa02 f303 	lsl.w	r3, r2, r3
 80020d8:	43db      	mvns	r3, r3
 80020da:	69ba      	ldr	r2, [r7, #24]
 80020dc:	4013      	ands	r3, r2
 80020de:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80020e0:	683b      	ldr	r3, [r7, #0]
 80020e2:	68da      	ldr	r2, [r3, #12]
 80020e4:	69fb      	ldr	r3, [r7, #28]
 80020e6:	005b      	lsls	r3, r3, #1
 80020e8:	fa02 f303 	lsl.w	r3, r2, r3
 80020ec:	69ba      	ldr	r2, [r7, #24]
 80020ee:	4313      	orrs	r3, r2
 80020f0:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	69ba      	ldr	r2, [r7, #24]
 80020f6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	685b      	ldr	r3, [r3, #4]
 80020fc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80020fe:	2201      	movs	r2, #1
 8002100:	69fb      	ldr	r3, [r7, #28]
 8002102:	fa02 f303 	lsl.w	r3, r2, r3
 8002106:	43db      	mvns	r3, r3
 8002108:	69ba      	ldr	r2, [r7, #24]
 800210a:	4013      	ands	r3, r2
 800210c:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800210e:	683b      	ldr	r3, [r7, #0]
 8002110:	685b      	ldr	r3, [r3, #4]
 8002112:	091b      	lsrs	r3, r3, #4
 8002114:	f003 0201 	and.w	r2, r3, #1
 8002118:	69fb      	ldr	r3, [r7, #28]
 800211a:	fa02 f303 	lsl.w	r3, r2, r3
 800211e:	69ba      	ldr	r2, [r7, #24]
 8002120:	4313      	orrs	r3, r2
 8002122:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	69ba      	ldr	r2, [r7, #24]
 8002128:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800212a:	683b      	ldr	r3, [r7, #0]
 800212c:	685b      	ldr	r3, [r3, #4]
 800212e:	f003 0303 	and.w	r3, r3, #3
 8002132:	2b03      	cmp	r3, #3
 8002134:	d017      	beq.n	8002166 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	68db      	ldr	r3, [r3, #12]
 800213a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800213c:	69fb      	ldr	r3, [r7, #28]
 800213e:	005b      	lsls	r3, r3, #1
 8002140:	2203      	movs	r2, #3
 8002142:	fa02 f303 	lsl.w	r3, r2, r3
 8002146:	43db      	mvns	r3, r3
 8002148:	69ba      	ldr	r2, [r7, #24]
 800214a:	4013      	ands	r3, r2
 800214c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800214e:	683b      	ldr	r3, [r7, #0]
 8002150:	689a      	ldr	r2, [r3, #8]
 8002152:	69fb      	ldr	r3, [r7, #28]
 8002154:	005b      	lsls	r3, r3, #1
 8002156:	fa02 f303 	lsl.w	r3, r2, r3
 800215a:	69ba      	ldr	r2, [r7, #24]
 800215c:	4313      	orrs	r3, r2
 800215e:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	69ba      	ldr	r2, [r7, #24]
 8002164:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002166:	683b      	ldr	r3, [r7, #0]
 8002168:	685b      	ldr	r3, [r3, #4]
 800216a:	f003 0303 	and.w	r3, r3, #3
 800216e:	2b02      	cmp	r3, #2
 8002170:	d123      	bne.n	80021ba <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002172:	69fb      	ldr	r3, [r7, #28]
 8002174:	08da      	lsrs	r2, r3, #3
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	3208      	adds	r2, #8
 800217a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800217e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002180:	69fb      	ldr	r3, [r7, #28]
 8002182:	f003 0307 	and.w	r3, r3, #7
 8002186:	009b      	lsls	r3, r3, #2
 8002188:	220f      	movs	r2, #15
 800218a:	fa02 f303 	lsl.w	r3, r2, r3
 800218e:	43db      	mvns	r3, r3
 8002190:	69ba      	ldr	r2, [r7, #24]
 8002192:	4013      	ands	r3, r2
 8002194:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8002196:	683b      	ldr	r3, [r7, #0]
 8002198:	691a      	ldr	r2, [r3, #16]
 800219a:	69fb      	ldr	r3, [r7, #28]
 800219c:	f003 0307 	and.w	r3, r3, #7
 80021a0:	009b      	lsls	r3, r3, #2
 80021a2:	fa02 f303 	lsl.w	r3, r2, r3
 80021a6:	69ba      	ldr	r2, [r7, #24]
 80021a8:	4313      	orrs	r3, r2
 80021aa:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80021ac:	69fb      	ldr	r3, [r7, #28]
 80021ae:	08da      	lsrs	r2, r3, #3
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	3208      	adds	r2, #8
 80021b4:	69b9      	ldr	r1, [r7, #24]
 80021b6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80021c0:	69fb      	ldr	r3, [r7, #28]
 80021c2:	005b      	lsls	r3, r3, #1
 80021c4:	2203      	movs	r2, #3
 80021c6:	fa02 f303 	lsl.w	r3, r2, r3
 80021ca:	43db      	mvns	r3, r3
 80021cc:	69ba      	ldr	r2, [r7, #24]
 80021ce:	4013      	ands	r3, r2
 80021d0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80021d2:	683b      	ldr	r3, [r7, #0]
 80021d4:	685b      	ldr	r3, [r3, #4]
 80021d6:	f003 0203 	and.w	r2, r3, #3
 80021da:	69fb      	ldr	r3, [r7, #28]
 80021dc:	005b      	lsls	r3, r3, #1
 80021de:	fa02 f303 	lsl.w	r3, r2, r3
 80021e2:	69ba      	ldr	r2, [r7, #24]
 80021e4:	4313      	orrs	r3, r2
 80021e6:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	69ba      	ldr	r2, [r7, #24]
 80021ec:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80021ee:	683b      	ldr	r3, [r7, #0]
 80021f0:	685b      	ldr	r3, [r3, #4]
 80021f2:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	f000 80e0 	beq.w	80023bc <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80021fc:	4b2f      	ldr	r3, [pc, #188]	@ (80022bc <HAL_GPIO_Init+0x238>)
 80021fe:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8002202:	4a2e      	ldr	r2, [pc, #184]	@ (80022bc <HAL_GPIO_Init+0x238>)
 8002204:	f043 0302 	orr.w	r3, r3, #2
 8002208:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 800220c:	4b2b      	ldr	r3, [pc, #172]	@ (80022bc <HAL_GPIO_Init+0x238>)
 800220e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8002212:	f003 0302 	and.w	r3, r3, #2
 8002216:	60fb      	str	r3, [r7, #12]
 8002218:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800221a:	4a29      	ldr	r2, [pc, #164]	@ (80022c0 <HAL_GPIO_Init+0x23c>)
 800221c:	69fb      	ldr	r3, [r7, #28]
 800221e:	089b      	lsrs	r3, r3, #2
 8002220:	3302      	adds	r3, #2
 8002222:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002226:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8002228:	69fb      	ldr	r3, [r7, #28]
 800222a:	f003 0303 	and.w	r3, r3, #3
 800222e:	009b      	lsls	r3, r3, #2
 8002230:	220f      	movs	r2, #15
 8002232:	fa02 f303 	lsl.w	r3, r2, r3
 8002236:	43db      	mvns	r3, r3
 8002238:	69ba      	ldr	r2, [r7, #24]
 800223a:	4013      	ands	r3, r2
 800223c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	4a20      	ldr	r2, [pc, #128]	@ (80022c4 <HAL_GPIO_Init+0x240>)
 8002242:	4293      	cmp	r3, r2
 8002244:	d052      	beq.n	80022ec <HAL_GPIO_Init+0x268>
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	4a1f      	ldr	r2, [pc, #124]	@ (80022c8 <HAL_GPIO_Init+0x244>)
 800224a:	4293      	cmp	r3, r2
 800224c:	d031      	beq.n	80022b2 <HAL_GPIO_Init+0x22e>
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	4a1e      	ldr	r2, [pc, #120]	@ (80022cc <HAL_GPIO_Init+0x248>)
 8002252:	4293      	cmp	r3, r2
 8002254:	d02b      	beq.n	80022ae <HAL_GPIO_Init+0x22a>
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	4a1d      	ldr	r2, [pc, #116]	@ (80022d0 <HAL_GPIO_Init+0x24c>)
 800225a:	4293      	cmp	r3, r2
 800225c:	d025      	beq.n	80022aa <HAL_GPIO_Init+0x226>
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	4a1c      	ldr	r2, [pc, #112]	@ (80022d4 <HAL_GPIO_Init+0x250>)
 8002262:	4293      	cmp	r3, r2
 8002264:	d01f      	beq.n	80022a6 <HAL_GPIO_Init+0x222>
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	4a1b      	ldr	r2, [pc, #108]	@ (80022d8 <HAL_GPIO_Init+0x254>)
 800226a:	4293      	cmp	r3, r2
 800226c:	d019      	beq.n	80022a2 <HAL_GPIO_Init+0x21e>
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	4a1a      	ldr	r2, [pc, #104]	@ (80022dc <HAL_GPIO_Init+0x258>)
 8002272:	4293      	cmp	r3, r2
 8002274:	d013      	beq.n	800229e <HAL_GPIO_Init+0x21a>
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	4a19      	ldr	r2, [pc, #100]	@ (80022e0 <HAL_GPIO_Init+0x25c>)
 800227a:	4293      	cmp	r3, r2
 800227c:	d00d      	beq.n	800229a <HAL_GPIO_Init+0x216>
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	4a18      	ldr	r2, [pc, #96]	@ (80022e4 <HAL_GPIO_Init+0x260>)
 8002282:	4293      	cmp	r3, r2
 8002284:	d007      	beq.n	8002296 <HAL_GPIO_Init+0x212>
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	4a17      	ldr	r2, [pc, #92]	@ (80022e8 <HAL_GPIO_Init+0x264>)
 800228a:	4293      	cmp	r3, r2
 800228c:	d101      	bne.n	8002292 <HAL_GPIO_Init+0x20e>
 800228e:	2309      	movs	r3, #9
 8002290:	e02d      	b.n	80022ee <HAL_GPIO_Init+0x26a>
 8002292:	230a      	movs	r3, #10
 8002294:	e02b      	b.n	80022ee <HAL_GPIO_Init+0x26a>
 8002296:	2308      	movs	r3, #8
 8002298:	e029      	b.n	80022ee <HAL_GPIO_Init+0x26a>
 800229a:	2307      	movs	r3, #7
 800229c:	e027      	b.n	80022ee <HAL_GPIO_Init+0x26a>
 800229e:	2306      	movs	r3, #6
 80022a0:	e025      	b.n	80022ee <HAL_GPIO_Init+0x26a>
 80022a2:	2305      	movs	r3, #5
 80022a4:	e023      	b.n	80022ee <HAL_GPIO_Init+0x26a>
 80022a6:	2304      	movs	r3, #4
 80022a8:	e021      	b.n	80022ee <HAL_GPIO_Init+0x26a>
 80022aa:	2303      	movs	r3, #3
 80022ac:	e01f      	b.n	80022ee <HAL_GPIO_Init+0x26a>
 80022ae:	2302      	movs	r3, #2
 80022b0:	e01d      	b.n	80022ee <HAL_GPIO_Init+0x26a>
 80022b2:	2301      	movs	r3, #1
 80022b4:	e01b      	b.n	80022ee <HAL_GPIO_Init+0x26a>
 80022b6:	bf00      	nop
 80022b8:	58000080 	.word	0x58000080
 80022bc:	58024400 	.word	0x58024400
 80022c0:	58000400 	.word	0x58000400
 80022c4:	58020000 	.word	0x58020000
 80022c8:	58020400 	.word	0x58020400
 80022cc:	58020800 	.word	0x58020800
 80022d0:	58020c00 	.word	0x58020c00
 80022d4:	58021000 	.word	0x58021000
 80022d8:	58021400 	.word	0x58021400
 80022dc:	58021800 	.word	0x58021800
 80022e0:	58021c00 	.word	0x58021c00
 80022e4:	58022000 	.word	0x58022000
 80022e8:	58022400 	.word	0x58022400
 80022ec:	2300      	movs	r3, #0
 80022ee:	69fa      	ldr	r2, [r7, #28]
 80022f0:	f002 0203 	and.w	r2, r2, #3
 80022f4:	0092      	lsls	r2, r2, #2
 80022f6:	4093      	lsls	r3, r2
 80022f8:	69ba      	ldr	r2, [r7, #24]
 80022fa:	4313      	orrs	r3, r2
 80022fc:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80022fe:	4938      	ldr	r1, [pc, #224]	@ (80023e0 <HAL_GPIO_Init+0x35c>)
 8002300:	69fb      	ldr	r3, [r7, #28]
 8002302:	089b      	lsrs	r3, r3, #2
 8002304:	3302      	adds	r3, #2
 8002306:	69ba      	ldr	r2, [r7, #24]
 8002308:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800230c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002314:	693b      	ldr	r3, [r7, #16]
 8002316:	43db      	mvns	r3, r3
 8002318:	69ba      	ldr	r2, [r7, #24]
 800231a:	4013      	ands	r3, r2
 800231c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800231e:	683b      	ldr	r3, [r7, #0]
 8002320:	685b      	ldr	r3, [r3, #4]
 8002322:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002326:	2b00      	cmp	r3, #0
 8002328:	d003      	beq.n	8002332 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 800232a:	69ba      	ldr	r2, [r7, #24]
 800232c:	693b      	ldr	r3, [r7, #16]
 800232e:	4313      	orrs	r3, r2
 8002330:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8002332:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002336:	69bb      	ldr	r3, [r7, #24]
 8002338:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800233a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800233e:	685b      	ldr	r3, [r3, #4]
 8002340:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002342:	693b      	ldr	r3, [r7, #16]
 8002344:	43db      	mvns	r3, r3
 8002346:	69ba      	ldr	r2, [r7, #24]
 8002348:	4013      	ands	r3, r2
 800234a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800234c:	683b      	ldr	r3, [r7, #0]
 800234e:	685b      	ldr	r3, [r3, #4]
 8002350:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002354:	2b00      	cmp	r3, #0
 8002356:	d003      	beq.n	8002360 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002358:	69ba      	ldr	r2, [r7, #24]
 800235a:	693b      	ldr	r3, [r7, #16]
 800235c:	4313      	orrs	r3, r2
 800235e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8002360:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002364:	69bb      	ldr	r3, [r7, #24]
 8002366:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8002368:	697b      	ldr	r3, [r7, #20]
 800236a:	685b      	ldr	r3, [r3, #4]
 800236c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800236e:	693b      	ldr	r3, [r7, #16]
 8002370:	43db      	mvns	r3, r3
 8002372:	69ba      	ldr	r2, [r7, #24]
 8002374:	4013      	ands	r3, r2
 8002376:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002378:	683b      	ldr	r3, [r7, #0]
 800237a:	685b      	ldr	r3, [r3, #4]
 800237c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002380:	2b00      	cmp	r3, #0
 8002382:	d003      	beq.n	800238c <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8002384:	69ba      	ldr	r2, [r7, #24]
 8002386:	693b      	ldr	r3, [r7, #16]
 8002388:	4313      	orrs	r3, r2
 800238a:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 800238c:	697b      	ldr	r3, [r7, #20]
 800238e:	69ba      	ldr	r2, [r7, #24]
 8002390:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8002392:	697b      	ldr	r3, [r7, #20]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002398:	693b      	ldr	r3, [r7, #16]
 800239a:	43db      	mvns	r3, r3
 800239c:	69ba      	ldr	r2, [r7, #24]
 800239e:	4013      	ands	r3, r2
 80023a0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80023a2:	683b      	ldr	r3, [r7, #0]
 80023a4:	685b      	ldr	r3, [r3, #4]
 80023a6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d003      	beq.n	80023b6 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 80023ae:	69ba      	ldr	r2, [r7, #24]
 80023b0:	693b      	ldr	r3, [r7, #16]
 80023b2:	4313      	orrs	r3, r2
 80023b4:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 80023b6:	697b      	ldr	r3, [r7, #20]
 80023b8:	69ba      	ldr	r2, [r7, #24]
 80023ba:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80023bc:	69fb      	ldr	r3, [r7, #28]
 80023be:	3301      	adds	r3, #1
 80023c0:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80023c2:	683b      	ldr	r3, [r7, #0]
 80023c4:	681a      	ldr	r2, [r3, #0]
 80023c6:	69fb      	ldr	r3, [r7, #28]
 80023c8:	fa22 f303 	lsr.w	r3, r2, r3
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	f47f ae63 	bne.w	8002098 <HAL_GPIO_Init+0x14>
  }
}
 80023d2:	bf00      	nop
 80023d4:	bf00      	nop
 80023d6:	3724      	adds	r7, #36	@ 0x24
 80023d8:	46bd      	mov	sp, r7
 80023da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023de:	4770      	bx	lr
 80023e0:	58000400 	.word	0x58000400

080023e4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80023e4:	b480      	push	{r7}
 80023e6:	b083      	sub	sp, #12
 80023e8:	af00      	add	r7, sp, #0
 80023ea:	6078      	str	r0, [r7, #4]
 80023ec:	460b      	mov	r3, r1
 80023ee:	807b      	strh	r3, [r7, #2]
 80023f0:	4613      	mov	r3, r2
 80023f2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80023f4:	787b      	ldrb	r3, [r7, #1]
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d003      	beq.n	8002402 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80023fa:	887a      	ldrh	r2, [r7, #2]
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8002400:	e003      	b.n	800240a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8002402:	887b      	ldrh	r3, [r7, #2]
 8002404:	041a      	lsls	r2, r3, #16
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	619a      	str	r2, [r3, #24]
}
 800240a:	bf00      	nop
 800240c:	370c      	adds	r7, #12
 800240e:	46bd      	mov	sp, r7
 8002410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002414:	4770      	bx	lr
	...

08002418 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8002418:	b580      	push	{r7, lr}
 800241a:	b084      	sub	sp, #16
 800241c:	af00      	add	r7, sp, #0
 800241e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8002420:	4b19      	ldr	r3, [pc, #100]	@ (8002488 <HAL_PWREx_ConfigSupply+0x70>)
 8002422:	68db      	ldr	r3, [r3, #12]
 8002424:	f003 0304 	and.w	r3, r3, #4
 8002428:	2b04      	cmp	r3, #4
 800242a:	d00a      	beq.n	8002442 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800242c:	4b16      	ldr	r3, [pc, #88]	@ (8002488 <HAL_PWREx_ConfigSupply+0x70>)
 800242e:	68db      	ldr	r3, [r3, #12]
 8002430:	f003 0307 	and.w	r3, r3, #7
 8002434:	687a      	ldr	r2, [r7, #4]
 8002436:	429a      	cmp	r2, r3
 8002438:	d001      	beq.n	800243e <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800243a:	2301      	movs	r3, #1
 800243c:	e01f      	b.n	800247e <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800243e:	2300      	movs	r3, #0
 8002440:	e01d      	b.n	800247e <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8002442:	4b11      	ldr	r3, [pc, #68]	@ (8002488 <HAL_PWREx_ConfigSupply+0x70>)
 8002444:	68db      	ldr	r3, [r3, #12]
 8002446:	f023 0207 	bic.w	r2, r3, #7
 800244a:	490f      	ldr	r1, [pc, #60]	@ (8002488 <HAL_PWREx_ConfigSupply+0x70>)
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	4313      	orrs	r3, r2
 8002450:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8002452:	f7fe ff13 	bl	800127c <HAL_GetTick>
 8002456:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8002458:	e009      	b.n	800246e <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800245a:	f7fe ff0f 	bl	800127c <HAL_GetTick>
 800245e:	4602      	mov	r2, r0
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	1ad3      	subs	r3, r2, r3
 8002464:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002468:	d901      	bls.n	800246e <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800246a:	2301      	movs	r3, #1
 800246c:	e007      	b.n	800247e <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800246e:	4b06      	ldr	r3, [pc, #24]	@ (8002488 <HAL_PWREx_ConfigSupply+0x70>)
 8002470:	685b      	ldr	r3, [r3, #4]
 8002472:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002476:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800247a:	d1ee      	bne.n	800245a <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 800247c:	2300      	movs	r3, #0
}
 800247e:	4618      	mov	r0, r3
 8002480:	3710      	adds	r7, #16
 8002482:	46bd      	mov	sp, r7
 8002484:	bd80      	pop	{r7, pc}
 8002486:	bf00      	nop
 8002488:	58024800 	.word	0x58024800

0800248c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800248c:	b580      	push	{r7, lr}
 800248e:	b08c      	sub	sp, #48	@ 0x30
 8002490:	af00      	add	r7, sp, #0
 8002492:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	2b00      	cmp	r3, #0
 8002498:	d102      	bne.n	80024a0 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800249a:	2301      	movs	r3, #1
 800249c:	f000 bc48 	b.w	8002d30 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	f003 0301 	and.w	r3, r3, #1
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	f000 8088 	beq.w	80025be <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80024ae:	4b99      	ldr	r3, [pc, #612]	@ (8002714 <HAL_RCC_OscConfig+0x288>)
 80024b0:	691b      	ldr	r3, [r3, #16]
 80024b2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80024b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80024b8:	4b96      	ldr	r3, [pc, #600]	@ (8002714 <HAL_RCC_OscConfig+0x288>)
 80024ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024bc:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80024be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80024c0:	2b10      	cmp	r3, #16
 80024c2:	d007      	beq.n	80024d4 <HAL_RCC_OscConfig+0x48>
 80024c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80024c6:	2b18      	cmp	r3, #24
 80024c8:	d111      	bne.n	80024ee <HAL_RCC_OscConfig+0x62>
 80024ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80024cc:	f003 0303 	and.w	r3, r3, #3
 80024d0:	2b02      	cmp	r3, #2
 80024d2:	d10c      	bne.n	80024ee <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80024d4:	4b8f      	ldr	r3, [pc, #572]	@ (8002714 <HAL_RCC_OscConfig+0x288>)
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d06d      	beq.n	80025bc <HAL_RCC_OscConfig+0x130>
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	685b      	ldr	r3, [r3, #4]
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d169      	bne.n	80025bc <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80024e8:	2301      	movs	r3, #1
 80024ea:	f000 bc21 	b.w	8002d30 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	685b      	ldr	r3, [r3, #4]
 80024f2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80024f6:	d106      	bne.n	8002506 <HAL_RCC_OscConfig+0x7a>
 80024f8:	4b86      	ldr	r3, [pc, #536]	@ (8002714 <HAL_RCC_OscConfig+0x288>)
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	4a85      	ldr	r2, [pc, #532]	@ (8002714 <HAL_RCC_OscConfig+0x288>)
 80024fe:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002502:	6013      	str	r3, [r2, #0]
 8002504:	e02e      	b.n	8002564 <HAL_RCC_OscConfig+0xd8>
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	685b      	ldr	r3, [r3, #4]
 800250a:	2b00      	cmp	r3, #0
 800250c:	d10c      	bne.n	8002528 <HAL_RCC_OscConfig+0x9c>
 800250e:	4b81      	ldr	r3, [pc, #516]	@ (8002714 <HAL_RCC_OscConfig+0x288>)
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	4a80      	ldr	r2, [pc, #512]	@ (8002714 <HAL_RCC_OscConfig+0x288>)
 8002514:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002518:	6013      	str	r3, [r2, #0]
 800251a:	4b7e      	ldr	r3, [pc, #504]	@ (8002714 <HAL_RCC_OscConfig+0x288>)
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	4a7d      	ldr	r2, [pc, #500]	@ (8002714 <HAL_RCC_OscConfig+0x288>)
 8002520:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002524:	6013      	str	r3, [r2, #0]
 8002526:	e01d      	b.n	8002564 <HAL_RCC_OscConfig+0xd8>
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	685b      	ldr	r3, [r3, #4]
 800252c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002530:	d10c      	bne.n	800254c <HAL_RCC_OscConfig+0xc0>
 8002532:	4b78      	ldr	r3, [pc, #480]	@ (8002714 <HAL_RCC_OscConfig+0x288>)
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	4a77      	ldr	r2, [pc, #476]	@ (8002714 <HAL_RCC_OscConfig+0x288>)
 8002538:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800253c:	6013      	str	r3, [r2, #0]
 800253e:	4b75      	ldr	r3, [pc, #468]	@ (8002714 <HAL_RCC_OscConfig+0x288>)
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	4a74      	ldr	r2, [pc, #464]	@ (8002714 <HAL_RCC_OscConfig+0x288>)
 8002544:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002548:	6013      	str	r3, [r2, #0]
 800254a:	e00b      	b.n	8002564 <HAL_RCC_OscConfig+0xd8>
 800254c:	4b71      	ldr	r3, [pc, #452]	@ (8002714 <HAL_RCC_OscConfig+0x288>)
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	4a70      	ldr	r2, [pc, #448]	@ (8002714 <HAL_RCC_OscConfig+0x288>)
 8002552:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002556:	6013      	str	r3, [r2, #0]
 8002558:	4b6e      	ldr	r3, [pc, #440]	@ (8002714 <HAL_RCC_OscConfig+0x288>)
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	4a6d      	ldr	r2, [pc, #436]	@ (8002714 <HAL_RCC_OscConfig+0x288>)
 800255e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002562:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	685b      	ldr	r3, [r3, #4]
 8002568:	2b00      	cmp	r3, #0
 800256a:	d013      	beq.n	8002594 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800256c:	f7fe fe86 	bl	800127c <HAL_GetTick>
 8002570:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002572:	e008      	b.n	8002586 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002574:	f7fe fe82 	bl	800127c <HAL_GetTick>
 8002578:	4602      	mov	r2, r0
 800257a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800257c:	1ad3      	subs	r3, r2, r3
 800257e:	2b64      	cmp	r3, #100	@ 0x64
 8002580:	d901      	bls.n	8002586 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002582:	2303      	movs	r3, #3
 8002584:	e3d4      	b.n	8002d30 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002586:	4b63      	ldr	r3, [pc, #396]	@ (8002714 <HAL_RCC_OscConfig+0x288>)
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800258e:	2b00      	cmp	r3, #0
 8002590:	d0f0      	beq.n	8002574 <HAL_RCC_OscConfig+0xe8>
 8002592:	e014      	b.n	80025be <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002594:	f7fe fe72 	bl	800127c <HAL_GetTick>
 8002598:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800259a:	e008      	b.n	80025ae <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800259c:	f7fe fe6e 	bl	800127c <HAL_GetTick>
 80025a0:	4602      	mov	r2, r0
 80025a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025a4:	1ad3      	subs	r3, r2, r3
 80025a6:	2b64      	cmp	r3, #100	@ 0x64
 80025a8:	d901      	bls.n	80025ae <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80025aa:	2303      	movs	r3, #3
 80025ac:	e3c0      	b.n	8002d30 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80025ae:	4b59      	ldr	r3, [pc, #356]	@ (8002714 <HAL_RCC_OscConfig+0x288>)
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d1f0      	bne.n	800259c <HAL_RCC_OscConfig+0x110>
 80025ba:	e000      	b.n	80025be <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80025bc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	f003 0302 	and.w	r3, r3, #2
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	f000 80ca 	beq.w	8002760 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80025cc:	4b51      	ldr	r3, [pc, #324]	@ (8002714 <HAL_RCC_OscConfig+0x288>)
 80025ce:	691b      	ldr	r3, [r3, #16]
 80025d0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80025d4:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80025d6:	4b4f      	ldr	r3, [pc, #316]	@ (8002714 <HAL_RCC_OscConfig+0x288>)
 80025d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025da:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80025dc:	6a3b      	ldr	r3, [r7, #32]
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d007      	beq.n	80025f2 <HAL_RCC_OscConfig+0x166>
 80025e2:	6a3b      	ldr	r3, [r7, #32]
 80025e4:	2b18      	cmp	r3, #24
 80025e6:	d156      	bne.n	8002696 <HAL_RCC_OscConfig+0x20a>
 80025e8:	69fb      	ldr	r3, [r7, #28]
 80025ea:	f003 0303 	and.w	r3, r3, #3
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d151      	bne.n	8002696 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80025f2:	4b48      	ldr	r3, [pc, #288]	@ (8002714 <HAL_RCC_OscConfig+0x288>)
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	f003 0304 	and.w	r3, r3, #4
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d005      	beq.n	800260a <HAL_RCC_OscConfig+0x17e>
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	68db      	ldr	r3, [r3, #12]
 8002602:	2b00      	cmp	r3, #0
 8002604:	d101      	bne.n	800260a <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8002606:	2301      	movs	r3, #1
 8002608:	e392      	b.n	8002d30 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800260a:	4b42      	ldr	r3, [pc, #264]	@ (8002714 <HAL_RCC_OscConfig+0x288>)
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	f023 0219 	bic.w	r2, r3, #25
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	68db      	ldr	r3, [r3, #12]
 8002616:	493f      	ldr	r1, [pc, #252]	@ (8002714 <HAL_RCC_OscConfig+0x288>)
 8002618:	4313      	orrs	r3, r2
 800261a:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800261c:	f7fe fe2e 	bl	800127c <HAL_GetTick>
 8002620:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002622:	e008      	b.n	8002636 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002624:	f7fe fe2a 	bl	800127c <HAL_GetTick>
 8002628:	4602      	mov	r2, r0
 800262a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800262c:	1ad3      	subs	r3, r2, r3
 800262e:	2b02      	cmp	r3, #2
 8002630:	d901      	bls.n	8002636 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8002632:	2303      	movs	r3, #3
 8002634:	e37c      	b.n	8002d30 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002636:	4b37      	ldr	r3, [pc, #220]	@ (8002714 <HAL_RCC_OscConfig+0x288>)
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	f003 0304 	and.w	r3, r3, #4
 800263e:	2b00      	cmp	r3, #0
 8002640:	d0f0      	beq.n	8002624 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002642:	f7fe fe27 	bl	8001294 <HAL_GetREVID>
 8002646:	4603      	mov	r3, r0
 8002648:	f241 0203 	movw	r2, #4099	@ 0x1003
 800264c:	4293      	cmp	r3, r2
 800264e:	d817      	bhi.n	8002680 <HAL_RCC_OscConfig+0x1f4>
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	691b      	ldr	r3, [r3, #16]
 8002654:	2b40      	cmp	r3, #64	@ 0x40
 8002656:	d108      	bne.n	800266a <HAL_RCC_OscConfig+0x1de>
 8002658:	4b2e      	ldr	r3, [pc, #184]	@ (8002714 <HAL_RCC_OscConfig+0x288>)
 800265a:	685b      	ldr	r3, [r3, #4]
 800265c:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8002660:	4a2c      	ldr	r2, [pc, #176]	@ (8002714 <HAL_RCC_OscConfig+0x288>)
 8002662:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002666:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002668:	e07a      	b.n	8002760 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800266a:	4b2a      	ldr	r3, [pc, #168]	@ (8002714 <HAL_RCC_OscConfig+0x288>)
 800266c:	685b      	ldr	r3, [r3, #4]
 800266e:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	691b      	ldr	r3, [r3, #16]
 8002676:	031b      	lsls	r3, r3, #12
 8002678:	4926      	ldr	r1, [pc, #152]	@ (8002714 <HAL_RCC_OscConfig+0x288>)
 800267a:	4313      	orrs	r3, r2
 800267c:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800267e:	e06f      	b.n	8002760 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002680:	4b24      	ldr	r3, [pc, #144]	@ (8002714 <HAL_RCC_OscConfig+0x288>)
 8002682:	685b      	ldr	r3, [r3, #4]
 8002684:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	691b      	ldr	r3, [r3, #16]
 800268c:	061b      	lsls	r3, r3, #24
 800268e:	4921      	ldr	r1, [pc, #132]	@ (8002714 <HAL_RCC_OscConfig+0x288>)
 8002690:	4313      	orrs	r3, r2
 8002692:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002694:	e064      	b.n	8002760 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	68db      	ldr	r3, [r3, #12]
 800269a:	2b00      	cmp	r3, #0
 800269c:	d047      	beq.n	800272e <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800269e:	4b1d      	ldr	r3, [pc, #116]	@ (8002714 <HAL_RCC_OscConfig+0x288>)
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	f023 0219 	bic.w	r2, r3, #25
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	68db      	ldr	r3, [r3, #12]
 80026aa:	491a      	ldr	r1, [pc, #104]	@ (8002714 <HAL_RCC_OscConfig+0x288>)
 80026ac:	4313      	orrs	r3, r2
 80026ae:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026b0:	f7fe fde4 	bl	800127c <HAL_GetTick>
 80026b4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80026b6:	e008      	b.n	80026ca <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80026b8:	f7fe fde0 	bl	800127c <HAL_GetTick>
 80026bc:	4602      	mov	r2, r0
 80026be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026c0:	1ad3      	subs	r3, r2, r3
 80026c2:	2b02      	cmp	r3, #2
 80026c4:	d901      	bls.n	80026ca <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 80026c6:	2303      	movs	r3, #3
 80026c8:	e332      	b.n	8002d30 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80026ca:	4b12      	ldr	r3, [pc, #72]	@ (8002714 <HAL_RCC_OscConfig+0x288>)
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	f003 0304 	and.w	r3, r3, #4
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d0f0      	beq.n	80026b8 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80026d6:	f7fe fddd 	bl	8001294 <HAL_GetREVID>
 80026da:	4603      	mov	r3, r0
 80026dc:	f241 0203 	movw	r2, #4099	@ 0x1003
 80026e0:	4293      	cmp	r3, r2
 80026e2:	d819      	bhi.n	8002718 <HAL_RCC_OscConfig+0x28c>
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	691b      	ldr	r3, [r3, #16]
 80026e8:	2b40      	cmp	r3, #64	@ 0x40
 80026ea:	d108      	bne.n	80026fe <HAL_RCC_OscConfig+0x272>
 80026ec:	4b09      	ldr	r3, [pc, #36]	@ (8002714 <HAL_RCC_OscConfig+0x288>)
 80026ee:	685b      	ldr	r3, [r3, #4]
 80026f0:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 80026f4:	4a07      	ldr	r2, [pc, #28]	@ (8002714 <HAL_RCC_OscConfig+0x288>)
 80026f6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80026fa:	6053      	str	r3, [r2, #4]
 80026fc:	e030      	b.n	8002760 <HAL_RCC_OscConfig+0x2d4>
 80026fe:	4b05      	ldr	r3, [pc, #20]	@ (8002714 <HAL_RCC_OscConfig+0x288>)
 8002700:	685b      	ldr	r3, [r3, #4]
 8002702:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	691b      	ldr	r3, [r3, #16]
 800270a:	031b      	lsls	r3, r3, #12
 800270c:	4901      	ldr	r1, [pc, #4]	@ (8002714 <HAL_RCC_OscConfig+0x288>)
 800270e:	4313      	orrs	r3, r2
 8002710:	604b      	str	r3, [r1, #4]
 8002712:	e025      	b.n	8002760 <HAL_RCC_OscConfig+0x2d4>
 8002714:	58024400 	.word	0x58024400
 8002718:	4b9a      	ldr	r3, [pc, #616]	@ (8002984 <HAL_RCC_OscConfig+0x4f8>)
 800271a:	685b      	ldr	r3, [r3, #4]
 800271c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	691b      	ldr	r3, [r3, #16]
 8002724:	061b      	lsls	r3, r3, #24
 8002726:	4997      	ldr	r1, [pc, #604]	@ (8002984 <HAL_RCC_OscConfig+0x4f8>)
 8002728:	4313      	orrs	r3, r2
 800272a:	604b      	str	r3, [r1, #4]
 800272c:	e018      	b.n	8002760 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800272e:	4b95      	ldr	r3, [pc, #596]	@ (8002984 <HAL_RCC_OscConfig+0x4f8>)
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	4a94      	ldr	r2, [pc, #592]	@ (8002984 <HAL_RCC_OscConfig+0x4f8>)
 8002734:	f023 0301 	bic.w	r3, r3, #1
 8002738:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800273a:	f7fe fd9f 	bl	800127c <HAL_GetTick>
 800273e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002740:	e008      	b.n	8002754 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002742:	f7fe fd9b 	bl	800127c <HAL_GetTick>
 8002746:	4602      	mov	r2, r0
 8002748:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800274a:	1ad3      	subs	r3, r2, r3
 800274c:	2b02      	cmp	r3, #2
 800274e:	d901      	bls.n	8002754 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8002750:	2303      	movs	r3, #3
 8002752:	e2ed      	b.n	8002d30 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002754:	4b8b      	ldr	r3, [pc, #556]	@ (8002984 <HAL_RCC_OscConfig+0x4f8>)
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	f003 0304 	and.w	r3, r3, #4
 800275c:	2b00      	cmp	r3, #0
 800275e:	d1f0      	bne.n	8002742 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	f003 0310 	and.w	r3, r3, #16
 8002768:	2b00      	cmp	r3, #0
 800276a:	f000 80a9 	beq.w	80028c0 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800276e:	4b85      	ldr	r3, [pc, #532]	@ (8002984 <HAL_RCC_OscConfig+0x4f8>)
 8002770:	691b      	ldr	r3, [r3, #16]
 8002772:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002776:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002778:	4b82      	ldr	r3, [pc, #520]	@ (8002984 <HAL_RCC_OscConfig+0x4f8>)
 800277a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800277c:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800277e:	69bb      	ldr	r3, [r7, #24]
 8002780:	2b08      	cmp	r3, #8
 8002782:	d007      	beq.n	8002794 <HAL_RCC_OscConfig+0x308>
 8002784:	69bb      	ldr	r3, [r7, #24]
 8002786:	2b18      	cmp	r3, #24
 8002788:	d13a      	bne.n	8002800 <HAL_RCC_OscConfig+0x374>
 800278a:	697b      	ldr	r3, [r7, #20]
 800278c:	f003 0303 	and.w	r3, r3, #3
 8002790:	2b01      	cmp	r3, #1
 8002792:	d135      	bne.n	8002800 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002794:	4b7b      	ldr	r3, [pc, #492]	@ (8002984 <HAL_RCC_OscConfig+0x4f8>)
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800279c:	2b00      	cmp	r3, #0
 800279e:	d005      	beq.n	80027ac <HAL_RCC_OscConfig+0x320>
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	69db      	ldr	r3, [r3, #28]
 80027a4:	2b80      	cmp	r3, #128	@ 0x80
 80027a6:	d001      	beq.n	80027ac <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 80027a8:	2301      	movs	r3, #1
 80027aa:	e2c1      	b.n	8002d30 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80027ac:	f7fe fd72 	bl	8001294 <HAL_GetREVID>
 80027b0:	4603      	mov	r3, r0
 80027b2:	f241 0203 	movw	r2, #4099	@ 0x1003
 80027b6:	4293      	cmp	r3, r2
 80027b8:	d817      	bhi.n	80027ea <HAL_RCC_OscConfig+0x35e>
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	6a1b      	ldr	r3, [r3, #32]
 80027be:	2b20      	cmp	r3, #32
 80027c0:	d108      	bne.n	80027d4 <HAL_RCC_OscConfig+0x348>
 80027c2:	4b70      	ldr	r3, [pc, #448]	@ (8002984 <HAL_RCC_OscConfig+0x4f8>)
 80027c4:	685b      	ldr	r3, [r3, #4]
 80027c6:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 80027ca:	4a6e      	ldr	r2, [pc, #440]	@ (8002984 <HAL_RCC_OscConfig+0x4f8>)
 80027cc:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80027d0:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80027d2:	e075      	b.n	80028c0 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80027d4:	4b6b      	ldr	r3, [pc, #428]	@ (8002984 <HAL_RCC_OscConfig+0x4f8>)
 80027d6:	685b      	ldr	r3, [r3, #4]
 80027d8:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	6a1b      	ldr	r3, [r3, #32]
 80027e0:	069b      	lsls	r3, r3, #26
 80027e2:	4968      	ldr	r1, [pc, #416]	@ (8002984 <HAL_RCC_OscConfig+0x4f8>)
 80027e4:	4313      	orrs	r3, r2
 80027e6:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80027e8:	e06a      	b.n	80028c0 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80027ea:	4b66      	ldr	r3, [pc, #408]	@ (8002984 <HAL_RCC_OscConfig+0x4f8>)
 80027ec:	68db      	ldr	r3, [r3, #12]
 80027ee:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	6a1b      	ldr	r3, [r3, #32]
 80027f6:	061b      	lsls	r3, r3, #24
 80027f8:	4962      	ldr	r1, [pc, #392]	@ (8002984 <HAL_RCC_OscConfig+0x4f8>)
 80027fa:	4313      	orrs	r3, r2
 80027fc:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80027fe:	e05f      	b.n	80028c0 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	69db      	ldr	r3, [r3, #28]
 8002804:	2b00      	cmp	r3, #0
 8002806:	d042      	beq.n	800288e <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8002808:	4b5e      	ldr	r3, [pc, #376]	@ (8002984 <HAL_RCC_OscConfig+0x4f8>)
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	4a5d      	ldr	r2, [pc, #372]	@ (8002984 <HAL_RCC_OscConfig+0x4f8>)
 800280e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002812:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002814:	f7fe fd32 	bl	800127c <HAL_GetTick>
 8002818:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800281a:	e008      	b.n	800282e <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800281c:	f7fe fd2e 	bl	800127c <HAL_GetTick>
 8002820:	4602      	mov	r2, r0
 8002822:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002824:	1ad3      	subs	r3, r2, r3
 8002826:	2b02      	cmp	r3, #2
 8002828:	d901      	bls.n	800282e <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 800282a:	2303      	movs	r3, #3
 800282c:	e280      	b.n	8002d30 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800282e:	4b55      	ldr	r3, [pc, #340]	@ (8002984 <HAL_RCC_OscConfig+0x4f8>)
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002836:	2b00      	cmp	r3, #0
 8002838:	d0f0      	beq.n	800281c <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800283a:	f7fe fd2b 	bl	8001294 <HAL_GetREVID>
 800283e:	4603      	mov	r3, r0
 8002840:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002844:	4293      	cmp	r3, r2
 8002846:	d817      	bhi.n	8002878 <HAL_RCC_OscConfig+0x3ec>
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	6a1b      	ldr	r3, [r3, #32]
 800284c:	2b20      	cmp	r3, #32
 800284e:	d108      	bne.n	8002862 <HAL_RCC_OscConfig+0x3d6>
 8002850:	4b4c      	ldr	r3, [pc, #304]	@ (8002984 <HAL_RCC_OscConfig+0x4f8>)
 8002852:	685b      	ldr	r3, [r3, #4]
 8002854:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8002858:	4a4a      	ldr	r2, [pc, #296]	@ (8002984 <HAL_RCC_OscConfig+0x4f8>)
 800285a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800285e:	6053      	str	r3, [r2, #4]
 8002860:	e02e      	b.n	80028c0 <HAL_RCC_OscConfig+0x434>
 8002862:	4b48      	ldr	r3, [pc, #288]	@ (8002984 <HAL_RCC_OscConfig+0x4f8>)
 8002864:	685b      	ldr	r3, [r3, #4]
 8002866:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	6a1b      	ldr	r3, [r3, #32]
 800286e:	069b      	lsls	r3, r3, #26
 8002870:	4944      	ldr	r1, [pc, #272]	@ (8002984 <HAL_RCC_OscConfig+0x4f8>)
 8002872:	4313      	orrs	r3, r2
 8002874:	604b      	str	r3, [r1, #4]
 8002876:	e023      	b.n	80028c0 <HAL_RCC_OscConfig+0x434>
 8002878:	4b42      	ldr	r3, [pc, #264]	@ (8002984 <HAL_RCC_OscConfig+0x4f8>)
 800287a:	68db      	ldr	r3, [r3, #12]
 800287c:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	6a1b      	ldr	r3, [r3, #32]
 8002884:	061b      	lsls	r3, r3, #24
 8002886:	493f      	ldr	r1, [pc, #252]	@ (8002984 <HAL_RCC_OscConfig+0x4f8>)
 8002888:	4313      	orrs	r3, r2
 800288a:	60cb      	str	r3, [r1, #12]
 800288c:	e018      	b.n	80028c0 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800288e:	4b3d      	ldr	r3, [pc, #244]	@ (8002984 <HAL_RCC_OscConfig+0x4f8>)
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	4a3c      	ldr	r2, [pc, #240]	@ (8002984 <HAL_RCC_OscConfig+0x4f8>)
 8002894:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002898:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800289a:	f7fe fcef 	bl	800127c <HAL_GetTick>
 800289e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80028a0:	e008      	b.n	80028b4 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80028a2:	f7fe fceb 	bl	800127c <HAL_GetTick>
 80028a6:	4602      	mov	r2, r0
 80028a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028aa:	1ad3      	subs	r3, r2, r3
 80028ac:	2b02      	cmp	r3, #2
 80028ae:	d901      	bls.n	80028b4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80028b0:	2303      	movs	r3, #3
 80028b2:	e23d      	b.n	8002d30 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80028b4:	4b33      	ldr	r3, [pc, #204]	@ (8002984 <HAL_RCC_OscConfig+0x4f8>)
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d1f0      	bne.n	80028a2 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	f003 0308 	and.w	r3, r3, #8
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d036      	beq.n	800293a <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	695b      	ldr	r3, [r3, #20]
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d019      	beq.n	8002908 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80028d4:	4b2b      	ldr	r3, [pc, #172]	@ (8002984 <HAL_RCC_OscConfig+0x4f8>)
 80028d6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80028d8:	4a2a      	ldr	r2, [pc, #168]	@ (8002984 <HAL_RCC_OscConfig+0x4f8>)
 80028da:	f043 0301 	orr.w	r3, r3, #1
 80028de:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80028e0:	f7fe fccc 	bl	800127c <HAL_GetTick>
 80028e4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80028e6:	e008      	b.n	80028fa <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80028e8:	f7fe fcc8 	bl	800127c <HAL_GetTick>
 80028ec:	4602      	mov	r2, r0
 80028ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028f0:	1ad3      	subs	r3, r2, r3
 80028f2:	2b02      	cmp	r3, #2
 80028f4:	d901      	bls.n	80028fa <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 80028f6:	2303      	movs	r3, #3
 80028f8:	e21a      	b.n	8002d30 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80028fa:	4b22      	ldr	r3, [pc, #136]	@ (8002984 <HAL_RCC_OscConfig+0x4f8>)
 80028fc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80028fe:	f003 0302 	and.w	r3, r3, #2
 8002902:	2b00      	cmp	r3, #0
 8002904:	d0f0      	beq.n	80028e8 <HAL_RCC_OscConfig+0x45c>
 8002906:	e018      	b.n	800293a <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002908:	4b1e      	ldr	r3, [pc, #120]	@ (8002984 <HAL_RCC_OscConfig+0x4f8>)
 800290a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800290c:	4a1d      	ldr	r2, [pc, #116]	@ (8002984 <HAL_RCC_OscConfig+0x4f8>)
 800290e:	f023 0301 	bic.w	r3, r3, #1
 8002912:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002914:	f7fe fcb2 	bl	800127c <HAL_GetTick>
 8002918:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800291a:	e008      	b.n	800292e <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800291c:	f7fe fcae 	bl	800127c <HAL_GetTick>
 8002920:	4602      	mov	r2, r0
 8002922:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002924:	1ad3      	subs	r3, r2, r3
 8002926:	2b02      	cmp	r3, #2
 8002928:	d901      	bls.n	800292e <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 800292a:	2303      	movs	r3, #3
 800292c:	e200      	b.n	8002d30 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800292e:	4b15      	ldr	r3, [pc, #84]	@ (8002984 <HAL_RCC_OscConfig+0x4f8>)
 8002930:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002932:	f003 0302 	and.w	r3, r3, #2
 8002936:	2b00      	cmp	r3, #0
 8002938:	d1f0      	bne.n	800291c <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	f003 0320 	and.w	r3, r3, #32
 8002942:	2b00      	cmp	r3, #0
 8002944:	d039      	beq.n	80029ba <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	699b      	ldr	r3, [r3, #24]
 800294a:	2b00      	cmp	r3, #0
 800294c:	d01c      	beq.n	8002988 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800294e:	4b0d      	ldr	r3, [pc, #52]	@ (8002984 <HAL_RCC_OscConfig+0x4f8>)
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	4a0c      	ldr	r2, [pc, #48]	@ (8002984 <HAL_RCC_OscConfig+0x4f8>)
 8002954:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002958:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800295a:	f7fe fc8f 	bl	800127c <HAL_GetTick>
 800295e:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002960:	e008      	b.n	8002974 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002962:	f7fe fc8b 	bl	800127c <HAL_GetTick>
 8002966:	4602      	mov	r2, r0
 8002968:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800296a:	1ad3      	subs	r3, r2, r3
 800296c:	2b02      	cmp	r3, #2
 800296e:	d901      	bls.n	8002974 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8002970:	2303      	movs	r3, #3
 8002972:	e1dd      	b.n	8002d30 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002974:	4b03      	ldr	r3, [pc, #12]	@ (8002984 <HAL_RCC_OscConfig+0x4f8>)
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800297c:	2b00      	cmp	r3, #0
 800297e:	d0f0      	beq.n	8002962 <HAL_RCC_OscConfig+0x4d6>
 8002980:	e01b      	b.n	80029ba <HAL_RCC_OscConfig+0x52e>
 8002982:	bf00      	nop
 8002984:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002988:	4b9b      	ldr	r3, [pc, #620]	@ (8002bf8 <HAL_RCC_OscConfig+0x76c>)
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	4a9a      	ldr	r2, [pc, #616]	@ (8002bf8 <HAL_RCC_OscConfig+0x76c>)
 800298e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002992:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8002994:	f7fe fc72 	bl	800127c <HAL_GetTick>
 8002998:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800299a:	e008      	b.n	80029ae <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800299c:	f7fe fc6e 	bl	800127c <HAL_GetTick>
 80029a0:	4602      	mov	r2, r0
 80029a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029a4:	1ad3      	subs	r3, r2, r3
 80029a6:	2b02      	cmp	r3, #2
 80029a8:	d901      	bls.n	80029ae <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 80029aa:	2303      	movs	r3, #3
 80029ac:	e1c0      	b.n	8002d30 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80029ae:	4b92      	ldr	r3, [pc, #584]	@ (8002bf8 <HAL_RCC_OscConfig+0x76c>)
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d1f0      	bne.n	800299c <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	f003 0304 	and.w	r3, r3, #4
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	f000 8081 	beq.w	8002aca <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80029c8:	4b8c      	ldr	r3, [pc, #560]	@ (8002bfc <HAL_RCC_OscConfig+0x770>)
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	4a8b      	ldr	r2, [pc, #556]	@ (8002bfc <HAL_RCC_OscConfig+0x770>)
 80029ce:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80029d2:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80029d4:	f7fe fc52 	bl	800127c <HAL_GetTick>
 80029d8:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80029da:	e008      	b.n	80029ee <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80029dc:	f7fe fc4e 	bl	800127c <HAL_GetTick>
 80029e0:	4602      	mov	r2, r0
 80029e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029e4:	1ad3      	subs	r3, r2, r3
 80029e6:	2b64      	cmp	r3, #100	@ 0x64
 80029e8:	d901      	bls.n	80029ee <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 80029ea:	2303      	movs	r3, #3
 80029ec:	e1a0      	b.n	8002d30 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80029ee:	4b83      	ldr	r3, [pc, #524]	@ (8002bfc <HAL_RCC_OscConfig+0x770>)
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d0f0      	beq.n	80029dc <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	689b      	ldr	r3, [r3, #8]
 80029fe:	2b01      	cmp	r3, #1
 8002a00:	d106      	bne.n	8002a10 <HAL_RCC_OscConfig+0x584>
 8002a02:	4b7d      	ldr	r3, [pc, #500]	@ (8002bf8 <HAL_RCC_OscConfig+0x76c>)
 8002a04:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a06:	4a7c      	ldr	r2, [pc, #496]	@ (8002bf8 <HAL_RCC_OscConfig+0x76c>)
 8002a08:	f043 0301 	orr.w	r3, r3, #1
 8002a0c:	6713      	str	r3, [r2, #112]	@ 0x70
 8002a0e:	e02d      	b.n	8002a6c <HAL_RCC_OscConfig+0x5e0>
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	689b      	ldr	r3, [r3, #8]
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d10c      	bne.n	8002a32 <HAL_RCC_OscConfig+0x5a6>
 8002a18:	4b77      	ldr	r3, [pc, #476]	@ (8002bf8 <HAL_RCC_OscConfig+0x76c>)
 8002a1a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a1c:	4a76      	ldr	r2, [pc, #472]	@ (8002bf8 <HAL_RCC_OscConfig+0x76c>)
 8002a1e:	f023 0301 	bic.w	r3, r3, #1
 8002a22:	6713      	str	r3, [r2, #112]	@ 0x70
 8002a24:	4b74      	ldr	r3, [pc, #464]	@ (8002bf8 <HAL_RCC_OscConfig+0x76c>)
 8002a26:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a28:	4a73      	ldr	r2, [pc, #460]	@ (8002bf8 <HAL_RCC_OscConfig+0x76c>)
 8002a2a:	f023 0304 	bic.w	r3, r3, #4
 8002a2e:	6713      	str	r3, [r2, #112]	@ 0x70
 8002a30:	e01c      	b.n	8002a6c <HAL_RCC_OscConfig+0x5e0>
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	689b      	ldr	r3, [r3, #8]
 8002a36:	2b05      	cmp	r3, #5
 8002a38:	d10c      	bne.n	8002a54 <HAL_RCC_OscConfig+0x5c8>
 8002a3a:	4b6f      	ldr	r3, [pc, #444]	@ (8002bf8 <HAL_RCC_OscConfig+0x76c>)
 8002a3c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a3e:	4a6e      	ldr	r2, [pc, #440]	@ (8002bf8 <HAL_RCC_OscConfig+0x76c>)
 8002a40:	f043 0304 	orr.w	r3, r3, #4
 8002a44:	6713      	str	r3, [r2, #112]	@ 0x70
 8002a46:	4b6c      	ldr	r3, [pc, #432]	@ (8002bf8 <HAL_RCC_OscConfig+0x76c>)
 8002a48:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a4a:	4a6b      	ldr	r2, [pc, #428]	@ (8002bf8 <HAL_RCC_OscConfig+0x76c>)
 8002a4c:	f043 0301 	orr.w	r3, r3, #1
 8002a50:	6713      	str	r3, [r2, #112]	@ 0x70
 8002a52:	e00b      	b.n	8002a6c <HAL_RCC_OscConfig+0x5e0>
 8002a54:	4b68      	ldr	r3, [pc, #416]	@ (8002bf8 <HAL_RCC_OscConfig+0x76c>)
 8002a56:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a58:	4a67      	ldr	r2, [pc, #412]	@ (8002bf8 <HAL_RCC_OscConfig+0x76c>)
 8002a5a:	f023 0301 	bic.w	r3, r3, #1
 8002a5e:	6713      	str	r3, [r2, #112]	@ 0x70
 8002a60:	4b65      	ldr	r3, [pc, #404]	@ (8002bf8 <HAL_RCC_OscConfig+0x76c>)
 8002a62:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a64:	4a64      	ldr	r2, [pc, #400]	@ (8002bf8 <HAL_RCC_OscConfig+0x76c>)
 8002a66:	f023 0304 	bic.w	r3, r3, #4
 8002a6a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	689b      	ldr	r3, [r3, #8]
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d015      	beq.n	8002aa0 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a74:	f7fe fc02 	bl	800127c <HAL_GetTick>
 8002a78:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002a7a:	e00a      	b.n	8002a92 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a7c:	f7fe fbfe 	bl	800127c <HAL_GetTick>
 8002a80:	4602      	mov	r2, r0
 8002a82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a84:	1ad3      	subs	r3, r2, r3
 8002a86:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002a8a:	4293      	cmp	r3, r2
 8002a8c:	d901      	bls.n	8002a92 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8002a8e:	2303      	movs	r3, #3
 8002a90:	e14e      	b.n	8002d30 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002a92:	4b59      	ldr	r3, [pc, #356]	@ (8002bf8 <HAL_RCC_OscConfig+0x76c>)
 8002a94:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a96:	f003 0302 	and.w	r3, r3, #2
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d0ee      	beq.n	8002a7c <HAL_RCC_OscConfig+0x5f0>
 8002a9e:	e014      	b.n	8002aca <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002aa0:	f7fe fbec 	bl	800127c <HAL_GetTick>
 8002aa4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002aa6:	e00a      	b.n	8002abe <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002aa8:	f7fe fbe8 	bl	800127c <HAL_GetTick>
 8002aac:	4602      	mov	r2, r0
 8002aae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ab0:	1ad3      	subs	r3, r2, r3
 8002ab2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002ab6:	4293      	cmp	r3, r2
 8002ab8:	d901      	bls.n	8002abe <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8002aba:	2303      	movs	r3, #3
 8002abc:	e138      	b.n	8002d30 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002abe:	4b4e      	ldr	r3, [pc, #312]	@ (8002bf8 <HAL_RCC_OscConfig+0x76c>)
 8002ac0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ac2:	f003 0302 	and.w	r3, r3, #2
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d1ee      	bne.n	8002aa8 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	f000 812d 	beq.w	8002d2e <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8002ad4:	4b48      	ldr	r3, [pc, #288]	@ (8002bf8 <HAL_RCC_OscConfig+0x76c>)
 8002ad6:	691b      	ldr	r3, [r3, #16]
 8002ad8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002adc:	2b18      	cmp	r3, #24
 8002ade:	f000 80bd 	beq.w	8002c5c <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ae6:	2b02      	cmp	r3, #2
 8002ae8:	f040 809e 	bne.w	8002c28 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002aec:	4b42      	ldr	r3, [pc, #264]	@ (8002bf8 <HAL_RCC_OscConfig+0x76c>)
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	4a41      	ldr	r2, [pc, #260]	@ (8002bf8 <HAL_RCC_OscConfig+0x76c>)
 8002af2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002af6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002af8:	f7fe fbc0 	bl	800127c <HAL_GetTick>
 8002afc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002afe:	e008      	b.n	8002b12 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b00:	f7fe fbbc 	bl	800127c <HAL_GetTick>
 8002b04:	4602      	mov	r2, r0
 8002b06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b08:	1ad3      	subs	r3, r2, r3
 8002b0a:	2b02      	cmp	r3, #2
 8002b0c:	d901      	bls.n	8002b12 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8002b0e:	2303      	movs	r3, #3
 8002b10:	e10e      	b.n	8002d30 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002b12:	4b39      	ldr	r3, [pc, #228]	@ (8002bf8 <HAL_RCC_OscConfig+0x76c>)
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d1f0      	bne.n	8002b00 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002b1e:	4b36      	ldr	r3, [pc, #216]	@ (8002bf8 <HAL_RCC_OscConfig+0x76c>)
 8002b20:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002b22:	4b37      	ldr	r3, [pc, #220]	@ (8002c00 <HAL_RCC_OscConfig+0x774>)
 8002b24:	4013      	ands	r3, r2
 8002b26:	687a      	ldr	r2, [r7, #4]
 8002b28:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8002b2a:	687a      	ldr	r2, [r7, #4]
 8002b2c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8002b2e:	0112      	lsls	r2, r2, #4
 8002b30:	430a      	orrs	r2, r1
 8002b32:	4931      	ldr	r1, [pc, #196]	@ (8002bf8 <HAL_RCC_OscConfig+0x76c>)
 8002b34:	4313      	orrs	r3, r2
 8002b36:	628b      	str	r3, [r1, #40]	@ 0x28
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b3c:	3b01      	subs	r3, #1
 8002b3e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002b46:	3b01      	subs	r3, #1
 8002b48:	025b      	lsls	r3, r3, #9
 8002b4a:	b29b      	uxth	r3, r3
 8002b4c:	431a      	orrs	r2, r3
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002b52:	3b01      	subs	r3, #1
 8002b54:	041b      	lsls	r3, r3, #16
 8002b56:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8002b5a:	431a      	orrs	r2, r3
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002b60:	3b01      	subs	r3, #1
 8002b62:	061b      	lsls	r3, r3, #24
 8002b64:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8002b68:	4923      	ldr	r1, [pc, #140]	@ (8002bf8 <HAL_RCC_OscConfig+0x76c>)
 8002b6a:	4313      	orrs	r3, r2
 8002b6c:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8002b6e:	4b22      	ldr	r3, [pc, #136]	@ (8002bf8 <HAL_RCC_OscConfig+0x76c>)
 8002b70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b72:	4a21      	ldr	r2, [pc, #132]	@ (8002bf8 <HAL_RCC_OscConfig+0x76c>)
 8002b74:	f023 0301 	bic.w	r3, r3, #1
 8002b78:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8002b7a:	4b1f      	ldr	r3, [pc, #124]	@ (8002bf8 <HAL_RCC_OscConfig+0x76c>)
 8002b7c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002b7e:	4b21      	ldr	r3, [pc, #132]	@ (8002c04 <HAL_RCC_OscConfig+0x778>)
 8002b80:	4013      	ands	r3, r2
 8002b82:	687a      	ldr	r2, [r7, #4]
 8002b84:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002b86:	00d2      	lsls	r2, r2, #3
 8002b88:	491b      	ldr	r1, [pc, #108]	@ (8002bf8 <HAL_RCC_OscConfig+0x76c>)
 8002b8a:	4313      	orrs	r3, r2
 8002b8c:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8002b8e:	4b1a      	ldr	r3, [pc, #104]	@ (8002bf8 <HAL_RCC_OscConfig+0x76c>)
 8002b90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b92:	f023 020c 	bic.w	r2, r3, #12
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b9a:	4917      	ldr	r1, [pc, #92]	@ (8002bf8 <HAL_RCC_OscConfig+0x76c>)
 8002b9c:	4313      	orrs	r3, r2
 8002b9e:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8002ba0:	4b15      	ldr	r3, [pc, #84]	@ (8002bf8 <HAL_RCC_OscConfig+0x76c>)
 8002ba2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ba4:	f023 0202 	bic.w	r2, r3, #2
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002bac:	4912      	ldr	r1, [pc, #72]	@ (8002bf8 <HAL_RCC_OscConfig+0x76c>)
 8002bae:	4313      	orrs	r3, r2
 8002bb0:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8002bb2:	4b11      	ldr	r3, [pc, #68]	@ (8002bf8 <HAL_RCC_OscConfig+0x76c>)
 8002bb4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002bb6:	4a10      	ldr	r2, [pc, #64]	@ (8002bf8 <HAL_RCC_OscConfig+0x76c>)
 8002bb8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002bbc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002bbe:	4b0e      	ldr	r3, [pc, #56]	@ (8002bf8 <HAL_RCC_OscConfig+0x76c>)
 8002bc0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002bc2:	4a0d      	ldr	r2, [pc, #52]	@ (8002bf8 <HAL_RCC_OscConfig+0x76c>)
 8002bc4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002bc8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8002bca:	4b0b      	ldr	r3, [pc, #44]	@ (8002bf8 <HAL_RCC_OscConfig+0x76c>)
 8002bcc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002bce:	4a0a      	ldr	r2, [pc, #40]	@ (8002bf8 <HAL_RCC_OscConfig+0x76c>)
 8002bd0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002bd4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8002bd6:	4b08      	ldr	r3, [pc, #32]	@ (8002bf8 <HAL_RCC_OscConfig+0x76c>)
 8002bd8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002bda:	4a07      	ldr	r2, [pc, #28]	@ (8002bf8 <HAL_RCC_OscConfig+0x76c>)
 8002bdc:	f043 0301 	orr.w	r3, r3, #1
 8002be0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002be2:	4b05      	ldr	r3, [pc, #20]	@ (8002bf8 <HAL_RCC_OscConfig+0x76c>)
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	4a04      	ldr	r2, [pc, #16]	@ (8002bf8 <HAL_RCC_OscConfig+0x76c>)
 8002be8:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002bec:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bee:	f7fe fb45 	bl	800127c <HAL_GetTick>
 8002bf2:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002bf4:	e011      	b.n	8002c1a <HAL_RCC_OscConfig+0x78e>
 8002bf6:	bf00      	nop
 8002bf8:	58024400 	.word	0x58024400
 8002bfc:	58024800 	.word	0x58024800
 8002c00:	fffffc0c 	.word	0xfffffc0c
 8002c04:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c08:	f7fe fb38 	bl	800127c <HAL_GetTick>
 8002c0c:	4602      	mov	r2, r0
 8002c0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c10:	1ad3      	subs	r3, r2, r3
 8002c12:	2b02      	cmp	r3, #2
 8002c14:	d901      	bls.n	8002c1a <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8002c16:	2303      	movs	r3, #3
 8002c18:	e08a      	b.n	8002d30 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002c1a:	4b47      	ldr	r3, [pc, #284]	@ (8002d38 <HAL_RCC_OscConfig+0x8ac>)
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d0f0      	beq.n	8002c08 <HAL_RCC_OscConfig+0x77c>
 8002c26:	e082      	b.n	8002d2e <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c28:	4b43      	ldr	r3, [pc, #268]	@ (8002d38 <HAL_RCC_OscConfig+0x8ac>)
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	4a42      	ldr	r2, [pc, #264]	@ (8002d38 <HAL_RCC_OscConfig+0x8ac>)
 8002c2e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002c32:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c34:	f7fe fb22 	bl	800127c <HAL_GetTick>
 8002c38:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002c3a:	e008      	b.n	8002c4e <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c3c:	f7fe fb1e 	bl	800127c <HAL_GetTick>
 8002c40:	4602      	mov	r2, r0
 8002c42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c44:	1ad3      	subs	r3, r2, r3
 8002c46:	2b02      	cmp	r3, #2
 8002c48:	d901      	bls.n	8002c4e <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8002c4a:	2303      	movs	r3, #3
 8002c4c:	e070      	b.n	8002d30 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002c4e:	4b3a      	ldr	r3, [pc, #232]	@ (8002d38 <HAL_RCC_OscConfig+0x8ac>)
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d1f0      	bne.n	8002c3c <HAL_RCC_OscConfig+0x7b0>
 8002c5a:	e068      	b.n	8002d2e <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8002c5c:	4b36      	ldr	r3, [pc, #216]	@ (8002d38 <HAL_RCC_OscConfig+0x8ac>)
 8002c5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c60:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8002c62:	4b35      	ldr	r3, [pc, #212]	@ (8002d38 <HAL_RCC_OscConfig+0x8ac>)
 8002c64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c66:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c6c:	2b01      	cmp	r3, #1
 8002c6e:	d031      	beq.n	8002cd4 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c70:	693b      	ldr	r3, [r7, #16]
 8002c72:	f003 0203 	and.w	r2, r3, #3
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002c7a:	429a      	cmp	r2, r3
 8002c7c:	d12a      	bne.n	8002cd4 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002c7e:	693b      	ldr	r3, [r7, #16]
 8002c80:	091b      	lsrs	r3, r3, #4
 8002c82:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c8a:	429a      	cmp	r2, r3
 8002c8c:	d122      	bne.n	8002cd4 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c98:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002c9a:	429a      	cmp	r2, r3
 8002c9c:	d11a      	bne.n	8002cd4 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	0a5b      	lsrs	r3, r3, #9
 8002ca2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002caa:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002cac:	429a      	cmp	r2, r3
 8002cae:	d111      	bne.n	8002cd4 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	0c1b      	lsrs	r3, r3, #16
 8002cb4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002cbc:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002cbe:	429a      	cmp	r2, r3
 8002cc0:	d108      	bne.n	8002cd4 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	0e1b      	lsrs	r3, r3, #24
 8002cc6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002cce:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002cd0:	429a      	cmp	r2, r3
 8002cd2:	d001      	beq.n	8002cd8 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8002cd4:	2301      	movs	r3, #1
 8002cd6:	e02b      	b.n	8002d30 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8002cd8:	4b17      	ldr	r3, [pc, #92]	@ (8002d38 <HAL_RCC_OscConfig+0x8ac>)
 8002cda:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002cdc:	08db      	lsrs	r3, r3, #3
 8002cde:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002ce2:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002ce8:	693a      	ldr	r2, [r7, #16]
 8002cea:	429a      	cmp	r2, r3
 8002cec:	d01f      	beq.n	8002d2e <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8002cee:	4b12      	ldr	r3, [pc, #72]	@ (8002d38 <HAL_RCC_OscConfig+0x8ac>)
 8002cf0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002cf2:	4a11      	ldr	r2, [pc, #68]	@ (8002d38 <HAL_RCC_OscConfig+0x8ac>)
 8002cf4:	f023 0301 	bic.w	r3, r3, #1
 8002cf8:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002cfa:	f7fe fabf 	bl	800127c <HAL_GetTick>
 8002cfe:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8002d00:	bf00      	nop
 8002d02:	f7fe fabb 	bl	800127c <HAL_GetTick>
 8002d06:	4602      	mov	r2, r0
 8002d08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d0a:	4293      	cmp	r3, r2
 8002d0c:	d0f9      	beq.n	8002d02 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8002d0e:	4b0a      	ldr	r3, [pc, #40]	@ (8002d38 <HAL_RCC_OscConfig+0x8ac>)
 8002d10:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002d12:	4b0a      	ldr	r3, [pc, #40]	@ (8002d3c <HAL_RCC_OscConfig+0x8b0>)
 8002d14:	4013      	ands	r3, r2
 8002d16:	687a      	ldr	r2, [r7, #4]
 8002d18:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002d1a:	00d2      	lsls	r2, r2, #3
 8002d1c:	4906      	ldr	r1, [pc, #24]	@ (8002d38 <HAL_RCC_OscConfig+0x8ac>)
 8002d1e:	4313      	orrs	r3, r2
 8002d20:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8002d22:	4b05      	ldr	r3, [pc, #20]	@ (8002d38 <HAL_RCC_OscConfig+0x8ac>)
 8002d24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d26:	4a04      	ldr	r2, [pc, #16]	@ (8002d38 <HAL_RCC_OscConfig+0x8ac>)
 8002d28:	f043 0301 	orr.w	r3, r3, #1
 8002d2c:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8002d2e:	2300      	movs	r3, #0
}
 8002d30:	4618      	mov	r0, r3
 8002d32:	3730      	adds	r7, #48	@ 0x30
 8002d34:	46bd      	mov	sp, r7
 8002d36:	bd80      	pop	{r7, pc}
 8002d38:	58024400 	.word	0x58024400
 8002d3c:	ffff0007 	.word	0xffff0007

08002d40 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002d40:	b580      	push	{r7, lr}
 8002d42:	b086      	sub	sp, #24
 8002d44:	af00      	add	r7, sp, #0
 8002d46:	6078      	str	r0, [r7, #4]
 8002d48:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d101      	bne.n	8002d54 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002d50:	2301      	movs	r3, #1
 8002d52:	e19c      	b.n	800308e <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002d54:	4b8a      	ldr	r3, [pc, #552]	@ (8002f80 <HAL_RCC_ClockConfig+0x240>)
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	f003 030f 	and.w	r3, r3, #15
 8002d5c:	683a      	ldr	r2, [r7, #0]
 8002d5e:	429a      	cmp	r2, r3
 8002d60:	d910      	bls.n	8002d84 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d62:	4b87      	ldr	r3, [pc, #540]	@ (8002f80 <HAL_RCC_ClockConfig+0x240>)
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	f023 020f 	bic.w	r2, r3, #15
 8002d6a:	4985      	ldr	r1, [pc, #532]	@ (8002f80 <HAL_RCC_ClockConfig+0x240>)
 8002d6c:	683b      	ldr	r3, [r7, #0]
 8002d6e:	4313      	orrs	r3, r2
 8002d70:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d72:	4b83      	ldr	r3, [pc, #524]	@ (8002f80 <HAL_RCC_ClockConfig+0x240>)
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	f003 030f 	and.w	r3, r3, #15
 8002d7a:	683a      	ldr	r2, [r7, #0]
 8002d7c:	429a      	cmp	r2, r3
 8002d7e:	d001      	beq.n	8002d84 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002d80:	2301      	movs	r3, #1
 8002d82:	e184      	b.n	800308e <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	f003 0304 	and.w	r3, r3, #4
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d010      	beq.n	8002db2 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	691a      	ldr	r2, [r3, #16]
 8002d94:	4b7b      	ldr	r3, [pc, #492]	@ (8002f84 <HAL_RCC_ClockConfig+0x244>)
 8002d96:	699b      	ldr	r3, [r3, #24]
 8002d98:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002d9c:	429a      	cmp	r2, r3
 8002d9e:	d908      	bls.n	8002db2 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002da0:	4b78      	ldr	r3, [pc, #480]	@ (8002f84 <HAL_RCC_ClockConfig+0x244>)
 8002da2:	699b      	ldr	r3, [r3, #24]
 8002da4:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	691b      	ldr	r3, [r3, #16]
 8002dac:	4975      	ldr	r1, [pc, #468]	@ (8002f84 <HAL_RCC_ClockConfig+0x244>)
 8002dae:	4313      	orrs	r3, r2
 8002db0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	f003 0308 	and.w	r3, r3, #8
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d010      	beq.n	8002de0 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	695a      	ldr	r2, [r3, #20]
 8002dc2:	4b70      	ldr	r3, [pc, #448]	@ (8002f84 <HAL_RCC_ClockConfig+0x244>)
 8002dc4:	69db      	ldr	r3, [r3, #28]
 8002dc6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002dca:	429a      	cmp	r2, r3
 8002dcc:	d908      	bls.n	8002de0 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8002dce:	4b6d      	ldr	r3, [pc, #436]	@ (8002f84 <HAL_RCC_ClockConfig+0x244>)
 8002dd0:	69db      	ldr	r3, [r3, #28]
 8002dd2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	695b      	ldr	r3, [r3, #20]
 8002dda:	496a      	ldr	r1, [pc, #424]	@ (8002f84 <HAL_RCC_ClockConfig+0x244>)
 8002ddc:	4313      	orrs	r3, r2
 8002dde:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	f003 0310 	and.w	r3, r3, #16
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d010      	beq.n	8002e0e <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	699a      	ldr	r2, [r3, #24]
 8002df0:	4b64      	ldr	r3, [pc, #400]	@ (8002f84 <HAL_RCC_ClockConfig+0x244>)
 8002df2:	69db      	ldr	r3, [r3, #28]
 8002df4:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002df8:	429a      	cmp	r2, r3
 8002dfa:	d908      	bls.n	8002e0e <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8002dfc:	4b61      	ldr	r3, [pc, #388]	@ (8002f84 <HAL_RCC_ClockConfig+0x244>)
 8002dfe:	69db      	ldr	r3, [r3, #28]
 8002e00:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	699b      	ldr	r3, [r3, #24]
 8002e08:	495e      	ldr	r1, [pc, #376]	@ (8002f84 <HAL_RCC_ClockConfig+0x244>)
 8002e0a:	4313      	orrs	r3, r2
 8002e0c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	f003 0320 	and.w	r3, r3, #32
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d010      	beq.n	8002e3c <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	69da      	ldr	r2, [r3, #28]
 8002e1e:	4b59      	ldr	r3, [pc, #356]	@ (8002f84 <HAL_RCC_ClockConfig+0x244>)
 8002e20:	6a1b      	ldr	r3, [r3, #32]
 8002e22:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002e26:	429a      	cmp	r2, r3
 8002e28:	d908      	bls.n	8002e3c <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8002e2a:	4b56      	ldr	r3, [pc, #344]	@ (8002f84 <HAL_RCC_ClockConfig+0x244>)
 8002e2c:	6a1b      	ldr	r3, [r3, #32]
 8002e2e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	69db      	ldr	r3, [r3, #28]
 8002e36:	4953      	ldr	r1, [pc, #332]	@ (8002f84 <HAL_RCC_ClockConfig+0x244>)
 8002e38:	4313      	orrs	r3, r2
 8002e3a:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	f003 0302 	and.w	r3, r3, #2
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d010      	beq.n	8002e6a <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	68da      	ldr	r2, [r3, #12]
 8002e4c:	4b4d      	ldr	r3, [pc, #308]	@ (8002f84 <HAL_RCC_ClockConfig+0x244>)
 8002e4e:	699b      	ldr	r3, [r3, #24]
 8002e50:	f003 030f 	and.w	r3, r3, #15
 8002e54:	429a      	cmp	r2, r3
 8002e56:	d908      	bls.n	8002e6a <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002e58:	4b4a      	ldr	r3, [pc, #296]	@ (8002f84 <HAL_RCC_ClockConfig+0x244>)
 8002e5a:	699b      	ldr	r3, [r3, #24]
 8002e5c:	f023 020f 	bic.w	r2, r3, #15
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	68db      	ldr	r3, [r3, #12]
 8002e64:	4947      	ldr	r1, [pc, #284]	@ (8002f84 <HAL_RCC_ClockConfig+0x244>)
 8002e66:	4313      	orrs	r3, r2
 8002e68:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	f003 0301 	and.w	r3, r3, #1
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d055      	beq.n	8002f22 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8002e76:	4b43      	ldr	r3, [pc, #268]	@ (8002f84 <HAL_RCC_ClockConfig+0x244>)
 8002e78:	699b      	ldr	r3, [r3, #24]
 8002e7a:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	689b      	ldr	r3, [r3, #8]
 8002e82:	4940      	ldr	r1, [pc, #256]	@ (8002f84 <HAL_RCC_ClockConfig+0x244>)
 8002e84:	4313      	orrs	r3, r2
 8002e86:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	685b      	ldr	r3, [r3, #4]
 8002e8c:	2b02      	cmp	r3, #2
 8002e8e:	d107      	bne.n	8002ea0 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002e90:	4b3c      	ldr	r3, [pc, #240]	@ (8002f84 <HAL_RCC_ClockConfig+0x244>)
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d121      	bne.n	8002ee0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002e9c:	2301      	movs	r3, #1
 8002e9e:	e0f6      	b.n	800308e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	685b      	ldr	r3, [r3, #4]
 8002ea4:	2b03      	cmp	r3, #3
 8002ea6:	d107      	bne.n	8002eb8 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002ea8:	4b36      	ldr	r3, [pc, #216]	@ (8002f84 <HAL_RCC_ClockConfig+0x244>)
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d115      	bne.n	8002ee0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002eb4:	2301      	movs	r3, #1
 8002eb6:	e0ea      	b.n	800308e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	685b      	ldr	r3, [r3, #4]
 8002ebc:	2b01      	cmp	r3, #1
 8002ebe:	d107      	bne.n	8002ed0 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002ec0:	4b30      	ldr	r3, [pc, #192]	@ (8002f84 <HAL_RCC_ClockConfig+0x244>)
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d109      	bne.n	8002ee0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002ecc:	2301      	movs	r3, #1
 8002ece:	e0de      	b.n	800308e <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002ed0:	4b2c      	ldr	r3, [pc, #176]	@ (8002f84 <HAL_RCC_ClockConfig+0x244>)
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	f003 0304 	and.w	r3, r3, #4
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d101      	bne.n	8002ee0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002edc:	2301      	movs	r3, #1
 8002ede:	e0d6      	b.n	800308e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002ee0:	4b28      	ldr	r3, [pc, #160]	@ (8002f84 <HAL_RCC_ClockConfig+0x244>)
 8002ee2:	691b      	ldr	r3, [r3, #16]
 8002ee4:	f023 0207 	bic.w	r2, r3, #7
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	685b      	ldr	r3, [r3, #4]
 8002eec:	4925      	ldr	r1, [pc, #148]	@ (8002f84 <HAL_RCC_ClockConfig+0x244>)
 8002eee:	4313      	orrs	r3, r2
 8002ef0:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002ef2:	f7fe f9c3 	bl	800127c <HAL_GetTick>
 8002ef6:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002ef8:	e00a      	b.n	8002f10 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002efa:	f7fe f9bf 	bl	800127c <HAL_GetTick>
 8002efe:	4602      	mov	r2, r0
 8002f00:	697b      	ldr	r3, [r7, #20]
 8002f02:	1ad3      	subs	r3, r2, r3
 8002f04:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002f08:	4293      	cmp	r3, r2
 8002f0a:	d901      	bls.n	8002f10 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8002f0c:	2303      	movs	r3, #3
 8002f0e:	e0be      	b.n	800308e <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002f10:	4b1c      	ldr	r3, [pc, #112]	@ (8002f84 <HAL_RCC_ClockConfig+0x244>)
 8002f12:	691b      	ldr	r3, [r3, #16]
 8002f14:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	685b      	ldr	r3, [r3, #4]
 8002f1c:	00db      	lsls	r3, r3, #3
 8002f1e:	429a      	cmp	r2, r3
 8002f20:	d1eb      	bne.n	8002efa <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	f003 0302 	and.w	r3, r3, #2
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d010      	beq.n	8002f50 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	68da      	ldr	r2, [r3, #12]
 8002f32:	4b14      	ldr	r3, [pc, #80]	@ (8002f84 <HAL_RCC_ClockConfig+0x244>)
 8002f34:	699b      	ldr	r3, [r3, #24]
 8002f36:	f003 030f 	and.w	r3, r3, #15
 8002f3a:	429a      	cmp	r2, r3
 8002f3c:	d208      	bcs.n	8002f50 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002f3e:	4b11      	ldr	r3, [pc, #68]	@ (8002f84 <HAL_RCC_ClockConfig+0x244>)
 8002f40:	699b      	ldr	r3, [r3, #24]
 8002f42:	f023 020f 	bic.w	r2, r3, #15
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	68db      	ldr	r3, [r3, #12]
 8002f4a:	490e      	ldr	r1, [pc, #56]	@ (8002f84 <HAL_RCC_ClockConfig+0x244>)
 8002f4c:	4313      	orrs	r3, r2
 8002f4e:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002f50:	4b0b      	ldr	r3, [pc, #44]	@ (8002f80 <HAL_RCC_ClockConfig+0x240>)
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	f003 030f 	and.w	r3, r3, #15
 8002f58:	683a      	ldr	r2, [r7, #0]
 8002f5a:	429a      	cmp	r2, r3
 8002f5c:	d214      	bcs.n	8002f88 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f5e:	4b08      	ldr	r3, [pc, #32]	@ (8002f80 <HAL_RCC_ClockConfig+0x240>)
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	f023 020f 	bic.w	r2, r3, #15
 8002f66:	4906      	ldr	r1, [pc, #24]	@ (8002f80 <HAL_RCC_ClockConfig+0x240>)
 8002f68:	683b      	ldr	r3, [r7, #0]
 8002f6a:	4313      	orrs	r3, r2
 8002f6c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f6e:	4b04      	ldr	r3, [pc, #16]	@ (8002f80 <HAL_RCC_ClockConfig+0x240>)
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	f003 030f 	and.w	r3, r3, #15
 8002f76:	683a      	ldr	r2, [r7, #0]
 8002f78:	429a      	cmp	r2, r3
 8002f7a:	d005      	beq.n	8002f88 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8002f7c:	2301      	movs	r3, #1
 8002f7e:	e086      	b.n	800308e <HAL_RCC_ClockConfig+0x34e>
 8002f80:	52002000 	.word	0x52002000
 8002f84:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	f003 0304 	and.w	r3, r3, #4
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d010      	beq.n	8002fb6 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	691a      	ldr	r2, [r3, #16]
 8002f98:	4b3f      	ldr	r3, [pc, #252]	@ (8003098 <HAL_RCC_ClockConfig+0x358>)
 8002f9a:	699b      	ldr	r3, [r3, #24]
 8002f9c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002fa0:	429a      	cmp	r2, r3
 8002fa2:	d208      	bcs.n	8002fb6 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002fa4:	4b3c      	ldr	r3, [pc, #240]	@ (8003098 <HAL_RCC_ClockConfig+0x358>)
 8002fa6:	699b      	ldr	r3, [r3, #24]
 8002fa8:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	691b      	ldr	r3, [r3, #16]
 8002fb0:	4939      	ldr	r1, [pc, #228]	@ (8003098 <HAL_RCC_ClockConfig+0x358>)
 8002fb2:	4313      	orrs	r3, r2
 8002fb4:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	f003 0308 	and.w	r3, r3, #8
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d010      	beq.n	8002fe4 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	695a      	ldr	r2, [r3, #20]
 8002fc6:	4b34      	ldr	r3, [pc, #208]	@ (8003098 <HAL_RCC_ClockConfig+0x358>)
 8002fc8:	69db      	ldr	r3, [r3, #28]
 8002fca:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002fce:	429a      	cmp	r2, r3
 8002fd0:	d208      	bcs.n	8002fe4 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8002fd2:	4b31      	ldr	r3, [pc, #196]	@ (8003098 <HAL_RCC_ClockConfig+0x358>)
 8002fd4:	69db      	ldr	r3, [r3, #28]
 8002fd6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	695b      	ldr	r3, [r3, #20]
 8002fde:	492e      	ldr	r1, [pc, #184]	@ (8003098 <HAL_RCC_ClockConfig+0x358>)
 8002fe0:	4313      	orrs	r3, r2
 8002fe2:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	f003 0310 	and.w	r3, r3, #16
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d010      	beq.n	8003012 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	699a      	ldr	r2, [r3, #24]
 8002ff4:	4b28      	ldr	r3, [pc, #160]	@ (8003098 <HAL_RCC_ClockConfig+0x358>)
 8002ff6:	69db      	ldr	r3, [r3, #28]
 8002ff8:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002ffc:	429a      	cmp	r2, r3
 8002ffe:	d208      	bcs.n	8003012 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8003000:	4b25      	ldr	r3, [pc, #148]	@ (8003098 <HAL_RCC_ClockConfig+0x358>)
 8003002:	69db      	ldr	r3, [r3, #28]
 8003004:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	699b      	ldr	r3, [r3, #24]
 800300c:	4922      	ldr	r1, [pc, #136]	@ (8003098 <HAL_RCC_ClockConfig+0x358>)
 800300e:	4313      	orrs	r3, r2
 8003010:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	f003 0320 	and.w	r3, r3, #32
 800301a:	2b00      	cmp	r3, #0
 800301c:	d010      	beq.n	8003040 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	69da      	ldr	r2, [r3, #28]
 8003022:	4b1d      	ldr	r3, [pc, #116]	@ (8003098 <HAL_RCC_ClockConfig+0x358>)
 8003024:	6a1b      	ldr	r3, [r3, #32]
 8003026:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800302a:	429a      	cmp	r2, r3
 800302c:	d208      	bcs.n	8003040 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800302e:	4b1a      	ldr	r3, [pc, #104]	@ (8003098 <HAL_RCC_ClockConfig+0x358>)
 8003030:	6a1b      	ldr	r3, [r3, #32]
 8003032:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	69db      	ldr	r3, [r3, #28]
 800303a:	4917      	ldr	r1, [pc, #92]	@ (8003098 <HAL_RCC_ClockConfig+0x358>)
 800303c:	4313      	orrs	r3, r2
 800303e:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8003040:	f000 f834 	bl	80030ac <HAL_RCC_GetSysClockFreq>
 8003044:	4602      	mov	r2, r0
 8003046:	4b14      	ldr	r3, [pc, #80]	@ (8003098 <HAL_RCC_ClockConfig+0x358>)
 8003048:	699b      	ldr	r3, [r3, #24]
 800304a:	0a1b      	lsrs	r3, r3, #8
 800304c:	f003 030f 	and.w	r3, r3, #15
 8003050:	4912      	ldr	r1, [pc, #72]	@ (800309c <HAL_RCC_ClockConfig+0x35c>)
 8003052:	5ccb      	ldrb	r3, [r1, r3]
 8003054:	f003 031f 	and.w	r3, r3, #31
 8003058:	fa22 f303 	lsr.w	r3, r2, r3
 800305c:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800305e:	4b0e      	ldr	r3, [pc, #56]	@ (8003098 <HAL_RCC_ClockConfig+0x358>)
 8003060:	699b      	ldr	r3, [r3, #24]
 8003062:	f003 030f 	and.w	r3, r3, #15
 8003066:	4a0d      	ldr	r2, [pc, #52]	@ (800309c <HAL_RCC_ClockConfig+0x35c>)
 8003068:	5cd3      	ldrb	r3, [r2, r3]
 800306a:	f003 031f 	and.w	r3, r3, #31
 800306e:	693a      	ldr	r2, [r7, #16]
 8003070:	fa22 f303 	lsr.w	r3, r2, r3
 8003074:	4a0a      	ldr	r2, [pc, #40]	@ (80030a0 <HAL_RCC_ClockConfig+0x360>)
 8003076:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003078:	4a0a      	ldr	r2, [pc, #40]	@ (80030a4 <HAL_RCC_ClockConfig+0x364>)
 800307a:	693b      	ldr	r3, [r7, #16]
 800307c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800307e:	4b0a      	ldr	r3, [pc, #40]	@ (80030a8 <HAL_RCC_ClockConfig+0x368>)
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	4618      	mov	r0, r3
 8003084:	f7fe f8b0 	bl	80011e8 <HAL_InitTick>
 8003088:	4603      	mov	r3, r0
 800308a:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 800308c:	7bfb      	ldrb	r3, [r7, #15]
}
 800308e:	4618      	mov	r0, r3
 8003090:	3718      	adds	r7, #24
 8003092:	46bd      	mov	sp, r7
 8003094:	bd80      	pop	{r7, pc}
 8003096:	bf00      	nop
 8003098:	58024400 	.word	0x58024400
 800309c:	08007ff4 	.word	0x08007ff4
 80030a0:	2400003c 	.word	0x2400003c
 80030a4:	24000038 	.word	0x24000038
 80030a8:	24000040 	.word	0x24000040

080030ac <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80030ac:	b480      	push	{r7}
 80030ae:	b089      	sub	sp, #36	@ 0x24
 80030b0:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 80030b2:	4bb3      	ldr	r3, [pc, #716]	@ (8003380 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80030b4:	691b      	ldr	r3, [r3, #16]
 80030b6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80030ba:	2b18      	cmp	r3, #24
 80030bc:	f200 8155 	bhi.w	800336a <HAL_RCC_GetSysClockFreq+0x2be>
 80030c0:	a201      	add	r2, pc, #4	@ (adr r2, 80030c8 <HAL_RCC_GetSysClockFreq+0x1c>)
 80030c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80030c6:	bf00      	nop
 80030c8:	0800312d 	.word	0x0800312d
 80030cc:	0800336b 	.word	0x0800336b
 80030d0:	0800336b 	.word	0x0800336b
 80030d4:	0800336b 	.word	0x0800336b
 80030d8:	0800336b 	.word	0x0800336b
 80030dc:	0800336b 	.word	0x0800336b
 80030e0:	0800336b 	.word	0x0800336b
 80030e4:	0800336b 	.word	0x0800336b
 80030e8:	08003153 	.word	0x08003153
 80030ec:	0800336b 	.word	0x0800336b
 80030f0:	0800336b 	.word	0x0800336b
 80030f4:	0800336b 	.word	0x0800336b
 80030f8:	0800336b 	.word	0x0800336b
 80030fc:	0800336b 	.word	0x0800336b
 8003100:	0800336b 	.word	0x0800336b
 8003104:	0800336b 	.word	0x0800336b
 8003108:	08003159 	.word	0x08003159
 800310c:	0800336b 	.word	0x0800336b
 8003110:	0800336b 	.word	0x0800336b
 8003114:	0800336b 	.word	0x0800336b
 8003118:	0800336b 	.word	0x0800336b
 800311c:	0800336b 	.word	0x0800336b
 8003120:	0800336b 	.word	0x0800336b
 8003124:	0800336b 	.word	0x0800336b
 8003128:	0800315f 	.word	0x0800315f
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800312c:	4b94      	ldr	r3, [pc, #592]	@ (8003380 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	f003 0320 	and.w	r3, r3, #32
 8003134:	2b00      	cmp	r3, #0
 8003136:	d009      	beq.n	800314c <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003138:	4b91      	ldr	r3, [pc, #580]	@ (8003380 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	08db      	lsrs	r3, r3, #3
 800313e:	f003 0303 	and.w	r3, r3, #3
 8003142:	4a90      	ldr	r2, [pc, #576]	@ (8003384 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003144:	fa22 f303 	lsr.w	r3, r2, r3
 8003148:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 800314a:	e111      	b.n	8003370 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800314c:	4b8d      	ldr	r3, [pc, #564]	@ (8003384 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800314e:	61bb      	str	r3, [r7, #24]
      break;
 8003150:	e10e      	b.n	8003370 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8003152:	4b8d      	ldr	r3, [pc, #564]	@ (8003388 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8003154:	61bb      	str	r3, [r7, #24]
      break;
 8003156:	e10b      	b.n	8003370 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8003158:	4b8c      	ldr	r3, [pc, #560]	@ (800338c <HAL_RCC_GetSysClockFreq+0x2e0>)
 800315a:	61bb      	str	r3, [r7, #24]
      break;
 800315c:	e108      	b.n	8003370 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800315e:	4b88      	ldr	r3, [pc, #544]	@ (8003380 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003160:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003162:	f003 0303 	and.w	r3, r3, #3
 8003166:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8003168:	4b85      	ldr	r3, [pc, #532]	@ (8003380 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800316a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800316c:	091b      	lsrs	r3, r3, #4
 800316e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003172:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8003174:	4b82      	ldr	r3, [pc, #520]	@ (8003380 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003176:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003178:	f003 0301 	and.w	r3, r3, #1
 800317c:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800317e:	4b80      	ldr	r3, [pc, #512]	@ (8003380 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003180:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003182:	08db      	lsrs	r3, r3, #3
 8003184:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003188:	68fa      	ldr	r2, [r7, #12]
 800318a:	fb02 f303 	mul.w	r3, r2, r3
 800318e:	ee07 3a90 	vmov	s15, r3
 8003192:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003196:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 800319a:	693b      	ldr	r3, [r7, #16]
 800319c:	2b00      	cmp	r3, #0
 800319e:	f000 80e1 	beq.w	8003364 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 80031a2:	697b      	ldr	r3, [r7, #20]
 80031a4:	2b02      	cmp	r3, #2
 80031a6:	f000 8083 	beq.w	80032b0 <HAL_RCC_GetSysClockFreq+0x204>
 80031aa:	697b      	ldr	r3, [r7, #20]
 80031ac:	2b02      	cmp	r3, #2
 80031ae:	f200 80a1 	bhi.w	80032f4 <HAL_RCC_GetSysClockFreq+0x248>
 80031b2:	697b      	ldr	r3, [r7, #20]
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d003      	beq.n	80031c0 <HAL_RCC_GetSysClockFreq+0x114>
 80031b8:	697b      	ldr	r3, [r7, #20]
 80031ba:	2b01      	cmp	r3, #1
 80031bc:	d056      	beq.n	800326c <HAL_RCC_GetSysClockFreq+0x1c0>
 80031be:	e099      	b.n	80032f4 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80031c0:	4b6f      	ldr	r3, [pc, #444]	@ (8003380 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	f003 0320 	and.w	r3, r3, #32
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d02d      	beq.n	8003228 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80031cc:	4b6c      	ldr	r3, [pc, #432]	@ (8003380 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	08db      	lsrs	r3, r3, #3
 80031d2:	f003 0303 	and.w	r3, r3, #3
 80031d6:	4a6b      	ldr	r2, [pc, #428]	@ (8003384 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80031d8:	fa22 f303 	lsr.w	r3, r2, r3
 80031dc:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	ee07 3a90 	vmov	s15, r3
 80031e4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80031e8:	693b      	ldr	r3, [r7, #16]
 80031ea:	ee07 3a90 	vmov	s15, r3
 80031ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80031f2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80031f6:	4b62      	ldr	r3, [pc, #392]	@ (8003380 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80031f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031fa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80031fe:	ee07 3a90 	vmov	s15, r3
 8003202:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003206:	ed97 6a02 	vldr	s12, [r7, #8]
 800320a:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8003390 <HAL_RCC_GetSysClockFreq+0x2e4>
 800320e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003212:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003216:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800321a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800321e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003222:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8003226:	e087      	b.n	8003338 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003228:	693b      	ldr	r3, [r7, #16]
 800322a:	ee07 3a90 	vmov	s15, r3
 800322e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003232:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8003394 <HAL_RCC_GetSysClockFreq+0x2e8>
 8003236:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800323a:	4b51      	ldr	r3, [pc, #324]	@ (8003380 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800323c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800323e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003242:	ee07 3a90 	vmov	s15, r3
 8003246:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800324a:	ed97 6a02 	vldr	s12, [r7, #8]
 800324e:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8003390 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003252:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003256:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800325a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800325e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003262:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003266:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800326a:	e065      	b.n	8003338 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800326c:	693b      	ldr	r3, [r7, #16]
 800326e:	ee07 3a90 	vmov	s15, r3
 8003272:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003276:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8003398 <HAL_RCC_GetSysClockFreq+0x2ec>
 800327a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800327e:	4b40      	ldr	r3, [pc, #256]	@ (8003380 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003280:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003282:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003286:	ee07 3a90 	vmov	s15, r3
 800328a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800328e:	ed97 6a02 	vldr	s12, [r7, #8]
 8003292:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8003390 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003296:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800329a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800329e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80032a2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80032a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80032aa:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80032ae:	e043      	b.n	8003338 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80032b0:	693b      	ldr	r3, [r7, #16]
 80032b2:	ee07 3a90 	vmov	s15, r3
 80032b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80032ba:	eddf 6a38 	vldr	s13, [pc, #224]	@ 800339c <HAL_RCC_GetSysClockFreq+0x2f0>
 80032be:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80032c2:	4b2f      	ldr	r3, [pc, #188]	@ (8003380 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80032c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032c6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80032ca:	ee07 3a90 	vmov	s15, r3
 80032ce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80032d2:	ed97 6a02 	vldr	s12, [r7, #8]
 80032d6:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8003390 <HAL_RCC_GetSysClockFreq+0x2e4>
 80032da:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80032de:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80032e2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80032e6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80032ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80032ee:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80032f2:	e021      	b.n	8003338 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80032f4:	693b      	ldr	r3, [r7, #16]
 80032f6:	ee07 3a90 	vmov	s15, r3
 80032fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80032fe:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8003398 <HAL_RCC_GetSysClockFreq+0x2ec>
 8003302:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003306:	4b1e      	ldr	r3, [pc, #120]	@ (8003380 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003308:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800330a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800330e:	ee07 3a90 	vmov	s15, r3
 8003312:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003316:	ed97 6a02 	vldr	s12, [r7, #8]
 800331a:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8003390 <HAL_RCC_GetSysClockFreq+0x2e4>
 800331e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003322:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003326:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800332a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800332e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003332:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003336:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8003338:	4b11      	ldr	r3, [pc, #68]	@ (8003380 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800333a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800333c:	0a5b      	lsrs	r3, r3, #9
 800333e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003342:	3301      	adds	r3, #1
 8003344:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8003346:	683b      	ldr	r3, [r7, #0]
 8003348:	ee07 3a90 	vmov	s15, r3
 800334c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003350:	edd7 6a07 	vldr	s13, [r7, #28]
 8003354:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003358:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800335c:	ee17 3a90 	vmov	r3, s15
 8003360:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8003362:	e005      	b.n	8003370 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8003364:	2300      	movs	r3, #0
 8003366:	61bb      	str	r3, [r7, #24]
      break;
 8003368:	e002      	b.n	8003370 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800336a:	4b07      	ldr	r3, [pc, #28]	@ (8003388 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800336c:	61bb      	str	r3, [r7, #24]
      break;
 800336e:	bf00      	nop
  }

  return sysclockfreq;
 8003370:	69bb      	ldr	r3, [r7, #24]
}
 8003372:	4618      	mov	r0, r3
 8003374:	3724      	adds	r7, #36	@ 0x24
 8003376:	46bd      	mov	sp, r7
 8003378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800337c:	4770      	bx	lr
 800337e:	bf00      	nop
 8003380:	58024400 	.word	0x58024400
 8003384:	03d09000 	.word	0x03d09000
 8003388:	003d0900 	.word	0x003d0900
 800338c:	017d7840 	.word	0x017d7840
 8003390:	46000000 	.word	0x46000000
 8003394:	4c742400 	.word	0x4c742400
 8003398:	4a742400 	.word	0x4a742400
 800339c:	4bbebc20 	.word	0x4bbebc20

080033a0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80033a0:	b580      	push	{r7, lr}
 80033a2:	b082      	sub	sp, #8
 80033a4:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80033a6:	f7ff fe81 	bl	80030ac <HAL_RCC_GetSysClockFreq>
 80033aa:	4602      	mov	r2, r0
 80033ac:	4b10      	ldr	r3, [pc, #64]	@ (80033f0 <HAL_RCC_GetHCLKFreq+0x50>)
 80033ae:	699b      	ldr	r3, [r3, #24]
 80033b0:	0a1b      	lsrs	r3, r3, #8
 80033b2:	f003 030f 	and.w	r3, r3, #15
 80033b6:	490f      	ldr	r1, [pc, #60]	@ (80033f4 <HAL_RCC_GetHCLKFreq+0x54>)
 80033b8:	5ccb      	ldrb	r3, [r1, r3]
 80033ba:	f003 031f 	and.w	r3, r3, #31
 80033be:	fa22 f303 	lsr.w	r3, r2, r3
 80033c2:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80033c4:	4b0a      	ldr	r3, [pc, #40]	@ (80033f0 <HAL_RCC_GetHCLKFreq+0x50>)
 80033c6:	699b      	ldr	r3, [r3, #24]
 80033c8:	f003 030f 	and.w	r3, r3, #15
 80033cc:	4a09      	ldr	r2, [pc, #36]	@ (80033f4 <HAL_RCC_GetHCLKFreq+0x54>)
 80033ce:	5cd3      	ldrb	r3, [r2, r3]
 80033d0:	f003 031f 	and.w	r3, r3, #31
 80033d4:	687a      	ldr	r2, [r7, #4]
 80033d6:	fa22 f303 	lsr.w	r3, r2, r3
 80033da:	4a07      	ldr	r2, [pc, #28]	@ (80033f8 <HAL_RCC_GetHCLKFreq+0x58>)
 80033dc:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80033de:	4a07      	ldr	r2, [pc, #28]	@ (80033fc <HAL_RCC_GetHCLKFreq+0x5c>)
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 80033e4:	4b04      	ldr	r3, [pc, #16]	@ (80033f8 <HAL_RCC_GetHCLKFreq+0x58>)
 80033e6:	681b      	ldr	r3, [r3, #0]
}
 80033e8:	4618      	mov	r0, r3
 80033ea:	3708      	adds	r7, #8
 80033ec:	46bd      	mov	sp, r7
 80033ee:	bd80      	pop	{r7, pc}
 80033f0:	58024400 	.word	0x58024400
 80033f4:	08007ff4 	.word	0x08007ff4
 80033f8:	2400003c 	.word	0x2400003c
 80033fc:	24000038 	.word	0x24000038

08003400 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003400:	b580      	push	{r7, lr}
 8003402:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8003404:	f7ff ffcc 	bl	80033a0 <HAL_RCC_GetHCLKFreq>
 8003408:	4602      	mov	r2, r0
 800340a:	4b06      	ldr	r3, [pc, #24]	@ (8003424 <HAL_RCC_GetPCLK1Freq+0x24>)
 800340c:	69db      	ldr	r3, [r3, #28]
 800340e:	091b      	lsrs	r3, r3, #4
 8003410:	f003 0307 	and.w	r3, r3, #7
 8003414:	4904      	ldr	r1, [pc, #16]	@ (8003428 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003416:	5ccb      	ldrb	r3, [r1, r3]
 8003418:	f003 031f 	and.w	r3, r3, #31
 800341c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8003420:	4618      	mov	r0, r3
 8003422:	bd80      	pop	{r7, pc}
 8003424:	58024400 	.word	0x58024400
 8003428:	08007ff4 	.word	0x08007ff4

0800342c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800342c:	b580      	push	{r7, lr}
 800342e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8003430:	f7ff ffb6 	bl	80033a0 <HAL_RCC_GetHCLKFreq>
 8003434:	4602      	mov	r2, r0
 8003436:	4b06      	ldr	r3, [pc, #24]	@ (8003450 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003438:	69db      	ldr	r3, [r3, #28]
 800343a:	0a1b      	lsrs	r3, r3, #8
 800343c:	f003 0307 	and.w	r3, r3, #7
 8003440:	4904      	ldr	r1, [pc, #16]	@ (8003454 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003442:	5ccb      	ldrb	r3, [r1, r3]
 8003444:	f003 031f 	and.w	r3, r3, #31
 8003448:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 800344c:	4618      	mov	r0, r3
 800344e:	bd80      	pop	{r7, pc}
 8003450:	58024400 	.word	0x58024400
 8003454:	08007ff4 	.word	0x08007ff4

08003458 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003458:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800345c:	b0ca      	sub	sp, #296	@ 0x128
 800345e:	af00      	add	r7, sp, #0
 8003460:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003464:	2300      	movs	r3, #0
 8003466:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800346a:	2300      	movs	r3, #0
 800346c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003470:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003474:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003478:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 800347c:	2500      	movs	r5, #0
 800347e:	ea54 0305 	orrs.w	r3, r4, r5
 8003482:	d049      	beq.n	8003518 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8003484:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003488:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800348a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800348e:	d02f      	beq.n	80034f0 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8003490:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003494:	d828      	bhi.n	80034e8 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8003496:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800349a:	d01a      	beq.n	80034d2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800349c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80034a0:	d822      	bhi.n	80034e8 <HAL_RCCEx_PeriphCLKConfig+0x90>
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d003      	beq.n	80034ae <HAL_RCCEx_PeriphCLKConfig+0x56>
 80034a6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80034aa:	d007      	beq.n	80034bc <HAL_RCCEx_PeriphCLKConfig+0x64>
 80034ac:	e01c      	b.n	80034e8 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80034ae:	4bb8      	ldr	r3, [pc, #736]	@ (8003790 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80034b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034b2:	4ab7      	ldr	r2, [pc, #732]	@ (8003790 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80034b4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80034b8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80034ba:	e01a      	b.n	80034f2 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80034bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80034c0:	3308      	adds	r3, #8
 80034c2:	2102      	movs	r1, #2
 80034c4:	4618      	mov	r0, r3
 80034c6:	f001 fc8f 	bl	8004de8 <RCCEx_PLL2_Config>
 80034ca:	4603      	mov	r3, r0
 80034cc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80034d0:	e00f      	b.n	80034f2 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80034d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80034d6:	3328      	adds	r3, #40	@ 0x28
 80034d8:	2102      	movs	r1, #2
 80034da:	4618      	mov	r0, r3
 80034dc:	f001 fd36 	bl	8004f4c <RCCEx_PLL3_Config>
 80034e0:	4603      	mov	r3, r0
 80034e2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80034e6:	e004      	b.n	80034f2 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80034e8:	2301      	movs	r3, #1
 80034ea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80034ee:	e000      	b.n	80034f2 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 80034f0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80034f2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d10a      	bne.n	8003510 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 80034fa:	4ba5      	ldr	r3, [pc, #660]	@ (8003790 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80034fc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80034fe:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8003502:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003506:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003508:	4aa1      	ldr	r2, [pc, #644]	@ (8003790 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800350a:	430b      	orrs	r3, r1
 800350c:	6513      	str	r3, [r2, #80]	@ 0x50
 800350e:	e003      	b.n	8003518 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003510:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003514:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003518:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800351c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003520:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8003524:	f04f 0900 	mov.w	r9, #0
 8003528:	ea58 0309 	orrs.w	r3, r8, r9
 800352c:	d047      	beq.n	80035be <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800352e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003532:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003534:	2b04      	cmp	r3, #4
 8003536:	d82a      	bhi.n	800358e <HAL_RCCEx_PeriphCLKConfig+0x136>
 8003538:	a201      	add	r2, pc, #4	@ (adr r2, 8003540 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800353a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800353e:	bf00      	nop
 8003540:	08003555 	.word	0x08003555
 8003544:	08003563 	.word	0x08003563
 8003548:	08003579 	.word	0x08003579
 800354c:	08003597 	.word	0x08003597
 8003550:	08003597 	.word	0x08003597
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003554:	4b8e      	ldr	r3, [pc, #568]	@ (8003790 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003556:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003558:	4a8d      	ldr	r2, [pc, #564]	@ (8003790 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800355a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800355e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003560:	e01a      	b.n	8003598 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003562:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003566:	3308      	adds	r3, #8
 8003568:	2100      	movs	r1, #0
 800356a:	4618      	mov	r0, r3
 800356c:	f001 fc3c 	bl	8004de8 <RCCEx_PLL2_Config>
 8003570:	4603      	mov	r3, r0
 8003572:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003576:	e00f      	b.n	8003598 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003578:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800357c:	3328      	adds	r3, #40	@ 0x28
 800357e:	2100      	movs	r1, #0
 8003580:	4618      	mov	r0, r3
 8003582:	f001 fce3 	bl	8004f4c <RCCEx_PLL3_Config>
 8003586:	4603      	mov	r3, r0
 8003588:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800358c:	e004      	b.n	8003598 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800358e:	2301      	movs	r3, #1
 8003590:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003594:	e000      	b.n	8003598 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8003596:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003598:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800359c:	2b00      	cmp	r3, #0
 800359e:	d10a      	bne.n	80035b6 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80035a0:	4b7b      	ldr	r3, [pc, #492]	@ (8003790 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80035a2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80035a4:	f023 0107 	bic.w	r1, r3, #7
 80035a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80035ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80035ae:	4a78      	ldr	r2, [pc, #480]	@ (8003790 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80035b0:	430b      	orrs	r3, r1
 80035b2:	6513      	str	r3, [r2, #80]	@ 0x50
 80035b4:	e003      	b.n	80035be <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80035b6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80035ba:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 80035be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80035c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035c6:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 80035ca:	f04f 0b00 	mov.w	fp, #0
 80035ce:	ea5a 030b 	orrs.w	r3, sl, fp
 80035d2:	d04c      	beq.n	800366e <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 80035d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80035d8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035da:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80035de:	d030      	beq.n	8003642 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 80035e0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80035e4:	d829      	bhi.n	800363a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80035e6:	2bc0      	cmp	r3, #192	@ 0xc0
 80035e8:	d02d      	beq.n	8003646 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 80035ea:	2bc0      	cmp	r3, #192	@ 0xc0
 80035ec:	d825      	bhi.n	800363a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80035ee:	2b80      	cmp	r3, #128	@ 0x80
 80035f0:	d018      	beq.n	8003624 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 80035f2:	2b80      	cmp	r3, #128	@ 0x80
 80035f4:	d821      	bhi.n	800363a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d002      	beq.n	8003600 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 80035fa:	2b40      	cmp	r3, #64	@ 0x40
 80035fc:	d007      	beq.n	800360e <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 80035fe:	e01c      	b.n	800363a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003600:	4b63      	ldr	r3, [pc, #396]	@ (8003790 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003602:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003604:	4a62      	ldr	r2, [pc, #392]	@ (8003790 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003606:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800360a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800360c:	e01c      	b.n	8003648 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800360e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003612:	3308      	adds	r3, #8
 8003614:	2100      	movs	r1, #0
 8003616:	4618      	mov	r0, r3
 8003618:	f001 fbe6 	bl	8004de8 <RCCEx_PLL2_Config>
 800361c:	4603      	mov	r3, r0
 800361e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8003622:	e011      	b.n	8003648 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003624:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003628:	3328      	adds	r3, #40	@ 0x28
 800362a:	2100      	movs	r1, #0
 800362c:	4618      	mov	r0, r3
 800362e:	f001 fc8d 	bl	8004f4c <RCCEx_PLL3_Config>
 8003632:	4603      	mov	r3, r0
 8003634:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8003638:	e006      	b.n	8003648 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800363a:	2301      	movs	r3, #1
 800363c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003640:	e002      	b.n	8003648 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8003642:	bf00      	nop
 8003644:	e000      	b.n	8003648 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8003646:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003648:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800364c:	2b00      	cmp	r3, #0
 800364e:	d10a      	bne.n	8003666 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8003650:	4b4f      	ldr	r3, [pc, #316]	@ (8003790 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003652:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003654:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8003658:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800365c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800365e:	4a4c      	ldr	r2, [pc, #304]	@ (8003790 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003660:	430b      	orrs	r3, r1
 8003662:	6513      	str	r3, [r2, #80]	@ 0x50
 8003664:	e003      	b.n	800366e <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003666:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800366a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800366e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003672:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003676:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 800367a:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 800367e:	2300      	movs	r3, #0
 8003680:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8003684:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8003688:	460b      	mov	r3, r1
 800368a:	4313      	orrs	r3, r2
 800368c:	d053      	beq.n	8003736 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 800368e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003692:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8003696:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800369a:	d035      	beq.n	8003708 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 800369c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80036a0:	d82e      	bhi.n	8003700 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80036a2:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80036a6:	d031      	beq.n	800370c <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 80036a8:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80036ac:	d828      	bhi.n	8003700 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80036ae:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80036b2:	d01a      	beq.n	80036ea <HAL_RCCEx_PeriphCLKConfig+0x292>
 80036b4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80036b8:	d822      	bhi.n	8003700 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d003      	beq.n	80036c6 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 80036be:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80036c2:	d007      	beq.n	80036d4 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 80036c4:	e01c      	b.n	8003700 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80036c6:	4b32      	ldr	r3, [pc, #200]	@ (8003790 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80036c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036ca:	4a31      	ldr	r2, [pc, #196]	@ (8003790 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80036cc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80036d0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80036d2:	e01c      	b.n	800370e <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80036d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80036d8:	3308      	adds	r3, #8
 80036da:	2100      	movs	r1, #0
 80036dc:	4618      	mov	r0, r3
 80036de:	f001 fb83 	bl	8004de8 <RCCEx_PLL2_Config>
 80036e2:	4603      	mov	r3, r0
 80036e4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80036e8:	e011      	b.n	800370e <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80036ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80036ee:	3328      	adds	r3, #40	@ 0x28
 80036f0:	2100      	movs	r1, #0
 80036f2:	4618      	mov	r0, r3
 80036f4:	f001 fc2a 	bl	8004f4c <RCCEx_PLL3_Config>
 80036f8:	4603      	mov	r3, r0
 80036fa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80036fe:	e006      	b.n	800370e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8003700:	2301      	movs	r3, #1
 8003702:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003706:	e002      	b.n	800370e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8003708:	bf00      	nop
 800370a:	e000      	b.n	800370e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 800370c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800370e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003712:	2b00      	cmp	r3, #0
 8003714:	d10b      	bne.n	800372e <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8003716:	4b1e      	ldr	r3, [pc, #120]	@ (8003790 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003718:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800371a:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 800371e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003722:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8003726:	4a1a      	ldr	r2, [pc, #104]	@ (8003790 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003728:	430b      	orrs	r3, r1
 800372a:	6593      	str	r3, [r2, #88]	@ 0x58
 800372c:	e003      	b.n	8003736 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800372e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003732:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8003736:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800373a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800373e:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8003742:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8003746:	2300      	movs	r3, #0
 8003748:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 800374c:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8003750:	460b      	mov	r3, r1
 8003752:	4313      	orrs	r3, r2
 8003754:	d056      	beq.n	8003804 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8003756:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800375a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800375e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003762:	d038      	beq.n	80037d6 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8003764:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003768:	d831      	bhi.n	80037ce <HAL_RCCEx_PeriphCLKConfig+0x376>
 800376a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800376e:	d034      	beq.n	80037da <HAL_RCCEx_PeriphCLKConfig+0x382>
 8003770:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003774:	d82b      	bhi.n	80037ce <HAL_RCCEx_PeriphCLKConfig+0x376>
 8003776:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800377a:	d01d      	beq.n	80037b8 <HAL_RCCEx_PeriphCLKConfig+0x360>
 800377c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003780:	d825      	bhi.n	80037ce <HAL_RCCEx_PeriphCLKConfig+0x376>
 8003782:	2b00      	cmp	r3, #0
 8003784:	d006      	beq.n	8003794 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8003786:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800378a:	d00a      	beq.n	80037a2 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 800378c:	e01f      	b.n	80037ce <HAL_RCCEx_PeriphCLKConfig+0x376>
 800378e:	bf00      	nop
 8003790:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003794:	4ba2      	ldr	r3, [pc, #648]	@ (8003a20 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003796:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003798:	4aa1      	ldr	r2, [pc, #644]	@ (8003a20 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800379a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800379e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80037a0:	e01c      	b.n	80037dc <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80037a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80037a6:	3308      	adds	r3, #8
 80037a8:	2100      	movs	r1, #0
 80037aa:	4618      	mov	r0, r3
 80037ac:	f001 fb1c 	bl	8004de8 <RCCEx_PLL2_Config>
 80037b0:	4603      	mov	r3, r0
 80037b2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80037b6:	e011      	b.n	80037dc <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80037b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80037bc:	3328      	adds	r3, #40	@ 0x28
 80037be:	2100      	movs	r1, #0
 80037c0:	4618      	mov	r0, r3
 80037c2:	f001 fbc3 	bl	8004f4c <RCCEx_PLL3_Config>
 80037c6:	4603      	mov	r3, r0
 80037c8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80037cc:	e006      	b.n	80037dc <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80037ce:	2301      	movs	r3, #1
 80037d0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80037d4:	e002      	b.n	80037dc <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 80037d6:	bf00      	nop
 80037d8:	e000      	b.n	80037dc <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 80037da:	bf00      	nop
    }

    if (ret == HAL_OK)
 80037dc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d10b      	bne.n	80037fc <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 80037e4:	4b8e      	ldr	r3, [pc, #568]	@ (8003a20 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80037e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80037e8:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 80037ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80037f0:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80037f4:	4a8a      	ldr	r2, [pc, #552]	@ (8003a20 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80037f6:	430b      	orrs	r3, r1
 80037f8:	6593      	str	r3, [r2, #88]	@ 0x58
 80037fa:	e003      	b.n	8003804 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80037fc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003800:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8003804:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003808:	e9d3 2300 	ldrd	r2, r3, [r3]
 800380c:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8003810:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8003814:	2300      	movs	r3, #0
 8003816:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800381a:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 800381e:	460b      	mov	r3, r1
 8003820:	4313      	orrs	r3, r2
 8003822:	d03a      	beq.n	800389a <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8003824:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003828:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800382a:	2b30      	cmp	r3, #48	@ 0x30
 800382c:	d01f      	beq.n	800386e <HAL_RCCEx_PeriphCLKConfig+0x416>
 800382e:	2b30      	cmp	r3, #48	@ 0x30
 8003830:	d819      	bhi.n	8003866 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8003832:	2b20      	cmp	r3, #32
 8003834:	d00c      	beq.n	8003850 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8003836:	2b20      	cmp	r3, #32
 8003838:	d815      	bhi.n	8003866 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800383a:	2b00      	cmp	r3, #0
 800383c:	d019      	beq.n	8003872 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 800383e:	2b10      	cmp	r3, #16
 8003840:	d111      	bne.n	8003866 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003842:	4b77      	ldr	r3, [pc, #476]	@ (8003a20 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003844:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003846:	4a76      	ldr	r2, [pc, #472]	@ (8003a20 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003848:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800384c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800384e:	e011      	b.n	8003874 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003850:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003854:	3308      	adds	r3, #8
 8003856:	2102      	movs	r1, #2
 8003858:	4618      	mov	r0, r3
 800385a:	f001 fac5 	bl	8004de8 <RCCEx_PLL2_Config>
 800385e:	4603      	mov	r3, r0
 8003860:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8003864:	e006      	b.n	8003874 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8003866:	2301      	movs	r3, #1
 8003868:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800386c:	e002      	b.n	8003874 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800386e:	bf00      	nop
 8003870:	e000      	b.n	8003874 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8003872:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003874:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003878:	2b00      	cmp	r3, #0
 800387a:	d10a      	bne.n	8003892 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800387c:	4b68      	ldr	r3, [pc, #416]	@ (8003a20 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800387e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003880:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8003884:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003888:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800388a:	4a65      	ldr	r2, [pc, #404]	@ (8003a20 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800388c:	430b      	orrs	r3, r1
 800388e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003890:	e003      	b.n	800389a <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003892:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003896:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800389a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800389e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038a2:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 80038a6:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 80038aa:	2300      	movs	r3, #0
 80038ac:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 80038b0:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 80038b4:	460b      	mov	r3, r1
 80038b6:	4313      	orrs	r3, r2
 80038b8:	d051      	beq.n	800395e <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 80038ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80038be:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80038c0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80038c4:	d035      	beq.n	8003932 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 80038c6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80038ca:	d82e      	bhi.n	800392a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80038cc:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80038d0:	d031      	beq.n	8003936 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 80038d2:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80038d6:	d828      	bhi.n	800392a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80038d8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80038dc:	d01a      	beq.n	8003914 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 80038de:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80038e2:	d822      	bhi.n	800392a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d003      	beq.n	80038f0 <HAL_RCCEx_PeriphCLKConfig+0x498>
 80038e8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80038ec:	d007      	beq.n	80038fe <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 80038ee:	e01c      	b.n	800392a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80038f0:	4b4b      	ldr	r3, [pc, #300]	@ (8003a20 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80038f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038f4:	4a4a      	ldr	r2, [pc, #296]	@ (8003a20 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80038f6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80038fa:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80038fc:	e01c      	b.n	8003938 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80038fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003902:	3308      	adds	r3, #8
 8003904:	2100      	movs	r1, #0
 8003906:	4618      	mov	r0, r3
 8003908:	f001 fa6e 	bl	8004de8 <RCCEx_PLL2_Config>
 800390c:	4603      	mov	r3, r0
 800390e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8003912:	e011      	b.n	8003938 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003914:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003918:	3328      	adds	r3, #40	@ 0x28
 800391a:	2100      	movs	r1, #0
 800391c:	4618      	mov	r0, r3
 800391e:	f001 fb15 	bl	8004f4c <RCCEx_PLL3_Config>
 8003922:	4603      	mov	r3, r0
 8003924:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8003928:	e006      	b.n	8003938 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800392a:	2301      	movs	r3, #1
 800392c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003930:	e002      	b.n	8003938 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8003932:	bf00      	nop
 8003934:	e000      	b.n	8003938 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8003936:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003938:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800393c:	2b00      	cmp	r3, #0
 800393e:	d10a      	bne.n	8003956 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8003940:	4b37      	ldr	r3, [pc, #220]	@ (8003a20 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003942:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003944:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8003948:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800394c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800394e:	4a34      	ldr	r2, [pc, #208]	@ (8003a20 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003950:	430b      	orrs	r3, r1
 8003952:	6513      	str	r3, [r2, #80]	@ 0x50
 8003954:	e003      	b.n	800395e <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003956:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800395a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800395e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003962:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003966:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800396a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800396e:	2300      	movs	r3, #0
 8003970:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8003974:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8003978:	460b      	mov	r3, r1
 800397a:	4313      	orrs	r3, r2
 800397c:	d056      	beq.n	8003a2c <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800397e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003982:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003984:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003988:	d033      	beq.n	80039f2 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 800398a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800398e:	d82c      	bhi.n	80039ea <HAL_RCCEx_PeriphCLKConfig+0x592>
 8003990:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003994:	d02f      	beq.n	80039f6 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8003996:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800399a:	d826      	bhi.n	80039ea <HAL_RCCEx_PeriphCLKConfig+0x592>
 800399c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80039a0:	d02b      	beq.n	80039fa <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 80039a2:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80039a6:	d820      	bhi.n	80039ea <HAL_RCCEx_PeriphCLKConfig+0x592>
 80039a8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80039ac:	d012      	beq.n	80039d4 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 80039ae:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80039b2:	d81a      	bhi.n	80039ea <HAL_RCCEx_PeriphCLKConfig+0x592>
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d022      	beq.n	80039fe <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 80039b8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80039bc:	d115      	bne.n	80039ea <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80039be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80039c2:	3308      	adds	r3, #8
 80039c4:	2101      	movs	r1, #1
 80039c6:	4618      	mov	r0, r3
 80039c8:	f001 fa0e 	bl	8004de8 <RCCEx_PLL2_Config>
 80039cc:	4603      	mov	r3, r0
 80039ce:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80039d2:	e015      	b.n	8003a00 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80039d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80039d8:	3328      	adds	r3, #40	@ 0x28
 80039da:	2101      	movs	r1, #1
 80039dc:	4618      	mov	r0, r3
 80039de:	f001 fab5 	bl	8004f4c <RCCEx_PLL3_Config>
 80039e2:	4603      	mov	r3, r0
 80039e4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80039e8:	e00a      	b.n	8003a00 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80039ea:	2301      	movs	r3, #1
 80039ec:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80039f0:	e006      	b.n	8003a00 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80039f2:	bf00      	nop
 80039f4:	e004      	b.n	8003a00 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80039f6:	bf00      	nop
 80039f8:	e002      	b.n	8003a00 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80039fa:	bf00      	nop
 80039fc:	e000      	b.n	8003a00 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80039fe:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003a00:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d10d      	bne.n	8003a24 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8003a08:	4b05      	ldr	r3, [pc, #20]	@ (8003a20 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003a0a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003a0c:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8003a10:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a14:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003a16:	4a02      	ldr	r2, [pc, #8]	@ (8003a20 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003a18:	430b      	orrs	r3, r1
 8003a1a:	6513      	str	r3, [r2, #80]	@ 0x50
 8003a1c:	e006      	b.n	8003a2c <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8003a1e:	bf00      	nop
 8003a20:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a24:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003a28:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8003a2c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a34:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8003a38:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003a3c:	2300      	movs	r3, #0
 8003a3e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003a42:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8003a46:	460b      	mov	r3, r1
 8003a48:	4313      	orrs	r3, r2
 8003a4a:	d055      	beq.n	8003af8 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8003a4c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a50:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8003a54:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003a58:	d033      	beq.n	8003ac2 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8003a5a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003a5e:	d82c      	bhi.n	8003aba <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003a60:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003a64:	d02f      	beq.n	8003ac6 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8003a66:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003a6a:	d826      	bhi.n	8003aba <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003a6c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003a70:	d02b      	beq.n	8003aca <HAL_RCCEx_PeriphCLKConfig+0x672>
 8003a72:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003a76:	d820      	bhi.n	8003aba <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003a78:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003a7c:	d012      	beq.n	8003aa4 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8003a7e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003a82:	d81a      	bhi.n	8003aba <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d022      	beq.n	8003ace <HAL_RCCEx_PeriphCLKConfig+0x676>
 8003a88:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003a8c:	d115      	bne.n	8003aba <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003a8e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a92:	3308      	adds	r3, #8
 8003a94:	2101      	movs	r1, #1
 8003a96:	4618      	mov	r0, r3
 8003a98:	f001 f9a6 	bl	8004de8 <RCCEx_PLL2_Config>
 8003a9c:	4603      	mov	r3, r0
 8003a9e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8003aa2:	e015      	b.n	8003ad0 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003aa4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003aa8:	3328      	adds	r3, #40	@ 0x28
 8003aaa:	2101      	movs	r1, #1
 8003aac:	4618      	mov	r0, r3
 8003aae:	f001 fa4d 	bl	8004f4c <RCCEx_PLL3_Config>
 8003ab2:	4603      	mov	r3, r0
 8003ab4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8003ab8:	e00a      	b.n	8003ad0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8003aba:	2301      	movs	r3, #1
 8003abc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003ac0:	e006      	b.n	8003ad0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8003ac2:	bf00      	nop
 8003ac4:	e004      	b.n	8003ad0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8003ac6:	bf00      	nop
 8003ac8:	e002      	b.n	8003ad0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8003aca:	bf00      	nop
 8003acc:	e000      	b.n	8003ad0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8003ace:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003ad0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d10b      	bne.n	8003af0 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8003ad8:	4ba3      	ldr	r3, [pc, #652]	@ (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003ada:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003adc:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8003ae0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ae4:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8003ae8:	4a9f      	ldr	r2, [pc, #636]	@ (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003aea:	430b      	orrs	r3, r1
 8003aec:	6593      	str	r3, [r2, #88]	@ 0x58
 8003aee:	e003      	b.n	8003af8 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003af0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003af4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003af8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003afc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b00:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8003b04:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003b08:	2300      	movs	r3, #0
 8003b0a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8003b0e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8003b12:	460b      	mov	r3, r1
 8003b14:	4313      	orrs	r3, r2
 8003b16:	d037      	beq.n	8003b88 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8003b18:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b1c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b1e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003b22:	d00e      	beq.n	8003b42 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8003b24:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003b28:	d816      	bhi.n	8003b58 <HAL_RCCEx_PeriphCLKConfig+0x700>
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d018      	beq.n	8003b60 <HAL_RCCEx_PeriphCLKConfig+0x708>
 8003b2e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003b32:	d111      	bne.n	8003b58 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003b34:	4b8c      	ldr	r3, [pc, #560]	@ (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003b36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b38:	4a8b      	ldr	r2, [pc, #556]	@ (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003b3a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003b3e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8003b40:	e00f      	b.n	8003b62 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003b42:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b46:	3308      	adds	r3, #8
 8003b48:	2101      	movs	r1, #1
 8003b4a:	4618      	mov	r0, r3
 8003b4c:	f001 f94c 	bl	8004de8 <RCCEx_PLL2_Config>
 8003b50:	4603      	mov	r3, r0
 8003b52:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8003b56:	e004      	b.n	8003b62 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003b58:	2301      	movs	r3, #1
 8003b5a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003b5e:	e000      	b.n	8003b62 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8003b60:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003b62:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d10a      	bne.n	8003b80 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8003b6a:	4b7f      	ldr	r3, [pc, #508]	@ (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003b6c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003b6e:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8003b72:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b76:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b78:	4a7b      	ldr	r2, [pc, #492]	@ (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003b7a:	430b      	orrs	r3, r1
 8003b7c:	6513      	str	r3, [r2, #80]	@ 0x50
 8003b7e:	e003      	b.n	8003b88 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003b80:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003b84:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8003b88:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b90:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8003b94:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003b98:	2300      	movs	r3, #0
 8003b9a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8003b9e:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8003ba2:	460b      	mov	r3, r1
 8003ba4:	4313      	orrs	r3, r2
 8003ba6:	d039      	beq.n	8003c1c <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8003ba8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003bac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003bae:	2b03      	cmp	r3, #3
 8003bb0:	d81c      	bhi.n	8003bec <HAL_RCCEx_PeriphCLKConfig+0x794>
 8003bb2:	a201      	add	r2, pc, #4	@ (adr r2, 8003bb8 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8003bb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003bb8:	08003bf5 	.word	0x08003bf5
 8003bbc:	08003bc9 	.word	0x08003bc9
 8003bc0:	08003bd7 	.word	0x08003bd7
 8003bc4:	08003bf5 	.word	0x08003bf5
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003bc8:	4b67      	ldr	r3, [pc, #412]	@ (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003bca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003bcc:	4a66      	ldr	r2, [pc, #408]	@ (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003bce:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003bd2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8003bd4:	e00f      	b.n	8003bf6 <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003bd6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003bda:	3308      	adds	r3, #8
 8003bdc:	2102      	movs	r1, #2
 8003bde:	4618      	mov	r0, r3
 8003be0:	f001 f902 	bl	8004de8 <RCCEx_PLL2_Config>
 8003be4:	4603      	mov	r3, r0
 8003be6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 8003bea:	e004      	b.n	8003bf6 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8003bec:	2301      	movs	r3, #1
 8003bee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003bf2:	e000      	b.n	8003bf6 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8003bf4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003bf6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d10a      	bne.n	8003c14 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8003bfe:	4b5a      	ldr	r3, [pc, #360]	@ (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003c00:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c02:	f023 0103 	bic.w	r1, r3, #3
 8003c06:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c0a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003c0c:	4a56      	ldr	r2, [pc, #344]	@ (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003c0e:	430b      	orrs	r3, r1
 8003c10:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003c12:	e003      	b.n	8003c1c <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003c14:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003c18:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003c1c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c24:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8003c28:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003c2c:	2300      	movs	r3, #0
 8003c2e:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003c32:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8003c36:	460b      	mov	r3, r1
 8003c38:	4313      	orrs	r3, r2
 8003c3a:	f000 809f 	beq.w	8003d7c <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003c3e:	4b4b      	ldr	r3, [pc, #300]	@ (8003d6c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	4a4a      	ldr	r2, [pc, #296]	@ (8003d6c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8003c44:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003c48:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003c4a:	f7fd fb17 	bl	800127c <HAL_GetTick>
 8003c4e:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003c52:	e00b      	b.n	8003c6c <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003c54:	f7fd fb12 	bl	800127c <HAL_GetTick>
 8003c58:	4602      	mov	r2, r0
 8003c5a:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8003c5e:	1ad3      	subs	r3, r2, r3
 8003c60:	2b64      	cmp	r3, #100	@ 0x64
 8003c62:	d903      	bls.n	8003c6c <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8003c64:	2303      	movs	r3, #3
 8003c66:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003c6a:	e005      	b.n	8003c78 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003c6c:	4b3f      	ldr	r3, [pc, #252]	@ (8003d6c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d0ed      	beq.n	8003c54 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8003c78:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d179      	bne.n	8003d74 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8003c80:	4b39      	ldr	r3, [pc, #228]	@ (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003c82:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003c84:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c88:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003c8c:	4053      	eors	r3, r2
 8003c8e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d015      	beq.n	8003cc2 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003c96:	4b34      	ldr	r3, [pc, #208]	@ (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003c98:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c9a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003c9e:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003ca2:	4b31      	ldr	r3, [pc, #196]	@ (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003ca4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ca6:	4a30      	ldr	r2, [pc, #192]	@ (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003ca8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003cac:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003cae:	4b2e      	ldr	r3, [pc, #184]	@ (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003cb0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003cb2:	4a2d      	ldr	r2, [pc, #180]	@ (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003cb4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003cb8:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8003cba:	4a2b      	ldr	r2, [pc, #172]	@ (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003cbc:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003cc0:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8003cc2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003cc6:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003cca:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003cce:	d118      	bne.n	8003d02 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003cd0:	f7fd fad4 	bl	800127c <HAL_GetTick>
 8003cd4:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003cd8:	e00d      	b.n	8003cf6 <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003cda:	f7fd facf 	bl	800127c <HAL_GetTick>
 8003cde:	4602      	mov	r2, r0
 8003ce0:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8003ce4:	1ad2      	subs	r2, r2, r3
 8003ce6:	f241 3388 	movw	r3, #5000	@ 0x1388
 8003cea:	429a      	cmp	r2, r3
 8003cec:	d903      	bls.n	8003cf6 <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8003cee:	2303      	movs	r3, #3
 8003cf0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8003cf4:	e005      	b.n	8003d02 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003cf6:	4b1c      	ldr	r3, [pc, #112]	@ (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003cf8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003cfa:	f003 0302 	and.w	r3, r3, #2
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d0eb      	beq.n	8003cda <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8003d02:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d129      	bne.n	8003d5e <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003d0a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d0e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003d12:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003d16:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003d1a:	d10e      	bne.n	8003d3a <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8003d1c:	4b12      	ldr	r3, [pc, #72]	@ (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003d1e:	691b      	ldr	r3, [r3, #16]
 8003d20:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8003d24:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d28:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003d2c:	091a      	lsrs	r2, r3, #4
 8003d2e:	4b10      	ldr	r3, [pc, #64]	@ (8003d70 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8003d30:	4013      	ands	r3, r2
 8003d32:	4a0d      	ldr	r2, [pc, #52]	@ (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003d34:	430b      	orrs	r3, r1
 8003d36:	6113      	str	r3, [r2, #16]
 8003d38:	e005      	b.n	8003d46 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 8003d3a:	4b0b      	ldr	r3, [pc, #44]	@ (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003d3c:	691b      	ldr	r3, [r3, #16]
 8003d3e:	4a0a      	ldr	r2, [pc, #40]	@ (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003d40:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8003d44:	6113      	str	r3, [r2, #16]
 8003d46:	4b08      	ldr	r3, [pc, #32]	@ (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003d48:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8003d4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d4e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003d52:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003d56:	4a04      	ldr	r2, [pc, #16]	@ (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003d58:	430b      	orrs	r3, r1
 8003d5a:	6713      	str	r3, [r2, #112]	@ 0x70
 8003d5c:	e00e      	b.n	8003d7c <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003d5e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003d62:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 8003d66:	e009      	b.n	8003d7c <HAL_RCCEx_PeriphCLKConfig+0x924>
 8003d68:	58024400 	.word	0x58024400
 8003d6c:	58024800 	.word	0x58024800
 8003d70:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d74:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003d78:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8003d7c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d84:	f002 0301 	and.w	r3, r2, #1
 8003d88:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003d8c:	2300      	movs	r3, #0
 8003d8e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003d92:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003d96:	460b      	mov	r3, r1
 8003d98:	4313      	orrs	r3, r2
 8003d9a:	f000 8089 	beq.w	8003eb0 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8003d9e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003da2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003da4:	2b28      	cmp	r3, #40	@ 0x28
 8003da6:	d86b      	bhi.n	8003e80 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8003da8:	a201      	add	r2, pc, #4	@ (adr r2, 8003db0 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8003daa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003dae:	bf00      	nop
 8003db0:	08003e89 	.word	0x08003e89
 8003db4:	08003e81 	.word	0x08003e81
 8003db8:	08003e81 	.word	0x08003e81
 8003dbc:	08003e81 	.word	0x08003e81
 8003dc0:	08003e81 	.word	0x08003e81
 8003dc4:	08003e81 	.word	0x08003e81
 8003dc8:	08003e81 	.word	0x08003e81
 8003dcc:	08003e81 	.word	0x08003e81
 8003dd0:	08003e55 	.word	0x08003e55
 8003dd4:	08003e81 	.word	0x08003e81
 8003dd8:	08003e81 	.word	0x08003e81
 8003ddc:	08003e81 	.word	0x08003e81
 8003de0:	08003e81 	.word	0x08003e81
 8003de4:	08003e81 	.word	0x08003e81
 8003de8:	08003e81 	.word	0x08003e81
 8003dec:	08003e81 	.word	0x08003e81
 8003df0:	08003e6b 	.word	0x08003e6b
 8003df4:	08003e81 	.word	0x08003e81
 8003df8:	08003e81 	.word	0x08003e81
 8003dfc:	08003e81 	.word	0x08003e81
 8003e00:	08003e81 	.word	0x08003e81
 8003e04:	08003e81 	.word	0x08003e81
 8003e08:	08003e81 	.word	0x08003e81
 8003e0c:	08003e81 	.word	0x08003e81
 8003e10:	08003e89 	.word	0x08003e89
 8003e14:	08003e81 	.word	0x08003e81
 8003e18:	08003e81 	.word	0x08003e81
 8003e1c:	08003e81 	.word	0x08003e81
 8003e20:	08003e81 	.word	0x08003e81
 8003e24:	08003e81 	.word	0x08003e81
 8003e28:	08003e81 	.word	0x08003e81
 8003e2c:	08003e81 	.word	0x08003e81
 8003e30:	08003e89 	.word	0x08003e89
 8003e34:	08003e81 	.word	0x08003e81
 8003e38:	08003e81 	.word	0x08003e81
 8003e3c:	08003e81 	.word	0x08003e81
 8003e40:	08003e81 	.word	0x08003e81
 8003e44:	08003e81 	.word	0x08003e81
 8003e48:	08003e81 	.word	0x08003e81
 8003e4c:	08003e81 	.word	0x08003e81
 8003e50:	08003e89 	.word	0x08003e89
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003e54:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e58:	3308      	adds	r3, #8
 8003e5a:	2101      	movs	r1, #1
 8003e5c:	4618      	mov	r0, r3
 8003e5e:	f000 ffc3 	bl	8004de8 <RCCEx_PLL2_Config>
 8003e62:	4603      	mov	r3, r0
 8003e64:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8003e68:	e00f      	b.n	8003e8a <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003e6a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e6e:	3328      	adds	r3, #40	@ 0x28
 8003e70:	2101      	movs	r1, #1
 8003e72:	4618      	mov	r0, r3
 8003e74:	f001 f86a 	bl	8004f4c <RCCEx_PLL3_Config>
 8003e78:	4603      	mov	r3, r0
 8003e7a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8003e7e:	e004      	b.n	8003e8a <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003e80:	2301      	movs	r3, #1
 8003e82:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003e86:	e000      	b.n	8003e8a <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8003e88:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003e8a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d10a      	bne.n	8003ea8 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8003e92:	4bbf      	ldr	r3, [pc, #764]	@ (8004190 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003e94:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e96:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8003e9a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e9e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003ea0:	4abb      	ldr	r2, [pc, #748]	@ (8004190 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003ea2:	430b      	orrs	r3, r1
 8003ea4:	6553      	str	r3, [r2, #84]	@ 0x54
 8003ea6:	e003      	b.n	8003eb0 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ea8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003eac:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8003eb0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003eb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003eb8:	f002 0302 	and.w	r3, r2, #2
 8003ebc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003ec0:	2300      	movs	r3, #0
 8003ec2:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8003ec6:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8003eca:	460b      	mov	r3, r1
 8003ecc:	4313      	orrs	r3, r2
 8003ece:	d041      	beq.n	8003f54 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8003ed0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ed4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003ed6:	2b05      	cmp	r3, #5
 8003ed8:	d824      	bhi.n	8003f24 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8003eda:	a201      	add	r2, pc, #4	@ (adr r2, 8003ee0 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8003edc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ee0:	08003f2d 	.word	0x08003f2d
 8003ee4:	08003ef9 	.word	0x08003ef9
 8003ee8:	08003f0f 	.word	0x08003f0f
 8003eec:	08003f2d 	.word	0x08003f2d
 8003ef0:	08003f2d 	.word	0x08003f2d
 8003ef4:	08003f2d 	.word	0x08003f2d
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003ef8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003efc:	3308      	adds	r3, #8
 8003efe:	2101      	movs	r1, #1
 8003f00:	4618      	mov	r0, r3
 8003f02:	f000 ff71 	bl	8004de8 <RCCEx_PLL2_Config>
 8003f06:	4603      	mov	r3, r0
 8003f08:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8003f0c:	e00f      	b.n	8003f2e <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003f0e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f12:	3328      	adds	r3, #40	@ 0x28
 8003f14:	2101      	movs	r1, #1
 8003f16:	4618      	mov	r0, r3
 8003f18:	f001 f818 	bl	8004f4c <RCCEx_PLL3_Config>
 8003f1c:	4603      	mov	r3, r0
 8003f1e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8003f22:	e004      	b.n	8003f2e <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003f24:	2301      	movs	r3, #1
 8003f26:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003f2a:	e000      	b.n	8003f2e <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8003f2c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003f2e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d10a      	bne.n	8003f4c <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8003f36:	4b96      	ldr	r3, [pc, #600]	@ (8004190 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003f38:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f3a:	f023 0107 	bic.w	r1, r3, #7
 8003f3e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f42:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003f44:	4a92      	ldr	r2, [pc, #584]	@ (8004190 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003f46:	430b      	orrs	r3, r1
 8003f48:	6553      	str	r3, [r2, #84]	@ 0x54
 8003f4a:	e003      	b.n	8003f54 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f4c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003f50:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003f54:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f5c:	f002 0304 	and.w	r3, r2, #4
 8003f60:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003f64:	2300      	movs	r3, #0
 8003f66:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003f6a:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8003f6e:	460b      	mov	r3, r1
 8003f70:	4313      	orrs	r3, r2
 8003f72:	d044      	beq.n	8003ffe <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8003f74:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f78:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003f7c:	2b05      	cmp	r3, #5
 8003f7e:	d825      	bhi.n	8003fcc <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8003f80:	a201      	add	r2, pc, #4	@ (adr r2, 8003f88 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8003f82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f86:	bf00      	nop
 8003f88:	08003fd5 	.word	0x08003fd5
 8003f8c:	08003fa1 	.word	0x08003fa1
 8003f90:	08003fb7 	.word	0x08003fb7
 8003f94:	08003fd5 	.word	0x08003fd5
 8003f98:	08003fd5 	.word	0x08003fd5
 8003f9c:	08003fd5 	.word	0x08003fd5
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003fa0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003fa4:	3308      	adds	r3, #8
 8003fa6:	2101      	movs	r1, #1
 8003fa8:	4618      	mov	r0, r3
 8003faa:	f000 ff1d 	bl	8004de8 <RCCEx_PLL2_Config>
 8003fae:	4603      	mov	r3, r0
 8003fb0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8003fb4:	e00f      	b.n	8003fd6 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003fb6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003fba:	3328      	adds	r3, #40	@ 0x28
 8003fbc:	2101      	movs	r1, #1
 8003fbe:	4618      	mov	r0, r3
 8003fc0:	f000 ffc4 	bl	8004f4c <RCCEx_PLL3_Config>
 8003fc4:	4603      	mov	r3, r0
 8003fc6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8003fca:	e004      	b.n	8003fd6 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003fcc:	2301      	movs	r3, #1
 8003fce:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003fd2:	e000      	b.n	8003fd6 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8003fd4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003fd6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d10b      	bne.n	8003ff6 <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003fde:	4b6c      	ldr	r3, [pc, #432]	@ (8004190 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003fe0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003fe2:	f023 0107 	bic.w	r1, r3, #7
 8003fe6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003fea:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003fee:	4a68      	ldr	r2, [pc, #416]	@ (8004190 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003ff0:	430b      	orrs	r3, r1
 8003ff2:	6593      	str	r3, [r2, #88]	@ 0x58
 8003ff4:	e003      	b.n	8003ffe <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ff6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003ffa:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003ffe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004002:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004006:	f002 0320 	and.w	r3, r2, #32
 800400a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800400e:	2300      	movs	r3, #0
 8004010:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004014:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004018:	460b      	mov	r3, r1
 800401a:	4313      	orrs	r3, r2
 800401c:	d055      	beq.n	80040ca <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800401e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004022:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004026:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800402a:	d033      	beq.n	8004094 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 800402c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004030:	d82c      	bhi.n	800408c <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004032:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004036:	d02f      	beq.n	8004098 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8004038:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800403c:	d826      	bhi.n	800408c <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800403e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004042:	d02b      	beq.n	800409c <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8004044:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004048:	d820      	bhi.n	800408c <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800404a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800404e:	d012      	beq.n	8004076 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8004050:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004054:	d81a      	bhi.n	800408c <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004056:	2b00      	cmp	r3, #0
 8004058:	d022      	beq.n	80040a0 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 800405a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800405e:	d115      	bne.n	800408c <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004060:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004064:	3308      	adds	r3, #8
 8004066:	2100      	movs	r1, #0
 8004068:	4618      	mov	r0, r3
 800406a:	f000 febd 	bl	8004de8 <RCCEx_PLL2_Config>
 800406e:	4603      	mov	r3, r0
 8004070:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8004074:	e015      	b.n	80040a2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004076:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800407a:	3328      	adds	r3, #40	@ 0x28
 800407c:	2102      	movs	r1, #2
 800407e:	4618      	mov	r0, r3
 8004080:	f000 ff64 	bl	8004f4c <RCCEx_PLL3_Config>
 8004084:	4603      	mov	r3, r0
 8004086:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800408a:	e00a      	b.n	80040a2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800408c:	2301      	movs	r3, #1
 800408e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004092:	e006      	b.n	80040a2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004094:	bf00      	nop
 8004096:	e004      	b.n	80040a2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004098:	bf00      	nop
 800409a:	e002      	b.n	80040a2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800409c:	bf00      	nop
 800409e:	e000      	b.n	80040a2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80040a0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80040a2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d10b      	bne.n	80040c2 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80040aa:	4b39      	ldr	r3, [pc, #228]	@ (8004190 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80040ac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80040ae:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80040b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80040ba:	4a35      	ldr	r2, [pc, #212]	@ (8004190 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80040bc:	430b      	orrs	r3, r1
 80040be:	6553      	str	r3, [r2, #84]	@ 0x54
 80040c0:	e003      	b.n	80040ca <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80040c2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80040c6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80040ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040d2:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 80040d6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80040da:	2300      	movs	r3, #0
 80040dc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80040e0:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 80040e4:	460b      	mov	r3, r1
 80040e6:	4313      	orrs	r3, r2
 80040e8:	d058      	beq.n	800419c <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 80040ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040ee:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80040f2:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80040f6:	d033      	beq.n	8004160 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 80040f8:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80040fc:	d82c      	bhi.n	8004158 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80040fe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004102:	d02f      	beq.n	8004164 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8004104:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004108:	d826      	bhi.n	8004158 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800410a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800410e:	d02b      	beq.n	8004168 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8004110:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004114:	d820      	bhi.n	8004158 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004116:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800411a:	d012      	beq.n	8004142 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 800411c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004120:	d81a      	bhi.n	8004158 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004122:	2b00      	cmp	r3, #0
 8004124:	d022      	beq.n	800416c <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8004126:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800412a:	d115      	bne.n	8004158 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800412c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004130:	3308      	adds	r3, #8
 8004132:	2100      	movs	r1, #0
 8004134:	4618      	mov	r0, r3
 8004136:	f000 fe57 	bl	8004de8 <RCCEx_PLL2_Config>
 800413a:	4603      	mov	r3, r0
 800413c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8004140:	e015      	b.n	800416e <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004142:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004146:	3328      	adds	r3, #40	@ 0x28
 8004148:	2102      	movs	r1, #2
 800414a:	4618      	mov	r0, r3
 800414c:	f000 fefe 	bl	8004f4c <RCCEx_PLL3_Config>
 8004150:	4603      	mov	r3, r0
 8004152:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8004156:	e00a      	b.n	800416e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004158:	2301      	movs	r3, #1
 800415a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800415e:	e006      	b.n	800416e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004160:	bf00      	nop
 8004162:	e004      	b.n	800416e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004164:	bf00      	nop
 8004166:	e002      	b.n	800416e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004168:	bf00      	nop
 800416a:	e000      	b.n	800416e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800416c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800416e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004172:	2b00      	cmp	r3, #0
 8004174:	d10e      	bne.n	8004194 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004176:	4b06      	ldr	r3, [pc, #24]	@ (8004190 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004178:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800417a:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 800417e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004182:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004186:	4a02      	ldr	r2, [pc, #8]	@ (8004190 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004188:	430b      	orrs	r3, r1
 800418a:	6593      	str	r3, [r2, #88]	@ 0x58
 800418c:	e006      	b.n	800419c <HAL_RCCEx_PeriphCLKConfig+0xd44>
 800418e:	bf00      	nop
 8004190:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004194:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004198:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800419c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041a4:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 80041a8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80041ac:	2300      	movs	r3, #0
 80041ae:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80041b2:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 80041b6:	460b      	mov	r3, r1
 80041b8:	4313      	orrs	r3, r2
 80041ba:	d055      	beq.n	8004268 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 80041bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041c0:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80041c4:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80041c8:	d033      	beq.n	8004232 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 80041ca:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80041ce:	d82c      	bhi.n	800422a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80041d0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80041d4:	d02f      	beq.n	8004236 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 80041d6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80041da:	d826      	bhi.n	800422a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80041dc:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80041e0:	d02b      	beq.n	800423a <HAL_RCCEx_PeriphCLKConfig+0xde2>
 80041e2:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80041e6:	d820      	bhi.n	800422a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80041e8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80041ec:	d012      	beq.n	8004214 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 80041ee:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80041f2:	d81a      	bhi.n	800422a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d022      	beq.n	800423e <HAL_RCCEx_PeriphCLKConfig+0xde6>
 80041f8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80041fc:	d115      	bne.n	800422a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80041fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004202:	3308      	adds	r3, #8
 8004204:	2100      	movs	r1, #0
 8004206:	4618      	mov	r0, r3
 8004208:	f000 fdee 	bl	8004de8 <RCCEx_PLL2_Config>
 800420c:	4603      	mov	r3, r0
 800420e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8004212:	e015      	b.n	8004240 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004214:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004218:	3328      	adds	r3, #40	@ 0x28
 800421a:	2102      	movs	r1, #2
 800421c:	4618      	mov	r0, r3
 800421e:	f000 fe95 	bl	8004f4c <RCCEx_PLL3_Config>
 8004222:	4603      	mov	r3, r0
 8004224:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8004228:	e00a      	b.n	8004240 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800422a:	2301      	movs	r3, #1
 800422c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004230:	e006      	b.n	8004240 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8004232:	bf00      	nop
 8004234:	e004      	b.n	8004240 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8004236:	bf00      	nop
 8004238:	e002      	b.n	8004240 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800423a:	bf00      	nop
 800423c:	e000      	b.n	8004240 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800423e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004240:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004244:	2b00      	cmp	r3, #0
 8004246:	d10b      	bne.n	8004260 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8004248:	4ba1      	ldr	r3, [pc, #644]	@ (80044d0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800424a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800424c:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8004250:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004254:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8004258:	4a9d      	ldr	r2, [pc, #628]	@ (80044d0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800425a:	430b      	orrs	r3, r1
 800425c:	6593      	str	r3, [r2, #88]	@ 0x58
 800425e:	e003      	b.n	8004268 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004260:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004264:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8004268:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800426c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004270:	f002 0308 	and.w	r3, r2, #8
 8004274:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004278:	2300      	movs	r3, #0
 800427a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800427e:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8004282:	460b      	mov	r3, r1
 8004284:	4313      	orrs	r3, r2
 8004286:	d01e      	beq.n	80042c6 <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8004288:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800428c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004290:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004294:	d10c      	bne.n	80042b0 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8004296:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800429a:	3328      	adds	r3, #40	@ 0x28
 800429c:	2102      	movs	r1, #2
 800429e:	4618      	mov	r0, r3
 80042a0:	f000 fe54 	bl	8004f4c <RCCEx_PLL3_Config>
 80042a4:	4603      	mov	r3, r0
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d002      	beq.n	80042b0 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 80042aa:	2301      	movs	r3, #1
 80042ac:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 80042b0:	4b87      	ldr	r3, [pc, #540]	@ (80044d0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80042b2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80042b4:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80042b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042bc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80042c0:	4a83      	ldr	r2, [pc, #524]	@ (80044d0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80042c2:	430b      	orrs	r3, r1
 80042c4:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80042c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042ce:	f002 0310 	and.w	r3, r2, #16
 80042d2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80042d6:	2300      	movs	r3, #0
 80042d8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80042dc:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 80042e0:	460b      	mov	r3, r1
 80042e2:	4313      	orrs	r3, r2
 80042e4:	d01e      	beq.n	8004324 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 80042e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042ea:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80042ee:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80042f2:	d10c      	bne.n	800430e <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80042f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042f8:	3328      	adds	r3, #40	@ 0x28
 80042fa:	2102      	movs	r1, #2
 80042fc:	4618      	mov	r0, r3
 80042fe:	f000 fe25 	bl	8004f4c <RCCEx_PLL3_Config>
 8004302:	4603      	mov	r3, r0
 8004304:	2b00      	cmp	r3, #0
 8004306:	d002      	beq.n	800430e <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8004308:	2301      	movs	r3, #1
 800430a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800430e:	4b70      	ldr	r3, [pc, #448]	@ (80044d0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004310:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004312:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004316:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800431a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800431e:	4a6c      	ldr	r2, [pc, #432]	@ (80044d0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004320:	430b      	orrs	r3, r1
 8004322:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004324:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004328:	e9d3 2300 	ldrd	r2, r3, [r3]
 800432c:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8004330:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004334:	2300      	movs	r3, #0
 8004336:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800433a:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 800433e:	460b      	mov	r3, r1
 8004340:	4313      	orrs	r3, r2
 8004342:	d03e      	beq.n	80043c2 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8004344:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004348:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800434c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004350:	d022      	beq.n	8004398 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 8004352:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004356:	d81b      	bhi.n	8004390 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8004358:	2b00      	cmp	r3, #0
 800435a:	d003      	beq.n	8004364 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 800435c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004360:	d00b      	beq.n	800437a <HAL_RCCEx_PeriphCLKConfig+0xf22>
 8004362:	e015      	b.n	8004390 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004364:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004368:	3308      	adds	r3, #8
 800436a:	2100      	movs	r1, #0
 800436c:	4618      	mov	r0, r3
 800436e:	f000 fd3b 	bl	8004de8 <RCCEx_PLL2_Config>
 8004372:	4603      	mov	r3, r0
 8004374:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8004378:	e00f      	b.n	800439a <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800437a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800437e:	3328      	adds	r3, #40	@ 0x28
 8004380:	2102      	movs	r1, #2
 8004382:	4618      	mov	r0, r3
 8004384:	f000 fde2 	bl	8004f4c <RCCEx_PLL3_Config>
 8004388:	4603      	mov	r3, r0
 800438a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800438e:	e004      	b.n	800439a <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004390:	2301      	movs	r3, #1
 8004392:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004396:	e000      	b.n	800439a <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8004398:	bf00      	nop
    }

    if (ret == HAL_OK)
 800439a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d10b      	bne.n	80043ba <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80043a2:	4b4b      	ldr	r3, [pc, #300]	@ (80044d0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80043a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80043a6:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 80043aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043ae:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80043b2:	4a47      	ldr	r2, [pc, #284]	@ (80044d0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80043b4:	430b      	orrs	r3, r1
 80043b6:	6593      	str	r3, [r2, #88]	@ 0x58
 80043b8:	e003      	b.n	80043c2 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80043ba:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80043be:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80043c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043ca:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 80043ce:	67bb      	str	r3, [r7, #120]	@ 0x78
 80043d0:	2300      	movs	r3, #0
 80043d2:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80043d4:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 80043d8:	460b      	mov	r3, r1
 80043da:	4313      	orrs	r3, r2
 80043dc:	d03b      	beq.n	8004456 <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 80043de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80043e6:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80043ea:	d01f      	beq.n	800442c <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 80043ec:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80043f0:	d818      	bhi.n	8004424 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 80043f2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80043f6:	d003      	beq.n	8004400 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 80043f8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80043fc:	d007      	beq.n	800440e <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 80043fe:	e011      	b.n	8004424 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004400:	4b33      	ldr	r3, [pc, #204]	@ (80044d0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004402:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004404:	4a32      	ldr	r2, [pc, #200]	@ (80044d0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004406:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800440a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 800440c:	e00f      	b.n	800442e <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800440e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004412:	3328      	adds	r3, #40	@ 0x28
 8004414:	2101      	movs	r1, #1
 8004416:	4618      	mov	r0, r3
 8004418:	f000 fd98 	bl	8004f4c <RCCEx_PLL3_Config>
 800441c:	4603      	mov	r3, r0
 800441e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 8004422:	e004      	b.n	800442e <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004424:	2301      	movs	r3, #1
 8004426:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800442a:	e000      	b.n	800442e <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 800442c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800442e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004432:	2b00      	cmp	r3, #0
 8004434:	d10b      	bne.n	800444e <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004436:	4b26      	ldr	r3, [pc, #152]	@ (80044d0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004438:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800443a:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800443e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004442:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004446:	4a22      	ldr	r2, [pc, #136]	@ (80044d0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004448:	430b      	orrs	r3, r1
 800444a:	6553      	str	r3, [r2, #84]	@ 0x54
 800444c:	e003      	b.n	8004456 <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800444e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004452:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8004456:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800445a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800445e:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8004462:	673b      	str	r3, [r7, #112]	@ 0x70
 8004464:	2300      	movs	r3, #0
 8004466:	677b      	str	r3, [r7, #116]	@ 0x74
 8004468:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 800446c:	460b      	mov	r3, r1
 800446e:	4313      	orrs	r3, r2
 8004470:	d034      	beq.n	80044dc <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8004472:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004476:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004478:	2b00      	cmp	r3, #0
 800447a:	d003      	beq.n	8004484 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 800447c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004480:	d007      	beq.n	8004492 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 8004482:	e011      	b.n	80044a8 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004484:	4b12      	ldr	r3, [pc, #72]	@ (80044d0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004486:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004488:	4a11      	ldr	r2, [pc, #68]	@ (80044d0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800448a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800448e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8004490:	e00e      	b.n	80044b0 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004492:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004496:	3308      	adds	r3, #8
 8004498:	2102      	movs	r1, #2
 800449a:	4618      	mov	r0, r3
 800449c:	f000 fca4 	bl	8004de8 <RCCEx_PLL2_Config>
 80044a0:	4603      	mov	r3, r0
 80044a2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80044a6:	e003      	b.n	80044b0 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 80044a8:	2301      	movs	r3, #1
 80044aa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80044ae:	bf00      	nop
    }

    if (ret == HAL_OK)
 80044b0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d10d      	bne.n	80044d4 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 80044b8:	4b05      	ldr	r3, [pc, #20]	@ (80044d0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80044ba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80044bc:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80044c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044c4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80044c6:	4a02      	ldr	r2, [pc, #8]	@ (80044d0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80044c8:	430b      	orrs	r3, r1
 80044ca:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80044cc:	e006      	b.n	80044dc <HAL_RCCEx_PeriphCLKConfig+0x1084>
 80044ce:	bf00      	nop
 80044d0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80044d4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80044d8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80044dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044e4:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 80044e8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80044ea:	2300      	movs	r3, #0
 80044ec:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80044ee:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 80044f2:	460b      	mov	r3, r1
 80044f4:	4313      	orrs	r3, r2
 80044f6:	d00c      	beq.n	8004512 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80044f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044fc:	3328      	adds	r3, #40	@ 0x28
 80044fe:	2102      	movs	r1, #2
 8004500:	4618      	mov	r0, r3
 8004502:	f000 fd23 	bl	8004f4c <RCCEx_PLL3_Config>
 8004506:	4603      	mov	r3, r0
 8004508:	2b00      	cmp	r3, #0
 800450a:	d002      	beq.n	8004512 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 800450c:	2301      	movs	r3, #1
 800450e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8004512:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004516:	e9d3 2300 	ldrd	r2, r3, [r3]
 800451a:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 800451e:	663b      	str	r3, [r7, #96]	@ 0x60
 8004520:	2300      	movs	r3, #0
 8004522:	667b      	str	r3, [r7, #100]	@ 0x64
 8004524:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8004528:	460b      	mov	r3, r1
 800452a:	4313      	orrs	r3, r2
 800452c:	d038      	beq.n	80045a0 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 800452e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004532:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004536:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800453a:	d018      	beq.n	800456e <HAL_RCCEx_PeriphCLKConfig+0x1116>
 800453c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004540:	d811      	bhi.n	8004566 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8004542:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004546:	d014      	beq.n	8004572 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8004548:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800454c:	d80b      	bhi.n	8004566 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800454e:	2b00      	cmp	r3, #0
 8004550:	d011      	beq.n	8004576 <HAL_RCCEx_PeriphCLKConfig+0x111e>
 8004552:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004556:	d106      	bne.n	8004566 <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004558:	4bc3      	ldr	r3, [pc, #780]	@ (8004868 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800455a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800455c:	4ac2      	ldr	r2, [pc, #776]	@ (8004868 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800455e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004562:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8004564:	e008      	b.n	8004578 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004566:	2301      	movs	r3, #1
 8004568:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800456c:	e004      	b.n	8004578 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800456e:	bf00      	nop
 8004570:	e002      	b.n	8004578 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8004572:	bf00      	nop
 8004574:	e000      	b.n	8004578 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8004576:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004578:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800457c:	2b00      	cmp	r3, #0
 800457e:	d10b      	bne.n	8004598 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004580:	4bb9      	ldr	r3, [pc, #740]	@ (8004868 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004582:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004584:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004588:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800458c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004590:	4ab5      	ldr	r2, [pc, #724]	@ (8004868 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004592:	430b      	orrs	r3, r1
 8004594:	6553      	str	r3, [r2, #84]	@ 0x54
 8004596:	e003      	b.n	80045a0 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004598:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800459c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80045a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045a8:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 80045ac:	65bb      	str	r3, [r7, #88]	@ 0x58
 80045ae:	2300      	movs	r3, #0
 80045b0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80045b2:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 80045b6:	460b      	mov	r3, r1
 80045b8:	4313      	orrs	r3, r2
 80045ba:	d009      	beq.n	80045d0 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80045bc:	4baa      	ldr	r3, [pc, #680]	@ (8004868 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80045be:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80045c0:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80045c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045c8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80045ca:	4aa7      	ldr	r2, [pc, #668]	@ (8004868 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80045cc:	430b      	orrs	r3, r1
 80045ce:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 80045d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045d8:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 80045dc:	653b      	str	r3, [r7, #80]	@ 0x50
 80045de:	2300      	movs	r3, #0
 80045e0:	657b      	str	r3, [r7, #84]	@ 0x54
 80045e2:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 80045e6:	460b      	mov	r3, r1
 80045e8:	4313      	orrs	r3, r2
 80045ea:	d00a      	beq.n	8004602 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 80045ec:	4b9e      	ldr	r3, [pc, #632]	@ (8004868 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80045ee:	691b      	ldr	r3, [r3, #16]
 80045f0:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 80045f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045f8:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 80045fc:	4a9a      	ldr	r2, [pc, #616]	@ (8004868 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80045fe:	430b      	orrs	r3, r1
 8004600:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004602:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004606:	e9d3 2300 	ldrd	r2, r3, [r3]
 800460a:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 800460e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004610:	2300      	movs	r3, #0
 8004612:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004614:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8004618:	460b      	mov	r3, r1
 800461a:	4313      	orrs	r3, r2
 800461c:	d009      	beq.n	8004632 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800461e:	4b92      	ldr	r3, [pc, #584]	@ (8004868 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004620:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004622:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8004626:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800462a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800462c:	4a8e      	ldr	r2, [pc, #568]	@ (8004868 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800462e:	430b      	orrs	r3, r1
 8004630:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8004632:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004636:	e9d3 2300 	ldrd	r2, r3, [r3]
 800463a:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 800463e:	643b      	str	r3, [r7, #64]	@ 0x40
 8004640:	2300      	movs	r3, #0
 8004642:	647b      	str	r3, [r7, #68]	@ 0x44
 8004644:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8004648:	460b      	mov	r3, r1
 800464a:	4313      	orrs	r3, r2
 800464c:	d00e      	beq.n	800466c <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800464e:	4b86      	ldr	r3, [pc, #536]	@ (8004868 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004650:	691b      	ldr	r3, [r3, #16]
 8004652:	4a85      	ldr	r2, [pc, #532]	@ (8004868 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004654:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8004658:	6113      	str	r3, [r2, #16]
 800465a:	4b83      	ldr	r3, [pc, #524]	@ (8004868 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800465c:	6919      	ldr	r1, [r3, #16]
 800465e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004662:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8004666:	4a80      	ldr	r2, [pc, #512]	@ (8004868 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004668:	430b      	orrs	r3, r1
 800466a:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800466c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004670:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004674:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8004678:	63bb      	str	r3, [r7, #56]	@ 0x38
 800467a:	2300      	movs	r3, #0
 800467c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800467e:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8004682:	460b      	mov	r3, r1
 8004684:	4313      	orrs	r3, r2
 8004686:	d009      	beq.n	800469c <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8004688:	4b77      	ldr	r3, [pc, #476]	@ (8004868 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800468a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800468c:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8004690:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004694:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004696:	4a74      	ldr	r2, [pc, #464]	@ (8004868 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004698:	430b      	orrs	r3, r1
 800469a:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800469c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046a4:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 80046a8:	633b      	str	r3, [r7, #48]	@ 0x30
 80046aa:	2300      	movs	r3, #0
 80046ac:	637b      	str	r3, [r7, #52]	@ 0x34
 80046ae:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 80046b2:	460b      	mov	r3, r1
 80046b4:	4313      	orrs	r3, r2
 80046b6:	d00a      	beq.n	80046ce <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80046b8:	4b6b      	ldr	r3, [pc, #428]	@ (8004868 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80046ba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80046bc:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 80046c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046c4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80046c8:	4a67      	ldr	r2, [pc, #412]	@ (8004868 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80046ca:	430b      	orrs	r3, r1
 80046cc:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 80046ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046d6:	2100      	movs	r1, #0
 80046d8:	62b9      	str	r1, [r7, #40]	@ 0x28
 80046da:	f003 0301 	and.w	r3, r3, #1
 80046de:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80046e0:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 80046e4:	460b      	mov	r3, r1
 80046e6:	4313      	orrs	r3, r2
 80046e8:	d011      	beq.n	800470e <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80046ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046ee:	3308      	adds	r3, #8
 80046f0:	2100      	movs	r1, #0
 80046f2:	4618      	mov	r0, r3
 80046f4:	f000 fb78 	bl	8004de8 <RCCEx_PLL2_Config>
 80046f8:	4603      	mov	r3, r0
 80046fa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80046fe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004702:	2b00      	cmp	r3, #0
 8004704:	d003      	beq.n	800470e <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004706:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800470a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800470e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004712:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004716:	2100      	movs	r1, #0
 8004718:	6239      	str	r1, [r7, #32]
 800471a:	f003 0302 	and.w	r3, r3, #2
 800471e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004720:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8004724:	460b      	mov	r3, r1
 8004726:	4313      	orrs	r3, r2
 8004728:	d011      	beq.n	800474e <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800472a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800472e:	3308      	adds	r3, #8
 8004730:	2101      	movs	r1, #1
 8004732:	4618      	mov	r0, r3
 8004734:	f000 fb58 	bl	8004de8 <RCCEx_PLL2_Config>
 8004738:	4603      	mov	r3, r0
 800473a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800473e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004742:	2b00      	cmp	r3, #0
 8004744:	d003      	beq.n	800474e <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004746:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800474a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800474e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004752:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004756:	2100      	movs	r1, #0
 8004758:	61b9      	str	r1, [r7, #24]
 800475a:	f003 0304 	and.w	r3, r3, #4
 800475e:	61fb      	str	r3, [r7, #28]
 8004760:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8004764:	460b      	mov	r3, r1
 8004766:	4313      	orrs	r3, r2
 8004768:	d011      	beq.n	800478e <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800476a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800476e:	3308      	adds	r3, #8
 8004770:	2102      	movs	r1, #2
 8004772:	4618      	mov	r0, r3
 8004774:	f000 fb38 	bl	8004de8 <RCCEx_PLL2_Config>
 8004778:	4603      	mov	r3, r0
 800477a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800477e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004782:	2b00      	cmp	r3, #0
 8004784:	d003      	beq.n	800478e <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004786:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800478a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800478e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004792:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004796:	2100      	movs	r1, #0
 8004798:	6139      	str	r1, [r7, #16]
 800479a:	f003 0308 	and.w	r3, r3, #8
 800479e:	617b      	str	r3, [r7, #20]
 80047a0:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80047a4:	460b      	mov	r3, r1
 80047a6:	4313      	orrs	r3, r2
 80047a8:	d011      	beq.n	80047ce <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80047aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047ae:	3328      	adds	r3, #40	@ 0x28
 80047b0:	2100      	movs	r1, #0
 80047b2:	4618      	mov	r0, r3
 80047b4:	f000 fbca 	bl	8004f4c <RCCEx_PLL3_Config>
 80047b8:	4603      	mov	r3, r0
 80047ba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 80047be:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d003      	beq.n	80047ce <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80047c6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80047ca:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 80047ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047d6:	2100      	movs	r1, #0
 80047d8:	60b9      	str	r1, [r7, #8]
 80047da:	f003 0310 	and.w	r3, r3, #16
 80047de:	60fb      	str	r3, [r7, #12]
 80047e0:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 80047e4:	460b      	mov	r3, r1
 80047e6:	4313      	orrs	r3, r2
 80047e8:	d011      	beq.n	800480e <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80047ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047ee:	3328      	adds	r3, #40	@ 0x28
 80047f0:	2101      	movs	r1, #1
 80047f2:	4618      	mov	r0, r3
 80047f4:	f000 fbaa 	bl	8004f4c <RCCEx_PLL3_Config>
 80047f8:	4603      	mov	r3, r0
 80047fa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80047fe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004802:	2b00      	cmp	r3, #0
 8004804:	d003      	beq.n	800480e <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004806:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800480a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800480e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004812:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004816:	2100      	movs	r1, #0
 8004818:	6039      	str	r1, [r7, #0]
 800481a:	f003 0320 	and.w	r3, r3, #32
 800481e:	607b      	str	r3, [r7, #4]
 8004820:	e9d7 1200 	ldrd	r1, r2, [r7]
 8004824:	460b      	mov	r3, r1
 8004826:	4313      	orrs	r3, r2
 8004828:	d011      	beq.n	800484e <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800482a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800482e:	3328      	adds	r3, #40	@ 0x28
 8004830:	2102      	movs	r1, #2
 8004832:	4618      	mov	r0, r3
 8004834:	f000 fb8a 	bl	8004f4c <RCCEx_PLL3_Config>
 8004838:	4603      	mov	r3, r0
 800483a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800483e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004842:	2b00      	cmp	r3, #0
 8004844:	d003      	beq.n	800484e <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004846:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800484a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 800484e:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 8004852:	2b00      	cmp	r3, #0
 8004854:	d101      	bne.n	800485a <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 8004856:	2300      	movs	r3, #0
 8004858:	e000      	b.n	800485c <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 800485a:	2301      	movs	r3, #1
}
 800485c:	4618      	mov	r0, r3
 800485e:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8004862:	46bd      	mov	sp, r7
 8004864:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004868:	58024400 	.word	0x58024400

0800486c <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 800486c:	b580      	push	{r7, lr}
 800486e:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8004870:	f7fe fd96 	bl	80033a0 <HAL_RCC_GetHCLKFreq>
 8004874:	4602      	mov	r2, r0
 8004876:	4b06      	ldr	r3, [pc, #24]	@ (8004890 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8004878:	6a1b      	ldr	r3, [r3, #32]
 800487a:	091b      	lsrs	r3, r3, #4
 800487c:	f003 0307 	and.w	r3, r3, #7
 8004880:	4904      	ldr	r1, [pc, #16]	@ (8004894 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8004882:	5ccb      	ldrb	r3, [r1, r3]
 8004884:	f003 031f 	and.w	r3, r3, #31
 8004888:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 800488c:	4618      	mov	r0, r3
 800488e:	bd80      	pop	{r7, pc}
 8004890:	58024400 	.word	0x58024400
 8004894:	08007ff4 	.word	0x08007ff4

08004898 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8004898:	b480      	push	{r7}
 800489a:	b089      	sub	sp, #36	@ 0x24
 800489c:	af00      	add	r7, sp, #0
 800489e:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80048a0:	4ba1      	ldr	r3, [pc, #644]	@ (8004b28 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80048a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048a4:	f003 0303 	and.w	r3, r3, #3
 80048a8:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 80048aa:	4b9f      	ldr	r3, [pc, #636]	@ (8004b28 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80048ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048ae:	0b1b      	lsrs	r3, r3, #12
 80048b0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80048b4:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 80048b6:	4b9c      	ldr	r3, [pc, #624]	@ (8004b28 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80048b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048ba:	091b      	lsrs	r3, r3, #4
 80048bc:	f003 0301 	and.w	r3, r3, #1
 80048c0:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 80048c2:	4b99      	ldr	r3, [pc, #612]	@ (8004b28 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80048c4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80048c6:	08db      	lsrs	r3, r3, #3
 80048c8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80048cc:	693a      	ldr	r2, [r7, #16]
 80048ce:	fb02 f303 	mul.w	r3, r2, r3
 80048d2:	ee07 3a90 	vmov	s15, r3
 80048d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80048da:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 80048de:	697b      	ldr	r3, [r7, #20]
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	f000 8111 	beq.w	8004b08 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 80048e6:	69bb      	ldr	r3, [r7, #24]
 80048e8:	2b02      	cmp	r3, #2
 80048ea:	f000 8083 	beq.w	80049f4 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 80048ee:	69bb      	ldr	r3, [r7, #24]
 80048f0:	2b02      	cmp	r3, #2
 80048f2:	f200 80a1 	bhi.w	8004a38 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 80048f6:	69bb      	ldr	r3, [r7, #24]
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d003      	beq.n	8004904 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 80048fc:	69bb      	ldr	r3, [r7, #24]
 80048fe:	2b01      	cmp	r3, #1
 8004900:	d056      	beq.n	80049b0 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8004902:	e099      	b.n	8004a38 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004904:	4b88      	ldr	r3, [pc, #544]	@ (8004b28 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	f003 0320 	and.w	r3, r3, #32
 800490c:	2b00      	cmp	r3, #0
 800490e:	d02d      	beq.n	800496c <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004910:	4b85      	ldr	r3, [pc, #532]	@ (8004b28 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	08db      	lsrs	r3, r3, #3
 8004916:	f003 0303 	and.w	r3, r3, #3
 800491a:	4a84      	ldr	r2, [pc, #528]	@ (8004b2c <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 800491c:	fa22 f303 	lsr.w	r3, r2, r3
 8004920:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004922:	68bb      	ldr	r3, [r7, #8]
 8004924:	ee07 3a90 	vmov	s15, r3
 8004928:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800492c:	697b      	ldr	r3, [r7, #20]
 800492e:	ee07 3a90 	vmov	s15, r3
 8004932:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004936:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800493a:	4b7b      	ldr	r3, [pc, #492]	@ (8004b28 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800493c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800493e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004942:	ee07 3a90 	vmov	s15, r3
 8004946:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800494a:	ed97 6a03 	vldr	s12, [r7, #12]
 800494e:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8004b30 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004952:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004956:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800495a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800495e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004962:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004966:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800496a:	e087      	b.n	8004a7c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800496c:	697b      	ldr	r3, [r7, #20]
 800496e:	ee07 3a90 	vmov	s15, r3
 8004972:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004976:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8004b34 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800497a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800497e:	4b6a      	ldr	r3, [pc, #424]	@ (8004b28 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004980:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004982:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004986:	ee07 3a90 	vmov	s15, r3
 800498a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800498e:	ed97 6a03 	vldr	s12, [r7, #12]
 8004992:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8004b30 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004996:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800499a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800499e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80049a2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80049a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80049aa:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80049ae:	e065      	b.n	8004a7c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80049b0:	697b      	ldr	r3, [r7, #20]
 80049b2:	ee07 3a90 	vmov	s15, r3
 80049b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80049ba:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8004b38 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80049be:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80049c2:	4b59      	ldr	r3, [pc, #356]	@ (8004b28 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80049c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049c6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80049ca:	ee07 3a90 	vmov	s15, r3
 80049ce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80049d2:	ed97 6a03 	vldr	s12, [r7, #12]
 80049d6:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8004b30 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80049da:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80049de:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80049e2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80049e6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80049ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80049ee:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80049f2:	e043      	b.n	8004a7c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80049f4:	697b      	ldr	r3, [r7, #20]
 80049f6:	ee07 3a90 	vmov	s15, r3
 80049fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80049fe:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8004b3c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8004a02:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004a06:	4b48      	ldr	r3, [pc, #288]	@ (8004b28 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004a08:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a0a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004a0e:	ee07 3a90 	vmov	s15, r3
 8004a12:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004a16:	ed97 6a03 	vldr	s12, [r7, #12]
 8004a1a:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8004b30 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004a1e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004a22:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004a26:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004a2a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004a2e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004a32:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004a36:	e021      	b.n	8004a7c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004a38:	697b      	ldr	r3, [r7, #20]
 8004a3a:	ee07 3a90 	vmov	s15, r3
 8004a3e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004a42:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8004b38 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8004a46:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004a4a:	4b37      	ldr	r3, [pc, #220]	@ (8004b28 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004a4c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a4e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004a52:	ee07 3a90 	vmov	s15, r3
 8004a56:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004a5a:	ed97 6a03 	vldr	s12, [r7, #12]
 8004a5e:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8004b30 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004a62:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004a66:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004a6a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004a6e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004a72:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004a76:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004a7a:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8004a7c:	4b2a      	ldr	r3, [pc, #168]	@ (8004b28 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004a7e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a80:	0a5b      	lsrs	r3, r3, #9
 8004a82:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004a86:	ee07 3a90 	vmov	s15, r3
 8004a8a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004a8e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004a92:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004a96:	edd7 6a07 	vldr	s13, [r7, #28]
 8004a9a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004a9e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004aa2:	ee17 2a90 	vmov	r2, s15
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8004aaa:	4b1f      	ldr	r3, [pc, #124]	@ (8004b28 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004aac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004aae:	0c1b      	lsrs	r3, r3, #16
 8004ab0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004ab4:	ee07 3a90 	vmov	s15, r3
 8004ab8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004abc:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004ac0:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004ac4:	edd7 6a07 	vldr	s13, [r7, #28]
 8004ac8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004acc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004ad0:	ee17 2a90 	vmov	r2, s15
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8004ad8:	4b13      	ldr	r3, [pc, #76]	@ (8004b28 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004ada:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004adc:	0e1b      	lsrs	r3, r3, #24
 8004ade:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004ae2:	ee07 3a90 	vmov	s15, r3
 8004ae6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004aea:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004aee:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004af2:	edd7 6a07 	vldr	s13, [r7, #28]
 8004af6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004afa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004afe:	ee17 2a90 	vmov	r2, s15
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8004b06:	e008      	b.n	8004b1a <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	2200      	movs	r2, #0
 8004b0c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	2200      	movs	r2, #0
 8004b12:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	2200      	movs	r2, #0
 8004b18:	609a      	str	r2, [r3, #8]
}
 8004b1a:	bf00      	nop
 8004b1c:	3724      	adds	r7, #36	@ 0x24
 8004b1e:	46bd      	mov	sp, r7
 8004b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b24:	4770      	bx	lr
 8004b26:	bf00      	nop
 8004b28:	58024400 	.word	0x58024400
 8004b2c:	03d09000 	.word	0x03d09000
 8004b30:	46000000 	.word	0x46000000
 8004b34:	4c742400 	.word	0x4c742400
 8004b38:	4a742400 	.word	0x4a742400
 8004b3c:	4bbebc20 	.word	0x4bbebc20

08004b40 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8004b40:	b480      	push	{r7}
 8004b42:	b089      	sub	sp, #36	@ 0x24
 8004b44:	af00      	add	r7, sp, #0
 8004b46:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004b48:	4ba1      	ldr	r3, [pc, #644]	@ (8004dd0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004b4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b4c:	f003 0303 	and.w	r3, r3, #3
 8004b50:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8004b52:	4b9f      	ldr	r3, [pc, #636]	@ (8004dd0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004b54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b56:	0d1b      	lsrs	r3, r3, #20
 8004b58:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004b5c:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8004b5e:	4b9c      	ldr	r3, [pc, #624]	@ (8004dd0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004b60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b62:	0a1b      	lsrs	r3, r3, #8
 8004b64:	f003 0301 	and.w	r3, r3, #1
 8004b68:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8004b6a:	4b99      	ldr	r3, [pc, #612]	@ (8004dd0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004b6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b6e:	08db      	lsrs	r3, r3, #3
 8004b70:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004b74:	693a      	ldr	r2, [r7, #16]
 8004b76:	fb02 f303 	mul.w	r3, r2, r3
 8004b7a:	ee07 3a90 	vmov	s15, r3
 8004b7e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004b82:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8004b86:	697b      	ldr	r3, [r7, #20]
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	f000 8111 	beq.w	8004db0 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8004b8e:	69bb      	ldr	r3, [r7, #24]
 8004b90:	2b02      	cmp	r3, #2
 8004b92:	f000 8083 	beq.w	8004c9c <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8004b96:	69bb      	ldr	r3, [r7, #24]
 8004b98:	2b02      	cmp	r3, #2
 8004b9a:	f200 80a1 	bhi.w	8004ce0 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8004b9e:	69bb      	ldr	r3, [r7, #24]
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d003      	beq.n	8004bac <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8004ba4:	69bb      	ldr	r3, [r7, #24]
 8004ba6:	2b01      	cmp	r3, #1
 8004ba8:	d056      	beq.n	8004c58 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8004baa:	e099      	b.n	8004ce0 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004bac:	4b88      	ldr	r3, [pc, #544]	@ (8004dd0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	f003 0320 	and.w	r3, r3, #32
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	d02d      	beq.n	8004c14 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004bb8:	4b85      	ldr	r3, [pc, #532]	@ (8004dd0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	08db      	lsrs	r3, r3, #3
 8004bbe:	f003 0303 	and.w	r3, r3, #3
 8004bc2:	4a84      	ldr	r2, [pc, #528]	@ (8004dd4 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8004bc4:	fa22 f303 	lsr.w	r3, r2, r3
 8004bc8:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004bca:	68bb      	ldr	r3, [r7, #8]
 8004bcc:	ee07 3a90 	vmov	s15, r3
 8004bd0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004bd4:	697b      	ldr	r3, [r7, #20]
 8004bd6:	ee07 3a90 	vmov	s15, r3
 8004bda:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004bde:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004be2:	4b7b      	ldr	r3, [pc, #492]	@ (8004dd0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004be4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004be6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004bea:	ee07 3a90 	vmov	s15, r3
 8004bee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004bf2:	ed97 6a03 	vldr	s12, [r7, #12]
 8004bf6:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8004dd8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004bfa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004bfe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004c02:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004c06:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004c0a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004c0e:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8004c12:	e087      	b.n	8004d24 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004c14:	697b      	ldr	r3, [r7, #20]
 8004c16:	ee07 3a90 	vmov	s15, r3
 8004c1a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004c1e:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8004ddc <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8004c22:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004c26:	4b6a      	ldr	r3, [pc, #424]	@ (8004dd0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004c28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c2a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004c2e:	ee07 3a90 	vmov	s15, r3
 8004c32:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004c36:	ed97 6a03 	vldr	s12, [r7, #12]
 8004c3a:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8004dd8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004c3e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004c42:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004c46:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004c4a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004c4e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004c52:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004c56:	e065      	b.n	8004d24 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004c58:	697b      	ldr	r3, [r7, #20]
 8004c5a:	ee07 3a90 	vmov	s15, r3
 8004c5e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004c62:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8004de0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8004c66:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004c6a:	4b59      	ldr	r3, [pc, #356]	@ (8004dd0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004c6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c6e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004c72:	ee07 3a90 	vmov	s15, r3
 8004c76:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004c7a:	ed97 6a03 	vldr	s12, [r7, #12]
 8004c7e:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8004dd8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004c82:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004c86:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004c8a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004c8e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004c92:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004c96:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004c9a:	e043      	b.n	8004d24 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004c9c:	697b      	ldr	r3, [r7, #20]
 8004c9e:	ee07 3a90 	vmov	s15, r3
 8004ca2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004ca6:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8004de4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8004caa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004cae:	4b48      	ldr	r3, [pc, #288]	@ (8004dd0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004cb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cb2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004cb6:	ee07 3a90 	vmov	s15, r3
 8004cba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004cbe:	ed97 6a03 	vldr	s12, [r7, #12]
 8004cc2:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8004dd8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004cc6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004cca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004cce:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004cd2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004cd6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004cda:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004cde:	e021      	b.n	8004d24 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004ce0:	697b      	ldr	r3, [r7, #20]
 8004ce2:	ee07 3a90 	vmov	s15, r3
 8004ce6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004cea:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8004de0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8004cee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004cf2:	4b37      	ldr	r3, [pc, #220]	@ (8004dd0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004cf4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cf6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004cfa:	ee07 3a90 	vmov	s15, r3
 8004cfe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004d02:	ed97 6a03 	vldr	s12, [r7, #12]
 8004d06:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8004dd8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004d0a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004d0e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004d12:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004d16:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004d1a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004d1e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004d22:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8004d24:	4b2a      	ldr	r3, [pc, #168]	@ (8004dd0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004d26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d28:	0a5b      	lsrs	r3, r3, #9
 8004d2a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004d2e:	ee07 3a90 	vmov	s15, r3
 8004d32:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004d36:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004d3a:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004d3e:	edd7 6a07 	vldr	s13, [r7, #28]
 8004d42:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004d46:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004d4a:	ee17 2a90 	vmov	r2, s15
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8004d52:	4b1f      	ldr	r3, [pc, #124]	@ (8004dd0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004d54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d56:	0c1b      	lsrs	r3, r3, #16
 8004d58:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004d5c:	ee07 3a90 	vmov	s15, r3
 8004d60:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004d64:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004d68:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004d6c:	edd7 6a07 	vldr	s13, [r7, #28]
 8004d70:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004d74:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004d78:	ee17 2a90 	vmov	r2, s15
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8004d80:	4b13      	ldr	r3, [pc, #76]	@ (8004dd0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004d82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d84:	0e1b      	lsrs	r3, r3, #24
 8004d86:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004d8a:	ee07 3a90 	vmov	s15, r3
 8004d8e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004d92:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004d96:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004d9a:	edd7 6a07 	vldr	s13, [r7, #28]
 8004d9e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004da2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004da6:	ee17 2a90 	vmov	r2, s15
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8004dae:	e008      	b.n	8004dc2 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	2200      	movs	r2, #0
 8004db4:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	2200      	movs	r2, #0
 8004dba:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	2200      	movs	r2, #0
 8004dc0:	609a      	str	r2, [r3, #8]
}
 8004dc2:	bf00      	nop
 8004dc4:	3724      	adds	r7, #36	@ 0x24
 8004dc6:	46bd      	mov	sp, r7
 8004dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dcc:	4770      	bx	lr
 8004dce:	bf00      	nop
 8004dd0:	58024400 	.word	0x58024400
 8004dd4:	03d09000 	.word	0x03d09000
 8004dd8:	46000000 	.word	0x46000000
 8004ddc:	4c742400 	.word	0x4c742400
 8004de0:	4a742400 	.word	0x4a742400
 8004de4:	4bbebc20 	.word	0x4bbebc20

08004de8 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8004de8:	b580      	push	{r7, lr}
 8004dea:	b084      	sub	sp, #16
 8004dec:	af00      	add	r7, sp, #0
 8004dee:	6078      	str	r0, [r7, #4]
 8004df0:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004df2:	2300      	movs	r3, #0
 8004df4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004df6:	4b53      	ldr	r3, [pc, #332]	@ (8004f44 <RCCEx_PLL2_Config+0x15c>)
 8004df8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004dfa:	f003 0303 	and.w	r3, r3, #3
 8004dfe:	2b03      	cmp	r3, #3
 8004e00:	d101      	bne.n	8004e06 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8004e02:	2301      	movs	r3, #1
 8004e04:	e099      	b.n	8004f3a <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8004e06:	4b4f      	ldr	r3, [pc, #316]	@ (8004f44 <RCCEx_PLL2_Config+0x15c>)
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	4a4e      	ldr	r2, [pc, #312]	@ (8004f44 <RCCEx_PLL2_Config+0x15c>)
 8004e0c:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004e10:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004e12:	f7fc fa33 	bl	800127c <HAL_GetTick>
 8004e16:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004e18:	e008      	b.n	8004e2c <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8004e1a:	f7fc fa2f 	bl	800127c <HAL_GetTick>
 8004e1e:	4602      	mov	r2, r0
 8004e20:	68bb      	ldr	r3, [r7, #8]
 8004e22:	1ad3      	subs	r3, r2, r3
 8004e24:	2b02      	cmp	r3, #2
 8004e26:	d901      	bls.n	8004e2c <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8004e28:	2303      	movs	r3, #3
 8004e2a:	e086      	b.n	8004f3a <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004e2c:	4b45      	ldr	r3, [pc, #276]	@ (8004f44 <RCCEx_PLL2_Config+0x15c>)
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	d1f0      	bne.n	8004e1a <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8004e38:	4b42      	ldr	r3, [pc, #264]	@ (8004f44 <RCCEx_PLL2_Config+0x15c>)
 8004e3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e3c:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	031b      	lsls	r3, r3, #12
 8004e46:	493f      	ldr	r1, [pc, #252]	@ (8004f44 <RCCEx_PLL2_Config+0x15c>)
 8004e48:	4313      	orrs	r3, r2
 8004e4a:	628b      	str	r3, [r1, #40]	@ 0x28
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	685b      	ldr	r3, [r3, #4]
 8004e50:	3b01      	subs	r3, #1
 8004e52:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	689b      	ldr	r3, [r3, #8]
 8004e5a:	3b01      	subs	r3, #1
 8004e5c:	025b      	lsls	r3, r3, #9
 8004e5e:	b29b      	uxth	r3, r3
 8004e60:	431a      	orrs	r2, r3
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	68db      	ldr	r3, [r3, #12]
 8004e66:	3b01      	subs	r3, #1
 8004e68:	041b      	lsls	r3, r3, #16
 8004e6a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8004e6e:	431a      	orrs	r2, r3
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	691b      	ldr	r3, [r3, #16]
 8004e74:	3b01      	subs	r3, #1
 8004e76:	061b      	lsls	r3, r3, #24
 8004e78:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8004e7c:	4931      	ldr	r1, [pc, #196]	@ (8004f44 <RCCEx_PLL2_Config+0x15c>)
 8004e7e:	4313      	orrs	r3, r2
 8004e80:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8004e82:	4b30      	ldr	r3, [pc, #192]	@ (8004f44 <RCCEx_PLL2_Config+0x15c>)
 8004e84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e86:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	695b      	ldr	r3, [r3, #20]
 8004e8e:	492d      	ldr	r1, [pc, #180]	@ (8004f44 <RCCEx_PLL2_Config+0x15c>)
 8004e90:	4313      	orrs	r3, r2
 8004e92:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8004e94:	4b2b      	ldr	r3, [pc, #172]	@ (8004f44 <RCCEx_PLL2_Config+0x15c>)
 8004e96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e98:	f023 0220 	bic.w	r2, r3, #32
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	699b      	ldr	r3, [r3, #24]
 8004ea0:	4928      	ldr	r1, [pc, #160]	@ (8004f44 <RCCEx_PLL2_Config+0x15c>)
 8004ea2:	4313      	orrs	r3, r2
 8004ea4:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8004ea6:	4b27      	ldr	r3, [pc, #156]	@ (8004f44 <RCCEx_PLL2_Config+0x15c>)
 8004ea8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004eaa:	4a26      	ldr	r2, [pc, #152]	@ (8004f44 <RCCEx_PLL2_Config+0x15c>)
 8004eac:	f023 0310 	bic.w	r3, r3, #16
 8004eb0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8004eb2:	4b24      	ldr	r3, [pc, #144]	@ (8004f44 <RCCEx_PLL2_Config+0x15c>)
 8004eb4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004eb6:	4b24      	ldr	r3, [pc, #144]	@ (8004f48 <RCCEx_PLL2_Config+0x160>)
 8004eb8:	4013      	ands	r3, r2
 8004eba:	687a      	ldr	r2, [r7, #4]
 8004ebc:	69d2      	ldr	r2, [r2, #28]
 8004ebe:	00d2      	lsls	r2, r2, #3
 8004ec0:	4920      	ldr	r1, [pc, #128]	@ (8004f44 <RCCEx_PLL2_Config+0x15c>)
 8004ec2:	4313      	orrs	r3, r2
 8004ec4:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8004ec6:	4b1f      	ldr	r3, [pc, #124]	@ (8004f44 <RCCEx_PLL2_Config+0x15c>)
 8004ec8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004eca:	4a1e      	ldr	r2, [pc, #120]	@ (8004f44 <RCCEx_PLL2_Config+0x15c>)
 8004ecc:	f043 0310 	orr.w	r3, r3, #16
 8004ed0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8004ed2:	683b      	ldr	r3, [r7, #0]
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	d106      	bne.n	8004ee6 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8004ed8:	4b1a      	ldr	r3, [pc, #104]	@ (8004f44 <RCCEx_PLL2_Config+0x15c>)
 8004eda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004edc:	4a19      	ldr	r2, [pc, #100]	@ (8004f44 <RCCEx_PLL2_Config+0x15c>)
 8004ede:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8004ee2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004ee4:	e00f      	b.n	8004f06 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8004ee6:	683b      	ldr	r3, [r7, #0]
 8004ee8:	2b01      	cmp	r3, #1
 8004eea:	d106      	bne.n	8004efa <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8004eec:	4b15      	ldr	r3, [pc, #84]	@ (8004f44 <RCCEx_PLL2_Config+0x15c>)
 8004eee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ef0:	4a14      	ldr	r2, [pc, #80]	@ (8004f44 <RCCEx_PLL2_Config+0x15c>)
 8004ef2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004ef6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004ef8:	e005      	b.n	8004f06 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8004efa:	4b12      	ldr	r3, [pc, #72]	@ (8004f44 <RCCEx_PLL2_Config+0x15c>)
 8004efc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004efe:	4a11      	ldr	r2, [pc, #68]	@ (8004f44 <RCCEx_PLL2_Config+0x15c>)
 8004f00:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8004f04:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8004f06:	4b0f      	ldr	r3, [pc, #60]	@ (8004f44 <RCCEx_PLL2_Config+0x15c>)
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	4a0e      	ldr	r2, [pc, #56]	@ (8004f44 <RCCEx_PLL2_Config+0x15c>)
 8004f0c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004f10:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004f12:	f7fc f9b3 	bl	800127c <HAL_GetTick>
 8004f16:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8004f18:	e008      	b.n	8004f2c <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8004f1a:	f7fc f9af 	bl	800127c <HAL_GetTick>
 8004f1e:	4602      	mov	r2, r0
 8004f20:	68bb      	ldr	r3, [r7, #8]
 8004f22:	1ad3      	subs	r3, r2, r3
 8004f24:	2b02      	cmp	r3, #2
 8004f26:	d901      	bls.n	8004f2c <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8004f28:	2303      	movs	r3, #3
 8004f2a:	e006      	b.n	8004f3a <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8004f2c:	4b05      	ldr	r3, [pc, #20]	@ (8004f44 <RCCEx_PLL2_Config+0x15c>)
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	d0f0      	beq.n	8004f1a <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8004f38:	7bfb      	ldrb	r3, [r7, #15]
}
 8004f3a:	4618      	mov	r0, r3
 8004f3c:	3710      	adds	r7, #16
 8004f3e:	46bd      	mov	sp, r7
 8004f40:	bd80      	pop	{r7, pc}
 8004f42:	bf00      	nop
 8004f44:	58024400 	.word	0x58024400
 8004f48:	ffff0007 	.word	0xffff0007

08004f4c <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8004f4c:	b580      	push	{r7, lr}
 8004f4e:	b084      	sub	sp, #16
 8004f50:	af00      	add	r7, sp, #0
 8004f52:	6078      	str	r0, [r7, #4]
 8004f54:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004f56:	2300      	movs	r3, #0
 8004f58:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004f5a:	4b53      	ldr	r3, [pc, #332]	@ (80050a8 <RCCEx_PLL3_Config+0x15c>)
 8004f5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f5e:	f003 0303 	and.w	r3, r3, #3
 8004f62:	2b03      	cmp	r3, #3
 8004f64:	d101      	bne.n	8004f6a <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8004f66:	2301      	movs	r3, #1
 8004f68:	e099      	b.n	800509e <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8004f6a:	4b4f      	ldr	r3, [pc, #316]	@ (80050a8 <RCCEx_PLL3_Config+0x15c>)
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	4a4e      	ldr	r2, [pc, #312]	@ (80050a8 <RCCEx_PLL3_Config+0x15c>)
 8004f70:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004f74:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004f76:	f7fc f981 	bl	800127c <HAL_GetTick>
 8004f7a:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8004f7c:	e008      	b.n	8004f90 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8004f7e:	f7fc f97d 	bl	800127c <HAL_GetTick>
 8004f82:	4602      	mov	r2, r0
 8004f84:	68bb      	ldr	r3, [r7, #8]
 8004f86:	1ad3      	subs	r3, r2, r3
 8004f88:	2b02      	cmp	r3, #2
 8004f8a:	d901      	bls.n	8004f90 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8004f8c:	2303      	movs	r3, #3
 8004f8e:	e086      	b.n	800509e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8004f90:	4b45      	ldr	r3, [pc, #276]	@ (80050a8 <RCCEx_PLL3_Config+0x15c>)
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d1f0      	bne.n	8004f7e <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8004f9c:	4b42      	ldr	r3, [pc, #264]	@ (80050a8 <RCCEx_PLL3_Config+0x15c>)
 8004f9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004fa0:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	051b      	lsls	r3, r3, #20
 8004faa:	493f      	ldr	r1, [pc, #252]	@ (80050a8 <RCCEx_PLL3_Config+0x15c>)
 8004fac:	4313      	orrs	r3, r2
 8004fae:	628b      	str	r3, [r1, #40]	@ 0x28
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	685b      	ldr	r3, [r3, #4]
 8004fb4:	3b01      	subs	r3, #1
 8004fb6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	689b      	ldr	r3, [r3, #8]
 8004fbe:	3b01      	subs	r3, #1
 8004fc0:	025b      	lsls	r3, r3, #9
 8004fc2:	b29b      	uxth	r3, r3
 8004fc4:	431a      	orrs	r2, r3
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	68db      	ldr	r3, [r3, #12]
 8004fca:	3b01      	subs	r3, #1
 8004fcc:	041b      	lsls	r3, r3, #16
 8004fce:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8004fd2:	431a      	orrs	r2, r3
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	691b      	ldr	r3, [r3, #16]
 8004fd8:	3b01      	subs	r3, #1
 8004fda:	061b      	lsls	r3, r3, #24
 8004fdc:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8004fe0:	4931      	ldr	r1, [pc, #196]	@ (80050a8 <RCCEx_PLL3_Config+0x15c>)
 8004fe2:	4313      	orrs	r3, r2
 8004fe4:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8004fe6:	4b30      	ldr	r3, [pc, #192]	@ (80050a8 <RCCEx_PLL3_Config+0x15c>)
 8004fe8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004fea:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	695b      	ldr	r3, [r3, #20]
 8004ff2:	492d      	ldr	r1, [pc, #180]	@ (80050a8 <RCCEx_PLL3_Config+0x15c>)
 8004ff4:	4313      	orrs	r3, r2
 8004ff6:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8004ff8:	4b2b      	ldr	r3, [pc, #172]	@ (80050a8 <RCCEx_PLL3_Config+0x15c>)
 8004ffa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ffc:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	699b      	ldr	r3, [r3, #24]
 8005004:	4928      	ldr	r1, [pc, #160]	@ (80050a8 <RCCEx_PLL3_Config+0x15c>)
 8005006:	4313      	orrs	r3, r2
 8005008:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800500a:	4b27      	ldr	r3, [pc, #156]	@ (80050a8 <RCCEx_PLL3_Config+0x15c>)
 800500c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800500e:	4a26      	ldr	r2, [pc, #152]	@ (80050a8 <RCCEx_PLL3_Config+0x15c>)
 8005010:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005014:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8005016:	4b24      	ldr	r3, [pc, #144]	@ (80050a8 <RCCEx_PLL3_Config+0x15c>)
 8005018:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800501a:	4b24      	ldr	r3, [pc, #144]	@ (80050ac <RCCEx_PLL3_Config+0x160>)
 800501c:	4013      	ands	r3, r2
 800501e:	687a      	ldr	r2, [r7, #4]
 8005020:	69d2      	ldr	r2, [r2, #28]
 8005022:	00d2      	lsls	r2, r2, #3
 8005024:	4920      	ldr	r1, [pc, #128]	@ (80050a8 <RCCEx_PLL3_Config+0x15c>)
 8005026:	4313      	orrs	r3, r2
 8005028:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800502a:	4b1f      	ldr	r3, [pc, #124]	@ (80050a8 <RCCEx_PLL3_Config+0x15c>)
 800502c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800502e:	4a1e      	ldr	r2, [pc, #120]	@ (80050a8 <RCCEx_PLL3_Config+0x15c>)
 8005030:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005034:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8005036:	683b      	ldr	r3, [r7, #0]
 8005038:	2b00      	cmp	r3, #0
 800503a:	d106      	bne.n	800504a <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800503c:	4b1a      	ldr	r3, [pc, #104]	@ (80050a8 <RCCEx_PLL3_Config+0x15c>)
 800503e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005040:	4a19      	ldr	r2, [pc, #100]	@ (80050a8 <RCCEx_PLL3_Config+0x15c>)
 8005042:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8005046:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005048:	e00f      	b.n	800506a <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800504a:	683b      	ldr	r3, [r7, #0]
 800504c:	2b01      	cmp	r3, #1
 800504e:	d106      	bne.n	800505e <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8005050:	4b15      	ldr	r3, [pc, #84]	@ (80050a8 <RCCEx_PLL3_Config+0x15c>)
 8005052:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005054:	4a14      	ldr	r2, [pc, #80]	@ (80050a8 <RCCEx_PLL3_Config+0x15c>)
 8005056:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800505a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800505c:	e005      	b.n	800506a <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800505e:	4b12      	ldr	r3, [pc, #72]	@ (80050a8 <RCCEx_PLL3_Config+0x15c>)
 8005060:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005062:	4a11      	ldr	r2, [pc, #68]	@ (80050a8 <RCCEx_PLL3_Config+0x15c>)
 8005064:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005068:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800506a:	4b0f      	ldr	r3, [pc, #60]	@ (80050a8 <RCCEx_PLL3_Config+0x15c>)
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	4a0e      	ldr	r2, [pc, #56]	@ (80050a8 <RCCEx_PLL3_Config+0x15c>)
 8005070:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005074:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005076:	f7fc f901 	bl	800127c <HAL_GetTick>
 800507a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800507c:	e008      	b.n	8005090 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800507e:	f7fc f8fd 	bl	800127c <HAL_GetTick>
 8005082:	4602      	mov	r2, r0
 8005084:	68bb      	ldr	r3, [r7, #8]
 8005086:	1ad3      	subs	r3, r2, r3
 8005088:	2b02      	cmp	r3, #2
 800508a:	d901      	bls.n	8005090 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800508c:	2303      	movs	r3, #3
 800508e:	e006      	b.n	800509e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8005090:	4b05      	ldr	r3, [pc, #20]	@ (80050a8 <RCCEx_PLL3_Config+0x15c>)
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005098:	2b00      	cmp	r3, #0
 800509a:	d0f0      	beq.n	800507e <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800509c:	7bfb      	ldrb	r3, [r7, #15]
}
 800509e:	4618      	mov	r0, r3
 80050a0:	3710      	adds	r7, #16
 80050a2:	46bd      	mov	sp, r7
 80050a4:	bd80      	pop	{r7, pc}
 80050a6:	bf00      	nop
 80050a8:	58024400 	.word	0x58024400
 80050ac:	ffff0007 	.word	0xffff0007

080050b0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80050b0:	b580      	push	{r7, lr}
 80050b2:	b082      	sub	sp, #8
 80050b4:	af00      	add	r7, sp, #0
 80050b6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d101      	bne.n	80050c2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80050be:	2301      	movs	r3, #1
 80050c0:	e049      	b.n	8005156 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80050c8:	b2db      	uxtb	r3, r3
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d106      	bne.n	80050dc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	2200      	movs	r2, #0
 80050d2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80050d6:	6878      	ldr	r0, [r7, #4]
 80050d8:	f7fb fe8a 	bl	8000df0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	2202      	movs	r2, #2
 80050e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	681a      	ldr	r2, [r3, #0]
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	3304      	adds	r3, #4
 80050ec:	4619      	mov	r1, r3
 80050ee:	4610      	mov	r0, r2
 80050f0:	f000 f9de 	bl	80054b0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	2201      	movs	r2, #1
 80050f8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	2201      	movs	r2, #1
 8005100:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	2201      	movs	r2, #1
 8005108:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	2201      	movs	r2, #1
 8005110:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	2201      	movs	r2, #1
 8005118:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	2201      	movs	r2, #1
 8005120:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	2201      	movs	r2, #1
 8005128:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	2201      	movs	r2, #1
 8005130:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	2201      	movs	r2, #1
 8005138:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	2201      	movs	r2, #1
 8005140:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	2201      	movs	r2, #1
 8005148:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	2201      	movs	r2, #1
 8005150:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005154:	2300      	movs	r3, #0
}
 8005156:	4618      	mov	r0, r3
 8005158:	3708      	adds	r7, #8
 800515a:	46bd      	mov	sp, r7
 800515c:	bd80      	pop	{r7, pc}
	...

08005160 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005160:	b480      	push	{r7}
 8005162:	b085      	sub	sp, #20
 8005164:	af00      	add	r7, sp, #0
 8005166:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800516e:	b2db      	uxtb	r3, r3
 8005170:	2b01      	cmp	r3, #1
 8005172:	d001      	beq.n	8005178 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005174:	2301      	movs	r3, #1
 8005176:	e054      	b.n	8005222 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	2202      	movs	r2, #2
 800517c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	68da      	ldr	r2, [r3, #12]
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	f042 0201 	orr.w	r2, r2, #1
 800518e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	4a26      	ldr	r2, [pc, #152]	@ (8005230 <HAL_TIM_Base_Start_IT+0xd0>)
 8005196:	4293      	cmp	r3, r2
 8005198:	d022      	beq.n	80051e0 <HAL_TIM_Base_Start_IT+0x80>
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80051a2:	d01d      	beq.n	80051e0 <HAL_TIM_Base_Start_IT+0x80>
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	4a22      	ldr	r2, [pc, #136]	@ (8005234 <HAL_TIM_Base_Start_IT+0xd4>)
 80051aa:	4293      	cmp	r3, r2
 80051ac:	d018      	beq.n	80051e0 <HAL_TIM_Base_Start_IT+0x80>
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	4a21      	ldr	r2, [pc, #132]	@ (8005238 <HAL_TIM_Base_Start_IT+0xd8>)
 80051b4:	4293      	cmp	r3, r2
 80051b6:	d013      	beq.n	80051e0 <HAL_TIM_Base_Start_IT+0x80>
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	4a1f      	ldr	r2, [pc, #124]	@ (800523c <HAL_TIM_Base_Start_IT+0xdc>)
 80051be:	4293      	cmp	r3, r2
 80051c0:	d00e      	beq.n	80051e0 <HAL_TIM_Base_Start_IT+0x80>
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	4a1e      	ldr	r2, [pc, #120]	@ (8005240 <HAL_TIM_Base_Start_IT+0xe0>)
 80051c8:	4293      	cmp	r3, r2
 80051ca:	d009      	beq.n	80051e0 <HAL_TIM_Base_Start_IT+0x80>
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	4a1c      	ldr	r2, [pc, #112]	@ (8005244 <HAL_TIM_Base_Start_IT+0xe4>)
 80051d2:	4293      	cmp	r3, r2
 80051d4:	d004      	beq.n	80051e0 <HAL_TIM_Base_Start_IT+0x80>
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	4a1b      	ldr	r2, [pc, #108]	@ (8005248 <HAL_TIM_Base_Start_IT+0xe8>)
 80051dc:	4293      	cmp	r3, r2
 80051de:	d115      	bne.n	800520c <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	689a      	ldr	r2, [r3, #8]
 80051e6:	4b19      	ldr	r3, [pc, #100]	@ (800524c <HAL_TIM_Base_Start_IT+0xec>)
 80051e8:	4013      	ands	r3, r2
 80051ea:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	2b06      	cmp	r3, #6
 80051f0:	d015      	beq.n	800521e <HAL_TIM_Base_Start_IT+0xbe>
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80051f8:	d011      	beq.n	800521e <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	681a      	ldr	r2, [r3, #0]
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	f042 0201 	orr.w	r2, r2, #1
 8005208:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800520a:	e008      	b.n	800521e <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	681a      	ldr	r2, [r3, #0]
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	f042 0201 	orr.w	r2, r2, #1
 800521a:	601a      	str	r2, [r3, #0]
 800521c:	e000      	b.n	8005220 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800521e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005220:	2300      	movs	r3, #0
}
 8005222:	4618      	mov	r0, r3
 8005224:	3714      	adds	r7, #20
 8005226:	46bd      	mov	sp, r7
 8005228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800522c:	4770      	bx	lr
 800522e:	bf00      	nop
 8005230:	40010000 	.word	0x40010000
 8005234:	40000400 	.word	0x40000400
 8005238:	40000800 	.word	0x40000800
 800523c:	40000c00 	.word	0x40000c00
 8005240:	40010400 	.word	0x40010400
 8005244:	40001800 	.word	0x40001800
 8005248:	40014000 	.word	0x40014000
 800524c:	00010007 	.word	0x00010007

08005250 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005250:	b580      	push	{r7, lr}
 8005252:	b084      	sub	sp, #16
 8005254:	af00      	add	r7, sp, #0
 8005256:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	68db      	ldr	r3, [r3, #12]
 800525e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	691b      	ldr	r3, [r3, #16]
 8005266:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005268:	68bb      	ldr	r3, [r7, #8]
 800526a:	f003 0302 	and.w	r3, r3, #2
 800526e:	2b00      	cmp	r3, #0
 8005270:	d020      	beq.n	80052b4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	f003 0302 	and.w	r3, r3, #2
 8005278:	2b00      	cmp	r3, #0
 800527a:	d01b      	beq.n	80052b4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	f06f 0202 	mvn.w	r2, #2
 8005284:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	2201      	movs	r2, #1
 800528a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	699b      	ldr	r3, [r3, #24]
 8005292:	f003 0303 	and.w	r3, r3, #3
 8005296:	2b00      	cmp	r3, #0
 8005298:	d003      	beq.n	80052a2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800529a:	6878      	ldr	r0, [r7, #4]
 800529c:	f000 f8e9 	bl	8005472 <HAL_TIM_IC_CaptureCallback>
 80052a0:	e005      	b.n	80052ae <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80052a2:	6878      	ldr	r0, [r7, #4]
 80052a4:	f000 f8db 	bl	800545e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80052a8:	6878      	ldr	r0, [r7, #4]
 80052aa:	f000 f8ec 	bl	8005486 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	2200      	movs	r2, #0
 80052b2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80052b4:	68bb      	ldr	r3, [r7, #8]
 80052b6:	f003 0304 	and.w	r3, r3, #4
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d020      	beq.n	8005300 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	f003 0304 	and.w	r3, r3, #4
 80052c4:	2b00      	cmp	r3, #0
 80052c6:	d01b      	beq.n	8005300 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	f06f 0204 	mvn.w	r2, #4
 80052d0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	2202      	movs	r2, #2
 80052d6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	699b      	ldr	r3, [r3, #24]
 80052de:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d003      	beq.n	80052ee <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80052e6:	6878      	ldr	r0, [r7, #4]
 80052e8:	f000 f8c3 	bl	8005472 <HAL_TIM_IC_CaptureCallback>
 80052ec:	e005      	b.n	80052fa <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80052ee:	6878      	ldr	r0, [r7, #4]
 80052f0:	f000 f8b5 	bl	800545e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80052f4:	6878      	ldr	r0, [r7, #4]
 80052f6:	f000 f8c6 	bl	8005486 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	2200      	movs	r2, #0
 80052fe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005300:	68bb      	ldr	r3, [r7, #8]
 8005302:	f003 0308 	and.w	r3, r3, #8
 8005306:	2b00      	cmp	r3, #0
 8005308:	d020      	beq.n	800534c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	f003 0308 	and.w	r3, r3, #8
 8005310:	2b00      	cmp	r3, #0
 8005312:	d01b      	beq.n	800534c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	f06f 0208 	mvn.w	r2, #8
 800531c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	2204      	movs	r2, #4
 8005322:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	69db      	ldr	r3, [r3, #28]
 800532a:	f003 0303 	and.w	r3, r3, #3
 800532e:	2b00      	cmp	r3, #0
 8005330:	d003      	beq.n	800533a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005332:	6878      	ldr	r0, [r7, #4]
 8005334:	f000 f89d 	bl	8005472 <HAL_TIM_IC_CaptureCallback>
 8005338:	e005      	b.n	8005346 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800533a:	6878      	ldr	r0, [r7, #4]
 800533c:	f000 f88f 	bl	800545e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005340:	6878      	ldr	r0, [r7, #4]
 8005342:	f000 f8a0 	bl	8005486 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	2200      	movs	r2, #0
 800534a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800534c:	68bb      	ldr	r3, [r7, #8]
 800534e:	f003 0310 	and.w	r3, r3, #16
 8005352:	2b00      	cmp	r3, #0
 8005354:	d020      	beq.n	8005398 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	f003 0310 	and.w	r3, r3, #16
 800535c:	2b00      	cmp	r3, #0
 800535e:	d01b      	beq.n	8005398 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	f06f 0210 	mvn.w	r2, #16
 8005368:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	2208      	movs	r2, #8
 800536e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	69db      	ldr	r3, [r3, #28]
 8005376:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800537a:	2b00      	cmp	r3, #0
 800537c:	d003      	beq.n	8005386 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800537e:	6878      	ldr	r0, [r7, #4]
 8005380:	f000 f877 	bl	8005472 <HAL_TIM_IC_CaptureCallback>
 8005384:	e005      	b.n	8005392 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005386:	6878      	ldr	r0, [r7, #4]
 8005388:	f000 f869 	bl	800545e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800538c:	6878      	ldr	r0, [r7, #4]
 800538e:	f000 f87a 	bl	8005486 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	2200      	movs	r2, #0
 8005396:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005398:	68bb      	ldr	r3, [r7, #8]
 800539a:	f003 0301 	and.w	r3, r3, #1
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d00c      	beq.n	80053bc <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	f003 0301 	and.w	r3, r3, #1
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	d007      	beq.n	80053bc <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	f06f 0201 	mvn.w	r2, #1
 80053b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80053b6:	6878      	ldr	r0, [r7, #4]
 80053b8:	f7fb f95e 	bl	8000678 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80053bc:	68bb      	ldr	r3, [r7, #8]
 80053be:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d104      	bne.n	80053d0 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80053c6:	68bb      	ldr	r3, [r7, #8]
 80053c8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	d00c      	beq.n	80053ea <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	d007      	beq.n	80053ea <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 80053e2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80053e4:	6878      	ldr	r0, [r7, #4]
 80053e6:	f000 f90d 	bl	8005604 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80053ea:	68bb      	ldr	r3, [r7, #8]
 80053ec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80053f0:	2b00      	cmp	r3, #0
 80053f2:	d00c      	beq.n	800540e <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d007      	beq.n	800540e <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8005406:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005408:	6878      	ldr	r0, [r7, #4]
 800540a:	f000 f905 	bl	8005618 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800540e:	68bb      	ldr	r3, [r7, #8]
 8005410:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005414:	2b00      	cmp	r3, #0
 8005416:	d00c      	beq.n	8005432 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800541e:	2b00      	cmp	r3, #0
 8005420:	d007      	beq.n	8005432 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800542a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800542c:	6878      	ldr	r0, [r7, #4]
 800542e:	f000 f834 	bl	800549a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005432:	68bb      	ldr	r3, [r7, #8]
 8005434:	f003 0320 	and.w	r3, r3, #32
 8005438:	2b00      	cmp	r3, #0
 800543a:	d00c      	beq.n	8005456 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	f003 0320 	and.w	r3, r3, #32
 8005442:	2b00      	cmp	r3, #0
 8005444:	d007      	beq.n	8005456 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	f06f 0220 	mvn.w	r2, #32
 800544e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005450:	6878      	ldr	r0, [r7, #4]
 8005452:	f000 f8cd 	bl	80055f0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005456:	bf00      	nop
 8005458:	3710      	adds	r7, #16
 800545a:	46bd      	mov	sp, r7
 800545c:	bd80      	pop	{r7, pc}

0800545e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800545e:	b480      	push	{r7}
 8005460:	b083      	sub	sp, #12
 8005462:	af00      	add	r7, sp, #0
 8005464:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005466:	bf00      	nop
 8005468:	370c      	adds	r7, #12
 800546a:	46bd      	mov	sp, r7
 800546c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005470:	4770      	bx	lr

08005472 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005472:	b480      	push	{r7}
 8005474:	b083      	sub	sp, #12
 8005476:	af00      	add	r7, sp, #0
 8005478:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800547a:	bf00      	nop
 800547c:	370c      	adds	r7, #12
 800547e:	46bd      	mov	sp, r7
 8005480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005484:	4770      	bx	lr

08005486 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005486:	b480      	push	{r7}
 8005488:	b083      	sub	sp, #12
 800548a:	af00      	add	r7, sp, #0
 800548c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800548e:	bf00      	nop
 8005490:	370c      	adds	r7, #12
 8005492:	46bd      	mov	sp, r7
 8005494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005498:	4770      	bx	lr

0800549a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800549a:	b480      	push	{r7}
 800549c:	b083      	sub	sp, #12
 800549e:	af00      	add	r7, sp, #0
 80054a0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80054a2:	bf00      	nop
 80054a4:	370c      	adds	r7, #12
 80054a6:	46bd      	mov	sp, r7
 80054a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ac:	4770      	bx	lr
	...

080054b0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80054b0:	b480      	push	{r7}
 80054b2:	b085      	sub	sp, #20
 80054b4:	af00      	add	r7, sp, #0
 80054b6:	6078      	str	r0, [r7, #4]
 80054b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	4a43      	ldr	r2, [pc, #268]	@ (80055d0 <TIM_Base_SetConfig+0x120>)
 80054c4:	4293      	cmp	r3, r2
 80054c6:	d013      	beq.n	80054f0 <TIM_Base_SetConfig+0x40>
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80054ce:	d00f      	beq.n	80054f0 <TIM_Base_SetConfig+0x40>
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	4a40      	ldr	r2, [pc, #256]	@ (80055d4 <TIM_Base_SetConfig+0x124>)
 80054d4:	4293      	cmp	r3, r2
 80054d6:	d00b      	beq.n	80054f0 <TIM_Base_SetConfig+0x40>
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	4a3f      	ldr	r2, [pc, #252]	@ (80055d8 <TIM_Base_SetConfig+0x128>)
 80054dc:	4293      	cmp	r3, r2
 80054de:	d007      	beq.n	80054f0 <TIM_Base_SetConfig+0x40>
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	4a3e      	ldr	r2, [pc, #248]	@ (80055dc <TIM_Base_SetConfig+0x12c>)
 80054e4:	4293      	cmp	r3, r2
 80054e6:	d003      	beq.n	80054f0 <TIM_Base_SetConfig+0x40>
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	4a3d      	ldr	r2, [pc, #244]	@ (80055e0 <TIM_Base_SetConfig+0x130>)
 80054ec:	4293      	cmp	r3, r2
 80054ee:	d108      	bne.n	8005502 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80054f6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80054f8:	683b      	ldr	r3, [r7, #0]
 80054fa:	685b      	ldr	r3, [r3, #4]
 80054fc:	68fa      	ldr	r2, [r7, #12]
 80054fe:	4313      	orrs	r3, r2
 8005500:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	4a32      	ldr	r2, [pc, #200]	@ (80055d0 <TIM_Base_SetConfig+0x120>)
 8005506:	4293      	cmp	r3, r2
 8005508:	d01f      	beq.n	800554a <TIM_Base_SetConfig+0x9a>
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005510:	d01b      	beq.n	800554a <TIM_Base_SetConfig+0x9a>
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	4a2f      	ldr	r2, [pc, #188]	@ (80055d4 <TIM_Base_SetConfig+0x124>)
 8005516:	4293      	cmp	r3, r2
 8005518:	d017      	beq.n	800554a <TIM_Base_SetConfig+0x9a>
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	4a2e      	ldr	r2, [pc, #184]	@ (80055d8 <TIM_Base_SetConfig+0x128>)
 800551e:	4293      	cmp	r3, r2
 8005520:	d013      	beq.n	800554a <TIM_Base_SetConfig+0x9a>
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	4a2d      	ldr	r2, [pc, #180]	@ (80055dc <TIM_Base_SetConfig+0x12c>)
 8005526:	4293      	cmp	r3, r2
 8005528:	d00f      	beq.n	800554a <TIM_Base_SetConfig+0x9a>
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	4a2c      	ldr	r2, [pc, #176]	@ (80055e0 <TIM_Base_SetConfig+0x130>)
 800552e:	4293      	cmp	r3, r2
 8005530:	d00b      	beq.n	800554a <TIM_Base_SetConfig+0x9a>
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	4a2b      	ldr	r2, [pc, #172]	@ (80055e4 <TIM_Base_SetConfig+0x134>)
 8005536:	4293      	cmp	r3, r2
 8005538:	d007      	beq.n	800554a <TIM_Base_SetConfig+0x9a>
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	4a2a      	ldr	r2, [pc, #168]	@ (80055e8 <TIM_Base_SetConfig+0x138>)
 800553e:	4293      	cmp	r3, r2
 8005540:	d003      	beq.n	800554a <TIM_Base_SetConfig+0x9a>
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	4a29      	ldr	r2, [pc, #164]	@ (80055ec <TIM_Base_SetConfig+0x13c>)
 8005546:	4293      	cmp	r3, r2
 8005548:	d108      	bne.n	800555c <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005550:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005552:	683b      	ldr	r3, [r7, #0]
 8005554:	68db      	ldr	r3, [r3, #12]
 8005556:	68fa      	ldr	r2, [r7, #12]
 8005558:	4313      	orrs	r3, r2
 800555a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005562:	683b      	ldr	r3, [r7, #0]
 8005564:	695b      	ldr	r3, [r3, #20]
 8005566:	4313      	orrs	r3, r2
 8005568:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800556a:	683b      	ldr	r3, [r7, #0]
 800556c:	689a      	ldr	r2, [r3, #8]
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005572:	683b      	ldr	r3, [r7, #0]
 8005574:	681a      	ldr	r2, [r3, #0]
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	4a14      	ldr	r2, [pc, #80]	@ (80055d0 <TIM_Base_SetConfig+0x120>)
 800557e:	4293      	cmp	r3, r2
 8005580:	d00f      	beq.n	80055a2 <TIM_Base_SetConfig+0xf2>
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	4a16      	ldr	r2, [pc, #88]	@ (80055e0 <TIM_Base_SetConfig+0x130>)
 8005586:	4293      	cmp	r3, r2
 8005588:	d00b      	beq.n	80055a2 <TIM_Base_SetConfig+0xf2>
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	4a15      	ldr	r2, [pc, #84]	@ (80055e4 <TIM_Base_SetConfig+0x134>)
 800558e:	4293      	cmp	r3, r2
 8005590:	d007      	beq.n	80055a2 <TIM_Base_SetConfig+0xf2>
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	4a14      	ldr	r2, [pc, #80]	@ (80055e8 <TIM_Base_SetConfig+0x138>)
 8005596:	4293      	cmp	r3, r2
 8005598:	d003      	beq.n	80055a2 <TIM_Base_SetConfig+0xf2>
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	4a13      	ldr	r2, [pc, #76]	@ (80055ec <TIM_Base_SetConfig+0x13c>)
 800559e:	4293      	cmp	r3, r2
 80055a0:	d103      	bne.n	80055aa <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80055a2:	683b      	ldr	r3, [r7, #0]
 80055a4:	691a      	ldr	r2, [r3, #16]
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	f043 0204 	orr.w	r2, r3, #4
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	2201      	movs	r2, #1
 80055ba:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	68fa      	ldr	r2, [r7, #12]
 80055c0:	601a      	str	r2, [r3, #0]
}
 80055c2:	bf00      	nop
 80055c4:	3714      	adds	r7, #20
 80055c6:	46bd      	mov	sp, r7
 80055c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055cc:	4770      	bx	lr
 80055ce:	bf00      	nop
 80055d0:	40010000 	.word	0x40010000
 80055d4:	40000400 	.word	0x40000400
 80055d8:	40000800 	.word	0x40000800
 80055dc:	40000c00 	.word	0x40000c00
 80055e0:	40010400 	.word	0x40010400
 80055e4:	40014000 	.word	0x40014000
 80055e8:	40014400 	.word	0x40014400
 80055ec:	40014800 	.word	0x40014800

080055f0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80055f0:	b480      	push	{r7}
 80055f2:	b083      	sub	sp, #12
 80055f4:	af00      	add	r7, sp, #0
 80055f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80055f8:	bf00      	nop
 80055fa:	370c      	adds	r7, #12
 80055fc:	46bd      	mov	sp, r7
 80055fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005602:	4770      	bx	lr

08005604 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005604:	b480      	push	{r7}
 8005606:	b083      	sub	sp, #12
 8005608:	af00      	add	r7, sp, #0
 800560a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800560c:	bf00      	nop
 800560e:	370c      	adds	r7, #12
 8005610:	46bd      	mov	sp, r7
 8005612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005616:	4770      	bx	lr

08005618 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005618:	b480      	push	{r7}
 800561a:	b083      	sub	sp, #12
 800561c:	af00      	add	r7, sp, #0
 800561e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005620:	bf00      	nop
 8005622:	370c      	adds	r7, #12
 8005624:	46bd      	mov	sp, r7
 8005626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800562a:	4770      	bx	lr

0800562c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800562c:	b580      	push	{r7, lr}
 800562e:	b082      	sub	sp, #8
 8005630:	af00      	add	r7, sp, #0
 8005632:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	2b00      	cmp	r3, #0
 8005638:	d101      	bne.n	800563e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800563a:	2301      	movs	r3, #1
 800563c:	e042      	b.n	80056c4 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005644:	2b00      	cmp	r3, #0
 8005646:	d106      	bne.n	8005656 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	2200      	movs	r2, #0
 800564c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005650:	6878      	ldr	r0, [r7, #4]
 8005652:	f7fb fbf5 	bl	8000e40 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	2224      	movs	r2, #36	@ 0x24
 800565a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	681a      	ldr	r2, [r3, #0]
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	f022 0201 	bic.w	r2, r2, #1
 800566c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005672:	2b00      	cmp	r3, #0
 8005674:	d002      	beq.n	800567c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8005676:	6878      	ldr	r0, [r7, #4]
 8005678:	f001 fa60 	bl	8006b3c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800567c:	6878      	ldr	r0, [r7, #4]
 800567e:	f000 fcf5 	bl	800606c <UART_SetConfig>
 8005682:	4603      	mov	r3, r0
 8005684:	2b01      	cmp	r3, #1
 8005686:	d101      	bne.n	800568c <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8005688:	2301      	movs	r3, #1
 800568a:	e01b      	b.n	80056c4 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	685a      	ldr	r2, [r3, #4]
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800569a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	689a      	ldr	r2, [r3, #8]
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80056aa:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	681a      	ldr	r2, [r3, #0]
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	f042 0201 	orr.w	r2, r2, #1
 80056ba:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80056bc:	6878      	ldr	r0, [r7, #4]
 80056be:	f001 fadf 	bl	8006c80 <UART_CheckIdleState>
 80056c2:	4603      	mov	r3, r0
}
 80056c4:	4618      	mov	r0, r3
 80056c6:	3708      	adds	r7, #8
 80056c8:	46bd      	mov	sp, r7
 80056ca:	bd80      	pop	{r7, pc}

080056cc <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80056cc:	b580      	push	{r7, lr}
 80056ce:	b08a      	sub	sp, #40	@ 0x28
 80056d0:	af02      	add	r7, sp, #8
 80056d2:	60f8      	str	r0, [r7, #12]
 80056d4:	60b9      	str	r1, [r7, #8]
 80056d6:	603b      	str	r3, [r7, #0]
 80056d8:	4613      	mov	r3, r2
 80056da:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80056e2:	2b20      	cmp	r3, #32
 80056e4:	d17b      	bne.n	80057de <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 80056e6:	68bb      	ldr	r3, [r7, #8]
 80056e8:	2b00      	cmp	r3, #0
 80056ea:	d002      	beq.n	80056f2 <HAL_UART_Transmit+0x26>
 80056ec:	88fb      	ldrh	r3, [r7, #6]
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	d101      	bne.n	80056f6 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80056f2:	2301      	movs	r3, #1
 80056f4:	e074      	b.n	80057e0 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	2200      	movs	r2, #0
 80056fa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	2221      	movs	r2, #33	@ 0x21
 8005702:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005706:	f7fb fdb9 	bl	800127c <HAL_GetTick>
 800570a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	88fa      	ldrh	r2, [r7, #6]
 8005710:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	88fa      	ldrh	r2, [r7, #6]
 8005718:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	689b      	ldr	r3, [r3, #8]
 8005720:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005724:	d108      	bne.n	8005738 <HAL_UART_Transmit+0x6c>
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	691b      	ldr	r3, [r3, #16]
 800572a:	2b00      	cmp	r3, #0
 800572c:	d104      	bne.n	8005738 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800572e:	2300      	movs	r3, #0
 8005730:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005732:	68bb      	ldr	r3, [r7, #8]
 8005734:	61bb      	str	r3, [r7, #24]
 8005736:	e003      	b.n	8005740 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005738:	68bb      	ldr	r3, [r7, #8]
 800573a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800573c:	2300      	movs	r3, #0
 800573e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005740:	e030      	b.n	80057a4 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005742:	683b      	ldr	r3, [r7, #0]
 8005744:	9300      	str	r3, [sp, #0]
 8005746:	697b      	ldr	r3, [r7, #20]
 8005748:	2200      	movs	r2, #0
 800574a:	2180      	movs	r1, #128	@ 0x80
 800574c:	68f8      	ldr	r0, [r7, #12]
 800574e:	f001 fb41 	bl	8006dd4 <UART_WaitOnFlagUntilTimeout>
 8005752:	4603      	mov	r3, r0
 8005754:	2b00      	cmp	r3, #0
 8005756:	d005      	beq.n	8005764 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	2220      	movs	r2, #32
 800575c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8005760:	2303      	movs	r3, #3
 8005762:	e03d      	b.n	80057e0 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8005764:	69fb      	ldr	r3, [r7, #28]
 8005766:	2b00      	cmp	r3, #0
 8005768:	d10b      	bne.n	8005782 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800576a:	69bb      	ldr	r3, [r7, #24]
 800576c:	881b      	ldrh	r3, [r3, #0]
 800576e:	461a      	mov	r2, r3
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005778:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800577a:	69bb      	ldr	r3, [r7, #24]
 800577c:	3302      	adds	r3, #2
 800577e:	61bb      	str	r3, [r7, #24]
 8005780:	e007      	b.n	8005792 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005782:	69fb      	ldr	r3, [r7, #28]
 8005784:	781a      	ldrb	r2, [r3, #0]
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800578c:	69fb      	ldr	r3, [r7, #28]
 800578e:	3301      	adds	r3, #1
 8005790:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8005798:	b29b      	uxth	r3, r3
 800579a:	3b01      	subs	r3, #1
 800579c:	b29a      	uxth	r2, r3
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80057aa:	b29b      	uxth	r3, r3
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d1c8      	bne.n	8005742 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80057b0:	683b      	ldr	r3, [r7, #0]
 80057b2:	9300      	str	r3, [sp, #0]
 80057b4:	697b      	ldr	r3, [r7, #20]
 80057b6:	2200      	movs	r2, #0
 80057b8:	2140      	movs	r1, #64	@ 0x40
 80057ba:	68f8      	ldr	r0, [r7, #12]
 80057bc:	f001 fb0a 	bl	8006dd4 <UART_WaitOnFlagUntilTimeout>
 80057c0:	4603      	mov	r3, r0
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d005      	beq.n	80057d2 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	2220      	movs	r2, #32
 80057ca:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 80057ce:	2303      	movs	r3, #3
 80057d0:	e006      	b.n	80057e0 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	2220      	movs	r2, #32
 80057d6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 80057da:	2300      	movs	r3, #0
 80057dc:	e000      	b.n	80057e0 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 80057de:	2302      	movs	r3, #2
  }
}
 80057e0:	4618      	mov	r0, r3
 80057e2:	3720      	adds	r7, #32
 80057e4:	46bd      	mov	sp, r7
 80057e6:	bd80      	pop	{r7, pc}

080057e8 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80057e8:	b580      	push	{r7, lr}
 80057ea:	b08a      	sub	sp, #40	@ 0x28
 80057ec:	af00      	add	r7, sp, #0
 80057ee:	60f8      	str	r0, [r7, #12]
 80057f0:	60b9      	str	r1, [r7, #8]
 80057f2:	4613      	mov	r3, r2
 80057f4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80057fc:	2b20      	cmp	r3, #32
 80057fe:	d137      	bne.n	8005870 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8005800:	68bb      	ldr	r3, [r7, #8]
 8005802:	2b00      	cmp	r3, #0
 8005804:	d002      	beq.n	800580c <HAL_UART_Receive_IT+0x24>
 8005806:	88fb      	ldrh	r3, [r7, #6]
 8005808:	2b00      	cmp	r3, #0
 800580a:	d101      	bne.n	8005810 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800580c:	2301      	movs	r3, #1
 800580e:	e030      	b.n	8005872 <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	2200      	movs	r2, #0
 8005814:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	4a18      	ldr	r2, [pc, #96]	@ (800587c <HAL_UART_Receive_IT+0x94>)
 800581c:	4293      	cmp	r3, r2
 800581e:	d01f      	beq.n	8005860 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	685b      	ldr	r3, [r3, #4]
 8005826:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800582a:	2b00      	cmp	r3, #0
 800582c:	d018      	beq.n	8005860 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005834:	697b      	ldr	r3, [r7, #20]
 8005836:	e853 3f00 	ldrex	r3, [r3]
 800583a:	613b      	str	r3, [r7, #16]
   return(result);
 800583c:	693b      	ldr	r3, [r7, #16]
 800583e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005842:	627b      	str	r3, [r7, #36]	@ 0x24
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	461a      	mov	r2, r3
 800584a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800584c:	623b      	str	r3, [r7, #32]
 800584e:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005850:	69f9      	ldr	r1, [r7, #28]
 8005852:	6a3a      	ldr	r2, [r7, #32]
 8005854:	e841 2300 	strex	r3, r2, [r1]
 8005858:	61bb      	str	r3, [r7, #24]
   return(result);
 800585a:	69bb      	ldr	r3, [r7, #24]
 800585c:	2b00      	cmp	r3, #0
 800585e:	d1e6      	bne.n	800582e <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8005860:	88fb      	ldrh	r3, [r7, #6]
 8005862:	461a      	mov	r2, r3
 8005864:	68b9      	ldr	r1, [r7, #8]
 8005866:	68f8      	ldr	r0, [r7, #12]
 8005868:	f001 fb22 	bl	8006eb0 <UART_Start_Receive_IT>
 800586c:	4603      	mov	r3, r0
 800586e:	e000      	b.n	8005872 <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8005870:	2302      	movs	r3, #2
  }
}
 8005872:	4618      	mov	r0, r3
 8005874:	3728      	adds	r7, #40	@ 0x28
 8005876:	46bd      	mov	sp, r7
 8005878:	bd80      	pop	{r7, pc}
 800587a:	bf00      	nop
 800587c:	58000c00 	.word	0x58000c00

08005880 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005880:	b580      	push	{r7, lr}
 8005882:	b0ba      	sub	sp, #232	@ 0xe8
 8005884:	af00      	add	r7, sp, #0
 8005886:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	69db      	ldr	r3, [r3, #28]
 800588e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	689b      	ldr	r3, [r3, #8]
 80058a2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80058a6:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80058aa:	f640 030f 	movw	r3, #2063	@ 0x80f
 80058ae:	4013      	ands	r3, r2
 80058b0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 80058b4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	d11b      	bne.n	80058f4 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80058bc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80058c0:	f003 0320 	and.w	r3, r3, #32
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	d015      	beq.n	80058f4 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80058c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80058cc:	f003 0320 	and.w	r3, r3, #32
 80058d0:	2b00      	cmp	r3, #0
 80058d2:	d105      	bne.n	80058e0 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80058d4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80058d8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80058dc:	2b00      	cmp	r3, #0
 80058de:	d009      	beq.n	80058f4 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80058e4:	2b00      	cmp	r3, #0
 80058e6:	f000 8393 	beq.w	8006010 <HAL_UART_IRQHandler+0x790>
      {
        huart->RxISR(huart);
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80058ee:	6878      	ldr	r0, [r7, #4]
 80058f0:	4798      	blx	r3
      }
      return;
 80058f2:	e38d      	b.n	8006010 <HAL_UART_IRQHandler+0x790>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80058f4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80058f8:	2b00      	cmp	r3, #0
 80058fa:	f000 8123 	beq.w	8005b44 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 80058fe:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8005902:	4b8d      	ldr	r3, [pc, #564]	@ (8005b38 <HAL_UART_IRQHandler+0x2b8>)
 8005904:	4013      	ands	r3, r2
 8005906:	2b00      	cmp	r3, #0
 8005908:	d106      	bne.n	8005918 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800590a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800590e:	4b8b      	ldr	r3, [pc, #556]	@ (8005b3c <HAL_UART_IRQHandler+0x2bc>)
 8005910:	4013      	ands	r3, r2
 8005912:	2b00      	cmp	r3, #0
 8005914:	f000 8116 	beq.w	8005b44 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005918:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800591c:	f003 0301 	and.w	r3, r3, #1
 8005920:	2b00      	cmp	r3, #0
 8005922:	d011      	beq.n	8005948 <HAL_UART_IRQHandler+0xc8>
 8005924:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005928:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800592c:	2b00      	cmp	r3, #0
 800592e:	d00b      	beq.n	8005948 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	2201      	movs	r2, #1
 8005936:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800593e:	f043 0201 	orr.w	r2, r3, #1
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005948:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800594c:	f003 0302 	and.w	r3, r3, #2
 8005950:	2b00      	cmp	r3, #0
 8005952:	d011      	beq.n	8005978 <HAL_UART_IRQHandler+0xf8>
 8005954:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005958:	f003 0301 	and.w	r3, r3, #1
 800595c:	2b00      	cmp	r3, #0
 800595e:	d00b      	beq.n	8005978 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	2202      	movs	r2, #2
 8005966:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800596e:	f043 0204 	orr.w	r2, r3, #4
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005978:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800597c:	f003 0304 	and.w	r3, r3, #4
 8005980:	2b00      	cmp	r3, #0
 8005982:	d011      	beq.n	80059a8 <HAL_UART_IRQHandler+0x128>
 8005984:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005988:	f003 0301 	and.w	r3, r3, #1
 800598c:	2b00      	cmp	r3, #0
 800598e:	d00b      	beq.n	80059a8 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	2204      	movs	r2, #4
 8005996:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800599e:	f043 0202 	orr.w	r2, r3, #2
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80059a8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80059ac:	f003 0308 	and.w	r3, r3, #8
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	d017      	beq.n	80059e4 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80059b4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80059b8:	f003 0320 	and.w	r3, r3, #32
 80059bc:	2b00      	cmp	r3, #0
 80059be:	d105      	bne.n	80059cc <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 80059c0:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80059c4:	4b5c      	ldr	r3, [pc, #368]	@ (8005b38 <HAL_UART_IRQHandler+0x2b8>)
 80059c6:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	d00b      	beq.n	80059e4 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	2208      	movs	r2, #8
 80059d2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80059da:	f043 0208 	orr.w	r2, r3, #8
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80059e4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80059e8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	d012      	beq.n	8005a16 <HAL_UART_IRQHandler+0x196>
 80059f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80059f4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	d00c      	beq.n	8005a16 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005a04:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005a0c:	f043 0220 	orr.w	r2, r3, #32
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	f000 82f9 	beq.w	8006014 <HAL_UART_IRQHandler+0x794>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8005a22:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005a26:	f003 0320 	and.w	r3, r3, #32
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d013      	beq.n	8005a56 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8005a2e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005a32:	f003 0320 	and.w	r3, r3, #32
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d105      	bne.n	8005a46 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8005a3a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005a3e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d007      	beq.n	8005a56 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	d003      	beq.n	8005a56 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005a52:	6878      	ldr	r0, [r7, #4]
 8005a54:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005a5c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	689b      	ldr	r3, [r3, #8]
 8005a66:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005a6a:	2b40      	cmp	r3, #64	@ 0x40
 8005a6c:	d005      	beq.n	8005a7a <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8005a6e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005a72:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	d054      	beq.n	8005b24 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005a7a:	6878      	ldr	r0, [r7, #4]
 8005a7c:	f001 fb3a 	bl	80070f4 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	689b      	ldr	r3, [r3, #8]
 8005a86:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005a8a:	2b40      	cmp	r3, #64	@ 0x40
 8005a8c:	d146      	bne.n	8005b1c <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	3308      	adds	r3, #8
 8005a94:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a98:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005a9c:	e853 3f00 	ldrex	r3, [r3]
 8005aa0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8005aa4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005aa8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005aac:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	3308      	adds	r3, #8
 8005ab6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8005aba:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8005abe:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ac2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8005ac6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8005aca:	e841 2300 	strex	r3, r2, [r1]
 8005ace:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8005ad2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	d1d9      	bne.n	8005a8e <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005ae0:	2b00      	cmp	r3, #0
 8005ae2:	d017      	beq.n	8005b14 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005aea:	4a15      	ldr	r2, [pc, #84]	@ (8005b40 <HAL_UART_IRQHandler+0x2c0>)
 8005aec:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005af4:	4618      	mov	r0, r3
 8005af6:	f7fc f87f 	bl	8001bf8 <HAL_DMA_Abort_IT>
 8005afa:	4603      	mov	r3, r0
 8005afc:	2b00      	cmp	r3, #0
 8005afe:	d019      	beq.n	8005b34 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005b06:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005b08:	687a      	ldr	r2, [r7, #4]
 8005b0a:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8005b0e:	4610      	mov	r0, r2
 8005b10:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005b12:	e00f      	b.n	8005b34 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005b14:	6878      	ldr	r0, [r7, #4]
 8005b16:	f000 fa93 	bl	8006040 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005b1a:	e00b      	b.n	8005b34 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005b1c:	6878      	ldr	r0, [r7, #4]
 8005b1e:	f000 fa8f 	bl	8006040 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005b22:	e007      	b.n	8005b34 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005b24:	6878      	ldr	r0, [r7, #4]
 8005b26:	f000 fa8b 	bl	8006040 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	2200      	movs	r2, #0
 8005b2e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8005b32:	e26f      	b.n	8006014 <HAL_UART_IRQHandler+0x794>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005b34:	bf00      	nop
    return;
 8005b36:	e26d      	b.n	8006014 <HAL_UART_IRQHandler+0x794>
 8005b38:	10000001 	.word	0x10000001
 8005b3c:	04000120 	.word	0x04000120
 8005b40:	080071c1 	.word	0x080071c1

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005b48:	2b01      	cmp	r3, #1
 8005b4a:	f040 8203 	bne.w	8005f54 <HAL_UART_IRQHandler+0x6d4>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8005b4e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005b52:	f003 0310 	and.w	r3, r3, #16
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	f000 81fc 	beq.w	8005f54 <HAL_UART_IRQHandler+0x6d4>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8005b5c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005b60:	f003 0310 	and.w	r3, r3, #16
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	f000 81f5 	beq.w	8005f54 <HAL_UART_IRQHandler+0x6d4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	2210      	movs	r2, #16
 8005b70:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	689b      	ldr	r3, [r3, #8]
 8005b78:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005b7c:	2b40      	cmp	r3, #64	@ 0x40
 8005b7e:	f040 816d 	bne.w	8005e5c <HAL_UART_IRQHandler+0x5dc>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	4aa4      	ldr	r2, [pc, #656]	@ (8005e1c <HAL_UART_IRQHandler+0x59c>)
 8005b8c:	4293      	cmp	r3, r2
 8005b8e:	d068      	beq.n	8005c62 <HAL_UART_IRQHandler+0x3e2>
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	4aa1      	ldr	r2, [pc, #644]	@ (8005e20 <HAL_UART_IRQHandler+0x5a0>)
 8005b9a:	4293      	cmp	r3, r2
 8005b9c:	d061      	beq.n	8005c62 <HAL_UART_IRQHandler+0x3e2>
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	4a9f      	ldr	r2, [pc, #636]	@ (8005e24 <HAL_UART_IRQHandler+0x5a4>)
 8005ba8:	4293      	cmp	r3, r2
 8005baa:	d05a      	beq.n	8005c62 <HAL_UART_IRQHandler+0x3e2>
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	4a9c      	ldr	r2, [pc, #624]	@ (8005e28 <HAL_UART_IRQHandler+0x5a8>)
 8005bb6:	4293      	cmp	r3, r2
 8005bb8:	d053      	beq.n	8005c62 <HAL_UART_IRQHandler+0x3e2>
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	4a9a      	ldr	r2, [pc, #616]	@ (8005e2c <HAL_UART_IRQHandler+0x5ac>)
 8005bc4:	4293      	cmp	r3, r2
 8005bc6:	d04c      	beq.n	8005c62 <HAL_UART_IRQHandler+0x3e2>
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	4a97      	ldr	r2, [pc, #604]	@ (8005e30 <HAL_UART_IRQHandler+0x5b0>)
 8005bd2:	4293      	cmp	r3, r2
 8005bd4:	d045      	beq.n	8005c62 <HAL_UART_IRQHandler+0x3e2>
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	4a95      	ldr	r2, [pc, #596]	@ (8005e34 <HAL_UART_IRQHandler+0x5b4>)
 8005be0:	4293      	cmp	r3, r2
 8005be2:	d03e      	beq.n	8005c62 <HAL_UART_IRQHandler+0x3e2>
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	4a92      	ldr	r2, [pc, #584]	@ (8005e38 <HAL_UART_IRQHandler+0x5b8>)
 8005bee:	4293      	cmp	r3, r2
 8005bf0:	d037      	beq.n	8005c62 <HAL_UART_IRQHandler+0x3e2>
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	4a90      	ldr	r2, [pc, #576]	@ (8005e3c <HAL_UART_IRQHandler+0x5bc>)
 8005bfc:	4293      	cmp	r3, r2
 8005bfe:	d030      	beq.n	8005c62 <HAL_UART_IRQHandler+0x3e2>
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	4a8d      	ldr	r2, [pc, #564]	@ (8005e40 <HAL_UART_IRQHandler+0x5c0>)
 8005c0a:	4293      	cmp	r3, r2
 8005c0c:	d029      	beq.n	8005c62 <HAL_UART_IRQHandler+0x3e2>
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	4a8b      	ldr	r2, [pc, #556]	@ (8005e44 <HAL_UART_IRQHandler+0x5c4>)
 8005c18:	4293      	cmp	r3, r2
 8005c1a:	d022      	beq.n	8005c62 <HAL_UART_IRQHandler+0x3e2>
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	4a88      	ldr	r2, [pc, #544]	@ (8005e48 <HAL_UART_IRQHandler+0x5c8>)
 8005c26:	4293      	cmp	r3, r2
 8005c28:	d01b      	beq.n	8005c62 <HAL_UART_IRQHandler+0x3e2>
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	4a86      	ldr	r2, [pc, #536]	@ (8005e4c <HAL_UART_IRQHandler+0x5cc>)
 8005c34:	4293      	cmp	r3, r2
 8005c36:	d014      	beq.n	8005c62 <HAL_UART_IRQHandler+0x3e2>
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	4a83      	ldr	r2, [pc, #524]	@ (8005e50 <HAL_UART_IRQHandler+0x5d0>)
 8005c42:	4293      	cmp	r3, r2
 8005c44:	d00d      	beq.n	8005c62 <HAL_UART_IRQHandler+0x3e2>
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	4a81      	ldr	r2, [pc, #516]	@ (8005e54 <HAL_UART_IRQHandler+0x5d4>)
 8005c50:	4293      	cmp	r3, r2
 8005c52:	d006      	beq.n	8005c62 <HAL_UART_IRQHandler+0x3e2>
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	4a7e      	ldr	r2, [pc, #504]	@ (8005e58 <HAL_UART_IRQHandler+0x5d8>)
 8005c5e:	4293      	cmp	r3, r2
 8005c60:	d106      	bne.n	8005c70 <HAL_UART_IRQHandler+0x3f0>
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	685b      	ldr	r3, [r3, #4]
 8005c6c:	b29b      	uxth	r3, r3
 8005c6e:	e005      	b.n	8005c7c <HAL_UART_IRQHandler+0x3fc>
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	685b      	ldr	r3, [r3, #4]
 8005c7a:	b29b      	uxth	r3, r3
 8005c7c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005c80:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8005c84:	2b00      	cmp	r3, #0
 8005c86:	f000 80ad 	beq.w	8005de4 <HAL_UART_IRQHandler+0x564>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8005c90:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005c94:	429a      	cmp	r2, r3
 8005c96:	f080 80a5 	bcs.w	8005de4 <HAL_UART_IRQHandler+0x564>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005ca0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005caa:	69db      	ldr	r3, [r3, #28]
 8005cac:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005cb0:	f000 8087 	beq.w	8005dc2 <HAL_UART_IRQHandler+0x542>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cbc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005cc0:	e853 3f00 	ldrex	r3, [r3]
 8005cc4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8005cc8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005ccc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005cd0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	461a      	mov	r2, r3
 8005cda:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8005cde:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8005ce2:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ce6:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8005cea:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8005cee:	e841 2300 	strex	r3, r2, [r1]
 8005cf2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8005cf6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005cfa:	2b00      	cmp	r3, #0
 8005cfc:	d1da      	bne.n	8005cb4 <HAL_UART_IRQHandler+0x434>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	3308      	adds	r3, #8
 8005d04:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d06:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005d08:	e853 3f00 	ldrex	r3, [r3]
 8005d0c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8005d0e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005d10:	f023 0301 	bic.w	r3, r3, #1
 8005d14:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	3308      	adds	r3, #8
 8005d1e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8005d22:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8005d26:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d28:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8005d2a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8005d2e:	e841 2300 	strex	r3, r2, [r1]
 8005d32:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005d34:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	d1e1      	bne.n	8005cfe <HAL_UART_IRQHandler+0x47e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	3308      	adds	r3, #8
 8005d40:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d42:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005d44:	e853 3f00 	ldrex	r3, [r3]
 8005d48:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8005d4a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005d4c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005d50:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	3308      	adds	r3, #8
 8005d5a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8005d5e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005d60:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d62:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005d64:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005d66:	e841 2300 	strex	r3, r2, [r1]
 8005d6a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8005d6c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d1e3      	bne.n	8005d3a <HAL_UART_IRQHandler+0x4ba>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	2220      	movs	r2, #32
 8005d76:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	2200      	movs	r2, #0
 8005d7e:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d86:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005d88:	e853 3f00 	ldrex	r3, [r3]
 8005d8c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005d8e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005d90:	f023 0310 	bic.w	r3, r3, #16
 8005d94:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	461a      	mov	r2, r3
 8005d9e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005da2:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005da4:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005da6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005da8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005daa:	e841 2300 	strex	r3, r2, [r1]
 8005dae:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005db0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	d1e4      	bne.n	8005d80 <HAL_UART_IRQHandler+0x500>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005dbc:	4618      	mov	r0, r3
 8005dbe:	f7fb fbfd 	bl	80015bc <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	2202      	movs	r2, #2
 8005dc6:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8005dd4:	b29b      	uxth	r3, r3
 8005dd6:	1ad3      	subs	r3, r2, r3
 8005dd8:	b29b      	uxth	r3, r3
 8005dda:	4619      	mov	r1, r3
 8005ddc:	6878      	ldr	r0, [r7, #4]
 8005dde:	f000 f939 	bl	8006054 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8005de2:	e119      	b.n	8006018 <HAL_UART_IRQHandler+0x798>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8005dea:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005dee:	429a      	cmp	r2, r3
 8005df0:	f040 8112 	bne.w	8006018 <HAL_UART_IRQHandler+0x798>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005dfa:	69db      	ldr	r3, [r3, #28]
 8005dfc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005e00:	f040 810a 	bne.w	8006018 <HAL_UART_IRQHandler+0x798>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	2202      	movs	r2, #2
 8005e08:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8005e10:	4619      	mov	r1, r3
 8005e12:	6878      	ldr	r0, [r7, #4]
 8005e14:	f000 f91e 	bl	8006054 <HAL_UARTEx_RxEventCallback>
      return;
 8005e18:	e0fe      	b.n	8006018 <HAL_UART_IRQHandler+0x798>
 8005e1a:	bf00      	nop
 8005e1c:	40020010 	.word	0x40020010
 8005e20:	40020028 	.word	0x40020028
 8005e24:	40020040 	.word	0x40020040
 8005e28:	40020058 	.word	0x40020058
 8005e2c:	40020070 	.word	0x40020070
 8005e30:	40020088 	.word	0x40020088
 8005e34:	400200a0 	.word	0x400200a0
 8005e38:	400200b8 	.word	0x400200b8
 8005e3c:	40020410 	.word	0x40020410
 8005e40:	40020428 	.word	0x40020428
 8005e44:	40020440 	.word	0x40020440
 8005e48:	40020458 	.word	0x40020458
 8005e4c:	40020470 	.word	0x40020470
 8005e50:	40020488 	.word	0x40020488
 8005e54:	400204a0 	.word	0x400204a0
 8005e58:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8005e68:	b29b      	uxth	r3, r3
 8005e6a:	1ad3      	subs	r3, r2, r3
 8005e6c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8005e76:	b29b      	uxth	r3, r3
 8005e78:	2b00      	cmp	r3, #0
 8005e7a:	f000 80cf 	beq.w	800601c <HAL_UART_IRQHandler+0x79c>
          && (nb_rx_data > 0U))
 8005e7e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	f000 80ca 	beq.w	800601c <HAL_UART_IRQHandler+0x79c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e8e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e90:	e853 3f00 	ldrex	r3, [r3]
 8005e94:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005e96:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005e98:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005e9c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	461a      	mov	r2, r3
 8005ea6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8005eaa:	647b      	str	r3, [r7, #68]	@ 0x44
 8005eac:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005eae:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005eb0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005eb2:	e841 2300 	strex	r3, r2, [r1]
 8005eb6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005eb8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	d1e4      	bne.n	8005e88 <HAL_UART_IRQHandler+0x608>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	3308      	adds	r3, #8
 8005ec4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ec6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ec8:	e853 3f00 	ldrex	r3, [r3]
 8005ecc:	623b      	str	r3, [r7, #32]
   return(result);
 8005ece:	6a3a      	ldr	r2, [r7, #32]
 8005ed0:	4b55      	ldr	r3, [pc, #340]	@ (8006028 <HAL_UART_IRQHandler+0x7a8>)
 8005ed2:	4013      	ands	r3, r2
 8005ed4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	3308      	adds	r3, #8
 8005ede:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8005ee2:	633a      	str	r2, [r7, #48]	@ 0x30
 8005ee4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ee6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005ee8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005eea:	e841 2300 	strex	r3, r2, [r1]
 8005eee:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005ef0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	d1e3      	bne.n	8005ebe <HAL_UART_IRQHandler+0x63e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	2220      	movs	r2, #32
 8005efa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	2200      	movs	r2, #0
 8005f02:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	2200      	movs	r2, #0
 8005f08:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f10:	693b      	ldr	r3, [r7, #16]
 8005f12:	e853 3f00 	ldrex	r3, [r3]
 8005f16:	60fb      	str	r3, [r7, #12]
   return(result);
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	f023 0310 	bic.w	r3, r3, #16
 8005f1e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	461a      	mov	r2, r3
 8005f28:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8005f2c:	61fb      	str	r3, [r7, #28]
 8005f2e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f30:	69b9      	ldr	r1, [r7, #24]
 8005f32:	69fa      	ldr	r2, [r7, #28]
 8005f34:	e841 2300 	strex	r3, r2, [r1]
 8005f38:	617b      	str	r3, [r7, #20]
   return(result);
 8005f3a:	697b      	ldr	r3, [r7, #20]
 8005f3c:	2b00      	cmp	r3, #0
 8005f3e:	d1e4      	bne.n	8005f0a <HAL_UART_IRQHandler+0x68a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	2202      	movs	r2, #2
 8005f44:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005f46:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005f4a:	4619      	mov	r1, r3
 8005f4c:	6878      	ldr	r0, [r7, #4]
 8005f4e:	f000 f881 	bl	8006054 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8005f52:	e063      	b.n	800601c <HAL_UART_IRQHandler+0x79c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8005f54:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005f58:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	d00e      	beq.n	8005f7e <HAL_UART_IRQHandler+0x6fe>
 8005f60:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005f64:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	d008      	beq.n	8005f7e <HAL_UART_IRQHandler+0x6fe>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8005f74:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8005f76:	6878      	ldr	r0, [r7, #4]
 8005f78:	f001 fe80 	bl	8007c7c <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005f7c:	e051      	b.n	8006022 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8005f7e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005f82:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005f86:	2b00      	cmp	r3, #0
 8005f88:	d014      	beq.n	8005fb4 <HAL_UART_IRQHandler+0x734>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8005f8a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005f8e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005f92:	2b00      	cmp	r3, #0
 8005f94:	d105      	bne.n	8005fa2 <HAL_UART_IRQHandler+0x722>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8005f96:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005f9a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005f9e:	2b00      	cmp	r3, #0
 8005fa0:	d008      	beq.n	8005fb4 <HAL_UART_IRQHandler+0x734>
  {
    if (huart->TxISR != NULL)
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005fa6:	2b00      	cmp	r3, #0
 8005fa8:	d03a      	beq.n	8006020 <HAL_UART_IRQHandler+0x7a0>
    {
      huart->TxISR(huart);
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005fae:	6878      	ldr	r0, [r7, #4]
 8005fb0:	4798      	blx	r3
    }
    return;
 8005fb2:	e035      	b.n	8006020 <HAL_UART_IRQHandler+0x7a0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8005fb4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005fb8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005fbc:	2b00      	cmp	r3, #0
 8005fbe:	d009      	beq.n	8005fd4 <HAL_UART_IRQHandler+0x754>
 8005fc0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005fc4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	d003      	beq.n	8005fd4 <HAL_UART_IRQHandler+0x754>
  {
    UART_EndTransmit_IT(huart);
 8005fcc:	6878      	ldr	r0, [r7, #4]
 8005fce:	f001 f909 	bl	80071e4 <UART_EndTransmit_IT>
    return;
 8005fd2:	e026      	b.n	8006022 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8005fd4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005fd8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005fdc:	2b00      	cmp	r3, #0
 8005fde:	d009      	beq.n	8005ff4 <HAL_UART_IRQHandler+0x774>
 8005fe0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005fe4:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8005fe8:	2b00      	cmp	r3, #0
 8005fea:	d003      	beq.n	8005ff4 <HAL_UART_IRQHandler+0x774>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8005fec:	6878      	ldr	r0, [r7, #4]
 8005fee:	f001 fe59 	bl	8007ca4 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005ff2:	e016      	b.n	8006022 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8005ff4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005ff8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005ffc:	2b00      	cmp	r3, #0
 8005ffe:	d010      	beq.n	8006022 <HAL_UART_IRQHandler+0x7a2>
 8006000:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006004:	2b00      	cmp	r3, #0
 8006006:	da0c      	bge.n	8006022 <HAL_UART_IRQHandler+0x7a2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8006008:	6878      	ldr	r0, [r7, #4]
 800600a:	f001 fe41 	bl	8007c90 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800600e:	e008      	b.n	8006022 <HAL_UART_IRQHandler+0x7a2>
      return;
 8006010:	bf00      	nop
 8006012:	e006      	b.n	8006022 <HAL_UART_IRQHandler+0x7a2>
    return;
 8006014:	bf00      	nop
 8006016:	e004      	b.n	8006022 <HAL_UART_IRQHandler+0x7a2>
      return;
 8006018:	bf00      	nop
 800601a:	e002      	b.n	8006022 <HAL_UART_IRQHandler+0x7a2>
      return;
 800601c:	bf00      	nop
 800601e:	e000      	b.n	8006022 <HAL_UART_IRQHandler+0x7a2>
    return;
 8006020:	bf00      	nop
  }
}
 8006022:	37e8      	adds	r7, #232	@ 0xe8
 8006024:	46bd      	mov	sp, r7
 8006026:	bd80      	pop	{r7, pc}
 8006028:	effffffe 	.word	0xeffffffe

0800602c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800602c:	b480      	push	{r7}
 800602e:	b083      	sub	sp, #12
 8006030:	af00      	add	r7, sp, #0
 8006032:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8006034:	bf00      	nop
 8006036:	370c      	adds	r7, #12
 8006038:	46bd      	mov	sp, r7
 800603a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800603e:	4770      	bx	lr

08006040 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006040:	b480      	push	{r7}
 8006042:	b083      	sub	sp, #12
 8006044:	af00      	add	r7, sp, #0
 8006046:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8006048:	bf00      	nop
 800604a:	370c      	adds	r7, #12
 800604c:	46bd      	mov	sp, r7
 800604e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006052:	4770      	bx	lr

08006054 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006054:	b480      	push	{r7}
 8006056:	b083      	sub	sp, #12
 8006058:	af00      	add	r7, sp, #0
 800605a:	6078      	str	r0, [r7, #4]
 800605c:	460b      	mov	r3, r1
 800605e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006060:	bf00      	nop
 8006062:	370c      	adds	r7, #12
 8006064:	46bd      	mov	sp, r7
 8006066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800606a:	4770      	bx	lr

0800606c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800606c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006070:	b092      	sub	sp, #72	@ 0x48
 8006072:	af00      	add	r7, sp, #0
 8006074:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006076:	2300      	movs	r3, #0
 8006078:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800607c:	697b      	ldr	r3, [r7, #20]
 800607e:	689a      	ldr	r2, [r3, #8]
 8006080:	697b      	ldr	r3, [r7, #20]
 8006082:	691b      	ldr	r3, [r3, #16]
 8006084:	431a      	orrs	r2, r3
 8006086:	697b      	ldr	r3, [r7, #20]
 8006088:	695b      	ldr	r3, [r3, #20]
 800608a:	431a      	orrs	r2, r3
 800608c:	697b      	ldr	r3, [r7, #20]
 800608e:	69db      	ldr	r3, [r3, #28]
 8006090:	4313      	orrs	r3, r2
 8006092:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006094:	697b      	ldr	r3, [r7, #20]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	681a      	ldr	r2, [r3, #0]
 800609a:	4bbe      	ldr	r3, [pc, #760]	@ (8006394 <UART_SetConfig+0x328>)
 800609c:	4013      	ands	r3, r2
 800609e:	697a      	ldr	r2, [r7, #20]
 80060a0:	6812      	ldr	r2, [r2, #0]
 80060a2:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80060a4:	430b      	orrs	r3, r1
 80060a6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80060a8:	697b      	ldr	r3, [r7, #20]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	685b      	ldr	r3, [r3, #4]
 80060ae:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80060b2:	697b      	ldr	r3, [r7, #20]
 80060b4:	68da      	ldr	r2, [r3, #12]
 80060b6:	697b      	ldr	r3, [r7, #20]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	430a      	orrs	r2, r1
 80060bc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80060be:	697b      	ldr	r3, [r7, #20]
 80060c0:	699b      	ldr	r3, [r3, #24]
 80060c2:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80060c4:	697b      	ldr	r3, [r7, #20]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	4ab3      	ldr	r2, [pc, #716]	@ (8006398 <UART_SetConfig+0x32c>)
 80060ca:	4293      	cmp	r3, r2
 80060cc:	d004      	beq.n	80060d8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80060ce:	697b      	ldr	r3, [r7, #20]
 80060d0:	6a1b      	ldr	r3, [r3, #32]
 80060d2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80060d4:	4313      	orrs	r3, r2
 80060d6:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80060d8:	697b      	ldr	r3, [r7, #20]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	689a      	ldr	r2, [r3, #8]
 80060de:	4baf      	ldr	r3, [pc, #700]	@ (800639c <UART_SetConfig+0x330>)
 80060e0:	4013      	ands	r3, r2
 80060e2:	697a      	ldr	r2, [r7, #20]
 80060e4:	6812      	ldr	r2, [r2, #0]
 80060e6:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80060e8:	430b      	orrs	r3, r1
 80060ea:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80060ec:	697b      	ldr	r3, [r7, #20]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80060f2:	f023 010f 	bic.w	r1, r3, #15
 80060f6:	697b      	ldr	r3, [r7, #20]
 80060f8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80060fa:	697b      	ldr	r3, [r7, #20]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	430a      	orrs	r2, r1
 8006100:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006102:	697b      	ldr	r3, [r7, #20]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	4aa6      	ldr	r2, [pc, #664]	@ (80063a0 <UART_SetConfig+0x334>)
 8006108:	4293      	cmp	r3, r2
 800610a:	d177      	bne.n	80061fc <UART_SetConfig+0x190>
 800610c:	4ba5      	ldr	r3, [pc, #660]	@ (80063a4 <UART_SetConfig+0x338>)
 800610e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006110:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006114:	2b28      	cmp	r3, #40	@ 0x28
 8006116:	d86d      	bhi.n	80061f4 <UART_SetConfig+0x188>
 8006118:	a201      	add	r2, pc, #4	@ (adr r2, 8006120 <UART_SetConfig+0xb4>)
 800611a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800611e:	bf00      	nop
 8006120:	080061c5 	.word	0x080061c5
 8006124:	080061f5 	.word	0x080061f5
 8006128:	080061f5 	.word	0x080061f5
 800612c:	080061f5 	.word	0x080061f5
 8006130:	080061f5 	.word	0x080061f5
 8006134:	080061f5 	.word	0x080061f5
 8006138:	080061f5 	.word	0x080061f5
 800613c:	080061f5 	.word	0x080061f5
 8006140:	080061cd 	.word	0x080061cd
 8006144:	080061f5 	.word	0x080061f5
 8006148:	080061f5 	.word	0x080061f5
 800614c:	080061f5 	.word	0x080061f5
 8006150:	080061f5 	.word	0x080061f5
 8006154:	080061f5 	.word	0x080061f5
 8006158:	080061f5 	.word	0x080061f5
 800615c:	080061f5 	.word	0x080061f5
 8006160:	080061d5 	.word	0x080061d5
 8006164:	080061f5 	.word	0x080061f5
 8006168:	080061f5 	.word	0x080061f5
 800616c:	080061f5 	.word	0x080061f5
 8006170:	080061f5 	.word	0x080061f5
 8006174:	080061f5 	.word	0x080061f5
 8006178:	080061f5 	.word	0x080061f5
 800617c:	080061f5 	.word	0x080061f5
 8006180:	080061dd 	.word	0x080061dd
 8006184:	080061f5 	.word	0x080061f5
 8006188:	080061f5 	.word	0x080061f5
 800618c:	080061f5 	.word	0x080061f5
 8006190:	080061f5 	.word	0x080061f5
 8006194:	080061f5 	.word	0x080061f5
 8006198:	080061f5 	.word	0x080061f5
 800619c:	080061f5 	.word	0x080061f5
 80061a0:	080061e5 	.word	0x080061e5
 80061a4:	080061f5 	.word	0x080061f5
 80061a8:	080061f5 	.word	0x080061f5
 80061ac:	080061f5 	.word	0x080061f5
 80061b0:	080061f5 	.word	0x080061f5
 80061b4:	080061f5 	.word	0x080061f5
 80061b8:	080061f5 	.word	0x080061f5
 80061bc:	080061f5 	.word	0x080061f5
 80061c0:	080061ed 	.word	0x080061ed
 80061c4:	2301      	movs	r3, #1
 80061c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80061ca:	e222      	b.n	8006612 <UART_SetConfig+0x5a6>
 80061cc:	2304      	movs	r3, #4
 80061ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80061d2:	e21e      	b.n	8006612 <UART_SetConfig+0x5a6>
 80061d4:	2308      	movs	r3, #8
 80061d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80061da:	e21a      	b.n	8006612 <UART_SetConfig+0x5a6>
 80061dc:	2310      	movs	r3, #16
 80061de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80061e2:	e216      	b.n	8006612 <UART_SetConfig+0x5a6>
 80061e4:	2320      	movs	r3, #32
 80061e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80061ea:	e212      	b.n	8006612 <UART_SetConfig+0x5a6>
 80061ec:	2340      	movs	r3, #64	@ 0x40
 80061ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80061f2:	e20e      	b.n	8006612 <UART_SetConfig+0x5a6>
 80061f4:	2380      	movs	r3, #128	@ 0x80
 80061f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80061fa:	e20a      	b.n	8006612 <UART_SetConfig+0x5a6>
 80061fc:	697b      	ldr	r3, [r7, #20]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	4a69      	ldr	r2, [pc, #420]	@ (80063a8 <UART_SetConfig+0x33c>)
 8006202:	4293      	cmp	r3, r2
 8006204:	d130      	bne.n	8006268 <UART_SetConfig+0x1fc>
 8006206:	4b67      	ldr	r3, [pc, #412]	@ (80063a4 <UART_SetConfig+0x338>)
 8006208:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800620a:	f003 0307 	and.w	r3, r3, #7
 800620e:	2b05      	cmp	r3, #5
 8006210:	d826      	bhi.n	8006260 <UART_SetConfig+0x1f4>
 8006212:	a201      	add	r2, pc, #4	@ (adr r2, 8006218 <UART_SetConfig+0x1ac>)
 8006214:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006218:	08006231 	.word	0x08006231
 800621c:	08006239 	.word	0x08006239
 8006220:	08006241 	.word	0x08006241
 8006224:	08006249 	.word	0x08006249
 8006228:	08006251 	.word	0x08006251
 800622c:	08006259 	.word	0x08006259
 8006230:	2300      	movs	r3, #0
 8006232:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006236:	e1ec      	b.n	8006612 <UART_SetConfig+0x5a6>
 8006238:	2304      	movs	r3, #4
 800623a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800623e:	e1e8      	b.n	8006612 <UART_SetConfig+0x5a6>
 8006240:	2308      	movs	r3, #8
 8006242:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006246:	e1e4      	b.n	8006612 <UART_SetConfig+0x5a6>
 8006248:	2310      	movs	r3, #16
 800624a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800624e:	e1e0      	b.n	8006612 <UART_SetConfig+0x5a6>
 8006250:	2320      	movs	r3, #32
 8006252:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006256:	e1dc      	b.n	8006612 <UART_SetConfig+0x5a6>
 8006258:	2340      	movs	r3, #64	@ 0x40
 800625a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800625e:	e1d8      	b.n	8006612 <UART_SetConfig+0x5a6>
 8006260:	2380      	movs	r3, #128	@ 0x80
 8006262:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006266:	e1d4      	b.n	8006612 <UART_SetConfig+0x5a6>
 8006268:	697b      	ldr	r3, [r7, #20]
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	4a4f      	ldr	r2, [pc, #316]	@ (80063ac <UART_SetConfig+0x340>)
 800626e:	4293      	cmp	r3, r2
 8006270:	d130      	bne.n	80062d4 <UART_SetConfig+0x268>
 8006272:	4b4c      	ldr	r3, [pc, #304]	@ (80063a4 <UART_SetConfig+0x338>)
 8006274:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006276:	f003 0307 	and.w	r3, r3, #7
 800627a:	2b05      	cmp	r3, #5
 800627c:	d826      	bhi.n	80062cc <UART_SetConfig+0x260>
 800627e:	a201      	add	r2, pc, #4	@ (adr r2, 8006284 <UART_SetConfig+0x218>)
 8006280:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006284:	0800629d 	.word	0x0800629d
 8006288:	080062a5 	.word	0x080062a5
 800628c:	080062ad 	.word	0x080062ad
 8006290:	080062b5 	.word	0x080062b5
 8006294:	080062bd 	.word	0x080062bd
 8006298:	080062c5 	.word	0x080062c5
 800629c:	2300      	movs	r3, #0
 800629e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80062a2:	e1b6      	b.n	8006612 <UART_SetConfig+0x5a6>
 80062a4:	2304      	movs	r3, #4
 80062a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80062aa:	e1b2      	b.n	8006612 <UART_SetConfig+0x5a6>
 80062ac:	2308      	movs	r3, #8
 80062ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80062b2:	e1ae      	b.n	8006612 <UART_SetConfig+0x5a6>
 80062b4:	2310      	movs	r3, #16
 80062b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80062ba:	e1aa      	b.n	8006612 <UART_SetConfig+0x5a6>
 80062bc:	2320      	movs	r3, #32
 80062be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80062c2:	e1a6      	b.n	8006612 <UART_SetConfig+0x5a6>
 80062c4:	2340      	movs	r3, #64	@ 0x40
 80062c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80062ca:	e1a2      	b.n	8006612 <UART_SetConfig+0x5a6>
 80062cc:	2380      	movs	r3, #128	@ 0x80
 80062ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80062d2:	e19e      	b.n	8006612 <UART_SetConfig+0x5a6>
 80062d4:	697b      	ldr	r3, [r7, #20]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	4a35      	ldr	r2, [pc, #212]	@ (80063b0 <UART_SetConfig+0x344>)
 80062da:	4293      	cmp	r3, r2
 80062dc:	d130      	bne.n	8006340 <UART_SetConfig+0x2d4>
 80062de:	4b31      	ldr	r3, [pc, #196]	@ (80063a4 <UART_SetConfig+0x338>)
 80062e0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80062e2:	f003 0307 	and.w	r3, r3, #7
 80062e6:	2b05      	cmp	r3, #5
 80062e8:	d826      	bhi.n	8006338 <UART_SetConfig+0x2cc>
 80062ea:	a201      	add	r2, pc, #4	@ (adr r2, 80062f0 <UART_SetConfig+0x284>)
 80062ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80062f0:	08006309 	.word	0x08006309
 80062f4:	08006311 	.word	0x08006311
 80062f8:	08006319 	.word	0x08006319
 80062fc:	08006321 	.word	0x08006321
 8006300:	08006329 	.word	0x08006329
 8006304:	08006331 	.word	0x08006331
 8006308:	2300      	movs	r3, #0
 800630a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800630e:	e180      	b.n	8006612 <UART_SetConfig+0x5a6>
 8006310:	2304      	movs	r3, #4
 8006312:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006316:	e17c      	b.n	8006612 <UART_SetConfig+0x5a6>
 8006318:	2308      	movs	r3, #8
 800631a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800631e:	e178      	b.n	8006612 <UART_SetConfig+0x5a6>
 8006320:	2310      	movs	r3, #16
 8006322:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006326:	e174      	b.n	8006612 <UART_SetConfig+0x5a6>
 8006328:	2320      	movs	r3, #32
 800632a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800632e:	e170      	b.n	8006612 <UART_SetConfig+0x5a6>
 8006330:	2340      	movs	r3, #64	@ 0x40
 8006332:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006336:	e16c      	b.n	8006612 <UART_SetConfig+0x5a6>
 8006338:	2380      	movs	r3, #128	@ 0x80
 800633a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800633e:	e168      	b.n	8006612 <UART_SetConfig+0x5a6>
 8006340:	697b      	ldr	r3, [r7, #20]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	4a1b      	ldr	r2, [pc, #108]	@ (80063b4 <UART_SetConfig+0x348>)
 8006346:	4293      	cmp	r3, r2
 8006348:	d142      	bne.n	80063d0 <UART_SetConfig+0x364>
 800634a:	4b16      	ldr	r3, [pc, #88]	@ (80063a4 <UART_SetConfig+0x338>)
 800634c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800634e:	f003 0307 	and.w	r3, r3, #7
 8006352:	2b05      	cmp	r3, #5
 8006354:	d838      	bhi.n	80063c8 <UART_SetConfig+0x35c>
 8006356:	a201      	add	r2, pc, #4	@ (adr r2, 800635c <UART_SetConfig+0x2f0>)
 8006358:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800635c:	08006375 	.word	0x08006375
 8006360:	0800637d 	.word	0x0800637d
 8006364:	08006385 	.word	0x08006385
 8006368:	0800638d 	.word	0x0800638d
 800636c:	080063b9 	.word	0x080063b9
 8006370:	080063c1 	.word	0x080063c1
 8006374:	2300      	movs	r3, #0
 8006376:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800637a:	e14a      	b.n	8006612 <UART_SetConfig+0x5a6>
 800637c:	2304      	movs	r3, #4
 800637e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006382:	e146      	b.n	8006612 <UART_SetConfig+0x5a6>
 8006384:	2308      	movs	r3, #8
 8006386:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800638a:	e142      	b.n	8006612 <UART_SetConfig+0x5a6>
 800638c:	2310      	movs	r3, #16
 800638e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006392:	e13e      	b.n	8006612 <UART_SetConfig+0x5a6>
 8006394:	cfff69f3 	.word	0xcfff69f3
 8006398:	58000c00 	.word	0x58000c00
 800639c:	11fff4ff 	.word	0x11fff4ff
 80063a0:	40011000 	.word	0x40011000
 80063a4:	58024400 	.word	0x58024400
 80063a8:	40004400 	.word	0x40004400
 80063ac:	40004800 	.word	0x40004800
 80063b0:	40004c00 	.word	0x40004c00
 80063b4:	40005000 	.word	0x40005000
 80063b8:	2320      	movs	r3, #32
 80063ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80063be:	e128      	b.n	8006612 <UART_SetConfig+0x5a6>
 80063c0:	2340      	movs	r3, #64	@ 0x40
 80063c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80063c6:	e124      	b.n	8006612 <UART_SetConfig+0x5a6>
 80063c8:	2380      	movs	r3, #128	@ 0x80
 80063ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80063ce:	e120      	b.n	8006612 <UART_SetConfig+0x5a6>
 80063d0:	697b      	ldr	r3, [r7, #20]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	4acb      	ldr	r2, [pc, #812]	@ (8006704 <UART_SetConfig+0x698>)
 80063d6:	4293      	cmp	r3, r2
 80063d8:	d176      	bne.n	80064c8 <UART_SetConfig+0x45c>
 80063da:	4bcb      	ldr	r3, [pc, #812]	@ (8006708 <UART_SetConfig+0x69c>)
 80063dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80063de:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80063e2:	2b28      	cmp	r3, #40	@ 0x28
 80063e4:	d86c      	bhi.n	80064c0 <UART_SetConfig+0x454>
 80063e6:	a201      	add	r2, pc, #4	@ (adr r2, 80063ec <UART_SetConfig+0x380>)
 80063e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80063ec:	08006491 	.word	0x08006491
 80063f0:	080064c1 	.word	0x080064c1
 80063f4:	080064c1 	.word	0x080064c1
 80063f8:	080064c1 	.word	0x080064c1
 80063fc:	080064c1 	.word	0x080064c1
 8006400:	080064c1 	.word	0x080064c1
 8006404:	080064c1 	.word	0x080064c1
 8006408:	080064c1 	.word	0x080064c1
 800640c:	08006499 	.word	0x08006499
 8006410:	080064c1 	.word	0x080064c1
 8006414:	080064c1 	.word	0x080064c1
 8006418:	080064c1 	.word	0x080064c1
 800641c:	080064c1 	.word	0x080064c1
 8006420:	080064c1 	.word	0x080064c1
 8006424:	080064c1 	.word	0x080064c1
 8006428:	080064c1 	.word	0x080064c1
 800642c:	080064a1 	.word	0x080064a1
 8006430:	080064c1 	.word	0x080064c1
 8006434:	080064c1 	.word	0x080064c1
 8006438:	080064c1 	.word	0x080064c1
 800643c:	080064c1 	.word	0x080064c1
 8006440:	080064c1 	.word	0x080064c1
 8006444:	080064c1 	.word	0x080064c1
 8006448:	080064c1 	.word	0x080064c1
 800644c:	080064a9 	.word	0x080064a9
 8006450:	080064c1 	.word	0x080064c1
 8006454:	080064c1 	.word	0x080064c1
 8006458:	080064c1 	.word	0x080064c1
 800645c:	080064c1 	.word	0x080064c1
 8006460:	080064c1 	.word	0x080064c1
 8006464:	080064c1 	.word	0x080064c1
 8006468:	080064c1 	.word	0x080064c1
 800646c:	080064b1 	.word	0x080064b1
 8006470:	080064c1 	.word	0x080064c1
 8006474:	080064c1 	.word	0x080064c1
 8006478:	080064c1 	.word	0x080064c1
 800647c:	080064c1 	.word	0x080064c1
 8006480:	080064c1 	.word	0x080064c1
 8006484:	080064c1 	.word	0x080064c1
 8006488:	080064c1 	.word	0x080064c1
 800648c:	080064b9 	.word	0x080064b9
 8006490:	2301      	movs	r3, #1
 8006492:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006496:	e0bc      	b.n	8006612 <UART_SetConfig+0x5a6>
 8006498:	2304      	movs	r3, #4
 800649a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800649e:	e0b8      	b.n	8006612 <UART_SetConfig+0x5a6>
 80064a0:	2308      	movs	r3, #8
 80064a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80064a6:	e0b4      	b.n	8006612 <UART_SetConfig+0x5a6>
 80064a8:	2310      	movs	r3, #16
 80064aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80064ae:	e0b0      	b.n	8006612 <UART_SetConfig+0x5a6>
 80064b0:	2320      	movs	r3, #32
 80064b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80064b6:	e0ac      	b.n	8006612 <UART_SetConfig+0x5a6>
 80064b8:	2340      	movs	r3, #64	@ 0x40
 80064ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80064be:	e0a8      	b.n	8006612 <UART_SetConfig+0x5a6>
 80064c0:	2380      	movs	r3, #128	@ 0x80
 80064c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80064c6:	e0a4      	b.n	8006612 <UART_SetConfig+0x5a6>
 80064c8:	697b      	ldr	r3, [r7, #20]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	4a8f      	ldr	r2, [pc, #572]	@ (800670c <UART_SetConfig+0x6a0>)
 80064ce:	4293      	cmp	r3, r2
 80064d0:	d130      	bne.n	8006534 <UART_SetConfig+0x4c8>
 80064d2:	4b8d      	ldr	r3, [pc, #564]	@ (8006708 <UART_SetConfig+0x69c>)
 80064d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80064d6:	f003 0307 	and.w	r3, r3, #7
 80064da:	2b05      	cmp	r3, #5
 80064dc:	d826      	bhi.n	800652c <UART_SetConfig+0x4c0>
 80064de:	a201      	add	r2, pc, #4	@ (adr r2, 80064e4 <UART_SetConfig+0x478>)
 80064e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80064e4:	080064fd 	.word	0x080064fd
 80064e8:	08006505 	.word	0x08006505
 80064ec:	0800650d 	.word	0x0800650d
 80064f0:	08006515 	.word	0x08006515
 80064f4:	0800651d 	.word	0x0800651d
 80064f8:	08006525 	.word	0x08006525
 80064fc:	2300      	movs	r3, #0
 80064fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006502:	e086      	b.n	8006612 <UART_SetConfig+0x5a6>
 8006504:	2304      	movs	r3, #4
 8006506:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800650a:	e082      	b.n	8006612 <UART_SetConfig+0x5a6>
 800650c:	2308      	movs	r3, #8
 800650e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006512:	e07e      	b.n	8006612 <UART_SetConfig+0x5a6>
 8006514:	2310      	movs	r3, #16
 8006516:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800651a:	e07a      	b.n	8006612 <UART_SetConfig+0x5a6>
 800651c:	2320      	movs	r3, #32
 800651e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006522:	e076      	b.n	8006612 <UART_SetConfig+0x5a6>
 8006524:	2340      	movs	r3, #64	@ 0x40
 8006526:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800652a:	e072      	b.n	8006612 <UART_SetConfig+0x5a6>
 800652c:	2380      	movs	r3, #128	@ 0x80
 800652e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006532:	e06e      	b.n	8006612 <UART_SetConfig+0x5a6>
 8006534:	697b      	ldr	r3, [r7, #20]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	4a75      	ldr	r2, [pc, #468]	@ (8006710 <UART_SetConfig+0x6a4>)
 800653a:	4293      	cmp	r3, r2
 800653c:	d130      	bne.n	80065a0 <UART_SetConfig+0x534>
 800653e:	4b72      	ldr	r3, [pc, #456]	@ (8006708 <UART_SetConfig+0x69c>)
 8006540:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006542:	f003 0307 	and.w	r3, r3, #7
 8006546:	2b05      	cmp	r3, #5
 8006548:	d826      	bhi.n	8006598 <UART_SetConfig+0x52c>
 800654a:	a201      	add	r2, pc, #4	@ (adr r2, 8006550 <UART_SetConfig+0x4e4>)
 800654c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006550:	08006569 	.word	0x08006569
 8006554:	08006571 	.word	0x08006571
 8006558:	08006579 	.word	0x08006579
 800655c:	08006581 	.word	0x08006581
 8006560:	08006589 	.word	0x08006589
 8006564:	08006591 	.word	0x08006591
 8006568:	2300      	movs	r3, #0
 800656a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800656e:	e050      	b.n	8006612 <UART_SetConfig+0x5a6>
 8006570:	2304      	movs	r3, #4
 8006572:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006576:	e04c      	b.n	8006612 <UART_SetConfig+0x5a6>
 8006578:	2308      	movs	r3, #8
 800657a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800657e:	e048      	b.n	8006612 <UART_SetConfig+0x5a6>
 8006580:	2310      	movs	r3, #16
 8006582:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006586:	e044      	b.n	8006612 <UART_SetConfig+0x5a6>
 8006588:	2320      	movs	r3, #32
 800658a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800658e:	e040      	b.n	8006612 <UART_SetConfig+0x5a6>
 8006590:	2340      	movs	r3, #64	@ 0x40
 8006592:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006596:	e03c      	b.n	8006612 <UART_SetConfig+0x5a6>
 8006598:	2380      	movs	r3, #128	@ 0x80
 800659a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800659e:	e038      	b.n	8006612 <UART_SetConfig+0x5a6>
 80065a0:	697b      	ldr	r3, [r7, #20]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	4a5b      	ldr	r2, [pc, #364]	@ (8006714 <UART_SetConfig+0x6a8>)
 80065a6:	4293      	cmp	r3, r2
 80065a8:	d130      	bne.n	800660c <UART_SetConfig+0x5a0>
 80065aa:	4b57      	ldr	r3, [pc, #348]	@ (8006708 <UART_SetConfig+0x69c>)
 80065ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80065ae:	f003 0307 	and.w	r3, r3, #7
 80065b2:	2b05      	cmp	r3, #5
 80065b4:	d826      	bhi.n	8006604 <UART_SetConfig+0x598>
 80065b6:	a201      	add	r2, pc, #4	@ (adr r2, 80065bc <UART_SetConfig+0x550>)
 80065b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80065bc:	080065d5 	.word	0x080065d5
 80065c0:	080065dd 	.word	0x080065dd
 80065c4:	080065e5 	.word	0x080065e5
 80065c8:	080065ed 	.word	0x080065ed
 80065cc:	080065f5 	.word	0x080065f5
 80065d0:	080065fd 	.word	0x080065fd
 80065d4:	2302      	movs	r3, #2
 80065d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80065da:	e01a      	b.n	8006612 <UART_SetConfig+0x5a6>
 80065dc:	2304      	movs	r3, #4
 80065de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80065e2:	e016      	b.n	8006612 <UART_SetConfig+0x5a6>
 80065e4:	2308      	movs	r3, #8
 80065e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80065ea:	e012      	b.n	8006612 <UART_SetConfig+0x5a6>
 80065ec:	2310      	movs	r3, #16
 80065ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80065f2:	e00e      	b.n	8006612 <UART_SetConfig+0x5a6>
 80065f4:	2320      	movs	r3, #32
 80065f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80065fa:	e00a      	b.n	8006612 <UART_SetConfig+0x5a6>
 80065fc:	2340      	movs	r3, #64	@ 0x40
 80065fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006602:	e006      	b.n	8006612 <UART_SetConfig+0x5a6>
 8006604:	2380      	movs	r3, #128	@ 0x80
 8006606:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800660a:	e002      	b.n	8006612 <UART_SetConfig+0x5a6>
 800660c:	2380      	movs	r3, #128	@ 0x80
 800660e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006612:	697b      	ldr	r3, [r7, #20]
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	4a3f      	ldr	r2, [pc, #252]	@ (8006714 <UART_SetConfig+0x6a8>)
 8006618:	4293      	cmp	r3, r2
 800661a:	f040 80f8 	bne.w	800680e <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800661e:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8006622:	2b20      	cmp	r3, #32
 8006624:	dc46      	bgt.n	80066b4 <UART_SetConfig+0x648>
 8006626:	2b02      	cmp	r3, #2
 8006628:	f2c0 8082 	blt.w	8006730 <UART_SetConfig+0x6c4>
 800662c:	3b02      	subs	r3, #2
 800662e:	2b1e      	cmp	r3, #30
 8006630:	d87e      	bhi.n	8006730 <UART_SetConfig+0x6c4>
 8006632:	a201      	add	r2, pc, #4	@ (adr r2, 8006638 <UART_SetConfig+0x5cc>)
 8006634:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006638:	080066bb 	.word	0x080066bb
 800663c:	08006731 	.word	0x08006731
 8006640:	080066c3 	.word	0x080066c3
 8006644:	08006731 	.word	0x08006731
 8006648:	08006731 	.word	0x08006731
 800664c:	08006731 	.word	0x08006731
 8006650:	080066d3 	.word	0x080066d3
 8006654:	08006731 	.word	0x08006731
 8006658:	08006731 	.word	0x08006731
 800665c:	08006731 	.word	0x08006731
 8006660:	08006731 	.word	0x08006731
 8006664:	08006731 	.word	0x08006731
 8006668:	08006731 	.word	0x08006731
 800666c:	08006731 	.word	0x08006731
 8006670:	080066e3 	.word	0x080066e3
 8006674:	08006731 	.word	0x08006731
 8006678:	08006731 	.word	0x08006731
 800667c:	08006731 	.word	0x08006731
 8006680:	08006731 	.word	0x08006731
 8006684:	08006731 	.word	0x08006731
 8006688:	08006731 	.word	0x08006731
 800668c:	08006731 	.word	0x08006731
 8006690:	08006731 	.word	0x08006731
 8006694:	08006731 	.word	0x08006731
 8006698:	08006731 	.word	0x08006731
 800669c:	08006731 	.word	0x08006731
 80066a0:	08006731 	.word	0x08006731
 80066a4:	08006731 	.word	0x08006731
 80066a8:	08006731 	.word	0x08006731
 80066ac:	08006731 	.word	0x08006731
 80066b0:	08006723 	.word	0x08006723
 80066b4:	2b40      	cmp	r3, #64	@ 0x40
 80066b6:	d037      	beq.n	8006728 <UART_SetConfig+0x6bc>
 80066b8:	e03a      	b.n	8006730 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 80066ba:	f7fe f8d7 	bl	800486c <HAL_RCCEx_GetD3PCLK1Freq>
 80066be:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80066c0:	e03c      	b.n	800673c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80066c2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80066c6:	4618      	mov	r0, r3
 80066c8:	f7fe f8e6 	bl	8004898 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80066cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80066ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80066d0:	e034      	b.n	800673c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80066d2:	f107 0318 	add.w	r3, r7, #24
 80066d6:	4618      	mov	r0, r3
 80066d8:	f7fe fa32 	bl	8004b40 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80066dc:	69fb      	ldr	r3, [r7, #28]
 80066de:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80066e0:	e02c      	b.n	800673c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80066e2:	4b09      	ldr	r3, [pc, #36]	@ (8006708 <UART_SetConfig+0x69c>)
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	f003 0320 	and.w	r3, r3, #32
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	d016      	beq.n	800671c <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80066ee:	4b06      	ldr	r3, [pc, #24]	@ (8006708 <UART_SetConfig+0x69c>)
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	08db      	lsrs	r3, r3, #3
 80066f4:	f003 0303 	and.w	r3, r3, #3
 80066f8:	4a07      	ldr	r2, [pc, #28]	@ (8006718 <UART_SetConfig+0x6ac>)
 80066fa:	fa22 f303 	lsr.w	r3, r2, r3
 80066fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8006700:	e01c      	b.n	800673c <UART_SetConfig+0x6d0>
 8006702:	bf00      	nop
 8006704:	40011400 	.word	0x40011400
 8006708:	58024400 	.word	0x58024400
 800670c:	40007800 	.word	0x40007800
 8006710:	40007c00 	.word	0x40007c00
 8006714:	58000c00 	.word	0x58000c00
 8006718:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 800671c:	4b9d      	ldr	r3, [pc, #628]	@ (8006994 <UART_SetConfig+0x928>)
 800671e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006720:	e00c      	b.n	800673c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8006722:	4b9d      	ldr	r3, [pc, #628]	@ (8006998 <UART_SetConfig+0x92c>)
 8006724:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006726:	e009      	b.n	800673c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006728:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800672c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800672e:	e005      	b.n	800673c <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 8006730:	2300      	movs	r3, #0
 8006732:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8006734:	2301      	movs	r3, #1
 8006736:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800673a:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800673c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800673e:	2b00      	cmp	r3, #0
 8006740:	f000 81de 	beq.w	8006b00 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8006744:	697b      	ldr	r3, [r7, #20]
 8006746:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006748:	4a94      	ldr	r2, [pc, #592]	@ (800699c <UART_SetConfig+0x930>)
 800674a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800674e:	461a      	mov	r2, r3
 8006750:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006752:	fbb3 f3f2 	udiv	r3, r3, r2
 8006756:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006758:	697b      	ldr	r3, [r7, #20]
 800675a:	685a      	ldr	r2, [r3, #4]
 800675c:	4613      	mov	r3, r2
 800675e:	005b      	lsls	r3, r3, #1
 8006760:	4413      	add	r3, r2
 8006762:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006764:	429a      	cmp	r2, r3
 8006766:	d305      	bcc.n	8006774 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8006768:	697b      	ldr	r3, [r7, #20]
 800676a:	685b      	ldr	r3, [r3, #4]
 800676c:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800676e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006770:	429a      	cmp	r2, r3
 8006772:	d903      	bls.n	800677c <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 8006774:	2301      	movs	r3, #1
 8006776:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800677a:	e1c1      	b.n	8006b00 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800677c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800677e:	2200      	movs	r2, #0
 8006780:	60bb      	str	r3, [r7, #8]
 8006782:	60fa      	str	r2, [r7, #12]
 8006784:	697b      	ldr	r3, [r7, #20]
 8006786:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006788:	4a84      	ldr	r2, [pc, #528]	@ (800699c <UART_SetConfig+0x930>)
 800678a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800678e:	b29b      	uxth	r3, r3
 8006790:	2200      	movs	r2, #0
 8006792:	603b      	str	r3, [r7, #0]
 8006794:	607a      	str	r2, [r7, #4]
 8006796:	e9d7 2300 	ldrd	r2, r3, [r7]
 800679a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800679e:	f7f9 fda3 	bl	80002e8 <__aeabi_uldivmod>
 80067a2:	4602      	mov	r2, r0
 80067a4:	460b      	mov	r3, r1
 80067a6:	4610      	mov	r0, r2
 80067a8:	4619      	mov	r1, r3
 80067aa:	f04f 0200 	mov.w	r2, #0
 80067ae:	f04f 0300 	mov.w	r3, #0
 80067b2:	020b      	lsls	r3, r1, #8
 80067b4:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80067b8:	0202      	lsls	r2, r0, #8
 80067ba:	6979      	ldr	r1, [r7, #20]
 80067bc:	6849      	ldr	r1, [r1, #4]
 80067be:	0849      	lsrs	r1, r1, #1
 80067c0:	2000      	movs	r0, #0
 80067c2:	460c      	mov	r4, r1
 80067c4:	4605      	mov	r5, r0
 80067c6:	eb12 0804 	adds.w	r8, r2, r4
 80067ca:	eb43 0905 	adc.w	r9, r3, r5
 80067ce:	697b      	ldr	r3, [r7, #20]
 80067d0:	685b      	ldr	r3, [r3, #4]
 80067d2:	2200      	movs	r2, #0
 80067d4:	469a      	mov	sl, r3
 80067d6:	4693      	mov	fp, r2
 80067d8:	4652      	mov	r2, sl
 80067da:	465b      	mov	r3, fp
 80067dc:	4640      	mov	r0, r8
 80067de:	4649      	mov	r1, r9
 80067e0:	f7f9 fd82 	bl	80002e8 <__aeabi_uldivmod>
 80067e4:	4602      	mov	r2, r0
 80067e6:	460b      	mov	r3, r1
 80067e8:	4613      	mov	r3, r2
 80067ea:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80067ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80067ee:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80067f2:	d308      	bcc.n	8006806 <UART_SetConfig+0x79a>
 80067f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80067f6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80067fa:	d204      	bcs.n	8006806 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 80067fc:	697b      	ldr	r3, [r7, #20]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006802:	60da      	str	r2, [r3, #12]
 8006804:	e17c      	b.n	8006b00 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 8006806:	2301      	movs	r3, #1
 8006808:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800680c:	e178      	b.n	8006b00 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800680e:	697b      	ldr	r3, [r7, #20]
 8006810:	69db      	ldr	r3, [r3, #28]
 8006812:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006816:	f040 80c5 	bne.w	80069a4 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 800681a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800681e:	2b20      	cmp	r3, #32
 8006820:	dc48      	bgt.n	80068b4 <UART_SetConfig+0x848>
 8006822:	2b00      	cmp	r3, #0
 8006824:	db7b      	blt.n	800691e <UART_SetConfig+0x8b2>
 8006826:	2b20      	cmp	r3, #32
 8006828:	d879      	bhi.n	800691e <UART_SetConfig+0x8b2>
 800682a:	a201      	add	r2, pc, #4	@ (adr r2, 8006830 <UART_SetConfig+0x7c4>)
 800682c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006830:	080068bb 	.word	0x080068bb
 8006834:	080068c3 	.word	0x080068c3
 8006838:	0800691f 	.word	0x0800691f
 800683c:	0800691f 	.word	0x0800691f
 8006840:	080068cb 	.word	0x080068cb
 8006844:	0800691f 	.word	0x0800691f
 8006848:	0800691f 	.word	0x0800691f
 800684c:	0800691f 	.word	0x0800691f
 8006850:	080068db 	.word	0x080068db
 8006854:	0800691f 	.word	0x0800691f
 8006858:	0800691f 	.word	0x0800691f
 800685c:	0800691f 	.word	0x0800691f
 8006860:	0800691f 	.word	0x0800691f
 8006864:	0800691f 	.word	0x0800691f
 8006868:	0800691f 	.word	0x0800691f
 800686c:	0800691f 	.word	0x0800691f
 8006870:	080068eb 	.word	0x080068eb
 8006874:	0800691f 	.word	0x0800691f
 8006878:	0800691f 	.word	0x0800691f
 800687c:	0800691f 	.word	0x0800691f
 8006880:	0800691f 	.word	0x0800691f
 8006884:	0800691f 	.word	0x0800691f
 8006888:	0800691f 	.word	0x0800691f
 800688c:	0800691f 	.word	0x0800691f
 8006890:	0800691f 	.word	0x0800691f
 8006894:	0800691f 	.word	0x0800691f
 8006898:	0800691f 	.word	0x0800691f
 800689c:	0800691f 	.word	0x0800691f
 80068a0:	0800691f 	.word	0x0800691f
 80068a4:	0800691f 	.word	0x0800691f
 80068a8:	0800691f 	.word	0x0800691f
 80068ac:	0800691f 	.word	0x0800691f
 80068b0:	08006911 	.word	0x08006911
 80068b4:	2b40      	cmp	r3, #64	@ 0x40
 80068b6:	d02e      	beq.n	8006916 <UART_SetConfig+0x8aa>
 80068b8:	e031      	b.n	800691e <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80068ba:	f7fc fda1 	bl	8003400 <HAL_RCC_GetPCLK1Freq>
 80068be:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80068c0:	e033      	b.n	800692a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80068c2:	f7fc fdb3 	bl	800342c <HAL_RCC_GetPCLK2Freq>
 80068c6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80068c8:	e02f      	b.n	800692a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80068ca:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80068ce:	4618      	mov	r0, r3
 80068d0:	f7fd ffe2 	bl	8004898 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80068d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80068d8:	e027      	b.n	800692a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80068da:	f107 0318 	add.w	r3, r7, #24
 80068de:	4618      	mov	r0, r3
 80068e0:	f7fe f92e 	bl	8004b40 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80068e4:	69fb      	ldr	r3, [r7, #28]
 80068e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80068e8:	e01f      	b.n	800692a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80068ea:	4b2d      	ldr	r3, [pc, #180]	@ (80069a0 <UART_SetConfig+0x934>)
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	f003 0320 	and.w	r3, r3, #32
 80068f2:	2b00      	cmp	r3, #0
 80068f4:	d009      	beq.n	800690a <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80068f6:	4b2a      	ldr	r3, [pc, #168]	@ (80069a0 <UART_SetConfig+0x934>)
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	08db      	lsrs	r3, r3, #3
 80068fc:	f003 0303 	and.w	r3, r3, #3
 8006900:	4a24      	ldr	r2, [pc, #144]	@ (8006994 <UART_SetConfig+0x928>)
 8006902:	fa22 f303 	lsr.w	r3, r2, r3
 8006906:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8006908:	e00f      	b.n	800692a <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800690a:	4b22      	ldr	r3, [pc, #136]	@ (8006994 <UART_SetConfig+0x928>)
 800690c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800690e:	e00c      	b.n	800692a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8006910:	4b21      	ldr	r3, [pc, #132]	@ (8006998 <UART_SetConfig+0x92c>)
 8006912:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006914:	e009      	b.n	800692a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006916:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800691a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800691c:	e005      	b.n	800692a <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800691e:	2300      	movs	r3, #0
 8006920:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8006922:	2301      	movs	r3, #1
 8006924:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8006928:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800692a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800692c:	2b00      	cmp	r3, #0
 800692e:	f000 80e7 	beq.w	8006b00 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006932:	697b      	ldr	r3, [r7, #20]
 8006934:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006936:	4a19      	ldr	r2, [pc, #100]	@ (800699c <UART_SetConfig+0x930>)
 8006938:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800693c:	461a      	mov	r2, r3
 800693e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006940:	fbb3 f3f2 	udiv	r3, r3, r2
 8006944:	005a      	lsls	r2, r3, #1
 8006946:	697b      	ldr	r3, [r7, #20]
 8006948:	685b      	ldr	r3, [r3, #4]
 800694a:	085b      	lsrs	r3, r3, #1
 800694c:	441a      	add	r2, r3
 800694e:	697b      	ldr	r3, [r7, #20]
 8006950:	685b      	ldr	r3, [r3, #4]
 8006952:	fbb2 f3f3 	udiv	r3, r2, r3
 8006956:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006958:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800695a:	2b0f      	cmp	r3, #15
 800695c:	d916      	bls.n	800698c <UART_SetConfig+0x920>
 800695e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006960:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006964:	d212      	bcs.n	800698c <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006966:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006968:	b29b      	uxth	r3, r3
 800696a:	f023 030f 	bic.w	r3, r3, #15
 800696e:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006970:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006972:	085b      	lsrs	r3, r3, #1
 8006974:	b29b      	uxth	r3, r3
 8006976:	f003 0307 	and.w	r3, r3, #7
 800697a:	b29a      	uxth	r2, r3
 800697c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800697e:	4313      	orrs	r3, r2
 8006980:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 8006982:	697b      	ldr	r3, [r7, #20]
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8006988:	60da      	str	r2, [r3, #12]
 800698a:	e0b9      	b.n	8006b00 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800698c:	2301      	movs	r3, #1
 800698e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8006992:	e0b5      	b.n	8006b00 <UART_SetConfig+0xa94>
 8006994:	03d09000 	.word	0x03d09000
 8006998:	003d0900 	.word	0x003d0900
 800699c:	08008004 	.word	0x08008004
 80069a0:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 80069a4:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80069a8:	2b20      	cmp	r3, #32
 80069aa:	dc49      	bgt.n	8006a40 <UART_SetConfig+0x9d4>
 80069ac:	2b00      	cmp	r3, #0
 80069ae:	db7c      	blt.n	8006aaa <UART_SetConfig+0xa3e>
 80069b0:	2b20      	cmp	r3, #32
 80069b2:	d87a      	bhi.n	8006aaa <UART_SetConfig+0xa3e>
 80069b4:	a201      	add	r2, pc, #4	@ (adr r2, 80069bc <UART_SetConfig+0x950>)
 80069b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80069ba:	bf00      	nop
 80069bc:	08006a47 	.word	0x08006a47
 80069c0:	08006a4f 	.word	0x08006a4f
 80069c4:	08006aab 	.word	0x08006aab
 80069c8:	08006aab 	.word	0x08006aab
 80069cc:	08006a57 	.word	0x08006a57
 80069d0:	08006aab 	.word	0x08006aab
 80069d4:	08006aab 	.word	0x08006aab
 80069d8:	08006aab 	.word	0x08006aab
 80069dc:	08006a67 	.word	0x08006a67
 80069e0:	08006aab 	.word	0x08006aab
 80069e4:	08006aab 	.word	0x08006aab
 80069e8:	08006aab 	.word	0x08006aab
 80069ec:	08006aab 	.word	0x08006aab
 80069f0:	08006aab 	.word	0x08006aab
 80069f4:	08006aab 	.word	0x08006aab
 80069f8:	08006aab 	.word	0x08006aab
 80069fc:	08006a77 	.word	0x08006a77
 8006a00:	08006aab 	.word	0x08006aab
 8006a04:	08006aab 	.word	0x08006aab
 8006a08:	08006aab 	.word	0x08006aab
 8006a0c:	08006aab 	.word	0x08006aab
 8006a10:	08006aab 	.word	0x08006aab
 8006a14:	08006aab 	.word	0x08006aab
 8006a18:	08006aab 	.word	0x08006aab
 8006a1c:	08006aab 	.word	0x08006aab
 8006a20:	08006aab 	.word	0x08006aab
 8006a24:	08006aab 	.word	0x08006aab
 8006a28:	08006aab 	.word	0x08006aab
 8006a2c:	08006aab 	.word	0x08006aab
 8006a30:	08006aab 	.word	0x08006aab
 8006a34:	08006aab 	.word	0x08006aab
 8006a38:	08006aab 	.word	0x08006aab
 8006a3c:	08006a9d 	.word	0x08006a9d
 8006a40:	2b40      	cmp	r3, #64	@ 0x40
 8006a42:	d02e      	beq.n	8006aa2 <UART_SetConfig+0xa36>
 8006a44:	e031      	b.n	8006aaa <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006a46:	f7fc fcdb 	bl	8003400 <HAL_RCC_GetPCLK1Freq>
 8006a4a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8006a4c:	e033      	b.n	8006ab6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006a4e:	f7fc fced 	bl	800342c <HAL_RCC_GetPCLK2Freq>
 8006a52:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8006a54:	e02f      	b.n	8006ab6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006a56:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006a5a:	4618      	mov	r0, r3
 8006a5c:	f7fd ff1c 	bl	8004898 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8006a60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a62:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006a64:	e027      	b.n	8006ab6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006a66:	f107 0318 	add.w	r3, r7, #24
 8006a6a:	4618      	mov	r0, r3
 8006a6c:	f7fe f868 	bl	8004b40 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8006a70:	69fb      	ldr	r3, [r7, #28]
 8006a72:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006a74:	e01f      	b.n	8006ab6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006a76:	4b2d      	ldr	r3, [pc, #180]	@ (8006b2c <UART_SetConfig+0xac0>)
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	f003 0320 	and.w	r3, r3, #32
 8006a7e:	2b00      	cmp	r3, #0
 8006a80:	d009      	beq.n	8006a96 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8006a82:	4b2a      	ldr	r3, [pc, #168]	@ (8006b2c <UART_SetConfig+0xac0>)
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	08db      	lsrs	r3, r3, #3
 8006a88:	f003 0303 	and.w	r3, r3, #3
 8006a8c:	4a28      	ldr	r2, [pc, #160]	@ (8006b30 <UART_SetConfig+0xac4>)
 8006a8e:	fa22 f303 	lsr.w	r3, r2, r3
 8006a92:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8006a94:	e00f      	b.n	8006ab6 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 8006a96:	4b26      	ldr	r3, [pc, #152]	@ (8006b30 <UART_SetConfig+0xac4>)
 8006a98:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006a9a:	e00c      	b.n	8006ab6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8006a9c:	4b25      	ldr	r3, [pc, #148]	@ (8006b34 <UART_SetConfig+0xac8>)
 8006a9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006aa0:	e009      	b.n	8006ab6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006aa2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006aa6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006aa8:	e005      	b.n	8006ab6 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 8006aaa:	2300      	movs	r3, #0
 8006aac:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8006aae:	2301      	movs	r3, #1
 8006ab0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8006ab4:	bf00      	nop
    }

    if (pclk != 0U)
 8006ab6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006ab8:	2b00      	cmp	r3, #0
 8006aba:	d021      	beq.n	8006b00 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006abc:	697b      	ldr	r3, [r7, #20]
 8006abe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ac0:	4a1d      	ldr	r2, [pc, #116]	@ (8006b38 <UART_SetConfig+0xacc>)
 8006ac2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006ac6:	461a      	mov	r2, r3
 8006ac8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006aca:	fbb3 f2f2 	udiv	r2, r3, r2
 8006ace:	697b      	ldr	r3, [r7, #20]
 8006ad0:	685b      	ldr	r3, [r3, #4]
 8006ad2:	085b      	lsrs	r3, r3, #1
 8006ad4:	441a      	add	r2, r3
 8006ad6:	697b      	ldr	r3, [r7, #20]
 8006ad8:	685b      	ldr	r3, [r3, #4]
 8006ada:	fbb2 f3f3 	udiv	r3, r2, r3
 8006ade:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006ae0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ae2:	2b0f      	cmp	r3, #15
 8006ae4:	d909      	bls.n	8006afa <UART_SetConfig+0xa8e>
 8006ae6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ae8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006aec:	d205      	bcs.n	8006afa <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006aee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006af0:	b29a      	uxth	r2, r3
 8006af2:	697b      	ldr	r3, [r7, #20]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	60da      	str	r2, [r3, #12]
 8006af8:	e002      	b.n	8006b00 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8006afa:	2301      	movs	r3, #1
 8006afc:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8006b00:	697b      	ldr	r3, [r7, #20]
 8006b02:	2201      	movs	r2, #1
 8006b04:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8006b08:	697b      	ldr	r3, [r7, #20]
 8006b0a:	2201      	movs	r2, #1
 8006b0c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006b10:	697b      	ldr	r3, [r7, #20]
 8006b12:	2200      	movs	r2, #0
 8006b14:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8006b16:	697b      	ldr	r3, [r7, #20]
 8006b18:	2200      	movs	r2, #0
 8006b1a:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8006b1c:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8006b20:	4618      	mov	r0, r3
 8006b22:	3748      	adds	r7, #72	@ 0x48
 8006b24:	46bd      	mov	sp, r7
 8006b26:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006b2a:	bf00      	nop
 8006b2c:	58024400 	.word	0x58024400
 8006b30:	03d09000 	.word	0x03d09000
 8006b34:	003d0900 	.word	0x003d0900
 8006b38:	08008004 	.word	0x08008004

08006b3c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006b3c:	b480      	push	{r7}
 8006b3e:	b083      	sub	sp, #12
 8006b40:	af00      	add	r7, sp, #0
 8006b42:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b48:	f003 0308 	and.w	r3, r3, #8
 8006b4c:	2b00      	cmp	r3, #0
 8006b4e:	d00a      	beq.n	8006b66 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	685b      	ldr	r3, [r3, #4]
 8006b56:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	430a      	orrs	r2, r1
 8006b64:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b6a:	f003 0301 	and.w	r3, r3, #1
 8006b6e:	2b00      	cmp	r3, #0
 8006b70:	d00a      	beq.n	8006b88 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	685b      	ldr	r3, [r3, #4]
 8006b78:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	430a      	orrs	r2, r1
 8006b86:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b8c:	f003 0302 	and.w	r3, r3, #2
 8006b90:	2b00      	cmp	r3, #0
 8006b92:	d00a      	beq.n	8006baa <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	685b      	ldr	r3, [r3, #4]
 8006b9a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	430a      	orrs	r2, r1
 8006ba8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006bae:	f003 0304 	and.w	r3, r3, #4
 8006bb2:	2b00      	cmp	r3, #0
 8006bb4:	d00a      	beq.n	8006bcc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	685b      	ldr	r3, [r3, #4]
 8006bbc:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	430a      	orrs	r2, r1
 8006bca:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006bd0:	f003 0310 	and.w	r3, r3, #16
 8006bd4:	2b00      	cmp	r3, #0
 8006bd6:	d00a      	beq.n	8006bee <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	689b      	ldr	r3, [r3, #8]
 8006bde:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	430a      	orrs	r2, r1
 8006bec:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006bf2:	f003 0320 	and.w	r3, r3, #32
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	d00a      	beq.n	8006c10 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	689b      	ldr	r3, [r3, #8]
 8006c00:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	430a      	orrs	r2, r1
 8006c0e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c14:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006c18:	2b00      	cmp	r3, #0
 8006c1a:	d01a      	beq.n	8006c52 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	685b      	ldr	r3, [r3, #4]
 8006c22:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	430a      	orrs	r2, r1
 8006c30:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006c36:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006c3a:	d10a      	bne.n	8006c52 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	681b      	ldr	r3, [r3, #0]
 8006c40:	685b      	ldr	r3, [r3, #4]
 8006c42:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	430a      	orrs	r2, r1
 8006c50:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c56:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006c5a:	2b00      	cmp	r3, #0
 8006c5c:	d00a      	beq.n	8006c74 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	685b      	ldr	r3, [r3, #4]
 8006c64:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	430a      	orrs	r2, r1
 8006c72:	605a      	str	r2, [r3, #4]
  }
}
 8006c74:	bf00      	nop
 8006c76:	370c      	adds	r7, #12
 8006c78:	46bd      	mov	sp, r7
 8006c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c7e:	4770      	bx	lr

08006c80 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006c80:	b580      	push	{r7, lr}
 8006c82:	b098      	sub	sp, #96	@ 0x60
 8006c84:	af02      	add	r7, sp, #8
 8006c86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	2200      	movs	r2, #0
 8006c8c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006c90:	f7fa faf4 	bl	800127c <HAL_GetTick>
 8006c94:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	f003 0308 	and.w	r3, r3, #8
 8006ca0:	2b08      	cmp	r3, #8
 8006ca2:	d12f      	bne.n	8006d04 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006ca4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006ca8:	9300      	str	r3, [sp, #0]
 8006caa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006cac:	2200      	movs	r2, #0
 8006cae:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8006cb2:	6878      	ldr	r0, [r7, #4]
 8006cb4:	f000 f88e 	bl	8006dd4 <UART_WaitOnFlagUntilTimeout>
 8006cb8:	4603      	mov	r3, r0
 8006cba:	2b00      	cmp	r3, #0
 8006cbc:	d022      	beq.n	8006d04 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cc4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006cc6:	e853 3f00 	ldrex	r3, [r3]
 8006cca:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006ccc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006cce:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006cd2:	653b      	str	r3, [r7, #80]	@ 0x50
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	461a      	mov	r2, r3
 8006cda:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006cdc:	647b      	str	r3, [r7, #68]	@ 0x44
 8006cde:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ce0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006ce2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006ce4:	e841 2300 	strex	r3, r2, [r1]
 8006ce8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006cea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006cec:	2b00      	cmp	r3, #0
 8006cee:	d1e6      	bne.n	8006cbe <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	2220      	movs	r2, #32
 8006cf4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	2200      	movs	r2, #0
 8006cfc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006d00:	2303      	movs	r3, #3
 8006d02:	e063      	b.n	8006dcc <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	f003 0304 	and.w	r3, r3, #4
 8006d0e:	2b04      	cmp	r3, #4
 8006d10:	d149      	bne.n	8006da6 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006d12:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006d16:	9300      	str	r3, [sp, #0]
 8006d18:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006d1a:	2200      	movs	r2, #0
 8006d1c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8006d20:	6878      	ldr	r0, [r7, #4]
 8006d22:	f000 f857 	bl	8006dd4 <UART_WaitOnFlagUntilTimeout>
 8006d26:	4603      	mov	r3, r0
 8006d28:	2b00      	cmp	r3, #0
 8006d2a:	d03c      	beq.n	8006da6 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d34:	e853 3f00 	ldrex	r3, [r3]
 8006d38:	623b      	str	r3, [r7, #32]
   return(result);
 8006d3a:	6a3b      	ldr	r3, [r7, #32]
 8006d3c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006d40:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	461a      	mov	r2, r3
 8006d48:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006d4a:	633b      	str	r3, [r7, #48]	@ 0x30
 8006d4c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d4e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006d50:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006d52:	e841 2300 	strex	r3, r2, [r1]
 8006d56:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006d58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d5a:	2b00      	cmp	r3, #0
 8006d5c:	d1e6      	bne.n	8006d2c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	3308      	adds	r3, #8
 8006d64:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d66:	693b      	ldr	r3, [r7, #16]
 8006d68:	e853 3f00 	ldrex	r3, [r3]
 8006d6c:	60fb      	str	r3, [r7, #12]
   return(result);
 8006d6e:	68fb      	ldr	r3, [r7, #12]
 8006d70:	f023 0301 	bic.w	r3, r3, #1
 8006d74:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	3308      	adds	r3, #8
 8006d7c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006d7e:	61fa      	str	r2, [r7, #28]
 8006d80:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d82:	69b9      	ldr	r1, [r7, #24]
 8006d84:	69fa      	ldr	r2, [r7, #28]
 8006d86:	e841 2300 	strex	r3, r2, [r1]
 8006d8a:	617b      	str	r3, [r7, #20]
   return(result);
 8006d8c:	697b      	ldr	r3, [r7, #20]
 8006d8e:	2b00      	cmp	r3, #0
 8006d90:	d1e5      	bne.n	8006d5e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	2220      	movs	r2, #32
 8006d96:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	2200      	movs	r2, #0
 8006d9e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006da2:	2303      	movs	r3, #3
 8006da4:	e012      	b.n	8006dcc <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	2220      	movs	r2, #32
 8006daa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	2220      	movs	r2, #32
 8006db2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	2200      	movs	r2, #0
 8006dba:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	2200      	movs	r2, #0
 8006dc0:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	2200      	movs	r2, #0
 8006dc6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006dca:	2300      	movs	r3, #0
}
 8006dcc:	4618      	mov	r0, r3
 8006dce:	3758      	adds	r7, #88	@ 0x58
 8006dd0:	46bd      	mov	sp, r7
 8006dd2:	bd80      	pop	{r7, pc}

08006dd4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006dd4:	b580      	push	{r7, lr}
 8006dd6:	b084      	sub	sp, #16
 8006dd8:	af00      	add	r7, sp, #0
 8006dda:	60f8      	str	r0, [r7, #12]
 8006ddc:	60b9      	str	r1, [r7, #8]
 8006dde:	603b      	str	r3, [r7, #0]
 8006de0:	4613      	mov	r3, r2
 8006de2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006de4:	e04f      	b.n	8006e86 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006de6:	69bb      	ldr	r3, [r7, #24]
 8006de8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006dec:	d04b      	beq.n	8006e86 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006dee:	f7fa fa45 	bl	800127c <HAL_GetTick>
 8006df2:	4602      	mov	r2, r0
 8006df4:	683b      	ldr	r3, [r7, #0]
 8006df6:	1ad3      	subs	r3, r2, r3
 8006df8:	69ba      	ldr	r2, [r7, #24]
 8006dfa:	429a      	cmp	r2, r3
 8006dfc:	d302      	bcc.n	8006e04 <UART_WaitOnFlagUntilTimeout+0x30>
 8006dfe:	69bb      	ldr	r3, [r7, #24]
 8006e00:	2b00      	cmp	r3, #0
 8006e02:	d101      	bne.n	8006e08 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006e04:	2303      	movs	r3, #3
 8006e06:	e04e      	b.n	8006ea6 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006e08:	68fb      	ldr	r3, [r7, #12]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	f003 0304 	and.w	r3, r3, #4
 8006e12:	2b00      	cmp	r3, #0
 8006e14:	d037      	beq.n	8006e86 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006e16:	68bb      	ldr	r3, [r7, #8]
 8006e18:	2b80      	cmp	r3, #128	@ 0x80
 8006e1a:	d034      	beq.n	8006e86 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006e1c:	68bb      	ldr	r3, [r7, #8]
 8006e1e:	2b40      	cmp	r3, #64	@ 0x40
 8006e20:	d031      	beq.n	8006e86 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006e22:	68fb      	ldr	r3, [r7, #12]
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	69db      	ldr	r3, [r3, #28]
 8006e28:	f003 0308 	and.w	r3, r3, #8
 8006e2c:	2b08      	cmp	r3, #8
 8006e2e:	d110      	bne.n	8006e52 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	2208      	movs	r2, #8
 8006e36:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006e38:	68f8      	ldr	r0, [r7, #12]
 8006e3a:	f000 f95b 	bl	80070f4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006e3e:	68fb      	ldr	r3, [r7, #12]
 8006e40:	2208      	movs	r2, #8
 8006e42:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	2200      	movs	r2, #0
 8006e4a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8006e4e:	2301      	movs	r3, #1
 8006e50:	e029      	b.n	8006ea6 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006e52:	68fb      	ldr	r3, [r7, #12]
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	69db      	ldr	r3, [r3, #28]
 8006e58:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006e5c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006e60:	d111      	bne.n	8006e86 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006e62:	68fb      	ldr	r3, [r7, #12]
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006e6a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006e6c:	68f8      	ldr	r0, [r7, #12]
 8006e6e:	f000 f941 	bl	80070f4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006e72:	68fb      	ldr	r3, [r7, #12]
 8006e74:	2220      	movs	r2, #32
 8006e76:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006e7a:	68fb      	ldr	r3, [r7, #12]
 8006e7c:	2200      	movs	r2, #0
 8006e7e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8006e82:	2303      	movs	r3, #3
 8006e84:	e00f      	b.n	8006ea6 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006e86:	68fb      	ldr	r3, [r7, #12]
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	69da      	ldr	r2, [r3, #28]
 8006e8c:	68bb      	ldr	r3, [r7, #8]
 8006e8e:	4013      	ands	r3, r2
 8006e90:	68ba      	ldr	r2, [r7, #8]
 8006e92:	429a      	cmp	r2, r3
 8006e94:	bf0c      	ite	eq
 8006e96:	2301      	moveq	r3, #1
 8006e98:	2300      	movne	r3, #0
 8006e9a:	b2db      	uxtb	r3, r3
 8006e9c:	461a      	mov	r2, r3
 8006e9e:	79fb      	ldrb	r3, [r7, #7]
 8006ea0:	429a      	cmp	r2, r3
 8006ea2:	d0a0      	beq.n	8006de6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006ea4:	2300      	movs	r3, #0
}
 8006ea6:	4618      	mov	r0, r3
 8006ea8:	3710      	adds	r7, #16
 8006eaa:	46bd      	mov	sp, r7
 8006eac:	bd80      	pop	{r7, pc}
	...

08006eb0 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006eb0:	b480      	push	{r7}
 8006eb2:	b0a3      	sub	sp, #140	@ 0x8c
 8006eb4:	af00      	add	r7, sp, #0
 8006eb6:	60f8      	str	r0, [r7, #12]
 8006eb8:	60b9      	str	r1, [r7, #8]
 8006eba:	4613      	mov	r3, r2
 8006ebc:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8006ebe:	68fb      	ldr	r3, [r7, #12]
 8006ec0:	68ba      	ldr	r2, [r7, #8]
 8006ec2:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 8006ec4:	68fb      	ldr	r3, [r7, #12]
 8006ec6:	88fa      	ldrh	r2, [r7, #6]
 8006ec8:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	88fa      	ldrh	r2, [r7, #6]
 8006ed0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 8006ed4:	68fb      	ldr	r3, [r7, #12]
 8006ed6:	2200      	movs	r2, #0
 8006ed8:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8006eda:	68fb      	ldr	r3, [r7, #12]
 8006edc:	689b      	ldr	r3, [r3, #8]
 8006ede:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006ee2:	d10e      	bne.n	8006f02 <UART_Start_Receive_IT+0x52>
 8006ee4:	68fb      	ldr	r3, [r7, #12]
 8006ee6:	691b      	ldr	r3, [r3, #16]
 8006ee8:	2b00      	cmp	r3, #0
 8006eea:	d105      	bne.n	8006ef8 <UART_Start_Receive_IT+0x48>
 8006eec:	68fb      	ldr	r3, [r7, #12]
 8006eee:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8006ef2:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8006ef6:	e02d      	b.n	8006f54 <UART_Start_Receive_IT+0xa4>
 8006ef8:	68fb      	ldr	r3, [r7, #12]
 8006efa:	22ff      	movs	r2, #255	@ 0xff
 8006efc:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8006f00:	e028      	b.n	8006f54 <UART_Start_Receive_IT+0xa4>
 8006f02:	68fb      	ldr	r3, [r7, #12]
 8006f04:	689b      	ldr	r3, [r3, #8]
 8006f06:	2b00      	cmp	r3, #0
 8006f08:	d10d      	bne.n	8006f26 <UART_Start_Receive_IT+0x76>
 8006f0a:	68fb      	ldr	r3, [r7, #12]
 8006f0c:	691b      	ldr	r3, [r3, #16]
 8006f0e:	2b00      	cmp	r3, #0
 8006f10:	d104      	bne.n	8006f1c <UART_Start_Receive_IT+0x6c>
 8006f12:	68fb      	ldr	r3, [r7, #12]
 8006f14:	22ff      	movs	r2, #255	@ 0xff
 8006f16:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8006f1a:	e01b      	b.n	8006f54 <UART_Start_Receive_IT+0xa4>
 8006f1c:	68fb      	ldr	r3, [r7, #12]
 8006f1e:	227f      	movs	r2, #127	@ 0x7f
 8006f20:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8006f24:	e016      	b.n	8006f54 <UART_Start_Receive_IT+0xa4>
 8006f26:	68fb      	ldr	r3, [r7, #12]
 8006f28:	689b      	ldr	r3, [r3, #8]
 8006f2a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006f2e:	d10d      	bne.n	8006f4c <UART_Start_Receive_IT+0x9c>
 8006f30:	68fb      	ldr	r3, [r7, #12]
 8006f32:	691b      	ldr	r3, [r3, #16]
 8006f34:	2b00      	cmp	r3, #0
 8006f36:	d104      	bne.n	8006f42 <UART_Start_Receive_IT+0x92>
 8006f38:	68fb      	ldr	r3, [r7, #12]
 8006f3a:	227f      	movs	r2, #127	@ 0x7f
 8006f3c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8006f40:	e008      	b.n	8006f54 <UART_Start_Receive_IT+0xa4>
 8006f42:	68fb      	ldr	r3, [r7, #12]
 8006f44:	223f      	movs	r2, #63	@ 0x3f
 8006f46:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8006f4a:	e003      	b.n	8006f54 <UART_Start_Receive_IT+0xa4>
 8006f4c:	68fb      	ldr	r3, [r7, #12]
 8006f4e:	2200      	movs	r2, #0
 8006f50:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006f54:	68fb      	ldr	r3, [r7, #12]
 8006f56:	2200      	movs	r2, #0
 8006f58:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006f5c:	68fb      	ldr	r3, [r7, #12]
 8006f5e:	2222      	movs	r2, #34	@ 0x22
 8006f60:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006f64:	68fb      	ldr	r3, [r7, #12]
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	3308      	adds	r3, #8
 8006f6a:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f6c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006f6e:	e853 3f00 	ldrex	r3, [r3]
 8006f72:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8006f74:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006f76:	f043 0301 	orr.w	r3, r3, #1
 8006f7a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006f7e:	68fb      	ldr	r3, [r7, #12]
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	3308      	adds	r3, #8
 8006f84:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8006f88:	673a      	str	r2, [r7, #112]	@ 0x70
 8006f8a:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f8c:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8006f8e:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8006f90:	e841 2300 	strex	r3, r2, [r1]
 8006f94:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 8006f96:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006f98:	2b00      	cmp	r3, #0
 8006f9a:	d1e3      	bne.n	8006f64 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8006f9c:	68fb      	ldr	r3, [r7, #12]
 8006f9e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006fa0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006fa4:	d14f      	bne.n	8007046 <UART_Start_Receive_IT+0x196>
 8006fa6:	68fb      	ldr	r3, [r7, #12]
 8006fa8:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8006fac:	88fa      	ldrh	r2, [r7, #6]
 8006fae:	429a      	cmp	r2, r3
 8006fb0:	d349      	bcc.n	8007046 <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006fb2:	68fb      	ldr	r3, [r7, #12]
 8006fb4:	689b      	ldr	r3, [r3, #8]
 8006fb6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006fba:	d107      	bne.n	8006fcc <UART_Start_Receive_IT+0x11c>
 8006fbc:	68fb      	ldr	r3, [r7, #12]
 8006fbe:	691b      	ldr	r3, [r3, #16]
 8006fc0:	2b00      	cmp	r3, #0
 8006fc2:	d103      	bne.n	8006fcc <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8006fc4:	68fb      	ldr	r3, [r7, #12]
 8006fc6:	4a47      	ldr	r2, [pc, #284]	@ (80070e4 <UART_Start_Receive_IT+0x234>)
 8006fc8:	675a      	str	r2, [r3, #116]	@ 0x74
 8006fca:	e002      	b.n	8006fd2 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8006fcc:	68fb      	ldr	r3, [r7, #12]
 8006fce:	4a46      	ldr	r2, [pc, #280]	@ (80070e8 <UART_Start_Receive_IT+0x238>)
 8006fd0:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8006fd2:	68fb      	ldr	r3, [r7, #12]
 8006fd4:	691b      	ldr	r3, [r3, #16]
 8006fd6:	2b00      	cmp	r3, #0
 8006fd8:	d01a      	beq.n	8007010 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006fda:	68fb      	ldr	r3, [r7, #12]
 8006fdc:	681b      	ldr	r3, [r3, #0]
 8006fde:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006fe0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006fe2:	e853 3f00 	ldrex	r3, [r3]
 8006fe6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8006fe8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006fea:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006fee:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006ff2:	68fb      	ldr	r3, [r7, #12]
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	461a      	mov	r2, r3
 8006ff8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8006ffc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006ffe:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007000:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8007002:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8007004:	e841 2300 	strex	r3, r2, [r1]
 8007008:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 800700a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800700c:	2b00      	cmp	r3, #0
 800700e:	d1e4      	bne.n	8006fda <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8007010:	68fb      	ldr	r3, [r7, #12]
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	3308      	adds	r3, #8
 8007016:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007018:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800701a:	e853 3f00 	ldrex	r3, [r3]
 800701e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007020:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007022:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007026:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007028:	68fb      	ldr	r3, [r7, #12]
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	3308      	adds	r3, #8
 800702e:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8007030:	64ba      	str	r2, [r7, #72]	@ 0x48
 8007032:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007034:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8007036:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007038:	e841 2300 	strex	r3, r2, [r1]
 800703c:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800703e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007040:	2b00      	cmp	r3, #0
 8007042:	d1e5      	bne.n	8007010 <UART_Start_Receive_IT+0x160>
 8007044:	e046      	b.n	80070d4 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007046:	68fb      	ldr	r3, [r7, #12]
 8007048:	689b      	ldr	r3, [r3, #8]
 800704a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800704e:	d107      	bne.n	8007060 <UART_Start_Receive_IT+0x1b0>
 8007050:	68fb      	ldr	r3, [r7, #12]
 8007052:	691b      	ldr	r3, [r3, #16]
 8007054:	2b00      	cmp	r3, #0
 8007056:	d103      	bne.n	8007060 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8007058:	68fb      	ldr	r3, [r7, #12]
 800705a:	4a24      	ldr	r2, [pc, #144]	@ (80070ec <UART_Start_Receive_IT+0x23c>)
 800705c:	675a      	str	r2, [r3, #116]	@ 0x74
 800705e:	e002      	b.n	8007066 <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8007060:	68fb      	ldr	r3, [r7, #12]
 8007062:	4a23      	ldr	r2, [pc, #140]	@ (80070f0 <UART_Start_Receive_IT+0x240>)
 8007064:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8007066:	68fb      	ldr	r3, [r7, #12]
 8007068:	691b      	ldr	r3, [r3, #16]
 800706a:	2b00      	cmp	r3, #0
 800706c:	d019      	beq.n	80070a2 <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800706e:	68fb      	ldr	r3, [r7, #12]
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007074:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007076:	e853 3f00 	ldrex	r3, [r3]
 800707a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800707c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800707e:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8007082:	677b      	str	r3, [r7, #116]	@ 0x74
 8007084:	68fb      	ldr	r3, [r7, #12]
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	461a      	mov	r2, r3
 800708a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800708c:	637b      	str	r3, [r7, #52]	@ 0x34
 800708e:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007090:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8007092:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007094:	e841 2300 	strex	r3, r2, [r1]
 8007098:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800709a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800709c:	2b00      	cmp	r3, #0
 800709e:	d1e6      	bne.n	800706e <UART_Start_Receive_IT+0x1be>
 80070a0:	e018      	b.n	80070d4 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80070a2:	68fb      	ldr	r3, [r7, #12]
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070a8:	697b      	ldr	r3, [r7, #20]
 80070aa:	e853 3f00 	ldrex	r3, [r3]
 80070ae:	613b      	str	r3, [r7, #16]
   return(result);
 80070b0:	693b      	ldr	r3, [r7, #16]
 80070b2:	f043 0320 	orr.w	r3, r3, #32
 80070b6:	67bb      	str	r3, [r7, #120]	@ 0x78
 80070b8:	68fb      	ldr	r3, [r7, #12]
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	461a      	mov	r2, r3
 80070be:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80070c0:	623b      	str	r3, [r7, #32]
 80070c2:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070c4:	69f9      	ldr	r1, [r7, #28]
 80070c6:	6a3a      	ldr	r2, [r7, #32]
 80070c8:	e841 2300 	strex	r3, r2, [r1]
 80070cc:	61bb      	str	r3, [r7, #24]
   return(result);
 80070ce:	69bb      	ldr	r3, [r7, #24]
 80070d0:	2b00      	cmp	r3, #0
 80070d2:	d1e6      	bne.n	80070a2 <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 80070d4:	2300      	movs	r3, #0
}
 80070d6:	4618      	mov	r0, r3
 80070d8:	378c      	adds	r7, #140	@ 0x8c
 80070da:	46bd      	mov	sp, r7
 80070dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070e0:	4770      	bx	lr
 80070e2:	bf00      	nop
 80070e4:	08007911 	.word	0x08007911
 80070e8:	080075ad 	.word	0x080075ad
 80070ec:	080073f5 	.word	0x080073f5
 80070f0:	0800723d 	.word	0x0800723d

080070f4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80070f4:	b480      	push	{r7}
 80070f6:	b095      	sub	sp, #84	@ 0x54
 80070f8:	af00      	add	r7, sp, #0
 80070fa:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007102:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007104:	e853 3f00 	ldrex	r3, [r3]
 8007108:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800710a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800710c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007110:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	461a      	mov	r2, r3
 8007118:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800711a:	643b      	str	r3, [r7, #64]	@ 0x40
 800711c:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800711e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007120:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007122:	e841 2300 	strex	r3, r2, [r1]
 8007126:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007128:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800712a:	2b00      	cmp	r3, #0
 800712c:	d1e6      	bne.n	80070fc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	3308      	adds	r3, #8
 8007134:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007136:	6a3b      	ldr	r3, [r7, #32]
 8007138:	e853 3f00 	ldrex	r3, [r3]
 800713c:	61fb      	str	r3, [r7, #28]
   return(result);
 800713e:	69fa      	ldr	r2, [r7, #28]
 8007140:	4b1e      	ldr	r3, [pc, #120]	@ (80071bc <UART_EndRxTransfer+0xc8>)
 8007142:	4013      	ands	r3, r2
 8007144:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	3308      	adds	r3, #8
 800714c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800714e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007150:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007152:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007154:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007156:	e841 2300 	strex	r3, r2, [r1]
 800715a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800715c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800715e:	2b00      	cmp	r3, #0
 8007160:	d1e5      	bne.n	800712e <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007166:	2b01      	cmp	r3, #1
 8007168:	d118      	bne.n	800719c <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007170:	68fb      	ldr	r3, [r7, #12]
 8007172:	e853 3f00 	ldrex	r3, [r3]
 8007176:	60bb      	str	r3, [r7, #8]
   return(result);
 8007178:	68bb      	ldr	r3, [r7, #8]
 800717a:	f023 0310 	bic.w	r3, r3, #16
 800717e:	647b      	str	r3, [r7, #68]	@ 0x44
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	461a      	mov	r2, r3
 8007186:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007188:	61bb      	str	r3, [r7, #24]
 800718a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800718c:	6979      	ldr	r1, [r7, #20]
 800718e:	69ba      	ldr	r2, [r7, #24]
 8007190:	e841 2300 	strex	r3, r2, [r1]
 8007194:	613b      	str	r3, [r7, #16]
   return(result);
 8007196:	693b      	ldr	r3, [r7, #16]
 8007198:	2b00      	cmp	r3, #0
 800719a:	d1e6      	bne.n	800716a <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	2220      	movs	r2, #32
 80071a0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	2200      	movs	r2, #0
 80071a8:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	2200      	movs	r2, #0
 80071ae:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80071b0:	bf00      	nop
 80071b2:	3754      	adds	r7, #84	@ 0x54
 80071b4:	46bd      	mov	sp, r7
 80071b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071ba:	4770      	bx	lr
 80071bc:	effffffe 	.word	0xeffffffe

080071c0 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80071c0:	b580      	push	{r7, lr}
 80071c2:	b084      	sub	sp, #16
 80071c4:	af00      	add	r7, sp, #0
 80071c6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80071cc:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80071ce:	68fb      	ldr	r3, [r7, #12]
 80071d0:	2200      	movs	r2, #0
 80071d2:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80071d6:	68f8      	ldr	r0, [r7, #12]
 80071d8:	f7fe ff32 	bl	8006040 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80071dc:	bf00      	nop
 80071de:	3710      	adds	r7, #16
 80071e0:	46bd      	mov	sp, r7
 80071e2:	bd80      	pop	{r7, pc}

080071e4 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80071e4:	b580      	push	{r7, lr}
 80071e6:	b088      	sub	sp, #32
 80071e8:	af00      	add	r7, sp, #0
 80071ea:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071f2:	68fb      	ldr	r3, [r7, #12]
 80071f4:	e853 3f00 	ldrex	r3, [r3]
 80071f8:	60bb      	str	r3, [r7, #8]
   return(result);
 80071fa:	68bb      	ldr	r3, [r7, #8]
 80071fc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007200:	61fb      	str	r3, [r7, #28]
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	461a      	mov	r2, r3
 8007208:	69fb      	ldr	r3, [r7, #28]
 800720a:	61bb      	str	r3, [r7, #24]
 800720c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800720e:	6979      	ldr	r1, [r7, #20]
 8007210:	69ba      	ldr	r2, [r7, #24]
 8007212:	e841 2300 	strex	r3, r2, [r1]
 8007216:	613b      	str	r3, [r7, #16]
   return(result);
 8007218:	693b      	ldr	r3, [r7, #16]
 800721a:	2b00      	cmp	r3, #0
 800721c:	d1e6      	bne.n	80071ec <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	2220      	movs	r2, #32
 8007222:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	2200      	movs	r2, #0
 800722a:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800722c:	6878      	ldr	r0, [r7, #4]
 800722e:	f7fe fefd 	bl	800602c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007232:	bf00      	nop
 8007234:	3720      	adds	r7, #32
 8007236:	46bd      	mov	sp, r7
 8007238:	bd80      	pop	{r7, pc}
	...

0800723c <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800723c:	b580      	push	{r7, lr}
 800723e:	b09c      	sub	sp, #112	@ 0x70
 8007240:	af00      	add	r7, sp, #0
 8007242:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800724a:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007254:	2b22      	cmp	r3, #34	@ 0x22
 8007256:	f040 80be 	bne.w	80073d6 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007260:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8007264:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8007268:	b2d9      	uxtb	r1, r3
 800726a:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800726e:	b2da      	uxtb	r2, r3
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007274:	400a      	ands	r2, r1
 8007276:	b2d2      	uxtb	r2, r2
 8007278:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800727e:	1c5a      	adds	r2, r3, #1
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800728a:	b29b      	uxth	r3, r3
 800728c:	3b01      	subs	r3, #1
 800728e:	b29a      	uxth	r2, r3
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800729c:	b29b      	uxth	r3, r3
 800729e:	2b00      	cmp	r3, #0
 80072a0:	f040 80a1 	bne.w	80073e6 <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072aa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80072ac:	e853 3f00 	ldrex	r3, [r3]
 80072b0:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80072b2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80072b4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80072b8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	461a      	mov	r2, r3
 80072c0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80072c2:	65bb      	str	r3, [r7, #88]	@ 0x58
 80072c4:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072c6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80072c8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80072ca:	e841 2300 	strex	r3, r2, [r1]
 80072ce:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80072d0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80072d2:	2b00      	cmp	r3, #0
 80072d4:	d1e6      	bne.n	80072a4 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	681b      	ldr	r3, [r3, #0]
 80072da:	3308      	adds	r3, #8
 80072dc:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80072e0:	e853 3f00 	ldrex	r3, [r3]
 80072e4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80072e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80072e8:	f023 0301 	bic.w	r3, r3, #1
 80072ec:	667b      	str	r3, [r7, #100]	@ 0x64
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	681b      	ldr	r3, [r3, #0]
 80072f2:	3308      	adds	r3, #8
 80072f4:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80072f6:	647a      	str	r2, [r7, #68]	@ 0x44
 80072f8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072fa:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80072fc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80072fe:	e841 2300 	strex	r3, r2, [r1]
 8007302:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007304:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007306:	2b00      	cmp	r3, #0
 8007308:	d1e5      	bne.n	80072d6 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	2220      	movs	r2, #32
 800730e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	2200      	movs	r2, #0
 8007316:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	2200      	movs	r2, #0
 800731c:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	681b      	ldr	r3, [r3, #0]
 8007322:	4a33      	ldr	r2, [pc, #204]	@ (80073f0 <UART_RxISR_8BIT+0x1b4>)
 8007324:	4293      	cmp	r3, r2
 8007326:	d01f      	beq.n	8007368 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	685b      	ldr	r3, [r3, #4]
 800732e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007332:	2b00      	cmp	r3, #0
 8007334:	d018      	beq.n	8007368 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800733c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800733e:	e853 3f00 	ldrex	r3, [r3]
 8007342:	623b      	str	r3, [r7, #32]
   return(result);
 8007344:	6a3b      	ldr	r3, [r7, #32]
 8007346:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800734a:	663b      	str	r3, [r7, #96]	@ 0x60
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	461a      	mov	r2, r3
 8007352:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007354:	633b      	str	r3, [r7, #48]	@ 0x30
 8007356:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007358:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800735a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800735c:	e841 2300 	strex	r3, r2, [r1]
 8007360:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007362:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007364:	2b00      	cmp	r3, #0
 8007366:	d1e6      	bne.n	8007336 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800736c:	2b01      	cmp	r3, #1
 800736e:	d12e      	bne.n	80073ce <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	2200      	movs	r2, #0
 8007374:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	681b      	ldr	r3, [r3, #0]
 800737a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800737c:	693b      	ldr	r3, [r7, #16]
 800737e:	e853 3f00 	ldrex	r3, [r3]
 8007382:	60fb      	str	r3, [r7, #12]
   return(result);
 8007384:	68fb      	ldr	r3, [r7, #12]
 8007386:	f023 0310 	bic.w	r3, r3, #16
 800738a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	461a      	mov	r2, r3
 8007392:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007394:	61fb      	str	r3, [r7, #28]
 8007396:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007398:	69b9      	ldr	r1, [r7, #24]
 800739a:	69fa      	ldr	r2, [r7, #28]
 800739c:	e841 2300 	strex	r3, r2, [r1]
 80073a0:	617b      	str	r3, [r7, #20]
   return(result);
 80073a2:	697b      	ldr	r3, [r7, #20]
 80073a4:	2b00      	cmp	r3, #0
 80073a6:	d1e6      	bne.n	8007376 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	69db      	ldr	r3, [r3, #28]
 80073ae:	f003 0310 	and.w	r3, r3, #16
 80073b2:	2b10      	cmp	r3, #16
 80073b4:	d103      	bne.n	80073be <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	2210      	movs	r2, #16
 80073bc:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80073c4:	4619      	mov	r1, r3
 80073c6:	6878      	ldr	r0, [r7, #4]
 80073c8:	f7fe fe44 	bl	8006054 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80073cc:	e00b      	b.n	80073e6 <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 80073ce:	6878      	ldr	r0, [r7, #4]
 80073d0:	f7f9 f928 	bl	8000624 <HAL_UART_RxCpltCallback>
}
 80073d4:	e007      	b.n	80073e6 <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	699a      	ldr	r2, [r3, #24]
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	f042 0208 	orr.w	r2, r2, #8
 80073e4:	619a      	str	r2, [r3, #24]
}
 80073e6:	bf00      	nop
 80073e8:	3770      	adds	r7, #112	@ 0x70
 80073ea:	46bd      	mov	sp, r7
 80073ec:	bd80      	pop	{r7, pc}
 80073ee:	bf00      	nop
 80073f0:	58000c00 	.word	0x58000c00

080073f4 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80073f4:	b580      	push	{r7, lr}
 80073f6:	b09c      	sub	sp, #112	@ 0x70
 80073f8:	af00      	add	r7, sp, #0
 80073fa:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8007402:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800740c:	2b22      	cmp	r3, #34	@ 0x22
 800740e:	f040 80be 	bne.w	800758e <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007418:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007420:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8007422:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8007426:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800742a:	4013      	ands	r3, r2
 800742c:	b29a      	uxth	r2, r3
 800742e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007430:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007436:	1c9a      	adds	r2, r3, #2
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007442:	b29b      	uxth	r3, r3
 8007444:	3b01      	subs	r3, #1
 8007446:	b29a      	uxth	r2, r3
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007454:	b29b      	uxth	r3, r3
 8007456:	2b00      	cmp	r3, #0
 8007458:	f040 80a1 	bne.w	800759e <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007462:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007464:	e853 3f00 	ldrex	r3, [r3]
 8007468:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800746a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800746c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007470:	667b      	str	r3, [r7, #100]	@ 0x64
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	461a      	mov	r2, r3
 8007478:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800747a:	657b      	str	r3, [r7, #84]	@ 0x54
 800747c:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800747e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8007480:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8007482:	e841 2300 	strex	r3, r2, [r1]
 8007486:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8007488:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800748a:	2b00      	cmp	r3, #0
 800748c:	d1e6      	bne.n	800745c <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	681b      	ldr	r3, [r3, #0]
 8007492:	3308      	adds	r3, #8
 8007494:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007496:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007498:	e853 3f00 	ldrex	r3, [r3]
 800749c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800749e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074a0:	f023 0301 	bic.w	r3, r3, #1
 80074a4:	663b      	str	r3, [r7, #96]	@ 0x60
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	3308      	adds	r3, #8
 80074ac:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80074ae:	643a      	str	r2, [r7, #64]	@ 0x40
 80074b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074b2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80074b4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80074b6:	e841 2300 	strex	r3, r2, [r1]
 80074ba:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80074bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80074be:	2b00      	cmp	r3, #0
 80074c0:	d1e5      	bne.n	800748e <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	2220      	movs	r2, #32
 80074c6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	2200      	movs	r2, #0
 80074ce:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	2200      	movs	r2, #0
 80074d4:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	4a33      	ldr	r2, [pc, #204]	@ (80075a8 <UART_RxISR_16BIT+0x1b4>)
 80074dc:	4293      	cmp	r3, r2
 80074de:	d01f      	beq.n	8007520 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	685b      	ldr	r3, [r3, #4]
 80074e6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80074ea:	2b00      	cmp	r3, #0
 80074ec:	d018      	beq.n	8007520 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074f4:	6a3b      	ldr	r3, [r7, #32]
 80074f6:	e853 3f00 	ldrex	r3, [r3]
 80074fa:	61fb      	str	r3, [r7, #28]
   return(result);
 80074fc:	69fb      	ldr	r3, [r7, #28]
 80074fe:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8007502:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	461a      	mov	r2, r3
 800750a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800750c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800750e:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007510:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007512:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007514:	e841 2300 	strex	r3, r2, [r1]
 8007518:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800751a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800751c:	2b00      	cmp	r3, #0
 800751e:	d1e6      	bne.n	80074ee <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007524:	2b01      	cmp	r3, #1
 8007526:	d12e      	bne.n	8007586 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	2200      	movs	r2, #0
 800752c:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	681b      	ldr	r3, [r3, #0]
 8007532:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007534:	68fb      	ldr	r3, [r7, #12]
 8007536:	e853 3f00 	ldrex	r3, [r3]
 800753a:	60bb      	str	r3, [r7, #8]
   return(result);
 800753c:	68bb      	ldr	r3, [r7, #8]
 800753e:	f023 0310 	bic.w	r3, r3, #16
 8007542:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	681b      	ldr	r3, [r3, #0]
 8007548:	461a      	mov	r2, r3
 800754a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800754c:	61bb      	str	r3, [r7, #24]
 800754e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007550:	6979      	ldr	r1, [r7, #20]
 8007552:	69ba      	ldr	r2, [r7, #24]
 8007554:	e841 2300 	strex	r3, r2, [r1]
 8007558:	613b      	str	r3, [r7, #16]
   return(result);
 800755a:	693b      	ldr	r3, [r7, #16]
 800755c:	2b00      	cmp	r3, #0
 800755e:	d1e6      	bne.n	800752e <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	69db      	ldr	r3, [r3, #28]
 8007566:	f003 0310 	and.w	r3, r3, #16
 800756a:	2b10      	cmp	r3, #16
 800756c:	d103      	bne.n	8007576 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	2210      	movs	r2, #16
 8007574:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800757c:	4619      	mov	r1, r3
 800757e:	6878      	ldr	r0, [r7, #4]
 8007580:	f7fe fd68 	bl	8006054 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007584:	e00b      	b.n	800759e <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8007586:	6878      	ldr	r0, [r7, #4]
 8007588:	f7f9 f84c 	bl	8000624 <HAL_UART_RxCpltCallback>
}
 800758c:	e007      	b.n	800759e <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	681b      	ldr	r3, [r3, #0]
 8007592:	699a      	ldr	r2, [r3, #24]
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	f042 0208 	orr.w	r2, r2, #8
 800759c:	619a      	str	r2, [r3, #24]
}
 800759e:	bf00      	nop
 80075a0:	3770      	adds	r7, #112	@ 0x70
 80075a2:	46bd      	mov	sp, r7
 80075a4:	bd80      	pop	{r7, pc}
 80075a6:	bf00      	nop
 80075a8:	58000c00 	.word	0x58000c00

080075ac <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 80075ac:	b580      	push	{r7, lr}
 80075ae:	b0ac      	sub	sp, #176	@ 0xb0
 80075b0:	af00      	add	r7, sp, #0
 80075b2:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80075ba:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	681b      	ldr	r3, [r3, #0]
 80075c2:	69db      	ldr	r3, [r3, #28]
 80075c4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	681b      	ldr	r3, [r3, #0]
 80075ce:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	689b      	ldr	r3, [r3, #8]
 80075d8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80075e2:	2b22      	cmp	r3, #34	@ 0x22
 80075e4:	f040 8181 	bne.w	80078ea <UART_RxISR_8BIT_FIFOEN+0x33e>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80075ee:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80075f2:	e124      	b.n	800783e <UART_RxISR_8BIT_FIFOEN+0x292>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80075fa:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80075fe:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 8007602:	b2d9      	uxtb	r1, r3
 8007604:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 8007608:	b2da      	uxtb	r2, r3
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800760e:	400a      	ands	r2, r1
 8007610:	b2d2      	uxtb	r2, r2
 8007612:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007618:	1c5a      	adds	r2, r3, #1
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007624:	b29b      	uxth	r3, r3
 8007626:	3b01      	subs	r3, #1
 8007628:	b29a      	uxth	r2, r3
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	69db      	ldr	r3, [r3, #28]
 8007636:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800763a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800763e:	f003 0307 	and.w	r3, r3, #7
 8007642:	2b00      	cmp	r3, #0
 8007644:	d053      	beq.n	80076ee <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007646:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800764a:	f003 0301 	and.w	r3, r3, #1
 800764e:	2b00      	cmp	r3, #0
 8007650:	d011      	beq.n	8007676 <UART_RxISR_8BIT_FIFOEN+0xca>
 8007652:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8007656:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800765a:	2b00      	cmp	r3, #0
 800765c:	d00b      	beq.n	8007676 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	681b      	ldr	r3, [r3, #0]
 8007662:	2201      	movs	r2, #1
 8007664:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800766c:	f043 0201 	orr.w	r2, r3, #1
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007676:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800767a:	f003 0302 	and.w	r3, r3, #2
 800767e:	2b00      	cmp	r3, #0
 8007680:	d011      	beq.n	80076a6 <UART_RxISR_8BIT_FIFOEN+0xfa>
 8007682:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007686:	f003 0301 	and.w	r3, r3, #1
 800768a:	2b00      	cmp	r3, #0
 800768c:	d00b      	beq.n	80076a6 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	2202      	movs	r2, #2
 8007694:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800769c:	f043 0204 	orr.w	r2, r3, #4
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80076a6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80076aa:	f003 0304 	and.w	r3, r3, #4
 80076ae:	2b00      	cmp	r3, #0
 80076b0:	d011      	beq.n	80076d6 <UART_RxISR_8BIT_FIFOEN+0x12a>
 80076b2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80076b6:	f003 0301 	and.w	r3, r3, #1
 80076ba:	2b00      	cmp	r3, #0
 80076bc:	d00b      	beq.n	80076d6 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	681b      	ldr	r3, [r3, #0]
 80076c2:	2204      	movs	r2, #4
 80076c4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80076cc:	f043 0202 	orr.w	r2, r3, #2
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80076dc:	2b00      	cmp	r3, #0
 80076de:	d006      	beq.n	80076ee <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80076e0:	6878      	ldr	r0, [r7, #4]
 80076e2:	f7fe fcad 	bl	8006040 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	2200      	movs	r2, #0
 80076ea:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80076f4:	b29b      	uxth	r3, r3
 80076f6:	2b00      	cmp	r3, #0
 80076f8:	f040 80a1 	bne.w	800783e <UART_RxISR_8BIT_FIFOEN+0x292>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007702:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007704:	e853 3f00 	ldrex	r3, [r3]
 8007708:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 800770a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800770c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007710:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	681b      	ldr	r3, [r3, #0]
 8007718:	461a      	mov	r2, r3
 800771a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800771e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007720:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007722:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 8007724:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8007726:	e841 2300 	strex	r3, r2, [r1]
 800772a:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 800772c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800772e:	2b00      	cmp	r3, #0
 8007730:	d1e4      	bne.n	80076fc <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	3308      	adds	r3, #8
 8007738:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800773a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800773c:	e853 3f00 	ldrex	r3, [r3]
 8007740:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 8007742:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007744:	4b6f      	ldr	r3, [pc, #444]	@ (8007904 <UART_RxISR_8BIT_FIFOEN+0x358>)
 8007746:	4013      	ands	r3, r2
 8007748:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	681b      	ldr	r3, [r3, #0]
 8007750:	3308      	adds	r3, #8
 8007752:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8007756:	66ba      	str	r2, [r7, #104]	@ 0x68
 8007758:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800775a:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800775c:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800775e:	e841 2300 	strex	r3, r2, [r1]
 8007762:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8007764:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007766:	2b00      	cmp	r3, #0
 8007768:	d1e3      	bne.n	8007732 <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	2220      	movs	r2, #32
 800776e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	2200      	movs	r2, #0
 8007776:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	2200      	movs	r2, #0
 800777c:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	4a61      	ldr	r2, [pc, #388]	@ (8007908 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 8007784:	4293      	cmp	r3, r2
 8007786:	d021      	beq.n	80077cc <UART_RxISR_8BIT_FIFOEN+0x220>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	681b      	ldr	r3, [r3, #0]
 800778c:	685b      	ldr	r3, [r3, #4]
 800778e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007792:	2b00      	cmp	r3, #0
 8007794:	d01a      	beq.n	80077cc <UART_RxISR_8BIT_FIFOEN+0x220>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800779c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800779e:	e853 3f00 	ldrex	r3, [r3]
 80077a2:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80077a4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80077a6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80077aa:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	681b      	ldr	r3, [r3, #0]
 80077b2:	461a      	mov	r2, r3
 80077b4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80077b8:	657b      	str	r3, [r7, #84]	@ 0x54
 80077ba:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077bc:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80077be:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80077c0:	e841 2300 	strex	r3, r2, [r1]
 80077c4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80077c6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80077c8:	2b00      	cmp	r3, #0
 80077ca:	d1e4      	bne.n	8007796 <UART_RxISR_8BIT_FIFOEN+0x1ea>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80077d0:	2b01      	cmp	r3, #1
 80077d2:	d130      	bne.n	8007836 <UART_RxISR_8BIT_FIFOEN+0x28a>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	2200      	movs	r2, #0
 80077d8:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80077e2:	e853 3f00 	ldrex	r3, [r3]
 80077e6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80077e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077ea:	f023 0310 	bic.w	r3, r3, #16
 80077ee:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	681b      	ldr	r3, [r3, #0]
 80077f6:	461a      	mov	r2, r3
 80077f8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80077fc:	643b      	str	r3, [r7, #64]	@ 0x40
 80077fe:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007800:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007802:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007804:	e841 2300 	strex	r3, r2, [r1]
 8007808:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800780a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800780c:	2b00      	cmp	r3, #0
 800780e:	d1e4      	bne.n	80077da <UART_RxISR_8BIT_FIFOEN+0x22e>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	681b      	ldr	r3, [r3, #0]
 8007814:	69db      	ldr	r3, [r3, #28]
 8007816:	f003 0310 	and.w	r3, r3, #16
 800781a:	2b10      	cmp	r3, #16
 800781c:	d103      	bne.n	8007826 <UART_RxISR_8BIT_FIFOEN+0x27a>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	2210      	movs	r2, #16
 8007824:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800782c:	4619      	mov	r1, r3
 800782e:	6878      	ldr	r0, [r7, #4]
 8007830:	f7fe fc10 	bl	8006054 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8007834:	e00e      	b.n	8007854 <UART_RxISR_8BIT_FIFOEN+0x2a8>
          HAL_UART_RxCpltCallback(huart);
 8007836:	6878      	ldr	r0, [r7, #4]
 8007838:	f7f8 fef4 	bl	8000624 <HAL_UART_RxCpltCallback>
        break;
 800783c:	e00a      	b.n	8007854 <UART_RxISR_8BIT_FIFOEN+0x2a8>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800783e:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 8007842:	2b00      	cmp	r3, #0
 8007844:	d006      	beq.n	8007854 <UART_RxISR_8BIT_FIFOEN+0x2a8>
 8007846:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800784a:	f003 0320 	and.w	r3, r3, #32
 800784e:	2b00      	cmp	r3, #0
 8007850:	f47f aed0 	bne.w	80075f4 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800785a:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800785e:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8007862:	2b00      	cmp	r3, #0
 8007864:	d049      	beq.n	80078fa <UART_RxISR_8BIT_FIFOEN+0x34e>
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800786c:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 8007870:	429a      	cmp	r2, r3
 8007872:	d242      	bcs.n	80078fa <UART_RxISR_8BIT_FIFOEN+0x34e>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	3308      	adds	r3, #8
 800787a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800787c:	6a3b      	ldr	r3, [r7, #32]
 800787e:	e853 3f00 	ldrex	r3, [r3]
 8007882:	61fb      	str	r3, [r7, #28]
   return(result);
 8007884:	69fb      	ldr	r3, [r7, #28]
 8007886:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800788a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	3308      	adds	r3, #8
 8007894:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8007898:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800789a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800789c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800789e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80078a0:	e841 2300 	strex	r3, r2, [r1]
 80078a4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80078a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80078a8:	2b00      	cmp	r3, #0
 80078aa:	d1e3      	bne.n	8007874 <UART_RxISR_8BIT_FIFOEN+0x2c8>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	4a17      	ldr	r2, [pc, #92]	@ (800790c <UART_RxISR_8BIT_FIFOEN+0x360>)
 80078b0:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	681b      	ldr	r3, [r3, #0]
 80078b6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078b8:	68fb      	ldr	r3, [r7, #12]
 80078ba:	e853 3f00 	ldrex	r3, [r3]
 80078be:	60bb      	str	r3, [r7, #8]
   return(result);
 80078c0:	68bb      	ldr	r3, [r7, #8]
 80078c2:	f043 0320 	orr.w	r3, r3, #32
 80078c6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	681b      	ldr	r3, [r3, #0]
 80078ce:	461a      	mov	r2, r3
 80078d0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80078d4:	61bb      	str	r3, [r7, #24]
 80078d6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078d8:	6979      	ldr	r1, [r7, #20]
 80078da:	69ba      	ldr	r2, [r7, #24]
 80078dc:	e841 2300 	strex	r3, r2, [r1]
 80078e0:	613b      	str	r3, [r7, #16]
   return(result);
 80078e2:	693b      	ldr	r3, [r7, #16]
 80078e4:	2b00      	cmp	r3, #0
 80078e6:	d1e4      	bne.n	80078b2 <UART_RxISR_8BIT_FIFOEN+0x306>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80078e8:	e007      	b.n	80078fa <UART_RxISR_8BIT_FIFOEN+0x34e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	681b      	ldr	r3, [r3, #0]
 80078ee:	699a      	ldr	r2, [r3, #24]
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	681b      	ldr	r3, [r3, #0]
 80078f4:	f042 0208 	orr.w	r2, r2, #8
 80078f8:	619a      	str	r2, [r3, #24]
}
 80078fa:	bf00      	nop
 80078fc:	37b0      	adds	r7, #176	@ 0xb0
 80078fe:	46bd      	mov	sp, r7
 8007900:	bd80      	pop	{r7, pc}
 8007902:	bf00      	nop
 8007904:	effffffe 	.word	0xeffffffe
 8007908:	58000c00 	.word	0x58000c00
 800790c:	0800723d 	.word	0x0800723d

08007910 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8007910:	b580      	push	{r7, lr}
 8007912:	b0ae      	sub	sp, #184	@ 0xb8
 8007914:	af00      	add	r7, sp, #0
 8007916:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800791e:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	681b      	ldr	r3, [r3, #0]
 8007926:	69db      	ldr	r3, [r3, #28]
 8007928:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	681b      	ldr	r3, [r3, #0]
 8007930:	681b      	ldr	r3, [r3, #0]
 8007932:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	681b      	ldr	r3, [r3, #0]
 800793a:	689b      	ldr	r3, [r3, #8]
 800793c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007946:	2b22      	cmp	r3, #34	@ 0x22
 8007948:	f040 8185 	bne.w	8007c56 <UART_RxISR_16BIT_FIFOEN+0x346>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8007952:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8007956:	e128      	b.n	8007baa <UART_RxISR_16BIT_FIFOEN+0x29a>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	681b      	ldr	r3, [r3, #0]
 800795c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800795e:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007966:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 800796a:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 800796e:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 8007972:	4013      	ands	r3, r2
 8007974:	b29a      	uxth	r2, r3
 8007976:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800797a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007980:	1c9a      	adds	r2, r3, #2
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800798c:	b29b      	uxth	r3, r3
 800798e:	3b01      	subs	r3, #1
 8007990:	b29a      	uxth	r2, r3
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	681b      	ldr	r3, [r3, #0]
 800799c:	69db      	ldr	r3, [r3, #28]
 800799e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 80079a2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80079a6:	f003 0307 	and.w	r3, r3, #7
 80079aa:	2b00      	cmp	r3, #0
 80079ac:	d053      	beq.n	8007a56 <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80079ae:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80079b2:	f003 0301 	and.w	r3, r3, #1
 80079b6:	2b00      	cmp	r3, #0
 80079b8:	d011      	beq.n	80079de <UART_RxISR_16BIT_FIFOEN+0xce>
 80079ba:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80079be:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80079c2:	2b00      	cmp	r3, #0
 80079c4:	d00b      	beq.n	80079de <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	681b      	ldr	r3, [r3, #0]
 80079ca:	2201      	movs	r2, #1
 80079cc:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80079d4:	f043 0201 	orr.w	r2, r3, #1
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80079de:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80079e2:	f003 0302 	and.w	r3, r3, #2
 80079e6:	2b00      	cmp	r3, #0
 80079e8:	d011      	beq.n	8007a0e <UART_RxISR_16BIT_FIFOEN+0xfe>
 80079ea:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80079ee:	f003 0301 	and.w	r3, r3, #1
 80079f2:	2b00      	cmp	r3, #0
 80079f4:	d00b      	beq.n	8007a0e <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	2202      	movs	r2, #2
 80079fc:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007a04:	f043 0204 	orr.w	r2, r3, #4
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007a0e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8007a12:	f003 0304 	and.w	r3, r3, #4
 8007a16:	2b00      	cmp	r3, #0
 8007a18:	d011      	beq.n	8007a3e <UART_RxISR_16BIT_FIFOEN+0x12e>
 8007a1a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8007a1e:	f003 0301 	and.w	r3, r3, #1
 8007a22:	2b00      	cmp	r3, #0
 8007a24:	d00b      	beq.n	8007a3e <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	681b      	ldr	r3, [r3, #0]
 8007a2a:	2204      	movs	r2, #4
 8007a2c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007a34:	f043 0202 	orr.w	r2, r3, #2
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007a44:	2b00      	cmp	r3, #0
 8007a46:	d006      	beq.n	8007a56 <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007a48:	6878      	ldr	r0, [r7, #4]
 8007a4a:	f7fe faf9 	bl	8006040 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	2200      	movs	r2, #0
 8007a52:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007a5c:	b29b      	uxth	r3, r3
 8007a5e:	2b00      	cmp	r3, #0
 8007a60:	f040 80a3 	bne.w	8007baa <UART_RxISR_16BIT_FIFOEN+0x29a>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	681b      	ldr	r3, [r3, #0]
 8007a68:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a6a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007a6c:	e853 3f00 	ldrex	r3, [r3]
 8007a70:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8007a72:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007a74:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007a78:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	681b      	ldr	r3, [r3, #0]
 8007a80:	461a      	mov	r2, r3
 8007a82:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007a86:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007a8a:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a8c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8007a8e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8007a92:	e841 2300 	strex	r3, r2, [r1]
 8007a96:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8007a98:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007a9a:	2b00      	cmp	r3, #0
 8007a9c:	d1e2      	bne.n	8007a64 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	681b      	ldr	r3, [r3, #0]
 8007aa2:	3308      	adds	r3, #8
 8007aa4:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007aa6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007aa8:	e853 3f00 	ldrex	r3, [r3]
 8007aac:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8007aae:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8007ab0:	4b6f      	ldr	r3, [pc, #444]	@ (8007c70 <UART_RxISR_16BIT_FIFOEN+0x360>)
 8007ab2:	4013      	ands	r3, r2
 8007ab4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	681b      	ldr	r3, [r3, #0]
 8007abc:	3308      	adds	r3, #8
 8007abe:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8007ac2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8007ac4:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ac6:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8007ac8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8007aca:	e841 2300 	strex	r3, r2, [r1]
 8007ace:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8007ad0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007ad2:	2b00      	cmp	r3, #0
 8007ad4:	d1e3      	bne.n	8007a9e <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	2220      	movs	r2, #32
 8007ada:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	2200      	movs	r2, #0
 8007ae2:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	2200      	movs	r2, #0
 8007ae8:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	4a61      	ldr	r2, [pc, #388]	@ (8007c74 <UART_RxISR_16BIT_FIFOEN+0x364>)
 8007af0:	4293      	cmp	r3, r2
 8007af2:	d021      	beq.n	8007b38 <UART_RxISR_16BIT_FIFOEN+0x228>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	681b      	ldr	r3, [r3, #0]
 8007af8:	685b      	ldr	r3, [r3, #4]
 8007afa:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007afe:	2b00      	cmp	r3, #0
 8007b00:	d01a      	beq.n	8007b38 <UART_RxISR_16BIT_FIFOEN+0x228>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	681b      	ldr	r3, [r3, #0]
 8007b06:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b08:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007b0a:	e853 3f00 	ldrex	r3, [r3]
 8007b0e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007b10:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007b12:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8007b16:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	681b      	ldr	r3, [r3, #0]
 8007b1e:	461a      	mov	r2, r3
 8007b20:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8007b24:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007b26:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b28:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007b2a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007b2c:	e841 2300 	strex	r3, r2, [r1]
 8007b30:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007b32:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007b34:	2b00      	cmp	r3, #0
 8007b36:	d1e4      	bne.n	8007b02 <UART_RxISR_16BIT_FIFOEN+0x1f2>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007b3c:	2b01      	cmp	r3, #1
 8007b3e:	d130      	bne.n	8007ba2 <UART_RxISR_16BIT_FIFOEN+0x292>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	2200      	movs	r2, #0
 8007b44:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	681b      	ldr	r3, [r3, #0]
 8007b4a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b4c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b4e:	e853 3f00 	ldrex	r3, [r3]
 8007b52:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007b54:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007b56:	f023 0310 	bic.w	r3, r3, #16
 8007b5a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	681b      	ldr	r3, [r3, #0]
 8007b62:	461a      	mov	r2, r3
 8007b64:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8007b68:	647b      	str	r3, [r7, #68]	@ 0x44
 8007b6a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b6c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007b6e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007b70:	e841 2300 	strex	r3, r2, [r1]
 8007b74:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007b76:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007b78:	2b00      	cmp	r3, #0
 8007b7a:	d1e4      	bne.n	8007b46 <UART_RxISR_16BIT_FIFOEN+0x236>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	681b      	ldr	r3, [r3, #0]
 8007b80:	69db      	ldr	r3, [r3, #28]
 8007b82:	f003 0310 	and.w	r3, r3, #16
 8007b86:	2b10      	cmp	r3, #16
 8007b88:	d103      	bne.n	8007b92 <UART_RxISR_16BIT_FIFOEN+0x282>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	681b      	ldr	r3, [r3, #0]
 8007b8e:	2210      	movs	r2, #16
 8007b90:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007b98:	4619      	mov	r1, r3
 8007b9a:	6878      	ldr	r0, [r7, #4]
 8007b9c:	f7fe fa5a 	bl	8006054 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8007ba0:	e00e      	b.n	8007bc0 <UART_RxISR_16BIT_FIFOEN+0x2b0>
          HAL_UART_RxCpltCallback(huart);
 8007ba2:	6878      	ldr	r0, [r7, #4]
 8007ba4:	f7f8 fd3e 	bl	8000624 <HAL_UART_RxCpltCallback>
        break;
 8007ba8:	e00a      	b.n	8007bc0 <UART_RxISR_16BIT_FIFOEN+0x2b0>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8007baa:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 8007bae:	2b00      	cmp	r3, #0
 8007bb0:	d006      	beq.n	8007bc0 <UART_RxISR_16BIT_FIFOEN+0x2b0>
 8007bb2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8007bb6:	f003 0320 	and.w	r3, r3, #32
 8007bba:	2b00      	cmp	r3, #0
 8007bbc:	f47f aecc 	bne.w	8007958 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007bc6:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8007bca:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8007bce:	2b00      	cmp	r3, #0
 8007bd0:	d049      	beq.n	8007c66 <UART_RxISR_16BIT_FIFOEN+0x356>
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8007bd8:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 8007bdc:	429a      	cmp	r2, r3
 8007bde:	d242      	bcs.n	8007c66 <UART_RxISR_16BIT_FIFOEN+0x356>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	681b      	ldr	r3, [r3, #0]
 8007be4:	3308      	adds	r3, #8
 8007be6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007be8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bea:	e853 3f00 	ldrex	r3, [r3]
 8007bee:	623b      	str	r3, [r7, #32]
   return(result);
 8007bf0:	6a3b      	ldr	r3, [r7, #32]
 8007bf2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007bf6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	681b      	ldr	r3, [r3, #0]
 8007bfe:	3308      	adds	r3, #8
 8007c00:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8007c04:	633a      	str	r2, [r7, #48]	@ 0x30
 8007c06:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c08:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007c0a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007c0c:	e841 2300 	strex	r3, r2, [r1]
 8007c10:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007c12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c14:	2b00      	cmp	r3, #0
 8007c16:	d1e3      	bne.n	8007be0 <UART_RxISR_16BIT_FIFOEN+0x2d0>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	4a17      	ldr	r2, [pc, #92]	@ (8007c78 <UART_RxISR_16BIT_FIFOEN+0x368>)
 8007c1c:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c24:	693b      	ldr	r3, [r7, #16]
 8007c26:	e853 3f00 	ldrex	r3, [r3]
 8007c2a:	60fb      	str	r3, [r7, #12]
   return(result);
 8007c2c:	68fb      	ldr	r3, [r7, #12]
 8007c2e:	f043 0320 	orr.w	r3, r3, #32
 8007c32:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	461a      	mov	r2, r3
 8007c3c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007c40:	61fb      	str	r3, [r7, #28]
 8007c42:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c44:	69b9      	ldr	r1, [r7, #24]
 8007c46:	69fa      	ldr	r2, [r7, #28]
 8007c48:	e841 2300 	strex	r3, r2, [r1]
 8007c4c:	617b      	str	r3, [r7, #20]
   return(result);
 8007c4e:	697b      	ldr	r3, [r7, #20]
 8007c50:	2b00      	cmp	r3, #0
 8007c52:	d1e4      	bne.n	8007c1e <UART_RxISR_16BIT_FIFOEN+0x30e>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007c54:	e007      	b.n	8007c66 <UART_RxISR_16BIT_FIFOEN+0x356>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	699a      	ldr	r2, [r3, #24]
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	681b      	ldr	r3, [r3, #0]
 8007c60:	f042 0208 	orr.w	r2, r2, #8
 8007c64:	619a      	str	r2, [r3, #24]
}
 8007c66:	bf00      	nop
 8007c68:	37b8      	adds	r7, #184	@ 0xb8
 8007c6a:	46bd      	mov	sp, r7
 8007c6c:	bd80      	pop	{r7, pc}
 8007c6e:	bf00      	nop
 8007c70:	effffffe 	.word	0xeffffffe
 8007c74:	58000c00 	.word	0x58000c00
 8007c78:	080073f5 	.word	0x080073f5

08007c7c <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8007c7c:	b480      	push	{r7}
 8007c7e:	b083      	sub	sp, #12
 8007c80:	af00      	add	r7, sp, #0
 8007c82:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8007c84:	bf00      	nop
 8007c86:	370c      	adds	r7, #12
 8007c88:	46bd      	mov	sp, r7
 8007c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c8e:	4770      	bx	lr

08007c90 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8007c90:	b480      	push	{r7}
 8007c92:	b083      	sub	sp, #12
 8007c94:	af00      	add	r7, sp, #0
 8007c96:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8007c98:	bf00      	nop
 8007c9a:	370c      	adds	r7, #12
 8007c9c:	46bd      	mov	sp, r7
 8007c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ca2:	4770      	bx	lr

08007ca4 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8007ca4:	b480      	push	{r7}
 8007ca6:	b083      	sub	sp, #12
 8007ca8:	af00      	add	r7, sp, #0
 8007caa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8007cac:	bf00      	nop
 8007cae:	370c      	adds	r7, #12
 8007cb0:	46bd      	mov	sp, r7
 8007cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cb6:	4770      	bx	lr

08007cb8 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8007cb8:	b480      	push	{r7}
 8007cba:	b085      	sub	sp, #20
 8007cbc:	af00      	add	r7, sp, #0
 8007cbe:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007cc6:	2b01      	cmp	r3, #1
 8007cc8:	d101      	bne.n	8007cce <HAL_UARTEx_DisableFifoMode+0x16>
 8007cca:	2302      	movs	r3, #2
 8007ccc:	e027      	b.n	8007d1e <HAL_UARTEx_DisableFifoMode+0x66>
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	2201      	movs	r2, #1
 8007cd2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	2224      	movs	r2, #36	@ 0x24
 8007cda:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	681b      	ldr	r3, [r3, #0]
 8007ce2:	681b      	ldr	r3, [r3, #0]
 8007ce4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	681b      	ldr	r3, [r3, #0]
 8007cea:	681a      	ldr	r2, [r3, #0]
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	681b      	ldr	r3, [r3, #0]
 8007cf0:	f022 0201 	bic.w	r2, r2, #1
 8007cf4:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8007cf6:	68fb      	ldr	r3, [r7, #12]
 8007cf8:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8007cfc:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	2200      	movs	r2, #0
 8007d02:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	681b      	ldr	r3, [r3, #0]
 8007d08:	68fa      	ldr	r2, [r7, #12]
 8007d0a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	2220      	movs	r2, #32
 8007d10:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	2200      	movs	r2, #0
 8007d18:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007d1c:	2300      	movs	r3, #0
}
 8007d1e:	4618      	mov	r0, r3
 8007d20:	3714      	adds	r7, #20
 8007d22:	46bd      	mov	sp, r7
 8007d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d28:	4770      	bx	lr

08007d2a <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007d2a:	b580      	push	{r7, lr}
 8007d2c:	b084      	sub	sp, #16
 8007d2e:	af00      	add	r7, sp, #0
 8007d30:	6078      	str	r0, [r7, #4]
 8007d32:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007d3a:	2b01      	cmp	r3, #1
 8007d3c:	d101      	bne.n	8007d42 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8007d3e:	2302      	movs	r3, #2
 8007d40:	e02d      	b.n	8007d9e <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	2201      	movs	r2, #1
 8007d46:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	2224      	movs	r2, #36	@ 0x24
 8007d4e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	681b      	ldr	r3, [r3, #0]
 8007d56:	681b      	ldr	r3, [r3, #0]
 8007d58:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	681b      	ldr	r3, [r3, #0]
 8007d5e:	681a      	ldr	r2, [r3, #0]
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	681b      	ldr	r3, [r3, #0]
 8007d64:	f022 0201 	bic.w	r2, r2, #1
 8007d68:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	681b      	ldr	r3, [r3, #0]
 8007d6e:	689b      	ldr	r3, [r3, #8]
 8007d70:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	681b      	ldr	r3, [r3, #0]
 8007d78:	683a      	ldr	r2, [r7, #0]
 8007d7a:	430a      	orrs	r2, r1
 8007d7c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007d7e:	6878      	ldr	r0, [r7, #4]
 8007d80:	f000 f850 	bl	8007e24 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	681b      	ldr	r3, [r3, #0]
 8007d88:	68fa      	ldr	r2, [r7, #12]
 8007d8a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	2220      	movs	r2, #32
 8007d90:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	2200      	movs	r2, #0
 8007d98:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007d9c:	2300      	movs	r3, #0
}
 8007d9e:	4618      	mov	r0, r3
 8007da0:	3710      	adds	r7, #16
 8007da2:	46bd      	mov	sp, r7
 8007da4:	bd80      	pop	{r7, pc}

08007da6 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007da6:	b580      	push	{r7, lr}
 8007da8:	b084      	sub	sp, #16
 8007daa:	af00      	add	r7, sp, #0
 8007dac:	6078      	str	r0, [r7, #4]
 8007dae:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007db6:	2b01      	cmp	r3, #1
 8007db8:	d101      	bne.n	8007dbe <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8007dba:	2302      	movs	r3, #2
 8007dbc:	e02d      	b.n	8007e1a <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	2201      	movs	r2, #1
 8007dc2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	2224      	movs	r2, #36	@ 0x24
 8007dca:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	681b      	ldr	r3, [r3, #0]
 8007dd2:	681b      	ldr	r3, [r3, #0]
 8007dd4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	681b      	ldr	r3, [r3, #0]
 8007dda:	681a      	ldr	r2, [r3, #0]
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	f022 0201 	bic.w	r2, r2, #1
 8007de4:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	681b      	ldr	r3, [r3, #0]
 8007dea:	689b      	ldr	r3, [r3, #8]
 8007dec:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	681b      	ldr	r3, [r3, #0]
 8007df4:	683a      	ldr	r2, [r7, #0]
 8007df6:	430a      	orrs	r2, r1
 8007df8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007dfa:	6878      	ldr	r0, [r7, #4]
 8007dfc:	f000 f812 	bl	8007e24 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	681b      	ldr	r3, [r3, #0]
 8007e04:	68fa      	ldr	r2, [r7, #12]
 8007e06:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	2220      	movs	r2, #32
 8007e0c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	2200      	movs	r2, #0
 8007e14:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007e18:	2300      	movs	r3, #0
}
 8007e1a:	4618      	mov	r0, r3
 8007e1c:	3710      	adds	r7, #16
 8007e1e:	46bd      	mov	sp, r7
 8007e20:	bd80      	pop	{r7, pc}
	...

08007e24 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8007e24:	b480      	push	{r7}
 8007e26:	b085      	sub	sp, #20
 8007e28:	af00      	add	r7, sp, #0
 8007e2a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007e30:	2b00      	cmp	r3, #0
 8007e32:	d108      	bne.n	8007e46 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	2201      	movs	r2, #1
 8007e38:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	2201      	movs	r2, #1
 8007e40:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8007e44:	e031      	b.n	8007eaa <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8007e46:	2310      	movs	r3, #16
 8007e48:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8007e4a:	2310      	movs	r3, #16
 8007e4c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	689b      	ldr	r3, [r3, #8]
 8007e54:	0e5b      	lsrs	r3, r3, #25
 8007e56:	b2db      	uxtb	r3, r3
 8007e58:	f003 0307 	and.w	r3, r3, #7
 8007e5c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	681b      	ldr	r3, [r3, #0]
 8007e62:	689b      	ldr	r3, [r3, #8]
 8007e64:	0f5b      	lsrs	r3, r3, #29
 8007e66:	b2db      	uxtb	r3, r3
 8007e68:	f003 0307 	and.w	r3, r3, #7
 8007e6c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007e6e:	7bbb      	ldrb	r3, [r7, #14]
 8007e70:	7b3a      	ldrb	r2, [r7, #12]
 8007e72:	4911      	ldr	r1, [pc, #68]	@ (8007eb8 <UARTEx_SetNbDataToProcess+0x94>)
 8007e74:	5c8a      	ldrb	r2, [r1, r2]
 8007e76:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8007e7a:	7b3a      	ldrb	r2, [r7, #12]
 8007e7c:	490f      	ldr	r1, [pc, #60]	@ (8007ebc <UARTEx_SetNbDataToProcess+0x98>)
 8007e7e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007e80:	fb93 f3f2 	sdiv	r3, r3, r2
 8007e84:	b29a      	uxth	r2, r3
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007e8c:	7bfb      	ldrb	r3, [r7, #15]
 8007e8e:	7b7a      	ldrb	r2, [r7, #13]
 8007e90:	4909      	ldr	r1, [pc, #36]	@ (8007eb8 <UARTEx_SetNbDataToProcess+0x94>)
 8007e92:	5c8a      	ldrb	r2, [r1, r2]
 8007e94:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8007e98:	7b7a      	ldrb	r2, [r7, #13]
 8007e9a:	4908      	ldr	r1, [pc, #32]	@ (8007ebc <UARTEx_SetNbDataToProcess+0x98>)
 8007e9c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007e9e:	fb93 f3f2 	sdiv	r3, r3, r2
 8007ea2:	b29a      	uxth	r2, r3
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8007eaa:	bf00      	nop
 8007eac:	3714      	adds	r7, #20
 8007eae:	46bd      	mov	sp, r7
 8007eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eb4:	4770      	bx	lr
 8007eb6:	bf00      	nop
 8007eb8:	0800801c 	.word	0x0800801c
 8007ebc:	08008024 	.word	0x08008024

08007ec0 <memset>:
 8007ec0:	4402      	add	r2, r0
 8007ec2:	4603      	mov	r3, r0
 8007ec4:	4293      	cmp	r3, r2
 8007ec6:	d100      	bne.n	8007eca <memset+0xa>
 8007ec8:	4770      	bx	lr
 8007eca:	f803 1b01 	strb.w	r1, [r3], #1
 8007ece:	e7f9      	b.n	8007ec4 <memset+0x4>

08007ed0 <strstr>:
 8007ed0:	780a      	ldrb	r2, [r1, #0]
 8007ed2:	b570      	push	{r4, r5, r6, lr}
 8007ed4:	b96a      	cbnz	r2, 8007ef2 <strstr+0x22>
 8007ed6:	bd70      	pop	{r4, r5, r6, pc}
 8007ed8:	429a      	cmp	r2, r3
 8007eda:	d109      	bne.n	8007ef0 <strstr+0x20>
 8007edc:	460c      	mov	r4, r1
 8007ede:	4605      	mov	r5, r0
 8007ee0:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 8007ee4:	2b00      	cmp	r3, #0
 8007ee6:	d0f6      	beq.n	8007ed6 <strstr+0x6>
 8007ee8:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8007eec:	429e      	cmp	r6, r3
 8007eee:	d0f7      	beq.n	8007ee0 <strstr+0x10>
 8007ef0:	3001      	adds	r0, #1
 8007ef2:	7803      	ldrb	r3, [r0, #0]
 8007ef4:	2b00      	cmp	r3, #0
 8007ef6:	d1ef      	bne.n	8007ed8 <strstr+0x8>
 8007ef8:	4618      	mov	r0, r3
 8007efa:	e7ec      	b.n	8007ed6 <strstr+0x6>

08007efc <__libc_init_array>:
 8007efc:	b570      	push	{r4, r5, r6, lr}
 8007efe:	4d0d      	ldr	r5, [pc, #52]	@ (8007f34 <__libc_init_array+0x38>)
 8007f00:	4c0d      	ldr	r4, [pc, #52]	@ (8007f38 <__libc_init_array+0x3c>)
 8007f02:	1b64      	subs	r4, r4, r5
 8007f04:	10a4      	asrs	r4, r4, #2
 8007f06:	2600      	movs	r6, #0
 8007f08:	42a6      	cmp	r6, r4
 8007f0a:	d109      	bne.n	8007f20 <__libc_init_array+0x24>
 8007f0c:	4d0b      	ldr	r5, [pc, #44]	@ (8007f3c <__libc_init_array+0x40>)
 8007f0e:	4c0c      	ldr	r4, [pc, #48]	@ (8007f40 <__libc_init_array+0x44>)
 8007f10:	f000 f826 	bl	8007f60 <_init>
 8007f14:	1b64      	subs	r4, r4, r5
 8007f16:	10a4      	asrs	r4, r4, #2
 8007f18:	2600      	movs	r6, #0
 8007f1a:	42a6      	cmp	r6, r4
 8007f1c:	d105      	bne.n	8007f2a <__libc_init_array+0x2e>
 8007f1e:	bd70      	pop	{r4, r5, r6, pc}
 8007f20:	f855 3b04 	ldr.w	r3, [r5], #4
 8007f24:	4798      	blx	r3
 8007f26:	3601      	adds	r6, #1
 8007f28:	e7ee      	b.n	8007f08 <__libc_init_array+0xc>
 8007f2a:	f855 3b04 	ldr.w	r3, [r5], #4
 8007f2e:	4798      	blx	r3
 8007f30:	3601      	adds	r6, #1
 8007f32:	e7f2      	b.n	8007f1a <__libc_init_array+0x1e>
 8007f34:	08008034 	.word	0x08008034
 8007f38:	08008034 	.word	0x08008034
 8007f3c:	08008034 	.word	0x08008034
 8007f40:	08008038 	.word	0x08008038

08007f44 <memcpy>:
 8007f44:	440a      	add	r2, r1
 8007f46:	4291      	cmp	r1, r2
 8007f48:	f100 33ff 	add.w	r3, r0, #4294967295
 8007f4c:	d100      	bne.n	8007f50 <memcpy+0xc>
 8007f4e:	4770      	bx	lr
 8007f50:	b510      	push	{r4, lr}
 8007f52:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007f56:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007f5a:	4291      	cmp	r1, r2
 8007f5c:	d1f9      	bne.n	8007f52 <memcpy+0xe>
 8007f5e:	bd10      	pop	{r4, pc}

08007f60 <_init>:
 8007f60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007f62:	bf00      	nop
 8007f64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007f66:	bc08      	pop	{r3}
 8007f68:	469e      	mov	lr, r3
 8007f6a:	4770      	bx	lr

08007f6c <_fini>:
 8007f6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007f6e:	bf00      	nop
 8007f70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007f72:	bc08      	pop	{r3}
 8007f74:	469e      	mov	lr, r3
 8007f76:	4770      	bx	lr
