/****************************************************************************************************
 *                          ! THIS FILE WAS AUTO-GENERATED BY TMRG TOOL !                           *
 *                                   ! DO NOT EDIT IT MANUALLY !                                    *
 *                                                                                                  *
 * file    : ./output/initialize_blockTMR.v                                                         *
 *                                                                                                  *
 * user    : lucas                                                                                  *
 * host    : DESKTOP-BFDSFP2                                                                        *
 * date    : 03/04/2022 20:08:44                                                                    *
 *                                                                                                  *
 * workdir : /mnt/c/Users/Lucas/Desktop/mopshub_triplication/triplicated/mopshub_top_canakari_ftrim/hdl *
 * cmd     : /mnt/c/Users/Lucas/Desktop/mopshub_triplication/tmrg-master/bin/tmrg -vv -c tmrg.cfg   *
 * tmrg rev:                                                                                        *
 *                                                                                                  *
 * src file: initialize_block.v                                                                     *
 *           Git SHA           : File not in git repository!                                        *
 *           Modification time : 2022-03-28 18:38:58                                                *
 *           File Size         : 1084                                                               *
 *           MD5 hash          : 0fdf1fe8f3b6199898cb8cd5de5feda8                                   *
 *                                                                                                  *
 ****************************************************************************************************/

module initialize_blockTMR(
  input wire [4:0] addrA ,
  input wire [4:0] addrB ,
  input wire [4:0] addrC ,
  output wire [15:0] data_initA ,
  output wire [15:0] data_initB ,
  output wire [15:0] data_initC 
);
reg  [15:0] data_init_regA ;
reg  [15:0] data_init_regB ;
reg  [15:0] data_init_regC ;
assign data_initA =  data_init_regA;
assign data_initB =  data_init_regB;
assign data_initC =  data_init_regC;

always @( * )
  begin
    case (addrA)
      5'b01111 : data_init_regA =  16'h0033;
      5'b01110 : data_init_regA =  16'h00E3;
      5'b00101 : data_init_regA =  16'h0000;
      5'b00100 : data_init_regA =  16'h0000;
      5'b10010 : data_init_regA =  16'h8070;
      5'b10001 : data_init_regA =  16'h0000;
      5'b10000 : data_init_regA =  16'h0000;
      default : data_init_regA =  16'h0000;
    endcase
  end

always @( * )
  begin
    case (addrB)
      5'b01111 : data_init_regB =  16'h0033;
      5'b01110 : data_init_regB =  16'h00E3;
      5'b00101 : data_init_regB =  16'h0000;
      5'b00100 : data_init_regB =  16'h0000;
      5'b10010 : data_init_regB =  16'h8070;
      5'b10001 : data_init_regB =  16'h0000;
      5'b10000 : data_init_regB =  16'h0000;
      default : data_init_regB =  16'h0000;
    endcase
  end

always @( * )
  begin
    case (addrC)
      5'b01111 : data_init_regC =  16'h0033;
      5'b01110 : data_init_regC =  16'h00E3;
      5'b00101 : data_init_regC =  16'h0000;
      5'b00100 : data_init_regC =  16'h0000;
      5'b10010 : data_init_regC =  16'h8070;
      5'b10001 : data_init_regC =  16'h0000;
      5'b10000 : data_init_regC =  16'h0000;
      default : data_init_regC =  16'h0000;
    endcase
  end
endmodule

