{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1513186323252 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1513186323252 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 13 15:32:03 2017 " "Processing started: Wed Dec 13 15:32:03 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1513186323252 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1513186323252 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projetoPessoal -c projetoPessoal " "Command: quartus_map --read_settings_files=on --write_settings_files=off projetoPessoal -c projetoPessoal" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1513186323252 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1513186323601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetopessoal.v 2 2 " "Found 2 design units, including 2 entities, in source file projetopessoal.v" { { "Info" "ISGN_ENTITY_NAME" "1 inicial " "Found entity 1: inicial" {  } { { "projetoPessoal.v" "" { Text "C:/altera/13.0sp1/verilog/projetoPessoal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513186323641 ""} { "Info" "ISGN_ENTITY_NAME" "2 projetoPessoal " "Found entity 2: projetoPessoal" {  } { { "projetoPessoal.v" "" { Text "C:/altera/13.0sp1/verilog/projetoPessoal.v" 100 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513186323641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513186323641 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "projetoPessoal " "Elaborating entity \"projetoPessoal\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1513186323667 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 projetoPessoal.v(104) " "Output port \"HEX0\" at projetoPessoal.v(104) has no driver" {  } { { "projetoPessoal.v" "" { Text "C:/altera/13.0sp1/verilog/projetoPessoal.v" 104 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1513186323667 "|projetoPessoal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inicial inicial:a " "Elaborating entity \"inicial\" for hierarchy \"inicial:a\"" {  } { { "projetoPessoal.v" "a" { Text "C:/altera/13.0sp1/verilog/projetoPessoal.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513186323670 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 projetoPessoal.v(12) " "Verilog HDL assignment warning at projetoPessoal.v(12): truncated value with size 3 to match size of target (2)" {  } { { "projetoPessoal.v" "" { Text "C:/altera/13.0sp1/verilog/projetoPessoal.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1513186323672 "|projetoPessoal|inicial:a"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 projetoPessoal.v(25) " "Verilog HDL assignment warning at projetoPessoal.v(25): truncated value with size 3 to match size of target (2)" {  } { { "projetoPessoal.v" "" { Text "C:/altera/13.0sp1/verilog/projetoPessoal.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1513186323672 "|projetoPessoal|inicial:a"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 projetoPessoal.v(27) " "Verilog HDL assignment warning at projetoPessoal.v(27): truncated value with size 3 to match size of target (2)" {  } { { "projetoPessoal.v" "" { Text "C:/altera/13.0sp1/verilog/projetoPessoal.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1513186323672 "|projetoPessoal|inicial:a"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 projetoPessoal.v(29) " "Verilog HDL assignment warning at projetoPessoal.v(29): truncated value with size 3 to match size of target (2)" {  } { { "projetoPessoal.v" "" { Text "C:/altera/13.0sp1/verilog/projetoPessoal.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1513186323672 "|projetoPessoal|inicial:a"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 projetoPessoal.v(31) " "Verilog HDL assignment warning at projetoPessoal.v(31): truncated value with size 3 to match size of target (2)" {  } { { "projetoPessoal.v" "" { Text "C:/altera/13.0sp1/verilog/projetoPessoal.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1513186323672 "|projetoPessoal|inicial:a"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 projetoPessoal.v(39) " "Verilog HDL assignment warning at projetoPessoal.v(39): truncated value with size 3 to match size of target (2)" {  } { { "projetoPessoal.v" "" { Text "C:/altera/13.0sp1/verilog/projetoPessoal.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1513186323672 "|projetoPessoal|inicial:a"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 projetoPessoal.v(41) " "Verilog HDL assignment warning at projetoPessoal.v(41): truncated value with size 3 to match size of target (2)" {  } { { "projetoPessoal.v" "" { Text "C:/altera/13.0sp1/verilog/projetoPessoal.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1513186323672 "|projetoPessoal|inicial:a"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 projetoPessoal.v(43) " "Verilog HDL assignment warning at projetoPessoal.v(43): truncated value with size 3 to match size of target (2)" {  } { { "projetoPessoal.v" "" { Text "C:/altera/13.0sp1/verilog/projetoPessoal.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1513186323672 "|projetoPessoal|inicial:a"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 projetoPessoal.v(45) " "Verilog HDL assignment warning at projetoPessoal.v(45): truncated value with size 3 to match size of target (2)" {  } { { "projetoPessoal.v" "" { Text "C:/altera/13.0sp1/verilog/projetoPessoal.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1513186323672 "|projetoPessoal|inicial:a"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 projetoPessoal.v(53) " "Verilog HDL assignment warning at projetoPessoal.v(53): truncated value with size 3 to match size of target (2)" {  } { { "projetoPessoal.v" "" { Text "C:/altera/13.0sp1/verilog/projetoPessoal.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1513186323672 "|projetoPessoal|inicial:a"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 projetoPessoal.v(55) " "Verilog HDL assignment warning at projetoPessoal.v(55): truncated value with size 3 to match size of target (2)" {  } { { "projetoPessoal.v" "" { Text "C:/altera/13.0sp1/verilog/projetoPessoal.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1513186323672 "|projetoPessoal|inicial:a"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 projetoPessoal.v(57) " "Verilog HDL assignment warning at projetoPessoal.v(57): truncated value with size 3 to match size of target (2)" {  } { { "projetoPessoal.v" "" { Text "C:/altera/13.0sp1/verilog/projetoPessoal.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1513186323672 "|projetoPessoal|inicial:a"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 projetoPessoal.v(59) " "Verilog HDL assignment warning at projetoPessoal.v(59): truncated value with size 3 to match size of target (2)" {  } { { "projetoPessoal.v" "" { Text "C:/altera/13.0sp1/verilog/projetoPessoal.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1513186323672 "|projetoPessoal|inicial:a"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 projetoPessoal.v(67) " "Verilog HDL assignment warning at projetoPessoal.v(67): truncated value with size 3 to match size of target (2)" {  } { { "projetoPessoal.v" "" { Text "C:/altera/13.0sp1/verilog/projetoPessoal.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1513186323673 "|projetoPessoal|inicial:a"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 projetoPessoal.v(69) " "Verilog HDL assignment warning at projetoPessoal.v(69): truncated value with size 3 to match size of target (2)" {  } { { "projetoPessoal.v" "" { Text "C:/altera/13.0sp1/verilog/projetoPessoal.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1513186323673 "|projetoPessoal|inicial:a"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 projetoPessoal.v(71) " "Verilog HDL assignment warning at projetoPessoal.v(71): truncated value with size 3 to match size of target (2)" {  } { { "projetoPessoal.v" "" { Text "C:/altera/13.0sp1/verilog/projetoPessoal.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1513186323673 "|projetoPessoal|inicial:a"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 projetoPessoal.v(73) " "Verilog HDL assignment warning at projetoPessoal.v(73): truncated value with size 3 to match size of target (2)" {  } { { "projetoPessoal.v" "" { Text "C:/altera/13.0sp1/verilog/projetoPessoal.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1513186323673 "|projetoPessoal|inicial:a"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "projetoPessoal.v(77) " "Verilog HDL Case Statement warning at projetoPessoal.v(77): case item expression never matches the case expression" {  } { { "projetoPessoal.v" "" { Text "C:/altera/13.0sp1/verilog/projetoPessoal.v" 77 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1513186323673 "|projetoPessoal|inicial:a"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 projetoPessoal.v(91) " "Verilog HDL assignment warning at projetoPessoal.v(91): truncated value with size 3 to match size of target (2)" {  } { { "projetoPessoal.v" "" { Text "C:/altera/13.0sp1/verilog/projetoPessoal.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1513186323673 "|projetoPessoal|inicial:a"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "projetoPessoal.v" "" { Text "C:/altera/13.0sp1/verilog/projetoPessoal.v" 103 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513186324001 "|projetoPessoal|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "projetoPessoal.v" "" { Text "C:/altera/13.0sp1/verilog/projetoPessoal.v" 104 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513186324001 "|projetoPessoal|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "projetoPessoal.v" "" { Text "C:/altera/13.0sp1/verilog/projetoPessoal.v" 104 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513186324001 "|projetoPessoal|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "projetoPessoal.v" "" { Text "C:/altera/13.0sp1/verilog/projetoPessoal.v" 104 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513186324001 "|projetoPessoal|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "projetoPessoal.v" "" { Text "C:/altera/13.0sp1/verilog/projetoPessoal.v" 104 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513186324001 "|projetoPessoal|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "projetoPessoal.v" "" { Text "C:/altera/13.0sp1/verilog/projetoPessoal.v" 104 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513186324001 "|projetoPessoal|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "projetoPessoal.v" "" { Text "C:/altera/13.0sp1/verilog/projetoPessoal.v" 104 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513186324001 "|projetoPessoal|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "projetoPessoal.v" "" { Text "C:/altera/13.0sp1/verilog/projetoPessoal.v" 104 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513186324001 "|projetoPessoal|HEX0[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1513186324001 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1513186324178 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513186324178 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "28 " "Implemented 28 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1513186324206 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1513186324206 ""} { "Info" "ICUT_CUT_TM_LCELLS" "11 " "Implemented 11 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1513186324206 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1513186324206 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "468 " "Peak virtual memory: 468 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1513186324221 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 13 15:32:04 2017 " "Processing ended: Wed Dec 13 15:32:04 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1513186324221 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1513186324221 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1513186324221 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1513186324221 ""}
