
tp_v0.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008298  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002e8  08008438  08008438  00018438  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08008720  08008720  00018720  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08008728  08008728  00018728  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800872c  0800872c  0001872c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000380  20000000  08008730  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000049e0  20000380  08008ab0  00020380  2**3
                  ALLOC
  8 ._user_heap_stack 00000600  20004d60  08008ab0  00024d60  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020380  2**0
                  CONTENTS, READONLY
 10 .debug_info   00041b4a  00000000  00000000  000203b0  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00008223  00000000  00000000  00061efa  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00013d48  00000000  00000000  0006a11d  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00001ba0  00000000  00000000  0007de68  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 000023c8  00000000  00000000  0007fa08  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   000108ce  00000000  00000000  00081dd0  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    00009630  00000000  00000000  0009269e  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  0009bcce  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00005884  00000000  00000000  0009bd4c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000380 	.word	0x20000380
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08008420 	.word	0x08008420

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000384 	.word	0x20000384
 80001dc:	08008420 	.word	0x08008420

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003ce:	f1a4 0401 	sub.w	r4, r4, #1
 80003d2:	d1e9      	bne.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f092 0f00 	teq	r2, #0
 800057a:	bf14      	ite	ne
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	4770      	bxeq	lr
 8000582:	b530      	push	{r4, r5, lr}
 8000584:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000588:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800058c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000590:	e720      	b.n	80003d4 <__adddf3+0x138>
 8000592:	bf00      	nop

08000594 <__aeabi_ul2d>:
 8000594:	ea50 0201 	orrs.w	r2, r0, r1
 8000598:	bf08      	it	eq
 800059a:	4770      	bxeq	lr
 800059c:	b530      	push	{r4, r5, lr}
 800059e:	f04f 0500 	mov.w	r5, #0
 80005a2:	e00a      	b.n	80005ba <__aeabi_l2d+0x16>

080005a4 <__aeabi_l2d>:
 80005a4:	ea50 0201 	orrs.w	r2, r0, r1
 80005a8:	bf08      	it	eq
 80005aa:	4770      	bxeq	lr
 80005ac:	b530      	push	{r4, r5, lr}
 80005ae:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005b2:	d502      	bpl.n	80005ba <__aeabi_l2d+0x16>
 80005b4:	4240      	negs	r0, r0
 80005b6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005ba:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005be:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005c2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005c6:	f43f aedc 	beq.w	8000382 <__adddf3+0xe6>
 80005ca:	f04f 0203 	mov.w	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005e2:	f1c2 0320 	rsb	r3, r2, #32
 80005e6:	fa00 fc03 	lsl.w	ip, r0, r3
 80005ea:	fa20 f002 	lsr.w	r0, r0, r2
 80005ee:	fa01 fe03 	lsl.w	lr, r1, r3
 80005f2:	ea40 000e 	orr.w	r0, r0, lr
 80005f6:	fa21 f102 	lsr.w	r1, r1, r2
 80005fa:	4414      	add	r4, r2
 80005fc:	e6c1      	b.n	8000382 <__adddf3+0xe6>
 80005fe:	bf00      	nop

08000600 <__aeabi_dmul>:
 8000600:	b570      	push	{r4, r5, r6, lr}
 8000602:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000606:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800060a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800060e:	bf1d      	ittte	ne
 8000610:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000614:	ea94 0f0c 	teqne	r4, ip
 8000618:	ea95 0f0c 	teqne	r5, ip
 800061c:	f000 f8de 	bleq	80007dc <__aeabi_dmul+0x1dc>
 8000620:	442c      	add	r4, r5
 8000622:	ea81 0603 	eor.w	r6, r1, r3
 8000626:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800062a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800062e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000632:	bf18      	it	ne
 8000634:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000638:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800063c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000640:	d038      	beq.n	80006b4 <__aeabi_dmul+0xb4>
 8000642:	fba0 ce02 	umull	ip, lr, r0, r2
 8000646:	f04f 0500 	mov.w	r5, #0
 800064a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800064e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000652:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000656:	f04f 0600 	mov.w	r6, #0
 800065a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800065e:	f09c 0f00 	teq	ip, #0
 8000662:	bf18      	it	ne
 8000664:	f04e 0e01 	orrne.w	lr, lr, #1
 8000668:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800066c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000670:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000674:	d204      	bcs.n	8000680 <__aeabi_dmul+0x80>
 8000676:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800067a:	416d      	adcs	r5, r5
 800067c:	eb46 0606 	adc.w	r6, r6, r6
 8000680:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000684:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000688:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800068c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000690:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000694:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000698:	bf88      	it	hi
 800069a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800069e:	d81e      	bhi.n	80006de <__aeabi_dmul+0xde>
 80006a0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006a4:	bf08      	it	eq
 80006a6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006aa:	f150 0000 	adcs.w	r0, r0, #0
 80006ae:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b8:	ea46 0101 	orr.w	r1, r6, r1
 80006bc:	ea40 0002 	orr.w	r0, r0, r2
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c8:	bfc2      	ittt	gt
 80006ca:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006ce:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006d2:	bd70      	popgt	{r4, r5, r6, pc}
 80006d4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d8:	f04f 0e00 	mov.w	lr, #0
 80006dc:	3c01      	subs	r4, #1
 80006de:	f300 80ab 	bgt.w	8000838 <__aeabi_dmul+0x238>
 80006e2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006e6:	bfde      	ittt	le
 80006e8:	2000      	movle	r0, #0
 80006ea:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006ee:	bd70      	pople	{r4, r5, r6, pc}
 80006f0:	f1c4 0400 	rsb	r4, r4, #0
 80006f4:	3c20      	subs	r4, #32
 80006f6:	da35      	bge.n	8000764 <__aeabi_dmul+0x164>
 80006f8:	340c      	adds	r4, #12
 80006fa:	dc1b      	bgt.n	8000734 <__aeabi_dmul+0x134>
 80006fc:	f104 0414 	add.w	r4, r4, #20
 8000700:	f1c4 0520 	rsb	r5, r4, #32
 8000704:	fa00 f305 	lsl.w	r3, r0, r5
 8000708:	fa20 f004 	lsr.w	r0, r0, r4
 800070c:	fa01 f205 	lsl.w	r2, r1, r5
 8000710:	ea40 0002 	orr.w	r0, r0, r2
 8000714:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000718:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800071c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000720:	fa21 f604 	lsr.w	r6, r1, r4
 8000724:	eb42 0106 	adc.w	r1, r2, r6
 8000728:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800072c:	bf08      	it	eq
 800072e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000732:	bd70      	pop	{r4, r5, r6, pc}
 8000734:	f1c4 040c 	rsb	r4, r4, #12
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f304 	lsl.w	r3, r0, r4
 8000740:	fa20 f005 	lsr.w	r0, r0, r5
 8000744:	fa01 f204 	lsl.w	r2, r1, r4
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000750:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000754:	f141 0100 	adc.w	r1, r1, #0
 8000758:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800075c:	bf08      	it	eq
 800075e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000762:	bd70      	pop	{r4, r5, r6, pc}
 8000764:	f1c4 0520 	rsb	r5, r4, #32
 8000768:	fa00 f205 	lsl.w	r2, r0, r5
 800076c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000770:	fa20 f304 	lsr.w	r3, r0, r4
 8000774:	fa01 f205 	lsl.w	r2, r1, r5
 8000778:	ea43 0302 	orr.w	r3, r3, r2
 800077c:	fa21 f004 	lsr.w	r0, r1, r4
 8000780:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000784:	fa21 f204 	lsr.w	r2, r1, r4
 8000788:	ea20 0002 	bic.w	r0, r0, r2
 800078c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f094 0f00 	teq	r4, #0
 80007a0:	d10f      	bne.n	80007c2 <__aeabi_dmul+0x1c2>
 80007a2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007a6:	0040      	lsls	r0, r0, #1
 80007a8:	eb41 0101 	adc.w	r1, r1, r1
 80007ac:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b0:	bf08      	it	eq
 80007b2:	3c01      	subeq	r4, #1
 80007b4:	d0f7      	beq.n	80007a6 <__aeabi_dmul+0x1a6>
 80007b6:	ea41 0106 	orr.w	r1, r1, r6
 80007ba:	f095 0f00 	teq	r5, #0
 80007be:	bf18      	it	ne
 80007c0:	4770      	bxne	lr
 80007c2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007c6:	0052      	lsls	r2, r2, #1
 80007c8:	eb43 0303 	adc.w	r3, r3, r3
 80007cc:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d0:	bf08      	it	eq
 80007d2:	3d01      	subeq	r5, #1
 80007d4:	d0f7      	beq.n	80007c6 <__aeabi_dmul+0x1c6>
 80007d6:	ea43 0306 	orr.w	r3, r3, r6
 80007da:	4770      	bx	lr
 80007dc:	ea94 0f0c 	teq	r4, ip
 80007e0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007e4:	bf18      	it	ne
 80007e6:	ea95 0f0c 	teqne	r5, ip
 80007ea:	d00c      	beq.n	8000806 <__aeabi_dmul+0x206>
 80007ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f0:	bf18      	it	ne
 80007f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007f6:	d1d1      	bne.n	800079c <__aeabi_dmul+0x19c>
 80007f8:	ea81 0103 	eor.w	r1, r1, r3
 80007fc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000800:	f04f 0000 	mov.w	r0, #0
 8000804:	bd70      	pop	{r4, r5, r6, pc}
 8000806:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800080a:	bf06      	itte	eq
 800080c:	4610      	moveq	r0, r2
 800080e:	4619      	moveq	r1, r3
 8000810:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000814:	d019      	beq.n	800084a <__aeabi_dmul+0x24a>
 8000816:	ea94 0f0c 	teq	r4, ip
 800081a:	d102      	bne.n	8000822 <__aeabi_dmul+0x222>
 800081c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000820:	d113      	bne.n	800084a <__aeabi_dmul+0x24a>
 8000822:	ea95 0f0c 	teq	r5, ip
 8000826:	d105      	bne.n	8000834 <__aeabi_dmul+0x234>
 8000828:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800082c:	bf1c      	itt	ne
 800082e:	4610      	movne	r0, r2
 8000830:	4619      	movne	r1, r3
 8000832:	d10a      	bne.n	800084a <__aeabi_dmul+0x24a>
 8000834:	ea81 0103 	eor.w	r1, r1, r3
 8000838:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800083c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000840:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000844:	f04f 0000 	mov.w	r0, #0
 8000848:	bd70      	pop	{r4, r5, r6, pc}
 800084a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800084e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000852:	bd70      	pop	{r4, r5, r6, pc}

08000854 <__aeabi_ddiv>:
 8000854:	b570      	push	{r4, r5, r6, lr}
 8000856:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800085a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800085e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000862:	bf1d      	ittte	ne
 8000864:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000868:	ea94 0f0c 	teqne	r4, ip
 800086c:	ea95 0f0c 	teqne	r5, ip
 8000870:	f000 f8a7 	bleq	80009c2 <__aeabi_ddiv+0x16e>
 8000874:	eba4 0405 	sub.w	r4, r4, r5
 8000878:	ea81 0e03 	eor.w	lr, r1, r3
 800087c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000880:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000884:	f000 8088 	beq.w	8000998 <__aeabi_ddiv+0x144>
 8000888:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800088c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000890:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000894:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000898:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800089c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008a4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008ac:	429d      	cmp	r5, r3
 80008ae:	bf08      	it	eq
 80008b0:	4296      	cmpeq	r6, r2
 80008b2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008b6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008ba:	d202      	bcs.n	80008c2 <__aeabi_ddiv+0x6e>
 80008bc:	085b      	lsrs	r3, r3, #1
 80008be:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c2:	1ab6      	subs	r6, r6, r2
 80008c4:	eb65 0503 	sbc.w	r5, r5, r3
 80008c8:	085b      	lsrs	r3, r3, #1
 80008ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ce:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008d2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000930:	ea55 0e06 	orrs.w	lr, r5, r6
 8000934:	d018      	beq.n	8000968 <__aeabi_ddiv+0x114>
 8000936:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800093a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800093e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000942:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000946:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800094a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800094e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000952:	d1c0      	bne.n	80008d6 <__aeabi_ddiv+0x82>
 8000954:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000958:	d10b      	bne.n	8000972 <__aeabi_ddiv+0x11e>
 800095a:	ea41 0100 	orr.w	r1, r1, r0
 800095e:	f04f 0000 	mov.w	r0, #0
 8000962:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000966:	e7b6      	b.n	80008d6 <__aeabi_ddiv+0x82>
 8000968:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800096c:	bf04      	itt	eq
 800096e:	4301      	orreq	r1, r0
 8000970:	2000      	moveq	r0, #0
 8000972:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000976:	bf88      	it	hi
 8000978:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800097c:	f63f aeaf 	bhi.w	80006de <__aeabi_dmul+0xde>
 8000980:	ebb5 0c03 	subs.w	ip, r5, r3
 8000984:	bf04      	itt	eq
 8000986:	ebb6 0c02 	subseq.w	ip, r6, r2
 800098a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800098e:	f150 0000 	adcs.w	r0, r0, #0
 8000992:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000996:	bd70      	pop	{r4, r5, r6, pc}
 8000998:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800099c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009a4:	bfc2      	ittt	gt
 80009a6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009aa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	popgt	{r4, r5, r6, pc}
 80009b0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009b4:	f04f 0e00 	mov.w	lr, #0
 80009b8:	3c01      	subs	r4, #1
 80009ba:	e690      	b.n	80006de <__aeabi_dmul+0xde>
 80009bc:	ea45 0e06 	orr.w	lr, r5, r6
 80009c0:	e68d      	b.n	80006de <__aeabi_dmul+0xde>
 80009c2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009c6:	ea94 0f0c 	teq	r4, ip
 80009ca:	bf08      	it	eq
 80009cc:	ea95 0f0c 	teqeq	r5, ip
 80009d0:	f43f af3b 	beq.w	800084a <__aeabi_dmul+0x24a>
 80009d4:	ea94 0f0c 	teq	r4, ip
 80009d8:	d10a      	bne.n	80009f0 <__aeabi_ddiv+0x19c>
 80009da:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009de:	f47f af34 	bne.w	800084a <__aeabi_dmul+0x24a>
 80009e2:	ea95 0f0c 	teq	r5, ip
 80009e6:	f47f af25 	bne.w	8000834 <__aeabi_dmul+0x234>
 80009ea:	4610      	mov	r0, r2
 80009ec:	4619      	mov	r1, r3
 80009ee:	e72c      	b.n	800084a <__aeabi_dmul+0x24a>
 80009f0:	ea95 0f0c 	teq	r5, ip
 80009f4:	d106      	bne.n	8000a04 <__aeabi_ddiv+0x1b0>
 80009f6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009fa:	f43f aefd 	beq.w	80007f8 <__aeabi_dmul+0x1f8>
 80009fe:	4610      	mov	r0, r2
 8000a00:	4619      	mov	r1, r3
 8000a02:	e722      	b.n	800084a <__aeabi_dmul+0x24a>
 8000a04:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a08:	bf18      	it	ne
 8000a0a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a0e:	f47f aec5 	bne.w	800079c <__aeabi_dmul+0x19c>
 8000a12:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a16:	f47f af0d 	bne.w	8000834 <__aeabi_dmul+0x234>
 8000a1a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a1e:	f47f aeeb 	bne.w	80007f8 <__aeabi_dmul+0x1f8>
 8000a22:	e712      	b.n	800084a <__aeabi_dmul+0x24a>

08000a24 <__gedf2>:
 8000a24:	f04f 3cff 	mov.w	ip, #4294967295
 8000a28:	e006      	b.n	8000a38 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__ledf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	e002      	b.n	8000a38 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__cmpdf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a44:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a48:	bf18      	it	ne
 8000a4a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a4e:	d01b      	beq.n	8000a88 <__cmpdf2+0x54>
 8000a50:	b001      	add	sp, #4
 8000a52:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a56:	bf0c      	ite	eq
 8000a58:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a5c:	ea91 0f03 	teqne	r1, r3
 8000a60:	bf02      	ittt	eq
 8000a62:	ea90 0f02 	teqeq	r0, r2
 8000a66:	2000      	moveq	r0, #0
 8000a68:	4770      	bxeq	lr
 8000a6a:	f110 0f00 	cmn.w	r0, #0
 8000a6e:	ea91 0f03 	teq	r1, r3
 8000a72:	bf58      	it	pl
 8000a74:	4299      	cmppl	r1, r3
 8000a76:	bf08      	it	eq
 8000a78:	4290      	cmpeq	r0, r2
 8000a7a:	bf2c      	ite	cs
 8000a7c:	17d8      	asrcs	r0, r3, #31
 8000a7e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a82:	f040 0001 	orr.w	r0, r0, #1
 8000a86:	4770      	bx	lr
 8000a88:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a8c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a90:	d102      	bne.n	8000a98 <__cmpdf2+0x64>
 8000a92:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a96:	d107      	bne.n	8000aa8 <__cmpdf2+0x74>
 8000a98:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a9c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa0:	d1d6      	bne.n	8000a50 <__cmpdf2+0x1c>
 8000aa2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aa6:	d0d3      	beq.n	8000a50 <__cmpdf2+0x1c>
 8000aa8:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aac:	4770      	bx	lr
 8000aae:	bf00      	nop

08000ab0 <__aeabi_cdrcmple>:
 8000ab0:	4684      	mov	ip, r0
 8000ab2:	4610      	mov	r0, r2
 8000ab4:	4662      	mov	r2, ip
 8000ab6:	468c      	mov	ip, r1
 8000ab8:	4619      	mov	r1, r3
 8000aba:	4663      	mov	r3, ip
 8000abc:	e000      	b.n	8000ac0 <__aeabi_cdcmpeq>
 8000abe:	bf00      	nop

08000ac0 <__aeabi_cdcmpeq>:
 8000ac0:	b501      	push	{r0, lr}
 8000ac2:	f7ff ffb7 	bl	8000a34 <__cmpdf2>
 8000ac6:	2800      	cmp	r0, #0
 8000ac8:	bf48      	it	mi
 8000aca:	f110 0f00 	cmnmi.w	r0, #0
 8000ace:	bd01      	pop	{r0, pc}

08000ad0 <__aeabi_dcmpeq>:
 8000ad0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad4:	f7ff fff4 	bl	8000ac0 <__aeabi_cdcmpeq>
 8000ad8:	bf0c      	ite	eq
 8000ada:	2001      	moveq	r0, #1
 8000adc:	2000      	movne	r0, #0
 8000ade:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae2:	bf00      	nop

08000ae4 <__aeabi_dcmplt>:
 8000ae4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae8:	f7ff ffea 	bl	8000ac0 <__aeabi_cdcmpeq>
 8000aec:	bf34      	ite	cc
 8000aee:	2001      	movcc	r0, #1
 8000af0:	2000      	movcs	r0, #0
 8000af2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000af6:	bf00      	nop

08000af8 <__aeabi_dcmple>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff ffe0 	bl	8000ac0 <__aeabi_cdcmpeq>
 8000b00:	bf94      	ite	ls
 8000b02:	2001      	movls	r0, #1
 8000b04:	2000      	movhi	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmpge>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffce 	bl	8000ab0 <__aeabi_cdrcmple>
 8000b14:	bf94      	ite	ls
 8000b16:	2001      	movls	r0, #1
 8000b18:	2000      	movhi	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmpgt>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffc4 	bl	8000ab0 <__aeabi_cdrcmple>
 8000b28:	bf34      	ite	cc
 8000b2a:	2001      	movcc	r0, #1
 8000b2c:	2000      	movcs	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpun>:
 8000b34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b3c:	d102      	bne.n	8000b44 <__aeabi_dcmpun+0x10>
 8000b3e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b42:	d10a      	bne.n	8000b5a <__aeabi_dcmpun+0x26>
 8000b44:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b4c:	d102      	bne.n	8000b54 <__aeabi_dcmpun+0x20>
 8000b4e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b52:	d102      	bne.n	8000b5a <__aeabi_dcmpun+0x26>
 8000b54:	f04f 0000 	mov.w	r0, #0
 8000b58:	4770      	bx	lr
 8000b5a:	f04f 0001 	mov.w	r0, #1
 8000b5e:	4770      	bx	lr

08000b60 <__aeabi_d2iz>:
 8000b60:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b64:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b68:	d215      	bcs.n	8000b96 <__aeabi_d2iz+0x36>
 8000b6a:	d511      	bpl.n	8000b90 <__aeabi_d2iz+0x30>
 8000b6c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b70:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b74:	d912      	bls.n	8000b9c <__aeabi_d2iz+0x3c>
 8000b76:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b7a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b7e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b82:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b86:	fa23 f002 	lsr.w	r0, r3, r2
 8000b8a:	bf18      	it	ne
 8000b8c:	4240      	negne	r0, r0
 8000b8e:	4770      	bx	lr
 8000b90:	f04f 0000 	mov.w	r0, #0
 8000b94:	4770      	bx	lr
 8000b96:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b9a:	d105      	bne.n	8000ba8 <__aeabi_d2iz+0x48>
 8000b9c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba0:	bf08      	it	eq
 8000ba2:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	bf00      	nop

08000bb0 <__aeabi_uldivmod>:
 8000bb0:	b953      	cbnz	r3, 8000bc8 <__aeabi_uldivmod+0x18>
 8000bb2:	b94a      	cbnz	r2, 8000bc8 <__aeabi_uldivmod+0x18>
 8000bb4:	2900      	cmp	r1, #0
 8000bb6:	bf08      	it	eq
 8000bb8:	2800      	cmpeq	r0, #0
 8000bba:	bf1c      	itt	ne
 8000bbc:	f04f 31ff 	movne.w	r1, #4294967295
 8000bc0:	f04f 30ff 	movne.w	r0, #4294967295
 8000bc4:	f000 b97a 	b.w	8000ebc <__aeabi_idiv0>
 8000bc8:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bcc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bd0:	f000 f806 	bl	8000be0 <__udivmoddi4>
 8000bd4:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bdc:	b004      	add	sp, #16
 8000bde:	4770      	bx	lr

08000be0 <__udivmoddi4>:
 8000be0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000be4:	468c      	mov	ip, r1
 8000be6:	460d      	mov	r5, r1
 8000be8:	4604      	mov	r4, r0
 8000bea:	9e08      	ldr	r6, [sp, #32]
 8000bec:	2b00      	cmp	r3, #0
 8000bee:	d151      	bne.n	8000c94 <__udivmoddi4+0xb4>
 8000bf0:	428a      	cmp	r2, r1
 8000bf2:	4617      	mov	r7, r2
 8000bf4:	d96d      	bls.n	8000cd2 <__udivmoddi4+0xf2>
 8000bf6:	fab2 fe82 	clz	lr, r2
 8000bfa:	f1be 0f00 	cmp.w	lr, #0
 8000bfe:	d00b      	beq.n	8000c18 <__udivmoddi4+0x38>
 8000c00:	f1ce 0c20 	rsb	ip, lr, #32
 8000c04:	fa01 f50e 	lsl.w	r5, r1, lr
 8000c08:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000c0c:	fa02 f70e 	lsl.w	r7, r2, lr
 8000c10:	ea4c 0c05 	orr.w	ip, ip, r5
 8000c14:	fa00 f40e 	lsl.w	r4, r0, lr
 8000c18:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000c1c:	0c25      	lsrs	r5, r4, #16
 8000c1e:	fbbc f8fa 	udiv	r8, ip, sl
 8000c22:	fa1f f987 	uxth.w	r9, r7
 8000c26:	fb0a cc18 	mls	ip, sl, r8, ip
 8000c2a:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000c2e:	fb08 f309 	mul.w	r3, r8, r9
 8000c32:	42ab      	cmp	r3, r5
 8000c34:	d90a      	bls.n	8000c4c <__udivmoddi4+0x6c>
 8000c36:	19ed      	adds	r5, r5, r7
 8000c38:	f108 32ff 	add.w	r2, r8, #4294967295
 8000c3c:	f080 8123 	bcs.w	8000e86 <__udivmoddi4+0x2a6>
 8000c40:	42ab      	cmp	r3, r5
 8000c42:	f240 8120 	bls.w	8000e86 <__udivmoddi4+0x2a6>
 8000c46:	f1a8 0802 	sub.w	r8, r8, #2
 8000c4a:	443d      	add	r5, r7
 8000c4c:	1aed      	subs	r5, r5, r3
 8000c4e:	b2a4      	uxth	r4, r4
 8000c50:	fbb5 f0fa 	udiv	r0, r5, sl
 8000c54:	fb0a 5510 	mls	r5, sl, r0, r5
 8000c58:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000c5c:	fb00 f909 	mul.w	r9, r0, r9
 8000c60:	45a1      	cmp	r9, r4
 8000c62:	d909      	bls.n	8000c78 <__udivmoddi4+0x98>
 8000c64:	19e4      	adds	r4, r4, r7
 8000c66:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c6a:	f080 810a 	bcs.w	8000e82 <__udivmoddi4+0x2a2>
 8000c6e:	45a1      	cmp	r9, r4
 8000c70:	f240 8107 	bls.w	8000e82 <__udivmoddi4+0x2a2>
 8000c74:	3802      	subs	r0, #2
 8000c76:	443c      	add	r4, r7
 8000c78:	eba4 0409 	sub.w	r4, r4, r9
 8000c7c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000c80:	2100      	movs	r1, #0
 8000c82:	2e00      	cmp	r6, #0
 8000c84:	d061      	beq.n	8000d4a <__udivmoddi4+0x16a>
 8000c86:	fa24 f40e 	lsr.w	r4, r4, lr
 8000c8a:	2300      	movs	r3, #0
 8000c8c:	6034      	str	r4, [r6, #0]
 8000c8e:	6073      	str	r3, [r6, #4]
 8000c90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c94:	428b      	cmp	r3, r1
 8000c96:	d907      	bls.n	8000ca8 <__udivmoddi4+0xc8>
 8000c98:	2e00      	cmp	r6, #0
 8000c9a:	d054      	beq.n	8000d46 <__udivmoddi4+0x166>
 8000c9c:	2100      	movs	r1, #0
 8000c9e:	e886 0021 	stmia.w	r6, {r0, r5}
 8000ca2:	4608      	mov	r0, r1
 8000ca4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ca8:	fab3 f183 	clz	r1, r3
 8000cac:	2900      	cmp	r1, #0
 8000cae:	f040 808e 	bne.w	8000dce <__udivmoddi4+0x1ee>
 8000cb2:	42ab      	cmp	r3, r5
 8000cb4:	d302      	bcc.n	8000cbc <__udivmoddi4+0xdc>
 8000cb6:	4282      	cmp	r2, r0
 8000cb8:	f200 80fa 	bhi.w	8000eb0 <__udivmoddi4+0x2d0>
 8000cbc:	1a84      	subs	r4, r0, r2
 8000cbe:	eb65 0503 	sbc.w	r5, r5, r3
 8000cc2:	2001      	movs	r0, #1
 8000cc4:	46ac      	mov	ip, r5
 8000cc6:	2e00      	cmp	r6, #0
 8000cc8:	d03f      	beq.n	8000d4a <__udivmoddi4+0x16a>
 8000cca:	e886 1010 	stmia.w	r6, {r4, ip}
 8000cce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cd2:	b912      	cbnz	r2, 8000cda <__udivmoddi4+0xfa>
 8000cd4:	2701      	movs	r7, #1
 8000cd6:	fbb7 f7f2 	udiv	r7, r7, r2
 8000cda:	fab7 fe87 	clz	lr, r7
 8000cde:	f1be 0f00 	cmp.w	lr, #0
 8000ce2:	d134      	bne.n	8000d4e <__udivmoddi4+0x16e>
 8000ce4:	1beb      	subs	r3, r5, r7
 8000ce6:	0c3a      	lsrs	r2, r7, #16
 8000ce8:	fa1f fc87 	uxth.w	ip, r7
 8000cec:	2101      	movs	r1, #1
 8000cee:	fbb3 f8f2 	udiv	r8, r3, r2
 8000cf2:	0c25      	lsrs	r5, r4, #16
 8000cf4:	fb02 3318 	mls	r3, r2, r8, r3
 8000cf8:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000cfc:	fb0c f308 	mul.w	r3, ip, r8
 8000d00:	42ab      	cmp	r3, r5
 8000d02:	d907      	bls.n	8000d14 <__udivmoddi4+0x134>
 8000d04:	19ed      	adds	r5, r5, r7
 8000d06:	f108 30ff 	add.w	r0, r8, #4294967295
 8000d0a:	d202      	bcs.n	8000d12 <__udivmoddi4+0x132>
 8000d0c:	42ab      	cmp	r3, r5
 8000d0e:	f200 80d1 	bhi.w	8000eb4 <__udivmoddi4+0x2d4>
 8000d12:	4680      	mov	r8, r0
 8000d14:	1aed      	subs	r5, r5, r3
 8000d16:	b2a3      	uxth	r3, r4
 8000d18:	fbb5 f0f2 	udiv	r0, r5, r2
 8000d1c:	fb02 5510 	mls	r5, r2, r0, r5
 8000d20:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000d24:	fb0c fc00 	mul.w	ip, ip, r0
 8000d28:	45a4      	cmp	ip, r4
 8000d2a:	d907      	bls.n	8000d3c <__udivmoddi4+0x15c>
 8000d2c:	19e4      	adds	r4, r4, r7
 8000d2e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d32:	d202      	bcs.n	8000d3a <__udivmoddi4+0x15a>
 8000d34:	45a4      	cmp	ip, r4
 8000d36:	f200 80b8 	bhi.w	8000eaa <__udivmoddi4+0x2ca>
 8000d3a:	4618      	mov	r0, r3
 8000d3c:	eba4 040c 	sub.w	r4, r4, ip
 8000d40:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000d44:	e79d      	b.n	8000c82 <__udivmoddi4+0xa2>
 8000d46:	4631      	mov	r1, r6
 8000d48:	4630      	mov	r0, r6
 8000d4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d4e:	f1ce 0420 	rsb	r4, lr, #32
 8000d52:	fa05 f30e 	lsl.w	r3, r5, lr
 8000d56:	fa07 f70e 	lsl.w	r7, r7, lr
 8000d5a:	fa20 f804 	lsr.w	r8, r0, r4
 8000d5e:	0c3a      	lsrs	r2, r7, #16
 8000d60:	fa25 f404 	lsr.w	r4, r5, r4
 8000d64:	ea48 0803 	orr.w	r8, r8, r3
 8000d68:	fbb4 f1f2 	udiv	r1, r4, r2
 8000d6c:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000d70:	fb02 4411 	mls	r4, r2, r1, r4
 8000d74:	fa1f fc87 	uxth.w	ip, r7
 8000d78:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 8000d7c:	fb01 f30c 	mul.w	r3, r1, ip
 8000d80:	42ab      	cmp	r3, r5
 8000d82:	fa00 f40e 	lsl.w	r4, r0, lr
 8000d86:	d909      	bls.n	8000d9c <__udivmoddi4+0x1bc>
 8000d88:	19ed      	adds	r5, r5, r7
 8000d8a:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d8e:	f080 808a 	bcs.w	8000ea6 <__udivmoddi4+0x2c6>
 8000d92:	42ab      	cmp	r3, r5
 8000d94:	f240 8087 	bls.w	8000ea6 <__udivmoddi4+0x2c6>
 8000d98:	3902      	subs	r1, #2
 8000d9a:	443d      	add	r5, r7
 8000d9c:	1aeb      	subs	r3, r5, r3
 8000d9e:	fa1f f588 	uxth.w	r5, r8
 8000da2:	fbb3 f0f2 	udiv	r0, r3, r2
 8000da6:	fb02 3310 	mls	r3, r2, r0, r3
 8000daa:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000dae:	fb00 f30c 	mul.w	r3, r0, ip
 8000db2:	42ab      	cmp	r3, r5
 8000db4:	d907      	bls.n	8000dc6 <__udivmoddi4+0x1e6>
 8000db6:	19ed      	adds	r5, r5, r7
 8000db8:	f100 38ff 	add.w	r8, r0, #4294967295
 8000dbc:	d26f      	bcs.n	8000e9e <__udivmoddi4+0x2be>
 8000dbe:	42ab      	cmp	r3, r5
 8000dc0:	d96d      	bls.n	8000e9e <__udivmoddi4+0x2be>
 8000dc2:	3802      	subs	r0, #2
 8000dc4:	443d      	add	r5, r7
 8000dc6:	1aeb      	subs	r3, r5, r3
 8000dc8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000dcc:	e78f      	b.n	8000cee <__udivmoddi4+0x10e>
 8000dce:	f1c1 0720 	rsb	r7, r1, #32
 8000dd2:	fa22 f807 	lsr.w	r8, r2, r7
 8000dd6:	408b      	lsls	r3, r1
 8000dd8:	fa05 f401 	lsl.w	r4, r5, r1
 8000ddc:	ea48 0303 	orr.w	r3, r8, r3
 8000de0:	fa20 fe07 	lsr.w	lr, r0, r7
 8000de4:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000de8:	40fd      	lsrs	r5, r7
 8000dea:	ea4e 0e04 	orr.w	lr, lr, r4
 8000dee:	fbb5 f9fc 	udiv	r9, r5, ip
 8000df2:	ea4f 441e 	mov.w	r4, lr, lsr #16
 8000df6:	fb0c 5519 	mls	r5, ip, r9, r5
 8000dfa:	fa1f f883 	uxth.w	r8, r3
 8000dfe:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000e02:	fb09 f408 	mul.w	r4, r9, r8
 8000e06:	42ac      	cmp	r4, r5
 8000e08:	fa02 f201 	lsl.w	r2, r2, r1
 8000e0c:	fa00 fa01 	lsl.w	sl, r0, r1
 8000e10:	d908      	bls.n	8000e24 <__udivmoddi4+0x244>
 8000e12:	18ed      	adds	r5, r5, r3
 8000e14:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e18:	d243      	bcs.n	8000ea2 <__udivmoddi4+0x2c2>
 8000e1a:	42ac      	cmp	r4, r5
 8000e1c:	d941      	bls.n	8000ea2 <__udivmoddi4+0x2c2>
 8000e1e:	f1a9 0902 	sub.w	r9, r9, #2
 8000e22:	441d      	add	r5, r3
 8000e24:	1b2d      	subs	r5, r5, r4
 8000e26:	fa1f fe8e 	uxth.w	lr, lr
 8000e2a:	fbb5 f0fc 	udiv	r0, r5, ip
 8000e2e:	fb0c 5510 	mls	r5, ip, r0, r5
 8000e32:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000e36:	fb00 f808 	mul.w	r8, r0, r8
 8000e3a:	45a0      	cmp	r8, r4
 8000e3c:	d907      	bls.n	8000e4e <__udivmoddi4+0x26e>
 8000e3e:	18e4      	adds	r4, r4, r3
 8000e40:	f100 35ff 	add.w	r5, r0, #4294967295
 8000e44:	d229      	bcs.n	8000e9a <__udivmoddi4+0x2ba>
 8000e46:	45a0      	cmp	r8, r4
 8000e48:	d927      	bls.n	8000e9a <__udivmoddi4+0x2ba>
 8000e4a:	3802      	subs	r0, #2
 8000e4c:	441c      	add	r4, r3
 8000e4e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e52:	eba4 0408 	sub.w	r4, r4, r8
 8000e56:	fba0 8902 	umull	r8, r9, r0, r2
 8000e5a:	454c      	cmp	r4, r9
 8000e5c:	46c6      	mov	lr, r8
 8000e5e:	464d      	mov	r5, r9
 8000e60:	d315      	bcc.n	8000e8e <__udivmoddi4+0x2ae>
 8000e62:	d012      	beq.n	8000e8a <__udivmoddi4+0x2aa>
 8000e64:	b156      	cbz	r6, 8000e7c <__udivmoddi4+0x29c>
 8000e66:	ebba 030e 	subs.w	r3, sl, lr
 8000e6a:	eb64 0405 	sbc.w	r4, r4, r5
 8000e6e:	fa04 f707 	lsl.w	r7, r4, r7
 8000e72:	40cb      	lsrs	r3, r1
 8000e74:	431f      	orrs	r7, r3
 8000e76:	40cc      	lsrs	r4, r1
 8000e78:	6037      	str	r7, [r6, #0]
 8000e7a:	6074      	str	r4, [r6, #4]
 8000e7c:	2100      	movs	r1, #0
 8000e7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e82:	4618      	mov	r0, r3
 8000e84:	e6f8      	b.n	8000c78 <__udivmoddi4+0x98>
 8000e86:	4690      	mov	r8, r2
 8000e88:	e6e0      	b.n	8000c4c <__udivmoddi4+0x6c>
 8000e8a:	45c2      	cmp	sl, r8
 8000e8c:	d2ea      	bcs.n	8000e64 <__udivmoddi4+0x284>
 8000e8e:	ebb8 0e02 	subs.w	lr, r8, r2
 8000e92:	eb69 0503 	sbc.w	r5, r9, r3
 8000e96:	3801      	subs	r0, #1
 8000e98:	e7e4      	b.n	8000e64 <__udivmoddi4+0x284>
 8000e9a:	4628      	mov	r0, r5
 8000e9c:	e7d7      	b.n	8000e4e <__udivmoddi4+0x26e>
 8000e9e:	4640      	mov	r0, r8
 8000ea0:	e791      	b.n	8000dc6 <__udivmoddi4+0x1e6>
 8000ea2:	4681      	mov	r9, r0
 8000ea4:	e7be      	b.n	8000e24 <__udivmoddi4+0x244>
 8000ea6:	4601      	mov	r1, r0
 8000ea8:	e778      	b.n	8000d9c <__udivmoddi4+0x1bc>
 8000eaa:	3802      	subs	r0, #2
 8000eac:	443c      	add	r4, r7
 8000eae:	e745      	b.n	8000d3c <__udivmoddi4+0x15c>
 8000eb0:	4608      	mov	r0, r1
 8000eb2:	e708      	b.n	8000cc6 <__udivmoddi4+0xe6>
 8000eb4:	f1a8 0802 	sub.w	r8, r8, #2
 8000eb8:	443d      	add	r5, r7
 8000eba:	e72b      	b.n	8000d14 <__udivmoddi4+0x134>

08000ebc <__aeabi_idiv0>:
 8000ebc:	4770      	bx	lr
 8000ebe:	bf00      	nop

08000ec0 <LSM303DLHC_AccDeInit>:
  * @brief  LSM303DLHC De-initialization.
  * @param  None
  * @retval None
  */
void LSM303DLHC_AccDeInit(void)
{  
 8000ec0:	4770      	bx	lr

08000ec2 <LSM303DLHC_AccInit>:
{  
 8000ec2:	b510      	push	{r4, lr}
 8000ec4:	4604      	mov	r4, r0
  COMPASSACCELERO_IO_Init();
 8000ec6:	f000 f995 	bl	80011f4 <COMPASSACCELERO_IO_Init>
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG1_A, ctrl);
 8000eca:	b2e2      	uxtb	r2, r4
 8000ecc:	2120      	movs	r1, #32
 8000ece:	2032      	movs	r0, #50	; 0x32
 8000ed0:	f000 f9dc 	bl	800128c <COMPASSACCELERO_IO_Write>
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG4_A, ctrl);
 8000ed4:	2200      	movs	r2, #0
 8000ed6:	2123      	movs	r1, #35	; 0x23
 8000ed8:	2032      	movs	r0, #50	; 0x32
}
 8000eda:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG4_A, ctrl);
 8000ede:	f000 b9d5 	b.w	800128c <COMPASSACCELERO_IO_Write>

08000ee2 <LSM303DLHC_AccReadID>:
  * @brief  Read LSM303DLHC ID.
  * @param  None
  * @retval ID 
  */
uint8_t LSM303DLHC_AccReadID(void)
{  
 8000ee2:	b508      	push	{r3, lr}
  uint8_t ctrl = 0x00;
  
  /* Low level init */
  COMPASSACCELERO_IO_Init();
 8000ee4:	f000 f986 	bl	80011f4 <COMPASSACCELERO_IO_Init>
  
  /* Read value at Who am I register address */
  ctrl = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_WHO_AM_I_ADDR);
 8000ee8:	210f      	movs	r1, #15
 8000eea:	2032      	movs	r0, #50	; 0x32
  
  return ctrl;
}
 8000eec:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  ctrl = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_WHO_AM_I_ADDR);
 8000ef0:	f000 b9ce 	b.w	8001290 <COMPASSACCELERO_IO_Read>

08000ef4 <LSM303DLHC_AccRebootCmd>:
  * @brief  Reboot memory content of LSM303DLHC
  * @param  None
  * @retval None
  */
void LSM303DLHC_AccRebootCmd(void)
{
 8000ef4:	b508      	push	{r3, lr}
  uint8_t tmpreg;
  
  /* Read CTRL_REG5 register */
  tmpreg = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG5_A);
 8000ef6:	2124      	movs	r1, #36	; 0x24
 8000ef8:	2032      	movs	r0, #50	; 0x32
 8000efa:	f000 f9c9 	bl	8001290 <COMPASSACCELERO_IO_Read>
  
  /* Enable or Disable the reboot memory */
  tmpreg |= LSM303DLHC_BOOT_REBOOTMEMORY;
 8000efe:	f060 027f 	orn	r2, r0, #127	; 0x7f
  
  /* Write value to ACC MEMS CTRL_REG5 register */
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG5_A, tmpreg);
 8000f02:	b2d2      	uxtb	r2, r2
 8000f04:	2124      	movs	r1, #36	; 0x24
 8000f06:	2032      	movs	r0, #50	; 0x32
}
 8000f08:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG5_A, tmpreg);
 8000f0c:	f000 b9be 	b.w	800128c <COMPASSACCELERO_IO_Write>

08000f10 <LSM303DLHC_AccFilterConfig>:
  * @brief  Set High Pass Filter Modality
  * @param  FilterStruct: contains data for filter config
  * @retval None
  */
void LSM303DLHC_AccFilterConfig(uint8_t FilterStruct) 
{
 8000f10:	b510      	push	{r4, lr}
  uint8_t tmpreg;
  
  /* Read CTRL_REG2 register */
  tmpreg = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG2_A);
 8000f12:	2121      	movs	r1, #33	; 0x21
{
 8000f14:	4604      	mov	r4, r0
  tmpreg = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG2_A);
 8000f16:	2032      	movs	r0, #50	; 0x32
 8000f18:	f000 f9ba 	bl	8001290 <COMPASSACCELERO_IO_Read>
  
  tmpreg &= 0x0C;
 8000f1c:	f000 020c 	and.w	r2, r0, #12
  tmpreg |= FilterStruct;
  
  /* Write value to ACC MEMS CTRL_REG2 register */
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG2_A, tmpreg);
 8000f20:	4322      	orrs	r2, r4
 8000f22:	2121      	movs	r1, #33	; 0x21
 8000f24:	2032      	movs	r0, #50	; 0x32
}
 8000f26:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG2_A, tmpreg);
 8000f2a:	f000 b9af 	b.w	800128c <COMPASSACCELERO_IO_Write>

08000f2e <LSM303DLHC_AccFilterCmd>:
  *         @arg: LSM303DLHC_HIGHPASSFILTER_DISABLE 
  *         @arg: LSM303DLHC_HIGHPASSFILTER_ENABLE
  * @retval None
  */
void LSM303DLHC_AccFilterCmd(uint8_t HighPassFilterState)
{
 8000f2e:	b510      	push	{r4, lr}
  uint8_t tmpreg;
  
  /* Read CTRL_REG2 register */
  tmpreg = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG2_A);
 8000f30:	2121      	movs	r1, #33	; 0x21
{
 8000f32:	4604      	mov	r4, r0
  tmpreg = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG2_A);
 8000f34:	2032      	movs	r0, #50	; 0x32
 8000f36:	f000 f9ab 	bl	8001290 <COMPASSACCELERO_IO_Read>
  
  tmpreg &= 0xF7;
 8000f3a:	f000 02f7 	and.w	r2, r0, #247	; 0xf7
  
  tmpreg |= HighPassFilterState;
  
  /* Write value to ACC MEMS CTRL_REG2 register */
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG2_A, tmpreg);
 8000f3e:	4322      	orrs	r2, r4
 8000f40:	2121      	movs	r1, #33	; 0x21
 8000f42:	2032      	movs	r0, #50	; 0x32
}
 8000f44:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG2_A, tmpreg);
 8000f48:	f000 b9a0 	b.w	800128c <COMPASSACCELERO_IO_Write>

08000f4c <LSM303DLHC_AccReadXYZ>:
  * @brief  Read X, Y & Z Acceleration values 
  * @param  pData: Data out pointer
  * @retval None
  */
void LSM303DLHC_AccReadXYZ(int16_t* pData)
{
 8000f4c:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
  int8_t buffer[6];
  uint8_t i = 0;
  uint8_t sensitivity = LSM303DLHC_ACC_SENSITIVITY_2G;
  
  /* Read the acceleration control register content */
  ctrlx[0] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG4_A);
 8000f50:	2123      	movs	r1, #35	; 0x23
{
 8000f52:	4607      	mov	r7, r0
  ctrlx[0] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG4_A);
 8000f54:	2032      	movs	r0, #50	; 0x32
 8000f56:	f000 f99b 	bl	8001290 <COMPASSACCELERO_IO_Read>
  ctrlx[1] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG5_A);
 8000f5a:	2124      	movs	r1, #36	; 0x24
  ctrlx[0] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG4_A);
 8000f5c:	4604      	mov	r4, r0
  ctrlx[1] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG5_A);
 8000f5e:	2032      	movs	r0, #50	; 0x32
 8000f60:	f000 f996 	bl	8001290 <COMPASSACCELERO_IO_Read>
  
  /* Read output register X, Y & Z acceleration */
  buffer[0] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_X_L_A); 
 8000f64:	2128      	movs	r1, #40	; 0x28
 8000f66:	2032      	movs	r0, #50	; 0x32
 8000f68:	f000 f992 	bl	8001290 <COMPASSACCELERO_IO_Read>
  buffer[1] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_X_H_A);
 8000f6c:	2129      	movs	r1, #41	; 0x29
  buffer[0] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_X_L_A); 
 8000f6e:	fa4f fa80 	sxtb.w	sl, r0
  buffer[1] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_X_H_A);
 8000f72:	2032      	movs	r0, #50	; 0x32
 8000f74:	f000 f98c 	bl	8001290 <COMPASSACCELERO_IO_Read>
  buffer[2] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_Y_L_A);
 8000f78:	212a      	movs	r1, #42	; 0x2a
  buffer[1] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_X_H_A);
 8000f7a:	fa4f f880 	sxtb.w	r8, r0
  buffer[2] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_Y_L_A);
 8000f7e:	2032      	movs	r0, #50	; 0x32
 8000f80:	f000 f986 	bl	8001290 <COMPASSACCELERO_IO_Read>
  buffer[3] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_Y_H_A);
 8000f84:	212b      	movs	r1, #43	; 0x2b
  buffer[2] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_Y_L_A);
 8000f86:	b246      	sxtb	r6, r0
  buffer[3] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_Y_H_A);
 8000f88:	2032      	movs	r0, #50	; 0x32
 8000f8a:	f000 f981 	bl	8001290 <COMPASSACCELERO_IO_Read>
  buffer[4] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_Z_L_A);
 8000f8e:	212c      	movs	r1, #44	; 0x2c
  buffer[3] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_Y_H_A);
 8000f90:	b245      	sxtb	r5, r0
  buffer[4] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_Z_L_A);
 8000f92:	2032      	movs	r0, #50	; 0x32
 8000f94:	f000 f97c 	bl	8001290 <COMPASSACCELERO_IO_Read>
  buffer[5] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_Z_H_A);
 8000f98:	212d      	movs	r1, #45	; 0x2d
  buffer[4] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_Z_L_A);
 8000f9a:	fa4f f980 	sxtb.w	r9, r0
  buffer[5] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_Z_H_A);
 8000f9e:	2032      	movs	r0, #50	; 0x32
 8000fa0:	f000 f976 	bl	8001290 <COMPASSACCELERO_IO_Read>
  
  /* Check in the control register4 the data alignment*/
  if(!(ctrlx[0] & LSM303DLHC_BLE_MSB)) 
 8000fa4:	0663      	lsls	r3, r4, #25
  buffer[5] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_Z_H_A);
 8000fa6:	b240      	sxtb	r0, r0
  if(!(ctrlx[0] & LSM303DLHC_BLE_MSB)) 
 8000fa8:	d428      	bmi.n	8000ffc <LSM303DLHC_AccReadXYZ+0xb0>
  {
    for(i=0; i<3; i++)
    {
      pnRawData[i]=((int16_t)((uint16_t)buffer[2*i+1] << 8) + buffer[2*i]);
 8000faa:	eb0a 2808 	add.w	r8, sl, r8, lsl #8
 8000fae:	eb06 2505 	add.w	r5, r6, r5, lsl #8
 8000fb2:	f8ad 8000 	strh.w	r8, [sp]
 8000fb6:	f8ad 5002 	strh.w	r5, [sp, #2]
 8000fba:	eb09 2000 	add.w	r0, r9, r0, lsl #8
    }
  }
  
  /* Normal mode */
  /* Switch the sensitivity value set in the CRTL4 */
  switch(ctrlx[0] & LSM303DLHC_FULLSCALE_16G)
 8000fbe:	f004 0430 	and.w	r4, r4, #48	; 0x30
 8000fc2:	2c20      	cmp	r4, #32
      pnRawData[i]=((int16_t)((uint16_t)buffer[2*i+1] << 8) + buffer[2*i]);
 8000fc4:	f8ad 0004 	strh.w	r0, [sp, #4]
  switch(ctrlx[0] & LSM303DLHC_FULLSCALE_16G)
 8000fc8:	d023      	beq.n	8001012 <LSM303DLHC_AccReadXYZ+0xc6>
 8000fca:	2c30      	cmp	r4, #48	; 0x30
 8000fcc:	d023      	beq.n	8001016 <LSM303DLHC_AccReadXYZ+0xca>
 8000fce:	2c10      	cmp	r4, #16
  uint8_t sensitivity = LSM303DLHC_ACC_SENSITIVITY_2G;
 8000fd0:	bf0c      	ite	eq
 8000fd2:	2302      	moveq	r3, #2
 8000fd4:	2301      	movne	r3, #1
  }
  
  /* Obtain the mg value for the three axis */
  for(i=0; i<3; i++)
  {
    pData[i]=(pnRawData[i] * sensitivity);
 8000fd6:	f8bd 2000 	ldrh.w	r2, [sp]
 8000fda:	b29b      	uxth	r3, r3
 8000fdc:	fb12 f203 	smulbb	r2, r2, r3
 8000fe0:	803a      	strh	r2, [r7, #0]
 8000fe2:	f8bd 2002 	ldrh.w	r2, [sp, #2]
 8000fe6:	fb12 f203 	smulbb	r2, r2, r3
 8000fea:	807a      	strh	r2, [r7, #2]
 8000fec:	f8bd 2004 	ldrh.w	r2, [sp, #4]
 8000ff0:	fb12 f303 	smulbb	r3, r2, r3
 8000ff4:	80bb      	strh	r3, [r7, #4]
  }
}
 8000ff6:	b002      	add	sp, #8
 8000ff8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      pnRawData[i]=((int16_t)((uint16_t)buffer[2*i] << 8) + buffer[2*i+1]);
 8000ffc:	eb08 280a 	add.w	r8, r8, sl, lsl #8
 8001000:	eb05 2506 	add.w	r5, r5, r6, lsl #8
 8001004:	f8ad 8000 	strh.w	r8, [sp]
 8001008:	f8ad 5002 	strh.w	r5, [sp, #2]
 800100c:	eb00 2009 	add.w	r0, r0, r9, lsl #8
 8001010:	e7d5      	b.n	8000fbe <LSM303DLHC_AccReadXYZ+0x72>
    sensitivity = LSM303DLHC_ACC_SENSITIVITY_8G;
 8001012:	2304      	movs	r3, #4
    break;
 8001014:	e7df      	b.n	8000fd6 <LSM303DLHC_AccReadXYZ+0x8a>
    sensitivity = LSM303DLHC_ACC_SENSITIVITY_16G;
 8001016:	230c      	movs	r3, #12
    break;
 8001018:	e7dd      	b.n	8000fd6 <LSM303DLHC_AccReadXYZ+0x8a>

0800101a <LSM303DLHC_AccFilterClickCmd>:
  *         @arg: LSM303DLHC_HPF_CLICK_DISABLE 
  *         @arg: LSM303DLHC_HPF_CLICK_ENABLE
  * @retval None
  */
void LSM303DLHC_AccFilterClickCmd(uint8_t HighPassFilterClickState)
{
 800101a:	b510      	push	{r4, lr}
  uint8_t tmpreg = 0x00;
  
  /* Read CTRL_REG2 register */
  tmpreg = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG2_A);
 800101c:	2121      	movs	r1, #33	; 0x21
{
 800101e:	4604      	mov	r4, r0
  tmpreg = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG2_A);
 8001020:	2032      	movs	r0, #50	; 0x32
 8001022:	f000 f935 	bl	8001290 <COMPASSACCELERO_IO_Read>
  
  tmpreg &= ~(LSM303DLHC_HPF_CLICK_ENABLE);
 8001026:	f000 02fb 	and.w	r2, r0, #251	; 0xfb
  
  tmpreg |= HighPassFilterClickState;
  
  /* Write value to ACC MEMS CTRL_REG2 regsister */
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG2_A, tmpreg);
 800102a:	4322      	orrs	r2, r4
 800102c:	2121      	movs	r1, #33	; 0x21
 800102e:	2032      	movs	r0, #50	; 0x32
}
 8001030:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG2_A, tmpreg);
 8001034:	f000 b92a 	b.w	800128c <COMPASSACCELERO_IO_Write>

08001038 <LSM303DLHC_AccIT1Enable>:
  *         @arg   LSM303DLHC_IT1_WTM
  *         @arg   LSM303DLHC_IT1_OVERRUN
  * @retval None
  */
void LSM303DLHC_AccIT1Enable(uint8_t LSM303DLHC_IT)
{
 8001038:	b510      	push	{r4, lr}
  uint8_t tmpval = 0x00;
  
  /* Read CTRL_REG3 register */
  tmpval = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG3_A);
 800103a:	2122      	movs	r1, #34	; 0x22
{
 800103c:	4604      	mov	r4, r0
  tmpval = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG3_A);
 800103e:	2032      	movs	r0, #50	; 0x32
 8001040:	f000 f926 	bl	8001290 <COMPASSACCELERO_IO_Read>
  
  /* Enable IT1 */
  tmpval |= LSM303DLHC_IT;
 8001044:	ea40 0204 	orr.w	r2, r0, r4
  
  /* Write value to MEMS CTRL_REG3 register */
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG3_A, tmpval);
 8001048:	b2d2      	uxtb	r2, r2
 800104a:	2122      	movs	r1, #34	; 0x22
 800104c:	2032      	movs	r0, #50	; 0x32
}
 800104e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG3_A, tmpval);
 8001052:	f000 b91b 	b.w	800128c <COMPASSACCELERO_IO_Write>

08001056 <LSM303DLHC_AccClickITEnable>:
  * @brief  Click interrupt enable
  * @param  ITClick: the selected interrupt to enable
  * @retval None
  */
void LSM303DLHC_AccClickITEnable(uint8_t ITClick)
{  
 8001056:	b510      	push	{r4, lr}
  uint8_t tmpval = 0x00;
  
  /* Read CLICK_CFR register */
  tmpval = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CLICK_CFG_A);
 8001058:	2138      	movs	r1, #56	; 0x38
{  
 800105a:	4604      	mov	r4, r0
  tmpval = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CLICK_CFG_A);
 800105c:	2032      	movs	r0, #50	; 0x32
 800105e:	f000 f917 	bl	8001290 <COMPASSACCELERO_IO_Read>
  
  /* Enable the selected interrupt */
  tmpval |= ITClick;
 8001062:	ea40 0204 	orr.w	r2, r0, r4
  
  /* Write value to MEMS CLICK CFG register */
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CLICK_CFG_A, tmpval);
 8001066:	b2d2      	uxtb	r2, r2
 8001068:	2138      	movs	r1, #56	; 0x38
 800106a:	2032      	movs	r0, #50	; 0x32
 800106c:	f000 f90e 	bl	800128c <COMPASSACCELERO_IO_Write>
  
  /* Configure Click Threshold on Z axis */
  tmpval = 0x0A;
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CLICK_THS_A, tmpval);
 8001070:	220a      	movs	r2, #10
 8001072:	213a      	movs	r1, #58	; 0x3a
 8001074:	2032      	movs	r0, #50	; 0x32
 8001076:	f000 f909 	bl	800128c <COMPASSACCELERO_IO_Write>
  
  /* Configure Time Limit */
  tmpval = 0x05;
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_TIME_LIMIT_A, tmpval);
 800107a:	2205      	movs	r2, #5
 800107c:	213b      	movs	r1, #59	; 0x3b
 800107e:	2032      	movs	r0, #50	; 0x32
 8001080:	f000 f904 	bl	800128c <COMPASSACCELERO_IO_Write>
  
  /* Configure Latency */
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_TIME_LATENCY_A, tmpval);
 8001084:	2205      	movs	r2, #5
 8001086:	213c      	movs	r1, #60	; 0x3c
 8001088:	2032      	movs	r0, #50	; 0x32
 800108a:	f000 f8ff 	bl	800128c <COMPASSACCELERO_IO_Write>
  
  /* Configure Click Window */
  tmpval = 0x32;
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_TIME_WINDOW_A, tmpval);
 800108e:	2232      	movs	r2, #50	; 0x32
 8001090:	213d      	movs	r1, #61	; 0x3d
 8001092:	4610      	mov	r0, r2
}
 8001094:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_TIME_WINDOW_A, tmpval);
 8001098:	f000 b8f8 	b.w	800128c <COMPASSACCELERO_IO_Write>

0800109c <LSM303DLHC_AccZClickITConfig>:
  * @brief  Click on Z axis interrupt config
  * @param  None
  * @retval None
  */
void LSM303DLHC_AccZClickITConfig(void)
{  
 800109c:	b508      	push	{r3, lr}
  /* Configure low level IT config */
  COMPASSACCELERO_IO_ITConfig();
 800109e:	f000 f8cb 	bl	8001238 <COMPASSACCELERO_IO_ITConfig>
  
  /* Select click IT as INT1 interrupt */
  LSM303DLHC_AccIT1Enable(LSM303DLHC_IT1_CLICK);
 80010a2:	2080      	movs	r0, #128	; 0x80
 80010a4:	f7ff ffc8 	bl	8001038 <LSM303DLHC_AccIT1Enable>
  
  /* Enable High pass filter for click IT */
  LSM303DLHC_AccFilterClickCmd(LSM303DLHC_HPF_CLICK_ENABLE);
 80010a8:	2004      	movs	r0, #4
 80010aa:	f7ff ffb6 	bl	800101a <LSM303DLHC_AccFilterClickCmd>
  
  /* Enable simple click IT on Z axis, */
  LSM303DLHC_AccClickITEnable(LSM303DLHC_Z_SINGLE_CLICK);
 80010ae:	2010      	movs	r0, #16
}
 80010b0:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  LSM303DLHC_AccClickITEnable(LSM303DLHC_Z_SINGLE_CLICK);
 80010b4:	f7ff bfcf 	b.w	8001056 <LSM303DLHC_AccClickITEnable>

080010b8 <I2Cx_Init>:

/**
  * @brief  I2Cx Bus initialization.
  */
static void I2Cx_Init(void)
{
 80010b8:	b570      	push	{r4, r5, r6, lr}
  if(HAL_I2C_GetState(&I2cHandle) == HAL_I2C_STATE_RESET)
 80010ba:	4c2b      	ldr	r4, [pc, #172]	; (8001168 <I2Cx_Init+0xb0>)
{
 80010bc:	b088      	sub	sp, #32
  if(HAL_I2C_GetState(&I2cHandle) == HAL_I2C_STATE_RESET)
 80010be:	4620      	mov	r0, r4
 80010c0:	f001 f948 	bl	8002354 <HAL_I2C_GetState>
 80010c4:	4605      	mov	r5, r0
 80010c6:	2800      	cmp	r0, #0
 80010c8:	d14b      	bne.n	8001162 <I2Cx_Init+0xaa>
  {
    I2cHandle.Instance = DISCOVERY_I2Cx;
 80010ca:	4b28      	ldr	r3, [pc, #160]	; (800116c <I2Cx_Init+0xb4>)
 80010cc:	6023      	str	r3, [r4, #0]
    I2cHandle.Init.OwnAddress1 =  0x43;
 80010ce:	2343      	movs	r3, #67	; 0x43
 80010d0:	60e3      	str	r3, [r4, #12]
    I2cHandle.Init.ClockSpeed = I2Cx_MAX_COMMUNICATION_FREQ;
 80010d2:	4b27      	ldr	r3, [pc, #156]	; (8001170 <I2Cx_Init+0xb8>)
static void I2Cx_MspInit(I2C_HandleTypeDef *hi2c)
{
  GPIO_InitTypeDef GPIO_InitStructure;
  
  /* Enable the I2C peripheral */
  DISCOVERY_I2Cx_CLOCK_ENABLE();
 80010d4:	4e27      	ldr	r6, [pc, #156]	; (8001174 <I2Cx_Init+0xbc>)
    I2cHandle.Init.ClockSpeed = I2Cx_MAX_COMMUNICATION_FREQ;
 80010d6:	6063      	str	r3, [r4, #4]
    I2cHandle.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80010d8:	f44f 4380 	mov.w	r3, #16384	; 0x4000
  DISCOVERY_I2Cx_CLOCK_ENABLE();
 80010dc:	9001      	str	r0, [sp, #4]
    I2cHandle.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80010de:	60a0      	str	r0, [r4, #8]
    I2cHandle.Init.DualAddressMode = I2C_DUALADDRESS_DISABLED;
 80010e0:	6160      	str	r0, [r4, #20]
    I2cHandle.Init.OwnAddress2 = 0x00;
 80010e2:	61a0      	str	r0, [r4, #24]
    I2cHandle.Init.GeneralCallMode = I2C_GENERALCALL_DISABLED;
 80010e4:	61e0      	str	r0, [r4, #28]
    I2cHandle.Init.NoStretchMode = I2C_NOSTRETCH_DISABLED;	
 80010e6:	6220      	str	r0, [r4, #32]
    I2cHandle.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80010e8:	6123      	str	r3, [r4, #16]
  DISCOVERY_I2Cx_CLOCK_ENABLE();
 80010ea:	6c33      	ldr	r3, [r6, #64]	; 0x40
 80010ec:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80010f0:	6433      	str	r3, [r6, #64]	; 0x40
 80010f2:	6c33      	ldr	r3, [r6, #64]	; 0x40
 80010f4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80010f8:	9301      	str	r3, [sp, #4]
 80010fa:	9b01      	ldr	r3, [sp, #4]

  /* Enable SCK and SDA GPIO clocks */
  DISCOVERY_I2Cx_GPIO_CLK_ENABLE();
 80010fc:	9002      	str	r0, [sp, #8]
 80010fe:	6b33      	ldr	r3, [r6, #48]	; 0x30
 8001100:	f043 0302 	orr.w	r3, r3, #2
 8001104:	6333      	str	r3, [r6, #48]	; 0x30
 8001106:	6b33      	ldr	r3, [r6, #48]	; 0x30

  /* I2Cx SD1 & SCK pin configuration */
  GPIO_InitStructure.Pin = DISCOVERY_I2Cx_SDA_PIN | DISCOVERY_I2Cx_SCL_PIN;
  GPIO_InitStructure.Mode = GPIO_MODE_AF_OD;
  GPIO_InitStructure.Pull = GPIO_NOPULL;
 8001108:	9005      	str	r0, [sp, #20]
  DISCOVERY_I2Cx_GPIO_CLK_ENABLE();
 800110a:	f003 0302 	and.w	r3, r3, #2
 800110e:	9302      	str	r3, [sp, #8]
 8001110:	9b02      	ldr	r3, [sp, #8]
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
  GPIO_InitStructure.Alternate = DISCOVERY_I2Cx_AF;
  
  HAL_GPIO_Init(DISCOVERY_I2Cx_GPIO_PORT, &GPIO_InitStructure);
 8001112:	4819      	ldr	r0, [pc, #100]	; (8001178 <I2Cx_Init+0xc0>)
  GPIO_InitStructure.Pin = DISCOVERY_I2Cx_SDA_PIN | DISCOVERY_I2Cx_SCL_PIN;
 8001114:	f44f 7310 	mov.w	r3, #576	; 0x240
 8001118:	9303      	str	r3, [sp, #12]
  GPIO_InitStructure.Mode = GPIO_MODE_AF_OD;
 800111a:	2312      	movs	r3, #18
 800111c:	9304      	str	r3, [sp, #16]
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 800111e:	2302      	movs	r3, #2
 8001120:	9306      	str	r3, [sp, #24]
  HAL_GPIO_Init(DISCOVERY_I2Cx_GPIO_PORT, &GPIO_InitStructure);
 8001122:	a903      	add	r1, sp, #12
  GPIO_InitStructure.Alternate = DISCOVERY_I2Cx_AF;
 8001124:	2304      	movs	r3, #4
 8001126:	9307      	str	r3, [sp, #28]
  HAL_GPIO_Init(DISCOVERY_I2Cx_GPIO_PORT, &GPIO_InitStructure);
 8001128:	f000 fbcc 	bl	80018c4 <HAL_GPIO_Init>

  /* Force the I2C peripheral clock reset */
  DISCOVERY_I2Cx_FORCE_RESET();
 800112c:	6a33      	ldr	r3, [r6, #32]
 800112e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001132:	6233      	str	r3, [r6, #32]

  /* Release the I2C peripheral clock reset */
  DISCOVERY_I2Cx_RELEASE_RESET();
 8001134:	6a33      	ldr	r3, [r6, #32]
 8001136:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800113a:	6233      	str	r3, [r6, #32]

  /* Enable and set I2Cx Interrupt to the lowest priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_EV_IRQn, 0x0F, 0);
 800113c:	462a      	mov	r2, r5
 800113e:	210f      	movs	r1, #15
 8001140:	201f      	movs	r0, #31
 8001142:	f000 fb5d 	bl	8001800 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_EV_IRQn);
 8001146:	201f      	movs	r0, #31
 8001148:	f000 fb8e 	bl	8001868 <HAL_NVIC_EnableIRQ>

  /* Enable and set I2Cx Interrupt to the lowest priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_ER_IRQn, 0x0F, 0);
 800114c:	462a      	mov	r2, r5
 800114e:	210f      	movs	r1, #15
 8001150:	2020      	movs	r0, #32
 8001152:	f000 fb55 	bl	8001800 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_ER_IRQn); 
 8001156:	2020      	movs	r0, #32
 8001158:	f000 fb86 	bl	8001868 <HAL_NVIC_EnableIRQ>
    HAL_I2C_Init(&I2cHandle);
 800115c:	4620      	mov	r0, r4
 800115e:	f000 fecb 	bl	8001ef8 <HAL_I2C_Init>
}
 8001162:	b008      	add	sp, #32
 8001164:	bd70      	pop	{r4, r5, r6, pc}
 8001166:	bf00      	nop
 8001168:	2000039c 	.word	0x2000039c
 800116c:	40005400 	.word	0x40005400
 8001170:	000186a0 	.word	0x000186a0
 8001174:	40023800 	.word	0x40023800
 8001178:	40020400 	.word	0x40020400

0800117c <I2Cx_ReadData>:
{
 800117c:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
  uint8_t value = 0;
 800117e:	aa06      	add	r2, sp, #24
 8001180:	2300      	movs	r3, #0
 8001182:	f802 3d01 	strb.w	r3, [r2, #-1]!
  status = HAL_I2C_Mem_Read(&I2cHandle, Addr, Reg, I2C_MEMADD_SIZE_8BIT, &value, 1, I2cxTimeout);
 8001186:	4b0b      	ldr	r3, [pc, #44]	; (80011b4 <I2Cx_ReadData+0x38>)
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	9302      	str	r3, [sp, #8]
 800118c:	2301      	movs	r3, #1
 800118e:	e88d 000c 	stmia.w	sp, {r2, r3}
 8001192:	460a      	mov	r2, r1
 8001194:	4601      	mov	r1, r0
 8001196:	4808      	ldr	r0, [pc, #32]	; (80011b8 <I2Cx_ReadData+0x3c>)
 8001198:	f000 ffcc 	bl	8002134 <HAL_I2C_Mem_Read>
  if(status != HAL_OK)
 800119c:	b120      	cbz	r0, 80011a8 <I2Cx_ReadData+0x2c>
  HAL_I2C_DeInit(&I2cHandle);
 800119e:	4806      	ldr	r0, [pc, #24]	; (80011b8 <I2Cx_ReadData+0x3c>)
 80011a0:	f000 ff18 	bl	8001fd4 <HAL_I2C_DeInit>
  I2Cx_Init();
 80011a4:	f7ff ff88 	bl	80010b8 <I2Cx_Init>
}
 80011a8:	f89d 0017 	ldrb.w	r0, [sp, #23]
 80011ac:	b007      	add	sp, #28
 80011ae:	f85d fb04 	ldr.w	pc, [sp], #4
 80011b2:	bf00      	nop
 80011b4:	20000034 	.word	0x20000034
 80011b8:	2000039c 	.word	0x2000039c

080011bc <I2Cx_WriteData>:
{
 80011bc:	b510      	push	{r4, lr}
 80011be:	b086      	sub	sp, #24
 80011c0:	ac06      	add	r4, sp, #24
  status = HAL_I2C_Mem_Write(&I2cHandle, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, &Value, 1, I2cxTimeout);
 80011c2:	4b0a      	ldr	r3, [pc, #40]	; (80011ec <I2Cx_WriteData+0x30>)
{
 80011c4:	f804 2d01 	strb.w	r2, [r4, #-1]!
  status = HAL_I2C_Mem_Write(&I2cHandle, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, &Value, 1, I2cxTimeout);
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	9302      	str	r3, [sp, #8]
 80011cc:	2301      	movs	r3, #1
 80011ce:	460a      	mov	r2, r1
 80011d0:	9301      	str	r3, [sp, #4]
 80011d2:	4601      	mov	r1, r0
 80011d4:	9400      	str	r4, [sp, #0]
 80011d6:	4806      	ldr	r0, [pc, #24]	; (80011f0 <I2Cx_WriteData+0x34>)
 80011d8:	f000 ff16 	bl	8002008 <HAL_I2C_Mem_Write>
  if(status != HAL_OK)
 80011dc:	b120      	cbz	r0, 80011e8 <I2Cx_WriteData+0x2c>
  HAL_I2C_DeInit(&I2cHandle);
 80011de:	4804      	ldr	r0, [pc, #16]	; (80011f0 <I2Cx_WriteData+0x34>)
 80011e0:	f000 fef8 	bl	8001fd4 <HAL_I2C_DeInit>
  I2Cx_Init();
 80011e4:	f7ff ff68 	bl	80010b8 <I2Cx_Init>
}
 80011e8:	b006      	add	sp, #24
 80011ea:	bd10      	pop	{r4, pc}
 80011ec:	20000034 	.word	0x20000034
 80011f0:	2000039c 	.word	0x2000039c

080011f4 <COMPASSACCELERO_IO_Init>:

/**
  * @brief  Configures COMPASS / ACCELERO I2C interface.
  */
void COMPASSACCELERO_IO_Init(void)
{
 80011f4:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
  GPIO_InitTypeDef GPIO_InitStructure;
  
  /* Enable DRDY clock */
  ACCELERO_DRDY_GPIO_CLK_ENABLE();
 80011f6:	2300      	movs	r3, #0
 80011f8:	4a0d      	ldr	r2, [pc, #52]	; (8001230 <COMPASSACCELERO_IO_Init+0x3c>)
 80011fa:	9300      	str	r3, [sp, #0]
 80011fc:	6b11      	ldr	r1, [r2, #48]	; 0x30
  /* MEMS DRDY pin configuration */
  GPIO_InitStructure.Pin = ACCELERO_DRDY_PIN;
  GPIO_InitStructure.Mode = GPIO_MODE_INPUT;
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
  HAL_GPIO_Init(ACCELERO_DRDY_GPIO_PORT, &GPIO_InitStructure);
 80011fe:	480d      	ldr	r0, [pc, #52]	; (8001234 <COMPASSACCELERO_IO_Init+0x40>)
  ACCELERO_DRDY_GPIO_CLK_ENABLE();
 8001200:	f041 0110 	orr.w	r1, r1, #16
 8001204:	6311      	str	r1, [r2, #48]	; 0x30
 8001206:	6b12      	ldr	r2, [r2, #48]	; 0x30
  GPIO_InitStructure.Mode = GPIO_MODE_INPUT;
 8001208:	9302      	str	r3, [sp, #8]
  ACCELERO_DRDY_GPIO_CLK_ENABLE();
 800120a:	f002 0210 	and.w	r2, r2, #16
 800120e:	9200      	str	r2, [sp, #0]
 8001210:	9a00      	ldr	r2, [sp, #0]
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
 8001212:	9303      	str	r3, [sp, #12]
  GPIO_InitStructure.Pin = ACCELERO_DRDY_PIN;
 8001214:	2204      	movs	r2, #4
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 8001216:	2302      	movs	r3, #2
  HAL_GPIO_Init(ACCELERO_DRDY_GPIO_PORT, &GPIO_InitStructure);
 8001218:	eb0d 0102 	add.w	r1, sp, r2
  GPIO_InitStructure.Pin = ACCELERO_DRDY_PIN;
 800121c:	9201      	str	r2, [sp, #4]
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 800121e:	9304      	str	r3, [sp, #16]
  HAL_GPIO_Init(ACCELERO_DRDY_GPIO_PORT, &GPIO_InitStructure);
 8001220:	f000 fb50 	bl	80018c4 <HAL_GPIO_Init>
  
  I2Cx_Init();
 8001224:	f7ff ff48 	bl	80010b8 <I2Cx_Init>
}
 8001228:	b007      	add	sp, #28
 800122a:	f85d fb04 	ldr.w	pc, [sp], #4
 800122e:	bf00      	nop
 8001230:	40023800 	.word	0x40023800
 8001234:	40021000 	.word	0x40021000

08001238 <COMPASSACCELERO_IO_ITConfig>:

/**
  * @brief  Configures COMPASS / ACCELERO click IT.
  */
void COMPASSACCELERO_IO_ITConfig(void)
{
 8001238:	b510      	push	{r4, lr}
 800123a:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStructure;
  
  /* Enable INT1 and INT2 GPIO clock */
  ACCELERO_INT_GPIO_CLK_ENABLE();
 800123c:	2400      	movs	r4, #0
 800123e:	4b10      	ldr	r3, [pc, #64]	; (8001280 <COMPASSACCELERO_IO_ITConfig+0x48>)
 8001240:	9400      	str	r4, [sp, #0]
 8001242:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  /* Configure GPIO PINs to detect Interrupts */
  GPIO_InitStructure.Pin = ACCELERO_INT1_PIN | ACCELERO_INT2_PIN;
  GPIO_InitStructure.Mode = GPIO_MODE_IT_RISING;
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
  HAL_GPIO_Init(ACCELERO_INT_GPIO_PORT, &GPIO_InitStructure);
 8001244:	480f      	ldr	r0, [pc, #60]	; (8001284 <COMPASSACCELERO_IO_ITConfig+0x4c>)
  ACCELERO_INT_GPIO_CLK_ENABLE();
 8001246:	f042 0210 	orr.w	r2, r2, #16
 800124a:	631a      	str	r2, [r3, #48]	; 0x30
 800124c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
 800124e:	9403      	str	r4, [sp, #12]
  ACCELERO_INT_GPIO_CLK_ENABLE();
 8001250:	f003 0310 	and.w	r3, r3, #16
 8001254:	9300      	str	r3, [sp, #0]
 8001256:	9b00      	ldr	r3, [sp, #0]
  GPIO_InitStructure.Pin = ACCELERO_INT1_PIN | ACCELERO_INT2_PIN;
 8001258:	2330      	movs	r3, #48	; 0x30
 800125a:	9301      	str	r3, [sp, #4]
  GPIO_InitStructure.Mode = GPIO_MODE_IT_RISING;
 800125c:	4b0a      	ldr	r3, [pc, #40]	; (8001288 <COMPASSACCELERO_IO_ITConfig+0x50>)
 800125e:	9302      	str	r3, [sp, #8]
  HAL_GPIO_Init(ACCELERO_INT_GPIO_PORT, &GPIO_InitStructure);
 8001260:	a901      	add	r1, sp, #4
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 8001262:	2302      	movs	r3, #2
 8001264:	9304      	str	r3, [sp, #16]
  HAL_GPIO_Init(ACCELERO_INT_GPIO_PORT, &GPIO_InitStructure);
 8001266:	f000 fb2d 	bl	80018c4 <HAL_GPIO_Init>
  
  /* Enable and set COMPASS / ACCELERO Interrupt to the lowest priority */
  HAL_NVIC_SetPriority(ACCELERO_INT1_EXTI_IRQn, 0x0F, 0x00);
 800126a:	4622      	mov	r2, r4
 800126c:	210f      	movs	r1, #15
 800126e:	200a      	movs	r0, #10
 8001270:	f000 fac6 	bl	8001800 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(ACCELERO_INT1_EXTI_IRQn);
 8001274:	200a      	movs	r0, #10
 8001276:	f000 faf7 	bl	8001868 <HAL_NVIC_EnableIRQ>
}
 800127a:	b006      	add	sp, #24
 800127c:	bd10      	pop	{r4, pc}
 800127e:	bf00      	nop
 8001280:	40023800 	.word	0x40023800
 8001284:	40021000 	.word	0x40021000
 8001288:	10110000 	.word	0x10110000

0800128c <COMPASSACCELERO_IO_Write>:
  * @param  Value: Data to be written
 */
void COMPASSACCELERO_IO_Write(uint16_t DeviceAddr, uint8_t RegisterAddr, uint8_t Value)
{
  /* Call I2Cx Read data bus function */
  I2Cx_WriteData(DeviceAddr, RegisterAddr, Value);
 800128c:	f7ff bf96 	b.w	80011bc <I2Cx_WriteData>

08001290 <COMPASSACCELERO_IO_Read>:
  * @retval COMPASS / ACCELERO register value
  */
uint8_t COMPASSACCELERO_IO_Read(uint16_t DeviceAddr, uint8_t RegisterAddr)
{
  /* Call I2Cx Read data bus function */   
  return I2Cx_ReadData(DeviceAddr, RegisterAddr);
 8001290:	f7ff bf74 	b.w	800117c <I2Cx_ReadData>

08001294 <BSP_ACCELERO_Init>:
/**
  * @brief  Set Accelerometer Initialization.
  * @retval ACCELERO_OK if no problem during initialization
  */
uint8_t BSP_ACCELERO_Init(void)
{
 8001294:	b538      	push	{r3, r4, r5, lr}
  uint8_t ret = ACCELERO_ERROR;
  uint16_t ctrl = 0x0000;
  ACCELERO_InitTypeDef         LSM303DLHC_InitStructure;
  ACCELERO_FilterConfigTypeDef LSM303DLHC_FilterStructure = {0,0,0,0};
  
  if(Lsm303dlhcDrv.ReadID() == I_AM_LMS303DLHC)
 8001296:	4c09      	ldr	r4, [pc, #36]	; (80012bc <BSP_ACCELERO_Init+0x28>)
 8001298:	68a3      	ldr	r3, [r4, #8]
 800129a:	4798      	blx	r3
 800129c:	2833      	cmp	r0, #51	; 0x33
 800129e:	d10b      	bne.n	80012b8 <BSP_ACCELERO_Init+0x24>
  {
    /* Initialize the Accelerometer driver structure */
    AccelerometerDrv = &Lsm303dlhcDrv;
 80012a0:	4d07      	ldr	r5, [pc, #28]	; (80012c0 <BSP_ACCELERO_Init+0x2c>)
    
    ctrl |= ((LSM303DLHC_InitStructure.BlockData_Update | LSM303DLHC_InitStructure.Endianness | \
                      LSM303DLHC_InitStructure.AccFull_Scale | LSM303DLHC_InitStructure.High_Resolution) << 8);
    
    /* Configure the Accelerometer main parameters */
    AccelerometerDrv->Init(ctrl);
 80012a2:	6823      	ldr	r3, [r4, #0]
    AccelerometerDrv = &Lsm303dlhcDrv;
 80012a4:	602c      	str	r4, [r5, #0]
    AccelerometerDrv->Init(ctrl);
 80012a6:	f640 0047 	movw	r0, #2119	; 0x847
 80012aa:	4798      	blx	r3
                      LSM303DLHC_FilterStructure.HighPassFilter_CutOff_Frequency|\
                      LSM303DLHC_FilterStructure.HighPassFilter_AOI1|\
                      LSM303DLHC_FilterStructure.HighPassFilter_AOI2);

    /* Configure the Accelerometer LPF main parameters */
    AccelerometerDrv->FilterConfig(ctrl);
 80012ac:	682b      	ldr	r3, [r5, #0]
 80012ae:	2090      	movs	r0, #144	; 0x90
 80012b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80012b2:	4798      	blx	r3

    ret = ACCELERO_OK;
 80012b4:	2000      	movs	r0, #0
 80012b6:	bd38      	pop	{r3, r4, r5, pc}
  }
  else
  {
    ret = ACCELERO_ERROR;
 80012b8:	2001      	movs	r0, #1
  }

  return ret;
}
 80012ba:	bd38      	pop	{r3, r4, r5, pc}
 80012bc:	20000000 	.word	0x20000000
 80012c0:	200003f0 	.word	0x200003f0

080012c4 <BSP_ACCELERO_GetXYZ>:
  * @brief  Get XYZ axes acceleration.
  * @param  pDataXYZ: Pointer to 3 angular acceleration axes.  
  *                   pDataXYZ[0] = X axis, pDataXYZ[1] = Y axis, pDataXYZ[2] = Z axis
  */
void BSP_ACCELERO_GetXYZ(int16_t *pDataXYZ)
{
 80012c4:	b538      	push	{r3, r4, r5, lr}
  int16_t SwitchXY = 0;
  
  if(AccelerometerDrv->GetXYZ!= NULL)
 80012c6:	4d08      	ldr	r5, [pc, #32]	; (80012e8 <BSP_ACCELERO_GetXYZ+0x24>)
 80012c8:	682b      	ldr	r3, [r5, #0]
 80012ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
{
 80012cc:	4604      	mov	r4, r0
  if(AccelerometerDrv->GetXYZ!= NULL)
 80012ce:	b153      	cbz	r3, 80012e6 <BSP_ACCELERO_GetXYZ+0x22>
  {
    AccelerometerDrv->GetXYZ(pDataXYZ);
 80012d0:	4798      	blx	r3
    
    /* Switch X and Y Axes in case of LSM303DLHC MEMS */
    if(AccelerometerDrv == &Lsm303dlhcDrv)
 80012d2:	682a      	ldr	r2, [r5, #0]
 80012d4:	4b05      	ldr	r3, [pc, #20]	; (80012ec <BSP_ACCELERO_GetXYZ+0x28>)
 80012d6:	429a      	cmp	r2, r3
 80012d8:	d105      	bne.n	80012e6 <BSP_ACCELERO_GetXYZ+0x22>
    { 
      SwitchXY  = pDataXYZ[0];
 80012da:	f9b4 3000 	ldrsh.w	r3, [r4]
      pDataXYZ[0] = pDataXYZ[1];
 80012de:	8862      	ldrh	r2, [r4, #2]
 80012e0:	8022      	strh	r2, [r4, #0]
      
      /* Invert Y Axis to be conpliant with LIS3DSH */
      pDataXYZ[1] = -SwitchXY;
 80012e2:	425b      	negs	r3, r3
 80012e4:	8063      	strh	r3, [r4, #2]
 80012e6:	bd38      	pop	{r3, r4, r5, pc}
 80012e8:	200003f0 	.word	0x200003f0
 80012ec:	20000000 	.word	0x20000000

080012f0 <BSP_AUDIO_OUT_TransferComplete_CallBack>:
 80012f0:	4770      	bx	lr
	...

080012f4 <HAL_I2S_TxCpltCallback>:
/**
  * @brief  Tx Transfer completed callbacks.
  * @param  hi2s: I2S handle
  */
void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80012f4:	b508      	push	{r3, lr}
  if(hi2s->Instance == I2S3)
 80012f6:	6802      	ldr	r2, [r0, #0]
 80012f8:	4b02      	ldr	r3, [pc, #8]	; (8001304 <HAL_I2S_TxCpltCallback+0x10>)
 80012fa:	429a      	cmp	r2, r3
 80012fc:	d101      	bne.n	8001302 <HAL_I2S_TxCpltCallback+0xe>
  {
    /* Call the user function which will manage directly transfer complete */  
    BSP_AUDIO_OUT_TransferComplete_CallBack();       
 80012fe:	f7ff fff7 	bl	80012f0 <BSP_AUDIO_OUT_TransferComplete_CallBack>
 8001302:	bd08      	pop	{r3, pc}
 8001304:	40003c00 	.word	0x40003c00

08001308 <BSP_AUDIO_OUT_Error_CallBack>:
 8001308:	4770      	bx	lr

0800130a <BSP_AUDIO_IN_TransferComplete_CallBack>:
 800130a:	4770      	bx	lr

0800130c <HAL_I2S_RxCpltCallback>:
/**
  * @brief  Rx Transfer completed callbacks
  * @param  hi2s: I2S handle
  */
void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 800130c:	b508      	push	{r3, lr}
  /* Call the record update function to get the next buffer to fill and its size (size is ignored) */
  BSP_AUDIO_IN_TransferComplete_CallBack();
 800130e:	f7ff fffc 	bl	800130a <BSP_AUDIO_IN_TransferComplete_CallBack>
 8001312:	bd08      	pop	{r3, pc}

08001314 <BSP_AUDIO_IN_Error_Callback>:

/**
  * @brief  Audio IN Error callback function.
  */
__weak void BSP_AUDIO_IN_Error_Callback(void)
{   
 8001314:	4770      	bx	lr
	...

08001318 <HAL_I2S_ErrorCallback>:
  */
void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
  /* Manage the error generated on DMA FIFO: This function 
     should be coded by user (its prototype is already declared in stm32f411e_discovery_audio.h) */ 
  if(hi2s->Instance == I2S3)
 8001318:	6802      	ldr	r2, [r0, #0]
 800131a:	4b07      	ldr	r3, [pc, #28]	; (8001338 <HAL_I2S_ErrorCallback+0x20>)
 800131c:	429a      	cmp	r2, r3
{
 800131e:	b510      	push	{r4, lr}
 8001320:	4604      	mov	r4, r0
  if(hi2s->Instance == I2S3)
 8001322:	d101      	bne.n	8001328 <HAL_I2S_ErrorCallback+0x10>
  {
    BSP_AUDIO_OUT_Error_CallBack();
 8001324:	f7ff fff0 	bl	8001308 <BSP_AUDIO_OUT_Error_CallBack>
  }
  if(hi2s->Instance == I2S2)
 8001328:	6822      	ldr	r2, [r4, #0]
 800132a:	4b04      	ldr	r3, [pc, #16]	; (800133c <HAL_I2S_ErrorCallback+0x24>)
 800132c:	429a      	cmp	r2, r3
 800132e:	d101      	bne.n	8001334 <HAL_I2S_ErrorCallback+0x1c>
  {
    BSP_AUDIO_IN_Error_Callback();
 8001330:	f7ff fff0 	bl	8001314 <BSP_AUDIO_IN_Error_Callback>
 8001334:	bd10      	pop	{r4, pc}
 8001336:	bf00      	nop
 8001338:	40003c00 	.word	0x40003c00
 800133c:	40003800 	.word	0x40003800

08001340 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001340:	b508      	push	{r3, lr}
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001342:	4b0b      	ldr	r3, [pc, #44]	; (8001370 <HAL_Init+0x30>)
 8001344:	681a      	ldr	r2, [r3, #0]
 8001346:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800134a:	601a      	str	r2, [r3, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800134c:	681a      	ldr	r2, [r3, #0]
 800134e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8001352:	601a      	str	r2, [r3, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001354:	681a      	ldr	r2, [r3, #0]
 8001356:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800135a:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800135c:	2003      	movs	r0, #3
 800135e:	f000 fa3d 	bl	80017dc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001362:	2000      	movs	r0, #0
 8001364:	f005 fe5a 	bl	800701c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001368:	f005 fe10 	bl	8006f8c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
}
 800136c:	2000      	movs	r0, #0
 800136e:	bd08      	pop	{r3, pc}
 8001370:	40023c00 	.word	0x40023c00

08001374 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8001374:	4a03      	ldr	r2, [pc, #12]	; (8001384 <HAL_IncTick+0x10>)
 8001376:	4b04      	ldr	r3, [pc, #16]	; (8001388 <HAL_IncTick+0x14>)
 8001378:	6811      	ldr	r1, [r2, #0]
 800137a:	781b      	ldrb	r3, [r3, #0]
 800137c:	440b      	add	r3, r1
 800137e:	6013      	str	r3, [r2, #0]
 8001380:	4770      	bx	lr
 8001382:	bf00      	nop
 8001384:	2000417c 	.word	0x2000417c
 8001388:	20000038 	.word	0x20000038

0800138c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 800138c:	4b01      	ldr	r3, [pc, #4]	; (8001394 <HAL_GetTick+0x8>)
 800138e:	6818      	ldr	r0, [r3, #0]
}
 8001390:	4770      	bx	lr
 8001392:	bf00      	nop
 8001394:	2000417c 	.word	0x2000417c

08001398 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001398:	b538      	push	{r3, r4, r5, lr}
 800139a:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 800139c:	f7ff fff6 	bl	800138c <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80013a0:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 80013a2:	bf1c      	itt	ne
 80013a4:	4b05      	ldrne	r3, [pc, #20]	; (80013bc <HAL_Delay+0x24>)
 80013a6:	781b      	ldrbne	r3, [r3, #0]
  uint32_t tickstart = HAL_GetTick();
 80013a8:	4605      	mov	r5, r0
    wait += (uint32_t)(uwTickFreq);
 80013aa:	bf18      	it	ne
 80013ac:	18e4      	addne	r4, r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 80013ae:	f7ff ffed 	bl	800138c <HAL_GetTick>
 80013b2:	1b40      	subs	r0, r0, r5
 80013b4:	4284      	cmp	r4, r0
 80013b6:	d8fa      	bhi.n	80013ae <HAL_Delay+0x16>
  {
  }
}
 80013b8:	bd38      	pop	{r3, r4, r5, pc}
 80013ba:	bf00      	nop
 80013bc:	20000038 	.word	0x20000038

080013c0 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80013c0:	b510      	push	{r4, lr}
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  
  /* Check ADC handle */
  if(hadc == NULL)
 80013c2:	4604      	mov	r4, r0
 80013c4:	2800      	cmp	r0, #0
 80013c6:	f000 8099 	beq.w	80014fc <HAL_ADC_Init+0x13c>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80013ca:	6c03      	ldr	r3, [r0, #64]	; 0x40
 80013cc:	b923      	cbnz	r3, 80013d8 <HAL_ADC_Init+0x18>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80013ce:	6443      	str	r3, [r0, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80013d0:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80013d4:	f005 f872 	bl	80064bc <HAL_ADC_MspInit>
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80013d8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80013da:	06db      	lsls	r3, r3, #27
 80013dc:	f100 808c 	bmi.w	80014f8 <HAL_ADC_Init+0x138>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80013e0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80013e2:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80013e6:	f023 0302 	bic.w	r3, r3, #2
 80013ea:	f043 0302 	orr.w	r3, r3, #2
 80013ee:	6423      	str	r3, [r4, #64]	; 0x40
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80013f0:	4b43      	ldr	r3, [pc, #268]	; (8001500 <HAL_ADC_Init+0x140>)
 80013f2:	685a      	ldr	r2, [r3, #4]
 80013f4:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 80013f8:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80013fa:	685a      	ldr	r2, [r3, #4]
 80013fc:	6861      	ldr	r1, [r4, #4]
 80013fe:	430a      	orrs	r2, r1
 8001400:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8001402:	6823      	ldr	r3, [r4, #0]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8001404:	6921      	ldr	r1, [r4, #16]
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8001406:	685a      	ldr	r2, [r3, #4]
 8001408:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800140c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800140e:	685a      	ldr	r2, [r3, #4]
 8001410:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8001414:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8001416:	685a      	ldr	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8001418:	68a1      	ldr	r1, [r4, #8]
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800141a:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 800141e:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8001420:	685a      	ldr	r2, [r3, #4]
 8001422:	430a      	orrs	r2, r1
 8001424:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001426:	689a      	ldr	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001428:	68e1      	ldr	r1, [r4, #12]
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800142a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800142e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001430:	689a      	ldr	r2, [r3, #8]
 8001432:	430a      	orrs	r2, r1
 8001434:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001436:	4933      	ldr	r1, [pc, #204]	; (8001504 <HAL_ADC_Init+0x144>)
 8001438:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 800143a:	428a      	cmp	r2, r1
 800143c:	d050      	beq.n	80014e0 <HAL_ADC_Init+0x120>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800143e:	6899      	ldr	r1, [r3, #8]
 8001440:	f021 6170 	bic.w	r1, r1, #251658240	; 0xf000000
 8001444:	6099      	str	r1, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001446:	6899      	ldr	r1, [r3, #8]
 8001448:	430a      	orrs	r2, r1
 800144a:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800144c:	689a      	ldr	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800144e:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001450:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001454:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001456:	689a      	ldr	r2, [r3, #8]
 8001458:	430a      	orrs	r2, r1
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800145a:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800145c:	689a      	ldr	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode);
 800145e:	69a1      	ldr	r1, [r4, #24]
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8001460:	f022 0202 	bic.w	r2, r2, #2
 8001464:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode);
 8001466:	689a      	ldr	r2, [r3, #8]
 8001468:	ea42 0241 	orr.w	r2, r2, r1, lsl #1
 800146c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800146e:	6a22      	ldr	r2, [r4, #32]
 8001470:	2a00      	cmp	r2, #0
 8001472:	d03d      	beq.n	80014f0 <HAL_ADC_Init+0x130>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001474:	685a      	ldr	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001476:	6a61      	ldr	r1, [r4, #36]	; 0x24
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001478:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800147c:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800147e:	685a      	ldr	r2, [r3, #4]
 8001480:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8001484:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001486:	685a      	ldr	r2, [r3, #4]
 8001488:	3901      	subs	r1, #1
 800148a:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800148e:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001490:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001492:	69e1      	ldr	r1, [r4, #28]
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001494:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8001498:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800149a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800149c:	3901      	subs	r1, #1
 800149e:	ea42 5201 	orr.w	r2, r2, r1, lsl #20
 80014a2:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80014a4:	689a      	ldr	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq(hadc->Init.DMAContinuousRequests);
 80014a6:	6b21      	ldr	r1, [r4, #48]	; 0x30
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80014a8:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80014ac:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq(hadc->Init.DMAContinuousRequests);
 80014ae:	689a      	ldr	r2, [r3, #8]
 80014b0:	ea42 2241 	orr.w	r2, r2, r1, lsl #9
 80014b4:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80014b6:	689a      	ldr	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80014b8:	6961      	ldr	r1, [r4, #20]
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80014ba:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80014be:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80014c0:	689a      	ldr	r2, [r3, #8]
    ADC_CLEAR_ERRORCODE(hadc);
 80014c2:	2000      	movs	r0, #0
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80014c4:	ea42 2281 	orr.w	r2, r2, r1, lsl #10
 80014c8:	609a      	str	r2, [r3, #8]
    ADC_CLEAR_ERRORCODE(hadc);
 80014ca:	6460      	str	r0, [r4, #68]	; 0x44
    ADC_STATE_CLR_SET(hadc->State,
 80014cc:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80014ce:	f023 0303 	bic.w	r3, r3, #3
 80014d2:	f043 0301 	orr.w	r3, r3, #1
 80014d6:	6423      	str	r3, [r4, #64]	; 0x40
  __HAL_UNLOCK(hadc);
 80014d8:	2300      	movs	r3, #0
 80014da:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  return tmp_hal_status;
 80014de:	bd10      	pop	{r4, pc}
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80014e0:	689a      	ldr	r2, [r3, #8]
 80014e2:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80014e6:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80014e8:	689a      	ldr	r2, [r3, #8]
 80014ea:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80014ee:	e7b4      	b.n	800145a <HAL_ADC_Init+0x9a>
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80014f0:	685a      	ldr	r2, [r3, #4]
 80014f2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80014f6:	e7ca      	b.n	800148e <HAL_ADC_Init+0xce>
    tmp_hal_status = HAL_ERROR;
 80014f8:	2001      	movs	r0, #1
 80014fa:	e7ed      	b.n	80014d8 <HAL_ADC_Init+0x118>
    return HAL_ERROR;
 80014fc:	2001      	movs	r0, #1
}
 80014fe:	bd10      	pop	{r4, pc}
 8001500:	40012300 	.word	0x40012300
 8001504:	0f000001 	.word	0x0f000001

08001508 <HAL_ADC_Start>:
{
 8001508:	b082      	sub	sp, #8
  __IO uint32_t counter = 0U;
 800150a:	2300      	movs	r3, #0
 800150c:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 800150e:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8001512:	2b01      	cmp	r3, #1
 8001514:	d04e      	beq.n	80015b4 <HAL_ADC_Start+0xac>
 8001516:	2301      	movs	r3, #1
 8001518:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800151c:	6803      	ldr	r3, [r0, #0]
 800151e:	689a      	ldr	r2, [r3, #8]
 8001520:	07d1      	lsls	r1, r2, #31
 8001522:	d505      	bpl.n	8001530 <HAL_ADC_Start+0x28>
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001524:	689a      	ldr	r2, [r3, #8]
 8001526:	07d2      	lsls	r2, r2, #31
 8001528:	d414      	bmi.n	8001554 <HAL_ADC_Start+0x4c>
  return HAL_OK;
 800152a:	2000      	movs	r0, #0
}
 800152c:	b002      	add	sp, #8
 800152e:	4770      	bx	lr
    __HAL_ADC_ENABLE(hadc);
 8001530:	689a      	ldr	r2, [r3, #8]
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001532:	4921      	ldr	r1, [pc, #132]	; (80015b8 <HAL_ADC_Start+0xb0>)
    __HAL_ADC_ENABLE(hadc);
 8001534:	f042 0201 	orr.w	r2, r2, #1
 8001538:	609a      	str	r2, [r3, #8]
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800153a:	4a20      	ldr	r2, [pc, #128]	; (80015bc <HAL_ADC_Start+0xb4>)
 800153c:	6812      	ldr	r2, [r2, #0]
 800153e:	fbb2 f2f1 	udiv	r2, r2, r1
 8001542:	eb02 0242 	add.w	r2, r2, r2, lsl #1
      counter--;
 8001546:	9201      	str	r2, [sp, #4]
    while(counter != 0U)
 8001548:	9a01      	ldr	r2, [sp, #4]
 800154a:	2a00      	cmp	r2, #0
 800154c:	d0ea      	beq.n	8001524 <HAL_ADC_Start+0x1c>
      counter--;
 800154e:	9a01      	ldr	r2, [sp, #4]
 8001550:	3a01      	subs	r2, #1
 8001552:	e7f8      	b.n	8001546 <HAL_ADC_Start+0x3e>
    ADC_STATE_CLR_SET(hadc->State,
 8001554:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8001556:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800155a:	f022 0201 	bic.w	r2, r2, #1
 800155e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001562:	6402      	str	r2, [r0, #64]	; 0x40
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001564:	685a      	ldr	r2, [r3, #4]
 8001566:	0551      	lsls	r1, r2, #21
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001568:	bf41      	itttt	mi
 800156a:	6c02      	ldrmi	r2, [r0, #64]	; 0x40
 800156c:	f422 5240 	bicmi.w	r2, r2, #12288	; 0x3000
 8001570:	f442 5280 	orrmi.w	r2, r2, #4096	; 0x1000
 8001574:	6402      	strmi	r2, [r0, #64]	; 0x40
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001576:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8001578:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800157c:	bf1c      	itt	ne
 800157e:	6c42      	ldrne	r2, [r0, #68]	; 0x44
 8001580:	f022 0206 	bicne.w	r2, r2, #6
      ADC_CLEAR_ERRORCODE(hadc);
 8001584:	6442      	str	r2, [r0, #68]	; 0x44
    __HAL_UNLOCK(hadc);
 8001586:	2200      	movs	r2, #0
 8001588:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800158c:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8001590:	601a      	str	r2, [r3, #0]
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8001592:	4a0b      	ldr	r2, [pc, #44]	; (80015c0 <HAL_ADC_Start+0xb8>)
 8001594:	6852      	ldr	r2, [r2, #4]
 8001596:	06d2      	lsls	r2, r2, #27
 8001598:	d108      	bne.n	80015ac <HAL_ADC_Start+0xa4>
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800159a:	6898      	ldr	r0, [r3, #8]
 800159c:	f010 5040 	ands.w	r0, r0, #805306368	; 0x30000000
 80015a0:	d1c3      	bne.n	800152a <HAL_ADC_Start+0x22>
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80015a2:	689a      	ldr	r2, [r3, #8]
 80015a4:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80015a8:	609a      	str	r2, [r3, #8]
 80015aa:	e7bf      	b.n	800152c <HAL_ADC_Start+0x24>
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80015ac:	4a05      	ldr	r2, [pc, #20]	; (80015c4 <HAL_ADC_Start+0xbc>)
 80015ae:	4293      	cmp	r3, r2
 80015b0:	d1bb      	bne.n	800152a <HAL_ADC_Start+0x22>
 80015b2:	e7f2      	b.n	800159a <HAL_ADC_Start+0x92>
  __HAL_LOCK(hadc);
 80015b4:	2002      	movs	r0, #2
 80015b6:	e7b9      	b.n	800152c <HAL_ADC_Start+0x24>
 80015b8:	000f4240 	.word	0x000f4240
 80015bc:	2000015c 	.word	0x2000015c
 80015c0:	40012300 	.word	0x40012300
 80015c4:	40012000 	.word	0x40012000

080015c8 <HAL_ADC_Stop>:
  __HAL_LOCK(hadc);
 80015c8:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80015cc:	2b01      	cmp	r3, #1
 80015ce:	d017      	beq.n	8001600 <HAL_ADC_Stop+0x38>
 80015d0:	2301      	movs	r3, #1
 80015d2:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_ADC_DISABLE(hadc);
 80015d6:	6803      	ldr	r3, [r0, #0]
 80015d8:	689a      	ldr	r2, [r3, #8]
 80015da:	f022 0201 	bic.w	r2, r2, #1
 80015de:	609a      	str	r2, [r3, #8]
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 80015e0:	689b      	ldr	r3, [r3, #8]
 80015e2:	07db      	lsls	r3, r3, #31
 80015e4:	d407      	bmi.n	80015f6 <HAL_ADC_Stop+0x2e>
    ADC_STATE_CLR_SET(hadc->State,
 80015e6:	6c03      	ldr	r3, [r0, #64]	; 0x40
 80015e8:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80015ec:	f023 0301 	bic.w	r3, r3, #1
 80015f0:	f043 0301 	orr.w	r3, r3, #1
 80015f4:	6403      	str	r3, [r0, #64]	; 0x40
  __HAL_UNLOCK(hadc);
 80015f6:	2300      	movs	r3, #0
 80015f8:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  return HAL_OK;
 80015fc:	4618      	mov	r0, r3
 80015fe:	4770      	bx	lr
  __HAL_LOCK(hadc);
 8001600:	2002      	movs	r0, #2
}
 8001602:	4770      	bx	lr

08001604 <HAL_ADC_PollForConversion>:
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001604:	6803      	ldr	r3, [r0, #0]
 8001606:	689a      	ldr	r2, [r3, #8]
{
 8001608:	b570      	push	{r4, r5, r6, lr}
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800160a:	0556      	lsls	r6, r2, #21
{
 800160c:	4604      	mov	r4, r0
 800160e:	460d      	mov	r5, r1
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001610:	d50b      	bpl.n	800162a <HAL_ADC_PollForConversion+0x26>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8001612:	689b      	ldr	r3, [r3, #8]
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001614:	05d8      	lsls	r0, r3, #23
 8001616:	d508      	bpl.n	800162a <HAL_ADC_PollForConversion+0x26>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001618:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800161a:	f043 0320 	orr.w	r3, r3, #32
 800161e:	6423      	str	r3, [r4, #64]	; 0x40
    __HAL_UNLOCK(hadc);
 8001620:	2300      	movs	r3, #0
 8001622:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    return HAL_ERROR;
 8001626:	2001      	movs	r0, #1
 8001628:	bd70      	pop	{r4, r5, r6, pc}
  tickstart = HAL_GetTick();
 800162a:	f7ff feaf 	bl	800138c <HAL_GetTick>
 800162e:	4606      	mov	r6, r0
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001630:	6823      	ldr	r3, [r4, #0]
 8001632:	681a      	ldr	r2, [r3, #0]
 8001634:	0792      	lsls	r2, r2, #30
 8001636:	d50c      	bpl.n	8001652 <HAL_ADC_PollForConversion+0x4e>
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001638:	f06f 0212 	mvn.w	r2, #18
 800163c:	601a      	str	r2, [r3, #0]
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800163e:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8001640:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001644:	6422      	str	r2, [r4, #64]	; 0x40
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001646:	689a      	ldr	r2, [r3, #8]
 8001648:	f012 5f40 	tst.w	r2, #805306368	; 0x30000000
 800164c:	d013      	beq.n	8001676 <HAL_ADC_PollForConversion+0x72>
  return HAL_OK;
 800164e:	2000      	movs	r0, #0
 8001650:	bd70      	pop	{r4, r5, r6, pc}
    if(Timeout != HAL_MAX_DELAY)
 8001652:	1c69      	adds	r1, r5, #1
 8001654:	d0ed      	beq.n	8001632 <HAL_ADC_PollForConversion+0x2e>
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8001656:	b945      	cbnz	r5, 800166a <HAL_ADC_PollForConversion+0x66>
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001658:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800165a:	f043 0304 	orr.w	r3, r3, #4
 800165e:	6423      	str	r3, [r4, #64]	; 0x40
        __HAL_UNLOCK(hadc);
 8001660:	2300      	movs	r3, #0
 8001662:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        return HAL_TIMEOUT;
 8001666:	2003      	movs	r0, #3
 8001668:	bd70      	pop	{r4, r5, r6, pc}
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 800166a:	f7ff fe8f 	bl	800138c <HAL_GetTick>
 800166e:	1b80      	subs	r0, r0, r6
 8001670:	4285      	cmp	r5, r0
 8001672:	d2dd      	bcs.n	8001630 <HAL_ADC_PollForConversion+0x2c>
 8001674:	e7f0      	b.n	8001658 <HAL_ADC_PollForConversion+0x54>
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001676:	69a2      	ldr	r2, [r4, #24]
 8001678:	2a00      	cmp	r2, #0
 800167a:	d1e8      	bne.n	800164e <HAL_ADC_PollForConversion+0x4a>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800167c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800167e:	f412 0f70 	tst.w	r2, #15728640	; 0xf00000
 8001682:	d002      	beq.n	800168a <HAL_ADC_PollForConversion+0x86>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8001684:	689b      	ldr	r3, [r3, #8]
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001686:	055b      	lsls	r3, r3, #21
 8001688:	d4e1      	bmi.n	800164e <HAL_ADC_PollForConversion+0x4a>
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800168a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800168c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001690:	6423      	str	r3, [r4, #64]	; 0x40
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001692:	6c20      	ldr	r0, [r4, #64]	; 0x40
 8001694:	f410 5080 	ands.w	r0, r0, #4096	; 0x1000
 8001698:	d1d9      	bne.n	800164e <HAL_ADC_PollForConversion+0x4a>
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800169a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800169c:	f043 0301 	orr.w	r3, r3, #1
 80016a0:	6423      	str	r3, [r4, #64]	; 0x40
}
 80016a2:	bd70      	pop	{r4, r5, r6, pc}

080016a4 <HAL_ADC_GetValue>:
  return hadc->Instance->DR;
 80016a4:	6803      	ldr	r3, [r0, #0]
 80016a6:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
}
 80016a8:	4770      	bx	lr
	...

080016ac <HAL_ADC_ConfigChannel>:
{
 80016ac:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __IO uint32_t counter = 0U;
 80016ae:	2300      	movs	r3, #0
 80016b0:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 80016b2:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80016b6:	2b01      	cmp	r3, #1
 80016b8:	d06a      	beq.n	8001790 <HAL_ADC_ConfigChannel+0xe4>
  if (sConfig->Channel > ADC_CHANNEL_9)
 80016ba:	680d      	ldr	r5, [r1, #0]
 80016bc:	6804      	ldr	r4, [r0, #0]
 80016be:	688a      	ldr	r2, [r1, #8]
  __HAL_LOCK(hadc);
 80016c0:	2301      	movs	r3, #1
  if (sConfig->Channel > ADC_CHANNEL_9)
 80016c2:	2d09      	cmp	r5, #9
  __HAL_LOCK(hadc);
 80016c4:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
 80016c8:	b2ae      	uxth	r6, r5
  if (sConfig->Channel > ADC_CHANNEL_9)
 80016ca:	d92a      	bls.n	8001722 <HAL_ADC_ConfigChannel+0x76>
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80016cc:	eb06 0346 	add.w	r3, r6, r6, lsl #1
 80016d0:	68e7      	ldr	r7, [r4, #12]
 80016d2:	3b1e      	subs	r3, #30
 80016d4:	f04f 0e07 	mov.w	lr, #7
 80016d8:	fa0e fe03 	lsl.w	lr, lr, r3
 80016dc:	ea27 070e 	bic.w	r7, r7, lr
 80016e0:	60e7      	str	r7, [r4, #12]
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80016e2:	68e7      	ldr	r7, [r4, #12]
 80016e4:	fa02 f303 	lsl.w	r3, r2, r3
 80016e8:	433b      	orrs	r3, r7
 80016ea:	60e3      	str	r3, [r4, #12]
  if (sConfig->Rank < 7U)
 80016ec:	684a      	ldr	r2, [r1, #4]
 80016ee:	2a06      	cmp	r2, #6
 80016f0:	ea4f 0382 	mov.w	r3, r2, lsl #2
 80016f4:	d825      	bhi.n	8001742 <HAL_ADC_ConfigChannel+0x96>
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80016f6:	4413      	add	r3, r2
 80016f8:	6b67      	ldr	r7, [r4, #52]	; 0x34
 80016fa:	1f59      	subs	r1, r3, #5
 80016fc:	231f      	movs	r3, #31
 80016fe:	408b      	lsls	r3, r1
 8001700:	ea27 0303 	bic.w	r3, r7, r3
 8001704:	6363      	str	r3, [r4, #52]	; 0x34
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001706:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8001708:	fa06 f101 	lsl.w	r1, r6, r1
 800170c:	4311      	orrs	r1, r2
 800170e:	6361      	str	r1, [r4, #52]	; 0x34
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001710:	4b2d      	ldr	r3, [pc, #180]	; (80017c8 <HAL_ADC_ConfigChannel+0x11c>)
 8001712:	429c      	cmp	r4, r3
 8001714:	d034      	beq.n	8001780 <HAL_ADC_ConfigChannel+0xd4>
  __HAL_UNLOCK(hadc);
 8001716:	2300      	movs	r3, #0
 8001718:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  return HAL_OK;
 800171c:	4618      	mov	r0, r3
}
 800171e:	b003      	add	sp, #12
 8001720:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001722:	6927      	ldr	r7, [r4, #16]
 8001724:	eb05 0345 	add.w	r3, r5, r5, lsl #1
 8001728:	f04f 0e07 	mov.w	lr, #7
 800172c:	fa0e fe03 	lsl.w	lr, lr, r3
 8001730:	ea27 070e 	bic.w	r7, r7, lr
 8001734:	6127      	str	r7, [r4, #16]
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001736:	6927      	ldr	r7, [r4, #16]
 8001738:	fa02 f303 	lsl.w	r3, r2, r3
 800173c:	433b      	orrs	r3, r7
 800173e:	6123      	str	r3, [r4, #16]
 8001740:	e7d4      	b.n	80016ec <HAL_ADC_ConfigChannel+0x40>
  else if (sConfig->Rank < 13U)
 8001742:	2a0c      	cmp	r2, #12
 8001744:	d80e      	bhi.n	8001764 <HAL_ADC_ConfigChannel+0xb8>
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001746:	4413      	add	r3, r2
 8001748:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800174a:	f1a3 0223 	sub.w	r2, r3, #35	; 0x23
 800174e:	231f      	movs	r3, #31
 8001750:	4093      	lsls	r3, r2
 8001752:	ea21 0303 	bic.w	r3, r1, r3
 8001756:	6323      	str	r3, [r4, #48]	; 0x30
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001758:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800175a:	fa06 f202 	lsl.w	r2, r6, r2
 800175e:	431a      	orrs	r2, r3
 8001760:	6322      	str	r2, [r4, #48]	; 0x30
 8001762:	e7d5      	b.n	8001710 <HAL_ADC_ConfigChannel+0x64>
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001764:	4413      	add	r3, r2
 8001766:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8001768:	3b41      	subs	r3, #65	; 0x41
 800176a:	221f      	movs	r2, #31
 800176c:	409a      	lsls	r2, r3
 800176e:	ea21 0202 	bic.w	r2, r1, r2
 8001772:	62e2      	str	r2, [r4, #44]	; 0x2c
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001774:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8001776:	fa06 f103 	lsl.w	r1, r6, r3
 800177a:	4311      	orrs	r1, r2
 800177c:	62e1      	str	r1, [r4, #44]	; 0x2c
 800177e:	e7c7      	b.n	8001710 <HAL_ADC_ConfigChannel+0x64>
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001780:	2d12      	cmp	r5, #18
 8001782:	d107      	bne.n	8001794 <HAL_ADC_ConfigChannel+0xe8>
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001784:	4a11      	ldr	r2, [pc, #68]	; (80017cc <HAL_ADC_ConfigChannel+0x120>)
 8001786:	6853      	ldr	r3, [r2, #4]
 8001788:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800178c:	6053      	str	r3, [r2, #4]
 800178e:	e7c2      	b.n	8001716 <HAL_ADC_ConfigChannel+0x6a>
  __HAL_LOCK(hadc);
 8001790:	2002      	movs	r0, #2
 8001792:	e7c4      	b.n	800171e <HAL_ADC_ConfigChannel+0x72>
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001794:	4b0e      	ldr	r3, [pc, #56]	; (80017d0 <HAL_ADC_ConfigChannel+0x124>)
 8001796:	429d      	cmp	r5, r3
 8001798:	d001      	beq.n	800179e <HAL_ADC_ConfigChannel+0xf2>
 800179a:	2d11      	cmp	r5, #17
 800179c:	d1bb      	bne.n	8001716 <HAL_ADC_ConfigChannel+0x6a>
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800179e:	490b      	ldr	r1, [pc, #44]	; (80017cc <HAL_ADC_ConfigChannel+0x120>)
 80017a0:	684a      	ldr	r2, [r1, #4]
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80017a2:	429d      	cmp	r5, r3
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80017a4:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 80017a8:	604a      	str	r2, [r1, #4]
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80017aa:	d1b4      	bne.n	8001716 <HAL_ADC_ConfigChannel+0x6a>
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80017ac:	4b09      	ldr	r3, [pc, #36]	; (80017d4 <HAL_ADC_ConfigChannel+0x128>)
 80017ae:	4a0a      	ldr	r2, [pc, #40]	; (80017d8 <HAL_ADC_ConfigChannel+0x12c>)
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	fbb3 f2f2 	udiv	r2, r3, r2
 80017b6:	230a      	movs	r3, #10
 80017b8:	4353      	muls	r3, r2
        counter--;
 80017ba:	9301      	str	r3, [sp, #4]
      while(counter != 0U)
 80017bc:	9b01      	ldr	r3, [sp, #4]
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d0a9      	beq.n	8001716 <HAL_ADC_ConfigChannel+0x6a>
        counter--;
 80017c2:	9b01      	ldr	r3, [sp, #4]
 80017c4:	3b01      	subs	r3, #1
 80017c6:	e7f8      	b.n	80017ba <HAL_ADC_ConfigChannel+0x10e>
 80017c8:	40012000 	.word	0x40012000
 80017cc:	40012300 	.word	0x40012300
 80017d0:	10000012 	.word	0x10000012
 80017d4:	2000015c 	.word	0x2000015c
 80017d8:	000f4240 	.word	0x000f4240

080017dc <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80017dc:	4a07      	ldr	r2, [pc, #28]	; (80017fc <HAL_NVIC_SetPriorityGrouping+0x20>)
 80017de:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80017e0:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80017e4:	041b      	lsls	r3, r3, #16
 80017e6:	0c1b      	lsrs	r3, r3, #16
 80017e8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80017ec:	0200      	lsls	r0, r0, #8
 80017ee:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80017f2:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 80017f6:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 80017f8:	60d3      	str	r3, [r2, #12]
 80017fa:	4770      	bx	lr
 80017fc:	e000ed00 	.word	0xe000ed00

08001800 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001800:	4b17      	ldr	r3, [pc, #92]	; (8001860 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001802:	b530      	push	{r4, r5, lr}
 8001804:	68dc      	ldr	r4, [r3, #12]
 8001806:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800180a:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800180e:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001810:	2b04      	cmp	r3, #4
 8001812:	bf28      	it	cs
 8001814:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001816:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001818:	f04f 0501 	mov.w	r5, #1
 800181c:	fa05 f303 	lsl.w	r3, r5, r3
 8001820:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001824:	bf8c      	ite	hi
 8001826:	3c03      	subhi	r4, #3
 8001828:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800182a:	4019      	ands	r1, r3
 800182c:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800182e:	fa05 f404 	lsl.w	r4, r5, r4
 8001832:	3c01      	subs	r4, #1
 8001834:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) < 0)
 8001836:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001838:	ea42 0201 	orr.w	r2, r2, r1
 800183c:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001840:	bfaf      	iteee	ge
 8001842:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001846:	f000 000f 	andlt.w	r0, r0, #15
 800184a:	4b06      	ldrlt	r3, [pc, #24]	; (8001864 <HAL_NVIC_SetPriority+0x64>)
 800184c:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800184e:	bfa5      	ittet	ge
 8001850:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
 8001854:	b2d2      	uxtbge	r2, r2
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001856:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001858:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 800185c:	bd30      	pop	{r4, r5, pc}
 800185e:	bf00      	nop
 8001860:	e000ed00 	.word	0xe000ed00
 8001864:	e000ed14 	.word	0xe000ed14

08001868 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8001868:	0942      	lsrs	r2, r0, #5
 800186a:	2301      	movs	r3, #1
 800186c:	f000 001f 	and.w	r0, r0, #31
 8001870:	fa03 f000 	lsl.w	r0, r3, r0
 8001874:	4b01      	ldr	r3, [pc, #4]	; (800187c <HAL_NVIC_EnableIRQ+0x14>)
 8001876:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800187a:	4770      	bx	lr
 800187c:	e000e100 	.word	0xe000e100

08001880 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001880:	3801      	subs	r0, #1
 8001882:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8001886:	d20a      	bcs.n	800189e <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001888:	4b06      	ldr	r3, [pc, #24]	; (80018a4 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800188a:	4a07      	ldr	r2, [pc, #28]	; (80018a8 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800188c:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800188e:	21f0      	movs	r1, #240	; 0xf0
 8001890:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001894:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001896:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001898:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800189a:	601a      	str	r2, [r3, #0]
 800189c:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 800189e:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80018a0:	4770      	bx	lr
 80018a2:	bf00      	nop
 80018a4:	e000e010 	.word	0xe000e010
 80018a8:	e000ed00 	.word	0xe000ed00

080018ac <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 80018ac:	4b04      	ldr	r3, [pc, #16]	; (80018c0 <HAL_SYSTICK_CLKSourceConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 80018ae:	681a      	ldr	r2, [r3, #0]
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 80018b0:	2804      	cmp	r0, #4
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 80018b2:	bf0c      	ite	eq
 80018b4:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 80018b8:	f022 0204 	bicne.w	r2, r2, #4
 80018bc:	601a      	str	r2, [r3, #0]
 80018be:	4770      	bx	lr
 80018c0:	e000e010 	.word	0xe000e010

080018c4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80018c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80018c8:	b085      	sub	sp, #20
  for(position = 0U; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80018ca:	680b      	ldr	r3, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80018cc:	f8df 819c 	ldr.w	r8, [pc, #412]	; 8001a6c <HAL_GPIO_Init+0x1a8>
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80018d0:	4a64      	ldr	r2, [pc, #400]	; (8001a64 <HAL_GPIO_Init+0x1a0>)
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80018d2:	9301      	str	r3, [sp, #4]
    ioposition = 0x01U << position;
 80018d4:	f04f 0901 	mov.w	r9, #1
  for(position = 0U; position < GPIO_NUMBER; position++)
 80018d8:	2300      	movs	r3, #0
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80018da:	9c01      	ldr	r4, [sp, #4]
    ioposition = 0x01U << position;
 80018dc:	fa09 f703 	lsl.w	r7, r9, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80018e0:	ea07 0604 	and.w	r6, r7, r4
    if(iocurrent == ioposition)
 80018e4:	42b7      	cmp	r7, r6
 80018e6:	f040 80ad 	bne.w	8001a44 <HAL_GPIO_Init+0x180>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80018ea:	684c      	ldr	r4, [r1, #4]
 80018ec:	f024 0a10 	bic.w	sl, r4, #16
 80018f0:	f1ba 0f02 	cmp.w	sl, #2
 80018f4:	d116      	bne.n	8001924 <HAL_GPIO_Init+0x60>
        temp = GPIOx->AFR[position >> 3U];
 80018f6:	ea4f 0cd3 	mov.w	ip, r3, lsr #3
 80018fa:	eb00 0c8c 	add.w	ip, r0, ip, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80018fe:	f003 0b07 	and.w	fp, r3, #7
        temp = GPIOx->AFR[position >> 3U];
 8001902:	f8dc 5020 	ldr.w	r5, [ip, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001906:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 800190a:	f04f 0e0f 	mov.w	lr, #15
 800190e:	fa0e fe0b 	lsl.w	lr, lr, fp
 8001912:	ea25 0e0e 	bic.w	lr, r5, lr
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001916:	690d      	ldr	r5, [r1, #16]
 8001918:	fa05 f50b 	lsl.w	r5, r5, fp
 800191c:	ea45 050e 	orr.w	r5, r5, lr
        GPIOx->AFR[position >> 3U] = temp;
 8001920:	f8cc 5020 	str.w	r5, [ip, #32]
 8001924:	ea4f 0c43 	mov.w	ip, r3, lsl #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001928:	2503      	movs	r5, #3
      temp = GPIOx->MODER;
 800192a:	f8d0 b000 	ldr.w	fp, [r0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800192e:	fa05 f50c 	lsl.w	r5, r5, ip
 8001932:	43ed      	mvns	r5, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001934:	f004 0e03 	and.w	lr, r4, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001938:	ea0b 0b05 	and.w	fp, fp, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800193c:	fa0e fe0c 	lsl.w	lr, lr, ip
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001940:	f10a 3aff 	add.w	sl, sl, #4294967295
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001944:	ea4e 0e0b 	orr.w	lr, lr, fp
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001948:	f1ba 0f01 	cmp.w	sl, #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800194c:	9500      	str	r5, [sp, #0]
      GPIOx->MODER = temp;
 800194e:	f8c0 e000 	str.w	lr, [r0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001952:	d815      	bhi.n	8001980 <HAL_GPIO_Init+0xbc>
        temp = GPIOx->OSPEEDR; 
 8001954:	f8d0 e008 	ldr.w	lr, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001958:	ea05 0e0e 	and.w	lr, r5, lr
        temp |= (GPIO_Init->Speed << (position * 2U));
 800195c:	68cd      	ldr	r5, [r1, #12]
 800195e:	fa05 fa0c 	lsl.w	sl, r5, ip
 8001962:	ea4a 0e0e 	orr.w	lr, sl, lr
        GPIOx->OSPEEDR = temp;
 8001966:	f8c0 e008 	str.w	lr, [r0, #8]
        temp = GPIOx->OTYPER;
 800196a:	f8d0 e004 	ldr.w	lr, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800196e:	ea2e 0707 	bic.w	r7, lr, r7
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001972:	f3c4 1e00 	ubfx	lr, r4, #4, #1
 8001976:	fa0e fe03 	lsl.w	lr, lr, r3
 800197a:	ea4e 0707 	orr.w	r7, lr, r7
        GPIOx->OTYPER = temp;
 800197e:	6047      	str	r7, [r0, #4]
      temp = GPIOx->PUPDR;
 8001980:	68c7      	ldr	r7, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001982:	9d00      	ldr	r5, [sp, #0]
 8001984:	403d      	ands	r5, r7
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001986:	688f      	ldr	r7, [r1, #8]
 8001988:	fa07 f70c 	lsl.w	r7, r7, ip
 800198c:	433d      	orrs	r5, r7
      GPIOx->PUPDR = temp;
 800198e:	60c5      	str	r5, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001990:	00e5      	lsls	r5, r4, #3
 8001992:	d557      	bpl.n	8001a44 <HAL_GPIO_Init+0x180>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001994:	f04f 0b00 	mov.w	fp, #0
 8001998:	f8cd b00c 	str.w	fp, [sp, #12]
 800199c:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80019a0:	4d31      	ldr	r5, [pc, #196]	; (8001a68 <HAL_GPIO_Init+0x1a4>)
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80019a2:	f447 4780 	orr.w	r7, r7, #16384	; 0x4000
 80019a6:	f8c8 7044 	str.w	r7, [r8, #68]	; 0x44
 80019aa:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
 80019ae:	f407 4780 	and.w	r7, r7, #16384	; 0x4000
 80019b2:	9703      	str	r7, [sp, #12]
 80019b4:	9f03      	ldr	r7, [sp, #12]
 80019b6:	f023 0703 	bic.w	r7, r3, #3
 80019ba:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
 80019be:	f507 379c 	add.w	r7, r7, #79872	; 0x13800
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80019c2:	f003 0c03 	and.w	ip, r3, #3
        temp = SYSCFG->EXTICR[position >> 2U];
 80019c6:	f8d7 a008 	ldr.w	sl, [r7, #8]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80019ca:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 80019ce:	f04f 0e0f 	mov.w	lr, #15
 80019d2:	fa0e fe0c 	lsl.w	lr, lr, ip
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80019d6:	42a8      	cmp	r0, r5
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80019d8:	ea2a 0e0e 	bic.w	lr, sl, lr
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80019dc:	d039      	beq.n	8001a52 <HAL_GPIO_Init+0x18e>
 80019de:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80019e2:	42a8      	cmp	r0, r5
 80019e4:	d037      	beq.n	8001a56 <HAL_GPIO_Init+0x192>
 80019e6:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80019ea:	42a8      	cmp	r0, r5
 80019ec:	d035      	beq.n	8001a5a <HAL_GPIO_Init+0x196>
 80019ee:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80019f2:	42a8      	cmp	r0, r5
 80019f4:	d033      	beq.n	8001a5e <HAL_GPIO_Init+0x19a>
 80019f6:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80019fa:	42a8      	cmp	r0, r5
 80019fc:	bf14      	ite	ne
 80019fe:	2507      	movne	r5, #7
 8001a00:	2504      	moveq	r5, #4
 8001a02:	fa05 f50c 	lsl.w	r5, r5, ip
 8001a06:	ea45 050e 	orr.w	r5, r5, lr
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001a0a:	60bd      	str	r5, [r7, #8]
        temp = EXTI->IMR;
 8001a0c:	6815      	ldr	r5, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
 8001a0e:	43f7      	mvns	r7, r6
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001a10:	f414 3f80 	tst.w	r4, #65536	; 0x10000
        temp &= ~((uint32_t)iocurrent);
 8001a14:	bf0c      	ite	eq
 8001a16:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 8001a18:	4335      	orrne	r5, r6
        }
        EXTI->IMR = temp;
 8001a1a:	6015      	str	r5, [r2, #0]

        temp = EXTI->EMR;
 8001a1c:	6855      	ldr	r5, [r2, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001a1e:	f414 3f00 	tst.w	r4, #131072	; 0x20000
        temp &= ~((uint32_t)iocurrent);
 8001a22:	bf0c      	ite	eq
 8001a24:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 8001a26:	4335      	orrne	r5, r6
        }
        EXTI->EMR = temp;
 8001a28:	6055      	str	r5, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001a2a:	6895      	ldr	r5, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001a2c:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
        temp &= ~((uint32_t)iocurrent);
 8001a30:	bf0c      	ite	eq
 8001a32:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 8001a34:	4335      	orrne	r5, r6
        }
        EXTI->RTSR = temp;
 8001a36:	6095      	str	r5, [r2, #8]

        temp = EXTI->FTSR;
 8001a38:	68d5      	ldr	r5, [r2, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001a3a:	02a4      	lsls	r4, r4, #10
        temp &= ~((uint32_t)iocurrent);
 8001a3c:	bf54      	ite	pl
 8001a3e:	403d      	andpl	r5, r7
        {
          temp |= iocurrent;
 8001a40:	4335      	orrmi	r5, r6
        }
        EXTI->FTSR = temp;
 8001a42:	60d5      	str	r5, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001a44:	3301      	adds	r3, #1
 8001a46:	2b10      	cmp	r3, #16
 8001a48:	f47f af47 	bne.w	80018da <HAL_GPIO_Init+0x16>
      }
    }
  }
}
 8001a4c:	b005      	add	sp, #20
 8001a4e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001a52:	465d      	mov	r5, fp
 8001a54:	e7d5      	b.n	8001a02 <HAL_GPIO_Init+0x13e>
 8001a56:	2501      	movs	r5, #1
 8001a58:	e7d3      	b.n	8001a02 <HAL_GPIO_Init+0x13e>
 8001a5a:	2502      	movs	r5, #2
 8001a5c:	e7d1      	b.n	8001a02 <HAL_GPIO_Init+0x13e>
 8001a5e:	2503      	movs	r5, #3
 8001a60:	e7cf      	b.n	8001a02 <HAL_GPIO_Init+0x13e>
 8001a62:	bf00      	nop
 8001a64:	40013c00 	.word	0x40013c00
 8001a68:	40020000 	.word	0x40020000
 8001a6c:	40023800 	.word	0x40023800

08001a70 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8001a70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;

        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8001a74:	4c36      	ldr	r4, [pc, #216]	; (8001b50 <HAL_GPIO_DeInit+0xe0>)
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8001a76:	f8df b0e0 	ldr.w	fp, [pc, #224]	; 8001b58 <HAL_GPIO_DeInit+0xe8>
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001a7a:	2200      	movs	r2, #0
    ioposition = 0x01U << position;
 8001a7c:	f04f 0901 	mov.w	r9, #1
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001a80:	f04f 0a03 	mov.w	sl, #3
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001a84:	f04f 0c0f 	mov.w	ip, #15
    ioposition = 0x01U << position;
 8001a88:	fa09 fe02 	lsl.w	lr, r9, r2
    if(iocurrent == ioposition)
 8001a8c:	ea3e 0301 	bics.w	r3, lr, r1
 8001a90:	d151      	bne.n	8001b36 <HAL_GPIO_DeInit+0xc6>
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001a92:	0055      	lsls	r5, r2, #1
 8001a94:	6803      	ldr	r3, [r0, #0]
 8001a96:	fa0a f505 	lsl.w	r5, sl, r5
 8001a9a:	43ed      	mvns	r5, r5
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001a9c:	08d7      	lsrs	r7, r2, #3
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001a9e:	402b      	ands	r3, r5
 8001aa0:	eb00 0787 	add.w	r7, r0, r7, lsl #2
 8001aa4:	6003      	str	r3, [r0, #0]
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001aa6:	f002 0607 	and.w	r6, r2, #7
 8001aaa:	6a3b      	ldr	r3, [r7, #32]
 8001aac:	00b6      	lsls	r6, r6, #2
 8001aae:	fa0c f606 	lsl.w	r6, ip, r6
 8001ab2:	ea23 0606 	bic.w	r6, r3, r6
 8001ab6:	623e      	str	r6, [r7, #32]
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001ab8:	6883      	ldr	r3, [r0, #8]
 8001aba:	402b      	ands	r3, r5
 8001abc:	6083      	str	r3, [r0, #8]
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001abe:	6846      	ldr	r6, [r0, #4]
 8001ac0:	ea6f 030e 	mvn.w	r3, lr
 8001ac4:	401e      	ands	r6, r3
 8001ac6:	6046      	str	r6, [r0, #4]
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001ac8:	68c6      	ldr	r6, [r0, #12]
 8001aca:	4035      	ands	r5, r6
 8001acc:	60c5      	str	r5, [r0, #12]
 8001ace:	f022 0503 	bic.w	r5, r2, #3
 8001ad2:	f105 4580 	add.w	r5, r5, #1073741824	; 0x40000000
 8001ad6:	f505 359c 	add.w	r5, r5, #79872	; 0x13800
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8001ada:	f002 0703 	and.w	r7, r2, #3
      tmp = SYSCFG->EXTICR[position >> 2U];
 8001ade:	68ae      	ldr	r6, [r5, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8001ae0:	00bf      	lsls	r7, r7, #2
 8001ae2:	fa0c f807 	lsl.w	r8, ip, r7
 8001ae6:	ea06 0e08 	and.w	lr, r6, r8
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8001aea:	4e1a      	ldr	r6, [pc, #104]	; (8001b54 <HAL_GPIO_DeInit+0xe4>)
 8001aec:	42b0      	cmp	r0, r6
 8001aee:	d027      	beq.n	8001b40 <HAL_GPIO_DeInit+0xd0>
 8001af0:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8001af4:	42b0      	cmp	r0, r6
 8001af6:	d025      	beq.n	8001b44 <HAL_GPIO_DeInit+0xd4>
 8001af8:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8001afc:	42b0      	cmp	r0, r6
 8001afe:	d023      	beq.n	8001b48 <HAL_GPIO_DeInit+0xd8>
 8001b00:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8001b04:	42b0      	cmp	r0, r6
 8001b06:	d021      	beq.n	8001b4c <HAL_GPIO_DeInit+0xdc>
 8001b08:	4558      	cmp	r0, fp
 8001b0a:	bf0c      	ite	eq
 8001b0c:	2604      	moveq	r6, #4
 8001b0e:	2607      	movne	r6, #7
 8001b10:	40be      	lsls	r6, r7
 8001b12:	45b6      	cmp	lr, r6
 8001b14:	d10f      	bne.n	8001b36 <HAL_GPIO_DeInit+0xc6>
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8001b16:	68ae      	ldr	r6, [r5, #8]
 8001b18:	ea26 0608 	bic.w	r6, r6, r8
 8001b1c:	60ae      	str	r6, [r5, #8]
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8001b1e:	6825      	ldr	r5, [r4, #0]
 8001b20:	401d      	ands	r5, r3
 8001b22:	6025      	str	r5, [r4, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8001b24:	6865      	ldr	r5, [r4, #4]
 8001b26:	401d      	ands	r5, r3
 8001b28:	6065      	str	r5, [r4, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8001b2a:	68a5      	ldr	r5, [r4, #8]
 8001b2c:	401d      	ands	r5, r3
 8001b2e:	60a5      	str	r5, [r4, #8]
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8001b30:	68e5      	ldr	r5, [r4, #12]
 8001b32:	402b      	ands	r3, r5
 8001b34:	60e3      	str	r3, [r4, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001b36:	3201      	adds	r2, #1
 8001b38:	2a10      	cmp	r2, #16
 8001b3a:	d1a5      	bne.n	8001a88 <HAL_GPIO_DeInit+0x18>
      }
    }
  }
}
 8001b3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8001b40:	2600      	movs	r6, #0
 8001b42:	e7e5      	b.n	8001b10 <HAL_GPIO_DeInit+0xa0>
 8001b44:	2601      	movs	r6, #1
 8001b46:	e7e3      	b.n	8001b10 <HAL_GPIO_DeInit+0xa0>
 8001b48:	2602      	movs	r6, #2
 8001b4a:	e7e1      	b.n	8001b10 <HAL_GPIO_DeInit+0xa0>
 8001b4c:	2603      	movs	r6, #3
 8001b4e:	e7df      	b.n	8001b10 <HAL_GPIO_DeInit+0xa0>
 8001b50:	40013c00 	.word	0x40013c00
 8001b54:	40020000 	.word	0x40020000
 8001b58:	40021000 	.word	0x40021000

08001b5c <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001b5c:	b10a      	cbz	r2, 8001b62 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001b5e:	6181      	str	r1, [r0, #24]
 8001b60:	4770      	bx	lr
 8001b62:	0409      	lsls	r1, r1, #16
 8001b64:	e7fb      	b.n	8001b5e <HAL_GPIO_WritePin+0x2>

08001b66 <I2C_IsAcknowledgeFailed>:
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001b66:	6802      	ldr	r2, [r0, #0]
 8001b68:	6953      	ldr	r3, [r2, #20]
 8001b6a:	f413 6380 	ands.w	r3, r3, #1024	; 0x400
 8001b6e:	d00d      	beq.n	8001b8c <I2C_IsAcknowledgeFailed+0x26>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001b70:	f46f 6380 	mvn.w	r3, #1024	; 0x400
 8001b74:	6153      	str	r3, [r2, #20]

    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8001b76:	2304      	movs	r3, #4
 8001b78:	6403      	str	r3, [r0, #64]	; 0x40
    hi2c->PreviousState = I2C_STATE_NONE;
    hi2c->State= HAL_I2C_STATE_READY;
 8001b7a:	2220      	movs	r2, #32
    hi2c->PreviousState = I2C_STATE_NONE;
 8001b7c:	2300      	movs	r3, #0
 8001b7e:	6303      	str	r3, [r0, #48]	; 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001b80:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    hi2c->State= HAL_I2C_STATE_READY;
 8001b84:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d

    return HAL_ERROR;
 8001b88:	2001      	movs	r0, #1
 8001b8a:	4770      	bx	lr
  }
  return HAL_OK;
 8001b8c:	4618      	mov	r0, r3
}
 8001b8e:	4770      	bx	lr

08001b90 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
{
 8001b90:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001b94:	4604      	mov	r4, r0
 8001b96:	4617      	mov	r7, r2
 8001b98:	4699      	mov	r9, r3
  while(__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8001b9a:	f3c1 4807 	ubfx	r8, r1, #16, #8
 8001b9e:	b28e      	uxth	r6, r1
 8001ba0:	6825      	ldr	r5, [r4, #0]
 8001ba2:	f1b8 0f01 	cmp.w	r8, #1
 8001ba6:	bf0c      	ite	eq
 8001ba8:	696b      	ldreq	r3, [r5, #20]
 8001baa:	69ab      	ldrne	r3, [r5, #24]
 8001bac:	ea36 0303 	bics.w	r3, r6, r3
 8001bb0:	bf14      	ite	ne
 8001bb2:	2001      	movne	r0, #1
 8001bb4:	2000      	moveq	r0, #0
 8001bb6:	b908      	cbnz	r0, 8001bbc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x2c>
}
 8001bb8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001bbc:	696b      	ldr	r3, [r5, #20]
 8001bbe:	055a      	lsls	r2, r3, #21
 8001bc0:	d512      	bpl.n	8001be8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x58>
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8001bc2:	682b      	ldr	r3, [r5, #0]
 8001bc4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001bc8:	602b      	str	r3, [r5, #0]
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001bca:	f46f 6380 	mvn.w	r3, #1024	; 0x400
 8001bce:	616b      	str	r3, [r5, #20]
      hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8001bd0:	2304      	movs	r3, #4
 8001bd2:	6423      	str	r3, [r4, #64]	; 0x40
      hi2c->State= HAL_I2C_STATE_READY;
 8001bd4:	2220      	movs	r2, #32
      hi2c->PreviousState = I2C_STATE_NONE;
 8001bd6:	2300      	movs	r3, #0
 8001bd8:	6323      	str	r3, [r4, #48]	; 0x30
      __HAL_UNLOCK(hi2c);
 8001bda:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
      hi2c->State= HAL_I2C_STATE_READY;
 8001bde:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
      return HAL_ERROR;
 8001be2:	2001      	movs	r0, #1
 8001be4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    if(Timeout != HAL_MAX_DELAY)
 8001be8:	1c7b      	adds	r3, r7, #1
 8001bea:	d0d9      	beq.n	8001ba0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8001bec:	b94f      	cbnz	r7, 8001c02 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x72>
        hi2c->PreviousState = I2C_STATE_NONE;
 8001bee:	2300      	movs	r3, #0
        hi2c->State= HAL_I2C_STATE_READY;
 8001bf0:	2220      	movs	r2, #32
        hi2c->PreviousState = I2C_STATE_NONE;
 8001bf2:	6323      	str	r3, [r4, #48]	; 0x30
        __HAL_UNLOCK(hi2c);
 8001bf4:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        hi2c->State= HAL_I2C_STATE_READY;
 8001bf8:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        return HAL_TIMEOUT;
 8001bfc:	2003      	movs	r0, #3
 8001bfe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8001c02:	f7ff fbc3 	bl	800138c <HAL_GetTick>
 8001c06:	eba0 0009 	sub.w	r0, r0, r9
 8001c0a:	4287      	cmp	r7, r0
 8001c0c:	d2c8      	bcs.n	8001ba0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
 8001c0e:	e7ee      	b.n	8001bee <I2C_WaitOnMasterAddressFlagUntilTimeout+0x5e>

08001c10 <I2C_WaitOnFlagUntilTimeout>:
{
 8001c10:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001c14:	9e08      	ldr	r6, [sp, #32]
 8001c16:	4604      	mov	r4, r0
 8001c18:	4690      	mov	r8, r2
 8001c1a:	461f      	mov	r7, r3
  while((__HAL_I2C_GET_FLAG(hi2c, Flag) ? SET : RESET) == Status) 
 8001c1c:	f3c1 4907 	ubfx	r9, r1, #16, #8
 8001c20:	b28d      	uxth	r5, r1
 8001c22:	6823      	ldr	r3, [r4, #0]
 8001c24:	f1b9 0f01 	cmp.w	r9, #1
 8001c28:	bf0c      	ite	eq
 8001c2a:	695b      	ldreq	r3, [r3, #20]
 8001c2c:	699b      	ldrne	r3, [r3, #24]
 8001c2e:	ea35 0303 	bics.w	r3, r5, r3
 8001c32:	bf0c      	ite	eq
 8001c34:	2301      	moveq	r3, #1
 8001c36:	2300      	movne	r3, #0
 8001c38:	4543      	cmp	r3, r8
 8001c3a:	d002      	beq.n	8001c42 <I2C_WaitOnFlagUntilTimeout+0x32>
  return HAL_OK;
 8001c3c:	2000      	movs	r0, #0
}
 8001c3e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    if(Timeout != HAL_MAX_DELAY)
 8001c42:	1c7b      	adds	r3, r7, #1
 8001c44:	d0ed      	beq.n	8001c22 <I2C_WaitOnFlagUntilTimeout+0x12>
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8001c46:	b95f      	cbnz	r7, 8001c60 <I2C_WaitOnFlagUntilTimeout+0x50>
        hi2c->PreviousState = I2C_STATE_NONE;
 8001c48:	2300      	movs	r3, #0
        hi2c->State= HAL_I2C_STATE_READY;
 8001c4a:	2220      	movs	r2, #32
        hi2c->PreviousState = I2C_STATE_NONE;
 8001c4c:	6323      	str	r3, [r4, #48]	; 0x30
        __HAL_UNLOCK(hi2c);
 8001c4e:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        hi2c->State= HAL_I2C_STATE_READY;
 8001c52:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        __HAL_UNLOCK(hi2c);
 8001c56:	2003      	movs	r0, #3
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001c58:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8001c5c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8001c60:	f7ff fb94 	bl	800138c <HAL_GetTick>
 8001c64:	1b80      	subs	r0, r0, r6
 8001c66:	4287      	cmp	r7, r0
 8001c68:	d2db      	bcs.n	8001c22 <I2C_WaitOnFlagUntilTimeout+0x12>
 8001c6a:	e7ed      	b.n	8001c48 <I2C_WaitOnFlagUntilTimeout+0x38>

08001c6c <I2C_WaitOnTXEFlagUntilTimeout>:
{    
 8001c6c:	b570      	push	{r4, r5, r6, lr}
 8001c6e:	4604      	mov	r4, r0
 8001c70:	460d      	mov	r5, r1
 8001c72:	4616      	mov	r6, r2
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001c74:	6823      	ldr	r3, [r4, #0]
 8001c76:	695b      	ldr	r3, [r3, #20]
 8001c78:	061b      	lsls	r3, r3, #24
 8001c7a:	d501      	bpl.n	8001c80 <I2C_WaitOnTXEFlagUntilTimeout+0x14>
  return HAL_OK;      
 8001c7c:	2000      	movs	r0, #0
 8001c7e:	bd70      	pop	{r4, r5, r6, pc}
    if(I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8001c80:	4620      	mov	r0, r4
 8001c82:	f7ff ff70 	bl	8001b66 <I2C_IsAcknowledgeFailed>
 8001c86:	b9a8      	cbnz	r0, 8001cb4 <I2C_WaitOnTXEFlagUntilTimeout+0x48>
    if(Timeout != HAL_MAX_DELAY)
 8001c88:	1c6a      	adds	r2, r5, #1
 8001c8a:	d0f3      	beq.n	8001c74 <I2C_WaitOnTXEFlagUntilTimeout+0x8>
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8001c8c:	b965      	cbnz	r5, 8001ca8 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001c8e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001c90:	f043 0320 	orr.w	r3, r3, #32
 8001c94:	6423      	str	r3, [r4, #64]	; 0x40
        hi2c->State= HAL_I2C_STATE_READY;
 8001c96:	2220      	movs	r2, #32
        hi2c->PreviousState = I2C_STATE_NONE;
 8001c98:	2300      	movs	r3, #0
 8001c9a:	6323      	str	r3, [r4, #48]	; 0x30
        __HAL_UNLOCK(hi2c);
 8001c9c:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        hi2c->State= HAL_I2C_STATE_READY;
 8001ca0:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        __HAL_UNLOCK(hi2c);
 8001ca4:	2003      	movs	r0, #3
 8001ca6:	bd70      	pop	{r4, r5, r6, pc}
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8001ca8:	f7ff fb70 	bl	800138c <HAL_GetTick>
 8001cac:	1b80      	subs	r0, r0, r6
 8001cae:	4285      	cmp	r5, r0
 8001cb0:	d2e0      	bcs.n	8001c74 <I2C_WaitOnTXEFlagUntilTimeout+0x8>
 8001cb2:	e7ec      	b.n	8001c8e <I2C_WaitOnTXEFlagUntilTimeout+0x22>
      return HAL_ERROR;
 8001cb4:	2001      	movs	r0, #1
}
 8001cb6:	bd70      	pop	{r4, r5, r6, pc}

08001cb8 <I2C_RequestMemoryWrite>:
{
 8001cb8:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
 8001cbc:	4615      	mov	r5, r2
  hi2c->Instance->CR1 |= I2C_CR1_START;
 8001cbe:	6802      	ldr	r2, [r0, #0]
{
 8001cc0:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8001cc2:	4698      	mov	r8, r3
  hi2c->Instance->CR1 |= I2C_CR1_START;
 8001cc4:	6813      	ldr	r3, [r2, #0]
 8001cc6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001cca:	6013      	str	r3, [r2, #0]
{
 8001ccc:	460f      	mov	r7, r1
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001cce:	9600      	str	r6, [sp, #0]
 8001cd0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8001cd2:	2200      	movs	r2, #0
 8001cd4:	f04f 1101 	mov.w	r1, #65537	; 0x10001
{
 8001cd8:	4604      	mov	r4, r0
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001cda:	f7ff ff99 	bl	8001c10 <I2C_WaitOnFlagUntilTimeout>
 8001cde:	b968      	cbnz	r0, 8001cfc <I2C_RequestMemoryWrite+0x44>
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8001ce0:	6823      	ldr	r3, [r4, #0]
  if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8001ce2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8001ce4:	491c      	ldr	r1, [pc, #112]	; (8001d58 <I2C_RequestMemoryWrite+0xa0>)
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8001ce6:	f007 07fe 	and.w	r7, r7, #254	; 0xfe
 8001cea:	611f      	str	r7, [r3, #16]
  if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8001cec:	4620      	mov	r0, r4
 8001cee:	4633      	mov	r3, r6
 8001cf0:	f7ff ff4e 	bl	8001b90 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001cf4:	b130      	cbz	r0, 8001d04 <I2C_RequestMemoryWrite+0x4c>
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001cf6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001cf8:	2b04      	cmp	r3, #4
 8001cfa:	d018      	beq.n	8001d2e <I2C_RequestMemoryWrite+0x76>
      return HAL_TIMEOUT;
 8001cfc:	2003      	movs	r0, #3
}
 8001cfe:	b004      	add	sp, #16
 8001d00:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001d04:	6823      	ldr	r3, [r4, #0]
 8001d06:	9003      	str	r0, [sp, #12]
 8001d08:	695a      	ldr	r2, [r3, #20]
 8001d0a:	9203      	str	r2, [sp, #12]
 8001d0c:	699b      	ldr	r3, [r3, #24]
 8001d0e:	9303      	str	r3, [sp, #12]
  if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001d10:	4632      	mov	r2, r6
 8001d12:	990a      	ldr	r1, [sp, #40]	; 0x28
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001d14:	9b03      	ldr	r3, [sp, #12]
  if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001d16:	4620      	mov	r0, r4
 8001d18:	f7ff ffa8 	bl	8001c6c <I2C_WaitOnTXEFlagUntilTimeout>
 8001d1c:	b148      	cbz	r0, 8001d32 <I2C_RequestMemoryWrite+0x7a>
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001d1e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001d20:	2b04      	cmp	r3, #4
 8001d22:	d1eb      	bne.n	8001cfc <I2C_RequestMemoryWrite+0x44>
        hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8001d24:	6822      	ldr	r2, [r4, #0]
 8001d26:	6813      	ldr	r3, [r2, #0]
 8001d28:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001d2c:	6013      	str	r3, [r2, #0]
      return HAL_ERROR;
 8001d2e:	2001      	movs	r0, #1
 8001d30:	e7e5      	b.n	8001cfe <I2C_RequestMemoryWrite+0x46>
  if(MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001d32:	f1b8 0f01 	cmp.w	r8, #1
 8001d36:	6823      	ldr	r3, [r4, #0]
 8001d38:	d102      	bne.n	8001d40 <I2C_RequestMemoryWrite+0x88>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8001d3a:	b2ed      	uxtb	r5, r5
 8001d3c:	611d      	str	r5, [r3, #16]
 8001d3e:	e7de      	b.n	8001cfe <I2C_RequestMemoryWrite+0x46>
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8001d40:	0a2a      	lsrs	r2, r5, #8
 8001d42:	611a      	str	r2, [r3, #16]
    if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001d44:	990a      	ldr	r1, [sp, #40]	; 0x28
 8001d46:	4632      	mov	r2, r6
 8001d48:	4620      	mov	r0, r4
 8001d4a:	f7ff ff8f 	bl	8001c6c <I2C_WaitOnTXEFlagUntilTimeout>
 8001d4e:	2800      	cmp	r0, #0
 8001d50:	d1e5      	bne.n	8001d1e <I2C_RequestMemoryWrite+0x66>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8001d52:	6823      	ldr	r3, [r4, #0]
 8001d54:	e7f1      	b.n	8001d3a <I2C_RequestMemoryWrite+0x82>
 8001d56:	bf00      	nop
 8001d58:	00010002 	.word	0x00010002

08001d5c <I2C_RequestMemoryRead>:
{
 8001d5c:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
 8001d60:	4698      	mov	r8, r3
  hi2c->Instance->CR1 |= I2C_CR1_ACK;
 8001d62:	6803      	ldr	r3, [r0, #0]
{
 8001d64:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8001d66:	4616      	mov	r6, r2
  hi2c->Instance->CR1 |= I2C_CR1_ACK;
 8001d68:	681a      	ldr	r2, [r3, #0]
 8001d6a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8001d6e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 |= I2C_CR1_START;
 8001d70:	681a      	ldr	r2, [r3, #0]
 8001d72:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001d76:	601a      	str	r2, [r3, #0]
{
 8001d78:	460f      	mov	r7, r1
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001d7a:	9500      	str	r5, [sp, #0]
 8001d7c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8001d7e:	2200      	movs	r2, #0
 8001d80:	f04f 1101 	mov.w	r1, #65537	; 0x10001
{
 8001d84:	4604      	mov	r4, r0
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001d86:	f7ff ff43 	bl	8001c10 <I2C_WaitOnFlagUntilTimeout>
 8001d8a:	b980      	cbnz	r0, 8001dae <I2C_RequestMemoryRead+0x52>
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8001d8c:	6823      	ldr	r3, [r4, #0]
  if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8001d8e:	492f      	ldr	r1, [pc, #188]	; (8001e4c <I2C_RequestMemoryRead+0xf0>)
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8001d90:	b2ff      	uxtb	r7, r7
 8001d92:	f007 02fe 	and.w	r2, r7, #254	; 0xfe
 8001d96:	611a      	str	r2, [r3, #16]
  if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8001d98:	4620      	mov	r0, r4
 8001d9a:	462b      	mov	r3, r5
 8001d9c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8001d9e:	f7ff fef7 	bl	8001b90 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001da2:	b140      	cbz	r0, 8001db6 <I2C_RequestMemoryRead+0x5a>
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001da4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001da6:	2b04      	cmp	r3, #4
 8001da8:	d101      	bne.n	8001dae <I2C_RequestMemoryRead+0x52>
      return HAL_ERROR;
 8001daa:	2001      	movs	r0, #1
 8001dac:	e000      	b.n	8001db0 <I2C_RequestMemoryRead+0x54>
      return HAL_TIMEOUT;
 8001dae:	2003      	movs	r0, #3
}
 8001db0:	b004      	add	sp, #16
 8001db2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001db6:	6823      	ldr	r3, [r4, #0]
 8001db8:	9003      	str	r0, [sp, #12]
 8001dba:	695a      	ldr	r2, [r3, #20]
 8001dbc:	9203      	str	r2, [sp, #12]
 8001dbe:	699b      	ldr	r3, [r3, #24]
 8001dc0:	9303      	str	r3, [sp, #12]
  if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001dc2:	462a      	mov	r2, r5
 8001dc4:	990a      	ldr	r1, [sp, #40]	; 0x28
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001dc6:	9b03      	ldr	r3, [sp, #12]
  if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001dc8:	4620      	mov	r0, r4
 8001dca:	f7ff ff4f 	bl	8001c6c <I2C_WaitOnTXEFlagUntilTimeout>
 8001dce:	b140      	cbz	r0, 8001de2 <I2C_RequestMemoryRead+0x86>
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001dd0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001dd2:	2b04      	cmp	r3, #4
 8001dd4:	d1eb      	bne.n	8001dae <I2C_RequestMemoryRead+0x52>
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8001dd6:	6822      	ldr	r2, [r4, #0]
 8001dd8:	6813      	ldr	r3, [r2, #0]
 8001dda:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001dde:	6013      	str	r3, [r2, #0]
 8001de0:	e7e3      	b.n	8001daa <I2C_RequestMemoryRead+0x4e>
  if(MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001de2:	f1b8 0f01 	cmp.w	r8, #1
 8001de6:	6823      	ldr	r3, [r4, #0]
 8001de8:	d124      	bne.n	8001e34 <I2C_RequestMemoryRead+0xd8>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8001dea:	b2f6      	uxtb	r6, r6
 8001dec:	611e      	str	r6, [r3, #16]
  if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001dee:	462a      	mov	r2, r5
 8001df0:	990a      	ldr	r1, [sp, #40]	; 0x28
 8001df2:	4620      	mov	r0, r4
 8001df4:	f7ff ff3a 	bl	8001c6c <I2C_WaitOnTXEFlagUntilTimeout>
 8001df8:	4602      	mov	r2, r0
 8001dfa:	2800      	cmp	r0, #0
 8001dfc:	d1e8      	bne.n	8001dd0 <I2C_RequestMemoryRead+0x74>
  hi2c->Instance->CR1 |= I2C_CR1_START;
 8001dfe:	6821      	ldr	r1, [r4, #0]
 8001e00:	680b      	ldr	r3, [r1, #0]
 8001e02:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001e06:	600b      	str	r3, [r1, #0]
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001e08:	4620      	mov	r0, r4
 8001e0a:	9500      	str	r5, [sp, #0]
 8001e0c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8001e0e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8001e12:	f7ff fefd 	bl	8001c10 <I2C_WaitOnFlagUntilTimeout>
 8001e16:	2800      	cmp	r0, #0
 8001e18:	d1c9      	bne.n	8001dae <I2C_RequestMemoryRead+0x52>
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8001e1a:	6823      	ldr	r3, [r4, #0]
  if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8001e1c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8001e1e:	490b      	ldr	r1, [pc, #44]	; (8001e4c <I2C_RequestMemoryRead+0xf0>)
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8001e20:	f047 0701 	orr.w	r7, r7, #1
 8001e24:	611f      	str	r7, [r3, #16]
  if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8001e26:	4620      	mov	r0, r4
 8001e28:	462b      	mov	r3, r5
 8001e2a:	f7ff feb1 	bl	8001b90 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001e2e:	2800      	cmp	r0, #0
 8001e30:	d1b8      	bne.n	8001da4 <I2C_RequestMemoryRead+0x48>
 8001e32:	e7bd      	b.n	8001db0 <I2C_RequestMemoryRead+0x54>
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8001e34:	0a32      	lsrs	r2, r6, #8
 8001e36:	611a      	str	r2, [r3, #16]
    if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001e38:	990a      	ldr	r1, [sp, #40]	; 0x28
 8001e3a:	462a      	mov	r2, r5
 8001e3c:	4620      	mov	r0, r4
 8001e3e:	f7ff ff15 	bl	8001c6c <I2C_WaitOnTXEFlagUntilTimeout>
 8001e42:	2800      	cmp	r0, #0
 8001e44:	d1c4      	bne.n	8001dd0 <I2C_RequestMemoryRead+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8001e46:	6823      	ldr	r3, [r4, #0]
 8001e48:	e7cf      	b.n	8001dea <I2C_RequestMemoryRead+0x8e>
 8001e4a:	bf00      	nop
 8001e4c:	00010002 	.word	0x00010002

08001e50 <I2C_WaitOnRXNEFlagUntilTimeout>:
{  
 8001e50:	b570      	push	{r4, r5, r6, lr}
 8001e52:	4604      	mov	r4, r0
 8001e54:	460d      	mov	r5, r1
 8001e56:	4616      	mov	r6, r2
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8001e58:	6820      	ldr	r0, [r4, #0]
 8001e5a:	6943      	ldr	r3, [r0, #20]
 8001e5c:	f013 0340 	ands.w	r3, r3, #64	; 0x40
 8001e60:	d001      	beq.n	8001e66 <I2C_WaitOnRXNEFlagUntilTimeout+0x16>
  return HAL_OK;
 8001e62:	2000      	movs	r0, #0
}
 8001e64:	bd70      	pop	{r4, r5, r6, pc}
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8001e66:	6942      	ldr	r2, [r0, #20]
 8001e68:	06d2      	lsls	r2, r2, #27
 8001e6a:	d50b      	bpl.n	8001e84 <I2C_WaitOnRXNEFlagUntilTimeout+0x34>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001e6c:	f06f 0210 	mvn.w	r2, #16
 8001e70:	6142      	str	r2, [r0, #20]
      hi2c->State= HAL_I2C_STATE_READY;
 8001e72:	2220      	movs	r2, #32
      hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001e74:	6423      	str	r3, [r4, #64]	; 0x40
      __HAL_UNLOCK(hi2c);
 8001e76:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
      hi2c->PreviousState = I2C_STATE_NONE;
 8001e7a:	6323      	str	r3, [r4, #48]	; 0x30
      return HAL_ERROR;
 8001e7c:	2001      	movs	r0, #1
      hi2c->State= HAL_I2C_STATE_READY;
 8001e7e:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
      return HAL_ERROR;
 8001e82:	bd70      	pop	{r4, r5, r6, pc}
    if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8001e84:	b95d      	cbnz	r5, 8001e9e <I2C_WaitOnRXNEFlagUntilTimeout+0x4e>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001e86:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001e88:	f043 0320 	orr.w	r3, r3, #32
 8001e8c:	6423      	str	r3, [r4, #64]	; 0x40
      hi2c->State= HAL_I2C_STATE_READY;
 8001e8e:	2320      	movs	r3, #32
 8001e90:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
      __HAL_UNLOCK(hi2c);
 8001e94:	2300      	movs	r3, #0
 8001e96:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
 8001e9a:	2003      	movs	r0, #3
 8001e9c:	bd70      	pop	{r4, r5, r6, pc}
    if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8001e9e:	f7ff fa75 	bl	800138c <HAL_GetTick>
 8001ea2:	1b80      	subs	r0, r0, r6
 8001ea4:	4285      	cmp	r5, r0
 8001ea6:	d2d7      	bcs.n	8001e58 <I2C_WaitOnRXNEFlagUntilTimeout+0x8>
 8001ea8:	e7ed      	b.n	8001e86 <I2C_WaitOnRXNEFlagUntilTimeout+0x36>

08001eaa <I2C_WaitOnBTFFlagUntilTimeout>:
{  
 8001eaa:	b570      	push	{r4, r5, r6, lr}
 8001eac:	4604      	mov	r4, r0
 8001eae:	460d      	mov	r5, r1
 8001eb0:	4616      	mov	r6, r2
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8001eb2:	6823      	ldr	r3, [r4, #0]
 8001eb4:	695b      	ldr	r3, [r3, #20]
 8001eb6:	075b      	lsls	r3, r3, #29
 8001eb8:	d501      	bpl.n	8001ebe <I2C_WaitOnBTFFlagUntilTimeout+0x14>
  return HAL_OK;
 8001eba:	2000      	movs	r0, #0
 8001ebc:	bd70      	pop	{r4, r5, r6, pc}
    if(I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8001ebe:	4620      	mov	r0, r4
 8001ec0:	f7ff fe51 	bl	8001b66 <I2C_IsAcknowledgeFailed>
 8001ec4:	b9a8      	cbnz	r0, 8001ef2 <I2C_WaitOnBTFFlagUntilTimeout+0x48>
    if(Timeout != HAL_MAX_DELAY)
 8001ec6:	1c6a      	adds	r2, r5, #1
 8001ec8:	d0f3      	beq.n	8001eb2 <I2C_WaitOnBTFFlagUntilTimeout+0x8>
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8001eca:	b965      	cbnz	r5, 8001ee6 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001ecc:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001ece:	f043 0320 	orr.w	r3, r3, #32
 8001ed2:	6423      	str	r3, [r4, #64]	; 0x40
        hi2c->State= HAL_I2C_STATE_READY;
 8001ed4:	2220      	movs	r2, #32
        hi2c->PreviousState = I2C_STATE_NONE;
 8001ed6:	2300      	movs	r3, #0
 8001ed8:	6323      	str	r3, [r4, #48]	; 0x30
        __HAL_UNLOCK(hi2c);
 8001eda:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        hi2c->State= HAL_I2C_STATE_READY;
 8001ede:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        __HAL_UNLOCK(hi2c);
 8001ee2:	2003      	movs	r0, #3
 8001ee4:	bd70      	pop	{r4, r5, r6, pc}
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8001ee6:	f7ff fa51 	bl	800138c <HAL_GetTick>
 8001eea:	1b80      	subs	r0, r0, r6
 8001eec:	4285      	cmp	r5, r0
 8001eee:	d2e0      	bcs.n	8001eb2 <I2C_WaitOnBTFFlagUntilTimeout+0x8>
 8001ef0:	e7ec      	b.n	8001ecc <I2C_WaitOnBTFFlagUntilTimeout+0x22>
      return HAL_ERROR;
 8001ef2:	2001      	movs	r0, #1
}
 8001ef4:	bd70      	pop	{r4, r5, r6, pc}
	...

08001ef8 <HAL_I2C_Init>:
{
 8001ef8:	b570      	push	{r4, r5, r6, lr}
  if(hi2c == NULL)
 8001efa:	4604      	mov	r4, r0
 8001efc:	2800      	cmp	r0, #0
 8001efe:	d062      	beq.n	8001fc6 <HAL_I2C_Init+0xce>
  if(hi2c->State == HAL_I2C_STATE_RESET)
 8001f00:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8001f04:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001f08:	b91b      	cbnz	r3, 8001f12 <HAL_I2C_Init+0x1a>
    hi2c->Lock = HAL_UNLOCKED;
 8001f0a:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_I2C_MspInit(hi2c);
 8001f0e:	f004 fe7f 	bl	8006c10 <HAL_I2C_MspInit>
  __HAL_I2C_DISABLE(hi2c);
 8001f12:	6822      	ldr	r2, [r4, #0]
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 8001f14:	4e2d      	ldr	r6, [pc, #180]	; (8001fcc <HAL_I2C_Init+0xd4>)
  freqrange = I2C_FREQRANGE(pclk1);
 8001f16:	4d2e      	ldr	r5, [pc, #184]	; (8001fd0 <HAL_I2C_Init+0xd8>)
  hi2c->State = HAL_I2C_STATE_BUSY;
 8001f18:	2324      	movs	r3, #36	; 0x24
 8001f1a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_I2C_DISABLE(hi2c);
 8001f1e:	6813      	ldr	r3, [r2, #0]
 8001f20:	f023 0301 	bic.w	r3, r3, #1
 8001f24:	6013      	str	r3, [r2, #0]
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001f26:	f001 faff 	bl	8003528 <HAL_RCC_GetPCLK1Freq>
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 8001f2a:	6863      	ldr	r3, [r4, #4]
  hi2c->Instance->CR2 = freqrange;
 8001f2c:	6822      	ldr	r2, [r4, #0]
  freqrange = I2C_FREQRANGE(pclk1);
 8001f2e:	fbb0 f5f5 	udiv	r5, r0, r5
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 8001f32:	42b3      	cmp	r3, r6
 8001f34:	bf84      	itt	hi
 8001f36:	f44f 7196 	movhi.w	r1, #300	; 0x12c
 8001f3a:	4369      	mulhi	r1, r5
  hi2c->Instance->CR2 = freqrange;
 8001f3c:	6055      	str	r5, [r2, #4]
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 8001f3e:	bf91      	iteee	ls
 8001f40:	1c69      	addls	r1, r5, #1
 8001f42:	f44f 757a 	movhi.w	r5, #1000	; 0x3e8
 8001f46:	fbb1 f1f5 	udivhi	r1, r1, r5
 8001f4a:	3101      	addhi	r1, #1
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 8001f4c:	42b3      	cmp	r3, r6
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 8001f4e:	6211      	str	r1, [r2, #32]
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 8001f50:	d821      	bhi.n	8001f96 <HAL_I2C_Init+0x9e>
 8001f52:	005b      	lsls	r3, r3, #1
 8001f54:	fbb0 f0f3 	udiv	r0, r0, r3
 8001f58:	f3c0 030b 	ubfx	r3, r0, #0, #12
 8001f5c:	2b03      	cmp	r3, #3
 8001f5e:	bf98      	it	ls
 8001f60:	2004      	movls	r0, #4
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001f62:	6a21      	ldr	r1, [r4, #32]
 8001f64:	69e3      	ldr	r3, [r4, #28]
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 8001f66:	61d0      	str	r0, [r2, #28]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001f68:	430b      	orrs	r3, r1
 8001f6a:	6013      	str	r3, [r2, #0]
  hi2c->Instance->OAR1 = (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1);
 8001f6c:	68e1      	ldr	r1, [r4, #12]
 8001f6e:	6923      	ldr	r3, [r4, #16]
 8001f70:	430b      	orrs	r3, r1
 8001f72:	6093      	str	r3, [r2, #8]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2);
 8001f74:	69a1      	ldr	r1, [r4, #24]
 8001f76:	6963      	ldr	r3, [r4, #20]
 8001f78:	430b      	orrs	r3, r1
 8001f7a:	60d3      	str	r3, [r2, #12]
  __HAL_I2C_ENABLE(hi2c);
 8001f7c:	6813      	ldr	r3, [r2, #0]
 8001f7e:	f043 0301 	orr.w	r3, r3, #1
 8001f82:	6013      	str	r3, [r2, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001f84:	2000      	movs	r0, #0
  hi2c->State = HAL_I2C_STATE_READY;
 8001f86:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001f88:	6420      	str	r0, [r4, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001f8a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001f8e:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001f90:	f884 003e 	strb.w	r0, [r4, #62]	; 0x3e
  return HAL_OK;
 8001f94:	bd70      	pop	{r4, r5, r6, pc}
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 8001f96:	68a1      	ldr	r1, [r4, #8]
 8001f98:	b949      	cbnz	r1, 8001fae <HAL_I2C_Init+0xb6>
 8001f9a:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8001f9e:	fbb0 f0f3 	udiv	r0, r0, r3
 8001fa2:	f3c0 030b 	ubfx	r3, r0, #0, #12
 8001fa6:	b163      	cbz	r3, 8001fc2 <HAL_I2C_Init+0xca>
 8001fa8:	f440 4000 	orr.w	r0, r0, #32768	; 0x8000
 8001fac:	e7d9      	b.n	8001f62 <HAL_I2C_Init+0x6a>
 8001fae:	2119      	movs	r1, #25
 8001fb0:	434b      	muls	r3, r1
 8001fb2:	fbb0 f0f3 	udiv	r0, r0, r3
 8001fb6:	f3c0 030b 	ubfx	r3, r0, #0, #12
 8001fba:	b113      	cbz	r3, 8001fc2 <HAL_I2C_Init+0xca>
 8001fbc:	f440 4040 	orr.w	r0, r0, #49152	; 0xc000
 8001fc0:	e7cf      	b.n	8001f62 <HAL_I2C_Init+0x6a>
 8001fc2:	2001      	movs	r0, #1
 8001fc4:	e7cd      	b.n	8001f62 <HAL_I2C_Init+0x6a>
    return HAL_ERROR;
 8001fc6:	2001      	movs	r0, #1
}
 8001fc8:	bd70      	pop	{r4, r5, r6, pc}
 8001fca:	bf00      	nop
 8001fcc:	000186a0 	.word	0x000186a0
 8001fd0:	000f4240 	.word	0x000f4240

08001fd4 <HAL_I2C_DeInit>:
{
 8001fd4:	b510      	push	{r4, lr}
  if(hi2c == NULL)
 8001fd6:	4604      	mov	r4, r0
 8001fd8:	b198      	cbz	r0, 8002002 <HAL_I2C_DeInit+0x2e>
  __HAL_I2C_DISABLE(hi2c);
 8001fda:	6802      	ldr	r2, [r0, #0]
  hi2c->State = HAL_I2C_STATE_BUSY;
 8001fdc:	2324      	movs	r3, #36	; 0x24
 8001fde:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  __HAL_I2C_DISABLE(hi2c);
 8001fe2:	6813      	ldr	r3, [r2, #0]
 8001fe4:	f023 0301 	bic.w	r3, r3, #1
 8001fe8:	6013      	str	r3, [r2, #0]
  HAL_I2C_MspDeInit(hi2c);
 8001fea:	f004 fe3b 	bl	8006c64 <HAL_I2C_MspDeInit>
  hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8001fee:	2000      	movs	r0, #0
 8001ff0:	6420      	str	r0, [r4, #64]	; 0x40
  __HAL_UNLOCK(hi2c);
 8001ff2:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
  hi2c->State         = HAL_I2C_STATE_RESET;
 8001ff6:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001ffa:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8001ffc:	f884 003e 	strb.w	r0, [r4, #62]	; 0x3e
  return HAL_OK;
 8002000:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8002002:	2001      	movs	r0, #1
}
 8002004:	bd10      	pop	{r4, pc}
	...

08002008 <HAL_I2C_Mem_Write>:
{
 8002008:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
 800200c:	4604      	mov	r4, r0
 800200e:	469a      	mov	sl, r3
 8002010:	4688      	mov	r8, r1
 8002012:	4691      	mov	r9, r2
 8002014:	9e0c      	ldr	r6, [sp, #48]	; 0x30
  tickstart = HAL_GetTick();
 8002016:	f7ff f9b9 	bl	800138c <HAL_GetTick>
  if(hi2c->State == HAL_I2C_STATE_READY)
 800201a:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 800201e:	2b20      	cmp	r3, #32
  tickstart = HAL_GetTick();
 8002020:	4605      	mov	r5, r0
  if(hi2c->State == HAL_I2C_STATE_READY)
 8002022:	d003      	beq.n	800202c <HAL_I2C_Mem_Write+0x24>
    return HAL_BUSY;
 8002024:	2002      	movs	r0, #2
}
 8002026:	b002      	add	sp, #8
 8002028:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800202c:	9000      	str	r0, [sp, #0]
 800202e:	2319      	movs	r3, #25
 8002030:	2201      	movs	r2, #1
 8002032:	493e      	ldr	r1, [pc, #248]	; (800212c <HAL_I2C_Mem_Write+0x124>)
 8002034:	4620      	mov	r0, r4
 8002036:	f7ff fdeb 	bl	8001c10 <I2C_WaitOnFlagUntilTimeout>
 800203a:	2800      	cmp	r0, #0
 800203c:	d1f2      	bne.n	8002024 <HAL_I2C_Mem_Write+0x1c>
    __HAL_LOCK(hi2c);
 800203e:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 8002042:	2b01      	cmp	r3, #1
 8002044:	d0ee      	beq.n	8002024 <HAL_I2C_Mem_Write+0x1c>
 8002046:	2301      	movs	r3, #1
 8002048:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    if((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800204c:	6823      	ldr	r3, [r4, #0]
 800204e:	681a      	ldr	r2, [r3, #0]
 8002050:	07d2      	lsls	r2, r2, #31
      __HAL_I2C_ENABLE(hi2c);
 8002052:	bf5e      	ittt	pl
 8002054:	681a      	ldrpl	r2, [r3, #0]
 8002056:	f042 0201 	orrpl.w	r2, r2, #1
 800205a:	601a      	strpl	r2, [r3, #0]
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 800205c:	681a      	ldr	r2, [r3, #0]
 800205e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002062:	601a      	str	r2, [r3, #0]
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002064:	2321      	movs	r3, #33	; 0x21
 8002066:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800206a:	2340      	movs	r3, #64	; 0x40
 800206c:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    hi2c->pBuffPtr    = pData;
 8002070:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002072:	6263      	str	r3, [r4, #36]	; 0x24
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002074:	2700      	movs	r7, #0
    hi2c->XferCount   = Size;
 8002076:	f8bd 302c 	ldrh.w	r3, [sp, #44]	; 0x2c
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800207a:	6427      	str	r7, [r4, #64]	; 0x40
    hi2c->XferCount   = Size;
 800207c:	8563      	strh	r3, [r4, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800207e:	4b2c      	ldr	r3, [pc, #176]	; (8002130 <HAL_I2C_Mem_Write+0x128>)
 8002080:	62e3      	str	r3, [r4, #44]	; 0x2c
    hi2c->XferSize    = hi2c->XferCount;
 8002082:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8002084:	8523      	strh	r3, [r4, #40]	; 0x28
    if(I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002086:	9501      	str	r5, [sp, #4]
 8002088:	9600      	str	r6, [sp, #0]
 800208a:	4653      	mov	r3, sl
 800208c:	464a      	mov	r2, r9
 800208e:	4641      	mov	r1, r8
 8002090:	4620      	mov	r0, r4
 8002092:	f7ff fe11 	bl	8001cb8 <I2C_RequestMemoryWrite>
 8002096:	2800      	cmp	r0, #0
 8002098:	d02a      	beq.n	80020f0 <HAL_I2C_Mem_Write+0xe8>
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800209a:	6c23      	ldr	r3, [r4, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 800209c:	f884 703c 	strb.w	r7, [r4, #60]	; 0x3c
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80020a0:	2b04      	cmp	r3, #4
 80020a2:	d107      	bne.n	80020b4 <HAL_I2C_Mem_Write+0xac>
        return HAL_ERROR;
 80020a4:	2001      	movs	r0, #1
 80020a6:	e7be      	b.n	8002026 <HAL_I2C_Mem_Write+0x1e>
      if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80020a8:	f7ff fde0 	bl	8001c6c <I2C_WaitOnTXEFlagUntilTimeout>
 80020ac:	b120      	cbz	r0, 80020b8 <HAL_I2C_Mem_Write+0xb0>
        if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80020ae:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80020b0:	2b04      	cmp	r3, #4
 80020b2:	d034      	beq.n	800211e <HAL_I2C_Mem_Write+0x116>
          return HAL_TIMEOUT;
 80020b4:	2003      	movs	r0, #3
 80020b6:	e7b6      	b.n	8002026 <HAL_I2C_Mem_Write+0x1e>
      hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 80020b8:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80020ba:	6827      	ldr	r7, [r4, #0]
      hi2c->XferSize--;
 80020bc:	8d22      	ldrh	r2, [r4, #40]	; 0x28
      hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 80020be:	1c4b      	adds	r3, r1, #1
 80020c0:	6263      	str	r3, [r4, #36]	; 0x24
 80020c2:	780b      	ldrb	r3, [r1, #0]
 80020c4:	613b      	str	r3, [r7, #16]
      hi2c->XferCount--;
 80020c6:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80020c8:	3b01      	subs	r3, #1
 80020ca:	b29b      	uxth	r3, r3
 80020cc:	8563      	strh	r3, [r4, #42]	; 0x2a
      if((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80020ce:	697b      	ldr	r3, [r7, #20]
      hi2c->XferSize--;
 80020d0:	1e50      	subs	r0, r2, #1
 80020d2:	b280      	uxth	r0, r0
      if((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80020d4:	075b      	lsls	r3, r3, #29
      hi2c->XferSize--;
 80020d6:	8520      	strh	r0, [r4, #40]	; 0x28
      if((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80020d8:	d50a      	bpl.n	80020f0 <HAL_I2C_Mem_Write+0xe8>
 80020da:	b148      	cbz	r0, 80020f0 <HAL_I2C_Mem_Write+0xe8>
        hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 80020dc:	1c8b      	adds	r3, r1, #2
 80020de:	6263      	str	r3, [r4, #36]	; 0x24
 80020e0:	784b      	ldrb	r3, [r1, #1]
 80020e2:	613b      	str	r3, [r7, #16]
        hi2c->XferCount--;
 80020e4:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80020e6:	3b01      	subs	r3, #1
        hi2c->XferSize--;
 80020e8:	3a02      	subs	r2, #2
        hi2c->XferCount--;
 80020ea:	b29b      	uxth	r3, r3
        hi2c->XferSize--;
 80020ec:	8522      	strh	r2, [r4, #40]	; 0x28
        hi2c->XferCount--;
 80020ee:	8563      	strh	r3, [r4, #42]	; 0x2a
    while(hi2c->XferSize > 0U)
 80020f0:	8d23      	ldrh	r3, [r4, #40]	; 0x28
      if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80020f2:	462a      	mov	r2, r5
 80020f4:	4631      	mov	r1, r6
 80020f6:	4620      	mov	r0, r4
    while(hi2c->XferSize > 0U)
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d1d5      	bne.n	80020a8 <HAL_I2C_Mem_Write+0xa0>
    if(I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80020fc:	f7ff fed5 	bl	8001eaa <I2C_WaitOnBTFFlagUntilTimeout>
 8002100:	2800      	cmp	r0, #0
 8002102:	d1d4      	bne.n	80020ae <HAL_I2C_Mem_Write+0xa6>
    hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8002104:	6822      	ldr	r2, [r4, #0]
 8002106:	6813      	ldr	r3, [r2, #0]
 8002108:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800210c:	6013      	str	r3, [r2, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 800210e:	2320      	movs	r3, #32
 8002110:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    __HAL_UNLOCK(hi2c);
 8002114:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002118:	f884 003e 	strb.w	r0, [r4, #62]	; 0x3e
    return HAL_OK;
 800211c:	e783      	b.n	8002026 <HAL_I2C_Mem_Write+0x1e>
        hi2c->Instance->CR1 |= I2C_CR1_STOP;
 800211e:	6822      	ldr	r2, [r4, #0]
 8002120:	6813      	ldr	r3, [r2, #0]
 8002122:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002126:	6013      	str	r3, [r2, #0]
 8002128:	e7bc      	b.n	80020a4 <HAL_I2C_Mem_Write+0x9c>
 800212a:	bf00      	nop
 800212c:	00100002 	.word	0x00100002
 8002130:	ffff0000 	.word	0xffff0000

08002134 <HAL_I2C_Mem_Read>:
{
 8002134:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002138:	4604      	mov	r4, r0
 800213a:	b086      	sub	sp, #24
 800213c:	469a      	mov	sl, r3
 800213e:	460d      	mov	r5, r1
 8002140:	4691      	mov	r9, r2
 8002142:	9f10      	ldr	r7, [sp, #64]	; 0x40
  tickstart = HAL_GetTick();
 8002144:	f7ff f922 	bl	800138c <HAL_GetTick>
  if(hi2c->State == HAL_I2C_STATE_READY)
 8002148:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 800214c:	2b20      	cmp	r3, #32
  tickstart = HAL_GetTick();
 800214e:	4606      	mov	r6, r0
  if(hi2c->State == HAL_I2C_STATE_READY)
 8002150:	d004      	beq.n	800215c <HAL_I2C_Mem_Read+0x28>
    return HAL_BUSY;
 8002152:	2502      	movs	r5, #2
}
 8002154:	4628      	mov	r0, r5
 8002156:	b006      	add	sp, #24
 8002158:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800215c:	9000      	str	r0, [sp, #0]
 800215e:	2319      	movs	r3, #25
 8002160:	2201      	movs	r2, #1
 8002162:	4979      	ldr	r1, [pc, #484]	; (8002348 <HAL_I2C_Mem_Read+0x214>)
 8002164:	4620      	mov	r0, r4
 8002166:	f7ff fd53 	bl	8001c10 <I2C_WaitOnFlagUntilTimeout>
 800216a:	2800      	cmp	r0, #0
 800216c:	d1f1      	bne.n	8002152 <HAL_I2C_Mem_Read+0x1e>
    __HAL_LOCK(hi2c);
 800216e:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 8002172:	2b01      	cmp	r3, #1
 8002174:	d0ed      	beq.n	8002152 <HAL_I2C_Mem_Read+0x1e>
 8002176:	2301      	movs	r3, #1
 8002178:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    if((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800217c:	6823      	ldr	r3, [r4, #0]
 800217e:	681a      	ldr	r2, [r3, #0]
 8002180:	07d2      	lsls	r2, r2, #31
      __HAL_I2C_ENABLE(hi2c);
 8002182:	bf5e      	ittt	pl
 8002184:	681a      	ldrpl	r2, [r3, #0]
 8002186:	f042 0201 	orrpl.w	r2, r2, #1
 800218a:	601a      	strpl	r2, [r3, #0]
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 800218c:	681a      	ldr	r2, [r3, #0]
 800218e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002192:	601a      	str	r2, [r3, #0]
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002194:	2322      	movs	r3, #34	; 0x22
 8002196:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800219a:	2340      	movs	r3, #64	; 0x40
 800219c:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    hi2c->pBuffPtr    = pData;
 80021a0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80021a2:	6263      	str	r3, [r4, #36]	; 0x24
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80021a4:	f04f 0800 	mov.w	r8, #0
    hi2c->XferCount   = Size;
 80021a8:	f8bd 303c 	ldrh.w	r3, [sp, #60]	; 0x3c
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80021ac:	f8c4 8040 	str.w	r8, [r4, #64]	; 0x40
    hi2c->XferCount   = Size;
 80021b0:	8563      	strh	r3, [r4, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80021b2:	4b66      	ldr	r3, [pc, #408]	; (800234c <HAL_I2C_Mem_Read+0x218>)
 80021b4:	62e3      	str	r3, [r4, #44]	; 0x2c
    hi2c->XferSize    = hi2c->XferCount;
 80021b6:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80021b8:	8523      	strh	r3, [r4, #40]	; 0x28
    if(I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80021ba:	4629      	mov	r1, r5
 80021bc:	9601      	str	r6, [sp, #4]
 80021be:	9700      	str	r7, [sp, #0]
 80021c0:	4653      	mov	r3, sl
 80021c2:	464a      	mov	r2, r9
 80021c4:	4620      	mov	r0, r4
 80021c6:	f7ff fdc9 	bl	8001d5c <I2C_RequestMemoryRead>
 80021ca:	4605      	mov	r5, r0
 80021cc:	b130      	cbz	r0, 80021dc <HAL_I2C_Mem_Read+0xa8>
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80021ce:	6c23      	ldr	r3, [r4, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 80021d0:	f884 803c 	strb.w	r8, [r4, #60]	; 0x3c
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80021d4:	2b04      	cmp	r3, #4
 80021d6:	d13a      	bne.n	800224e <HAL_I2C_Mem_Read+0x11a>
              return HAL_ERROR;
 80021d8:	2501      	movs	r5, #1
 80021da:	e7bb      	b.n	8002154 <HAL_I2C_Mem_Read+0x20>
    if(hi2c->XferSize == 0U)
 80021dc:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 80021de:	6823      	ldr	r3, [r4, #0]
 80021e0:	b992      	cbnz	r2, 8002208 <HAL_I2C_Mem_Read+0xd4>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80021e2:	9002      	str	r0, [sp, #8]
 80021e4:	695a      	ldr	r2, [r3, #20]
 80021e6:	9202      	str	r2, [sp, #8]
 80021e8:	699a      	ldr	r2, [r3, #24]
 80021ea:	9202      	str	r2, [sp, #8]
 80021ec:	9a02      	ldr	r2, [sp, #8]
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 80021ee:	681a      	ldr	r2, [r3, #0]
 80021f0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80021f4:	601a      	str	r2, [r3, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 80021f6:	2320      	movs	r3, #32
 80021f8:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80021fc:	2300      	movs	r3, #0
 80021fe:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    __HAL_UNLOCK(hi2c);
 8002202:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    return HAL_OK;
 8002206:	e7a5      	b.n	8002154 <HAL_I2C_Mem_Read+0x20>
    else if(hi2c->XferSize == 1U)
 8002208:	2a01      	cmp	r2, #1
 800220a:	d122      	bne.n	8002252 <HAL_I2C_Mem_Read+0x11e>
      hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 800220c:	681a      	ldr	r2, [r3, #0]
 800220e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002212:	601a      	str	r2, [r3, #0]
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002214:	9003      	str	r0, [sp, #12]
 8002216:	695a      	ldr	r2, [r3, #20]
 8002218:	9203      	str	r2, [sp, #12]
 800221a:	699a      	ldr	r2, [r3, #24]
 800221c:	9203      	str	r2, [sp, #12]
 800221e:	9a03      	ldr	r2, [sp, #12]
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8002220:	681a      	ldr	r2, [r3, #0]
 8002222:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002226:	601a      	str	r2, [r3, #0]
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002228:	f8df 8124 	ldr.w	r8, [pc, #292]	; 8002350 <HAL_I2C_Mem_Read+0x21c>
    while(hi2c->XferSize > 0U)
 800222c:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 800222e:	2b00      	cmp	r3, #0
 8002230:	d0e1      	beq.n	80021f6 <HAL_I2C_Mem_Read+0xc2>
      if(hi2c->XferSize <= 3U)
 8002232:	2b03      	cmp	r3, #3
 8002234:	d86b      	bhi.n	800230e <HAL_I2C_Mem_Read+0x1da>
        if(hi2c->XferSize== 1U)
 8002236:	2b01      	cmp	r3, #1
 8002238:	d123      	bne.n	8002282 <HAL_I2C_Mem_Read+0x14e>
          if(I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)      
 800223a:	4632      	mov	r2, r6
 800223c:	4639      	mov	r1, r7
 800223e:	4620      	mov	r0, r4
 8002240:	f7ff fe06 	bl	8001e50 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002244:	2800      	cmp	r0, #0
 8002246:	d039      	beq.n	80022bc <HAL_I2C_Mem_Read+0x188>
            if(hi2c->ErrorCode == HAL_I2C_ERROR_TIMEOUT)
 8002248:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800224a:	2b20      	cmp	r3, #32
 800224c:	d1c4      	bne.n	80021d8 <HAL_I2C_Mem_Read+0xa4>
              return HAL_TIMEOUT;
 800224e:	2503      	movs	r5, #3
 8002250:	e780      	b.n	8002154 <HAL_I2C_Mem_Read+0x20>
    else if(hi2c->XferSize == 2U)
 8002252:	2a02      	cmp	r2, #2
 8002254:	d10e      	bne.n	8002274 <HAL_I2C_Mem_Read+0x140>
      hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8002256:	681a      	ldr	r2, [r3, #0]
 8002258:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800225c:	601a      	str	r2, [r3, #0]
      hi2c->Instance->CR1 |= I2C_CR1_POS;
 800225e:	681a      	ldr	r2, [r3, #0]
 8002260:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002264:	601a      	str	r2, [r3, #0]
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002266:	9004      	str	r0, [sp, #16]
 8002268:	695a      	ldr	r2, [r3, #20]
 800226a:	9204      	str	r2, [sp, #16]
 800226c:	699b      	ldr	r3, [r3, #24]
 800226e:	9304      	str	r3, [sp, #16]
 8002270:	9b04      	ldr	r3, [sp, #16]
 8002272:	e7d9      	b.n	8002228 <HAL_I2C_Mem_Read+0xf4>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002274:	9005      	str	r0, [sp, #20]
 8002276:	695a      	ldr	r2, [r3, #20]
 8002278:	9205      	str	r2, [sp, #20]
 800227a:	699b      	ldr	r3, [r3, #24]
 800227c:	9305      	str	r3, [sp, #20]
 800227e:	9b05      	ldr	r3, [sp, #20]
 8002280:	e7d2      	b.n	8002228 <HAL_I2C_Mem_Read+0xf4>
        else if(hi2c->XferSize == 2U)
 8002282:	2b02      	cmp	r3, #2
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002284:	9600      	str	r6, [sp, #0]
 8002286:	463b      	mov	r3, r7
 8002288:	f04f 0200 	mov.w	r2, #0
 800228c:	4641      	mov	r1, r8
 800228e:	4620      	mov	r0, r4
        else if(hi2c->XferSize == 2U)
 8002290:	d122      	bne.n	80022d8 <HAL_I2C_Mem_Read+0x1a4>
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002292:	f7ff fcbd 	bl	8001c10 <I2C_WaitOnFlagUntilTimeout>
 8002296:	2800      	cmp	r0, #0
 8002298:	d1d9      	bne.n	800224e <HAL_I2C_Mem_Read+0x11a>
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
 800229a:	6823      	ldr	r3, [r4, #0]
 800229c:	681a      	ldr	r2, [r3, #0]
 800229e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80022a2:	601a      	str	r2, [r3, #0]
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 80022a4:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80022a6:	691b      	ldr	r3, [r3, #16]
 80022a8:	1c51      	adds	r1, r2, #1
 80022aa:	6261      	str	r1, [r4, #36]	; 0x24
 80022ac:	7013      	strb	r3, [r2, #0]
          hi2c->XferSize--;
 80022ae:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 80022b0:	3b01      	subs	r3, #1
 80022b2:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 80022b4:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80022b6:	3b01      	subs	r3, #1
 80022b8:	b29b      	uxth	r3, r3
 80022ba:	8563      	strh	r3, [r4, #42]	; 0x2a
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 80022bc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80022be:	1c5a      	adds	r2, r3, #1
 80022c0:	6262      	str	r2, [r4, #36]	; 0x24
 80022c2:	6822      	ldr	r2, [r4, #0]
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 80022c4:	6912      	ldr	r2, [r2, #16]
 80022c6:	701a      	strb	r2, [r3, #0]
          hi2c->XferSize--;
 80022c8:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 80022ca:	3b01      	subs	r3, #1
 80022cc:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 80022ce:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80022d0:	3b01      	subs	r3, #1
 80022d2:	b29b      	uxth	r3, r3
 80022d4:	8563      	strh	r3, [r4, #42]	; 0x2a
 80022d6:	e7a9      	b.n	800222c <HAL_I2C_Mem_Read+0xf8>
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80022d8:	f7ff fc9a 	bl	8001c10 <I2C_WaitOnFlagUntilTimeout>
 80022dc:	4602      	mov	r2, r0
 80022de:	2800      	cmp	r0, #0
 80022e0:	d1b5      	bne.n	800224e <HAL_I2C_Mem_Read+0x11a>
          hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 80022e2:	6823      	ldr	r3, [r4, #0]
 80022e4:	6819      	ldr	r1, [r3, #0]
 80022e6:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 80022ea:	6019      	str	r1, [r3, #0]
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 80022ec:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80022ee:	691b      	ldr	r3, [r3, #16]
 80022f0:	1c48      	adds	r0, r1, #1
 80022f2:	6260      	str	r0, [r4, #36]	; 0x24
 80022f4:	700b      	strb	r3, [r1, #0]
          hi2c->XferSize--;
 80022f6:	8d23      	ldrh	r3, [r4, #40]	; 0x28
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80022f8:	9600      	str	r6, [sp, #0]
          hi2c->XferSize--;
 80022fa:	3b01      	subs	r3, #1
 80022fc:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 80022fe:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8002300:	3b01      	subs	r3, #1
 8002302:	b29b      	uxth	r3, r3
 8002304:	8563      	strh	r3, [r4, #42]	; 0x2a
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002306:	4641      	mov	r1, r8
 8002308:	463b      	mov	r3, r7
 800230a:	4620      	mov	r0, r4
 800230c:	e7c1      	b.n	8002292 <HAL_I2C_Mem_Read+0x15e>
        if(I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800230e:	4632      	mov	r2, r6
 8002310:	4639      	mov	r1, r7
 8002312:	4620      	mov	r0, r4
 8002314:	f7ff fd9c 	bl	8001e50 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002318:	2800      	cmp	r0, #0
 800231a:	d195      	bne.n	8002248 <HAL_I2C_Mem_Read+0x114>
        (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 800231c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800231e:	1c5a      	adds	r2, r3, #1
 8002320:	6262      	str	r2, [r4, #36]	; 0x24
 8002322:	6822      	ldr	r2, [r4, #0]
 8002324:	6912      	ldr	r2, [r2, #16]
 8002326:	701a      	strb	r2, [r3, #0]
        hi2c->XferSize--;
 8002328:	8d23      	ldrh	r3, [r4, #40]	; 0x28
        if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800232a:	6822      	ldr	r2, [r4, #0]
        hi2c->XferSize--;
 800232c:	3b01      	subs	r3, #1
 800232e:	8523      	strh	r3, [r4, #40]	; 0x28
        hi2c->XferCount--;
 8002330:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8002332:	3b01      	subs	r3, #1
 8002334:	b29b      	uxth	r3, r3
 8002336:	8563      	strh	r3, [r4, #42]	; 0x2a
        if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8002338:	6953      	ldr	r3, [r2, #20]
 800233a:	075b      	lsls	r3, r3, #29
 800233c:	f57f af76 	bpl.w	800222c <HAL_I2C_Mem_Read+0xf8>
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8002340:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002342:	1c59      	adds	r1, r3, #1
 8002344:	6261      	str	r1, [r4, #36]	; 0x24
 8002346:	e7bd      	b.n	80022c4 <HAL_I2C_Mem_Read+0x190>
 8002348:	00100002 	.word	0x00100002
 800234c:	ffff0000 	.word	0xffff0000
 8002350:	00010004 	.word	0x00010004

08002354 <HAL_I2C_GetState>:
  return hi2c->State;
 8002354:	f890 003d 	ldrb.w	r0, [r0, #61]	; 0x3d
}
 8002358:	4770      	bx	lr
	...

0800235c <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 800235c:	b570      	push	{r4, r5, r6, lr}
  uint32_t tmpreg = 0U, i2sdiv = 2U, i2sodd = 0U, packetlength = 16U;
  uint32_t tmp = 0U, i2sclk = 0U;

  /* Check the I2S handle allocation */
  if(hi2s == NULL)
 800235e:	4604      	mov	r4, r0
 8002360:	2800      	cmp	r0, #0
 8002362:	d03f      	beq.n	80023e4 <HAL_I2S_Init+0x88>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  hi2s->State = HAL_I2S_STATE_BUSY;
 8002364:	2502      	movs	r5, #2

  /* Initialize Default I2S IrqHandler ISR */
  hi2s->IrqHandlerISR = I2S_IRQHandler;
 8002366:	4b41      	ldr	r3, [pc, #260]	; (800246c <HAL_I2S_Init+0x110>)
  hi2s->State = HAL_I2S_STATE_BUSY;
 8002368:	f880 5041 	strb.w	r5, [r0, #65]	; 0x41
  hi2s->IrqHandlerISR = I2S_IRQHandler;
 800236c:	6343      	str	r3, [r0, #52]	; 0x34

  /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
  HAL_I2S_MspInit(hi2s);
 800236e:	f004 fcd5 	bl	8006d1c <HAL_I2S_MspInit>

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ---------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR,(SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8002372:	6822      	ldr	r2, [r4, #0]
 8002374:	69d3      	ldr	r3, [r2, #28]
 8002376:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 800237a:	f023 030f 	bic.w	r3, r3, #15
 800237e:	61d3      	str	r3, [r2, #28]
  /* Get the I2SCFGR register value */
  tmpreg = hi2s->Instance->I2SCFGR;

  /* If the default frequency value has to be written, reinitialize i2sdiv and i2sodd */
  /* If the requested audio frequency is not the default, compute the prescaler */
  if(hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8002380:	6963      	ldr	r3, [r4, #20]
  hi2s->Instance->I2SPR = 0x0002U;
 8002382:	6215      	str	r5, [r2, #32]
  if(hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8002384:	2b02      	cmp	r3, #2
  tmpreg = hi2s->Instance->I2SCFGR;
 8002386:	69d5      	ldr	r5, [r2, #28]
  if(hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8002388:	d035      	beq.n	80023f6 <HAL_I2S_Init+0x9a>
  {
    /* Check the frame length (For the Prescaler computing) *******************/
    /* Set I2S Packet Length value*/
    if(hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 800238a:	68e3      	ldr	r3, [r4, #12]
      packetlength = 32U;
    }
    else
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 800238c:	2b00      	cmp	r3, #0
    }

    /* I2S standard */
    if(hi2s->Init.Standard <= I2S_STANDARD_LSB)
 800238e:	68a3      	ldr	r3, [r4, #8]
      packetlength = 16U;
 8002390:	bf14      	ite	ne
 8002392:	2620      	movne	r6, #32
 8002394:	2610      	moveq	r6, #16
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8002396:	2001      	movs	r0, #1
    if(hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8002398:	2b20      	cmp	r3, #32
      packetlength = packetlength * 2U;
 800239a:	bf98      	it	ls
 800239c:	0076      	lslls	r6, r6, #1
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 800239e:	f001 f9a1 	bl	80036e4 <HAL_RCCEx_GetPeriphCLKFreq>
#endif

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if(hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 80023a2:	6923      	ldr	r3, [r4, #16]
 80023a4:	6961      	ldr	r1, [r4, #20]
 80023a6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80023aa:	d11f      	bne.n	80023ec <HAL_I2S_Init+0x90>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 80023ac:	68e3      	ldr	r3, [r4, #12]
 80023ae:	220a      	movs	r2, #10
 80023b0:	b1d3      	cbz	r3, 80023e8 <HAL_I2S_Init+0x8c>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength*4)) * 10) / hi2s->Init.AudioFreq)) + 5);
 80023b2:	00b3      	lsls	r3, r6, #2
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength*8)) * 10) / hi2s->Init.AudioFreq)) + 5);
 80023b4:	fbb0 f3f3 	udiv	r3, r0, r3
 80023b8:	4353      	muls	r3, r2
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) *10 ) / hi2s->Init.AudioFreq)) + 5);
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 80023ba:	220a      	movs	r2, #10
      tmp = (uint32_t)(((((i2sclk / packetlength) *10 ) / hi2s->Init.AudioFreq)) + 5);
 80023bc:	fbb3 f3f1 	udiv	r3, r3, r1
 80023c0:	3305      	adds	r3, #5
    tmp = tmp / 10U;
 80023c2:	fbb3 f3f2 	udiv	r3, r3, r2

    /* Check the parity of the divider */
    i2sodd = (uint16_t)(tmp & (uint16_t)1U);

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint16_t)((tmp - i2sodd) / 2U);
 80023c6:	f003 0201 	and.w	r2, r3, #1

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t) (i2sodd << 8U);
 80023ca:	0212      	lsls	r2, r2, #8
 80023cc:	f3c3 034f 	ubfx	r3, r3, #1, #16
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 80023d0:	1e99      	subs	r1, r3, #2
 80023d2:	29fd      	cmp	r1, #253	; 0xfd
 80023d4:	d911      	bls.n	80023fa <HAL_I2S_Init+0x9e>
    /* Set the default values */
    i2sdiv = 2U;
    i2sodd = 0U;

    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 80023d6:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80023d8:	f043 0310 	orr.w	r3, r3, #16
 80023dc:	6463      	str	r3, [r4, #68]	; 0x44
    HAL_I2S_ErrorCallback(hi2s);
 80023de:	4620      	mov	r0, r4
 80023e0:	f7fe ff9a 	bl	8001318 <HAL_I2S_ErrorCallback>
    return HAL_ERROR;
 80023e4:	2001      	movs	r0, #1

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
  hi2s->State     = HAL_I2S_STATE_READY;

  return HAL_OK;
}
 80023e6:	bd70      	pop	{r4, r5, r6, pc}
        tmp = (uint32_t)(((((i2sclk / (packetlength*8)) * 10) / hi2s->Init.AudioFreq)) + 5);
 80023e8:	00f3      	lsls	r3, r6, #3
 80023ea:	e7e3      	b.n	80023b4 <HAL_I2S_Init+0x58>
      tmp = (uint32_t)(((((i2sclk / packetlength) *10 ) / hi2s->Init.AudioFreq)) + 5);
 80023ec:	230a      	movs	r3, #10
 80023ee:	fbb0 f0f6 	udiv	r0, r0, r6
 80023f2:	4343      	muls	r3, r0
 80023f4:	e7e1      	b.n	80023ba <HAL_I2S_Init+0x5e>
  uint32_t tmpreg = 0U, i2sdiv = 2U, i2sodd = 0U, packetlength = 16U;
 80023f6:	2200      	movs	r2, #0
 80023f8:	e7ea      	b.n	80023d0 <HAL_I2S_Init+0x74>
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 80023fa:	4313      	orrs	r3, r2
 80023fc:	6922      	ldr	r2, [r4, #16]
 80023fe:	6820      	ldr	r0, [r4, #0]
  tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(hi2s->Init.Mode | \
 8002400:	6866      	ldr	r6, [r4, #4]
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8002402:	4313      	orrs	r3, r2
 8002404:	6203      	str	r3, [r0, #32]
                       (uint16_t)(hi2s->Init.Standard | (uint16_t)(hi2s->Init.DataFormat | \
 8002406:	68e2      	ldr	r2, [r4, #12]
 8002408:	68a3      	ldr	r3, [r4, #8]
 800240a:	4313      	orrs	r3, r2
                       (uint16_t)hi2s->Init.CPOL))));
 800240c:	69a2      	ldr	r2, [r4, #24]
                       (uint16_t)(hi2s->Init.Standard | (uint16_t)(hi2s->Init.DataFormat | \
 800240e:	4313      	orrs	r3, r2
 8002410:	b29b      	uxth	r3, r3
  tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(hi2s->Init.Mode | \
 8002412:	f446 6100 	orr.w	r1, r6, #2048	; 0x800
 8002416:	4319      	orrs	r1, r3
  if(hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8002418:	6a22      	ldr	r2, [r4, #32]
  tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(hi2s->Init.Mode | \
 800241a:	b289      	uxth	r1, r1
 800241c:	430d      	orrs	r5, r1
  if(hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 800241e:	2a01      	cmp	r2, #1
  WRITE_REG(hi2s->Instance->I2SCFGR, tmpreg);
 8002420:	61c5      	str	r5, [r0, #28]
  if(hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8002422:	d11c      	bne.n	800245e <HAL_I2S_Init+0x102>
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8002424:	4a12      	ldr	r2, [pc, #72]	; (8002470 <HAL_I2S_Init+0x114>)
 8002426:	6362      	str	r2, [r4, #52]	; 0x34
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR,(SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8002428:	4912      	ldr	r1, [pc, #72]	; (8002474 <HAL_I2S_Init+0x118>)
 800242a:	4a13      	ldr	r2, [pc, #76]	; (8002478 <HAL_I2S_Init+0x11c>)
 800242c:	4288      	cmp	r0, r1
 800242e:	bf18      	it	ne
 8002430:	f04f 2240 	movne.w	r2, #1073758208	; 0x40004000
      tmp = I2S_MODE_SLAVE_TX;
 8002434:	f436 7000 	bics.w	r0, r6, #512	; 0x200
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR,(SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8002438:	69d1      	ldr	r1, [r2, #28]
 800243a:	f421 617b 	bic.w	r1, r1, #4016	; 0xfb0
 800243e:	f021 010f 	bic.w	r1, r1, #15
 8002442:	61d1      	str	r1, [r2, #28]
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8002444:	f04f 0102 	mov.w	r1, #2
 8002448:	6211      	str	r1, [r2, #32]
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 800244a:	69d1      	ldr	r1, [r2, #28]
      tmp = I2S_MODE_SLAVE_TX;
 800244c:	bf0c      	ite	eq
 800244e:	f44f 7080 	moveq.w	r0, #256	; 0x100
 8002452:	2000      	movne	r0, #0
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(tmp | \
 8002454:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002458:	4303      	orrs	r3, r0
 800245a:	430b      	orrs	r3, r1
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR,tmpreg);
 800245c:	61d3      	str	r3, [r2, #28]
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 800245e:	2000      	movs	r0, #0
  hi2s->State     = HAL_I2S_STATE_READY;
 8002460:	2301      	movs	r3, #1
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8002462:	6460      	str	r0, [r4, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8002464:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  return HAL_OK;
 8002468:	bd70      	pop	{r4, r5, r6, pc}
 800246a:	bf00      	nop
 800246c:	0800247d 	.word	0x0800247d
 8002470:	08002589 	.word	0x08002589
 8002474:	40003800 	.word	0x40003800
 8002478:	40003400 	.word	0x40003400

0800247c <I2S_IRQHandler>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 800247c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 800247e:	6803      	ldr	r3, [r0, #0]
 8002480:	689a      	ldr	r2, [r3, #8]
 8002482:	9201      	str	r2, [sp, #4]

  if(hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8002484:	f890 2041 	ldrb.w	r2, [r0, #65]	; 0x41
 8002488:	2a04      	cmp	r2, #4
{
 800248a:	4604      	mov	r4, r0
  if(hi2s->State == HAL_I2S_STATE_BUSY_RX)
 800248c:	d13a      	bne.n	8002504 <I2S_IRQHandler+0x88>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if(((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 800248e:	9a01      	ldr	r2, [sp, #4]
 8002490:	07d1      	lsls	r1, r2, #31
 8002492:	d519      	bpl.n	80024c8 <I2S_IRQHandler+0x4c>
 8002494:	685a      	ldr	r2, [r3, #4]
 8002496:	0652      	lsls	r2, r2, #25
 8002498:	d516      	bpl.n	80024c8 <I2S_IRQHandler+0x4c>
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 800249a:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
 800249c:	1c91      	adds	r1, r2, #2
 800249e:	62c1      	str	r1, [r0, #44]	; 0x2c
 80024a0:	68d9      	ldr	r1, [r3, #12]
 80024a2:	8011      	strh	r1, [r2, #0]
  hi2s->RxXferCount--;
 80024a4:	8e42      	ldrh	r2, [r0, #50]	; 0x32
 80024a6:	3a01      	subs	r2, #1
 80024a8:	b292      	uxth	r2, r2
 80024aa:	8642      	strh	r2, [r0, #50]	; 0x32
  if(hi2s->RxXferCount == 0U)
 80024ac:	8e42      	ldrh	r2, [r0, #50]	; 0x32
 80024ae:	b292      	uxth	r2, r2
 80024b0:	b952      	cbnz	r2, 80024c8 <I2S_IRQHandler+0x4c>
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80024b2:	685a      	ldr	r2, [r3, #4]
 80024b4:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80024b8:	0412      	lsls	r2, r2, #16
 80024ba:	0c12      	lsrs	r2, r2, #16
 80024bc:	605a      	str	r2, [r3, #4]
    hi2s->State = HAL_I2S_STATE_READY;
 80024be:	2301      	movs	r3, #1
 80024c0:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
    HAL_I2S_RxCpltCallback(hi2s);
 80024c4:	f7fe ff22 	bl	800130c <HAL_I2S_RxCpltCallback>
    {
      I2S_Receive_IT(hi2s);
    }

    /* I2S Overrun error interrupt occured -------------------------------------*/
    if(((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 80024c8:	9b01      	ldr	r3, [sp, #4]
 80024ca:	0659      	lsls	r1, r3, #25
 80024cc:	d51a      	bpl.n	8002504 <I2S_IRQHandler+0x88>
 80024ce:	6823      	ldr	r3, [r4, #0]
 80024d0:	685a      	ldr	r2, [r3, #4]
 80024d2:	0692      	lsls	r2, r2, #26
 80024d4:	d516      	bpl.n	8002504 <I2S_IRQHandler+0x88>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80024d6:	685a      	ldr	r2, [r3, #4]
 80024d8:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80024dc:	0412      	lsls	r2, r2, #16
 80024de:	0c12      	lsrs	r2, r2, #16
 80024e0:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80024e2:	2200      	movs	r2, #0
 80024e4:	9202      	str	r2, [sp, #8]
 80024e6:	68da      	ldr	r2, [r3, #12]
 80024e8:	9202      	str	r2, [sp, #8]
 80024ea:	689b      	ldr	r3, [r3, #8]
 80024ec:	9302      	str	r3, [sp, #8]
 80024ee:	9b02      	ldr	r3, [sp, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80024f0:	2301      	movs	r3, #1
 80024f2:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode,HAL_I2S_ERROR_OVR);
 80024f6:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80024f8:	f043 0302 	orr.w	r3, r3, #2
 80024fc:	6463      	str	r3, [r4, #68]	; 0x44
      HAL_I2S_ErrorCallback(hi2s);
 80024fe:	4620      	mov	r0, r4
 8002500:	f7fe ff0a 	bl	8001318 <HAL_I2S_ErrorCallback>
      }
    }

    if(hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8002504:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 8002508:	2b03      	cmp	r3, #3
 800250a:	d13a      	bne.n	8002582 <I2S_IRQHandler+0x106>
    {
      /* I2S in mode Transmitter -----------------------------------------------*/
    if(((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 800250c:	9b01      	ldr	r3, [sp, #4]
 800250e:	079b      	lsls	r3, r3, #30
 8002510:	d51b      	bpl.n	800254a <I2S_IRQHandler+0xce>
 8002512:	6822      	ldr	r2, [r4, #0]
 8002514:	6853      	ldr	r3, [r2, #4]
 8002516:	0618      	lsls	r0, r3, #24
 8002518:	d517      	bpl.n	800254a <I2S_IRQHandler+0xce>
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 800251a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800251c:	1c99      	adds	r1, r3, #2
 800251e:	881b      	ldrh	r3, [r3, #0]
 8002520:	6261      	str	r1, [r4, #36]	; 0x24
 8002522:	60d3      	str	r3, [r2, #12]
  hi2s->TxXferCount--;
 8002524:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8002526:	3b01      	subs	r3, #1
 8002528:	b29b      	uxth	r3, r3
 800252a:	8563      	strh	r3, [r4, #42]	; 0x2a
  if(hi2s->TxXferCount == 0U)
 800252c:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800252e:	b29b      	uxth	r3, r3
 8002530:	b95b      	cbnz	r3, 800254a <I2S_IRQHandler+0xce>
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002532:	6853      	ldr	r3, [r2, #4]
 8002534:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002538:	041b      	lsls	r3, r3, #16
 800253a:	0c1b      	lsrs	r3, r3, #16
 800253c:	6053      	str	r3, [r2, #4]
    hi2s->State = HAL_I2S_STATE_READY;
 800253e:	2301      	movs	r3, #1
 8002540:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    HAL_I2S_TxCpltCallback(hi2s);
 8002544:	4620      	mov	r0, r4
 8002546:	f7fe fed5 	bl	80012f4 <HAL_I2S_TxCpltCallback>
      {
        I2S_Transmit_IT(hi2s);
      }

      /* I2S Underrun error interrupt occurred --------------------------------*/
    if(((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 800254a:	9b01      	ldr	r3, [sp, #4]
 800254c:	0719      	lsls	r1, r3, #28
 800254e:	d518      	bpl.n	8002582 <I2S_IRQHandler+0x106>
 8002550:	6823      	ldr	r3, [r4, #0]
 8002552:	685a      	ldr	r2, [r3, #4]
 8002554:	0692      	lsls	r2, r2, #26
 8002556:	d514      	bpl.n	8002582 <I2S_IRQHandler+0x106>
      {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002558:	685a      	ldr	r2, [r3, #4]
 800255a:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800255e:	0412      	lsls	r2, r2, #16
 8002560:	0c12      	lsrs	r2, r2, #16
 8002562:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8002564:	2200      	movs	r2, #0
 8002566:	9203      	str	r2, [sp, #12]
 8002568:	689b      	ldr	r3, [r3, #8]
 800256a:	9303      	str	r3, [sp, #12]
 800256c:	9b03      	ldr	r3, [sp, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800256e:	2301      	movs	r3, #1
 8002570:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8002574:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8002576:	f043 0304 	orr.w	r3, r3, #4
 800257a:	6463      	str	r3, [r4, #68]	; 0x44
      HAL_I2S_ErrorCallback(hi2s);
 800257c:	4620      	mov	r0, r4
 800257e:	f7fe fecb 	bl	8001318 <HAL_I2S_ErrorCallback>
    }
  }
}
 8002582:	b004      	add	sp, #16
 8002584:	bd10      	pop	{r4, pc}

08002586 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief Tx and Rx Transfer completed callback
  * @param hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8002586:	4770      	bx	lr

08002588 <HAL_I2SEx_FullDuplex_IRQHandler>:
{
 8002588:	b51f      	push	{r0, r1, r2, r3, r4, lr}
  __IO uint32_t i2ssr    = hi2s->Instance->SR ;
 800258a:	6803      	ldr	r3, [r0, #0]
  __IO uint32_t i2sextsr = I2SxEXT(hi2s->Instance)->SR;
 800258c:	4992      	ldr	r1, [pc, #584]	; (80027d8 <HAL_I2SEx_FullDuplex_IRQHandler+0x250>)
  __IO uint32_t i2ssr    = hi2s->Instance->SR ;
 800258e:	689a      	ldr	r2, [r3, #8]
 8002590:	9200      	str	r2, [sp, #0]
  __IO uint32_t i2sextsr = I2SxEXT(hi2s->Instance)->SR;
 8002592:	4a92      	ldr	r2, [pc, #584]	; (80027dc <HAL_I2SEx_FullDuplex_IRQHandler+0x254>)
 8002594:	428b      	cmp	r3, r1
 8002596:	bf18      	it	ne
 8002598:	f04f 2240 	movne.w	r2, #1073758208	; 0x40004000
{
 800259c:	4604      	mov	r4, r0
  __IO uint32_t i2sextsr = I2SxEXT(hi2s->Instance)->SR;
 800259e:	6891      	ldr	r1, [r2, #8]
 80025a0:	9101      	str	r1, [sp, #4]
  if (((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG) == I2S_MODE_MASTER_TX)
 80025a2:	69d9      	ldr	r1, [r3, #28]
 80025a4:	f401 7140 	and.w	r1, r1, #768	; 0x300
 80025a8:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 80025ac:	d004      	beq.n	80025b8 <HAL_I2SEx_FullDuplex_IRQHandler+0x30>
      || ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG) == I2S_MODE_SLAVE_TX))
 80025ae:	69d9      	ldr	r1, [r3, #28]
 80025b0:	f411 7f40 	tst.w	r1, #768	; 0x300
 80025b4:	f040 8097 	bne.w	80026e6 <HAL_I2SEx_FullDuplex_IRQHandler+0x15e>
    if(((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 80025b8:	9a00      	ldr	r2, [sp, #0]
 80025ba:	0792      	lsls	r2, r2, #30
 80025bc:	d51d      	bpl.n	80025fa <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 80025be:	685a      	ldr	r2, [r3, #4]
 80025c0:	0610      	lsls	r0, r2, #24
 80025c2:	d51a      	bpl.n	80025fa <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
static void I2SEx_FullDuplexTx_IT(I2S_HandleTypeDef *hi2s, I2S_UseTypeDef i2sUsed)
{
  if(i2sUsed == I2S_USE_I2S)
  {
    /* Write Data on DR register */
    hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 80025c4:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80025c6:	1c91      	adds	r1, r2, #2
 80025c8:	8812      	ldrh	r2, [r2, #0]
 80025ca:	6261      	str	r1, [r4, #36]	; 0x24
 80025cc:	60da      	str	r2, [r3, #12]
    hi2s->TxXferCount--;
 80025ce:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 80025d0:	3a01      	subs	r2, #1
 80025d2:	b292      	uxth	r2, r2
 80025d4:	8562      	strh	r2, [r4, #42]	; 0x2a

    if(hi2s->TxXferCount == 0U)
 80025d6:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 80025d8:	b292      	uxth	r2, r2
 80025da:	b972      	cbnz	r2, 80025fa <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80025dc:	685a      	ldr	r2, [r3, #4]
 80025de:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80025e2:	0412      	lsls	r2, r2, #16
 80025e4:	0c12      	lsrs	r2, r2, #16
 80025e6:	605a      	str	r2, [r3, #4]

      if(hi2s->RxXferCount == 0U)
 80025e8:	8e63      	ldrh	r3, [r4, #50]	; 0x32
 80025ea:	b29b      	uxth	r3, r3
 80025ec:	b92b      	cbnz	r3, 80025fa <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
      {
        hi2s->State = HAL_I2S_STATE_READY;
 80025ee:	2301      	movs	r3, #1
 80025f0:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
        HAL_I2SEx_TxRxCpltCallback(hi2s);
 80025f4:	4620      	mov	r0, r4
 80025f6:	f7ff ffc6 	bl	8002586 <HAL_I2SEx_TxRxCpltCallback>
    if(((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2SEXT_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 80025fa:	9b01      	ldr	r3, [sp, #4]
 80025fc:	07d9      	lsls	r1, r3, #31
 80025fe:	d522      	bpl.n	8002646 <HAL_I2SEx_FullDuplex_IRQHandler+0xbe>
 8002600:	4a75      	ldr	r2, [pc, #468]	; (80027d8 <HAL_I2SEx_FullDuplex_IRQHandler+0x250>)
 8002602:	6821      	ldr	r1, [r4, #0]
 8002604:	4b75      	ldr	r3, [pc, #468]	; (80027dc <HAL_I2SEx_FullDuplex_IRQHandler+0x254>)
 8002606:	4291      	cmp	r1, r2
 8002608:	bf18      	it	ne
 800260a:	f04f 2340 	movne.w	r3, #1073758208	; 0x40004000
 800260e:	685a      	ldr	r2, [r3, #4]
 8002610:	0652      	lsls	r2, r2, #25
 8002612:	d518      	bpl.n	8002646 <HAL_I2SEx_FullDuplex_IRQHandler+0xbe>
    }
  }
  else
  {
    /* Read Data from DR register */
    (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8002614:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8002616:	1c91      	adds	r1, r2, #2
 8002618:	62e1      	str	r1, [r4, #44]	; 0x2c
 800261a:	68d9      	ldr	r1, [r3, #12]
 800261c:	8011      	strh	r1, [r2, #0]
    hi2s->RxXferCount--;
 800261e:	8e62      	ldrh	r2, [r4, #50]	; 0x32
 8002620:	3a01      	subs	r2, #1
 8002622:	b292      	uxth	r2, r2
 8002624:	8662      	strh	r2, [r4, #50]	; 0x32

    if(hi2s->RxXferCount == 0U)
 8002626:	8e62      	ldrh	r2, [r4, #50]	; 0x32
 8002628:	b292      	uxth	r2, r2
 800262a:	b962      	cbnz	r2, 8002646 <HAL_I2SEx_FullDuplex_IRQHandler+0xbe>
    {
      /* Disable I2Sext RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800262c:	685a      	ldr	r2, [r3, #4]
 800262e:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8002632:	605a      	str	r2, [r3, #4]

      if(hi2s->TxXferCount == 0U)
 8002634:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8002636:	b29b      	uxth	r3, r3
 8002638:	b92b      	cbnz	r3, 8002646 <HAL_I2SEx_FullDuplex_IRQHandler+0xbe>
      {
        hi2s->State = HAL_I2S_STATE_READY;
 800263a:	2301      	movs	r3, #1
 800263c:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
        HAL_I2SEx_TxRxCpltCallback(hi2s);
 8002640:	4620      	mov	r0, r4
 8002642:	f7ff ffa0 	bl	8002586 <HAL_I2SEx_TxRxCpltCallback>
    if(((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2SEXT_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8002646:	9b01      	ldr	r3, [sp, #4]
 8002648:	0658      	lsls	r0, r3, #25
 800264a:	d524      	bpl.n	8002696 <HAL_I2SEx_FullDuplex_IRQHandler+0x10e>
 800264c:	4962      	ldr	r1, [pc, #392]	; (80027d8 <HAL_I2SEx_FullDuplex_IRQHandler+0x250>)
 800264e:	6823      	ldr	r3, [r4, #0]
 8002650:	4a62      	ldr	r2, [pc, #392]	; (80027dc <HAL_I2SEx_FullDuplex_IRQHandler+0x254>)
 8002652:	428b      	cmp	r3, r1
 8002654:	bf18      	it	ne
 8002656:	f04f 2240 	movne.w	r2, #1073758208	; 0x40004000
 800265a:	6851      	ldr	r1, [r2, #4]
 800265c:	0689      	lsls	r1, r1, #26
 800265e:	d51a      	bpl.n	8002696 <HAL_I2SEx_FullDuplex_IRQHandler+0x10e>
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002660:	6851      	ldr	r1, [r2, #4]
 8002662:	f021 0160 	bic.w	r1, r1, #96	; 0x60
 8002666:	6051      	str	r1, [r2, #4]
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002668:	685a      	ldr	r2, [r3, #4]
 800266a:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800266e:	0412      	lsls	r2, r2, #16
 8002670:	0c12      	lsrs	r2, r2, #16
 8002672:	605a      	str	r2, [r3, #4]
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8002674:	2200      	movs	r2, #0
 8002676:	9202      	str	r2, [sp, #8]
 8002678:	68da      	ldr	r2, [r3, #12]
 800267a:	9202      	str	r2, [sp, #8]
 800267c:	689b      	ldr	r3, [r3, #8]
 800267e:	9302      	str	r3, [sp, #8]
 8002680:	9b02      	ldr	r3, [sp, #8]
      hi2s->State = HAL_I2S_STATE_READY;
 8002682:	2301      	movs	r3, #1
 8002684:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
      SET_BIT(hi2s->ErrorCode,HAL_I2S_ERROR_OVR);
 8002688:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800268a:	f043 0302 	orr.w	r3, r3, #2
 800268e:	6463      	str	r3, [r4, #68]	; 0x44
      HAL_I2S_ErrorCallback(hi2s);
 8002690:	4620      	mov	r0, r4
 8002692:	f7fe fe41 	bl	8001318 <HAL_I2S_ErrorCallback>
    if(((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8002696:	9b00      	ldr	r3, [sp, #0]
 8002698:	071b      	lsls	r3, r3, #28
 800269a:	d522      	bpl.n	80026e2 <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 800269c:	6823      	ldr	r3, [r4, #0]
 800269e:	685a      	ldr	r2, [r3, #4]
 80026a0:	0690      	lsls	r0, r2, #26
 80026a2:	d51e      	bpl.n	80026e2 <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80026a4:	685a      	ldr	r2, [r3, #4]
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80026a6:	494c      	ldr	r1, [pc, #304]	; (80027d8 <HAL_I2SEx_FullDuplex_IRQHandler+0x250>)
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80026a8:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80026ac:	0412      	lsls	r2, r2, #16
 80026ae:	0c12      	lsrs	r2, r2, #16
 80026b0:	605a      	str	r2, [r3, #4]
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80026b2:	4a4a      	ldr	r2, [pc, #296]	; (80027dc <HAL_I2SEx_FullDuplex_IRQHandler+0x254>)
 80026b4:	428b      	cmp	r3, r1
 80026b6:	bf18      	it	ne
 80026b8:	f04f 2240 	movne.w	r2, #1073758208	; 0x40004000
 80026bc:	6851      	ldr	r1, [r2, #4]
 80026be:	f021 0160 	bic.w	r1, r1, #96	; 0x60
 80026c2:	6051      	str	r1, [r2, #4]
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 80026c4:	2200      	movs	r2, #0
 80026c6:	9203      	str	r2, [sp, #12]
 80026c8:	689b      	ldr	r3, [r3, #8]
 80026ca:	9303      	str	r3, [sp, #12]
 80026cc:	9b03      	ldr	r3, [sp, #12]
      hi2s->State = HAL_I2S_STATE_READY;
 80026ce:	2301      	movs	r3, #1
 80026d0:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
      SET_BIT(hi2s->ErrorCode,HAL_I2S_ERROR_UDR);
 80026d4:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80026d6:	f043 0304 	orr.w	r3, r3, #4
 80026da:	6463      	str	r3, [r4, #68]	; 0x44
      HAL_I2S_ErrorCallback(hi2s);
 80026dc:	4620      	mov	r0, r4
 80026de:	f7fe fe1b 	bl	8001318 <HAL_I2S_ErrorCallback>
}
 80026e2:	b004      	add	sp, #16
 80026e4:	bd10      	pop	{r4, pc}
    if(((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2SEXT_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 80026e6:	9b01      	ldr	r3, [sp, #4]
 80026e8:	0799      	lsls	r1, r3, #30
 80026ea:	d51a      	bpl.n	8002722 <HAL_I2SEx_FullDuplex_IRQHandler+0x19a>
 80026ec:	6853      	ldr	r3, [r2, #4]
 80026ee:	061b      	lsls	r3, r3, #24
 80026f0:	d517      	bpl.n	8002722 <HAL_I2SEx_FullDuplex_IRQHandler+0x19a>
    I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 80026f2:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80026f4:	1c99      	adds	r1, r3, #2
 80026f6:	881b      	ldrh	r3, [r3, #0]
 80026f8:	6241      	str	r1, [r0, #36]	; 0x24
 80026fa:	60d3      	str	r3, [r2, #12]
    hi2s->TxXferCount--;
 80026fc:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 80026fe:	3b01      	subs	r3, #1
 8002700:	b29b      	uxth	r3, r3
 8002702:	8543      	strh	r3, [r0, #42]	; 0x2a
    if(hi2s->TxXferCount == 0U)
 8002704:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8002706:	b29b      	uxth	r3, r3
 8002708:	b95b      	cbnz	r3, 8002722 <HAL_I2SEx_FullDuplex_IRQHandler+0x19a>
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800270a:	6853      	ldr	r3, [r2, #4]
 800270c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002710:	6053      	str	r3, [r2, #4]
      if(hi2s->RxXferCount == 0U)
 8002712:	8e43      	ldrh	r3, [r0, #50]	; 0x32
 8002714:	b29b      	uxth	r3, r3
 8002716:	b923      	cbnz	r3, 8002722 <HAL_I2SEx_FullDuplex_IRQHandler+0x19a>
        hi2s->State = HAL_I2S_STATE_READY;
 8002718:	2301      	movs	r3, #1
 800271a:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
        HAL_I2SEx_TxRxCpltCallback(hi2s);
 800271e:	f7ff ff32 	bl	8002586 <HAL_I2SEx_TxRxCpltCallback>
    if(((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8002722:	9b00      	ldr	r3, [sp, #0]
 8002724:	07d8      	lsls	r0, r3, #31
 8002726:	d51e      	bpl.n	8002766 <HAL_I2SEx_FullDuplex_IRQHandler+0x1de>
 8002728:	6822      	ldr	r2, [r4, #0]
 800272a:	6853      	ldr	r3, [r2, #4]
 800272c:	0659      	lsls	r1, r3, #25
 800272e:	d51a      	bpl.n	8002766 <HAL_I2SEx_FullDuplex_IRQHandler+0x1de>
    (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8002730:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8002732:	1c99      	adds	r1, r3, #2
 8002734:	62e1      	str	r1, [r4, #44]	; 0x2c
 8002736:	68d1      	ldr	r1, [r2, #12]
 8002738:	8019      	strh	r1, [r3, #0]
    hi2s->RxXferCount--;
 800273a:	8e63      	ldrh	r3, [r4, #50]	; 0x32
 800273c:	3b01      	subs	r3, #1
 800273e:	b29b      	uxth	r3, r3
 8002740:	8663      	strh	r3, [r4, #50]	; 0x32
    if(hi2s->RxXferCount == 0U)
 8002742:	8e63      	ldrh	r3, [r4, #50]	; 0x32
 8002744:	b29b      	uxth	r3, r3
 8002746:	b973      	cbnz	r3, 8002766 <HAL_I2SEx_FullDuplex_IRQHandler+0x1de>
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002748:	6853      	ldr	r3, [r2, #4]
 800274a:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 800274e:	041b      	lsls	r3, r3, #16
 8002750:	0c1b      	lsrs	r3, r3, #16
 8002752:	6053      	str	r3, [r2, #4]
      if(hi2s->TxXferCount == 0U)
 8002754:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8002756:	b29b      	uxth	r3, r3
 8002758:	b92b      	cbnz	r3, 8002766 <HAL_I2SEx_FullDuplex_IRQHandler+0x1de>
        hi2s->State = HAL_I2S_STATE_READY;
 800275a:	2301      	movs	r3, #1
 800275c:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
        HAL_I2SEx_TxRxCpltCallback(hi2s);
 8002760:	4620      	mov	r0, r4
 8002762:	f7ff ff10 	bl	8002586 <HAL_I2SEx_TxRxCpltCallback>
    if(((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8002766:	9b00      	ldr	r3, [sp, #0]
 8002768:	065a      	lsls	r2, r3, #25
 800276a:	d51d      	bpl.n	80027a8 <HAL_I2SEx_FullDuplex_IRQHandler+0x220>
 800276c:	6822      	ldr	r2, [r4, #0]
 800276e:	6853      	ldr	r3, [r2, #4]
 8002770:	069b      	lsls	r3, r3, #26
 8002772:	d519      	bpl.n	80027a8 <HAL_I2SEx_FullDuplex_IRQHandler+0x220>
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002774:	6853      	ldr	r3, [r2, #4]
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002776:	4918      	ldr	r1, [pc, #96]	; (80027d8 <HAL_I2SEx_FullDuplex_IRQHandler+0x250>)
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002778:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 800277c:	041b      	lsls	r3, r3, #16
 800277e:	0c1b      	lsrs	r3, r3, #16
 8002780:	6053      	str	r3, [r2, #4]
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002782:	4b16      	ldr	r3, [pc, #88]	; (80027dc <HAL_I2SEx_FullDuplex_IRQHandler+0x254>)
 8002784:	428a      	cmp	r2, r1
 8002786:	bf18      	it	ne
 8002788:	f04f 2340 	movne.w	r3, #1073758208	; 0x40004000
      HAL_I2S_ErrorCallback(hi2s);
 800278c:	4620      	mov	r0, r4
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800278e:	685a      	ldr	r2, [r3, #4]
 8002790:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8002794:	605a      	str	r2, [r3, #4]
      hi2s->State = HAL_I2S_STATE_READY;
 8002796:	2301      	movs	r3, #1
 8002798:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
      SET_BIT(hi2s->ErrorCode,HAL_I2S_ERROR_OVR);
 800279c:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800279e:	f043 0302 	orr.w	r3, r3, #2
 80027a2:	6463      	str	r3, [r4, #68]	; 0x44
      HAL_I2S_ErrorCallback(hi2s);
 80027a4:	f7fe fdb8 	bl	8001318 <HAL_I2S_ErrorCallback>
    if(((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2SEXT_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 80027a8:	9b01      	ldr	r3, [sp, #4]
 80027aa:	0718      	lsls	r0, r3, #28
 80027ac:	d599      	bpl.n	80026e2 <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 80027ae:	490a      	ldr	r1, [pc, #40]	; (80027d8 <HAL_I2SEx_FullDuplex_IRQHandler+0x250>)
 80027b0:	6822      	ldr	r2, [r4, #0]
 80027b2:	4b0a      	ldr	r3, [pc, #40]	; (80027dc <HAL_I2SEx_FullDuplex_IRQHandler+0x254>)
 80027b4:	428a      	cmp	r2, r1
 80027b6:	bf18      	it	ne
 80027b8:	f04f 2340 	movne.w	r3, #1073758208	; 0x40004000
 80027bc:	6859      	ldr	r1, [r3, #4]
 80027be:	0689      	lsls	r1, r1, #26
 80027c0:	d58f      	bpl.n	80026e2 <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80027c2:	6859      	ldr	r1, [r3, #4]
 80027c4:	f021 01a0 	bic.w	r1, r1, #160	; 0xa0
 80027c8:	6059      	str	r1, [r3, #4]
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80027ca:	6853      	ldr	r3, [r2, #4]
 80027cc:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 80027d0:	041b      	lsls	r3, r3, #16
 80027d2:	0c1b      	lsrs	r3, r3, #16
 80027d4:	6053      	str	r3, [r2, #4]
 80027d6:	e77a      	b.n	80026ce <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 80027d8:	40003800 	.word	0x40003800
 80027dc:	40003400 	.word	0x40003400

080027e0 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{ 
 80027e0:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t i = 0U;
  
  /* Check the PCD handle allocation */
  if(hpcd == NULL)
 80027e2:	4606      	mov	r6, r0
{ 
 80027e4:	b08b      	sub	sp, #44	; 0x2c
  if(hpcd == NULL)
 80027e6:	2800      	cmp	r0, #0
 80027e8:	d064      	beq.n	80028b4 <HAL_PCD_Init+0xd4>
  }
  
  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  hpcd->State = HAL_PCD_STATE_BUSY;
 80027ea:	2303      	movs	r3, #3
  
  /* Init the low level hardware : GPIO, CLOCK, NVIC... */
  HAL_PCD_MspInit(hpcd);

  /* Disable the Interrupts */
 __HAL_PCD_DISABLE(hpcd);
 80027ec:	4634      	mov	r4, r6
  hpcd->State = HAL_PCD_STATE_BUSY;
 80027ee:	f880 33b9 	strb.w	r3, [r0, #953]	; 0x3b9
  HAL_PCD_MspInit(hpcd);
 80027f2:	f004 fe19 	bl	8007428 <HAL_PCD_MspInit>
 __HAL_PCD_DISABLE(hpcd);
 80027f6:	f854 0b10 	ldr.w	r0, [r4], #16
 80027fa:	f001 fa99 	bl	8003d30 <USB_DisableGlobalInt>
 
 /*Init the Core (common init.) */
 USB_CoreInit(hpcd->Instance, hpcd->Init);
 80027fe:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002800:	466d      	mov	r5, sp
 8002802:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002804:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002806:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002808:	e894 0003 	ldmia.w	r4, {r0, r1}
 800280c:	e885 0003 	stmia.w	r5, {r0, r1}
 8002810:	1d37      	adds	r7, r6, #4
 8002812:	e897 000e 	ldmia.w	r7, {r1, r2, r3}
 8002816:	6830      	ldr	r0, [r6, #0]
 8002818:	f001 fa4a 	bl	8003cb0 <USB_CoreInit>
 
 /* Force Device Mode*/
 USB_SetCurrentMode(hpcd->Instance , USB_OTG_DEVICE_MODE);
 800281c:	2100      	movs	r1, #0
 800281e:	6830      	ldr	r0, [r6, #0]
 8002820:	f001 fa8c 	bl	8003d3c <USB_SetCurrentMode>
 
 /* Init endpoints structures */
 for (i = 0U; i < 15U; i++)
 8002824:	2100      	movs	r1, #0
 8002826:	4633      	mov	r3, r6
 USB_SetCurrentMode(hpcd->Instance , USB_OTG_DEVICE_MODE);
 8002828:	4632      	mov	r2, r6
 800282a:	f106 0410 	add.w	r4, r6, #16
 {
   /* Init ep structure */
   hpcd->IN_ep[i].is_in = 1U;
 800282e:	2501      	movs	r5, #1
   hpcd->IN_ep[i].num = i;
   hpcd->IN_ep[i].tx_fifo_num = i;
   /* Control until ep is activated */
   hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002830:	4608      	mov	r0, r1
   hpcd->IN_ep[i].num = i;
 8002832:	f882 1038 	strb.w	r1, [r2, #56]	; 0x38
   hpcd->IN_ep[i].tx_fifo_num = i;
 8002836:	87d1      	strh	r1, [r2, #62]	; 0x3e
 for (i = 0U; i < 15U; i++)
 8002838:	3101      	adds	r1, #1
 800283a:	290f      	cmp	r1, #15
   hpcd->IN_ep[i].is_in = 1U;
 800283c:	f882 5039 	strb.w	r5, [r2, #57]	; 0x39
   hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002840:	f882 003b 	strb.w	r0, [r2, #59]	; 0x3b
   hpcd->IN_ep[i].maxpacket = 0U;
 8002844:	6410      	str	r0, [r2, #64]	; 0x40
   hpcd->IN_ep[i].xfer_buff = 0U;
 8002846:	6450      	str	r0, [r2, #68]	; 0x44
   hpcd->IN_ep[i].xfer_len = 0U;
 8002848:	64d0      	str	r0, [r2, #76]	; 0x4c
 800284a:	f102 021c 	add.w	r2, r2, #28
 for (i = 0U; i < 15U; i++)
 800284e:	d1f0      	bne.n	8002832 <HAL_PCD_Init+0x52>
   hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
   hpcd->OUT_ep[i].maxpacket = 0U;
   hpcd->OUT_ep[i].xfer_buff = 0U;
   hpcd->OUT_ep[i].xfer_len = 0U;
   
   hpcd->Instance->DIEPTXF[i] = 0U;
 8002850:	2200      	movs	r2, #0
 8002852:	f8d6 e000 	ldr.w	lr, [r6]
   hpcd->OUT_ep[i].is_in = 0U;
 8002856:	4611      	mov	r1, r2
   hpcd->Instance->DIEPTXF[i] = 0U;
 8002858:	f102 0040 	add.w	r0, r2, #64	; 0x40
   hpcd->OUT_ep[i].num = i;
 800285c:	f883 21f8 	strb.w	r2, [r3, #504]	; 0x1f8
   hpcd->IN_ep[i].tx_fifo_num = i;
 8002860:	87da      	strh	r2, [r3, #62]	; 0x3e
   hpcd->Instance->DIEPTXF[i] = 0U;
 8002862:	eb0e 0080 	add.w	r0, lr, r0, lsl #2
 for (i = 0U; i < 15U; i++)
 8002866:	3201      	adds	r2, #1
 8002868:	2a0f      	cmp	r2, #15
   hpcd->OUT_ep[i].is_in = 0U;
 800286a:	f883 11f9 	strb.w	r1, [r3, #505]	; 0x1f9
   hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800286e:	f883 11fb 	strb.w	r1, [r3, #507]	; 0x1fb
   hpcd->OUT_ep[i].maxpacket = 0U;
 8002872:	f8c3 1200 	str.w	r1, [r3, #512]	; 0x200
   hpcd->OUT_ep[i].xfer_buff = 0U;
 8002876:	f8c3 1204 	str.w	r1, [r3, #516]	; 0x204
   hpcd->OUT_ep[i].xfer_len = 0U;
 800287a:	f8c3 120c 	str.w	r1, [r3, #524]	; 0x20c
   hpcd->Instance->DIEPTXF[i] = 0U;
 800287e:	6041      	str	r1, [r0, #4]
 8002880:	f103 031c 	add.w	r3, r3, #28
 for (i = 0U; i < 15U; i++)
 8002884:	d1e8      	bne.n	8002858 <HAL_PCD_Init+0x78>
 }
 
 /* Init Device */
 USB_DevInit(hpcd->Instance, hpcd->Init);
 8002886:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002888:	466d      	mov	r5, sp
 800288a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800288c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800288e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002890:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002894:	e885 0003 	stmia.w	r5, {r0, r1}
 8002898:	4670      	mov	r0, lr
 800289a:	e897 000e 	ldmia.w	r7, {r1, r2, r3}
 800289e:	f001 fa65 	bl	8003d6c <USB_DevInit>
 
 hpcd->State= HAL_PCD_STATE_READY;
 80028a2:	2301      	movs	r3, #1
 80028a4:	f886 33b9 	strb.w	r3, [r6, #953]	; 0x3b9
 {
   HAL_PCDEx_ActivateBCD(hpcd);
 }
#endif /* USB_OTG_GCCFG_BCDEN */
 
 USB_DevDisconnect (hpcd->Instance);  
 80028a8:	6830      	ldr	r0, [r6, #0]
 80028aa:	f001 fd82 	bl	80043b2 <USB_DevDisconnect>
 return HAL_OK;
 80028ae:	2000      	movs	r0, #0
}
 80028b0:	b00b      	add	sp, #44	; 0x2c
 80028b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return HAL_ERROR;
 80028b4:	2001      	movs	r0, #1
 80028b6:	e7fb      	b.n	80028b0 <HAL_PCD_Init+0xd0>

080028b8 <HAL_PCD_Start>:
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{ 
  __HAL_LOCK(hpcd); 
 80028b8:	f890 33b8 	ldrb.w	r3, [r0, #952]	; 0x3b8
 80028bc:	2b01      	cmp	r3, #1
{ 
 80028be:	b510      	push	{r4, lr}
 80028c0:	4604      	mov	r4, r0
  __HAL_LOCK(hpcd); 
 80028c2:	d00c      	beq.n	80028de <HAL_PCD_Start+0x26>
 80028c4:	2301      	movs	r3, #1
 80028c6:	f880 33b8 	strb.w	r3, [r0, #952]	; 0x3b8
  USB_DevConnect (hpcd->Instance);  
 80028ca:	6800      	ldr	r0, [r0, #0]
 80028cc:	f001 fd65 	bl	800439a <USB_DevConnect>
  __HAL_PCD_ENABLE(hpcd);
 80028d0:	6820      	ldr	r0, [r4, #0]
 80028d2:	f001 fa27 	bl	8003d24 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hpcd); 
 80028d6:	2000      	movs	r0, #0
 80028d8:	f884 03b8 	strb.w	r0, [r4, #952]	; 0x3b8
  return HAL_OK;
 80028dc:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hpcd); 
 80028de:	2002      	movs	r0, #2
}
 80028e0:	bd10      	pop	{r4, pc}
	...

080028e4 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80028e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80028e8:	f8d0 9000 	ldr.w	r9, [r0]
{
 80028ec:	b087      	sub	sp, #28
 80028ee:	4604      	mov	r4, r0
  uint32_t fifoemptymsk = 0U, temp = 0U;
  USB_OTG_EPTypeDef *ep;
  uint32_t hclk = 180000000U;
  
  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 80028f0:	4648      	mov	r0, r9
 80028f2:	f001 fd98 	bl	8004426 <USB_GetMode>
 80028f6:	9002      	str	r0, [sp, #8]
 80028f8:	2800      	cmp	r0, #0
 80028fa:	f040 812e 	bne.w	8002b5a <HAL_PCD_IRQHandler+0x276>
  {    
    /* avoid spurious interrupt */
    if(__HAL_PCD_IS_INVALID_INTERRUPT(hpcd)) 
 80028fe:	6820      	ldr	r0, [r4, #0]
 8002900:	f001 fd63 	bl	80043ca <USB_ReadInterrupts>
 8002904:	2800      	cmp	r0, #0
 8002906:	f000 8128 	beq.w	8002b5a <HAL_PCD_IRQHandler+0x276>
    {
      return;
    }
    
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 800290a:	6820      	ldr	r0, [r4, #0]
 800290c:	f001 fd5d 	bl	80043ca <USB_ReadInterrupts>
 8002910:	0785      	lsls	r5, r0, #30
    {
     /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8002912:	bf48      	it	mi
 8002914:	6822      	ldrmi	r2, [r4, #0]
    }
    
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8002916:	6820      	ldr	r0, [r4, #0]
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8002918:	bf42      	ittt	mi
 800291a:	6953      	ldrmi	r3, [r2, #20]
 800291c:	f003 0302 	andmi.w	r3, r3, #2
 8002920:	6153      	strmi	r3, [r2, #20]
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8002922:	f001 fd52 	bl	80043ca <USB_ReadInterrupts>
 8002926:	f410 2500 	ands.w	r5, r0, #524288	; 0x80000
 800292a:	d00a      	beq.n	8002942 <HAL_PCD_IRQHandler+0x5e>
    {
      epnum = 0U;
      
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 800292c:	6820      	ldr	r0, [r4, #0]
 800292e:	f001 fd50 	bl	80043d2 <USB_ReadDevAllOutEpInterrupt>
 8002932:	f509 6630 	add.w	r6, r9, #2816	; 0xb00
 8002936:	4607      	mov	r7, r0
 8002938:	46a2      	mov	sl, r4
      epnum = 0U;
 800293a:	2500      	movs	r5, #0
      
      while ( ep_intr )
 800293c:	2f00      	cmp	r7, #0
 800293e:	f040 810f 	bne.w	8002b60 <HAL_PCD_IRQHandler+0x27c>
        epnum++;
        ep_intr >>= 1U;
      }
    }
    
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8002942:	6820      	ldr	r0, [r4, #0]
 8002944:	f001 fd41 	bl	80043ca <USB_ReadInterrupts>
 8002948:	0341      	lsls	r1, r0, #13
 800294a:	d50b      	bpl.n	8002964 <HAL_PCD_IRQHandler+0x80>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 800294c:	6820      	ldr	r0, [r4, #0]
 800294e:	f001 fd48 	bl	80043e2 <USB_ReadDevAllInEpInterrupt>
 8002952:	4626      	mov	r6, r4
 8002954:	9003      	str	r0, [sp, #12]
 8002956:	f509 6810 	add.w	r8, r9, #2304	; 0x900
      
      epnum = 0U;
 800295a:	2500      	movs	r5, #0
      
      while ( ep_intr )
 800295c:	9b03      	ldr	r3, [sp, #12]
 800295e:	2b00      	cmp	r3, #0
 8002960:	f040 813f 	bne.w	8002be2 <HAL_PCD_IRQHandler+0x2fe>
        ep_intr >>= 1U;
      }
    }
    
    /* Handle Resume Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8002964:	6820      	ldr	r0, [r4, #0]
 8002966:	f001 fd30 	bl	80043ca <USB_ReadInterrupts>
 800296a:	2800      	cmp	r0, #0
 800296c:	da0d      	bge.n	800298a <HAL_PCD_IRQHandler+0xa6>
    {    
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800296e:	f8d9 3804 	ldr.w	r3, [r9, #2052]	; 0x804
 8002972:	f023 0301 	bic.w	r3, r3, #1
 8002976:	f8c9 3804 	str.w	r3, [r9, #2052]	; 0x804
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
      }
      else
#endif /* USB_OTG_GLPMCFG_LPMEN */
      {
        HAL_PCD_ResumeCallback(hpcd);
 800297a:	4620      	mov	r0, r4
 800297c:	f004 fdd4 	bl	8007528 <HAL_PCD_ResumeCallback>
      }
      
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8002980:	6822      	ldr	r2, [r4, #0]
 8002982:	6953      	ldr	r3, [r2, #20]
 8002984:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8002988:	6153      	str	r3, [r2, #20]
    }
    
    /* Handle Suspend Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 800298a:	6820      	ldr	r0, [r4, #0]
 800298c:	f001 fd1d 	bl	80043ca <USB_ReadInterrupts>
 8002990:	0506      	lsls	r6, r0, #20
 8002992:	d50b      	bpl.n	80029ac <HAL_PCD_IRQHandler+0xc8>
    {
      if((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8002994:	f8d9 3808 	ldr.w	r3, [r9, #2056]	; 0x808
 8002998:	07d8      	lsls	r0, r3, #31
 800299a:	d502      	bpl.n	80029a2 <HAL_PCD_IRQHandler+0xbe>
      {
        
        HAL_PCD_SuspendCallback(hpcd);
 800299c:	4620      	mov	r0, r4
 800299e:	f004 fdab 	bl	80074f8 <HAL_PCD_SuspendCallback>
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 80029a2:	6822      	ldr	r2, [r4, #0]
 80029a4:	6953      	ldr	r3, [r2, #20]
 80029a6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80029aa:	6153      	str	r3, [r2, #20]
      }
    }
#endif /* USB_OTG_GLPMCFG_LPMEN */

    /* Handle Reset Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 80029ac:	6820      	ldr	r0, [r4, #0]
 80029ae:	f001 fd0c 	bl	80043ca <USB_ReadInterrupts>
 80029b2:	04c1      	lsls	r1, r0, #19
 80029b4:	d537      	bpl.n	8002a26 <HAL_PCD_IRQHandler+0x142>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG; 
 80029b6:	f509 6600 	add.w	r6, r9, #2048	; 0x800
 80029ba:	6873      	ldr	r3, [r6, #4]
      USB_FlushTxFifo(hpcd->Instance , 0x10U);
 80029bc:	6820      	ldr	r0, [r4, #0]
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG; 
 80029be:	f023 0301 	bic.w	r3, r3, #1
 80029c2:	6073      	str	r3, [r6, #4]
      USB_FlushTxFifo(hpcd->Instance , 0x10U);
 80029c4:	2110      	movs	r1, #16
 80029c6:	f001 fa6d 	bl	8003ea4 <USB_FlushTxFifo>
      
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80029ca:	6861      	ldr	r1, [r4, #4]
 80029cc:	f509 6310 	add.w	r3, r9, #2304	; 0x900
      {
        USBx_INEP(i)->DIEPINT = 0xFFU;
 80029d0:	22ff      	movs	r2, #255	; 0xff
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80029d2:	9802      	ldr	r0, [sp, #8]
 80029d4:	4288      	cmp	r0, r1
 80029d6:	f040 8192 	bne.w	8002cfe <HAL_PCD_IRQHandler+0x41a>
        USBx_OUTEP(i)->DOEPINT = 0xFFU;
      }
      USBx_DEVICE->DAINT = 0xFFFFFFFFU;
 80029da:	f04f 33ff 	mov.w	r3, #4294967295
 80029de:	61b3      	str	r3, [r6, #24]
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 80029e0:	69f3      	ldr	r3, [r6, #28]
 80029e2:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 80029e6:	61f3      	str	r3, [r6, #28]
      
      if(hpcd->Init.use_dedicated_ep1)
 80029e8:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	f000 818f 	beq.w	8002d0e <HAL_PCD_IRQHandler+0x42a>
      {
        USBx_DEVICE->DOUTEP1MSK |= (USB_OTG_DOEPMSK_STUPM | USB_OTG_DOEPMSK_XFRCM | USB_OTG_DOEPMSK_EPDM); 
 80029f0:	f8d6 3084 	ldr.w	r3, [r6, #132]	; 0x84
 80029f4:	f043 030b 	orr.w	r3, r3, #11
 80029f8:	f8c6 3084 	str.w	r3, [r6, #132]	; 0x84
        USBx_DEVICE->DINEP1MSK |= (USB_OTG_DIEPMSK_TOM | USB_OTG_DIEPMSK_XFRCM | USB_OTG_DIEPMSK_EPDM);  
 80029fc:	6c73      	ldr	r3, [r6, #68]	; 0x44
 80029fe:	f043 030b 	orr.w	r3, r3, #11
 8002a02:	6473      	str	r3, [r6, #68]	; 0x44
#endif /* USB_OTG_DOEPINT_OTEPSPR */
        USBx_DEVICE->DIEPMSK |= (USB_OTG_DIEPMSK_TOM | USB_OTG_DIEPMSK_XFRCM | USB_OTG_DIEPMSK_EPDM);
      }
      
      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8002a04:	f8d9 3800 	ldr.w	r3, [r9, #2048]	; 0x800
      
      /* setup EP0 to receive SETUP packets */
      USB_EP0_OutStart(hpcd->Instance, hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8002a08:	7c21      	ldrb	r1, [r4, #16]
 8002a0a:	6820      	ldr	r0, [r4, #0]
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8002a0c:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8002a10:	f8c9 3800 	str.w	r3, [r9, #2048]	; 0x800
      USB_EP0_OutStart(hpcd->Instance, hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8002a14:	f504 726f 	add.w	r2, r4, #956	; 0x3bc
 8002a18:	f001 fd24 	bl	8004464 <USB_EP0_OutStart>
        
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8002a1c:	6822      	ldr	r2, [r4, #0]
 8002a1e:	6953      	ldr	r3, [r2, #20]
 8002a20:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002a24:	6153      	str	r3, [r2, #20]
    }
    
    /* Handle Enumeration done Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8002a26:	6820      	ldr	r0, [r4, #0]
 8002a28:	f001 fccf 	bl	80043ca <USB_ReadInterrupts>
 8002a2c:	0482      	lsls	r2, r0, #18
 8002a2e:	d51d      	bpl.n	8002a6c <HAL_PCD_IRQHandler+0x188>
    {
      USB_ActivateSetup(hpcd->Instance);
 8002a30:	6820      	ldr	r0, [r4, #0]
 8002a32:	f001 fcfc 	bl	800442e <USB_ActivateSetup>
      hpcd->Instance->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8002a36:	6820      	ldr	r0, [r4, #0]
 8002a38:	68c3      	ldr	r3, [r0, #12]
 8002a3a:	f423 5370 	bic.w	r3, r3, #15360	; 0x3c00
 8002a3e:	60c3      	str	r3, [r0, #12]
      
      if ( USB_GetDevSpeed(hpcd->Instance) == USB_OTG_SPEED_HIGH)
 8002a40:	f001 fa59 	bl	8003ef6 <USB_GetDevSpeed>
 8002a44:	2800      	cmp	r0, #0
 8002a46:	f040 816b 	bne.w	8002d20 <HAL_PCD_IRQHandler+0x43c>
      {
        hpcd->Init.speed            = USB_OTG_SPEED_HIGH;
        hpcd->Init.ep0_mps          = USB_OTG_HS_MAX_PACKET_SIZE ;    
        hpcd->Instance->GUSBCFG |= (uint32_t)((USBD_HS_TRDT_VALUE << 10U) & USB_OTG_GUSBCFG_TRDT);
 8002a4a:	6822      	ldr	r2, [r4, #0]
        hpcd->Init.speed            = USB_OTG_SPEED_HIGH;
 8002a4c:	60e0      	str	r0, [r4, #12]
        hpcd->Init.ep0_mps          = USB_OTG_HS_MAX_PACKET_SIZE ;    
 8002a4e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002a52:	6163      	str	r3, [r4, #20]
        hpcd->Instance->GUSBCFG |= (uint32_t)((USBD_HS_TRDT_VALUE << 10U) & USB_OTG_GUSBCFG_TRDT);
 8002a54:	68d3      	ldr	r3, [r2, #12]
 8002a56:	f443 5310 	orr.w	r3, r3, #9216	; 0x2400
 8002a5a:	60d3      	str	r3, [r2, #12]
          /* hclk Clock Range between 32-180 MHz */
          hpcd->Instance->GUSBCFG |= (uint32_t)((0x6U << 10U) & USB_OTG_GUSBCFG_TRDT);
        }  
      }
      
      HAL_PCD_ResetCallback(hpcd);
 8002a5c:	4620      	mov	r0, r4
 8002a5e:	f004 fd3a 	bl	80074d6 <HAL_PCD_ResetCallback>
      
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8002a62:	6822      	ldr	r2, [r4, #0]
 8002a64:	6953      	ldr	r3, [r2, #20]
 8002a66:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002a6a:	6153      	str	r3, [r2, #20]
    }

    /* Handle RxQLevel Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8002a6c:	6820      	ldr	r0, [r4, #0]
 8002a6e:	f001 fcac 	bl	80043ca <USB_ReadInterrupts>
 8002a72:	06c3      	lsls	r3, r0, #27
 8002a74:	d52b      	bpl.n	8002ace <HAL_PCD_IRQHandler+0x1ea>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002a76:	6822      	ldr	r2, [r4, #0]
 8002a78:	6993      	ldr	r3, [r2, #24]
 8002a7a:	f023 0310 	bic.w	r3, r3, #16
 8002a7e:	6193      	str	r3, [r2, #24]
      
      temp = USBx->GRXSTSP;
 8002a80:	f8d9 6020 	ldr.w	r6, [r9, #32]
      
      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
      
      if(((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17U) ==  STS_DATA_UPDT)
 8002a84:	f3c6 4343 	ubfx	r3, r6, #17, #4
 8002a88:	2b02      	cmp	r3, #2
      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 8002a8a:	f006 080f 	and.w	r8, r6, #15
      if(((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17U) ==  STS_DATA_UPDT)
 8002a8e:	f040 81a8 	bne.w	8002de2 <HAL_PCD_IRQHandler+0x4fe>
      {
        if((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 8002a92:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8002a96:	421e      	tst	r6, r3
 8002a98:	d014      	beq.n	8002ac4 <HAL_PCD_IRQHandler+0x1e0>
        {
          USB_ReadPacket(USBx, ep->xfer_buff, (temp & USB_OTG_GRXSTSP_BCNT) >> 4U);
 8002a9a:	271c      	movs	r7, #28
 8002a9c:	fb07 4708 	mla	r7, r7, r8, r4
 8002aa0:	f3c6 160a 	ubfx	r6, r6, #4, #11
 8002aa4:	4632      	mov	r2, r6
 8002aa6:	f8d7 1204 	ldr.w	r1, [r7, #516]	; 0x204
 8002aaa:	4648      	mov	r0, r9
 8002aac:	f001 fc1f 	bl	80042ee <USB_ReadPacket>
          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4U;
 8002ab0:	f8d7 3204 	ldr.w	r3, [r7, #516]	; 0x204
 8002ab4:	4433      	add	r3, r6
 8002ab6:	f8c7 3204 	str.w	r3, [r7, #516]	; 0x204
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17U) ==  STS_SETUP_UPDT)
      {
        USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4U;
 8002aba:	f8d7 3210 	ldr.w	r3, [r7, #528]	; 0x210
 8002abe:	441e      	add	r6, r3
 8002ac0:	f8c7 6210 	str.w	r6, [r7, #528]	; 0x210
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002ac4:	6822      	ldr	r2, [r4, #0]
 8002ac6:	6993      	ldr	r3, [r2, #24]
 8002ac8:	f043 0310 	orr.w	r3, r3, #16
 8002acc:	6193      	str	r3, [r2, #24]
    }
    
    /* Handle SOF Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8002ace:	6820      	ldr	r0, [r4, #0]
 8002ad0:	f001 fc7b 	bl	80043ca <USB_ReadInterrupts>
 8002ad4:	0707      	lsls	r7, r0, #28
 8002ad6:	d507      	bpl.n	8002ae8 <HAL_PCD_IRQHandler+0x204>
    {
      HAL_PCD_SOFCallback(hpcd);
 8002ad8:	4620      	mov	r0, r4
 8002ada:	f004 fcf8 	bl	80074ce <HAL_PCD_SOFCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8002ade:	6822      	ldr	r2, [r4, #0]
 8002ae0:	6953      	ldr	r3, [r2, #20]
 8002ae2:	f003 0308 	and.w	r3, r3, #8
 8002ae6:	6153      	str	r3, [r2, #20]
    }
    
    /* Handle Incomplete ISO IN Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8002ae8:	6820      	ldr	r0, [r4, #0]
 8002aea:	f001 fc6e 	bl	80043ca <USB_ReadInterrupts>
 8002aee:	02c6      	lsls	r6, r0, #11
 8002af0:	d508      	bpl.n	8002b04 <HAL_PCD_IRQHandler+0x220>
    {
      HAL_PCD_ISOINIncompleteCallback(hpcd, epnum);
 8002af2:	b2e9      	uxtb	r1, r5
 8002af4:	4620      	mov	r0, r4
 8002af6:	f004 fd1f 	bl	8007538 <HAL_PCD_ISOINIncompleteCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8002afa:	6822      	ldr	r2, [r4, #0]
 8002afc:	6953      	ldr	r3, [r2, #20]
 8002afe:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002b02:	6153      	str	r3, [r2, #20]
    } 
    
    /* Handle Incomplete ISO OUT Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8002b04:	6820      	ldr	r0, [r4, #0]
 8002b06:	f001 fc60 	bl	80043ca <USB_ReadInterrupts>
 8002b0a:	0280      	lsls	r0, r0, #10
 8002b0c:	d508      	bpl.n	8002b20 <HAL_PCD_IRQHandler+0x23c>
    {
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, epnum);
 8002b0e:	b2e9      	uxtb	r1, r5
 8002b10:	4620      	mov	r0, r4
 8002b12:	f004 fd0d 	bl	8007530 <HAL_PCD_ISOOUTIncompleteCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8002b16:	6822      	ldr	r2, [r4, #0]
 8002b18:	6953      	ldr	r3, [r2, #20]
 8002b1a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002b1e:	6153      	str	r3, [r2, #20]
    } 
    
    /* Handle Connection event Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8002b20:	6820      	ldr	r0, [r4, #0]
 8002b22:	f001 fc52 	bl	80043ca <USB_ReadInterrupts>
 8002b26:	0041      	lsls	r1, r0, #1
 8002b28:	d507      	bpl.n	8002b3a <HAL_PCD_IRQHandler+0x256>
    {
      HAL_PCD_ConnectCallback(hpcd);
 8002b2a:	4620      	mov	r0, r4
 8002b2c:	f004 fd08 	bl	8007540 <HAL_PCD_ConnectCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8002b30:	6822      	ldr	r2, [r4, #0]
 8002b32:	6953      	ldr	r3, [r2, #20]
 8002b34:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8002b38:	6153      	str	r3, [r2, #20]
    } 
    
    /* Handle Disconnection event Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8002b3a:	6820      	ldr	r0, [r4, #0]
 8002b3c:	f001 fc45 	bl	80043ca <USB_ReadInterrupts>
 8002b40:	0742      	lsls	r2, r0, #29
 8002b42:	d50a      	bpl.n	8002b5a <HAL_PCD_IRQHandler+0x276>
    {
      temp = hpcd->Instance->GOTGINT;
 8002b44:	6823      	ldr	r3, [r4, #0]
 8002b46:	685d      	ldr	r5, [r3, #4]
      
      if((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8002b48:	076b      	lsls	r3, r5, #29
 8002b4a:	d502      	bpl.n	8002b52 <HAL_PCD_IRQHandler+0x26e>
      {
        HAL_PCD_DisconnectCallback(hpcd);
 8002b4c:	4620      	mov	r0, r4
 8002b4e:	f004 fcfb 	bl	8007548 <HAL_PCD_DisconnectCallback>
      }
      hpcd->Instance->GOTGINT |= temp;
 8002b52:	6823      	ldr	r3, [r4, #0]
 8002b54:	685a      	ldr	r2, [r3, #4]
 8002b56:	4315      	orrs	r5, r2
 8002b58:	605d      	str	r5, [r3, #4]
    }
  }
}
 8002b5a:	b007      	add	sp, #28
 8002b5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        if (ep_intr & 0x1U)
 8002b60:	07f8      	lsls	r0, r7, #31
 8002b62:	d538      	bpl.n	8002bd6 <HAL_PCD_IRQHandler+0x2f2>
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, epnum);
 8002b64:	fa5f fb85 	uxtb.w	fp, r5
 8002b68:	4659      	mov	r1, fp
 8002b6a:	6820      	ldr	r0, [r4, #0]
 8002b6c:	f001 fc41 	bl	80043f2 <USB_ReadDevOutEPInterrupt>
          if(( epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8002b70:	f010 0f01 	tst.w	r0, #1
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, epnum);
 8002b74:	4680      	mov	r8, r0
          if(( epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8002b76:	d021      	beq.n	8002bbc <HAL_PCD_IRQHandler+0x2d8>
            if(hpcd->Init.dma_enable == 1U)
 8002b78:	6921      	ldr	r1, [r4, #16]
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8002b7a:	2301      	movs	r3, #1
            if(hpcd->Init.dma_enable == 1U)
 8002b7c:	4299      	cmp	r1, r3
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8002b7e:	60b3      	str	r3, [r6, #8]
            if(hpcd->Init.dma_enable == 1U)
 8002b80:	d10c      	bne.n	8002b9c <HAL_PCD_IRQHandler+0x2b8>
              hpcd->OUT_ep[epnum].xfer_count = hpcd->OUT_ep[epnum].maxpacket- (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ); 
 8002b82:	6931      	ldr	r1, [r6, #16]
 8002b84:	f8da 0200 	ldr.w	r0, [sl, #512]	; 0x200
 8002b88:	f3c1 0112 	ubfx	r1, r1, #0, #19
 8002b8c:	1a41      	subs	r1, r0, r1
 8002b8e:	f8ca 1210 	str.w	r1, [sl, #528]	; 0x210
              hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;            
 8002b92:	f8da 1204 	ldr.w	r1, [sl, #516]	; 0x204
 8002b96:	4408      	add	r0, r1
 8002b98:	f8ca 0204 	str.w	r0, [sl, #516]	; 0x204
            HAL_PCD_DataOutStageCallback(hpcd, epnum);
 8002b9c:	4659      	mov	r1, fp
 8002b9e:	4620      	mov	r0, r4
 8002ba0:	f004 fc84 	bl	80074ac <HAL_PCD_DataOutStageCallback>
            if(hpcd->Init.dma_enable == 1U)
 8002ba4:	6921      	ldr	r1, [r4, #16]
 8002ba6:	2901      	cmp	r1, #1
 8002ba8:	d108      	bne.n	8002bbc <HAL_PCD_IRQHandler+0x2d8>
              if((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8002baa:	b93d      	cbnz	r5, 8002bbc <HAL_PCD_IRQHandler+0x2d8>
 8002bac:	f8d4 220c 	ldr.w	r2, [r4, #524]	; 0x20c
 8002bb0:	b922      	cbnz	r2, 8002bbc <HAL_PCD_IRQHandler+0x2d8>
                USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8002bb2:	f504 726f 	add.w	r2, r4, #956	; 0x3bc
 8002bb6:	6820      	ldr	r0, [r4, #0]
 8002bb8:	f001 fc54 	bl	8004464 <USB_EP0_OutStart>
          if(( epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8002bbc:	f018 0f08 	tst.w	r8, #8
 8002bc0:	d004      	beq.n	8002bcc <HAL_PCD_IRQHandler+0x2e8>
            HAL_PCD_SetupStageCallback(hpcd);
 8002bc2:	4620      	mov	r0, r4
 8002bc4:	f004 fc6c 	bl	80074a0 <HAL_PCD_SetupStageCallback>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8002bc8:	2308      	movs	r3, #8
 8002bca:	60b3      	str	r3, [r6, #8]
          if(( epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8002bcc:	f018 0f10 	tst.w	r8, #16
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8002bd0:	bf1c      	itt	ne
 8002bd2:	2310      	movne	r3, #16
 8002bd4:	60b3      	strne	r3, [r6, #8]
        epnum++;
 8002bd6:	3501      	adds	r5, #1
        ep_intr >>= 1U;
 8002bd8:	087f      	lsrs	r7, r7, #1
 8002bda:	3620      	adds	r6, #32
 8002bdc:	f10a 0a1c 	add.w	sl, sl, #28
 8002be0:	e6ac      	b.n	800293c <HAL_PCD_IRQHandler+0x58>
        if (ep_intr & 0x1U) /* In ITR */
 8002be2:	9b03      	ldr	r3, [sp, #12]
 8002be4:	07da      	lsls	r2, r3, #31
 8002be6:	d558      	bpl.n	8002c9a <HAL_PCD_IRQHandler+0x3b6>
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, epnum);
 8002be8:	fa5f fb85 	uxtb.w	fp, r5
 8002bec:	4659      	mov	r1, fp
 8002bee:	6820      	ldr	r0, [r4, #0]
 8002bf0:	f001 fc09 	bl	8004406 <USB_ReadDevInEPInterrupt>
           if(( epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8002bf4:	07c3      	lsls	r3, r0, #31
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, epnum);
 8002bf6:	4607      	mov	r7, r0
           if(( epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8002bf8:	d520      	bpl.n	8002c3c <HAL_PCD_IRQHandler+0x358>
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8002bfa:	f8d9 3834 	ldr.w	r3, [r9, #2100]	; 0x834
            fifoemptymsk = 0x1U << epnum;
 8002bfe:	2101      	movs	r1, #1
 8002c00:	40a9      	lsls	r1, r5
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8002c02:	ea23 0301 	bic.w	r3, r3, r1
 8002c06:	f8c9 3834 	str.w	r3, [r9, #2100]	; 0x834
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8002c0a:	2301      	movs	r3, #1
 8002c0c:	f8c8 3008 	str.w	r3, [r8, #8]
            if (hpcd->Init.dma_enable == 1U)
 8002c10:	6923      	ldr	r3, [r4, #16]
 8002c12:	2b01      	cmp	r3, #1
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket; 
 8002c14:	bf01      	itttt	eq
 8002c16:	6c73      	ldreq	r3, [r6, #68]	; 0x44
 8002c18:	6c32      	ldreq	r2, [r6, #64]	; 0x40
 8002c1a:	189b      	addeq	r3, r3, r2
 8002c1c:	6473      	streq	r3, [r6, #68]	; 0x44
            HAL_PCD_DataInStageCallback(hpcd, epnum);
 8002c1e:	4659      	mov	r1, fp
 8002c20:	4620      	mov	r0, r4
 8002c22:	f004 fc4c 	bl	80074be <HAL_PCD_DataInStageCallback>
            if (hpcd->Init.dma_enable == 1U)
 8002c26:	6921      	ldr	r1, [r4, #16]
 8002c28:	2901      	cmp	r1, #1
 8002c2a:	d107      	bne.n	8002c3c <HAL_PCD_IRQHandler+0x358>
              if((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8002c2c:	b935      	cbnz	r5, 8002c3c <HAL_PCD_IRQHandler+0x358>
 8002c2e:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8002c30:	b923      	cbnz	r3, 8002c3c <HAL_PCD_IRQHandler+0x358>
                USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8002c32:	f504 726f 	add.w	r2, r4, #956	; 0x3bc
 8002c36:	6820      	ldr	r0, [r4, #0]
 8002c38:	f001 fc14 	bl	8004464 <USB_EP0_OutStart>
           if(( epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8002c3c:	0738      	lsls	r0, r7, #28
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8002c3e:	bf44      	itt	mi
 8002c40:	2308      	movmi	r3, #8
 8002c42:	f8c8 3008 	strmi.w	r3, [r8, #8]
          if(( epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8002c46:	06f9      	lsls	r1, r7, #27
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8002c48:	bf44      	itt	mi
 8002c4a:	2310      	movmi	r3, #16
 8002c4c:	f8c8 3008 	strmi.w	r3, [r8, #8]
          if(( epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8002c50:	067a      	lsls	r2, r7, #25
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8002c52:	bf44      	itt	mi
 8002c54:	2340      	movmi	r3, #64	; 0x40
 8002c56:	f8c8 3008 	strmi.w	r3, [r8, #8]
          if(( epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8002c5a:	07bb      	lsls	r3, r7, #30
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8002c5c:	bf44      	itt	mi
 8002c5e:	2302      	movmi	r3, #2
 8002c60:	f8c8 3008 	strmi.w	r3, [r8, #8]
          if(( epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8002c64:	063f      	lsls	r7, r7, #24
 8002c66:	d518      	bpl.n	8002c9a <HAL_PCD_IRQHandler+0x3b6>
  * @param  epnum  endpoint number   
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;  
 8002c68:	6823      	ldr	r3, [r4, #0]
 8002c6a:	9304      	str	r3, [sp, #16]
  int32_t len = 0U;
  uint32_t len32b;
  uint32_t fifoemptymsk = 0U;

  ep = &hpcd->IN_ep[epnum];
  len = ep->xfer_len - ep->xfer_count;
 8002c6c:	6cf7      	ldr	r7, [r6, #76]	; 0x4c
 8002c6e:	6d33      	ldr	r3, [r6, #80]	; 0x50
 8002c70:	1aff      	subs	r7, r7, r3
 8002c72:	6c33      	ldr	r3, [r6, #64]	; 0x40
 8002c74:	429f      	cmp	r7, r3
 8002c76:	bf28      	it	cs
 8002c78:	461f      	movcs	r7, r3
  }
  
  
  len32b = (len + 3U) / 4U;
 
  while  (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) > len32b) &&
 8002c7a:	9b04      	ldr	r3, [sp, #16]
 8002c7c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
  len32b = (len + 3U) / 4U;
 8002c80:	f107 0a03 	add.w	sl, r7, #3
  while  (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) > len32b) &&
 8002c84:	eb03 1345 	add.w	r3, r3, r5, lsl #5
  len32b = (len + 3U) / 4U;
 8002c88:	ea4f 0a9a 	mov.w	sl, sl, lsr #2
  while  (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) > len32b) &&
 8002c8c:	9305      	str	r3, [sp, #20]
 8002c8e:	9b05      	ldr	r3, [sp, #20]
 8002c90:	699b      	ldr	r3, [r3, #24]
 8002c92:	b29b      	uxth	r3, r3
 8002c94:	4553      	cmp	r3, sl
 8002c96:	d808      	bhi.n	8002caa <HAL_PCD_IRQHandler+0x3c6>
    
    ep->xfer_buff  += len;
    ep->xfer_count += len;
  }
  
  if(len <= 0U)
 8002c98:	b32f      	cbz	r7, 8002ce6 <HAL_PCD_IRQHandler+0x402>
        ep_intr >>= 1U;
 8002c9a:	9b03      	ldr	r3, [sp, #12]
 8002c9c:	085b      	lsrs	r3, r3, #1
        epnum++;
 8002c9e:	3501      	adds	r5, #1
        ep_intr >>= 1U;
 8002ca0:	9303      	str	r3, [sp, #12]
 8002ca2:	361c      	adds	r6, #28
 8002ca4:	f108 0820 	add.w	r8, r8, #32
 8002ca8:	e658      	b.n	800295c <HAL_PCD_IRQHandler+0x78>
          (ep->xfer_count < ep->xfer_len) &&
 8002caa:	6d32      	ldr	r2, [r6, #80]	; 0x50
 8002cac:	6cf3      	ldr	r3, [r6, #76]	; 0x4c
  while  (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) > len32b) &&
 8002cae:	4293      	cmp	r3, r2
 8002cb0:	d9f2      	bls.n	8002c98 <HAL_PCD_IRQHandler+0x3b4>
          (ep->xfer_count < ep->xfer_len) &&
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d0f0      	beq.n	8002c98 <HAL_PCD_IRQHandler+0x3b4>
 8002cb6:	6c37      	ldr	r7, [r6, #64]	; 0x40
    USB_WritePacket(USBx, ep->xfer_buff, epnum, len, hpcd->Init.dma_enable); 
 8002cb8:	9804      	ldr	r0, [sp, #16]
    len = ep->xfer_len - ep->xfer_count;
 8002cba:	1a9b      	subs	r3, r3, r2
 8002cbc:	429f      	cmp	r7, r3
 8002cbe:	bf28      	it	cs
 8002cc0:	461f      	movcs	r7, r3
    USB_WritePacket(USBx, ep->xfer_buff, epnum, len, hpcd->Init.dma_enable); 
 8002cc2:	7c23      	ldrb	r3, [r4, #16]
 8002cc4:	9300      	str	r3, [sp, #0]
 8002cc6:	465a      	mov	r2, fp
 8002cc8:	b2bb      	uxth	r3, r7
 8002cca:	6c71      	ldr	r1, [r6, #68]	; 0x44
 8002ccc:	f001 fafb 	bl	80042c6 <USB_WritePacket>
    ep->xfer_buff  += len;
 8002cd0:	6c73      	ldr	r3, [r6, #68]	; 0x44
 8002cd2:	443b      	add	r3, r7
 8002cd4:	6473      	str	r3, [r6, #68]	; 0x44
    ep->xfer_count += len;
 8002cd6:	6d33      	ldr	r3, [r6, #80]	; 0x50
    len32b = (len + 3U) / 4U;
 8002cd8:	f107 0a03 	add.w	sl, r7, #3
    ep->xfer_count += len;
 8002cdc:	443b      	add	r3, r7
    len32b = (len + 3U) / 4U;
 8002cde:	ea4f 0a9a 	mov.w	sl, sl, lsr #2
    ep->xfer_count += len;
 8002ce2:	6533      	str	r3, [r6, #80]	; 0x50
 8002ce4:	e7d3      	b.n	8002c8e <HAL_PCD_IRQHandler+0x3aa>
  {
    fifoemptymsk = 0x1U << epnum;
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8002ce6:	9b04      	ldr	r3, [sp, #16]
    fifoemptymsk = 0x1U << epnum;
 8002ce8:	2201      	movs	r2, #1
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8002cea:	f503 6b00 	add.w	fp, r3, #2048	; 0x800
 8002cee:	f8d3 3834 	ldr.w	r3, [r3, #2100]	; 0x834
    fifoemptymsk = 0x1U << epnum;
 8002cf2:	40aa      	lsls	r2, r5
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8002cf4:	ea23 0302 	bic.w	r3, r3, r2
 8002cf8:	f8cb 3034 	str.w	r3, [fp, #52]	; 0x34
 8002cfc:	e7cd      	b.n	8002c9a <HAL_PCD_IRQHandler+0x3b6>
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002cfe:	9802      	ldr	r0, [sp, #8]
        USBx_INEP(i)->DIEPINT = 0xFFU;
 8002d00:	609a      	str	r2, [r3, #8]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002d02:	3001      	adds	r0, #1
        USBx_OUTEP(i)->DOEPINT = 0xFFU;
 8002d04:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002d08:	9002      	str	r0, [sp, #8]
 8002d0a:	3320      	adds	r3, #32
 8002d0c:	e661      	b.n	80029d2 <HAL_PCD_IRQHandler+0xee>
        USBx_DEVICE->DOEPMSK |= (USB_OTG_DOEPMSK_STUPM | USB_OTG_DOEPMSK_XFRCM | USB_OTG_DOEPMSK_EPDM);
 8002d0e:	6973      	ldr	r3, [r6, #20]
 8002d10:	f043 030b 	orr.w	r3, r3, #11
 8002d14:	6173      	str	r3, [r6, #20]
        USBx_DEVICE->DIEPMSK |= (USB_OTG_DIEPMSK_TOM | USB_OTG_DIEPMSK_XFRCM | USB_OTG_DIEPMSK_EPDM);
 8002d16:	6933      	ldr	r3, [r6, #16]
 8002d18:	f043 030b 	orr.w	r3, r3, #11
 8002d1c:	6133      	str	r3, [r6, #16]
 8002d1e:	e671      	b.n	8002a04 <HAL_PCD_IRQHandler+0x120>
        hpcd->Init.speed            = USB_OTG_SPEED_FULL;
 8002d20:	2303      	movs	r3, #3
 8002d22:	60e3      	str	r3, [r4, #12]
        hpcd->Init.ep0_mps          = USB_OTG_FS_MAX_PACKET_SIZE ;  
 8002d24:	2340      	movs	r3, #64	; 0x40
 8002d26:	6163      	str	r3, [r4, #20]
        hclk = HAL_RCC_GetHCLKFreq();
 8002d28:	f000 fbf8 	bl	800351c <HAL_RCC_GetHCLKFreq>
        if((hclk >= 14200000U)&&(hclk < 15000000U))
 8002d2c:	4b34      	ldr	r3, [pc, #208]	; (8002e00 <HAL_PCD_IRQHandler+0x51c>)
 8002d2e:	4a35      	ldr	r2, [pc, #212]	; (8002e04 <HAL_PCD_IRQHandler+0x520>)
 8002d30:	4403      	add	r3, r0
 8002d32:	4293      	cmp	r3, r2
 8002d34:	6823      	ldr	r3, [r4, #0]
 8002d36:	d804      	bhi.n	8002d42 <HAL_PCD_IRQHandler+0x45e>
          hpcd->Instance->GUSBCFG |= (uint32_t)((0xFU << 10U) & USB_OTG_GUSBCFG_TRDT);
 8002d38:	68da      	ldr	r2, [r3, #12]
 8002d3a:	f442 5270 	orr.w	r2, r2, #15360	; 0x3c00
          hpcd->Instance->GUSBCFG |= (uint32_t)((0x6U << 10U) & USB_OTG_GUSBCFG_TRDT);
 8002d3e:	60da      	str	r2, [r3, #12]
 8002d40:	e68c      	b.n	8002a5c <HAL_PCD_IRQHandler+0x178>
        else if((hclk >= 15000000U)&&(hclk < 16000000U))
 8002d42:	4a31      	ldr	r2, [pc, #196]	; (8002e08 <HAL_PCD_IRQHandler+0x524>)
 8002d44:	4931      	ldr	r1, [pc, #196]	; (8002e0c <HAL_PCD_IRQHandler+0x528>)
 8002d46:	4402      	add	r2, r0
 8002d48:	428a      	cmp	r2, r1
 8002d4a:	d803      	bhi.n	8002d54 <HAL_PCD_IRQHandler+0x470>
          hpcd->Instance->GUSBCFG |= (uint32_t)((0xEU << 10U) & USB_OTG_GUSBCFG_TRDT);
 8002d4c:	68da      	ldr	r2, [r3, #12]
 8002d4e:	f442 5260 	orr.w	r2, r2, #14336	; 0x3800
 8002d52:	e7f4      	b.n	8002d3e <HAL_PCD_IRQHandler+0x45a>
        else if((hclk >= 16000000U)&&(hclk < 17200000U))
 8002d54:	f5a0 0274 	sub.w	r2, r0, #15990784	; 0xf40000
 8002d58:	492d      	ldr	r1, [pc, #180]	; (8002e10 <HAL_PCD_IRQHandler+0x52c>)
 8002d5a:	f5a2 5210 	sub.w	r2, r2, #9216	; 0x2400
 8002d5e:	428a      	cmp	r2, r1
 8002d60:	d803      	bhi.n	8002d6a <HAL_PCD_IRQHandler+0x486>
          hpcd->Instance->GUSBCFG |= (uint32_t)((0xDU << 10U) & USB_OTG_GUSBCFG_TRDT);
 8002d62:	68da      	ldr	r2, [r3, #12]
 8002d64:	f442 5250 	orr.w	r2, r2, #13312	; 0x3400
 8002d68:	e7e9      	b.n	8002d3e <HAL_PCD_IRQHandler+0x45a>
        else if((hclk >= 17200000U)&&(hclk < 18500000U))
 8002d6a:	f1a0 7283 	sub.w	r2, r0, #17170432	; 0x1060000
 8002d6e:	4929      	ldr	r1, [pc, #164]	; (8002e14 <HAL_PCD_IRQHandler+0x530>)
 8002d70:	f5a2 42e7 	sub.w	r2, r2, #29568	; 0x7380
 8002d74:	428a      	cmp	r2, r1
 8002d76:	d803      	bhi.n	8002d80 <HAL_PCD_IRQHandler+0x49c>
          hpcd->Instance->GUSBCFG |= (uint32_t)((0xCU << 10U) & USB_OTG_GUSBCFG_TRDT);
 8002d78:	68da      	ldr	r2, [r3, #12]
 8002d7a:	f442 5240 	orr.w	r2, r2, #12288	; 0x3000
 8002d7e:	e7de      	b.n	8002d3e <HAL_PCD_IRQHandler+0x45a>
        else if((hclk >= 18500000U)&&(hclk < 20000000U))
 8002d80:	4a25      	ldr	r2, [pc, #148]	; (8002e18 <HAL_PCD_IRQHandler+0x534>)
 8002d82:	4926      	ldr	r1, [pc, #152]	; (8002e1c <HAL_PCD_IRQHandler+0x538>)
 8002d84:	4402      	add	r2, r0
 8002d86:	428a      	cmp	r2, r1
 8002d88:	d803      	bhi.n	8002d92 <HAL_PCD_IRQHandler+0x4ae>
          hpcd->Instance->GUSBCFG |= (uint32_t)((0xBU << 10U) & USB_OTG_GUSBCFG_TRDT);
 8002d8a:	68da      	ldr	r2, [r3, #12]
 8002d8c:	f442 5230 	orr.w	r2, r2, #11264	; 0x2c00
 8002d90:	e7d5      	b.n	8002d3e <HAL_PCD_IRQHandler+0x45a>
        else if((hclk >= 20000000U)&&(hclk < 21800000U))
 8002d92:	4a23      	ldr	r2, [pc, #140]	; (8002e20 <HAL_PCD_IRQHandler+0x53c>)
 8002d94:	4923      	ldr	r1, [pc, #140]	; (8002e24 <HAL_PCD_IRQHandler+0x540>)
 8002d96:	4402      	add	r2, r0
 8002d98:	428a      	cmp	r2, r1
 8002d9a:	d803      	bhi.n	8002da4 <HAL_PCD_IRQHandler+0x4c0>
          hpcd->Instance->GUSBCFG |= (uint32_t)((0xAU << 10U) & USB_OTG_GUSBCFG_TRDT);
 8002d9c:	68da      	ldr	r2, [r3, #12]
 8002d9e:	f442 5220 	orr.w	r2, r2, #10240	; 0x2800
 8002da2:	e7cc      	b.n	8002d3e <HAL_PCD_IRQHandler+0x45a>
        else if((hclk >= 21800000U)&&(hclk < 24000000U))
 8002da4:	4a20      	ldr	r2, [pc, #128]	; (8002e28 <HAL_PCD_IRQHandler+0x544>)
 8002da6:	4921      	ldr	r1, [pc, #132]	; (8002e2c <HAL_PCD_IRQHandler+0x548>)
 8002da8:	4402      	add	r2, r0
 8002daa:	428a      	cmp	r2, r1
 8002dac:	d803      	bhi.n	8002db6 <HAL_PCD_IRQHandler+0x4d2>
          hpcd->Instance->GUSBCFG |= (uint32_t)((0x9U << 10U) & USB_OTG_GUSBCFG_TRDT);
 8002dae:	68da      	ldr	r2, [r3, #12]
 8002db0:	f442 5210 	orr.w	r2, r2, #9216	; 0x2400
 8002db4:	e7c3      	b.n	8002d3e <HAL_PCD_IRQHandler+0x45a>
        else if((hclk >= 24000000U)&&(hclk < 27700000U))
 8002db6:	f1a0 72b7 	sub.w	r2, r0, #23986176	; 0x16e0000
 8002dba:	491d      	ldr	r1, [pc, #116]	; (8002e30 <HAL_PCD_IRQHandler+0x54c>)
 8002dbc:	f5a2 5258 	sub.w	r2, r2, #13824	; 0x3600
 8002dc0:	428a      	cmp	r2, r1
 8002dc2:	d803      	bhi.n	8002dcc <HAL_PCD_IRQHandler+0x4e8>
          hpcd->Instance->GUSBCFG |= (uint32_t)((0x8U << 10U) & USB_OTG_GUSBCFG_TRDT);
 8002dc4:	68da      	ldr	r2, [r3, #12]
 8002dc6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002dca:	e7b8      	b.n	8002d3e <HAL_PCD_IRQHandler+0x45a>
        else if((hclk >= 27700000U)&&(hclk < 32000000U))
 8002dcc:	4a19      	ldr	r2, [pc, #100]	; (8002e34 <HAL_PCD_IRQHandler+0x550>)
 8002dce:	491a      	ldr	r1, [pc, #104]	; (8002e38 <HAL_PCD_IRQHandler+0x554>)
 8002dd0:	4402      	add	r2, r0
 8002dd2:	428a      	cmp	r2, r1
          hpcd->Instance->GUSBCFG |= (uint32_t)((0x7U << 10U) & USB_OTG_GUSBCFG_TRDT);
 8002dd4:	68da      	ldr	r2, [r3, #12]
 8002dd6:	bf94      	ite	ls
 8002dd8:	f442 52e0 	orrls.w	r2, r2, #7168	; 0x1c00
          hpcd->Instance->GUSBCFG |= (uint32_t)((0x6U << 10U) & USB_OTG_GUSBCFG_TRDT);
 8002ddc:	f442 52c0 	orrhi.w	r2, r2, #6144	; 0x1800
 8002de0:	e7ad      	b.n	8002d3e <HAL_PCD_IRQHandler+0x45a>
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17U) ==  STS_SETUP_UPDT)
 8002de2:	2b06      	cmp	r3, #6
 8002de4:	f47f ae6e 	bne.w	8002ac4 <HAL_PCD_IRQHandler+0x1e0>
        USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8002de8:	2208      	movs	r2, #8
 8002dea:	f504 716f 	add.w	r1, r4, #956	; 0x3bc
 8002dee:	4648      	mov	r0, r9
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4U;
 8002df0:	271c      	movs	r7, #28
        USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8002df2:	f001 fa7c 	bl	80042ee <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4U;
 8002df6:	fb07 4708 	mla	r7, r7, r8, r4
 8002dfa:	f3c6 160a 	ubfx	r6, r6, #4, #11
 8002dfe:	e65c      	b.n	8002aba <HAL_PCD_IRQHandler+0x1d6>
 8002e00:	ff275340 	.word	0xff275340
 8002e04:	000c34ff 	.word	0x000c34ff
 8002e08:	ff1b1e40 	.word	0xff1b1e40
 8002e0c:	000f423f 	.word	0x000f423f
 8002e10:	00124f7f 	.word	0x00124f7f
 8002e14:	0013d61f 	.word	0x0013d61f
 8002e18:	fee5b660 	.word	0xfee5b660
 8002e1c:	0016e35f 	.word	0x0016e35f
 8002e20:	feced300 	.word	0xfeced300
 8002e24:	001b773f 	.word	0x001b773f
 8002e28:	feb35bc0 	.word	0xfeb35bc0
 8002e2c:	002191bf 	.word	0x002191bf
 8002e30:	0038751f 	.word	0x0038751f
 8002e34:	fe5954e0 	.word	0xfe5954e0
 8002e38:	00419cdf 	.word	0x00419cdf

08002e3c <HAL_PCD_SetAddress>:
  __HAL_LOCK(hpcd); 
 8002e3c:	f890 33b8 	ldrb.w	r3, [r0, #952]	; 0x3b8
 8002e40:	2b01      	cmp	r3, #1
{
 8002e42:	b510      	push	{r4, lr}
 8002e44:	4604      	mov	r4, r0
  __HAL_LOCK(hpcd); 
 8002e46:	d009      	beq.n	8002e5c <HAL_PCD_SetAddress+0x20>
 8002e48:	2301      	movs	r3, #1
 8002e4a:	f880 33b8 	strb.w	r3, [r0, #952]	; 0x3b8
  USB_SetDevAddress(hpcd->Instance, address);
 8002e4e:	6800      	ldr	r0, [r0, #0]
 8002e50:	f001 fa93 	bl	800437a <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);   
 8002e54:	2000      	movs	r0, #0
 8002e56:	f884 03b8 	strb.w	r0, [r4, #952]	; 0x3b8
  return HAL_OK;
 8002e5a:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hpcd); 
 8002e5c:	2002      	movs	r0, #2
}
 8002e5e:	bd10      	pop	{r4, pc}

08002e60 <HAL_PCD_EP_Open>:
{
 8002e60:	b570      	push	{r4, r5, r6, lr}
  if ((ep_addr & 0x80) == 0x80)
 8002e62:	b24e      	sxtb	r6, r1
 8002e64:	2e00      	cmp	r6, #0
{
 8002e66:	4604      	mov	r4, r0
 8002e68:	f04f 051c 	mov.w	r5, #28
 8002e6c:	f001 007f 	and.w	r0, r1, #127	; 0x7f
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8002e70:	bfb5      	itete	lt
 8002e72:	fb05 4100 	mlalt	r1, r5, r0, r4
    ep = &hpcd->OUT_ep[ep_addr & 0x7F];
 8002e76:	fb05 4101 	mlage	r1, r5, r1, r4
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8002e7a:	3138      	addlt	r1, #56	; 0x38
    ep = &hpcd->OUT_ep[ep_addr & 0x7F];
 8002e7c:	f501 71fc 	addge.w	r1, r1, #504	; 0x1f8
  ep->num   = ep_addr & 0x7F;
 8002e80:	b2c0      	uxtb	r0, r0
  if (ep->is_in)
 8002e82:	2e00      	cmp	r6, #0
    ep->tx_fifo_num = ep->num;
 8002e84:	bfb8      	it	lt
 8002e86:	80c8      	strhlt	r0, [r1, #6]
  if (ep_type == EP_TYPE_BULK )
 8002e88:	2b02      	cmp	r3, #2
  ep->type = ep_type;
 8002e8a:	70cb      	strb	r3, [r1, #3]
  ep->is_in = (0x80 & ep_addr) != 0;
 8002e8c:	ea4f 75d6 	mov.w	r5, r6, lsr #31
    ep->data_pid_start = 0U;
 8002e90:	bf04      	itt	eq
 8002e92:	2300      	moveq	r3, #0
 8002e94:	710b      	strbeq	r3, [r1, #4]
  ep->num   = ep_addr & 0x7F;
 8002e96:	7008      	strb	r0, [r1, #0]
  ep->is_in = (0x80 & ep_addr) != 0;
 8002e98:	704d      	strb	r5, [r1, #1]
  __HAL_LOCK(hpcd); 
 8002e9a:	f894 33b8 	ldrb.w	r3, [r4, #952]	; 0x3b8
  ep->maxpacket = ep_mps;
 8002e9e:	608a      	str	r2, [r1, #8]
  __HAL_LOCK(hpcd); 
 8002ea0:	2b01      	cmp	r3, #1
 8002ea2:	d009      	beq.n	8002eb8 <HAL_PCD_EP_Open+0x58>
 8002ea4:	2301      	movs	r3, #1
 8002ea6:	f884 33b8 	strb.w	r3, [r4, #952]	; 0x3b8
  USB_ActivateEndpoint(hpcd->Instance , ep);
 8002eaa:	6820      	ldr	r0, [r4, #0]
 8002eac:	f001 f83e 	bl	8003f2c <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);   
 8002eb0:	2000      	movs	r0, #0
 8002eb2:	f884 03b8 	strb.w	r0, [r4, #952]	; 0x3b8
  return ret;
 8002eb6:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_LOCK(hpcd); 
 8002eb8:	2002      	movs	r0, #2
}
 8002eba:	bd70      	pop	{r4, r5, r6, pc}

08002ebc <HAL_PCD_EP_Close>:
  if ((ep_addr & 0x80) == 0x80)
 8002ebc:	b24b      	sxtb	r3, r1
 8002ebe:	2b00      	cmp	r3, #0
{  
 8002ec0:	b510      	push	{r4, lr}
 8002ec2:	f04f 021c 	mov.w	r2, #28
 8002ec6:	4604      	mov	r4, r0
 8002ec8:	f001 007f 	and.w	r0, r1, #127	; 0x7f
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8002ecc:	bfb5      	itete	lt
 8002ece:	fb02 4100 	mlalt	r1, r2, r0, r4
    ep = &hpcd->OUT_ep[ep_addr & 0x7F];
 8002ed2:	fb02 4101 	mlage	r1, r2, r1, r4
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8002ed6:	3138      	addlt	r1, #56	; 0x38
    ep = &hpcd->OUT_ep[ep_addr & 0x7F];
 8002ed8:	f501 71fc 	addge.w	r1, r1, #504	; 0x1f8
  ep->is_in = (0x80 & ep_addr) != 0;
 8002edc:	0fdb      	lsrs	r3, r3, #31
  ep->num   = ep_addr & 0x7F;
 8002ede:	7008      	strb	r0, [r1, #0]
  ep->is_in = (0x80 & ep_addr) != 0;
 8002ee0:	704b      	strb	r3, [r1, #1]
  __HAL_LOCK(hpcd); 
 8002ee2:	f894 33b8 	ldrb.w	r3, [r4, #952]	; 0x3b8
 8002ee6:	2b01      	cmp	r3, #1
 8002ee8:	d009      	beq.n	8002efe <HAL_PCD_EP_Close+0x42>
 8002eea:	2301      	movs	r3, #1
 8002eec:	f884 33b8 	strb.w	r3, [r4, #952]	; 0x3b8
  USB_DeactivateEndpoint(hpcd->Instance , ep);
 8002ef0:	6820      	ldr	r0, [r4, #0]
 8002ef2:	f001 f85a 	bl	8003faa <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);   
 8002ef6:	2000      	movs	r0, #0
 8002ef8:	f884 03b8 	strb.w	r0, [r4, #952]	; 0x3b8
  return HAL_OK;
 8002efc:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hpcd); 
 8002efe:	2002      	movs	r0, #2
}
 8002f00:	bd10      	pop	{r4, pc}

08002f02 <HAL_PCD_EP_Receive>:
{
 8002f02:	b538      	push	{r3, r4, r5, lr}
 8002f04:	f001 057f 	and.w	r5, r1, #127	; 0x7f
  ep = &hpcd->OUT_ep[ep_addr & 0x7F];
 8002f08:	241c      	movs	r4, #28
 8002f0a:	fb04 0105 	mla	r1, r4, r5, r0
  ep->xfer_buff = pBuf;  
 8002f0e:	fb04 0405 	mla	r4, r4, r5, r0
  ep = &hpcd->OUT_ep[ep_addr & 0x7F];
 8002f12:	f501 71fc 	add.w	r1, r1, #504	; 0x1f8
  ep->xfer_len = len;
 8002f16:	f8c4 320c 	str.w	r3, [r4, #524]	; 0x20c
  ep->xfer_count = 0U;
 8002f1a:	2300      	movs	r3, #0
  ep->xfer_buff = pBuf;  
 8002f1c:	f8c4 2204 	str.w	r2, [r4, #516]	; 0x204
  ep->xfer_count = 0U;
 8002f20:	f8c4 3210 	str.w	r3, [r4, #528]	; 0x210
  ep->is_in = 0U;
 8002f24:	f884 31f9 	strb.w	r3, [r4, #505]	; 0x1f9
  ep->num = ep_addr & 0x7F;
 8002f28:	f884 51f8 	strb.w	r5, [r4, #504]	; 0x1f8
  if (hpcd->Init.dma_enable == 1U)
 8002f2c:	6903      	ldr	r3, [r0, #16]
    USB_EP0StartXfer(hpcd->Instance , ep, hpcd->Init.dma_enable);
 8002f2e:	6800      	ldr	r0, [r0, #0]
  if (hpcd->Init.dma_enable == 1U)
 8002f30:	2b01      	cmp	r3, #1
    ep->dma_addr = (uint32_t)pBuf;  
 8002f32:	bf08      	it	eq
 8002f34:	f8c4 2208 	streq.w	r2, [r4, #520]	; 0x208
 8002f38:	b2da      	uxtb	r2, r3
  if ((ep_addr & 0x7F) == 0)
 8002f3a:	b91d      	cbnz	r5, 8002f44 <HAL_PCD_EP_Receive+0x42>
    USB_EP0StartXfer(hpcd->Instance , ep, hpcd->Init.dma_enable);
 8002f3c:	f001 f956 	bl	80041ec <USB_EP0StartXfer>
}
 8002f40:	2000      	movs	r0, #0
 8002f42:	bd38      	pop	{r3, r4, r5, pc}
    USB_EPStartXfer(hpcd->Instance , ep, hpcd->Init.dma_enable);
 8002f44:	f001 f88c 	bl	8004060 <USB_EPStartXfer>
 8002f48:	e7fa      	b.n	8002f40 <HAL_PCD_EP_Receive+0x3e>

08002f4a <HAL_PCD_EP_GetRxCount>:
  return hpcd->OUT_ep[ep_addr & 0xF].xfer_count;
 8002f4a:	231c      	movs	r3, #28
 8002f4c:	f001 010f 	and.w	r1, r1, #15
 8002f50:	fb03 0101 	mla	r1, r3, r1, r0
}
 8002f54:	f8b1 0210 	ldrh.w	r0, [r1, #528]	; 0x210
 8002f58:	4770      	bx	lr

08002f5a <HAL_PCD_EP_Transmit>:
{
 8002f5a:	b538      	push	{r3, r4, r5, lr}
 8002f5c:	f001 057f 	and.w	r5, r1, #127	; 0x7f
  ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8002f60:	241c      	movs	r4, #28
 8002f62:	fb04 0105 	mla	r1, r4, r5, r0
  ep->xfer_buff = pBuf;  
 8002f66:	fb04 0405 	mla	r4, r4, r5, r0
  ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8002f6a:	3138      	adds	r1, #56	; 0x38
  ep->xfer_len = len;
 8002f6c:	64e3      	str	r3, [r4, #76]	; 0x4c
  ep->xfer_count = 0U;
 8002f6e:	2300      	movs	r3, #0
 8002f70:	6523      	str	r3, [r4, #80]	; 0x50
  ep->is_in = 1U;
 8002f72:	2301      	movs	r3, #1
  ep->xfer_buff = pBuf;  
 8002f74:	6462      	str	r2, [r4, #68]	; 0x44
  ep->is_in = 1U;
 8002f76:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  ep->num = ep_addr & 0x7F;
 8002f7a:	f884 5038 	strb.w	r5, [r4, #56]	; 0x38
  if (hpcd->Init.dma_enable == 1U)
 8002f7e:	6903      	ldr	r3, [r0, #16]
    USB_EP0StartXfer(hpcd->Instance , ep, hpcd->Init.dma_enable);
 8002f80:	6800      	ldr	r0, [r0, #0]
  if (hpcd->Init.dma_enable == 1U)
 8002f82:	2b01      	cmp	r3, #1
    ep->dma_addr = (uint32_t)pBuf;  
 8002f84:	bf08      	it	eq
 8002f86:	64a2      	streq	r2, [r4, #72]	; 0x48
 8002f88:	b2da      	uxtb	r2, r3
  if ((ep_addr & 0x7F) == 0)
 8002f8a:	b91d      	cbnz	r5, 8002f94 <HAL_PCD_EP_Transmit+0x3a>
    USB_EP0StartXfer(hpcd->Instance , ep, hpcd->Init.dma_enable);
 8002f8c:	f001 f92e 	bl	80041ec <USB_EP0StartXfer>
}
 8002f90:	2000      	movs	r0, #0
 8002f92:	bd38      	pop	{r3, r4, r5, pc}
    USB_EPStartXfer(hpcd->Instance , ep, hpcd->Init.dma_enable);
 8002f94:	f001 f864 	bl	8004060 <USB_EPStartXfer>
 8002f98:	e7fa      	b.n	8002f90 <HAL_PCD_EP_Transmit+0x36>

08002f9a <HAL_PCD_EP_SetStall>:
{
 8002f9a:	b538      	push	{r3, r4, r5, lr}
  if ((0x80 & ep_addr) == 0x80)
 8002f9c:	b24b      	sxtb	r3, r1
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	f001 057f 	and.w	r5, r1, #127	; 0x7f
 8002fa4:	f04f 021c 	mov.w	r2, #28
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8002fa8:	bfb5      	itete	lt
 8002faa:	fb02 0105 	mlalt	r1, r2, r5, r0
    ep = &hpcd->OUT_ep[ep_addr];
 8002fae:	fb02 0101 	mlage	r1, r2, r1, r0
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8002fb2:	3138      	addlt	r1, #56	; 0x38
    ep = &hpcd->OUT_ep[ep_addr];
 8002fb4:	f501 71fc 	addge.w	r1, r1, #504	; 0x1f8
  ep->is_stall = 1U;
 8002fb8:	2201      	movs	r2, #1
  ep->is_in = ((ep_addr & 0x80) == 0x80);
 8002fba:	0fdb      	lsrs	r3, r3, #31
  ep->num   = ep_addr & 0x7F;
 8002fbc:	b2ed      	uxtb	r5, r5
  ep->is_stall = 1U;
 8002fbe:	708a      	strb	r2, [r1, #2]
  ep->num   = ep_addr & 0x7F;
 8002fc0:	700d      	strb	r5, [r1, #0]
  ep->is_in = ((ep_addr & 0x80) == 0x80);
 8002fc2:	704b      	strb	r3, [r1, #1]
  __HAL_LOCK(hpcd); 
 8002fc4:	f890 33b8 	ldrb.w	r3, [r0, #952]	; 0x3b8
 8002fc8:	4293      	cmp	r3, r2
{
 8002fca:	4604      	mov	r4, r0
  __HAL_LOCK(hpcd); 
 8002fcc:	d00f      	beq.n	8002fee <HAL_PCD_EP_SetStall+0x54>
 8002fce:	f880 23b8 	strb.w	r2, [r0, #952]	; 0x3b8
  USB_EPSetStall(hpcd->Instance , ep);
 8002fd2:	6800      	ldr	r0, [r0, #0]
 8002fd4:	f001 f999 	bl	800430a <USB_EPSetStall>
  if((ep_addr & 0x7F) == 0)
 8002fd8:	b92d      	cbnz	r5, 8002fe6 <HAL_PCD_EP_SetStall+0x4c>
    USB_EP0_OutStart(hpcd->Instance, hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8002fda:	f504 726f 	add.w	r2, r4, #956	; 0x3bc
 8002fde:	7c21      	ldrb	r1, [r4, #16]
 8002fe0:	6820      	ldr	r0, [r4, #0]
 8002fe2:	f001 fa3f 	bl	8004464 <USB_EP0_OutStart>
  __HAL_UNLOCK(hpcd); 
 8002fe6:	2000      	movs	r0, #0
 8002fe8:	f884 03b8 	strb.w	r0, [r4, #952]	; 0x3b8
  return HAL_OK;
 8002fec:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(hpcd); 
 8002fee:	2002      	movs	r0, #2
}
 8002ff0:	bd38      	pop	{r3, r4, r5, pc}

08002ff2 <HAL_PCD_EP_ClrStall>:
{
 8002ff2:	b538      	push	{r3, r4, r5, lr}
  if ((0x80 & ep_addr) == 0x80)
 8002ff4:	b24b      	sxtb	r3, r1
 8002ff6:	2b00      	cmp	r3, #0
{
 8002ff8:	4605      	mov	r5, r0
 8002ffa:	f04f 021c 	mov.w	r2, #28
 8002ffe:	f001 007f 	and.w	r0, r1, #127	; 0x7f
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8003002:	bfb5      	itete	lt
 8003004:	fb02 5100 	mlalt	r1, r2, r0, r5
    ep = &hpcd->OUT_ep[ep_addr];
 8003008:	fb02 5101 	mlage	r1, r2, r1, r5
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 800300c:	3138      	addlt	r1, #56	; 0x38
    ep = &hpcd->OUT_ep[ep_addr];
 800300e:	f501 71fc 	addge.w	r1, r1, #504	; 0x1f8
  ep->is_in = ((ep_addr & 0x80) == 0x80);
 8003012:	0fdb      	lsrs	r3, r3, #31
  ep->is_stall = 0U;
 8003014:	2400      	movs	r4, #0
 8003016:	708c      	strb	r4, [r1, #2]
  ep->num   = ep_addr & 0x7F;
 8003018:	7008      	strb	r0, [r1, #0]
  ep->is_in = ((ep_addr & 0x80) == 0x80);
 800301a:	704b      	strb	r3, [r1, #1]
  __HAL_LOCK(hpcd); 
 800301c:	f895 33b8 	ldrb.w	r3, [r5, #952]	; 0x3b8
 8003020:	2b01      	cmp	r3, #1
 8003022:	d009      	beq.n	8003038 <HAL_PCD_EP_ClrStall+0x46>
 8003024:	2301      	movs	r3, #1
 8003026:	f885 33b8 	strb.w	r3, [r5, #952]	; 0x3b8
  USB_EPClearStall(hpcd->Instance , ep);
 800302a:	6828      	ldr	r0, [r5, #0]
 800302c:	f001 f98c 	bl	8004348 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd); 
 8003030:	f885 43b8 	strb.w	r4, [r5, #952]	; 0x3b8
  return HAL_OK;
 8003034:	4620      	mov	r0, r4
 8003036:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(hpcd); 
 8003038:	2002      	movs	r0, #2
}
 800303a:	bd38      	pop	{r3, r4, r5, pc}

0800303c <HAL_PCDEx_SetTxFiFo>:
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top 
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */
  
  Tx_Offset = hpcd->Instance->GRXFSIZ;
 800303c:	6800      	ldr	r0, [r0, #0]
{
 800303e:	b570      	push	{r4, r5, r6, lr}
  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8003040:	6a43      	ldr	r3, [r0, #36]	; 0x24
  
  if(fifo == 0)
 8003042:	b921      	cbnz	r1, 800304e <HAL_PCDEx_SetTxFiFo+0x12>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((uint32_t)size << 16U) | Tx_Offset);
 8003044:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8003048:	6283      	str	r3, [r0, #40]	; 0x28
    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1] = (uint32_t)(((uint32_t)size << 16U) | Tx_Offset);        
  }
  
  return HAL_OK;
}
 800304a:	2000      	movs	r0, #0
 800304c:	bd70      	pop	{r4, r5, r6, pc}
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16U;
 800304e:	6a84      	ldr	r4, [r0, #40]	; 0x28
    for (i = 0; i < (fifo - 1); i++)
 8003050:	2500      	movs	r5, #0
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16U;
 8003052:	eb03 4314 	add.w	r3, r3, r4, lsr #16
    for (i = 0; i < (fifo - 1); i++)
 8003056:	1e4e      	subs	r6, r1, #1
 8003058:	b2ec      	uxtb	r4, r5
 800305a:	42b4      	cmp	r4, r6
 800305c:	f105 0501 	add.w	r5, r5, #1
 8003060:	db06      	blt.n	8003070 <HAL_PCDEx_SetTxFiFo+0x34>
    hpcd->Instance->DIEPTXF[fifo - 1] = (uint32_t)(((uint32_t)size << 16U) | Tx_Offset);        
 8003062:	313f      	adds	r1, #63	; 0x3f
 8003064:	eb00 0081 	add.w	r0, r0, r1, lsl #2
 8003068:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800306c:	6043      	str	r3, [r0, #4]
 800306e:	e7ec      	b.n	800304a <HAL_PCDEx_SetTxFiFo+0xe>
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16U);
 8003070:	3440      	adds	r4, #64	; 0x40
 8003072:	eb00 0484 	add.w	r4, r0, r4, lsl #2
 8003076:	6864      	ldr	r4, [r4, #4]
 8003078:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800307c:	e7ec      	b.n	8003058 <HAL_PCDEx_SetTxFiFo+0x1c>

0800307e <HAL_PCDEx_SetRxFiFo>:
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
  hpcd->Instance->GRXFSIZ = size;
 800307e:	6803      	ldr	r3, [r0, #0]
  
  return HAL_OK;
}
 8003080:	2000      	movs	r0, #0
  hpcd->Instance->GRXFSIZ = size;
 8003082:	6259      	str	r1, [r3, #36]	; 0x24
}
 8003084:	4770      	bx	lr
	...

08003088 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003088:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800308c:	4604      	mov	r4, r0
 800308e:	b918      	cbnz	r0, 8003098 <HAL_RCC_OscConfig+0x10>
  {
    return HAL_ERROR;
 8003090:	2001      	movs	r0, #1
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
}
 8003092:	b002      	add	sp, #8
 8003094:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003098:	6803      	ldr	r3, [r0, #0]
 800309a:	07dd      	lsls	r5, r3, #31
 800309c:	d410      	bmi.n	80030c0 <HAL_RCC_OscConfig+0x38>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800309e:	6823      	ldr	r3, [r4, #0]
 80030a0:	0798      	lsls	r0, r3, #30
 80030a2:	d458      	bmi.n	8003156 <HAL_RCC_OscConfig+0xce>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80030a4:	6823      	ldr	r3, [r4, #0]
 80030a6:	071a      	lsls	r2, r3, #28
 80030a8:	f100 809a 	bmi.w	80031e0 <HAL_RCC_OscConfig+0x158>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80030ac:	6823      	ldr	r3, [r4, #0]
 80030ae:	075b      	lsls	r3, r3, #29
 80030b0:	f100 80b8 	bmi.w	8003224 <HAL_RCC_OscConfig+0x19c>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80030b4:	69a2      	ldr	r2, [r4, #24]
 80030b6:	2a00      	cmp	r2, #0
 80030b8:	f040 8119 	bne.w	80032ee <HAL_RCC_OscConfig+0x266>
  return HAL_OK;
 80030bc:	2000      	movs	r0, #0
 80030be:	e7e8      	b.n	8003092 <HAL_RCC_OscConfig+0xa>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80030c0:	4ba6      	ldr	r3, [pc, #664]	; (800335c <HAL_RCC_OscConfig+0x2d4>)
 80030c2:	689a      	ldr	r2, [r3, #8]
 80030c4:	f002 020c 	and.w	r2, r2, #12
 80030c8:	2a04      	cmp	r2, #4
 80030ca:	d007      	beq.n	80030dc <HAL_RCC_OscConfig+0x54>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80030cc:	689a      	ldr	r2, [r3, #8]
 80030ce:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80030d2:	2a08      	cmp	r2, #8
 80030d4:	d10a      	bne.n	80030ec <HAL_RCC_OscConfig+0x64>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80030d6:	685b      	ldr	r3, [r3, #4]
 80030d8:	0259      	lsls	r1, r3, #9
 80030da:	d507      	bpl.n	80030ec <HAL_RCC_OscConfig+0x64>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80030dc:	4b9f      	ldr	r3, [pc, #636]	; (800335c <HAL_RCC_OscConfig+0x2d4>)
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	039a      	lsls	r2, r3, #14
 80030e2:	d5dc      	bpl.n	800309e <HAL_RCC_OscConfig+0x16>
 80030e4:	6863      	ldr	r3, [r4, #4]
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d1d9      	bne.n	800309e <HAL_RCC_OscConfig+0x16>
 80030ea:	e7d1      	b.n	8003090 <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80030ec:	6863      	ldr	r3, [r4, #4]
 80030ee:	4d9b      	ldr	r5, [pc, #620]	; (800335c <HAL_RCC_OscConfig+0x2d4>)
 80030f0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80030f4:	d111      	bne.n	800311a <HAL_RCC_OscConfig+0x92>
 80030f6:	682b      	ldr	r3, [r5, #0]
 80030f8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80030fc:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80030fe:	f7fe f945 	bl	800138c <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003102:	4d96      	ldr	r5, [pc, #600]	; (800335c <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 8003104:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003106:	682b      	ldr	r3, [r5, #0]
 8003108:	039b      	lsls	r3, r3, #14
 800310a:	d4c8      	bmi.n	800309e <HAL_RCC_OscConfig+0x16>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800310c:	f7fe f93e 	bl	800138c <HAL_GetTick>
 8003110:	1b80      	subs	r0, r0, r6
 8003112:	2864      	cmp	r0, #100	; 0x64
 8003114:	d9f7      	bls.n	8003106 <HAL_RCC_OscConfig+0x7e>
            return HAL_TIMEOUT;
 8003116:	2003      	movs	r0, #3
 8003118:	e7bb      	b.n	8003092 <HAL_RCC_OscConfig+0xa>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800311a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800311e:	d104      	bne.n	800312a <HAL_RCC_OscConfig+0xa2>
 8003120:	682b      	ldr	r3, [r5, #0]
 8003122:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003126:	602b      	str	r3, [r5, #0]
 8003128:	e7e5      	b.n	80030f6 <HAL_RCC_OscConfig+0x6e>
 800312a:	682a      	ldr	r2, [r5, #0]
 800312c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8003130:	602a      	str	r2, [r5, #0]
 8003132:	682a      	ldr	r2, [r5, #0]
 8003134:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003138:	602a      	str	r2, [r5, #0]
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800313a:	2b00      	cmp	r3, #0
 800313c:	d1df      	bne.n	80030fe <HAL_RCC_OscConfig+0x76>
        tickstart = HAL_GetTick();
 800313e:	f7fe f925 	bl	800138c <HAL_GetTick>
 8003142:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003144:	682b      	ldr	r3, [r5, #0]
 8003146:	039f      	lsls	r7, r3, #14
 8003148:	d5a9      	bpl.n	800309e <HAL_RCC_OscConfig+0x16>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800314a:	f7fe f91f 	bl	800138c <HAL_GetTick>
 800314e:	1b80      	subs	r0, r0, r6
 8003150:	2864      	cmp	r0, #100	; 0x64
 8003152:	d9f7      	bls.n	8003144 <HAL_RCC_OscConfig+0xbc>
 8003154:	e7df      	b.n	8003116 <HAL_RCC_OscConfig+0x8e>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003156:	4b81      	ldr	r3, [pc, #516]	; (800335c <HAL_RCC_OscConfig+0x2d4>)
 8003158:	689a      	ldr	r2, [r3, #8]
 800315a:	f012 0f0c 	tst.w	r2, #12
 800315e:	d007      	beq.n	8003170 <HAL_RCC_OscConfig+0xe8>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003160:	689a      	ldr	r2, [r3, #8]
 8003162:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003166:	2a08      	cmp	r2, #8
 8003168:	d111      	bne.n	800318e <HAL_RCC_OscConfig+0x106>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800316a:	685b      	ldr	r3, [r3, #4]
 800316c:	025e      	lsls	r6, r3, #9
 800316e:	d40e      	bmi.n	800318e <HAL_RCC_OscConfig+0x106>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003170:	4b7a      	ldr	r3, [pc, #488]	; (800335c <HAL_RCC_OscConfig+0x2d4>)
 8003172:	681a      	ldr	r2, [r3, #0]
 8003174:	0795      	lsls	r5, r2, #30
 8003176:	d502      	bpl.n	800317e <HAL_RCC_OscConfig+0xf6>
 8003178:	68e2      	ldr	r2, [r4, #12]
 800317a:	2a01      	cmp	r2, #1
 800317c:	d188      	bne.n	8003090 <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800317e:	681a      	ldr	r2, [r3, #0]
 8003180:	6921      	ldr	r1, [r4, #16]
 8003182:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 8003186:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 800318a:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800318c:	e78a      	b.n	80030a4 <HAL_RCC_OscConfig+0x1c>
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800318e:	68e2      	ldr	r2, [r4, #12]
 8003190:	4b73      	ldr	r3, [pc, #460]	; (8003360 <HAL_RCC_OscConfig+0x2d8>)
 8003192:	b1b2      	cbz	r2, 80031c2 <HAL_RCC_OscConfig+0x13a>
        __HAL_RCC_HSI_ENABLE();
 8003194:	2201      	movs	r2, #1
 8003196:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8003198:	f7fe f8f8 	bl	800138c <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800319c:	4d6f      	ldr	r5, [pc, #444]	; (800335c <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 800319e:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80031a0:	682b      	ldr	r3, [r5, #0]
 80031a2:	0798      	lsls	r0, r3, #30
 80031a4:	d507      	bpl.n	80031b6 <HAL_RCC_OscConfig+0x12e>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80031a6:	682b      	ldr	r3, [r5, #0]
 80031a8:	6922      	ldr	r2, [r4, #16]
 80031aa:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 80031ae:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 80031b2:	602b      	str	r3, [r5, #0]
 80031b4:	e776      	b.n	80030a4 <HAL_RCC_OscConfig+0x1c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80031b6:	f7fe f8e9 	bl	800138c <HAL_GetTick>
 80031ba:	1b80      	subs	r0, r0, r6
 80031bc:	2802      	cmp	r0, #2
 80031be:	d9ef      	bls.n	80031a0 <HAL_RCC_OscConfig+0x118>
 80031c0:	e7a9      	b.n	8003116 <HAL_RCC_OscConfig+0x8e>
        __HAL_RCC_HSI_DISABLE();
 80031c2:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80031c4:	f7fe f8e2 	bl	800138c <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80031c8:	4d64      	ldr	r5, [pc, #400]	; (800335c <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 80031ca:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80031cc:	682b      	ldr	r3, [r5, #0]
 80031ce:	0799      	lsls	r1, r3, #30
 80031d0:	f57f af68 	bpl.w	80030a4 <HAL_RCC_OscConfig+0x1c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80031d4:	f7fe f8da 	bl	800138c <HAL_GetTick>
 80031d8:	1b80      	subs	r0, r0, r6
 80031da:	2802      	cmp	r0, #2
 80031dc:	d9f6      	bls.n	80031cc <HAL_RCC_OscConfig+0x144>
 80031de:	e79a      	b.n	8003116 <HAL_RCC_OscConfig+0x8e>
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80031e0:	6962      	ldr	r2, [r4, #20]
 80031e2:	4b60      	ldr	r3, [pc, #384]	; (8003364 <HAL_RCC_OscConfig+0x2dc>)
 80031e4:	b17a      	cbz	r2, 8003206 <HAL_RCC_OscConfig+0x17e>
      __HAL_RCC_LSI_ENABLE();
 80031e6:	2201      	movs	r2, #1
 80031e8:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 80031ea:	f7fe f8cf 	bl	800138c <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80031ee:	4d5b      	ldr	r5, [pc, #364]	; (800335c <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 80031f0:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80031f2:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 80031f4:	079f      	lsls	r7, r3, #30
 80031f6:	f53f af59 	bmi.w	80030ac <HAL_RCC_OscConfig+0x24>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80031fa:	f7fe f8c7 	bl	800138c <HAL_GetTick>
 80031fe:	1b80      	subs	r0, r0, r6
 8003200:	2802      	cmp	r0, #2
 8003202:	d9f6      	bls.n	80031f2 <HAL_RCC_OscConfig+0x16a>
 8003204:	e787      	b.n	8003116 <HAL_RCC_OscConfig+0x8e>
      __HAL_RCC_LSI_DISABLE();
 8003206:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8003208:	f7fe f8c0 	bl	800138c <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800320c:	4d53      	ldr	r5, [pc, #332]	; (800335c <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 800320e:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003210:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8003212:	0798      	lsls	r0, r3, #30
 8003214:	f57f af4a 	bpl.w	80030ac <HAL_RCC_OscConfig+0x24>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003218:	f7fe f8b8 	bl	800138c <HAL_GetTick>
 800321c:	1b80      	subs	r0, r0, r6
 800321e:	2802      	cmp	r0, #2
 8003220:	d9f6      	bls.n	8003210 <HAL_RCC_OscConfig+0x188>
 8003222:	e778      	b.n	8003116 <HAL_RCC_OscConfig+0x8e>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003224:	4b4d      	ldr	r3, [pc, #308]	; (800335c <HAL_RCC_OscConfig+0x2d4>)
 8003226:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003228:	f012 5280 	ands.w	r2, r2, #268435456	; 0x10000000
 800322c:	d128      	bne.n	8003280 <HAL_RCC_OscConfig+0x1f8>
      __HAL_RCC_PWR_CLK_ENABLE();
 800322e:	9201      	str	r2, [sp, #4]
 8003230:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003232:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8003236:	641a      	str	r2, [r3, #64]	; 0x40
 8003238:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800323a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800323e:	9301      	str	r3, [sp, #4]
 8003240:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8003242:	2601      	movs	r6, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003244:	4d48      	ldr	r5, [pc, #288]	; (8003368 <HAL_RCC_OscConfig+0x2e0>)
 8003246:	682b      	ldr	r3, [r5, #0]
 8003248:	05d9      	lsls	r1, r3, #23
 800324a:	d51b      	bpl.n	8003284 <HAL_RCC_OscConfig+0x1fc>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800324c:	68a3      	ldr	r3, [r4, #8]
 800324e:	4d43      	ldr	r5, [pc, #268]	; (800335c <HAL_RCC_OscConfig+0x2d4>)
 8003250:	2b01      	cmp	r3, #1
 8003252:	d127      	bne.n	80032a4 <HAL_RCC_OscConfig+0x21c>
 8003254:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8003256:	f043 0301 	orr.w	r3, r3, #1
 800325a:	672b      	str	r3, [r5, #112]	; 0x70
      tickstart = HAL_GetTick();
 800325c:	f7fe f896 	bl	800138c <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003260:	4d3e      	ldr	r5, [pc, #248]	; (800335c <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 8003262:	4607      	mov	r7, r0
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003264:	f241 3888 	movw	r8, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003268:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 800326a:	079b      	lsls	r3, r3, #30
 800326c:	d539      	bpl.n	80032e2 <HAL_RCC_OscConfig+0x25a>
    if(pwrclkchanged == SET)
 800326e:	2e00      	cmp	r6, #0
 8003270:	f43f af20 	beq.w	80030b4 <HAL_RCC_OscConfig+0x2c>
      __HAL_RCC_PWR_CLK_DISABLE();
 8003274:	4a39      	ldr	r2, [pc, #228]	; (800335c <HAL_RCC_OscConfig+0x2d4>)
 8003276:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8003278:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800327c:	6413      	str	r3, [r2, #64]	; 0x40
 800327e:	e719      	b.n	80030b4 <HAL_RCC_OscConfig+0x2c>
    FlagStatus       pwrclkchanged = RESET;
 8003280:	2600      	movs	r6, #0
 8003282:	e7df      	b.n	8003244 <HAL_RCC_OscConfig+0x1bc>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003284:	682b      	ldr	r3, [r5, #0]
 8003286:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800328a:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 800328c:	f7fe f87e 	bl	800138c <HAL_GetTick>
 8003290:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003292:	682b      	ldr	r3, [r5, #0]
 8003294:	05da      	lsls	r2, r3, #23
 8003296:	d4d9      	bmi.n	800324c <HAL_RCC_OscConfig+0x1c4>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003298:	f7fe f878 	bl	800138c <HAL_GetTick>
 800329c:	1bc0      	subs	r0, r0, r7
 800329e:	2802      	cmp	r0, #2
 80032a0:	d9f7      	bls.n	8003292 <HAL_RCC_OscConfig+0x20a>
 80032a2:	e738      	b.n	8003116 <HAL_RCC_OscConfig+0x8e>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80032a4:	2b05      	cmp	r3, #5
 80032a6:	d104      	bne.n	80032b2 <HAL_RCC_OscConfig+0x22a>
 80032a8:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 80032aa:	f043 0304 	orr.w	r3, r3, #4
 80032ae:	672b      	str	r3, [r5, #112]	; 0x70
 80032b0:	e7d0      	b.n	8003254 <HAL_RCC_OscConfig+0x1cc>
 80032b2:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 80032b4:	f022 0201 	bic.w	r2, r2, #1
 80032b8:	672a      	str	r2, [r5, #112]	; 0x70
 80032ba:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 80032bc:	f022 0204 	bic.w	r2, r2, #4
 80032c0:	672a      	str	r2, [r5, #112]	; 0x70
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d1ca      	bne.n	800325c <HAL_RCC_OscConfig+0x1d4>
      tickstart = HAL_GetTick();
 80032c6:	f7fe f861 	bl	800138c <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80032ca:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 80032ce:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80032d0:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 80032d2:	0798      	lsls	r0, r3, #30
 80032d4:	d5cb      	bpl.n	800326e <HAL_RCC_OscConfig+0x1e6>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80032d6:	f7fe f859 	bl	800138c <HAL_GetTick>
 80032da:	1bc0      	subs	r0, r0, r7
 80032dc:	4540      	cmp	r0, r8
 80032de:	d9f7      	bls.n	80032d0 <HAL_RCC_OscConfig+0x248>
 80032e0:	e719      	b.n	8003116 <HAL_RCC_OscConfig+0x8e>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80032e2:	f7fe f853 	bl	800138c <HAL_GetTick>
 80032e6:	1bc0      	subs	r0, r0, r7
 80032e8:	4540      	cmp	r0, r8
 80032ea:	d9bd      	bls.n	8003268 <HAL_RCC_OscConfig+0x1e0>
 80032ec:	e713      	b.n	8003116 <HAL_RCC_OscConfig+0x8e>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80032ee:	4d1b      	ldr	r5, [pc, #108]	; (800335c <HAL_RCC_OscConfig+0x2d4>)
 80032f0:	68ab      	ldr	r3, [r5, #8]
 80032f2:	f003 030c 	and.w	r3, r3, #12
 80032f6:	2b08      	cmp	r3, #8
 80032f8:	f43f aeca 	beq.w	8003090 <HAL_RCC_OscConfig+0x8>
 80032fc:	4e1b      	ldr	r6, [pc, #108]	; (800336c <HAL_RCC_OscConfig+0x2e4>)
 80032fe:	2300      	movs	r3, #0
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003300:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
 8003302:	6033      	str	r3, [r6, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003304:	d134      	bne.n	8003370 <HAL_RCC_OscConfig+0x2e8>
        tickstart = HAL_GetTick();
 8003306:	f7fe f841 	bl	800138c <HAL_GetTick>
 800330a:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800330c:	682b      	ldr	r3, [r5, #0]
 800330e:	0199      	lsls	r1, r3, #6
 8003310:	d41e      	bmi.n	8003350 <HAL_RCC_OscConfig+0x2c8>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003312:	6a22      	ldr	r2, [r4, #32]
 8003314:	69e3      	ldr	r3, [r4, #28]
 8003316:	4313      	orrs	r3, r2
 8003318:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800331a:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 800331e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8003320:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8003324:	6aa2      	ldr	r2, [r4, #40]	; 0x28
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003326:	4c0d      	ldr	r4, [pc, #52]	; (800335c <HAL_RCC_OscConfig+0x2d4>)
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003328:	0852      	lsrs	r2, r2, #1
 800332a:	3a01      	subs	r2, #1
 800332c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8003330:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8003332:	2301      	movs	r3, #1
 8003334:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8003336:	f7fe f829 	bl	800138c <HAL_GetTick>
 800333a:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800333c:	6823      	ldr	r3, [r4, #0]
 800333e:	019a      	lsls	r2, r3, #6
 8003340:	f53f aebc 	bmi.w	80030bc <HAL_RCC_OscConfig+0x34>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003344:	f7fe f822 	bl	800138c <HAL_GetTick>
 8003348:	1b40      	subs	r0, r0, r5
 800334a:	2802      	cmp	r0, #2
 800334c:	d9f6      	bls.n	800333c <HAL_RCC_OscConfig+0x2b4>
 800334e:	e6e2      	b.n	8003116 <HAL_RCC_OscConfig+0x8e>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003350:	f7fe f81c 	bl	800138c <HAL_GetTick>
 8003354:	1bc0      	subs	r0, r0, r7
 8003356:	2802      	cmp	r0, #2
 8003358:	d9d8      	bls.n	800330c <HAL_RCC_OscConfig+0x284>
 800335a:	e6dc      	b.n	8003116 <HAL_RCC_OscConfig+0x8e>
 800335c:	40023800 	.word	0x40023800
 8003360:	42470000 	.word	0x42470000
 8003364:	42470e80 	.word	0x42470e80
 8003368:	40007000 	.word	0x40007000
 800336c:	42470060 	.word	0x42470060
        tickstart = HAL_GetTick();
 8003370:	f7fe f80c 	bl	800138c <HAL_GetTick>
 8003374:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003376:	682b      	ldr	r3, [r5, #0]
 8003378:	019b      	lsls	r3, r3, #6
 800337a:	f57f ae9f 	bpl.w	80030bc <HAL_RCC_OscConfig+0x34>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800337e:	f7fe f805 	bl	800138c <HAL_GetTick>
 8003382:	1b00      	subs	r0, r0, r4
 8003384:	2802      	cmp	r0, #2
 8003386:	d9f6      	bls.n	8003376 <HAL_RCC_OscConfig+0x2ee>
 8003388:	e6c5      	b.n	8003116 <HAL_RCC_OscConfig+0x8e>
 800338a:	bf00      	nop

0800338c <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800338c:	4913      	ldr	r1, [pc, #76]	; (80033dc <HAL_RCC_GetSysClockFreq+0x50>)
{
 800338e:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003390:	688b      	ldr	r3, [r1, #8]
 8003392:	f003 030c 	and.w	r3, r3, #12
 8003396:	2b04      	cmp	r3, #4
 8003398:	d003      	beq.n	80033a2 <HAL_RCC_GetSysClockFreq+0x16>
 800339a:	2b08      	cmp	r3, #8
 800339c:	d003      	beq.n	80033a6 <HAL_RCC_GetSysClockFreq+0x1a>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800339e:	4810      	ldr	r0, [pc, #64]	; (80033e0 <HAL_RCC_GetSysClockFreq+0x54>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 80033a0:	bd08      	pop	{r3, pc}
      sysclockfreq = HSE_VALUE;
 80033a2:	4810      	ldr	r0, [pc, #64]	; (80033e4 <HAL_RCC_GetSysClockFreq+0x58>)
 80033a4:	bd08      	pop	{r3, pc}
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80033a6:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80033a8:	684b      	ldr	r3, [r1, #4]
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80033aa:	6849      	ldr	r1, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80033ac:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80033b0:	bf14      	ite	ne
 80033b2:	480c      	ldrne	r0, [pc, #48]	; (80033e4 <HAL_RCC_GetSysClockFreq+0x58>)
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80033b4:	480a      	ldreq	r0, [pc, #40]	; (80033e0 <HAL_RCC_GetSysClockFreq+0x54>)
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80033b6:	f3c1 1188 	ubfx	r1, r1, #6, #9
 80033ba:	bf18      	it	ne
 80033bc:	2300      	movne	r3, #0
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80033be:	f002 023f 	and.w	r2, r2, #63	; 0x3f
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80033c2:	fba1 0100 	umull	r0, r1, r1, r0
 80033c6:	f7fd fbf3 	bl	8000bb0 <__aeabi_uldivmod>
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80033ca:	4b04      	ldr	r3, [pc, #16]	; (80033dc <HAL_RCC_GetSysClockFreq+0x50>)
 80033cc:	685b      	ldr	r3, [r3, #4]
 80033ce:	f3c3 4301 	ubfx	r3, r3, #16, #2
 80033d2:	3301      	adds	r3, #1
 80033d4:	005b      	lsls	r3, r3, #1
      sysclockfreq = pllvco/pllp;
 80033d6:	fbb0 f0f3 	udiv	r0, r0, r3
 80033da:	bd08      	pop	{r3, pc}
 80033dc:	40023800 	.word	0x40023800
 80033e0:	00f42400 	.word	0x00f42400
 80033e4:	007a1200 	.word	0x007a1200

080033e8 <HAL_RCC_ClockConfig>:
{
 80033e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80033ec:	460d      	mov	r5, r1
  if(RCC_ClkInitStruct == NULL)
 80033ee:	4604      	mov	r4, r0
 80033f0:	b910      	cbnz	r0, 80033f8 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 80033f2:	2001      	movs	r0, #1
 80033f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80033f8:	4b44      	ldr	r3, [pc, #272]	; (800350c <HAL_RCC_ClockConfig+0x124>)
 80033fa:	681a      	ldr	r2, [r3, #0]
 80033fc:	f002 020f 	and.w	r2, r2, #15
 8003400:	428a      	cmp	r2, r1
 8003402:	d328      	bcc.n	8003456 <HAL_RCC_ClockConfig+0x6e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003404:	6821      	ldr	r1, [r4, #0]
 8003406:	078f      	lsls	r7, r1, #30
 8003408:	d42d      	bmi.n	8003466 <HAL_RCC_ClockConfig+0x7e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800340a:	07c8      	lsls	r0, r1, #31
 800340c:	d440      	bmi.n	8003490 <HAL_RCC_ClockConfig+0xa8>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800340e:	4b3f      	ldr	r3, [pc, #252]	; (800350c <HAL_RCC_ClockConfig+0x124>)
 8003410:	681a      	ldr	r2, [r3, #0]
 8003412:	f002 020f 	and.w	r2, r2, #15
 8003416:	4295      	cmp	r5, r2
 8003418:	d366      	bcc.n	80034e8 <HAL_RCC_ClockConfig+0x100>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800341a:	6822      	ldr	r2, [r4, #0]
 800341c:	0751      	lsls	r1, r2, #29
 800341e:	d46c      	bmi.n	80034fa <HAL_RCC_ClockConfig+0x112>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003420:	0713      	lsls	r3, r2, #28
 8003422:	d507      	bpl.n	8003434 <HAL_RCC_ClockConfig+0x4c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003424:	4a3a      	ldr	r2, [pc, #232]	; (8003510 <HAL_RCC_ClockConfig+0x128>)
 8003426:	6921      	ldr	r1, [r4, #16]
 8003428:	6893      	ldr	r3, [r2, #8]
 800342a:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 800342e:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8003432:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003434:	f7ff ffaa 	bl	800338c <HAL_RCC_GetSysClockFreq>
 8003438:	4b35      	ldr	r3, [pc, #212]	; (8003510 <HAL_RCC_ClockConfig+0x128>)
 800343a:	4a36      	ldr	r2, [pc, #216]	; (8003514 <HAL_RCC_ClockConfig+0x12c>)
 800343c:	689b      	ldr	r3, [r3, #8]
 800343e:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8003442:	5cd3      	ldrb	r3, [r2, r3]
 8003444:	40d8      	lsrs	r0, r3
 8003446:	4b34      	ldr	r3, [pc, #208]	; (8003518 <HAL_RCC_ClockConfig+0x130>)
 8003448:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 800344a:	2000      	movs	r0, #0
 800344c:	f003 fde6 	bl	800701c <HAL_InitTick>
  return HAL_OK;
 8003450:	2000      	movs	r0, #0
 8003452:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003456:	b2ca      	uxtb	r2, r1
 8003458:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	f003 030f 	and.w	r3, r3, #15
 8003460:	4299      	cmp	r1, r3
 8003462:	d1c6      	bne.n	80033f2 <HAL_RCC_ClockConfig+0xa>
 8003464:	e7ce      	b.n	8003404 <HAL_RCC_ClockConfig+0x1c>
 8003466:	4b2a      	ldr	r3, [pc, #168]	; (8003510 <HAL_RCC_ClockConfig+0x128>)
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003468:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800346c:	bf1e      	ittt	ne
 800346e:	689a      	ldrne	r2, [r3, #8]
 8003470:	f442 52e0 	orrne.w	r2, r2, #7168	; 0x1c00
 8003474:	609a      	strne	r2, [r3, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003476:	070e      	lsls	r6, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003478:	bf42      	ittt	mi
 800347a:	689a      	ldrmi	r2, [r3, #8]
 800347c:	f442 4260 	orrmi.w	r2, r2, #57344	; 0xe000
 8003480:	609a      	strmi	r2, [r3, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003482:	689a      	ldr	r2, [r3, #8]
 8003484:	68a0      	ldr	r0, [r4, #8]
 8003486:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 800348a:	4302      	orrs	r2, r0
 800348c:	609a      	str	r2, [r3, #8]
 800348e:	e7bc      	b.n	800340a <HAL_RCC_ClockConfig+0x22>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003490:	6862      	ldr	r2, [r4, #4]
 8003492:	4b1f      	ldr	r3, [pc, #124]	; (8003510 <HAL_RCC_ClockConfig+0x128>)
 8003494:	2a01      	cmp	r2, #1
 8003496:	d11d      	bne.n	80034d4 <HAL_RCC_ClockConfig+0xec>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800349e:	d0a8      	beq.n	80033f2 <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80034a0:	4e1b      	ldr	r6, [pc, #108]	; (8003510 <HAL_RCC_ClockConfig+0x128>)
 80034a2:	68b3      	ldr	r3, [r6, #8]
 80034a4:	f023 0303 	bic.w	r3, r3, #3
 80034a8:	4313      	orrs	r3, r2
 80034aa:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 80034ac:	f7fd ff6e 	bl	800138c <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80034b0:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 80034b4:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80034b6:	68b3      	ldr	r3, [r6, #8]
 80034b8:	6862      	ldr	r2, [r4, #4]
 80034ba:	f003 030c 	and.w	r3, r3, #12
 80034be:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 80034c2:	d0a4      	beq.n	800340e <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80034c4:	f7fd ff62 	bl	800138c <HAL_GetTick>
 80034c8:	1bc0      	subs	r0, r0, r7
 80034ca:	4540      	cmp	r0, r8
 80034cc:	d9f3      	bls.n	80034b6 <HAL_RCC_ClockConfig+0xce>
        return HAL_TIMEOUT;
 80034ce:	2003      	movs	r0, #3
}
 80034d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80034d4:	1e91      	subs	r1, r2, #2
 80034d6:	2901      	cmp	r1, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80034d8:	681b      	ldr	r3, [r3, #0]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80034da:	d802      	bhi.n	80034e2 <HAL_RCC_ClockConfig+0xfa>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80034dc:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 80034e0:	e7dd      	b.n	800349e <HAL_RCC_ClockConfig+0xb6>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80034e2:	f013 0f02 	tst.w	r3, #2
 80034e6:	e7da      	b.n	800349e <HAL_RCC_ClockConfig+0xb6>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80034e8:	b2ea      	uxtb	r2, r5
 80034ea:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	f003 030f 	and.w	r3, r3, #15
 80034f2:	429d      	cmp	r5, r3
 80034f4:	f47f af7d 	bne.w	80033f2 <HAL_RCC_ClockConfig+0xa>
 80034f8:	e78f      	b.n	800341a <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80034fa:	4905      	ldr	r1, [pc, #20]	; (8003510 <HAL_RCC_ClockConfig+0x128>)
 80034fc:	68e0      	ldr	r0, [r4, #12]
 80034fe:	688b      	ldr	r3, [r1, #8]
 8003500:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 8003504:	4303      	orrs	r3, r0
 8003506:	608b      	str	r3, [r1, #8]
 8003508:	e78a      	b.n	8003420 <HAL_RCC_ClockConfig+0x38>
 800350a:	bf00      	nop
 800350c:	40023c00 	.word	0x40023c00
 8003510:	40023800 	.word	0x40023800
 8003514:	08008552 	.word	0x08008552
 8003518:	2000015c 	.word	0x2000015c

0800351c <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 800351c:	4b01      	ldr	r3, [pc, #4]	; (8003524 <HAL_RCC_GetHCLKFreq+0x8>)
 800351e:	6818      	ldr	r0, [r3, #0]
 8003520:	4770      	bx	lr
 8003522:	bf00      	nop
 8003524:	2000015c 	.word	0x2000015c

08003528 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003528:	4b04      	ldr	r3, [pc, #16]	; (800353c <HAL_RCC_GetPCLK1Freq+0x14>)
 800352a:	4a05      	ldr	r2, [pc, #20]	; (8003540 <HAL_RCC_GetPCLK1Freq+0x18>)
 800352c:	689b      	ldr	r3, [r3, #8]
 800352e:	f3c3 2382 	ubfx	r3, r3, #10, #3
 8003532:	5cd3      	ldrb	r3, [r2, r3]
 8003534:	4a03      	ldr	r2, [pc, #12]	; (8003544 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8003536:	6810      	ldr	r0, [r2, #0]
}
 8003538:	40d8      	lsrs	r0, r3
 800353a:	4770      	bx	lr
 800353c:	40023800 	.word	0x40023800
 8003540:	08008562 	.word	0x08008562
 8003544:	2000015c 	.word	0x2000015c

08003548 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003548:	4b04      	ldr	r3, [pc, #16]	; (800355c <HAL_RCC_GetPCLK2Freq+0x14>)
 800354a:	4a05      	ldr	r2, [pc, #20]	; (8003560 <HAL_RCC_GetPCLK2Freq+0x18>)
 800354c:	689b      	ldr	r3, [r3, #8]
 800354e:	f3c3 3342 	ubfx	r3, r3, #13, #3
 8003552:	5cd3      	ldrb	r3, [r2, r3]
 8003554:	4a03      	ldr	r2, [pc, #12]	; (8003564 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8003556:	6810      	ldr	r0, [r2, #0]
}
 8003558:	40d8      	lsrs	r0, r3
 800355a:	4770      	bx	lr
 800355c:	40023800 	.word	0x40023800
 8003560:	08008562 	.word	0x08008562
 8003564:	2000015c 	.word	0x2000015c

08003568 <HAL_RCC_GetClockConfig>:
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003568:	230f      	movs	r3, #15
 800356a:	6003      	str	r3, [r0, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800356c:	4b0b      	ldr	r3, [pc, #44]	; (800359c <HAL_RCC_GetClockConfig+0x34>)
 800356e:	689a      	ldr	r2, [r3, #8]
 8003570:	f002 0203 	and.w	r2, r2, #3
 8003574:	6042      	str	r2, [r0, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8003576:	689a      	ldr	r2, [r3, #8]
 8003578:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
 800357c:	6082      	str	r2, [r0, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800357e:	689a      	ldr	r2, [r3, #8]
 8003580:	f402 52e0 	and.w	r2, r2, #7168	; 0x1c00
 8003584:	60c2      	str	r2, [r0, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8003586:	689b      	ldr	r3, [r3, #8]
 8003588:	08db      	lsrs	r3, r3, #3
 800358a:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 800358e:	6103      	str	r3, [r0, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8003590:	4b03      	ldr	r3, [pc, #12]	; (80035a0 <HAL_RCC_GetClockConfig+0x38>)
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	f003 030f 	and.w	r3, r3, #15
 8003598:	600b      	str	r3, [r1, #0]
 800359a:	4770      	bx	lr
 800359c:	40023800 	.word	0x40023800
 80035a0:	40023c00 	.word	0x40023c00

080035a4 <HAL_RCCEx_PeriphCLKConfig>:

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80035a4:	6803      	ldr	r3, [r0, #0]
 80035a6:	f013 0f05 	tst.w	r3, #5
{
 80035aa:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80035ac:	4604      	mov	r4, r0
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80035ae:	d13c      	bne.n	800362a <HAL_RCCEx_PeriphCLKConfig+0x86>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80035b0:	6823      	ldr	r3, [r4, #0]
 80035b2:	079a      	lsls	r2, r3, #30
 80035b4:	d530      	bpl.n	8003618 <HAL_RCCEx_PeriphCLKConfig+0x74>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80035b6:	2300      	movs	r3, #0
 80035b8:	9301      	str	r3, [sp, #4]
 80035ba:	4b45      	ldr	r3, [pc, #276]	; (80036d0 <HAL_RCCEx_PeriphCLKConfig+0x12c>)

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80035bc:	4d45      	ldr	r5, [pc, #276]	; (80036d4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
    __HAL_RCC_PWR_CLK_ENABLE();
 80035be:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80035c0:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80035c4:	641a      	str	r2, [r3, #64]	; 0x40
 80035c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035c8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80035cc:	9301      	str	r3, [sp, #4]
 80035ce:	9b01      	ldr	r3, [sp, #4]
    PWR->CR |= PWR_CR_DBP;
 80035d0:	682b      	ldr	r3, [r5, #0]
 80035d2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80035d6:	602b      	str	r3, [r5, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80035d8:	f7fd fed8 	bl	800138c <HAL_GetTick>
 80035dc:	4606      	mov	r6, r0

    while((PWR->CR & PWR_CR_DBP) == RESET)
 80035de:	682b      	ldr	r3, [r5, #0]
 80035e0:	05d9      	lsls	r1, r3, #23
 80035e2:	d54c      	bpl.n	800367e <HAL_RCCEx_PeriphCLKConfig+0xda>
      {
        return HAL_TIMEOUT;
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80035e4:	4d3a      	ldr	r5, [pc, #232]	; (80036d0 <HAL_RCCEx_PeriphCLKConfig+0x12c>)
 80035e6:	6f2b      	ldr	r3, [r5, #112]	; 0x70
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80035e8:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 80035ec:	d14d      	bne.n	800368a <HAL_RCCEx_PeriphCLKConfig+0xe6>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80035ee:	6923      	ldr	r3, [r4, #16]
 80035f0:	f403 7240 	and.w	r2, r3, #768	; 0x300
 80035f4:	f5b2 7f40 	cmp.w	r2, #768	; 0x300
 80035f8:	4a35      	ldr	r2, [pc, #212]	; (80036d0 <HAL_RCCEx_PeriphCLKConfig+0x12c>)
 80035fa:	d165      	bne.n	80036c8 <HAL_RCCEx_PeriphCLKConfig+0x124>
 80035fc:	6891      	ldr	r1, [r2, #8]
 80035fe:	f023 4070 	bic.w	r0, r3, #4026531840	; 0xf0000000
 8003602:	f421 11f8 	bic.w	r1, r1, #2031616	; 0x1f0000
 8003606:	f420 7040 	bic.w	r0, r0, #768	; 0x300
 800360a:	4301      	orrs	r1, r0
 800360c:	6091      	str	r1, [r2, #8]
 800360e:	6f11      	ldr	r1, [r2, #112]	; 0x70
 8003610:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003614:	430b      	orrs	r3, r1
 8003616:	6713      	str	r3, [r2, #112]	; 0x70
  }
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8003618:	6820      	ldr	r0, [r4, #0]
 800361a:	f010 0008 	ands.w	r0, r0, #8
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800361e:	bf1f      	itttt	ne
 8003620:	4b2d      	ldrne	r3, [pc, #180]	; (80036d8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003622:	7d22      	ldrbne	r2, [r4, #20]
 8003624:	601a      	strne	r2, [r3, #0]
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8003626:	2000      	movne	r0, #0
 8003628:	e027      	b.n	800367a <HAL_RCCEx_PeriphCLKConfig+0xd6>
    __HAL_RCC_PLLI2S_DISABLE();
 800362a:	4e2c      	ldr	r6, [pc, #176]	; (80036dc <HAL_RCCEx_PeriphCLKConfig+0x138>)
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800362c:	4d28      	ldr	r5, [pc, #160]	; (80036d0 <HAL_RCCEx_PeriphCLKConfig+0x12c>)
    __HAL_RCC_PLLI2S_DISABLE();
 800362e:	2300      	movs	r3, #0
 8003630:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 8003632:	f7fd feab 	bl	800138c <HAL_GetTick>
 8003636:	4607      	mov	r7, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003638:	682b      	ldr	r3, [r5, #0]
 800363a:	011b      	lsls	r3, r3, #4
 800363c:	d417      	bmi.n	800366e <HAL_RCCEx_PeriphCLKConfig+0xca>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 800363e:	68e3      	ldr	r3, [r4, #12]
 8003640:	68a2      	ldr	r2, [r4, #8]
 8003642:	071b      	lsls	r3, r3, #28
 8003644:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8003648:	6862      	ldr	r2, [r4, #4]
 800364a:	4313      	orrs	r3, r2
 800364c:	f8c5 3084 	str.w	r3, [r5, #132]	; 0x84
    __HAL_RCC_PLLI2S_ENABLE();
 8003650:	2301      	movs	r3, #1
 8003652:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 8003654:	f7fd fe9a 	bl	800138c <HAL_GetTick>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003658:	4d1d      	ldr	r5, [pc, #116]	; (80036d0 <HAL_RCCEx_PeriphCLKConfig+0x12c>)
    tickstart = HAL_GetTick();
 800365a:	4606      	mov	r6, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800365c:	682b      	ldr	r3, [r5, #0]
 800365e:	0118      	lsls	r0, r3, #4
 8003660:	d4a6      	bmi.n	80035b0 <HAL_RCCEx_PeriphCLKConfig+0xc>
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8003662:	f7fd fe93 	bl	800138c <HAL_GetTick>
 8003666:	1b80      	subs	r0, r0, r6
 8003668:	2802      	cmp	r0, #2
 800366a:	d9f7      	bls.n	800365c <HAL_RCCEx_PeriphCLKConfig+0xb8>
 800366c:	e004      	b.n	8003678 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800366e:	f7fd fe8d 	bl	800138c <HAL_GetTick>
 8003672:	1bc0      	subs	r0, r0, r7
 8003674:	2802      	cmp	r0, #2
 8003676:	d9df      	bls.n	8003638 <HAL_RCCEx_PeriphCLKConfig+0x94>
        return HAL_TIMEOUT;
 8003678:	2003      	movs	r0, #3
}
 800367a:	b003      	add	sp, #12
 800367c:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800367e:	f7fd fe85 	bl	800138c <HAL_GetTick>
 8003682:	1b80      	subs	r0, r0, r6
 8003684:	2802      	cmp	r0, #2
 8003686:	d9aa      	bls.n	80035de <HAL_RCCEx_PeriphCLKConfig+0x3a>
 8003688:	e7f6      	b.n	8003678 <HAL_RCCEx_PeriphCLKConfig+0xd4>
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800368a:	6922      	ldr	r2, [r4, #16]
 800368c:	f402 7240 	and.w	r2, r2, #768	; 0x300
 8003690:	4293      	cmp	r3, r2
 8003692:	d0ac      	beq.n	80035ee <HAL_RCCEx_PeriphCLKConfig+0x4a>
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003694:	6f2b      	ldr	r3, [r5, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_FORCE();
 8003696:	4a12      	ldr	r2, [pc, #72]	; (80036e0 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8003698:	2101      	movs	r1, #1
 800369a:	6011      	str	r1, [r2, #0]
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800369c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
      __HAL_RCC_BACKUPRESET_RELEASE();
 80036a0:	2100      	movs	r1, #0
 80036a2:	6011      	str	r1, [r2, #0]
      RCC->BDCR = tmpreg1;
 80036a4:	672b      	str	r3, [r5, #112]	; 0x70
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80036a6:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 80036a8:	07da      	lsls	r2, r3, #31
 80036aa:	d5a0      	bpl.n	80035ee <HAL_RCCEx_PeriphCLKConfig+0x4a>
        tickstart = HAL_GetTick();
 80036ac:	f7fd fe6e 	bl	800138c <HAL_GetTick>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80036b0:	f241 3788 	movw	r7, #5000	; 0x1388
        tickstart = HAL_GetTick();
 80036b4:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80036b6:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 80036b8:	079b      	lsls	r3, r3, #30
 80036ba:	d498      	bmi.n	80035ee <HAL_RCCEx_PeriphCLKConfig+0x4a>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80036bc:	f7fd fe66 	bl	800138c <HAL_GetTick>
 80036c0:	1b80      	subs	r0, r0, r6
 80036c2:	42b8      	cmp	r0, r7
 80036c4:	d9f7      	bls.n	80036b6 <HAL_RCCEx_PeriphCLKConfig+0x112>
 80036c6:	e7d7      	b.n	8003678 <HAL_RCCEx_PeriphCLKConfig+0xd4>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80036c8:	6891      	ldr	r1, [r2, #8]
 80036ca:	f421 11f8 	bic.w	r1, r1, #2031616	; 0x1f0000
 80036ce:	e79d      	b.n	800360c <HAL_RCCEx_PeriphCLKConfig+0x68>
 80036d0:	40023800 	.word	0x40023800
 80036d4:	40007000 	.word	0x40007000
 80036d8:	424711e0 	.word	0x424711e0
 80036dc:	42470068 	.word	0x42470068
 80036e0:	42470e40 	.word	0x42470e40

080036e4 <HAL_RCCEx_GetPeriphCLKFreq>:
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
  uint32_t srcclk = 0U;
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
  switch (PeriphClk)
 80036e4:	2801      	cmp	r0, #1
 80036e6:	d121      	bne.n	800372c <HAL_RCCEx_GetPeriphCLKFreq+0x48>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 80036e8:	4b11      	ldr	r3, [pc, #68]	; (8003730 <HAL_RCCEx_GetPeriphCLKFreq+0x4c>)
 80036ea:	689a      	ldr	r2, [r3, #8]
      switch (srcclk)
 80036ec:	f412 0200 	ands.w	r2, r2, #8388608	; 0x800000
 80036f0:	d004      	beq.n	80036fc <HAL_RCCEx_GetPeriphCLKFreq+0x18>
 80036f2:	2a01      	cmp	r2, #1
          break;
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 80036f4:	480f      	ldr	r0, [pc, #60]	; (8003734 <HAL_RCCEx_GetPeriphCLKFreq+0x50>)
 80036f6:	bf18      	it	ne
 80036f8:	2000      	movne	r0, #0
 80036fa:	4770      	bx	lr
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80036fc:	685a      	ldr	r2, [r3, #4]
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 80036fe:	490c      	ldr	r1, [pc, #48]	; (8003730 <HAL_RCCEx_GetPeriphCLKFreq+0x4c>)
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 8003700:	f8d3 0084 	ldr.w	r0, [r3, #132]	; 0x84
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8003704:	0253      	lsls	r3, r2, #9
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8003706:	f8d1 2084 	ldr.w	r2, [r1, #132]	; 0x84
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 800370a:	bf4c      	ite	mi
 800370c:	4b0a      	ldrmi	r3, [pc, #40]	; (8003738 <HAL_RCCEx_GetPeriphCLKFreq+0x54>)
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 800370e:	4b0b      	ldrpl	r3, [pc, #44]	; (800373c <HAL_RCCEx_GetPeriphCLKFreq+0x58>)
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 8003710:	f000 003f 	and.w	r0, r0, #63	; 0x3f
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 8003714:	fbb3 f3f0 	udiv	r3, r3, r0
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8003718:	f8d1 0084 	ldr.w	r0, [r1, #132]	; 0x84
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 800371c:	f3c2 1288 	ubfx	r2, r2, #6, #9
 8003720:	4353      	muls	r3, r2
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8003722:	f3c0 7002 	ubfx	r0, r0, #28, #3
 8003726:	fbb3 f0f0 	udiv	r0, r3, r0
          break;
 800372a:	4770      	bx	lr
  uint32_t frequency = 0U;
 800372c:	2000      	movs	r0, #0
      }
      break;
    }
  }
  return frequency;
}
 800372e:	4770      	bx	lr
 8003730:	40023800 	.word	0x40023800
 8003734:	00bb8000 	.word	0x00bb8000
 8003738:	007a1200 	.word	0x007a1200
 800373c:	00f42400 	.word	0x00f42400

08003740 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003740:	b510      	push	{r4, lr}
  /* Check the SPI handle allocation */
  if(hspi == NULL)
 8003742:	4604      	mov	r4, r0
 8003744:	2800      	cmp	r0, #0
 8003746:	d036      	beq.n	80037b6 <HAL_SPI_Init+0x76>
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003748:	2300      	movs	r3, #0
 800374a:	6283      	str	r3, [r0, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if(hspi->State == HAL_SPI_STATE_RESET)
 800374c:	f890 3051 	ldrb.w	r3, [r0, #81]	; 0x51
 8003750:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8003754:	b91b      	cbnz	r3, 800375e <HAL_SPI_Init+0x1e>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003756:	f880 2050 	strb.w	r2, [r0, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800375a:	f003 fbf1 	bl	8006f40 <HAL_SPI_MspInit>
  }

  hspi->State = HAL_SPI_STATE_BUSY;

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800375e:	6821      	ldr	r1, [r4, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8003760:	68a0      	ldr	r0, [r4, #8]
 8003762:	69a2      	ldr	r2, [r4, #24]
  hspi->State = HAL_SPI_STATE_BUSY;
 8003764:	2302      	movs	r3, #2
 8003766:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_SPI_DISABLE(hspi);
 800376a:	680b      	ldr	r3, [r1, #0]
 800376c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003770:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8003772:	6863      	ldr	r3, [r4, #4]
 8003774:	4303      	orrs	r3, r0
 8003776:	68e0      	ldr	r0, [r4, #12]
 8003778:	4303      	orrs	r3, r0
 800377a:	6920      	ldr	r0, [r4, #16]
 800377c:	4303      	orrs	r3, r0
 800377e:	6960      	ldr	r0, [r4, #20]
 8003780:	4303      	orrs	r3, r0
 8003782:	69e0      	ldr	r0, [r4, #28]
 8003784:	4303      	orrs	r3, r0
 8003786:	6a20      	ldr	r0, [r4, #32]
 8003788:	4303      	orrs	r3, r0
 800378a:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 800378c:	4303      	orrs	r3, r0
 800378e:	f402 7000 	and.w	r0, r2, #512	; 0x200
 8003792:	4303      	orrs	r3, r0
 8003794:	600b      	str	r3, [r1, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation) );

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8003796:	0c12      	lsrs	r2, r2, #16
 8003798:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800379a:	f002 0204 	and.w	r2, r2, #4
 800379e:	431a      	orrs	r2, r3
 80037a0:	604a      	str	r2, [r1, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80037a2:	69cb      	ldr	r3, [r1, #28]
 80037a4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80037a8:	61cb      	str	r3, [r1, #28]
#endif /* USE_SPI_CRC */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80037aa:	2000      	movs	r0, #0
  hspi->State     = HAL_SPI_STATE_READY;
 80037ac:	2301      	movs	r3, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80037ae:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80037b0:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51

  return HAL_OK;
 80037b4:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80037b6:	2001      	movs	r0, #1
}
 80037b8:	bd10      	pop	{r4, pc}
	...

080037bc <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;  

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80037bc:	6a03      	ldr	r3, [r0, #32]
 80037be:	f023 0301 	bic.w	r3, r3, #1
 80037c2:	6203      	str	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80037c4:	6a03      	ldr	r3, [r0, #32]
{
 80037c6:	b570      	push	{r4, r5, r6, lr}
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 80037c8:	6844      	ldr	r4, [r0, #4]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80037ca:	6982      	ldr	r2, [r0, #24]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80037cc:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80037ce:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 80037d2:	432a      	orrs	r2, r5
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80037d4:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 80037d6:	f023 0302 	bic.w	r3, r3, #2
  tmpccer |= OC_Config->OCPolarity;
 80037da:	432b      	orrs	r3, r5

    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 80037dc:	4d0a      	ldr	r5, [pc, #40]	; (8003808 <TIM_OC1_SetConfig+0x4c>)
 80037de:	42a8      	cmp	r0, r5
 80037e0:	d10b      	bne.n	80037fa <TIM_OC1_SetConfig+0x3e>
  {   
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80037e2:	68cd      	ldr	r5, [r1, #12]
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80037e4:	698e      	ldr	r6, [r1, #24]
    tmpccer &= ~TIM_CCER_CC1NP;
 80037e6:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 80037ea:	432b      	orrs	r3, r5
    tmpcr2 |= OC_Config->OCNIdleState;
 80037ec:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80037ee:	f424 7440 	bic.w	r4, r4, #768	; 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 80037f2:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC1NE;
 80037f4:	f023 0304 	bic.w	r3, r3, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 80037f8:	432c      	orrs	r4, r5
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80037fa:	6044      	str	r4, [r0, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80037fc:	6182      	str	r2, [r0, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80037fe:	684a      	ldr	r2, [r1, #4]
 8003800:	6342      	str	r2, [r0, #52]	; 0x34
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 8003802:	6203      	str	r3, [r0, #32]
 8003804:	bd70      	pop	{r4, r5, r6, pc}
 8003806:	bf00      	nop
 8003808:	40010000 	.word	0x40010000

0800380c <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;   

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800380c:	6a03      	ldr	r3, [r0, #32]
 800380e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003812:	6203      	str	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003814:	6a03      	ldr	r3, [r0, #32]
{
 8003816:	b570      	push	{r4, r5, r6, lr}
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 8003818:	6844      	ldr	r4, [r0, #4]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800381a:	69c2      	ldr	r2, [r0, #28]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;  
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800381c:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;  
 800381e:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 8003822:	432a      	orrs	r2, r5
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003824:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 8003826:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800382a:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 800382e:	4d0b      	ldr	r5, [pc, #44]	; (800385c <TIM_OC3_SetConfig+0x50>)
 8003830:	42a8      	cmp	r0, r5
 8003832:	d10d      	bne.n	8003850 <TIM_OC3_SetConfig+0x44>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003834:	68cd      	ldr	r5, [r1, #12]
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003836:	698e      	ldr	r6, [r1, #24]
    tmpccer &= ~TIM_CCER_CC3NP;
 8003838:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800383c:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003840:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003842:	f424 5440 	bic.w	r4, r4, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003846:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC3NE;
 8003848:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800384c:	ea44 1405 	orr.w	r4, r4, r5, lsl #4
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003850:	6044      	str	r4, [r0, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003852:	61c2      	str	r2, [r0, #28]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003854:	684a      	ldr	r2, [r1, #4]
 8003856:	63c2      	str	r2, [r0, #60]	; 0x3c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003858:	6203      	str	r3, [r0, #32]
 800385a:	bd70      	pop	{r4, r5, r6, pc}
 800385c:	40010000 	.word	0x40010000

08003860 <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003860:	6a03      	ldr	r3, [r0, #32]
 8003862:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003866:	6203      	str	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003868:	6a03      	ldr	r3, [r0, #32]
{
 800386a:	b530      	push	{r4, r5, lr}
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 800386c:	6844      	ldr	r4, [r0, #4]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800386e:	69c2      	ldr	r2, [r0, #28]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003870:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003872:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003876:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800387a:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 800387c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003880:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
   
  /*if((TIMx == TIM1) || (TIMx == TIM8))*/
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 8003884:	4d06      	ldr	r5, [pc, #24]	; (80038a0 <TIM_OC4_SetConfig+0x40>)
 8003886:	42a8      	cmp	r0, r5
  {
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003888:	bf02      	ittt	eq
 800388a:	694d      	ldreq	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 800388c:	f424 4480 	biceq.w	r4, r4, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003890:	ea44 1485 	orreq.w	r4, r4, r5, lsl #6
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003894:	6044      	str	r4, [r0, #4]
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
 8003896:	61c2      	str	r2, [r0, #28]
    
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003898:	684a      	ldr	r2, [r1, #4]
 800389a:	6402      	str	r2, [r0, #64]	; 0x40
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800389c:	6203      	str	r3, [r0, #32]
 800389e:	bd30      	pop	{r4, r5, pc}
 80038a0:	40010000 	.word	0x40010000

080038a4 <HAL_TIM_Base_MspInit>:
 80038a4:	4770      	bx	lr

080038a6 <HAL_TIM_Base_Start_IT>:
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80038a6:	6803      	ldr	r3, [r0, #0]
 80038a8:	68da      	ldr	r2, [r3, #12]
 80038aa:	f042 0201 	orr.w	r2, r2, #1
 80038ae:	60da      	str	r2, [r3, #12]
  __HAL_TIM_ENABLE(htim);
 80038b0:	681a      	ldr	r2, [r3, #0]
 80038b2:	f042 0201 	orr.w	r2, r2, #1
 80038b6:	601a      	str	r2, [r3, #0]
}
 80038b8:	2000      	movs	r0, #0
 80038ba:	4770      	bx	lr

080038bc <HAL_TIM_OC_DelayElapsedCallback>:
 80038bc:	4770      	bx	lr

080038be <HAL_TIM_IC_CaptureCallback>:
 80038be:	4770      	bx	lr

080038c0 <HAL_TIM_PWM_PulseFinishedCallback>:
 80038c0:	4770      	bx	lr

080038c2 <HAL_TIM_TriggerCallback>:
 80038c2:	4770      	bx	lr

080038c4 <HAL_TIM_IRQHandler>:
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80038c4:	6803      	ldr	r3, [r0, #0]
 80038c6:	691a      	ldr	r2, [r3, #16]
 80038c8:	0791      	lsls	r1, r2, #30
{
 80038ca:	b510      	push	{r4, lr}
 80038cc:	4604      	mov	r4, r0
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80038ce:	d50e      	bpl.n	80038ee <HAL_TIM_IRQHandler+0x2a>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 80038d0:	68da      	ldr	r2, [r3, #12]
 80038d2:	0792      	lsls	r2, r2, #30
 80038d4:	d50b      	bpl.n	80038ee <HAL_TIM_IRQHandler+0x2a>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80038d6:	f06f 0202 	mvn.w	r2, #2
 80038da:	611a      	str	r2, [r3, #16]
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80038dc:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80038de:	2201      	movs	r2, #1
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80038e0:	079b      	lsls	r3, r3, #30
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80038e2:	7602      	strb	r2, [r0, #24]
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80038e4:	d077      	beq.n	80039d6 <HAL_TIM_IRQHandler+0x112>
          HAL_TIM_IC_CaptureCallback(htim);
 80038e6:	f7ff ffea 	bl	80038be <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80038ea:	2300      	movs	r3, #0
 80038ec:	7623      	strb	r3, [r4, #24]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80038ee:	6823      	ldr	r3, [r4, #0]
 80038f0:	691a      	ldr	r2, [r3, #16]
 80038f2:	0750      	lsls	r0, r2, #29
 80038f4:	d510      	bpl.n	8003918 <HAL_TIM_IRQHandler+0x54>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 80038f6:	68da      	ldr	r2, [r3, #12]
 80038f8:	0751      	lsls	r1, r2, #29
 80038fa:	d50d      	bpl.n	8003918 <HAL_TIM_IRQHandler+0x54>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80038fc:	f06f 0204 	mvn.w	r2, #4
 8003900:	611a      	str	r2, [r3, #16]
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003902:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003904:	2202      	movs	r2, #2
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003906:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800390a:	7622      	strb	r2, [r4, #24]
        HAL_TIM_IC_CaptureCallback(htim);
 800390c:	4620      	mov	r0, r4
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800390e:	d068      	beq.n	80039e2 <HAL_TIM_IRQHandler+0x11e>
        HAL_TIM_IC_CaptureCallback(htim);
 8003910:	f7ff ffd5 	bl	80038be <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003914:	2300      	movs	r3, #0
 8003916:	7623      	strb	r3, [r4, #24]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003918:	6823      	ldr	r3, [r4, #0]
 800391a:	691a      	ldr	r2, [r3, #16]
 800391c:	0712      	lsls	r2, r2, #28
 800391e:	d50f      	bpl.n	8003940 <HAL_TIM_IRQHandler+0x7c>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 8003920:	68da      	ldr	r2, [r3, #12]
 8003922:	0710      	lsls	r0, r2, #28
 8003924:	d50c      	bpl.n	8003940 <HAL_TIM_IRQHandler+0x7c>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003926:	f06f 0208 	mvn.w	r2, #8
 800392a:	611a      	str	r2, [r3, #16]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800392c:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800392e:	2204      	movs	r2, #4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003930:	0799      	lsls	r1, r3, #30
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003932:	7622      	strb	r2, [r4, #24]
        HAL_TIM_IC_CaptureCallback(htim);
 8003934:	4620      	mov	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003936:	d05a      	beq.n	80039ee <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 8003938:	f7ff ffc1 	bl	80038be <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800393c:	2300      	movs	r3, #0
 800393e:	7623      	strb	r3, [r4, #24]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003940:	6823      	ldr	r3, [r4, #0]
 8003942:	691a      	ldr	r2, [r3, #16]
 8003944:	06d2      	lsls	r2, r2, #27
 8003946:	d510      	bpl.n	800396a <HAL_TIM_IRQHandler+0xa6>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 8003948:	68da      	ldr	r2, [r3, #12]
 800394a:	06d0      	lsls	r0, r2, #27
 800394c:	d50d      	bpl.n	800396a <HAL_TIM_IRQHandler+0xa6>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800394e:	f06f 0210 	mvn.w	r2, #16
 8003952:	611a      	str	r2, [r3, #16]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003954:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003956:	2208      	movs	r2, #8
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003958:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800395c:	7622      	strb	r2, [r4, #24]
        HAL_TIM_IC_CaptureCallback(htim);
 800395e:	4620      	mov	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003960:	d04b      	beq.n	80039fa <HAL_TIM_IRQHandler+0x136>
        HAL_TIM_IC_CaptureCallback(htim);
 8003962:	f7ff ffac 	bl	80038be <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003966:	2300      	movs	r3, #0
 8003968:	7623      	strb	r3, [r4, #24]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800396a:	6823      	ldr	r3, [r4, #0]
 800396c:	691a      	ldr	r2, [r3, #16]
 800396e:	07d1      	lsls	r1, r2, #31
 8003970:	d508      	bpl.n	8003984 <HAL_TIM_IRQHandler+0xc0>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 8003972:	68da      	ldr	r2, [r3, #12]
 8003974:	07d2      	lsls	r2, r2, #31
 8003976:	d505      	bpl.n	8003984 <HAL_TIM_IRQHandler+0xc0>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003978:	f06f 0201 	mvn.w	r2, #1
 800397c:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 800397e:	4620      	mov	r0, r4
 8003980:	f003 faac 	bl	8006edc <HAL_TIM_PeriodElapsedCallback>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003984:	6823      	ldr	r3, [r4, #0]
 8003986:	691a      	ldr	r2, [r3, #16]
 8003988:	0610      	lsls	r0, r2, #24
 800398a:	d508      	bpl.n	800399e <HAL_TIM_IRQHandler+0xda>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 800398c:	68da      	ldr	r2, [r3, #12]
 800398e:	0611      	lsls	r1, r2, #24
 8003990:	d505      	bpl.n	800399e <HAL_TIM_IRQHandler+0xda>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003992:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003996:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8003998:	4620      	mov	r0, r4
 800399a:	f000 f988 	bl	8003cae <HAL_TIMEx_BreakCallback>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800399e:	6823      	ldr	r3, [r4, #0]
 80039a0:	691a      	ldr	r2, [r3, #16]
 80039a2:	0652      	lsls	r2, r2, #25
 80039a4:	d508      	bpl.n	80039b8 <HAL_TIM_IRQHandler+0xf4>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 80039a6:	68da      	ldr	r2, [r3, #12]
 80039a8:	0650      	lsls	r0, r2, #25
 80039aa:	d505      	bpl.n	80039b8 <HAL_TIM_IRQHandler+0xf4>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80039ac:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80039b0:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 80039b2:	4620      	mov	r0, r4
 80039b4:	f7ff ff85 	bl	80038c2 <HAL_TIM_TriggerCallback>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80039b8:	6823      	ldr	r3, [r4, #0]
 80039ba:	691a      	ldr	r2, [r3, #16]
 80039bc:	0691      	lsls	r1, r2, #26
 80039be:	d522      	bpl.n	8003a06 <HAL_TIM_IRQHandler+0x142>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 80039c0:	68da      	ldr	r2, [r3, #12]
 80039c2:	0692      	lsls	r2, r2, #26
 80039c4:	d51f      	bpl.n	8003a06 <HAL_TIM_IRQHandler+0x142>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80039c6:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutationCallback(htim);
 80039ca:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80039cc:	611a      	str	r2, [r3, #16]
}
 80039ce:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutationCallback(htim);
 80039d2:	f000 b96b 	b.w	8003cac <HAL_TIMEx_CommutationCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80039d6:	f7ff ff71 	bl	80038bc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80039da:	4620      	mov	r0, r4
 80039dc:	f7ff ff70 	bl	80038c0 <HAL_TIM_PWM_PulseFinishedCallback>
 80039e0:	e783      	b.n	80038ea <HAL_TIM_IRQHandler+0x26>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80039e2:	f7ff ff6b 	bl	80038bc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80039e6:	4620      	mov	r0, r4
 80039e8:	f7ff ff6a 	bl	80038c0 <HAL_TIM_PWM_PulseFinishedCallback>
 80039ec:	e792      	b.n	8003914 <HAL_TIM_IRQHandler+0x50>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80039ee:	f7ff ff65 	bl	80038bc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim); 
 80039f2:	4620      	mov	r0, r4
 80039f4:	f7ff ff64 	bl	80038c0 <HAL_TIM_PWM_PulseFinishedCallback>
 80039f8:	e7a0      	b.n	800393c <HAL_TIM_IRQHandler+0x78>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80039fa:	f7ff ff5f 	bl	80038bc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80039fe:	4620      	mov	r0, r4
 8003a00:	f7ff ff5e 	bl	80038c0 <HAL_TIM_PWM_PulseFinishedCallback>
 8003a04:	e7af      	b.n	8003966 <HAL_TIM_IRQHandler+0xa2>
 8003a06:	bd10      	pop	{r4, pc}

08003a08 <TIM_Base_SetConfig>:
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 8003a08:	4a22      	ldr	r2, [pc, #136]	; (8003a94 <TIM_Base_SetConfig+0x8c>)
  tmpcr1 = TIMx->CR1;
 8003a0a:	6803      	ldr	r3, [r0, #0]
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 8003a0c:	4290      	cmp	r0, r2
 8003a0e:	d00e      	beq.n	8003a2e <TIM_Base_SetConfig+0x26>
 8003a10:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8003a14:	d00b      	beq.n	8003a2e <TIM_Base_SetConfig+0x26>
 8003a16:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8003a1a:	4290      	cmp	r0, r2
 8003a1c:	d007      	beq.n	8003a2e <TIM_Base_SetConfig+0x26>
 8003a1e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003a22:	4290      	cmp	r0, r2
 8003a24:	d003      	beq.n	8003a2e <TIM_Base_SetConfig+0x26>
 8003a26:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003a2a:	4290      	cmp	r0, r2
 8003a2c:	d119      	bne.n	8003a62 <TIM_Base_SetConfig+0x5a>
    tmpcr1 |= Structure->CounterMode;
 8003a2e:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003a30:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8003a34:	4313      	orrs	r3, r2
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 8003a36:	4a17      	ldr	r2, [pc, #92]	; (8003a94 <TIM_Base_SetConfig+0x8c>)
 8003a38:	4290      	cmp	r0, r2
 8003a3a:	d104      	bne.n	8003a46 <TIM_Base_SetConfig+0x3e>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003a3c:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8003a3e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003a42:	4313      	orrs	r3, r2
 8003a44:	e018      	b.n	8003a78 <TIM_Base_SetConfig+0x70>
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 8003a46:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8003a4a:	d0f7      	beq.n	8003a3c <TIM_Base_SetConfig+0x34>
 8003a4c:	4a12      	ldr	r2, [pc, #72]	; (8003a98 <TIM_Base_SetConfig+0x90>)
 8003a4e:	4290      	cmp	r0, r2
 8003a50:	d0f4      	beq.n	8003a3c <TIM_Base_SetConfig+0x34>
 8003a52:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003a56:	4290      	cmp	r0, r2
 8003a58:	d0f0      	beq.n	8003a3c <TIM_Base_SetConfig+0x34>
 8003a5a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003a5e:	4290      	cmp	r0, r2
 8003a60:	d0ec      	beq.n	8003a3c <TIM_Base_SetConfig+0x34>
 8003a62:	4a0e      	ldr	r2, [pc, #56]	; (8003a9c <TIM_Base_SetConfig+0x94>)
 8003a64:	4290      	cmp	r0, r2
 8003a66:	d0e9      	beq.n	8003a3c <TIM_Base_SetConfig+0x34>
 8003a68:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003a6c:	4290      	cmp	r0, r2
 8003a6e:	d0e5      	beq.n	8003a3c <TIM_Base_SetConfig+0x34>
 8003a70:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003a74:	4290      	cmp	r0, r2
 8003a76:	d0e1      	beq.n	8003a3c <TIM_Base_SetConfig+0x34>
  TIMx->CR1 = tmpcr1;
 8003a78:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003a7a:	688b      	ldr	r3, [r1, #8]
 8003a7c:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8003a7e:	680b      	ldr	r3, [r1, #0]
 8003a80:	6283      	str	r3, [r0, #40]	; 0x28
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)  
 8003a82:	4b04      	ldr	r3, [pc, #16]	; (8003a94 <TIM_Base_SetConfig+0x8c>)
 8003a84:	4298      	cmp	r0, r3
    TIMx->RCR = Structure->RepetitionCounter;
 8003a86:	bf04      	itt	eq
 8003a88:	690b      	ldreq	r3, [r1, #16]
 8003a8a:	6303      	streq	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 8003a8c:	2301      	movs	r3, #1
 8003a8e:	6143      	str	r3, [r0, #20]
}
 8003a90:	4770      	bx	lr
 8003a92:	bf00      	nop
 8003a94:	40010000 	.word	0x40010000
 8003a98:	40000400 	.word	0x40000400
 8003a9c:	40014000 	.word	0x40014000

08003aa0 <HAL_TIM_Base_Init>:
{ 
 8003aa0:	b510      	push	{r4, lr}
  if(htim == NULL)
 8003aa2:	4604      	mov	r4, r0
 8003aa4:	b1a0      	cbz	r0, 8003ad0 <HAL_TIM_Base_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 8003aa6:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8003aaa:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8003aae:	b91b      	cbnz	r3, 8003ab8 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8003ab0:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_TIM_Base_MspInit(htim);
 8003ab4:	f7ff fef6 	bl	80038a4 <HAL_TIM_Base_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 8003ab8:	2302      	movs	r3, #2
 8003aba:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8003abe:	6820      	ldr	r0, [r4, #0]
 8003ac0:	1d21      	adds	r1, r4, #4
 8003ac2:	f7ff ffa1 	bl	8003a08 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 8003ac6:	2301      	movs	r3, #1
 8003ac8:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  return HAL_OK;
 8003acc:	2000      	movs	r0, #0
 8003ace:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8003ad0:	2001      	movs	r0, #1
}
 8003ad2:	bd10      	pop	{r4, pc}

08003ad4 <HAL_TIM_PWM_Init>:
{
 8003ad4:	b510      	push	{r4, lr}
  if(htim == NULL)
 8003ad6:	4604      	mov	r4, r0
 8003ad8:	b1a0      	cbz	r0, 8003b04 <HAL_TIM_PWM_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 8003ada:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8003ade:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8003ae2:	b91b      	cbnz	r3, 8003aec <HAL_TIM_PWM_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8003ae4:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_TIM_PWM_MspInit(htim);
 8003ae8:	f003 fb0e 	bl	8007108 <HAL_TIM_PWM_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;  
 8003aec:	2302      	movs	r3, #2
 8003aee:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8003af2:	6820      	ldr	r0, [r4, #0]
 8003af4:	1d21      	adds	r1, r4, #4
 8003af6:	f7ff ff87 	bl	8003a08 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 8003afa:	2301      	movs	r3, #1
 8003afc:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  return HAL_OK;
 8003b00:	2000      	movs	r0, #0
 8003b02:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8003b04:	2001      	movs	r0, #1
}  
 8003b06:	bd10      	pop	{r4, pc}

08003b08 <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003b08:	6a03      	ldr	r3, [r0, #32]
 8003b0a:	f023 0310 	bic.w	r3, r3, #16
 8003b0e:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 8003b10:	6a03      	ldr	r3, [r0, #32]
{
 8003b12:	b570      	push	{r4, r5, r6, lr}
  tmpcr2 = TIMx->CR2;
 8003b14:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8003b16:	6982      	ldr	r2, [r0, #24]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003b18:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003b1a:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003b1e:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003b22:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 8003b24:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003b28:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 8003b2c:	4d0b      	ldr	r5, [pc, #44]	; (8003b5c <TIM_OC2_SetConfig+0x54>)
 8003b2e:	42a8      	cmp	r0, r5
 8003b30:	d10d      	bne.n	8003b4e <TIM_OC2_SetConfig+0x46>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003b32:	68cd      	ldr	r5, [r1, #12]
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003b34:	698e      	ldr	r6, [r1, #24]
    tmpccer &= ~TIM_CCER_CC2NP;
 8003b36:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003b3a:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003b3e:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003b40:	f424 6440 	bic.w	r4, r4, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003b44:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC2NE;
 8003b46:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003b4a:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
  TIMx->CR2 = tmpcr2;
 8003b4e:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8003b50:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8003b52:	684a      	ldr	r2, [r1, #4]
 8003b54:	6382      	str	r2, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 8003b56:	6203      	str	r3, [r0, #32]
 8003b58:	bd70      	pop	{r4, r5, r6, pc}
 8003b5a:	bf00      	nop
 8003b5c:	40010000 	.word	0x40010000

08003b60 <HAL_TIM_PWM_ConfigChannel>:
{
 8003b60:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 8003b62:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8003b66:	2b01      	cmp	r3, #1
{
 8003b68:	4604      	mov	r4, r0
 8003b6a:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(htim);
 8003b6e:	d025      	beq.n	8003bbc <HAL_TIM_PWM_ConfigChannel+0x5c>
 8003b70:	2301      	movs	r3, #1
 8003b72:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
  htim->State = HAL_TIM_STATE_BUSY;
 8003b76:	f884 0039 	strb.w	r0, [r4, #57]	; 0x39
  switch (Channel)
 8003b7a:	2a0c      	cmp	r2, #12
 8003b7c:	d818      	bhi.n	8003bb0 <HAL_TIM_PWM_ConfigChannel+0x50>
 8003b7e:	e8df f002 	tbb	[pc, r2]
 8003b82:	1707      	.short	0x1707
 8003b84:	171e1717 	.word	0x171e1717
 8003b88:	172f1717 	.word	0x172f1717
 8003b8c:	1717      	.short	0x1717
 8003b8e:	40          	.byte	0x40
 8003b8f:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003b90:	6820      	ldr	r0, [r4, #0]
 8003b92:	f7ff fe13 	bl	80037bc <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003b96:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003b98:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003b9a:	699a      	ldr	r2, [r3, #24]
 8003b9c:	f042 0208 	orr.w	r2, r2, #8
 8003ba0:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003ba2:	699a      	ldr	r2, [r3, #24]
 8003ba4:	f022 0204 	bic.w	r2, r2, #4
 8003ba8:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003baa:	699a      	ldr	r2, [r3, #24]
 8003bac:	430a      	orrs	r2, r1
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003bae:	619a      	str	r2, [r3, #24]
  htim->State = HAL_TIM_STATE_READY;
 8003bb0:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 8003bb2:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8003bb4:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UNLOCK(htim);
 8003bb8:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
}
 8003bbc:	bd38      	pop	{r3, r4, r5, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003bbe:	6820      	ldr	r0, [r4, #0]
 8003bc0:	f7ff ffa2 	bl	8003b08 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003bc4:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003bc6:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003bc8:	699a      	ldr	r2, [r3, #24]
 8003bca:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003bce:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003bd0:	699a      	ldr	r2, [r3, #24]
 8003bd2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003bd6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003bd8:	699a      	ldr	r2, [r3, #24]
 8003bda:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8003bde:	e7e6      	b.n	8003bae <HAL_TIM_PWM_ConfigChannel+0x4e>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003be0:	6820      	ldr	r0, [r4, #0]
 8003be2:	f7ff fe13 	bl	800380c <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003be6:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;  
 8003be8:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003bea:	69da      	ldr	r2, [r3, #28]
 8003bec:	f042 0208 	orr.w	r2, r2, #8
 8003bf0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003bf2:	69da      	ldr	r2, [r3, #28]
 8003bf4:	f022 0204 	bic.w	r2, r2, #4
 8003bf8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;  
 8003bfa:	69da      	ldr	r2, [r3, #28]
 8003bfc:	430a      	orrs	r2, r1
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;  
 8003bfe:	61da      	str	r2, [r3, #28]
    break;
 8003c00:	e7d6      	b.n	8003bb0 <HAL_TIM_PWM_ConfigChannel+0x50>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003c02:	6820      	ldr	r0, [r4, #0]
 8003c04:	f7ff fe2c 	bl	8003860 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003c08:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;  
 8003c0a:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003c0c:	69da      	ldr	r2, [r3, #28]
 8003c0e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003c12:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003c14:	69da      	ldr	r2, [r3, #28]
 8003c16:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003c1a:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;  
 8003c1c:	69da      	ldr	r2, [r3, #28]
 8003c1e:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8003c22:	e7ec      	b.n	8003bfe <HAL_TIM_PWM_ConfigChannel+0x9e>

08003c24 <TIM_CCxChannelCmd>:
  TIMx->CCER &= ~tmp;
 8003c24:	6a03      	ldr	r3, [r0, #32]
{
 8003c26:	b510      	push	{r4, lr}
  tmp = TIM_CCER_CC1E << Channel;
 8003c28:	2401      	movs	r4, #1
 8003c2a:	408c      	lsls	r4, r1
  TIMx->CCER &= ~tmp;
 8003c2c:	ea23 0304 	bic.w	r3, r3, r4
 8003c30:	6203      	str	r3, [r0, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << Channel);
 8003c32:	6a03      	ldr	r3, [r0, #32]
 8003c34:	408a      	lsls	r2, r1
 8003c36:	431a      	orrs	r2, r3
 8003c38:	6202      	str	r2, [r0, #32]
 8003c3a:	bd10      	pop	{r4, pc}

08003c3c <HAL_TIM_PWM_Start>:
{
 8003c3c:	b510      	push	{r4, lr}
 8003c3e:	4604      	mov	r4, r0
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003c40:	2201      	movs	r2, #1
 8003c42:	6800      	ldr	r0, [r0, #0]
 8003c44:	f7ff ffee 	bl	8003c24 <TIM_CCxChannelCmd>
  if(IS_TIM_ADVANCED_INSTANCE(htim->Instance) != RESET)  
 8003c48:	6823      	ldr	r3, [r4, #0]
 8003c4a:	4a06      	ldr	r2, [pc, #24]	; (8003c64 <HAL_TIM_PWM_Start+0x28>)
 8003c4c:	4293      	cmp	r3, r2
    __HAL_TIM_MOE_ENABLE(htim);
 8003c4e:	bf02      	ittt	eq
 8003c50:	6c5a      	ldreq	r2, [r3, #68]	; 0x44
 8003c52:	f442 4200 	orreq.w	r2, r2, #32768	; 0x8000
 8003c56:	645a      	streq	r2, [r3, #68]	; 0x44
  __HAL_TIM_ENABLE(htim);
 8003c58:	681a      	ldr	r2, [r3, #0]
 8003c5a:	f042 0201 	orr.w	r2, r2, #1
 8003c5e:	601a      	str	r2, [r3, #0]
} 
 8003c60:	2000      	movs	r0, #0
 8003c62:	bd10      	pop	{r4, pc}
 8003c64:	40010000 	.word	0x40010000

08003c68 <HAL_TIMEx_MasterConfigSynchronization>:
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
  
  __HAL_LOCK(htim);
 8003c68:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8003c6c:	2b01      	cmp	r3, #1
{
 8003c6e:	b510      	push	{r4, lr}
 8003c70:	f04f 0302 	mov.w	r3, #2
  __HAL_LOCK(htim);
 8003c74:	d018      	beq.n	8003ca8 <HAL_TIMEx_MasterConfigSynchronization+0x40>
  
  htim->State = HAL_TIM_STATE_BUSY;
 8003c76:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8003c7a:	6803      	ldr	r3, [r0, #0]
  /* Select the TRGO source */
  htim->Instance->CR2 |= sMasterConfig->MasterOutputTrigger;
 8003c7c:	680c      	ldr	r4, [r1, #0]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8003c7e:	685a      	ldr	r2, [r3, #4]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8003c80:	6849      	ldr	r1, [r1, #4]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8003c82:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8003c86:	605a      	str	r2, [r3, #4]
  htim->Instance->CR2 |= sMasterConfig->MasterOutputTrigger;
 8003c88:	685a      	ldr	r2, [r3, #4]
 8003c8a:	4322      	orrs	r2, r4
 8003c8c:	605a      	str	r2, [r3, #4]
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 8003c8e:	689a      	ldr	r2, [r3, #8]
 8003c90:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003c94:	609a      	str	r2, [r3, #8]
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8003c96:	689a      	ldr	r2, [r3, #8]
 8003c98:	430a      	orrs	r2, r1
 8003c9a:	609a      	str	r2, [r3, #8]
  
  htim->State = HAL_TIM_STATE_READY;
 8003c9c:	2301      	movs	r3, #1
 8003c9e:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  
  __HAL_UNLOCK(htim);
 8003ca2:	2300      	movs	r3, #0
 8003ca4:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  __HAL_LOCK(htim);
 8003ca8:	4618      	mov	r0, r3
  
  return HAL_OK;
} 
 8003caa:	bd10      	pop	{r4, pc}

08003cac <HAL_TIMEx_CommutationCallback>:
 8003cac:	4770      	bx	lr

08003cae <HAL_TIMEx_BreakCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003cae:	4770      	bx	lr

08003cb0 <USB_CoreInit>:
  * @param  cfg  pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8003cb0:	b084      	sub	sp, #16
 8003cb2:	b538      	push	{r3, r4, r5, lr}
 8003cb4:	ad05      	add	r5, sp, #20
 8003cb6:	e885 000e 	stmia.w	r5, {r1, r2, r3}
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8003cba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003cbc:	2b01      	cmp	r3, #1
{
 8003cbe:	4604      	mov	r4, r0
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8003cc0:	d126      	bne.n	8003d10 <USB_CoreInit+0x60>
  {
    
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8003cc2:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8003cc4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003cc8:	6383      	str	r3, [r0, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8003cca:	68c3      	ldr	r3, [r0, #12]
 8003ccc:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8003cd0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003cd4:	60c3      	str	r3, [r0, #12]
   
    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8003cd6:	68c3      	ldr	r3, [r0, #12]
 8003cd8:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8003cdc:	60c3      	str	r3, [r0, #12]
    if(cfg.use_external_vbus == 1U)
 8003cde:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8003ce0:	2b01      	cmp	r3, #1
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8003ce2:	bf02      	ittt	eq
 8003ce4:	68c3      	ldreq	r3, [r0, #12]
 8003ce6:	f443 1380 	orreq.w	r3, r3, #1048576	; 0x100000
 8003cea:	60c3      	streq	r3, [r0, #12]
    }
    /* Reset after a PHY select  */
    USB_CoreReset(USBx); 
 8003cec:	f000 fbde 	bl	80044ac <USB_CoreReset>
    
    /* Deactivate the power down*/
    USBx->GCCFG = USB_OTG_GCCFG_PWRDWN;
  }
 
  if(cfg.dma_enable == ENABLE)
 8003cf0:	9b08      	ldr	r3, [sp, #32]
 8003cf2:	2b01      	cmp	r3, #1
 8003cf4:	d107      	bne.n	8003d06 <USB_CoreInit+0x56>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8003cf6:	68a3      	ldr	r3, [r4, #8]
 8003cf8:	f043 0306 	orr.w	r3, r3, #6
 8003cfc:	60a3      	str	r3, [r4, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8003cfe:	68a3      	ldr	r3, [r4, #8]
 8003d00:	f043 0320 	orr.w	r3, r3, #32
 8003d04:	60a3      	str	r3, [r4, #8]
  }  

  return HAL_OK;
}
 8003d06:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003d0a:	2000      	movs	r0, #0
 8003d0c:	b004      	add	sp, #16
 8003d0e:	4770      	bx	lr
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8003d10:	68c3      	ldr	r3, [r0, #12]
 8003d12:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003d16:	60c3      	str	r3, [r0, #12]
    USB_CoreReset(USBx);
 8003d18:	f000 fbc8 	bl	80044ac <USB_CoreReset>
    USBx->GCCFG = USB_OTG_GCCFG_PWRDWN;
 8003d1c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003d20:	63a3      	str	r3, [r4, #56]	; 0x38
 8003d22:	e7e5      	b.n	8003cf0 <USB_CoreInit+0x40>

08003d24 <USB_EnableGlobalInt>:
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8003d24:	6883      	ldr	r3, [r0, #8]
 8003d26:	f043 0301 	orr.w	r3, r3, #1
 8003d2a:	6083      	str	r3, [r0, #8]
  return HAL_OK;
}
 8003d2c:	2000      	movs	r0, #0
 8003d2e:	4770      	bx	lr

08003d30 <USB_DisableGlobalInt>:
  * @param  USBx  Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8003d30:	6883      	ldr	r3, [r0, #8]
 8003d32:	f023 0301 	bic.w	r3, r3, #1
 8003d36:	6083      	str	r3, [r0, #8]
  return HAL_OK;
}
 8003d38:	2000      	movs	r0, #0
 8003d3a:	4770      	bx	lr

08003d3c <USB_SetCurrentMode>:
  *            @arg USB_OTG_HOST_MODE: Host mode
  *            @arg USB_OTG_DRD_MODE: Dual Role Device mode  
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx , USB_OTG_ModeTypeDef mode)
{
 8003d3c:	b508      	push	{r3, lr}
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD); 
 8003d3e:	68c3      	ldr	r3, [r0, #12]
  
  if ( mode == USB_OTG_HOST_MODE)
 8003d40:	2901      	cmp	r1, #1
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD); 
 8003d42:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8003d46:	60c3      	str	r3, [r0, #12]
  if ( mode == USB_OTG_HOST_MODE)
 8003d48:	d108      	bne.n	8003d5c <USB_SetCurrentMode+0x20>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD; 
 8003d4a:	68c3      	ldr	r3, [r0, #12]
 8003d4c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8003d50:	60c3      	str	r3, [r0, #12]
  }
  else if ( mode == USB_OTG_DEVICE_MODE)
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD; 
  }
  HAL_Delay(50U);
 8003d52:	2032      	movs	r0, #50	; 0x32
 8003d54:	f7fd fb20 	bl	8001398 <HAL_Delay>
  
  return HAL_OK;
}
 8003d58:	2000      	movs	r0, #0
 8003d5a:	bd08      	pop	{r3, pc}
  else if ( mode == USB_OTG_DEVICE_MODE)
 8003d5c:	2900      	cmp	r1, #0
 8003d5e:	d1f8      	bne.n	8003d52 <USB_SetCurrentMode+0x16>
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD; 
 8003d60:	68c3      	ldr	r3, [r0, #12]
 8003d62:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8003d66:	60c3      	str	r3, [r0, #12]
 8003d68:	e7f3      	b.n	8003d52 <USB_SetCurrentMode+0x16>
	...

08003d6c <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit (USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8003d6c:	b084      	sub	sp, #16
 8003d6e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003d72:	4604      	mov	r4, r0
 8003d74:	a807      	add	r0, sp, #28
 8003d76:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 8003d7a:	9e11      	ldr	r6, [sp, #68]	; 0x44
 8003d7c:	9f0a      	ldr	r7, [sp, #40]	; 0x28
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
  }
#else
  if (cfg.vbus_sensing_enable == 0U)
  {
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8003d7e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003d80:	4688      	mov	r8, r1
  if (cfg.vbus_sensing_enable == 0U)
 8003d82:	b9a6      	cbnz	r6, 8003dae <USB_DevInit+0x42>
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8003d84:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003d88:	63a3      	str	r3, [r4, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
  }
#endif /* STM32F446xx || STM32F469xx || STM32F479xx || STM32F412Zx || STM32F412Rx || STM32F412Vx || STM32F412Cx || STM32F413xx || STM32F423xx  */
  
  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8003d8a:	2300      	movs	r3, #0
 8003d8c:	f8c4 3e00 	str.w	r3, [r4, #3584]	; 0xe00
  
  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8003d90:	f8d4 3800 	ldr.w	r3, [r4, #2048]	; 0x800
 8003d94:	f8c4 3800 	str.w	r3, [r4, #2048]	; 0x800
  
  if(cfg.phy_itface  == USB_OTG_ULPI_PHY)
 8003d98:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8003d9a:	2b01      	cmp	r3, #1
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8003d9c:	f504 6500 	add.w	r5, r4, #2048	; 0x800
  if(cfg.phy_itface  == USB_OTG_ULPI_PHY)
 8003da0:	d15e      	bne.n	8003e60 <USB_DevInit+0xf4>
  {
    if(cfg.speed == USB_OTG_SPEED_HIGH)
 8003da2:	9909      	ldr	r1, [sp, #36]	; 0x24
 8003da4:	b939      	cbnz	r1, 8003db6 <USB_DevInit+0x4a>
    }
  }
  else
  {
    /* Set Full speed phy */
    USB_SetDevSpeed (USBx , USB_OTG_SPEED_FULL);
 8003da6:	4620      	mov	r0, r4
 8003da8:	f000 f89e 	bl	8003ee8 <USB_SetDevSpeed>
 8003dac:	e007      	b.n	8003dbe <USB_DevInit+0x52>
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8003dae:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8003db2:	63a3      	str	r3, [r4, #56]	; 0x38
 8003db4:	e7e9      	b.n	8003d8a <USB_DevInit+0x1e>
      USB_SetDevSpeed (USBx , USB_OTG_SPEED_HIGH_IN_FULL);
 8003db6:	4619      	mov	r1, r3
 8003db8:	4620      	mov	r0, r4
 8003dba:	f000 f895 	bl	8003ee8 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  USB_FlushTxFifo(USBx , 0x10U); /* all Tx FIFOs */
 8003dbe:	2110      	movs	r1, #16
 8003dc0:	4620      	mov	r0, r4
 8003dc2:	f000 f86f 	bl	8003ea4 <USB_FlushTxFifo>
  USB_FlushRxFifo(USBx);
 8003dc6:	4620      	mov	r0, r4
 8003dc8:	f000 f87e 	bl	8003ec8 <USB_FlushRxFifo>
  
  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8003dcc:	2300      	movs	r3, #0
  USBx_DEVICE->DOEPMSK = 0U;
  USBx_DEVICE->DAINT = 0xFFFFFFFFU;
 8003dce:	f04f 32ff 	mov.w	r2, #4294967295
  USBx_DEVICE->DIEPMSK = 0U;
 8003dd2:	612b      	str	r3, [r5, #16]
 8003dd4:	4619      	mov	r1, r3
  USBx_DEVICE->DOEPMSK = 0U;
 8003dd6:	616b      	str	r3, [r5, #20]
  
  for (i = 0U; i < cfg.dev_endpoints; i++)
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
    {
      USBx_INEP(i)->DIEPCTL = (USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK);
 8003dd8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  USBx_DEVICE->DAINT = 0xFFFFFFFFU;
 8003ddc:	61aa      	str	r2, [r5, #24]
    {
      USBx_INEP(i)->DIEPCTL = 0U;
    }
    
    USBx_INEP(i)->DIEPTSIZ = 0U;
    USBx_INEP(i)->DIEPINT  = 0xFFU;
 8003dde:	f04f 0eff 	mov.w	lr, #255	; 0xff
  USBx_DEVICE->DAINTMSK = 0U;
 8003de2:	61eb      	str	r3, [r5, #28]
 8003de4:	f504 6210 	add.w	r2, r4, #2304	; 0x900
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003de8:	4543      	cmp	r3, r8
 8003dea:	d13b      	bne.n	8003e64 <USB_DevInit+0xf8>
 8003dec:	2100      	movs	r1, #0
 8003dee:	f504 6230 	add.w	r2, r4, #2816	; 0xb00
 8003df2:	4608      	mov	r0, r1
  
  for (i = 0U; i < cfg.dev_endpoints; i++)
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
    {
      USBx_OUTEP(i)->DOEPCTL = (USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK);
 8003df4:	f04f 4e90 	mov.w	lr, #1207959552	; 0x48000000
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
    }
    
    USBx_OUTEP(i)->DOEPTSIZ = 0U;
    USBx_OUTEP(i)->DOEPINT  = 0xFFU;
 8003df8:	f04f 0cff 	mov.w	ip, #255	; 0xff
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003dfc:	428b      	cmp	r3, r1
 8003dfe:	d13e      	bne.n	8003e7e <USB_DevInit+0x112>
  }
  
  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8003e00:	692b      	ldr	r3, [r5, #16]
  
  if (cfg.dma_enable == 1U)
 8003e02:	2f01      	cmp	r7, #1
  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8003e04:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003e08:	612b      	str	r3, [r5, #16]
  if (cfg.dma_enable == 1U)
 8003e0a:	d108      	bne.n	8003e1e <USB_DevInit+0xb2>
  {
    /*Set threshold parameters */
    USBx_DEVICE->DTHRCTL = (USB_OTG_DTHRCTL_TXTHRLEN_6 | USB_OTG_DTHRCTL_RXTHRLEN_6);
 8003e0c:	4b23      	ldr	r3, [pc, #140]	; (8003e9c <USB_DevInit+0x130>)
 8003e0e:	632b      	str	r3, [r5, #48]	; 0x30
    USBx_DEVICE->DTHRCTL |= (USB_OTG_DTHRCTL_RXTHREN | USB_OTG_DTHRCTL_ISOTHREN | USB_OTG_DTHRCTL_NONISOTHREN);
 8003e10:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8003e12:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003e16:	f043 0303 	orr.w	r3, r3, #3
 8003e1a:	632b      	str	r3, [r5, #48]	; 0x30
    
    i= USBx_DEVICE->DTHRCTL;
 8003e1c:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  }
  
  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8003e1e:	2300      	movs	r3, #0
 8003e20:	61a3      	str	r3, [r4, #24]
  
  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8003e22:	f06f 4380 	mvn.w	r3, #1073741824	; 0x40000000
 8003e26:	6163      	str	r3, [r4, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == DISABLE)
 8003e28:	b91f      	cbnz	r7, 8003e32 <USB_DevInit+0xc6>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM; 
 8003e2a:	69a3      	ldr	r3, [r4, #24]
 8003e2c:	f043 0310 	orr.w	r3, r3, #16
 8003e30:	61a3      	str	r3, [r4, #24]
  }
  
  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |\
 8003e32:	69a2      	ldr	r2, [r4, #24]
 8003e34:	4b1a      	ldr	r3, [pc, #104]	; (8003ea0 <USB_DevInit+0x134>)
 8003e36:	4313      	orrs	r3, r2
 8003e38:	61a3      	str	r3, [r4, #24]
                    USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |\
                    USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM|\
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM);
  
  if(cfg.Sof_enable)
 8003e3a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003e3c:	b11b      	cbz	r3, 8003e46 <USB_DevInit+0xda>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8003e3e:	69a3      	ldr	r3, [r4, #24]
 8003e40:	f043 0308 	orr.w	r3, r3, #8
 8003e44:	61a3      	str	r3, [r4, #24]
  }

  if (cfg.vbus_sensing_enable == ENABLE)
 8003e46:	2e01      	cmp	r6, #1
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT); 
 8003e48:	bf01      	itttt	eq
 8003e4a:	69a3      	ldreq	r3, [r4, #24]
 8003e4c:	f043 4380 	orreq.w	r3, r3, #1073741824	; 0x40000000
 8003e50:	f043 0304 	orreq.w	r3, r3, #4
 8003e54:	61a3      	streq	r3, [r4, #24]
  }
  
  return HAL_OK;
}
 8003e56:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003e5a:	2000      	movs	r0, #0
 8003e5c:	b004      	add	sp, #16
 8003e5e:	4770      	bx	lr
    USB_SetDevSpeed (USBx , USB_OTG_SPEED_FULL);
 8003e60:	2103      	movs	r1, #3
 8003e62:	e7a0      	b.n	8003da6 <USB_DevInit+0x3a>
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8003e64:	f8d2 c000 	ldr.w	ip, [r2]
 8003e68:	f1bc 0f00 	cmp.w	ip, #0
      USBx_INEP(i)->DIEPCTL = (USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK);
 8003e6c:	bfb4      	ite	lt
 8003e6e:	6010      	strlt	r0, [r2, #0]
      USBx_INEP(i)->DIEPCTL = 0U;
 8003e70:	6011      	strge	r1, [r2, #0]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003e72:	3301      	adds	r3, #1
    USBx_INEP(i)->DIEPTSIZ = 0U;
 8003e74:	6111      	str	r1, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFFU;
 8003e76:	f8c2 e008 	str.w	lr, [r2, #8]
 8003e7a:	3220      	adds	r2, #32
 8003e7c:	e7b4      	b.n	8003de8 <USB_DevInit+0x7c>
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8003e7e:	f8d2 8000 	ldr.w	r8, [r2]
 8003e82:	f1b8 0f00 	cmp.w	r8, #0
      USBx_OUTEP(i)->DOEPCTL = (USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK);
 8003e86:	bfb4      	ite	lt
 8003e88:	f8c2 e000 	strlt.w	lr, [r2]
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8003e8c:	6010      	strge	r0, [r2, #0]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003e8e:	3101      	adds	r1, #1
    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8003e90:	6110      	str	r0, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFFU;
 8003e92:	f8c2 c008 	str.w	ip, [r2, #8]
 8003e96:	3220      	adds	r2, #32
 8003e98:	e7b0      	b.n	8003dfc <USB_DevInit+0x90>
 8003e9a:	bf00      	nop
 8003e9c:	00800100 	.word	0x00800100
 8003ea0:	803c3800 	.word	0x803c3800

08003ea4 <USB_FlushTxFifo>:
  */
HAL_StatusTypeDef USB_FlushTxFifo (USB_OTG_GlobalTypeDef *USBx, uint32_t num )
{
  uint32_t count = 0;
  
  USBx->GRSTCTL = ( USB_OTG_GRSTCTL_TXFFLSH |(uint32_t)( num << 6)); 
 8003ea4:	0189      	lsls	r1, r1, #6
 8003ea6:	f041 0120 	orr.w	r1, r1, #32
 8003eaa:	4a06      	ldr	r2, [pc, #24]	; (8003ec4 <USB_FlushTxFifo+0x20>)
 8003eac:	6101      	str	r1, [r0, #16]
  
  do
  {
    if (++count > 200000)
 8003eae:	3a01      	subs	r2, #1
 8003eb0:	d005      	beq.n	8003ebe <USB_FlushTxFifo+0x1a>
    {
      return HAL_TIMEOUT;
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8003eb2:	6903      	ldr	r3, [r0, #16]
 8003eb4:	f013 0320 	ands.w	r3, r3, #32
 8003eb8:	d1f9      	bne.n	8003eae <USB_FlushTxFifo+0xa>
  
  return HAL_OK;
 8003eba:	4618      	mov	r0, r3
 8003ebc:	4770      	bx	lr
      return HAL_TIMEOUT;
 8003ebe:	2003      	movs	r0, #3
}
 8003ec0:	4770      	bx	lr
 8003ec2:	bf00      	nop
 8003ec4:	00030d41 	.word	0x00030d41

08003ec8 <USB_FlushRxFifo>:
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
  uint32_t count = 0;
  
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8003ec8:	2310      	movs	r3, #16
 8003eca:	4a06      	ldr	r2, [pc, #24]	; (8003ee4 <USB_FlushRxFifo+0x1c>)
 8003ecc:	6103      	str	r3, [r0, #16]
  
  do
  {
    if (++count > 200000)
 8003ece:	3a01      	subs	r2, #1
 8003ed0:	d005      	beq.n	8003ede <USB_FlushRxFifo+0x16>
    {
      return HAL_TIMEOUT;
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8003ed2:	6903      	ldr	r3, [r0, #16]
 8003ed4:	f013 0310 	ands.w	r3, r3, #16
 8003ed8:	d1f9      	bne.n	8003ece <USB_FlushRxFifo+0x6>
  
  return HAL_OK;
 8003eda:	4618      	mov	r0, r3
 8003edc:	4770      	bx	lr
      return HAL_TIMEOUT;
 8003ede:	2003      	movs	r0, #3
}
 8003ee0:	4770      	bx	lr
 8003ee2:	bf00      	nop
 8003ee4:	00030d41 	.word	0x00030d41

08003ee8 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_LOW: Low speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx , uint8_t speed)
{
  USBx_DEVICE->DCFG |= speed;
 8003ee8:	f8d0 3800 	ldr.w	r3, [r0, #2048]	; 0x800
 8003eec:	4319      	orrs	r1, r3
 8003eee:	f8c0 1800 	str.w	r1, [r0, #2048]	; 0x800
  return HAL_OK;
}
 8003ef2:	2000      	movs	r0, #0
 8003ef4:	4770      	bx	lr

08003ef6 <USB_GetDevSpeed>:
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
  uint8_t speed = 0U;
  
  if((USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD) == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8003ef6:	f500 6200 	add.w	r2, r0, #2048	; 0x800
 8003efa:	f8d0 0808 	ldr.w	r0, [r0, #2056]	; 0x808
 8003efe:	f010 0006 	ands.w	r0, r0, #6
 8003f02:	d012      	beq.n	8003f2a <USB_GetDevSpeed+0x34>
  {
    speed = USB_OTG_SPEED_HIGH;
  }
  else if (((USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD) == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ)||
 8003f04:	6893      	ldr	r3, [r2, #8]
 8003f06:	f003 0306 	and.w	r3, r3, #6
 8003f0a:	2b02      	cmp	r3, #2
 8003f0c:	d00c      	beq.n	8003f28 <USB_GetDevSpeed+0x32>
           ((USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD) == DSTS_ENUMSPD_FS_PHY_48MHZ))
 8003f0e:	6893      	ldr	r3, [r2, #8]
 8003f10:	f003 0306 	and.w	r3, r3, #6
  else if (((USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD) == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ)||
 8003f14:	2b06      	cmp	r3, #6
 8003f16:	d007      	beq.n	8003f28 <USB_GetDevSpeed+0x32>
  {
    speed = USB_OTG_SPEED_FULL;
  }
  else if((USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD) == DSTS_ENUMSPD_LS_PHY_6MHZ)
 8003f18:	6893      	ldr	r3, [r2, #8]
 8003f1a:	f003 0306 	and.w	r3, r3, #6
 8003f1e:	2b04      	cmp	r3, #4
  {
    speed = USB_OTG_SPEED_LOW;
 8003f20:	bf14      	ite	ne
 8003f22:	2000      	movne	r0, #0
 8003f24:	2002      	moveq	r0, #2
 8003f26:	4770      	bx	lr
    speed = USB_OTG_SPEED_FULL;
 8003f28:	2003      	movs	r0, #3
  }
  
  return speed;
}
 8003f2a:	4770      	bx	lr

08003f2c <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8003f2c:	b530      	push	{r4, r5, lr}
  if (ep->is_in == 1U)
 8003f2e:	784b      	ldrb	r3, [r1, #1]
 8003f30:	780c      	ldrb	r4, [r1, #0]
  {
   USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & ((1U << (ep->num)));
 8003f32:	f8d0 581c 	ldr.w	r5, [r0, #2076]	; 0x81c
 8003f36:	f500 6200 	add.w	r2, r0, #2048	; 0x800
  if (ep->is_in == 1U)
 8003f3a:	2b01      	cmp	r3, #1
 8003f3c:	d11b      	bne.n	8003f76 <USB_ActivateEndpoint+0x4a>
   USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & ((1U << (ep->num)));
 8003f3e:	40a3      	lsls	r3, r4
 8003f40:	b29b      	uxth	r3, r3
 8003f42:	432b      	orrs	r3, r5
   
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8003f44:	f500 6010 	add.w	r0, r0, #2304	; 0x900
   USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & ((1U << (ep->num)));
 8003f48:	61d3      	str	r3, [r2, #28]
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8003f4a:	eb00 1344 	add.w	r3, r0, r4, lsl #5
 8003f4e:	681a      	ldr	r2, [r3, #0]
 8003f50:	0412      	lsls	r2, r2, #16
 8003f52:	d40e      	bmi.n	8003f72 <USB_ActivateEndpoint+0x46>
    {
      USBx_INEP(ep->num)->DIEPCTL |= ((ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ ) | (ep->type << 18U) |\
 8003f54:	688a      	ldr	r2, [r1, #8]
 8003f56:	78c8      	ldrb	r0, [r1, #3]
 8003f58:	681d      	ldr	r5, [r3, #0]
 8003f5a:	f3c2 020a 	ubfx	r2, r2, #0, #11
 8003f5e:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8003f62:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003f66:	ea42 4080 	orr.w	r0, r2, r0, lsl #18
 8003f6a:	ea40 5084 	orr.w	r0, r0, r4, lsl #22
 8003f6e:	4328      	orrs	r0, r5
 8003f70:	6018      	str	r0, [r3, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= ((ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ ) | (ep->type << 18U) |\
       (USB_OTG_DIEPCTL_SD0PID_SEVNFRM)| (USB_OTG_DOEPCTL_USBAEP));
    } 
  }
  return HAL_OK;
}
 8003f72:	2000      	movs	r0, #0
 8003f74:	bd30      	pop	{r4, r5, pc}
     USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((1U << (ep->num)) << 16U);
 8003f76:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003f7a:	40a3      	lsls	r3, r4
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8003f7c:	f500 6030 	add.w	r0, r0, #2816	; 0xb00
     USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((1U << (ep->num)) << 16U);
 8003f80:	432b      	orrs	r3, r5
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8003f82:	eb00 1044 	add.w	r0, r0, r4, lsl #5
     USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((1U << (ep->num)) << 16U);
 8003f86:	61d3      	str	r3, [r2, #28]
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8003f88:	6803      	ldr	r3, [r0, #0]
 8003f8a:	041b      	lsls	r3, r3, #16
 8003f8c:	d4f1      	bmi.n	8003f72 <USB_ActivateEndpoint+0x46>
      USBx_OUTEP(ep->num)->DOEPCTL |= ((ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ ) | (ep->type << 18U) |\
 8003f8e:	688b      	ldr	r3, [r1, #8]
 8003f90:	78c9      	ldrb	r1, [r1, #3]
 8003f92:	6802      	ldr	r2, [r0, #0]
 8003f94:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003f98:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003f9c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003fa0:	ea43 4381 	orr.w	r3, r3, r1, lsl #18
 8003fa4:	4313      	orrs	r3, r2
 8003fa6:	6003      	str	r3, [r0, #0]
 8003fa8:	e7e3      	b.n	8003f72 <USB_ActivateEndpoint+0x46>

08003faa <USB_DeactivateEndpoint>:
 8003faa:	f000 b801 	b.w	8003fb0 <USB_DeactivateDedicatedEndpoint>
	...

08003fb0 <USB_DeactivateDedicatedEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateDedicatedEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8003fb0:	b570      	push	{r4, r5, r6, lr}
  uint32_t count = 0U;
  
  /* Disable the IN endpoint */
  if (ep->is_in == 1U)
 8003fb2:	784b      	ldrb	r3, [r1, #1]
 8003fb4:	2b01      	cmp	r3, #1
{
 8003fb6:	460e      	mov	r6, r1
 8003fb8:	4605      	mov	r5, r0
 8003fba:	7809      	ldrb	r1, [r1, #0]
 8003fbc:	f04f 0320 	mov.w	r3, #32
  if (ep->is_in == 1U)
 8003fc0:	d126      	bne.n	8004010 <USB_DeactivateDedicatedEndpoint+0x60>
  {
    USBx_INEP(ep->num)->DIEPCTL &= ~USB_OTG_DIEPCTL_USBAEP;  
 8003fc2:	f500 6210 	add.w	r2, r0, #2304	; 0x900
 8003fc6:	fb13 2301 	smlabb	r3, r3, r1, r2
 8003fca:	681a      	ldr	r2, [r3, #0]
 8003fcc:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003fd0:	601a      	str	r2, [r3, #0]
    
    /* sets the NAK bit for the IN endpoint */
    USBx_INEP(ep->num)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8003fd2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003fd6:	601a      	str	r2, [r3, #0]
    
    /* Disable IN endpoint */
    USBx_INEP(ep->num)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS;
 8003fd8:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8003fdc:	601a      	str	r2, [r3, #0]
 8003fde:	4a1f      	ldr	r2, [pc, #124]	; (800405c <USB_DeactivateDedicatedEndpoint+0xac>)
    
    do
    {
      if (++count > 200000U)
 8003fe0:	3a01      	subs	r2, #1
 8003fe2:	d101      	bne.n	8003fe8 <USB_DeactivateDedicatedEndpoint+0x38>
      {
        return HAL_TIMEOUT;
 8003fe4:	2003      	movs	r0, #3
 8003fe6:	bd70      	pop	{r4, r5, r6, pc}
      }
    }
    
    /*Wait for  EPDISD endpoint disabled interrupt*/ 
    while ((USBx_INEP(ep->num)->DIEPINT & USB_OTG_DIEPCTL_EPDIS) == USB_OTG_DIEPCTL_EPDIS);
 8003fe8:	689c      	ldr	r4, [r3, #8]
 8003fea:	f014 4480 	ands.w	r4, r4, #1073741824	; 0x40000000
 8003fee:	d1f7      	bne.n	8003fe0 <USB_DeactivateDedicatedEndpoint+0x30>
    
    
    /* Flush any data remaining in the TxFIFO */
    USB_FlushTxFifo(USBx , 0x10U);
 8003ff0:	2110      	movs	r1, #16
 8003ff2:	4628      	mov	r0, r5
 8003ff4:	f7ff ff56 	bl	8003ea4 <USB_FlushTxFifo>
    
    /* Disable endpoint interrupts */
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & ((1U << (ep->num))));   
 8003ff8:	7831      	ldrb	r1, [r6, #0]
 8003ffa:	f8d5 281c 	ldr.w	r2, [r5, #2076]	; 0x81c
 8003ffe:	2301      	movs	r3, #1
 8004000:	408b      	lsls	r3, r1
 8004002:	b29b      	uxth	r3, r3
 8004004:	ea22 0303 	bic.w	r3, r2, r3
 8004008:	f8c5 381c 	str.w	r3, [r5, #2076]	; 0x81c
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
    
    /* Disable endpoint interrupts */
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((1U << (ep->num)) << 16U));         
  }
  return HAL_OK;
 800400c:	4620      	mov	r0, r4
 800400e:	bd70      	pop	{r4, r5, r6, pc}
    USBx_OUTEP(ep->num)->DOEPCTL &= ~USB_OTG_DOEPCTL_USBAEP;  
 8004010:	f500 6230 	add.w	r2, r0, #2816	; 0xb00
 8004014:	fb13 2301 	smlabb	r3, r3, r1, r2
 8004018:	681a      	ldr	r2, [r3, #0]
 800401a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800401e:	601a      	str	r2, [r3, #0]
    USBx_OUTEP(ep->num)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8004020:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8004024:	601a      	str	r2, [r3, #0]
    USBx_OUTEP(ep->num)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS;
 8004026:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800402a:	601a      	str	r2, [r3, #0]
 800402c:	4a0b      	ldr	r2, [pc, #44]	; (800405c <USB_DeactivateDedicatedEndpoint+0xac>)
      if (++count > 200000U)
 800402e:	3a01      	subs	r2, #1
 8004030:	d0d8      	beq.n	8003fe4 <USB_DeactivateDedicatedEndpoint+0x34>
    while ((USBx_OUTEP(ep->num)->DOEPINT & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS);
 8004032:	6898      	ldr	r0, [r3, #8]
 8004034:	f010 0010 	ands.w	r0, r0, #16
 8004038:	d1f9      	bne.n	800402e <USB_DeactivateDedicatedEndpoint+0x7e>
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 800403a:	f8d5 3804 	ldr.w	r3, [r5, #2052]	; 0x804
 800403e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004042:	f8c5 3804 	str.w	r3, [r5, #2052]	; 0x804
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((1U << (ep->num)) << 16U));         
 8004046:	f8d5 381c 	ldr.w	r3, [r5, #2076]	; 0x81c
 800404a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800404e:	408a      	lsls	r2, r1
 8004050:	ea23 0302 	bic.w	r3, r3, r2
 8004054:	f8c5 381c 	str.w	r3, [r5, #2076]	; 0x81c

}
 8004058:	bd70      	pop	{r4, r5, r6, pc}
 800405a:	bf00      	nop
 800405c:	00030d41 	.word	0x00030d41

08004060 <USB_EPStartXfer>:
  *           0 : DMA feature not used 
  *           1 : DMA feature used  
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx , USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8004060:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  uint16_t pktcnt = 0U;
  
  /* IN endpoint */
  if (ep->is_in == 1U)
 8004062:	784b      	ldrb	r3, [r1, #1]
 8004064:	780c      	ldrb	r4, [r1, #0]
 8004066:	2b01      	cmp	r3, #1
 8004068:	694b      	ldr	r3, [r1, #20]
 800406a:	d177      	bne.n	800415c <USB_EPStartXfer+0xfc>
 800406c:	2620      	movs	r6, #32
 800406e:	f500 6510 	add.w	r5, r0, #2304	; 0x900
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
    {
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT); 
 8004072:	fb16 5404 	smlabb	r4, r6, r4, r5
 8004076:	6926      	ldr	r6, [r4, #16]
    if (ep->xfer_len == 0U)
 8004078:	2b00      	cmp	r3, #0
 800407a:	d138      	bne.n	80040ee <USB_EPStartXfer+0x8e>
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT); 
 800407c:	f026 56ff 	bic.w	r6, r6, #534773760	; 0x1fe00000
 8004080:	f426 16c0 	bic.w	r6, r6, #1572864	; 0x180000
 8004084:	6126      	str	r6, [r4, #16]
      USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19U)) ;
 8004086:	6926      	ldr	r6, [r4, #16]
 8004088:	f446 2600 	orr.w	r6, r6, #524288	; 0x80000
 800408c:	6126      	str	r6, [r4, #16]
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ); 
 800408e:	6926      	ldr	r6, [r4, #16]
 8004090:	0cf6      	lsrs	r6, r6, #19
 8004092:	04f6      	lsls	r6, r6, #19
 8004094:	6126      	str	r6, [r4, #16]
        USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT); 
        USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29U)); 
      }       
    }

    if (dma == 1U)
 8004096:	2a01      	cmp	r2, #1
 8004098:	d150      	bne.n	800413c <USB_EPStartXfer+0xdc>
    {
      USBx_INEP(ep->num)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800409a:	780c      	ldrb	r4, [r1, #0]
 800409c:	690e      	ldr	r6, [r1, #16]
 800409e:	eb05 1444 	add.w	r4, r5, r4, lsl #5
 80040a2:	6166      	str	r6, [r4, #20]
          USBx_DEVICE->DIEPEMPMSK |= 1U << ep->num;
        }
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 80040a4:	78ce      	ldrb	r6, [r1, #3]
 80040a6:	2e01      	cmp	r6, #1
 80040a8:	d10f      	bne.n	80040ca <USB_EPStartXfer+0x6a>
    {
      if ((USBx_DEVICE->DSTS & ( 1U << 8U )) == 0U)
 80040aa:	f8d0 4808 	ldr.w	r4, [r0, #2056]	; 0x808
 80040ae:	780f      	ldrb	r7, [r1, #0]
 80040b0:	f414 7f80 	tst.w	r4, #256	; 0x100
 80040b4:	f04f 0420 	mov.w	r4, #32
      {
        USBx_INEP(ep->num)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80040b8:	fb14 5407 	smlabb	r4, r4, r7, r5
 80040bc:	6827      	ldr	r7, [r4, #0]
 80040be:	bf0c      	ite	eq
 80040c0:	f047 5700 	orreq.w	r7, r7, #536870912	; 0x20000000
      }
      else
      {
        USBx_INEP(ep->num)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80040c4:	f047 5780 	orrne.w	r7, r7, #268435456	; 0x10000000
 80040c8:	6027      	str	r7, [r4, #0]
      }
    } 
    
    /* EP enable, IN data in FIFO */
    USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80040ca:	780f      	ldrb	r7, [r1, #0]
 80040cc:	eb05 1547 	add.w	r5, r5, r7, lsl #5
    
    if (ep->type == EP_TYPE_ISOC)
 80040d0:	2e01      	cmp	r6, #1
    USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80040d2:	682c      	ldr	r4, [r5, #0]
 80040d4:	f044 4404 	orr.w	r4, r4, #2214592512	; 0x84000000
 80040d8:	602c      	str	r4, [r5, #0]
    if (ep->type == EP_TYPE_ISOC)
 80040da:	d105      	bne.n	80040e8 <USB_EPStartXfer+0x88>
    {
      USB_WritePacket(USBx, ep->xfer_buff, ep->num, ep->xfer_len, dma);   
 80040dc:	9200      	str	r2, [sp, #0]
 80040de:	b29b      	uxth	r3, r3
 80040e0:	463a      	mov	r2, r7
 80040e2:	68c9      	ldr	r1, [r1, #12]
 80040e4:	f000 f8ef 	bl	80042c6 <USB_WritePacket>
    }
    /* EP enable */
    USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
  }
  return HAL_OK;
}
 80040e8:	2000      	movs	r0, #0
 80040ea:	b003      	add	sp, #12
 80040ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80040ee:	0cf6      	lsrs	r6, r6, #19
 80040f0:	04f6      	lsls	r6, r6, #19
 80040f2:	6126      	str	r6, [r4, #16]
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT); 
 80040f4:	6926      	ldr	r6, [r4, #16]
      USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket -1U)/ ep->maxpacket) << 19U)) ;
 80040f6:	688f      	ldr	r7, [r1, #8]
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT); 
 80040f8:	f026 56ff 	bic.w	r6, r6, #534773760	; 0x1fe00000
 80040fc:	f426 16c0 	bic.w	r6, r6, #1572864	; 0x180000
 8004100:	6126      	str	r6, [r4, #16]
      USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket -1U)/ ep->maxpacket) << 19U)) ;
 8004102:	19de      	adds	r6, r3, r7
 8004104:	3e01      	subs	r6, #1
 8004106:	fbb6 f7f7 	udiv	r7, r6, r7
 800410a:	4e37      	ldr	r6, [pc, #220]	; (80041e8 <USB_EPStartXfer+0x188>)
 800410c:	f8d4 e010 	ldr.w	lr, [r4, #16]
 8004110:	ea06 46c7 	and.w	r6, r6, r7, lsl #19
 8004114:	ea46 060e 	orr.w	r6, r6, lr
 8004118:	6126      	str	r6, [r4, #16]
      USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len); 
 800411a:	6927      	ldr	r7, [r4, #16]
 800411c:	f3c3 0612 	ubfx	r6, r3, #0, #19
 8004120:	433e      	orrs	r6, r7
 8004122:	6126      	str	r6, [r4, #16]
      if (ep->type == EP_TYPE_ISOC)
 8004124:	78ce      	ldrb	r6, [r1, #3]
 8004126:	2e01      	cmp	r6, #1
 8004128:	d15a      	bne.n	80041e0 <USB_EPStartXfer+0x180>
        USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT); 
 800412a:	6926      	ldr	r6, [r4, #16]
 800412c:	f026 46c0 	bic.w	r6, r6, #1610612736	; 0x60000000
 8004130:	6126      	str	r6, [r4, #16]
        USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29U)); 
 8004132:	6926      	ldr	r6, [r4, #16]
 8004134:	f046 5600 	orr.w	r6, r6, #536870912	; 0x20000000
 8004138:	6126      	str	r6, [r4, #16]
 800413a:	e7ac      	b.n	8004096 <USB_EPStartXfer+0x36>
      if (ep->type != EP_TYPE_ISOC)
 800413c:	78ce      	ldrb	r6, [r1, #3]
 800413e:	2e01      	cmp	r6, #1
 8004140:	d0b3      	beq.n	80040aa <USB_EPStartXfer+0x4a>
        if (ep->xfer_len > 0U)
 8004142:	2b00      	cmp	r3, #0
 8004144:	d0ae      	beq.n	80040a4 <USB_EPStartXfer+0x44>
          USBx_DEVICE->DIEPEMPMSK |= 1U << ep->num;
 8004146:	f891 e000 	ldrb.w	lr, [r1]
 800414a:	f8d0 7834 	ldr.w	r7, [r0, #2100]	; 0x834
 800414e:	2401      	movs	r4, #1
 8004150:	fa04 f40e 	lsl.w	r4, r4, lr
 8004154:	433c      	orrs	r4, r7
 8004156:	f8c0 4834 	str.w	r4, [r0, #2100]	; 0x834
 800415a:	e7a3      	b.n	80040a4 <USB_EPStartXfer+0x44>
    USBx_OUTEP(ep->num)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ); 
 800415c:	f500 6530 	add.w	r5, r0, #2816	; 0xb00
 8004160:	eb05 1444 	add.w	r4, r5, r4, lsl #5
 8004164:	6925      	ldr	r5, [r4, #16]
 8004166:	0ced      	lsrs	r5, r5, #19
 8004168:	04ed      	lsls	r5, r5, #19
 800416a:	6125      	str	r5, [r4, #16]
    USBx_OUTEP(ep->num)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT); 
 800416c:	6925      	ldr	r5, [r4, #16]
 800416e:	f025 55ff 	bic.w	r5, r5, #534773760	; 0x1fe00000
 8004172:	f425 15c0 	bic.w	r5, r5, #1572864	; 0x180000
 8004176:	6125      	str	r5, [r4, #16]
 8004178:	688d      	ldr	r5, [r1, #8]
    if (ep->xfer_len == 0U)
 800417a:	b9fb      	cbnz	r3, 80041bc <USB_EPStartXfer+0x15c>
      USBx_OUTEP(ep->num)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800417c:	6923      	ldr	r3, [r4, #16]
 800417e:	f3c5 0512 	ubfx	r5, r5, #0, #19
 8004182:	431d      	orrs	r5, r3
 8004184:	6125      	str	r5, [r4, #16]
      USBx_OUTEP(ep->num)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19U));
 8004186:	6923      	ldr	r3, [r4, #16]
 8004188:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800418c:	6123      	str	r3, [r4, #16]
    if (dma == 1U)
 800418e:	2a01      	cmp	r2, #1
      USBx_OUTEP(ep->num)->DOEPDMA = (uint32_t)ep->xfer_buff;
 8004190:	bf04      	itt	eq
 8004192:	68cb      	ldreq	r3, [r1, #12]
 8004194:	6163      	streq	r3, [r4, #20]
    if (ep->type == EP_TYPE_ISOC)
 8004196:	78cb      	ldrb	r3, [r1, #3]
 8004198:	2b01      	cmp	r3, #1
 800419a:	d10a      	bne.n	80041b2 <USB_EPStartXfer+0x152>
      if ((USBx_DEVICE->DSTS & ( 1U << 8U )) == 0U)
 800419c:	f8d0 3808 	ldr.w	r3, [r0, #2056]	; 0x808
 80041a0:	f413 7f80 	tst.w	r3, #256	; 0x100
        USBx_OUTEP(ep->num)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 80041a4:	6823      	ldr	r3, [r4, #0]
 80041a6:	bf0c      	ite	eq
 80041a8:	f043 5300 	orreq.w	r3, r3, #536870912	; 0x20000000
        USBx_OUTEP(ep->num)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 80041ac:	f043 5380 	orrne.w	r3, r3, #268435456	; 0x10000000
 80041b0:	6023      	str	r3, [r4, #0]
    USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 80041b2:	6823      	ldr	r3, [r4, #0]
 80041b4:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80041b8:	6023      	str	r3, [r4, #0]
  return HAL_OK;
 80041ba:	e795      	b.n	80040e8 <USB_EPStartXfer+0x88>
      USBx_OUTEP(ep->num)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (pktcnt << 19U));
 80041bc:	4e0a      	ldr	r6, [pc, #40]	; (80041e8 <USB_EPStartXfer+0x188>)
 80041be:	6927      	ldr	r7, [r4, #16]
      pktcnt = (ep->xfer_len + ep->maxpacket -1U)/ ep->maxpacket; 
 80041c0:	442b      	add	r3, r5
 80041c2:	3b01      	subs	r3, #1
 80041c4:	fbb3 f3f5 	udiv	r3, r3, r5
      USBx_OUTEP(ep->num)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (pktcnt << 19U));
 80041c8:	ea06 46c3 	and.w	r6, r6, r3, lsl #19
 80041cc:	433e      	orrs	r6, r7
 80041ce:	6126      	str	r6, [r4, #16]
      USBx_OUTEP(ep->num)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt));
 80041d0:	b29b      	uxth	r3, r3
 80041d2:	6926      	ldr	r6, [r4, #16]
 80041d4:	435d      	muls	r5, r3
 80041d6:	f3c5 0512 	ubfx	r5, r5, #0, #19
 80041da:	4335      	orrs	r5, r6
 80041dc:	6125      	str	r5, [r4, #16]
 80041de:	e7d6      	b.n	800418e <USB_EPStartXfer+0x12e>
    if (dma == 1U)
 80041e0:	2a01      	cmp	r2, #1
 80041e2:	d1ae      	bne.n	8004142 <USB_EPStartXfer+0xe2>
 80041e4:	e759      	b.n	800409a <USB_EPStartXfer+0x3a>
 80041e6:	bf00      	nop
 80041e8:	1ff80000 	.word	0x1ff80000

080041ec <USB_EP0StartXfer>:
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx , USB_OTG_EPTypeDef *ep, uint8_t dma)
{
  /* IN endpoint */
  if (ep->is_in == 1U)
 80041ec:	784b      	ldrb	r3, [r1, #1]
 80041ee:	2b01      	cmp	r3, #1
{
 80041f0:	b570      	push	{r4, r5, r6, lr}
 80041f2:	780b      	ldrb	r3, [r1, #0]
 80041f4:	694d      	ldr	r5, [r1, #20]
  if (ep->is_in == 1U)
 80041f6:	d143      	bne.n	8004280 <USB_EP0StartXfer+0x94>
 80041f8:	2420      	movs	r4, #32
 80041fa:	f500 6610 	add.w	r6, r0, #2304	; 0x900
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
    {
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT); 
 80041fe:	fb14 6303 	smlabb	r3, r4, r3, r6
 8004202:	691c      	ldr	r4, [r3, #16]
    if (ep->xfer_len == 0U)
 8004204:	b9cd      	cbnz	r5, 800423a <USB_EP0StartXfer+0x4e>
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT); 
 8004206:	f024 54ff 	bic.w	r4, r4, #534773760	; 0x1fe00000
 800420a:	f424 14c0 	bic.w	r4, r4, #1572864	; 0x180000
 800420e:	611c      	str	r4, [r3, #16]
      USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19U)) ;
 8004210:	691c      	ldr	r4, [r3, #16]
 8004212:	f444 2400 	orr.w	r4, r4, #524288	; 0x80000
 8004216:	611c      	str	r4, [r3, #16]
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ); 
 8004218:	691c      	ldr	r4, [r3, #16]
 800421a:	0ce4      	lsrs	r4, r4, #19
 800421c:	04e4      	lsls	r4, r4, #19
 800421e:	611c      	str	r4, [r3, #16]
      USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len); 
    
    }
    
    /* EP enable, IN data in FIFO */
    USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);     
 8004220:	780d      	ldrb	r5, [r1, #0]
 8004222:	eb06 1345 	add.w	r3, r6, r5, lsl #5
    
    if (dma == 1)
 8004226:	2a01      	cmp	r2, #1
    USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);     
 8004228:	681c      	ldr	r4, [r3, #0]
 800422a:	f044 4404 	orr.w	r4, r4, #2214592512	; 0x84000000
 800422e:	601c      	str	r4, [r3, #0]
    if (dma == 1)
 8004230:	d11b      	bne.n	800426a <USB_EP0StartXfer+0x7e>
    {
      USBx_INEP(ep->num)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8004232:	690a      	ldr	r2, [r1, #16]
 8004234:	615a      	str	r2, [r3, #20]
    
    /* EP enable */
    USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);    
  }
  return HAL_OK;
}
 8004236:	2000      	movs	r0, #0
 8004238:	bd70      	pop	{r4, r5, r6, pc}
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800423a:	0ce4      	lsrs	r4, r4, #19
 800423c:	04e4      	lsls	r4, r4, #19
 800423e:	611c      	str	r4, [r3, #16]
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT); 
 8004240:	691c      	ldr	r4, [r3, #16]
 8004242:	f024 54ff 	bic.w	r4, r4, #534773760	; 0x1fe00000
 8004246:	f424 14c0 	bic.w	r4, r4, #1572864	; 0x180000
 800424a:	611c      	str	r4, [r3, #16]
      if(ep->xfer_len > ep->maxpacket)
 800424c:	688c      	ldr	r4, [r1, #8]
 800424e:	42a5      	cmp	r5, r4
        ep->xfer_len = ep->maxpacket;
 8004250:	bf88      	it	hi
 8004252:	614c      	strhi	r4, [r1, #20]
      USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19U)) ;
 8004254:	691c      	ldr	r4, [r3, #16]
 8004256:	f444 2400 	orr.w	r4, r4, #524288	; 0x80000
 800425a:	611c      	str	r4, [r3, #16]
      USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len); 
 800425c:	694c      	ldr	r4, [r1, #20]
 800425e:	691d      	ldr	r5, [r3, #16]
 8004260:	f3c4 0412 	ubfx	r4, r4, #0, #19
 8004264:	432c      	orrs	r4, r5
 8004266:	611c      	str	r4, [r3, #16]
 8004268:	e7da      	b.n	8004220 <USB_EP0StartXfer+0x34>
      if (ep->xfer_len > 0U)
 800426a:	694b      	ldr	r3, [r1, #20]
 800426c:	2b00      	cmp	r3, #0
 800426e:	d0e2      	beq.n	8004236 <USB_EP0StartXfer+0x4a>
        USBx_DEVICE->DIEPEMPMSK |= 1U << (ep->num);
 8004270:	f8d0 2834 	ldr.w	r2, [r0, #2100]	; 0x834
 8004274:	2301      	movs	r3, #1
 8004276:	40ab      	lsls	r3, r5
 8004278:	4313      	orrs	r3, r2
 800427a:	f8c0 3834 	str.w	r3, [r0, #2100]	; 0x834
 800427e:	e7da      	b.n	8004236 <USB_EP0StartXfer+0x4a>
    USBx_OUTEP(ep->num)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ); 
 8004280:	f500 6030 	add.w	r0, r0, #2816	; 0xb00
 8004284:	eb00 1043 	add.w	r0, r0, r3, lsl #5
 8004288:	6903      	ldr	r3, [r0, #16]
 800428a:	0cdb      	lsrs	r3, r3, #19
 800428c:	04db      	lsls	r3, r3, #19
 800428e:	6103      	str	r3, [r0, #16]
    USBx_OUTEP(ep->num)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT); 
 8004290:	6903      	ldr	r3, [r0, #16]
 8004292:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8004296:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800429a:	6103      	str	r3, [r0, #16]
 800429c:	688b      	ldr	r3, [r1, #8]
    if (ep->xfer_len > 0U)
 800429e:	b105      	cbz	r5, 80042a2 <USB_EP0StartXfer+0xb6>
      ep->xfer_len = ep->maxpacket;
 80042a0:	614b      	str	r3, [r1, #20]
    USBx_OUTEP(ep->num)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19U));
 80042a2:	6904      	ldr	r4, [r0, #16]
 80042a4:	f444 2400 	orr.w	r4, r4, #524288	; 0x80000
 80042a8:	6104      	str	r4, [r0, #16]
    USBx_OUTEP(ep->num)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket)); 
 80042aa:	6904      	ldr	r4, [r0, #16]
 80042ac:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80042b0:	4323      	orrs	r3, r4
    if (dma == 1U)
 80042b2:	2a01      	cmp	r2, #1
    USBx_OUTEP(ep->num)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket)); 
 80042b4:	6103      	str	r3, [r0, #16]
      USBx_OUTEP(ep->num)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 80042b6:	bf04      	itt	eq
 80042b8:	68cb      	ldreq	r3, [r1, #12]
 80042ba:	6143      	streq	r3, [r0, #20]
    USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);    
 80042bc:	6803      	ldr	r3, [r0, #0]
 80042be:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80042c2:	6003      	str	r3, [r0, #0]
 80042c4:	e7b7      	b.n	8004236 <USB_EP0StartXfer+0x4a>

080042c6 <USB_WritePacket>:
  *           0 : DMA feature not used 
  *           1 : DMA feature used  
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src, uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 80042c6:	b510      	push	{r4, lr}
 80042c8:	f89d 4008 	ldrb.w	r4, [sp, #8]
  uint32_t count32b = 0U , i = 0U;
  
  if (dma == 0U)
 80042cc:	b94c      	cbnz	r4, 80042e2 <USB_WritePacket+0x1c>
  {
    count32b =  (len + 3U) / 4U;
 80042ce:	3303      	adds	r3, #3
    for (i = 0U; i < count32b; i++, src += 4U)
    {
      USBx_DFIFO(ch_ep_num) = *((__packed uint32_t *)src);
 80042d0:	f500 5080 	add.w	r0, r0, #4096	; 0x1000
 80042d4:	f023 0303 	bic.w	r3, r3, #3
 80042d8:	eb00 3202 	add.w	r2, r0, r2, lsl #12
 80042dc:	440b      	add	r3, r1
    for (i = 0U; i < count32b; i++, src += 4U)
 80042de:	4299      	cmp	r1, r3
 80042e0:	d101      	bne.n	80042e6 <USB_WritePacket+0x20>
    }
  }
  return HAL_OK;
}
 80042e2:	2000      	movs	r0, #0
 80042e4:	bd10      	pop	{r4, pc}
      USBx_DFIFO(ch_ep_num) = *((__packed uint32_t *)src);
 80042e6:	f851 0b04 	ldr.w	r0, [r1], #4
 80042ea:	6010      	str	r0, [r2, #0]
 80042ec:	e7f7      	b.n	80042de <USB_WritePacket+0x18>

080042ee <USB_ReadPacket>:
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
  uint32_t i=0U;
  uint32_t count32b = (len + 3U) / 4U;
 80042ee:	3203      	adds	r2, #3
 80042f0:	f022 0203 	bic.w	r2, r2, #3
 80042f4:	440a      	add	r2, r1
  
  for ( i = 0U; i < count32b; i++, dest += 4U )
  {
    *(__packed uint32_t *)dest = USBx_DFIFO(0U);
 80042f6:	f500 5080 	add.w	r0, r0, #4096	; 0x1000
  for ( i = 0U; i < count32b; i++, dest += 4U )
 80042fa:	4291      	cmp	r1, r2
 80042fc:	d101      	bne.n	8004302 <USB_ReadPacket+0x14>
    
  }
  return ((void *)dest);
}
 80042fe:	4608      	mov	r0, r1
 8004300:	4770      	bx	lr
    *(__packed uint32_t *)dest = USBx_DFIFO(0U);
 8004302:	6803      	ldr	r3, [r0, #0]
 8004304:	f841 3b04 	str.w	r3, [r1], #4
 8004308:	e7f7      	b.n	80042fa <USB_ReadPacket+0xc>

0800430a <USB_EPSetStall>:
  * @param  ep pointer to endpoint structure   
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx , USB_OTG_EPTypeDef *ep)
{
  if (ep->is_in == 1U)
 800430a:	784b      	ldrb	r3, [r1, #1]
 800430c:	780a      	ldrb	r2, [r1, #0]
 800430e:	2b01      	cmp	r3, #1
 8004310:	f04f 0320 	mov.w	r3, #32
 8004314:	d10b      	bne.n	800432e <USB_EPSetStall+0x24>
  {
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == 0U)
 8004316:	f500 6010 	add.w	r0, r0, #2304	; 0x900
 800431a:	fb13 0002 	smlabb	r0, r3, r2, r0
 800431e:	6803      	ldr	r3, [r0, #0]
 8004320:	2b00      	cmp	r3, #0
 8004322:	db0b      	blt.n	800433c <USB_EPSetStall+0x32>
  }
  else
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == 0U)
    {
      USBx_OUTEP(ep->num)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS); 
 8004324:	6803      	ldr	r3, [r0, #0]
 8004326:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800432a:	6003      	str	r3, [r0, #0]
 800432c:	e006      	b.n	800433c <USB_EPSetStall+0x32>
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == 0U)
 800432e:	f500 6030 	add.w	r0, r0, #2816	; 0xb00
 8004332:	fb13 0002 	smlabb	r0, r3, r2, r0
 8004336:	6803      	ldr	r3, [r0, #0]
 8004338:	2b00      	cmp	r3, #0
 800433a:	daf3      	bge.n	8004324 <USB_EPSetStall+0x1a>
    } 
    USBx_OUTEP(ep->num)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800433c:	6803      	ldr	r3, [r0, #0]
 800433e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8004342:	6003      	str	r3, [r0, #0]
  }
  return HAL_OK;
}
 8004344:	2000      	movs	r0, #0
 8004346:	4770      	bx	lr

08004348 <USB_EPClearStall>:
  * @param  ep pointer to endpoint structure   
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
  if (ep->is_in == 1U)
 8004348:	784b      	ldrb	r3, [r1, #1]
 800434a:	780a      	ldrb	r2, [r1, #0]
 800434c:	2b01      	cmp	r3, #1
  {
    USBx_INEP(ep->num)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800434e:	bf0c      	ite	eq
 8004350:	f500 6010 	addeq.w	r0, r0, #2304	; 0x900
       USBx_INEP(ep->num)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
    }    
  }
  else
  {
    USBx_OUTEP(ep->num)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8004354:	f500 6030 	addne.w	r0, r0, #2816	; 0xb00
 8004358:	2320      	movs	r3, #32
 800435a:	fb13 0002 	smlabb	r0, r3, r2, r0
 800435e:	6803      	ldr	r3, [r0, #0]
 8004360:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8004364:	6003      	str	r3, [r0, #0]
    if (ep->type == EP_TYPE_INTR || ep->type == EP_TYPE_BULK)
 8004366:	78cb      	ldrb	r3, [r1, #3]
 8004368:	3b02      	subs	r3, #2
 800436a:	2b01      	cmp	r3, #1
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800436c:	bf9e      	ittt	ls
 800436e:	6803      	ldrls	r3, [r0, #0]
 8004370:	f043 5380 	orrls.w	r3, r3, #268435456	; 0x10000000
 8004374:	6003      	strls	r3, [r0, #0]
    }    
  }
  return HAL_OK;
}
 8004376:	2000      	movs	r0, #0
 8004378:	4770      	bx	lr

0800437a <USB_SetDevAddress>:
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress (USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
  USBx_DEVICE->DCFG &= ~ (USB_OTG_DCFG_DAD);
 800437a:	f8d0 3800 	ldr.w	r3, [r0, #2048]	; 0x800
 800437e:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8004382:	f8c0 3800 	str.w	r3, [r0, #2048]	; 0x800
  USBx_DEVICE->DCFG |= (address << 4U) & USB_OTG_DCFG_DAD ;
 8004386:	f8d0 3800 	ldr.w	r3, [r0, #2048]	; 0x800
 800438a:	0109      	lsls	r1, r1, #4
 800438c:	f401 61fe 	and.w	r1, r1, #2032	; 0x7f0
 8004390:	4319      	orrs	r1, r3
 8004392:	f8c0 1800 	str.w	r1, [r0, #2048]	; 0x800
  
  return HAL_OK;  
}
 8004396:	2000      	movs	r0, #0
 8004398:	4770      	bx	lr

0800439a <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect (USB_OTG_GlobalTypeDef *USBx)
{
 800439a:	b508      	push	{r3, lr}
  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS ;
 800439c:	f8d0 3804 	ldr.w	r3, [r0, #2052]	; 0x804
 80043a0:	f023 0302 	bic.w	r3, r3, #2
 80043a4:	f8c0 3804 	str.w	r3, [r0, #2052]	; 0x804
  HAL_Delay(3U);
 80043a8:	2003      	movs	r0, #3
 80043aa:	f7fc fff5 	bl	8001398 <HAL_Delay>
  
  return HAL_OK;  
}
 80043ae:	2000      	movs	r0, #0
 80043b0:	bd08      	pop	{r3, pc}

080043b2 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect (USB_OTG_GlobalTypeDef *USBx)
{
 80043b2:	b508      	push	{r3, lr}
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS ;
 80043b4:	f8d0 3804 	ldr.w	r3, [r0, #2052]	; 0x804
 80043b8:	f043 0302 	orr.w	r3, r3, #2
 80043bc:	f8c0 3804 	str.w	r3, [r0, #2052]	; 0x804
  HAL_Delay(3U);
 80043c0:	2003      	movs	r0, #3
 80043c2:	f7fc ffe9 	bl	8001398 <HAL_Delay>
  
  return HAL_OK;  
}
 80043c6:	2000      	movs	r0, #0
 80043c8:	bd08      	pop	{r3, pc}

080043ca <USB_ReadInterrupts>:
  */
uint32_t  USB_ReadInterrupts (USB_OTG_GlobalTypeDef *USBx)
{
  uint32_t v = 0U;
  
  v = USBx->GINTSTS;
 80043ca:	6942      	ldr	r2, [r0, #20]
  v &= USBx->GINTMSK;
 80043cc:	6980      	ldr	r0, [r0, #24]
  return v;  
}
 80043ce:	4010      	ands	r0, r2
 80043d0:	4770      	bx	lr

080043d2 <USB_ReadDevAllOutEpInterrupt>:
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt (USB_OTG_GlobalTypeDef *USBx)
{
  uint32_t v;
  v  = USBx_DEVICE->DAINT;
 80043d2:	f8d0 3818 	ldr.w	r3, [r0, #2072]	; 0x818
 80043d6:	f500 6000 	add.w	r0, r0, #2048	; 0x800
  v &= USBx_DEVICE->DAINTMSK;
 80043da:	69c0      	ldr	r0, [r0, #28]
 80043dc:	4018      	ands	r0, r3
  return ((v & 0xffff0000U) >> 16U);
}
 80043de:	0c00      	lsrs	r0, r0, #16
 80043e0:	4770      	bx	lr

080043e2 <USB_ReadDevAllInEpInterrupt>:
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt (USB_OTG_GlobalTypeDef *USBx)
{
  uint32_t v;
  v  = USBx_DEVICE->DAINT;
 80043e2:	f8d0 3818 	ldr.w	r3, [r0, #2072]	; 0x818
 80043e6:	f500 6000 	add.w	r0, r0, #2048	; 0x800
  v &= USBx_DEVICE->DAINTMSK;
 80043ea:	69c0      	ldr	r0, [r0, #28]
 80043ec:	4018      	ands	r0, r3
  return ((v & 0xFFFFU));
}
 80043ee:	b280      	uxth	r0, r0
 80043f0:	4770      	bx	lr

080043f2 <USB_ReadDevOutEPInterrupt>:
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt (USB_OTG_GlobalTypeDef *USBx , uint8_t epnum)
{
  uint32_t v;
  v  = USBx_OUTEP(epnum)->DOEPINT;
 80043f2:	f500 6330 	add.w	r3, r0, #2816	; 0xb00
 80043f6:	eb03 1141 	add.w	r1, r3, r1, lsl #5
  v &= USBx_DEVICE->DOEPMSK;
 80043fa:	f500 6000 	add.w	r0, r0, #2048	; 0x800
  v  = USBx_OUTEP(epnum)->DOEPINT;
 80043fe:	688a      	ldr	r2, [r1, #8]
  v &= USBx_DEVICE->DOEPMSK;
 8004400:	6940      	ldr	r0, [r0, #20]
  return v;
}
 8004402:	4010      	ands	r0, r2
 8004404:	4770      	bx	lr

08004406 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt (USB_OTG_GlobalTypeDef *USBx , uint8_t epnum)
{
 8004406:	b510      	push	{r4, lr}
  uint32_t v, msk, emp;
  
  msk = USBx_DEVICE->DIEPMSK;
 8004408:	f8d0 4810 	ldr.w	r4, [r0, #2064]	; 0x810
  emp = USBx_DEVICE->DIEPEMPMSK;
 800440c:	f8d0 3834 	ldr.w	r3, [r0, #2100]	; 0x834
  msk |= ((emp >> epnum) & 0x1U) << 7U;
  v = USBx_INEP(epnum)->DIEPINT & msk;
 8004410:	eb00 1041 	add.w	r0, r0, r1, lsl #5
  msk |= ((emp >> epnum) & 0x1U) << 7U;
 8004414:	40cb      	lsrs	r3, r1
  v = USBx_INEP(epnum)->DIEPINT & msk;
 8004416:	f500 6010 	add.w	r0, r0, #2304	; 0x900
  msk |= ((emp >> epnum) & 0x1U) << 7U;
 800441a:	01db      	lsls	r3, r3, #7
  v = USBx_INEP(epnum)->DIEPINT & msk;
 800441c:	6880      	ldr	r0, [r0, #8]
  msk |= ((emp >> epnum) & 0x1U) << 7U;
 800441e:	b2db      	uxtb	r3, r3
 8004420:	4323      	orrs	r3, r4
  return v;
}
 8004422:	4018      	ands	r0, r3
 8004424:	bd10      	pop	{r4, pc}

08004426 <USB_GetMode>:
  *           0 : Host 
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
  return ((USBx->GINTSTS ) & 0x1U);
 8004426:	6940      	ldr	r0, [r0, #20]
}
 8004428:	f000 0001 	and.w	r0, r0, #1
 800442c:	4770      	bx	lr

0800442e <USB_ActivateSetup>:
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup (USB_OTG_GlobalTypeDef *USBx)
{
  /* Set the MPS of the IN EP based on the enumeration speed */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800442e:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 8004432:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8004436:	f023 0307 	bic.w	r3, r3, #7
 800443a:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
  
  if((USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD) == DSTS_ENUMSPD_LS_PHY_6MHZ)
 800443e:	f500 6300 	add.w	r3, r0, #2048	; 0x800
 8004442:	689a      	ldr	r2, [r3, #8]
 8004444:	f002 0206 	and.w	r2, r2, #6
 8004448:	2a04      	cmp	r2, #4
  {
    USBx_INEP(0U)->DIEPCTL |= 3U;
 800444a:	bf02      	ittt	eq
 800444c:	f8d0 2900 	ldreq.w	r2, [r0, #2304]	; 0x900
 8004450:	f042 0203 	orreq.w	r2, r2, #3
 8004454:	f8c0 2900 	streq.w	r2, [r0, #2304]	; 0x900
  }
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8004458:	685a      	ldr	r2, [r3, #4]
 800445a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800445e:	605a      	str	r2, [r3, #4]

  return HAL_OK;
}
 8004460:	2000      	movs	r0, #0
 8004462:	4770      	bx	lr

08004464 <USB_EP0_OutStart>:
  *           1 : DMA feature used  
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 8004464:	b510      	push	{r4, lr}
  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8004466:	2400      	movs	r4, #0
 8004468:	f8c0 4b10 	str.w	r4, [r0, #2832]	; 0xb10
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19U)) ;
 800446c:	f8d0 4b10 	ldr.w	r4, [r0, #2832]	; 0xb10
 8004470:	f444 2400 	orr.w	r4, r4, #524288	; 0x80000
 8004474:	f8c0 4b10 	str.w	r4, [r0, #2832]	; 0xb10
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8004478:	f8d0 4b10 	ldr.w	r4, [r0, #2832]	; 0xb10
 800447c:	f044 0418 	orr.w	r4, r4, #24
 8004480:	f8c0 4b10 	str.w	r4, [r0, #2832]	; 0xb10
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;  
 8004484:	f8d0 4b10 	ldr.w	r4, [r0, #2832]	; 0xb10
  
  if (dma == 1U)
 8004488:	2901      	cmp	r1, #1
  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800448a:	f500 6330 	add.w	r3, r0, #2816	; 0xb00
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;  
 800448e:	f044 44c0 	orr.w	r4, r4, #1610612736	; 0x60000000
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL = 0x80008000U;
 8004492:	bf08      	it	eq
 8004494:	f04f 2380 	moveq.w	r3, #2147516416	; 0x80008000
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;  
 8004498:	f8c0 4b10 	str.w	r4, [r0, #2832]	; 0xb10
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800449c:	bf04      	itt	eq
 800449e:	f8c0 2b14 	streq.w	r2, [r0, #2836]	; 0xb14
    USBx_OUTEP(0U)->DOEPCTL = 0x80008000U;
 80044a2:	f8c0 3b00 	streq.w	r3, [r0, #2816]	; 0xb00
  }
  
  return HAL_OK;  
}
 80044a6:	2000      	movs	r0, #0
 80044a8:	bd10      	pop	{r4, pc}
	...

080044ac <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80044ac:	4b0a      	ldr	r3, [pc, #40]	; (80044d8 <USB_CoreReset+0x2c>)
  uint32_t count = 0U;

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 80044ae:	3b01      	subs	r3, #1
 80044b0:	d101      	bne.n	80044b6 <USB_CoreReset+0xa>
    {
      return HAL_TIMEOUT;
 80044b2:	2003      	movs	r0, #3
 80044b4:	4770      	bx	lr
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80044b6:	6902      	ldr	r2, [r0, #16]
 80044b8:	2a00      	cmp	r2, #0
 80044ba:	daf8      	bge.n	80044ae <USB_CoreReset+0x2>
  
  /* Core Soft Reset */
  count = 0U;
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80044bc:	6903      	ldr	r3, [r0, #16]
 80044be:	4a06      	ldr	r2, [pc, #24]	; (80044d8 <USB_CoreReset+0x2c>)
 80044c0:	f043 0301 	orr.w	r3, r3, #1
 80044c4:	6103      	str	r3, [r0, #16]

  do
  {
    if (++count > 200000U)
 80044c6:	3a01      	subs	r2, #1
 80044c8:	d0f3      	beq.n	80044b2 <USB_CoreReset+0x6>
    {
      return HAL_TIMEOUT;
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80044ca:	6903      	ldr	r3, [r0, #16]
 80044cc:	f013 0301 	ands.w	r3, r3, #1
 80044d0:	d1f9      	bne.n	80044c6 <USB_CoreReset+0x1a>
  
  return HAL_OK;
 80044d2:	4618      	mov	r0, r3
}
 80044d4:	4770      	bx	lr
 80044d6:	bf00      	nop
 80044d8:	00030d41 	.word	0x00030d41

080044dc <USBD_CDC_DataIn>:
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn (USBD_HandleTypeDef *pdev, uint8_t epnum)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 80044dc:	f8d0 3218 	ldr.w	r3, [r0, #536]	; 0x218
  
  if(pdev->pClassData != NULL)
 80044e0:	b11b      	cbz	r3, 80044ea <USBD_CDC_DataIn+0xe>
  {
    
    hcdc->TxState = 0;
 80044e2:	2000      	movs	r0, #0
 80044e4:	f8c3 0214 	str.w	r0, [r3, #532]	; 0x214

    return USBD_OK;
 80044e8:	4770      	bx	lr
  }
  else
  {
    return USBD_FAIL;
 80044ea:	2002      	movs	r0, #2
  }
}
 80044ec:	4770      	bx	lr

080044ee <USBD_CDC_EP0_RxReady>:
  */
static uint8_t  USBD_CDC_EP0_RxReady (USBD_HandleTypeDef *pdev)
{ 
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
  
  if((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFF))
 80044ee:	f8d0 321c 	ldr.w	r3, [r0, #540]	; 0x21c
{ 
 80044f2:	b510      	push	{r4, lr}
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 80044f4:	f8d0 4218 	ldr.w	r4, [r0, #536]	; 0x218
  if((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFF))
 80044f8:	b15b      	cbz	r3, 8004512 <USBD_CDC_EP0_RxReady+0x24>
 80044fa:	f894 0200 	ldrb.w	r0, [r4, #512]	; 0x200
 80044fe:	28ff      	cmp	r0, #255	; 0xff
 8004500:	d007      	beq.n	8004512 <USBD_CDC_EP0_RxReady+0x24>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8004502:	689b      	ldr	r3, [r3, #8]
 8004504:	f894 2201 	ldrb.w	r2, [r4, #513]	; 0x201
 8004508:	4621      	mov	r1, r4
 800450a:	4798      	blx	r3
                                                      (uint8_t *)hcdc->data,
                                                      hcdc->CmdLength);
      hcdc->CmdOpCode = 0xFF; 
 800450c:	23ff      	movs	r3, #255	; 0xff
 800450e:	f884 3200 	strb.w	r3, [r4, #512]	; 0x200
      
  }
  return USBD_OK;
}
 8004512:	2000      	movs	r0, #0
 8004514:	bd10      	pop	{r4, pc}
	...

08004518 <USBD_CDC_GetFSCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc (uint16_t *length)
{
  *length = sizeof (USBD_CDC_CfgFSDesc);
 8004518:	2343      	movs	r3, #67	; 0x43
 800451a:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_CfgFSDesc;
}
 800451c:	4800      	ldr	r0, [pc, #0]	; (8004520 <USBD_CDC_GetFSCfgDesc+0x8>)
 800451e:	4770      	bx	lr
 8004520:	20000074 	.word	0x20000074

08004524 <USBD_CDC_GetHSCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc (uint16_t *length)
{
  *length = sizeof (USBD_CDC_CfgHSDesc);
 8004524:	2343      	movs	r3, #67	; 0x43
 8004526:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_CfgHSDesc;
}
 8004528:	4800      	ldr	r0, [pc, #0]	; (800452c <USBD_CDC_GetHSCfgDesc+0x8>)
 800452a:	4770      	bx	lr
 800452c:	200000b8 	.word	0x200000b8

08004530 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc (uint16_t *length)
{
  *length = sizeof (USBD_CDC_OtherSpeedCfgDesc);
 8004530:	2343      	movs	r3, #67	; 0x43
 8004532:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
}
 8004534:	4800      	ldr	r0, [pc, #0]	; (8004538 <USBD_CDC_GetOtherSpeedCfgDesc+0x8>)
 8004536:	4770      	bx	lr
 8004538:	20000108 	.word	0x20000108

0800453c <USBD_CDC_GetDeviceQualifierDescriptor>:
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor (uint16_t *length)
{
  *length = sizeof (USBD_CDC_DeviceQualifierDesc);
 800453c:	230a      	movs	r3, #10
 800453e:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_DeviceQualifierDesc;
}
 8004540:	4800      	ldr	r0, [pc, #0]	; (8004544 <USBD_CDC_GetDeviceQualifierDescriptor+0x8>)
 8004542:	4770      	bx	lr
 8004544:	200000fc 	.word	0x200000fc

08004548 <USBD_CDC_DataOut>:
{      
 8004548:	b538      	push	{r3, r4, r5, lr}
 800454a:	4605      	mov	r5, r0
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 800454c:	f8d0 4218 	ldr.w	r4, [r0, #536]	; 0x218
  hcdc->RxLength = USBD_LL_GetRxDataSize (pdev, epnum);
 8004550:	f003 f8ba 	bl	80076c8 <USBD_LL_GetRxDataSize>
  if(pdev->pClassData != NULL)
 8004554:	f8d5 3218 	ldr.w	r3, [r5, #536]	; 0x218
  hcdc->RxLength = USBD_LL_GetRxDataSize (pdev, epnum);
 8004558:	f8c4 020c 	str.w	r0, [r4, #524]	; 0x20c
  if(pdev->pClassData != NULL)
 800455c:	b14b      	cbz	r3, 8004572 <USBD_CDC_DataOut+0x2a>
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800455e:	f8d5 321c 	ldr.w	r3, [r5, #540]	; 0x21c
 8004562:	f8d4 0204 	ldr.w	r0, [r4, #516]	; 0x204
 8004566:	68db      	ldr	r3, [r3, #12]
 8004568:	f504 7103 	add.w	r1, r4, #524	; 0x20c
 800456c:	4798      	blx	r3
    return USBD_OK;
 800456e:	2000      	movs	r0, #0
 8004570:	bd38      	pop	{r3, r4, r5, pc}
    return USBD_FAIL;
 8004572:	2002      	movs	r0, #2
}
 8004574:	bd38      	pop	{r3, r4, r5, pc}
	...

08004578 <USBD_CDC_Setup>:
{
 8004578:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800457a:	780f      	ldrb	r7, [r1, #0]
 800457c:	f017 0360 	ands.w	r3, r7, #96	; 0x60
{
 8004580:	4606      	mov	r6, r0
 8004582:	460c      	mov	r4, r1
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8004584:	d023      	beq.n	80045ce <USBD_CDC_Setup+0x56>
 8004586:	2b20      	cmp	r3, #32
 8004588:	d119      	bne.n	80045be <USBD_CDC_Setup+0x46>
    if (req->wLength)
 800458a:	88ca      	ldrh	r2, [r1, #6]
 800458c:	784b      	ldrb	r3, [r1, #1]
 800458e:	b1c2      	cbz	r2, 80045c2 <USBD_CDC_Setup+0x4a>
      if (req->bmRequest & 0x80)
 8004590:	0639      	lsls	r1, r7, #24
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8004592:	f8d0 5218 	ldr.w	r5, [r0, #536]	; 0x218
      if (req->bmRequest & 0x80)
 8004596:	d50b      	bpl.n	80045b0 <USBD_CDC_Setup+0x38>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8004598:	f8d0 121c 	ldr.w	r1, [r0, #540]	; 0x21c
 800459c:	4618      	mov	r0, r3
 800459e:	688f      	ldr	r7, [r1, #8]
 80045a0:	4629      	mov	r1, r5
 80045a2:	47b8      	blx	r7
          USBD_CtlSendData (pdev, 
 80045a4:	88e2      	ldrh	r2, [r4, #6]
 80045a6:	4629      	mov	r1, r5
 80045a8:	4630      	mov	r0, r6
      USBD_CtlSendData (pdev,
 80045aa:	f000 fb9a 	bl	8004ce2 <USBD_CtlSendData>
      break;
 80045ae:	e006      	b.n	80045be <USBD_CDC_Setup+0x46>
        hcdc->CmdOpCode = req->bRequest;
 80045b0:	f885 3200 	strb.w	r3, [r5, #512]	; 0x200
        hcdc->CmdLength = req->wLength;
 80045b4:	f885 2201 	strb.w	r2, [r5, #513]	; 0x201
        USBD_CtlPrepareRx (pdev, 
 80045b8:	4629      	mov	r1, r5
 80045ba:	f000 fba7 	bl	8004d0c <USBD_CtlPrepareRx>
}
 80045be:	2000      	movs	r0, #0
 80045c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80045c2:	f8d0 021c 	ldr.w	r0, [r0, #540]	; 0x21c
 80045c6:	6884      	ldr	r4, [r0, #8]
 80045c8:	4618      	mov	r0, r3
 80045ca:	47a0      	blx	r4
 80045cc:	e7f7      	b.n	80045be <USBD_CDC_Setup+0x46>
    switch (req->bRequest)
 80045ce:	784b      	ldrb	r3, [r1, #1]
 80045d0:	2b0a      	cmp	r3, #10
 80045d2:	d1f4      	bne.n	80045be <USBD_CDC_Setup+0x46>
      USBD_CtlSendData (pdev,
 80045d4:	2201      	movs	r2, #1
 80045d6:	4901      	ldr	r1, [pc, #4]	; (80045dc <USBD_CDC_Setup+0x64>)
 80045d8:	e7e7      	b.n	80045aa <USBD_CDC_Setup+0x32>
 80045da:	bf00      	nop
 80045dc:	200003f4 	.word	0x200003f4

080045e0 <USBD_CDC_DeInit>:
{
 80045e0:	b510      	push	{r4, lr}
  USBD_LL_CloseEP(pdev,
 80045e2:	2181      	movs	r1, #129	; 0x81
{
 80045e4:	4604      	mov	r4, r0
  USBD_LL_CloseEP(pdev,
 80045e6:	f003 f807 	bl	80075f8 <USBD_LL_CloseEP>
  USBD_LL_CloseEP(pdev,
 80045ea:	2101      	movs	r1, #1
 80045ec:	4620      	mov	r0, r4
 80045ee:	f003 f803 	bl	80075f8 <USBD_LL_CloseEP>
  USBD_LL_CloseEP(pdev,
 80045f2:	2182      	movs	r1, #130	; 0x82
 80045f4:	4620      	mov	r0, r4
 80045f6:	f002 ffff 	bl	80075f8 <USBD_LL_CloseEP>
  if(pdev->pClassData != NULL)
 80045fa:	f8d4 3218 	ldr.w	r3, [r4, #536]	; 0x218
 80045fe:	b153      	cbz	r3, 8004616 <USBD_CDC_DeInit+0x36>
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8004600:	f8d4 321c 	ldr.w	r3, [r4, #540]	; 0x21c
 8004604:	685b      	ldr	r3, [r3, #4]
 8004606:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 8004608:	f8d4 0218 	ldr.w	r0, [r4, #536]	; 0x218
 800460c:	f003 f90e 	bl	800782c <free>
    pdev->pClassData = NULL;
 8004610:	2300      	movs	r3, #0
 8004612:	f8c4 3218 	str.w	r3, [r4, #536]	; 0x218
}
 8004616:	2000      	movs	r0, #0
 8004618:	bd10      	pop	{r4, pc}

0800461a <USBD_CDC_Init>:
{
 800461a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
 800461c:	7c03      	ldrb	r3, [r0, #16]
{
 800461e:	4604      	mov	r4, r0
  if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
 8004620:	bb7b      	cbnz	r3, 8004682 <USBD_CDC_Init+0x68>
    USBD_LL_OpenEP(pdev,
 8004622:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004626:	2202      	movs	r2, #2
 8004628:	2181      	movs	r1, #129	; 0x81
 800462a:	f002 ffd5 	bl	80075d8 <USBD_LL_OpenEP>
    USBD_LL_OpenEP(pdev,
 800462e:	f44f 7300 	mov.w	r3, #512	; 0x200
    USBD_LL_OpenEP(pdev,
 8004632:	2202      	movs	r2, #2
 8004634:	2101      	movs	r1, #1
 8004636:	4620      	mov	r0, r4
 8004638:	f002 ffce 	bl	80075d8 <USBD_LL_OpenEP>
  USBD_LL_OpenEP(pdev,
 800463c:	2308      	movs	r3, #8
 800463e:	2203      	movs	r2, #3
 8004640:	2182      	movs	r1, #130	; 0x82
 8004642:	4620      	mov	r0, r4
 8004644:	f002 ffc8 	bl	80075d8 <USBD_LL_OpenEP>
  pdev->pClassData = USBD_malloc(sizeof (USBD_CDC_HandleTypeDef));
 8004648:	f44f 7007 	mov.w	r0, #540	; 0x21c
 800464c:	f003 f8e6 	bl	800781c <malloc>
 8004650:	4606      	mov	r6, r0
 8004652:	f8c4 0218 	str.w	r0, [r4, #536]	; 0x218
  if(pdev->pClassData == NULL)
 8004656:	b320      	cbz	r0, 80046a2 <USBD_CDC_Init+0x88>
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8004658:	f8d4 321c 	ldr.w	r3, [r4, #540]	; 0x21c
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	4798      	blx	r3
    if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
 8004660:	7c27      	ldrb	r7, [r4, #16]
    hcdc->TxState =0;
 8004662:	2500      	movs	r5, #0
 8004664:	f8c6 5214 	str.w	r5, [r6, #532]	; 0x214
    hcdc->RxState =0;
 8004668:	f8c6 5218 	str.w	r5, [r6, #536]	; 0x218
    if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
 800466c:	b987      	cbnz	r7, 8004690 <USBD_CDC_Init+0x76>
      USBD_LL_PrepareReceive(pdev,
 800466e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004672:	f8d6 2204 	ldr.w	r2, [r6, #516]	; 0x204
 8004676:	2101      	movs	r1, #1
 8004678:	4620      	mov	r0, r4
 800467a:	f003 f817 	bl	80076ac <USBD_LL_PrepareReceive>
  uint8_t ret = 0;
 800467e:	4638      	mov	r0, r7
 8004680:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    USBD_LL_OpenEP(pdev,
 8004682:	2340      	movs	r3, #64	; 0x40
 8004684:	2202      	movs	r2, #2
 8004686:	2181      	movs	r1, #129	; 0x81
 8004688:	f002 ffa6 	bl	80075d8 <USBD_LL_OpenEP>
    USBD_LL_OpenEP(pdev,
 800468c:	2340      	movs	r3, #64	; 0x40
 800468e:	e7d0      	b.n	8004632 <USBD_CDC_Init+0x18>
      USBD_LL_PrepareReceive(pdev,
 8004690:	2340      	movs	r3, #64	; 0x40
 8004692:	f8d6 2204 	ldr.w	r2, [r6, #516]	; 0x204
 8004696:	2101      	movs	r1, #1
 8004698:	4620      	mov	r0, r4
 800469a:	f003 f807 	bl	80076ac <USBD_LL_PrepareReceive>
  uint8_t ret = 0;
 800469e:	4628      	mov	r0, r5
 80046a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    ret = 1; 
 80046a2:	2001      	movs	r0, #1
}
 80046a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080046a6 <USBD_CDC_RegisterInterface>:
uint8_t  USBD_CDC_RegisterInterface  (USBD_HandleTypeDef   *pdev, 
                                      USBD_CDC_ItfTypeDef *fops)
{
  uint8_t  ret = USBD_FAIL;
  
  if(fops != NULL)
 80046a6:	b119      	cbz	r1, 80046b0 <USBD_CDC_RegisterInterface+0xa>
  {
    pdev->pUserData= fops;
 80046a8:	f8c0 121c 	str.w	r1, [r0, #540]	; 0x21c
    ret = USBD_OK;    
 80046ac:	2000      	movs	r0, #0
 80046ae:	4770      	bx	lr
  uint8_t  ret = USBD_FAIL;
 80046b0:	2002      	movs	r0, #2
  }
  
  return ret;
}
 80046b2:	4770      	bx	lr

080046b4 <USBD_CDC_SetTxBuffer>:
  */
uint8_t  USBD_CDC_SetTxBuffer  (USBD_HandleTypeDef   *pdev,
                                uint8_t  *pbuff,
                                uint16_t length)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 80046b4:	f8d0 3218 	ldr.w	r3, [r0, #536]	; 0x218
  
  hcdc->TxBuffer = pbuff;
  hcdc->TxLength = length;  
  
  return USBD_OK;  
}
 80046b8:	2000      	movs	r0, #0
  hcdc->TxBuffer = pbuff;
 80046ba:	f8c3 1208 	str.w	r1, [r3, #520]	; 0x208
  hcdc->TxLength = length;  
 80046be:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
}
 80046c2:	4770      	bx	lr

080046c4 <USBD_CDC_SetRxBuffer>:
uint8_t  USBD_CDC_SetRxBuffer  (USBD_HandleTypeDef   *pdev,
                                   uint8_t  *pbuff)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
  
  hcdc->RxBuffer = pbuff;
 80046c4:	f8d0 3218 	ldr.w	r3, [r0, #536]	; 0x218
  
  return USBD_OK;
}
 80046c8:	2000      	movs	r0, #0
  hcdc->RxBuffer = pbuff;
 80046ca:	f8c3 1204 	str.w	r1, [r3, #516]	; 0x204
}
 80046ce:	4770      	bx	lr

080046d0 <USBD_CDC_TransmitPacket>:
  * @param  epnum: endpoint number
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{      
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 80046d0:	f8d0 2218 	ldr.w	r2, [r0, #536]	; 0x218
{      
 80046d4:	b510      	push	{r4, lr}
  
  if(pdev->pClassData != NULL)
 80046d6:	b172      	cbz	r2, 80046f6 <USBD_CDC_TransmitPacket+0x26>
  {
    if(hcdc->TxState == 0)
 80046d8:	f8d2 4214 	ldr.w	r4, [r2, #532]	; 0x214
 80046dc:	2301      	movs	r3, #1
 80046de:	b964      	cbnz	r4, 80046fa <USBD_CDC_TransmitPacket+0x2a>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1;
 80046e0:	f8c2 3214 	str.w	r3, [r2, #532]	; 0x214
      
      /* Transmit next packet */
      USBD_LL_Transmit(pdev,
 80046e4:	2181      	movs	r1, #129	; 0x81
 80046e6:	f8b2 3210 	ldrh.w	r3, [r2, #528]	; 0x210
 80046ea:	f8d2 2208 	ldr.w	r2, [r2, #520]	; 0x208
 80046ee:	f002 ffcf 	bl	8007690 <USBD_LL_Transmit>
                       CDC_IN_EP,
                       hcdc->TxBuffer,
                       hcdc->TxLength);
      
      return USBD_OK;
 80046f2:	4620      	mov	r0, r4
 80046f4:	bd10      	pop	{r4, pc}
      return USBD_BUSY;
    }
  }
  else
  {
    return USBD_FAIL;
 80046f6:	2002      	movs	r0, #2
 80046f8:	bd10      	pop	{r4, pc}
      return USBD_BUSY;
 80046fa:	4618      	mov	r0, r3
  }
}
 80046fc:	bd10      	pop	{r4, pc}

080046fe <USBD_CDC_ReceivePacket>:
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{      
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 80046fe:	f8d0 2218 	ldr.w	r2, [r0, #536]	; 0x218
{      
 8004702:	b510      	push	{r4, lr}
  
  /* Suspend or Resume USB Out process */
  if(pdev->pClassData != NULL)
 8004704:	b162      	cbz	r2, 8004720 <USBD_CDC_ReceivePacket+0x22>
  {
    if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
 8004706:	7c04      	ldrb	r4, [r0, #16]
 8004708:	b944      	cbnz	r4, 800471c <USBD_CDC_ReceivePacket+0x1e>
    {      
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800470a:	f44f 7300 	mov.w	r3, #512	; 0x200
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800470e:	f8d2 2204 	ldr.w	r2, [r2, #516]	; 0x204
 8004712:	2101      	movs	r1, #1
 8004714:	f002 ffca 	bl	80076ac <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 8004718:	2000      	movs	r0, #0
 800471a:	bd10      	pop	{r4, pc}
      USBD_LL_PrepareReceive(pdev,
 800471c:	2340      	movs	r3, #64	; 0x40
 800471e:	e7f6      	b.n	800470e <USBD_CDC_ReceivePacket+0x10>
  }
  else
  {
    return USBD_FAIL;
 8004720:	2002      	movs	r0, #2
  }
}
 8004722:	bd10      	pop	{r4, pc}

08004724 <USBD_Init>:
* @param  pdesc: Descriptor structure address
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev, USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8004724:	b508      	push	{r3, lr}
  /* Check whether the USB Host handle is valid */
  if(pdev == NULL)
 8004726:	b180      	cbz	r0, 800474a <USBD_Init+0x26>
    USBD_ErrLog("Invalid Device handle");
    return USBD_FAIL; 
  }
  
  /* Unlink previous class*/
  if(pdev->pClass != NULL)
 8004728:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 800472c:	b113      	cbz	r3, 8004734 <USBD_Init+0x10>
  {
    pdev->pClass = NULL;
 800472e:	2300      	movs	r3, #0
 8004730:	f8c0 3214 	str.w	r3, [r0, #532]	; 0x214
  }
  
  /* Assign USBD Descriptors */
  if(pdesc != NULL)
 8004734:	b109      	cbz	r1, 800473a <USBD_Init+0x16>
  {
    pdev->pDesc = pdesc;
 8004736:	f8c0 1210 	str.w	r1, [r0, #528]	; 0x210
  }
  
  /* Set Device initial State */
  pdev->dev_state  = USBD_STATE_DEFAULT;
 800473a:	2301      	movs	r3, #1
 800473c:	f880 31fc 	strb.w	r3, [r0, #508]	; 0x1fc
  pdev->id = id;
 8004740:	7002      	strb	r2, [r0, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 8004742:	f002 ff05 	bl	8007550 <USBD_LL_Init>
  
  return USBD_OK; 
 8004746:	2000      	movs	r0, #0
 8004748:	bd08      	pop	{r3, pc}
    return USBD_FAIL; 
 800474a:	2002      	movs	r0, #2
}
 800474c:	bd08      	pop	{r3, pc}

0800474e <USBD_RegisterClass>:
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
  USBD_StatusTypeDef   status = USBD_OK;
  if(pclass != 0)
 800474e:	b119      	cbz	r1, 8004758 <USBD_RegisterClass+0xa>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 8004750:	f8c0 1214 	str.w	r1, [r0, #532]	; 0x214
    status = USBD_OK;
 8004754:	2000      	movs	r0, #0
 8004756:	4770      	bx	lr
  }
  else
  {
    USBD_ErrLog("Invalid Class handle");
    status = USBD_FAIL; 
 8004758:	2002      	movs	r0, #2
  }
  
  return status;
}
 800475a:	4770      	bx	lr

0800475c <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start  (USBD_HandleTypeDef *pdev)
{
 800475c:	b508      	push	{r3, lr}
  
  /* Start the low level driver  */
  USBD_LL_Start(pdev); 
 800475e:	f002 ff2d 	bl	80075bc <USBD_LL_Start>
  
  return USBD_OK;  
}
 8004762:	2000      	movs	r0, #0
 8004764:	bd08      	pop	{r3, pc}

08004766 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8004766:	b508      	push	{r3, lr}
  USBD_StatusTypeDef   ret = USBD_FAIL;
  
  if(pdev->pClass != NULL)
 8004768:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 800476c:	b90b      	cbnz	r3, 8004772 <USBD_SetClassConfig+0xc>
  USBD_StatusTypeDef   ret = USBD_FAIL;
 800476e:	2002      	movs	r0, #2
 8004770:	bd08      	pop	{r3, pc}
  {
    /* Set configuration  and Start the Class*/
    if(pdev->pClass->Init(pdev, cfgidx) == 0)
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	4798      	blx	r3
 8004776:	2800      	cmp	r0, #0
 8004778:	d1f9      	bne.n	800476e <USBD_SetClassConfig+0x8>
    {
      ret = USBD_OK;
    }
  }
  return ret; 
}
 800477a:	bd08      	pop	{r3, pc}

0800477c <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800477c:	b508      	push	{r3, lr}
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);  
 800477e:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8004782:	685b      	ldr	r3, [r3, #4]
 8004784:	4798      	blx	r3
  return USBD_OK;
}
 8004786:	2000      	movs	r0, #0
 8004788:	bd08      	pop	{r3, pc}

0800478a <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800478a:	b538      	push	{r3, r4, r5, lr}
 800478c:	4604      	mov	r4, r0

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800478e:	f500 7502 	add.w	r5, r0, #520	; 0x208
 8004792:	4628      	mov	r0, r5
 8004794:	f000 fa75 	bl	8004c82 <USBD_ParseSetupRequest>
  
  pdev->ep0_state = USBD_EP0_SETUP;
 8004798:	2301      	movs	r3, #1
  pdev->ep0_data_len = pdev->request.wLength;
  
  switch (pdev->request.bmRequest & 0x1F) 
 800479a:	f894 1208 	ldrb.w	r1, [r4, #520]	; 0x208
  pdev->ep0_state = USBD_EP0_SETUP;
 800479e:	f8c4 31f4 	str.w	r3, [r4, #500]	; 0x1f4
  pdev->ep0_data_len = pdev->request.wLength;
 80047a2:	f8b4 320e 	ldrh.w	r3, [r4, #526]	; 0x20e
 80047a6:	f8c4 31f8 	str.w	r3, [r4, #504]	; 0x1f8
  switch (pdev->request.bmRequest & 0x1F) 
 80047aa:	f001 031f 	and.w	r3, r1, #31
 80047ae:	2b01      	cmp	r3, #1
 80047b0:	d00e      	beq.n	80047d0 <USBD_LL_SetupStage+0x46>
 80047b2:	d307      	bcc.n	80047c4 <USBD_LL_SetupStage+0x3a>
 80047b4:	2b02      	cmp	r3, #2
 80047b6:	d010      	beq.n	80047da <USBD_LL_SetupStage+0x50>
  case USB_REQ_RECIPIENT_ENDPOINT:        
    USBD_StdEPReq(pdev, &pdev->request);   
    break;
    
  default:           
    USBD_LL_StallEP(pdev , pdev->request.bmRequest & 0x80);
 80047b8:	f001 0180 	and.w	r1, r1, #128	; 0x80
 80047bc:	4620      	mov	r0, r4
 80047be:	f002 ff29 	bl	8007614 <USBD_LL_StallEP>
    break;
 80047c2:	e003      	b.n	80047cc <USBD_LL_SetupStage+0x42>
    USBD_StdDevReq (pdev, &pdev->request);
 80047c4:	4629      	mov	r1, r5
 80047c6:	4620      	mov	r0, r4
 80047c8:	f000 f8e6 	bl	8004998 <USBD_StdDevReq>
  }  
  return USBD_OK;  
}
 80047cc:	2000      	movs	r0, #0
 80047ce:	bd38      	pop	{r3, r4, r5, pc}
    USBD_StdItfReq(pdev, &pdev->request);
 80047d0:	4629      	mov	r1, r5
 80047d2:	4620      	mov	r0, r4
 80047d4:	f000 f9da 	bl	8004b8c <USBD_StdItfReq>
    break;
 80047d8:	e7f8      	b.n	80047cc <USBD_LL_SetupStage+0x42>
    USBD_StdEPReq(pdev, &pdev->request);   
 80047da:	4629      	mov	r1, r5
 80047dc:	4620      	mov	r0, r4
 80047de:	f000 f9ed 	bl	8004bbc <USBD_StdEPReq>
    break;
 80047e2:	e7f3      	b.n	80047cc <USBD_LL_SetupStage+0x42>

080047e4 <USBD_LL_DataOutStage>:
* @param  pdev: device instance
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev , uint8_t epnum, uint8_t *pdata)
{
 80047e4:	b538      	push	{r3, r4, r5, lr}
 80047e6:	4604      	mov	r4, r0
 80047e8:	4615      	mov	r5, r2
  USBD_EndpointTypeDef    *pep;
  
  if(epnum == 0) 
 80047ea:	bb11      	cbnz	r1, 8004832 <USBD_LL_DataOutStage+0x4e>
  {
    pep = &pdev->ep_out[0];
    
    if ( pdev->ep0_state == USBD_EP0_DATA_OUT)
 80047ec:	f8d0 31f4 	ldr.w	r3, [r0, #500]	; 0x1f4
 80047f0:	2b03      	cmp	r3, #3
 80047f2:	d10f      	bne.n	8004814 <USBD_LL_DataOutStage+0x30>
    {
      if(pep->rem_length > pep->maxpacket)
 80047f4:	f8d0 310c 	ldr.w	r3, [r0, #268]	; 0x10c
 80047f8:	f8d0 2110 	ldr.w	r2, [r0, #272]	; 0x110
 80047fc:	4293      	cmp	r3, r2
 80047fe:	d90b      	bls.n	8004818 <USBD_LL_DataOutStage+0x34>
      {
        pep->rem_length -=  pep->maxpacket;
 8004800:	1a9b      	subs	r3, r3, r2
       
        USBD_CtlContinueRx (pdev, 
                            pdata,
                            MIN(pep->rem_length ,pep->maxpacket));
 8004802:	429a      	cmp	r2, r3
 8004804:	bf28      	it	cs
 8004806:	461a      	movcs	r2, r3
        pep->rem_length -=  pep->maxpacket;
 8004808:	f8c0 310c 	str.w	r3, [r0, #268]	; 0x10c
        USBD_CtlContinueRx (pdev, 
 800480c:	b292      	uxth	r2, r2
 800480e:	4629      	mov	r1, r5
 8004810:	f000 fa8b 	bl	8004d2a <USBD_CtlContinueRx>
          (pdev->dev_state == USBD_STATE_CONFIGURED))
  {
    pdev->pClass->DataOut(pdev, epnum); 
  }  
  return USBD_OK;
}
 8004814:	2000      	movs	r0, #0
 8004816:	bd38      	pop	{r3, r4, r5, pc}
        if((pdev->pClass->EP0_RxReady != NULL)&&
 8004818:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 800481c:	691b      	ldr	r3, [r3, #16]
 800481e:	b123      	cbz	r3, 800482a <USBD_LL_DataOutStage+0x46>
 8004820:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 8004824:	2a03      	cmp	r2, #3
 8004826:	d100      	bne.n	800482a <USBD_LL_DataOutStage+0x46>
          pdev->pClass->EP0_RxReady(pdev); 
 8004828:	4798      	blx	r3
        USBD_CtlSendStatus(pdev);
 800482a:	4620      	mov	r0, r4
 800482c:	f000 fa85 	bl	8004d3a <USBD_CtlSendStatus>
 8004830:	e7f0      	b.n	8004814 <USBD_LL_DataOutStage+0x30>
  else if((pdev->pClass->DataOut != NULL)&&
 8004832:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8004836:	699b      	ldr	r3, [r3, #24]
 8004838:	2b00      	cmp	r3, #0
 800483a:	d0eb      	beq.n	8004814 <USBD_LL_DataOutStage+0x30>
 800483c:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 8004840:	2a03      	cmp	r2, #3
 8004842:	d1e7      	bne.n	8004814 <USBD_LL_DataOutStage+0x30>
    pdev->pClass->DataOut(pdev, epnum); 
 8004844:	4798      	blx	r3
 8004846:	e7e5      	b.n	8004814 <USBD_LL_DataOutStage+0x30>

08004848 <USBD_LL_DataInStage>:
* @param  pdev: device instance
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev ,uint8_t epnum, uint8_t *pdata)
{
 8004848:	b570      	push	{r4, r5, r6, lr}
 800484a:	4613      	mov	r3, r2
 800484c:	4604      	mov	r4, r0
  USBD_EndpointTypeDef    *pep;
    
  if(epnum == 0) 
 800484e:	460e      	mov	r6, r1
 8004850:	2900      	cmp	r1, #0
 8004852:	d13d      	bne.n	80048d0 <USBD_LL_DataInStage+0x88>
  {
    pep = &pdev->ep_in[0];
    
    if ( pdev->ep0_state == USBD_EP0_DATA_IN)
 8004854:	f8d0 21f4 	ldr.w	r2, [r0, #500]	; 0x1f4
 8004858:	2a02      	cmp	r2, #2
 800485a:	d10f      	bne.n	800487c <USBD_LL_DataInStage+0x34>
    {
      if(pep->rem_length > pep->maxpacket)
 800485c:	69c5      	ldr	r5, [r0, #28]
 800485e:	6a02      	ldr	r2, [r0, #32]
 8004860:	4295      	cmp	r5, r2
 8004862:	d914      	bls.n	800488e <USBD_LL_DataInStage+0x46>
      {
        pep->rem_length -=  pep->maxpacket;
 8004864:	1aaa      	subs	r2, r5, r2
 8004866:	61c2      	str	r2, [r0, #28]
        
        USBD_CtlContinueSendData (pdev, 
 8004868:	4619      	mov	r1, r3
 800486a:	b292      	uxth	r2, r2
 800486c:	f000 fa46 	bl	8004cfc <USBD_CtlContinueSendData>
                                  pdata, 
                                  pep->rem_length);
        
        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive (pdev,
 8004870:	4633      	mov	r3, r6
          
          USBD_CtlContinueSendData(pdev , NULL, 0);
          pdev->ep0_data_len = 0;
          
        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive (pdev,
 8004872:	461a      	mov	r2, r3
 8004874:	4619      	mov	r1, r3
 8004876:	4620      	mov	r0, r4
 8004878:	f002 ff18 	bl	80076ac <USBD_LL_PrepareReceive>
          }          
          USBD_CtlReceiveStatus(pdev);
        }
      }
    }
    if (pdev->dev_test_mode == 1)
 800487c:	f894 3200 	ldrb.w	r3, [r4, #512]	; 0x200
 8004880:	2b01      	cmp	r3, #1
 8004882:	d102      	bne.n	800488a <USBD_LL_DataInStage+0x42>
    {
      USBD_RunTestMode(pdev); 
      pdev->dev_test_mode = 0;
 8004884:	2300      	movs	r3, #0
 8004886:	f884 3200 	strb.w	r3, [r4, #512]	; 0x200
          (pdev->dev_state == USBD_STATE_CONFIGURED))
  {
    pdev->pClass->DataIn(pdev, epnum); 
  }  
  return USBD_OK;
}
 800488a:	2000      	movs	r0, #0
 800488c:	bd70      	pop	{r4, r5, r6, pc}
        if((pep->total_length % pep->maxpacket == 0) &&
 800488e:	6983      	ldr	r3, [r0, #24]
 8004890:	fbb3 f5f2 	udiv	r5, r3, r2
 8004894:	fb02 3515 	mls	r5, r2, r5, r3
 8004898:	b965      	cbnz	r5, 80048b4 <USBD_LL_DataInStage+0x6c>
 800489a:	429a      	cmp	r2, r3
 800489c:	d80a      	bhi.n	80048b4 <USBD_LL_DataInStage+0x6c>
           (pep->total_length >= pep->maxpacket) &&
 800489e:	f8d0 21f8 	ldr.w	r2, [r0, #504]	; 0x1f8
 80048a2:	4293      	cmp	r3, r2
 80048a4:	d206      	bcs.n	80048b4 <USBD_LL_DataInStage+0x6c>
          USBD_CtlContinueSendData(pdev , NULL, 0);
 80048a6:	462a      	mov	r2, r5
 80048a8:	f000 fa28 	bl	8004cfc <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0;
 80048ac:	f8c4 51f8 	str.w	r5, [r4, #504]	; 0x1f8
        USBD_LL_PrepareReceive (pdev,
 80048b0:	462b      	mov	r3, r5
 80048b2:	e7de      	b.n	8004872 <USBD_LL_DataInStage+0x2a>
          if((pdev->pClass->EP0_TxSent != NULL)&&
 80048b4:	f8d4 3214 	ldr.w	r3, [r4, #532]	; 0x214
 80048b8:	68db      	ldr	r3, [r3, #12]
 80048ba:	b12b      	cbz	r3, 80048c8 <USBD_LL_DataInStage+0x80>
 80048bc:	f894 21fc 	ldrb.w	r2, [r4, #508]	; 0x1fc
 80048c0:	2a03      	cmp	r2, #3
 80048c2:	d101      	bne.n	80048c8 <USBD_LL_DataInStage+0x80>
            pdev->pClass->EP0_TxSent(pdev); 
 80048c4:	4620      	mov	r0, r4
 80048c6:	4798      	blx	r3
          USBD_CtlReceiveStatus(pdev);
 80048c8:	4620      	mov	r0, r4
 80048ca:	f000 fa41 	bl	8004d50 <USBD_CtlReceiveStatus>
 80048ce:	e7d5      	b.n	800487c <USBD_LL_DataInStage+0x34>
  else if((pdev->pClass->DataIn != NULL)&& 
 80048d0:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 80048d4:	695b      	ldr	r3, [r3, #20]
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d0d7      	beq.n	800488a <USBD_LL_DataInStage+0x42>
 80048da:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 80048de:	2a03      	cmp	r2, #3
 80048e0:	d1d3      	bne.n	800488a <USBD_LL_DataInStage+0x42>
    pdev->pClass->DataIn(pdev, epnum); 
 80048e2:	4798      	blx	r3
 80048e4:	e7d1      	b.n	800488a <USBD_LL_DataInStage+0x42>

080048e6 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef  *pdev)
{
 80048e6:	b538      	push	{r3, r4, r5, lr}
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev,
 80048e8:	2200      	movs	r2, #0
{
 80048ea:	4604      	mov	r4, r0
  USBD_LL_OpenEP(pdev,
 80048ec:	4611      	mov	r1, r2
              0x00,
              USBD_EP_TYPE_CTRL,
              USB_MAX_EP0_SIZE);
  
  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 80048ee:	2540      	movs	r5, #64	; 0x40
  USBD_LL_OpenEP(pdev,
 80048f0:	2340      	movs	r3, #64	; 0x40
 80048f2:	f002 fe71 	bl	80075d8 <USBD_LL_OpenEP>
  
  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev,
 80048f6:	462b      	mov	r3, r5
  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 80048f8:	f8c4 5110 	str.w	r5, [r4, #272]	; 0x110
  USBD_LL_OpenEP(pdev,
 80048fc:	2200      	movs	r2, #0
 80048fe:	2180      	movs	r1, #128	; 0x80
 8004900:	4620      	mov	r0, r4
 8004902:	f002 fe69 	bl	80075d8 <USBD_LL_OpenEP>
              USBD_EP_TYPE_CTRL,
              USB_MAX_EP0_SIZE);
  
  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8004906:	2301      	movs	r3, #1
 8004908:	f884 31fc 	strb.w	r3, [r4, #508]	; 0x1fc
  
  if (pdev->pClassData) 
 800490c:	f8d4 3218 	ldr.w	r3, [r4, #536]	; 0x218
  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8004910:	6225      	str	r5, [r4, #32]
  if (pdev->pClassData) 
 8004912:	b12b      	cbz	r3, 8004920 <USBD_LL_Reset+0x3a>
    pdev->pClass->DeInit(pdev, pdev->dev_config);  
 8004914:	f8d4 3214 	ldr.w	r3, [r4, #532]	; 0x214
 8004918:	7921      	ldrb	r1, [r4, #4]
 800491a:	685b      	ldr	r3, [r3, #4]
 800491c:	4620      	mov	r0, r4
 800491e:	4798      	blx	r3
 
  
  return USBD_OK;
}
 8004920:	2000      	movs	r0, #0
 8004922:	bd38      	pop	{r3, r4, r5, pc}

08004924 <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef  *pdev, USBD_SpeedTypeDef speed)
{
  pdev->dev_speed = speed;
 8004924:	7401      	strb	r1, [r0, #16]
  return USBD_OK;
}
 8004926:	2000      	movs	r0, #0
 8004928:	4770      	bx	lr

0800492a <USBD_LL_Suspend>:
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef  *pdev)
{
  pdev->dev_old_state =  pdev->dev_state;
 800492a:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
 800492e:	f880 31fd 	strb.w	r3, [r0, #509]	; 0x1fd
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 8004932:	2304      	movs	r3, #4
 8004934:	f880 31fc 	strb.w	r3, [r0, #508]	; 0x1fc
  return USBD_OK;
}
 8004938:	2000      	movs	r0, #0
 800493a:	4770      	bx	lr

0800493c <USBD_LL_Resume>:
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef  *pdev)
{
  pdev->dev_state = pdev->dev_old_state;  
 800493c:	f890 31fd 	ldrb.w	r3, [r0, #509]	; 0x1fd
 8004940:	f880 31fc 	strb.w	r3, [r0, #508]	; 0x1fc
  return USBD_OK;
}
 8004944:	2000      	movs	r0, #0
 8004946:	4770      	bx	lr

08004948 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef  *pdev)
{
 8004948:	b508      	push	{r3, lr}
  if(pdev->dev_state == USBD_STATE_CONFIGURED)
 800494a:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 800494e:	2a03      	cmp	r2, #3
 8004950:	d104      	bne.n	800495c <USBD_LL_SOF+0x14>
  {
    if(pdev->pClass->SOF != NULL)
 8004952:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8004956:	69db      	ldr	r3, [r3, #28]
 8004958:	b103      	cbz	r3, 800495c <USBD_LL_SOF+0x14>
    {
      pdev->pClass->SOF(pdev);
 800495a:	4798      	blx	r3
    }
  }
  return USBD_OK;
}
 800495c:	2000      	movs	r0, #0
 800495e:	bd08      	pop	{r3, pc}

08004960 <USBD_LL_IsoINIncomplete>:
 8004960:	2000      	movs	r0, #0
 8004962:	4770      	bx	lr

08004964 <USBD_LL_IsoOUTIncomplete>:
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef  *pdev, uint8_t epnum)
{
  return USBD_OK;
}
 8004964:	2000      	movs	r0, #0
 8004966:	4770      	bx	lr

08004968 <USBD_LL_DevConnected>:
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef  *pdev)
{
  return USBD_OK;
}
 8004968:	2000      	movs	r0, #0
 800496a:	4770      	bx	lr

0800496c <USBD_LL_DevDisconnected>:
*         Handle device disconnection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef  *pdev)
{
 800496c:	b508      	push	{r3, lr}
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800496e:	2201      	movs	r2, #1
 8004970:	f880 21fc 	strb.w	r2, [r0, #508]	; 0x1fc
  pdev->pClass->DeInit(pdev, pdev->dev_config);  
 8004974:	f8d0 2214 	ldr.w	r2, [r0, #532]	; 0x214
 8004978:	7901      	ldrb	r1, [r0, #4]
 800497a:	6852      	ldr	r2, [r2, #4]
 800497c:	4790      	blx	r2
   
  return USBD_OK;
}
 800497e:	2000      	movs	r0, #0
 8004980:	bd08      	pop	{r3, pc}

08004982 <USBD_CtlError.constprop.0>:
* @param  pdev: device instance
* @param  req: usb request
* @retval None
*/

void USBD_CtlError( USBD_HandleTypeDef *pdev ,
 8004982:	b510      	push	{r4, lr}
                            USBD_SetupReqTypedef *req)
{
  USBD_LL_StallEP(pdev , 0x80);
 8004984:	2180      	movs	r1, #128	; 0x80
void USBD_CtlError( USBD_HandleTypeDef *pdev ,
 8004986:	4604      	mov	r4, r0
  USBD_LL_StallEP(pdev , 0x80);
 8004988:	f002 fe44 	bl	8007614 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev , 0);
 800498c:	4620      	mov	r0, r4
 800498e:	2100      	movs	r1, #0
}
 8004990:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  USBD_LL_StallEP(pdev , 0);
 8004994:	f002 be3e 	b.w	8007614 <USBD_LL_StallEP>

08004998 <USBD_StdDevReq>:
{
 8004998:	b537      	push	{r0, r1, r2, r4, r5, lr}
  switch (req->bRequest) 
 800499a:	784b      	ldrb	r3, [r1, #1]
{
 800499c:	4604      	mov	r4, r0
 800499e:	460d      	mov	r5, r1
  switch (req->bRequest) 
 80049a0:	2b09      	cmp	r3, #9
 80049a2:	d879      	bhi.n	8004a98 <USBD_StdDevReq+0x100>
 80049a4:	e8df f013 	tbh	[pc, r3, lsl #1]
 80049a8:	00e500c9 	.word	0x00e500c9
 80049ac:	00d90078 	.word	0x00d90078
 80049b0:	006d0078 	.word	0x006d0078
 80049b4:	0078000a 	.word	0x0078000a
 80049b8:	008d00b9 	.word	0x008d00b9
  switch (req->wValue >> 8)
 80049bc:	884b      	ldrh	r3, [r1, #2]
 80049be:	0a1a      	lsrs	r2, r3, #8
 80049c0:	3a01      	subs	r2, #1
 80049c2:	2a06      	cmp	r2, #6
 80049c4:	d868      	bhi.n	8004a98 <USBD_StdDevReq+0x100>
 80049c6:	e8df f002 	tbb	[pc, r2]
 80049ca:	1c04      	.short	0x1c04
 80049cc:	49676729 	.word	0x49676729
 80049d0:	52          	.byte	0x52
 80049d1:	00          	.byte	0x00
    pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 80049d2:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 80049d6:	681b      	ldr	r3, [r3, #0]
     pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);        
 80049d8:	7c20      	ldrb	r0, [r4, #16]
 80049da:	f10d 0106 	add.w	r1, sp, #6
 80049de:	4798      	blx	r3
  if((len != 0)&& (req->wLength != 0))
 80049e0:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 80049e4:	2a00      	cmp	r2, #0
 80049e6:	d067      	beq.n	8004ab8 <USBD_StdDevReq+0x120>
 80049e8:	88eb      	ldrh	r3, [r5, #6]
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d064      	beq.n	8004ab8 <USBD_StdDevReq+0x120>
    len = MIN(len , req->wLength);
 80049ee:	429a      	cmp	r2, r3
 80049f0:	bf28      	it	cs
 80049f2:	461a      	movcs	r2, r3
 80049f4:	f8ad 2006 	strh.w	r2, [sp, #6]
    USBD_CtlSendData (pdev, 
 80049f8:	4601      	mov	r1, r0
    USBD_CtlSendData (pdev, 
 80049fa:	4620      	mov	r0, r4
 80049fc:	f000 f971 	bl	8004ce2 <USBD_CtlSendData>
 8004a00:	e05a      	b.n	8004ab8 <USBD_StdDevReq+0x120>
    if(pdev->dev_speed == USBD_SPEED_HIGH )   
 8004a02:	7c02      	ldrb	r2, [r0, #16]
 8004a04:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8004a08:	b932      	cbnz	r2, 8004a18 <USBD_StdDevReq+0x80>
      pbuf   = (uint8_t *)pdev->pClass->GetHSConfigDescriptor(&len);
 8004a0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      pbuf   = (uint8_t *)pdev->pClass->GetFSConfigDescriptor(&len);
 8004a0c:	f10d 0006 	add.w	r0, sp, #6
 8004a10:	4798      	blx	r3
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8004a12:	2302      	movs	r3, #2
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8004a14:	7043      	strb	r3, [r0, #1]
 8004a16:	e7e3      	b.n	80049e0 <USBD_StdDevReq+0x48>
      pbuf   = (uint8_t *)pdev->pClass->GetFSConfigDescriptor(&len);
 8004a18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a1a:	e7f7      	b.n	8004a0c <USBD_StdDevReq+0x74>
    switch ((uint8_t)(req->wValue))
 8004a1c:	b2db      	uxtb	r3, r3
 8004a1e:	2b05      	cmp	r3, #5
 8004a20:	d83a      	bhi.n	8004a98 <USBD_StdDevReq+0x100>
 8004a22:	e8df f003 	tbb	[pc, r3]
 8004a26:	0703      	.short	0x0703
 8004a28:	17130f0b 	.word	0x17130f0b
     pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);        
 8004a2c:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 8004a30:	685b      	ldr	r3, [r3, #4]
 8004a32:	e7d1      	b.n	80049d8 <USBD_StdDevReq+0x40>
      pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8004a34:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 8004a38:	689b      	ldr	r3, [r3, #8]
 8004a3a:	e7cd      	b.n	80049d8 <USBD_StdDevReq+0x40>
      pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8004a3c:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 8004a40:	68db      	ldr	r3, [r3, #12]
 8004a42:	e7c9      	b.n	80049d8 <USBD_StdDevReq+0x40>
      pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8004a44:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 8004a48:	691b      	ldr	r3, [r3, #16]
 8004a4a:	e7c5      	b.n	80049d8 <USBD_StdDevReq+0x40>
      pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8004a4c:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 8004a50:	695b      	ldr	r3, [r3, #20]
 8004a52:	e7c1      	b.n	80049d8 <USBD_StdDevReq+0x40>
      pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8004a54:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 8004a58:	699b      	ldr	r3, [r3, #24]
 8004a5a:	e7bd      	b.n	80049d8 <USBD_StdDevReq+0x40>
    if(pdev->dev_speed == USBD_SPEED_HIGH  )   
 8004a5c:	7c03      	ldrb	r3, [r0, #16]
 8004a5e:	b9db      	cbnz	r3, 8004a98 <USBD_StdDevReq+0x100>
      pbuf   = (uint8_t *)pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8004a60:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8004a64:	f10d 0006 	add.w	r0, sp, #6
 8004a68:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004a6a:	4798      	blx	r3
 8004a6c:	e7b8      	b.n	80049e0 <USBD_StdDevReq+0x48>
    if(pdev->dev_speed == USBD_SPEED_HIGH  )   
 8004a6e:	7c03      	ldrb	r3, [r0, #16]
 8004a70:	b993      	cbnz	r3, 8004a98 <USBD_StdDevReq+0x100>
      pbuf   = (uint8_t *)pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8004a72:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8004a76:	f10d 0006 	add.w	r0, sp, #6
 8004a7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a7c:	4798      	blx	r3
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8004a7e:	2307      	movs	r3, #7
 8004a80:	e7c8      	b.n	8004a14 <USBD_StdDevReq+0x7c>
  if ((req->wIndex == 0) && (req->wLength == 0)) 
 8004a82:	888b      	ldrh	r3, [r1, #4]
 8004a84:	b943      	cbnz	r3, 8004a98 <USBD_StdDevReq+0x100>
 8004a86:	88cb      	ldrh	r3, [r1, #6]
 8004a88:	b933      	cbnz	r3, 8004a98 <USBD_StdDevReq+0x100>
    if (pdev->dev_state == USBD_STATE_CONFIGURED) 
 8004a8a:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
    dev_addr = (uint8_t)(req->wValue) & 0x7F;     
 8004a8e:	788d      	ldrb	r5, [r1, #2]
    if (pdev->dev_state == USBD_STATE_CONFIGURED) 
 8004a90:	2b03      	cmp	r3, #3
    dev_addr = (uint8_t)(req->wValue) & 0x7F;     
 8004a92:	f005 057f 	and.w	r5, r5, #127	; 0x7f
    if (pdev->dev_state == USBD_STATE_CONFIGURED) 
 8004a96:	d103      	bne.n	8004aa0 <USBD_StdDevReq+0x108>
    USBD_CtlError(pdev , req);
 8004a98:	4620      	mov	r0, r4
 8004a9a:	f7ff ff72 	bl	8004982 <USBD_CtlError.constprop.0>
    break;
 8004a9e:	e00b      	b.n	8004ab8 <USBD_StdDevReq+0x120>
      pdev->dev_address = dev_addr;
 8004aa0:	f880 51fe 	strb.w	r5, [r0, #510]	; 0x1fe
      USBD_LL_SetUSBAddress(pdev, dev_addr);               
 8004aa4:	4629      	mov	r1, r5
 8004aa6:	f002 fde5 	bl	8007674 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);                         
 8004aaa:	4620      	mov	r0, r4
 8004aac:	f000 f945 	bl	8004d3a <USBD_CtlSendStatus>
      if (dev_addr != 0) 
 8004ab0:	b12d      	cbz	r5, 8004abe <USBD_StdDevReq+0x126>
        pdev->dev_state  = USBD_STATE_ADDRESSED;
 8004ab2:	2302      	movs	r3, #2
        pdev->dev_state  = USBD_STATE_DEFAULT; 
 8004ab4:	f884 31fc 	strb.w	r3, [r4, #508]	; 0x1fc
}
 8004ab8:	2000      	movs	r0, #0
 8004aba:	b003      	add	sp, #12
 8004abc:	bd30      	pop	{r4, r5, pc}
        pdev->dev_state  = USBD_STATE_DEFAULT; 
 8004abe:	2301      	movs	r3, #1
 8004ac0:	e7f8      	b.n	8004ab4 <USBD_StdDevReq+0x11c>
  cfgidx = (uint8_t)(req->wValue);                 
 8004ac2:	7889      	ldrb	r1, [r1, #2]
 8004ac4:	4d30      	ldr	r5, [pc, #192]	; (8004b88 <USBD_StdDevReq+0x1f0>)
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION ) 
 8004ac6:	2901      	cmp	r1, #1
  cfgidx = (uint8_t)(req->wValue);                 
 8004ac8:	7029      	strb	r1, [r5, #0]
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION ) 
 8004aca:	d8e5      	bhi.n	8004a98 <USBD_StdDevReq+0x100>
    switch (pdev->dev_state) 
 8004acc:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
 8004ad0:	2b02      	cmp	r3, #2
 8004ad2:	d00c      	beq.n	8004aee <USBD_StdDevReq+0x156>
 8004ad4:	2b03      	cmp	r3, #3
 8004ad6:	d1df      	bne.n	8004a98 <USBD_StdDevReq+0x100>
      if (cfgidx == 0) 
 8004ad8:	b9b1      	cbnz	r1, 8004b08 <USBD_StdDevReq+0x170>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8004ada:	2302      	movs	r3, #2
 8004adc:	f880 31fc 	strb.w	r3, [r0, #508]	; 0x1fc
        pdev->dev_config = cfgidx;          
 8004ae0:	6041      	str	r1, [r0, #4]
        USBD_ClrClassConfig(pdev , cfgidx);
 8004ae2:	f7ff fe4b 	bl	800477c <USBD_ClrClassConfig>
      USBD_CtlSendStatus(pdev);
 8004ae6:	4620      	mov	r0, r4
 8004ae8:	f000 f927 	bl	8004d3a <USBD_CtlSendStatus>
 8004aec:	e7e4      	b.n	8004ab8 <USBD_StdDevReq+0x120>
      if (cfgidx) 
 8004aee:	2900      	cmp	r1, #0
 8004af0:	d0f9      	beq.n	8004ae6 <USBD_StdDevReq+0x14e>
        pdev->dev_config = cfgidx;
 8004af2:	2101      	movs	r1, #1
        pdev->dev_state = USBD_STATE_CONFIGURED;
 8004af4:	2303      	movs	r3, #3
        pdev->dev_config = cfgidx;
 8004af6:	6041      	str	r1, [r0, #4]
        pdev->dev_state = USBD_STATE_CONFIGURED;
 8004af8:	f880 31fc 	strb.w	r3, [r0, #508]	; 0x1fc
        if(USBD_SetClassConfig(pdev , cfgidx) == USBD_FAIL)
 8004afc:	4620      	mov	r0, r4
 8004afe:	f7ff fe32 	bl	8004766 <USBD_SetClassConfig>
 8004b02:	2802      	cmp	r0, #2
 8004b04:	d1ef      	bne.n	8004ae6 <USBD_StdDevReq+0x14e>
 8004b06:	e7c7      	b.n	8004a98 <USBD_StdDevReq+0x100>
      else  if (cfgidx != pdev->dev_config) 
 8004b08:	6841      	ldr	r1, [r0, #4]
 8004b0a:	2901      	cmp	r1, #1
 8004b0c:	d0eb      	beq.n	8004ae6 <USBD_StdDevReq+0x14e>
        USBD_ClrClassConfig(pdev , pdev->dev_config);
 8004b0e:	b2c9      	uxtb	r1, r1
 8004b10:	f7ff fe34 	bl	800477c <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8004b14:	7829      	ldrb	r1, [r5, #0]
 8004b16:	6061      	str	r1, [r4, #4]
 8004b18:	e7f0      	b.n	8004afc <USBD_StdDevReq+0x164>
  if (req->wLength != 1) 
 8004b1a:	88ca      	ldrh	r2, [r1, #6]
 8004b1c:	2a01      	cmp	r2, #1
 8004b1e:	d1bb      	bne.n	8004a98 <USBD_StdDevReq+0x100>
    switch (pdev->dev_state )  
 8004b20:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
 8004b24:	2b02      	cmp	r3, #2
 8004b26:	d003      	beq.n	8004b30 <USBD_StdDevReq+0x198>
 8004b28:	2b03      	cmp	r3, #3
 8004b2a:	d1b5      	bne.n	8004a98 <USBD_StdDevReq+0x100>
      USBD_CtlSendData (pdev, 
 8004b2c:	1d01      	adds	r1, r0, #4
 8004b2e:	e764      	b.n	80049fa <USBD_StdDevReq+0x62>
      pdev->dev_default_config = 0;
 8004b30:	4601      	mov	r1, r0
 8004b32:	2300      	movs	r3, #0
 8004b34:	f841 3f08 	str.w	r3, [r1, #8]!
 8004b38:	e75f      	b.n	80049fa <USBD_StdDevReq+0x62>
  switch (pdev->dev_state) 
 8004b3a:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
 8004b3e:	3b02      	subs	r3, #2
 8004b40:	2b01      	cmp	r3, #1
 8004b42:	d8a9      	bhi.n	8004a98 <USBD_StdDevReq+0x100>
    pdev->dev_config_status = USB_CONFIG_SELF_POWERED;                                  
 8004b44:	2301      	movs	r3, #1
 8004b46:	60c3      	str	r3, [r0, #12]
    if (pdev->dev_remote_wakeup) 
 8004b48:	f8d0 3204 	ldr.w	r3, [r0, #516]	; 0x204
 8004b4c:	b10b      	cbz	r3, 8004b52 <USBD_StdDevReq+0x1ba>
       pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;                                
 8004b4e:	2303      	movs	r3, #3
 8004b50:	60c3      	str	r3, [r0, #12]
    USBD_CtlSendData (pdev, 
 8004b52:	2202      	movs	r2, #2
 8004b54:	f104 010c 	add.w	r1, r4, #12
 8004b58:	e74f      	b.n	80049fa <USBD_StdDevReq+0x62>
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8004b5a:	884b      	ldrh	r3, [r1, #2]
 8004b5c:	2b01      	cmp	r3, #1
 8004b5e:	d1ab      	bne.n	8004ab8 <USBD_StdDevReq+0x120>
      pdev->dev_remote_wakeup = 0; 
 8004b60:	f8c4 3204 	str.w	r3, [r4, #516]	; 0x204
      pdev->pClass->Setup (pdev, req);   
 8004b64:	f8d4 3214 	ldr.w	r3, [r4, #532]	; 0x214
 8004b68:	4629      	mov	r1, r5
 8004b6a:	689b      	ldr	r3, [r3, #8]
 8004b6c:	4620      	mov	r0, r4
 8004b6e:	4798      	blx	r3
 8004b70:	e7b9      	b.n	8004ae6 <USBD_StdDevReq+0x14e>
  switch (pdev->dev_state)
 8004b72:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
 8004b76:	3b02      	subs	r3, #2
 8004b78:	2b01      	cmp	r3, #1
 8004b7a:	d88d      	bhi.n	8004a98 <USBD_StdDevReq+0x100>
    if (req->wValue == USB_FEATURE_REMOTE_WAKEUP) 
 8004b7c:	884b      	ldrh	r3, [r1, #2]
 8004b7e:	2b01      	cmp	r3, #1
 8004b80:	d19a      	bne.n	8004ab8 <USBD_StdDevReq+0x120>
      pdev->dev_remote_wakeup = 0; 
 8004b82:	2300      	movs	r3, #0
 8004b84:	e7ec      	b.n	8004b60 <USBD_StdDevReq+0x1c8>
 8004b86:	bf00      	nop
 8004b88:	200003f5 	.word	0x200003f5

08004b8c <USBD_StdItfReq>:
{
 8004b8c:	b538      	push	{r3, r4, r5, lr}
  switch (pdev->dev_state) 
 8004b8e:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
 8004b92:	2b03      	cmp	r3, #3
{
 8004b94:	4604      	mov	r4, r0
 8004b96:	460d      	mov	r5, r1
  switch (pdev->dev_state) 
 8004b98:	d10d      	bne.n	8004bb6 <USBD_StdItfReq+0x2a>
    if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES) 
 8004b9a:	790b      	ldrb	r3, [r1, #4]
 8004b9c:	2b01      	cmp	r3, #1
 8004b9e:	d80a      	bhi.n	8004bb6 <USBD_StdItfReq+0x2a>
      pdev->pClass->Setup (pdev, req); 
 8004ba0:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8004ba4:	689b      	ldr	r3, [r3, #8]
 8004ba6:	4798      	blx	r3
      if((req->wLength == 0)&& (ret == USBD_OK))
 8004ba8:	88eb      	ldrh	r3, [r5, #6]
 8004baa:	b913      	cbnz	r3, 8004bb2 <USBD_StdItfReq+0x26>
         USBD_CtlSendStatus(pdev);
 8004bac:	4620      	mov	r0, r4
 8004bae:	f000 f8c4 	bl	8004d3a <USBD_CtlSendStatus>
}
 8004bb2:	2000      	movs	r0, #0
 8004bb4:	bd38      	pop	{r3, r4, r5, pc}
     USBD_CtlError(pdev , req);
 8004bb6:	f7ff fee4 	bl	8004982 <USBD_CtlError.constprop.0>
    break;
 8004bba:	e7fa      	b.n	8004bb2 <USBD_StdItfReq+0x26>

08004bbc <USBD_StdEPReq>:
{
 8004bbc:	b570      	push	{r4, r5, r6, lr}
  if ((req->bmRequest & 0x60) == 0x20)
 8004bbe:	780a      	ldrb	r2, [r1, #0]
  ep_addr  = LOBYTE(req->wIndex);   
 8004bc0:	888e      	ldrh	r6, [r1, #4]
  if ((req->bmRequest & 0x60) == 0x20)
 8004bc2:	f002 0260 	and.w	r2, r2, #96	; 0x60
 8004bc6:	2a20      	cmp	r2, #32
{
 8004bc8:	4604      	mov	r4, r0
 8004bca:	460d      	mov	r5, r1
  ep_addr  = LOBYTE(req->wIndex);   
 8004bcc:	b2f3      	uxtb	r3, r6
  if ((req->bmRequest & 0x60) == 0x20)
 8004bce:	d105      	bne.n	8004bdc <USBD_StdEPReq+0x20>
    pdev->pClass->Setup (pdev, req);
 8004bd0:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8004bd4:	689b      	ldr	r3, [r3, #8]
 8004bd6:	4798      	blx	r3
}
 8004bd8:	2000      	movs	r0, #0
 8004bda:	bd70      	pop	{r4, r5, r6, pc}
  switch (req->bRequest) 
 8004bdc:	784a      	ldrb	r2, [r1, #1]
 8004bde:	2a01      	cmp	r2, #1
 8004be0:	d01c      	beq.n	8004c1c <USBD_StdEPReq+0x60>
 8004be2:	d32a      	bcc.n	8004c3a <USBD_StdEPReq+0x7e>
 8004be4:	2a03      	cmp	r2, #3
 8004be6:	d1f7      	bne.n	8004bd8 <USBD_StdEPReq+0x1c>
    switch (pdev->dev_state) 
 8004be8:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 8004bec:	2a02      	cmp	r2, #2
 8004bee:	d040      	beq.n	8004c72 <USBD_StdEPReq+0xb6>
 8004bf0:	2a03      	cmp	r2, #3
 8004bf2:	d002      	beq.n	8004bfa <USBD_StdEPReq+0x3e>
      USBD_CtlError(pdev , req);
 8004bf4:	f7ff fec5 	bl	8004982 <USBD_CtlError.constprop.0>
      break;
 8004bf8:	e7ee      	b.n	8004bd8 <USBD_StdEPReq+0x1c>
      if (req->wValue == USB_FEATURE_EP_HALT)
 8004bfa:	884a      	ldrh	r2, [r1, #2]
 8004bfc:	b922      	cbnz	r2, 8004c08 <USBD_StdEPReq+0x4c>
        if ((ep_addr != 0x00) && (ep_addr != 0x80)) 
 8004bfe:	065e      	lsls	r6, r3, #25
 8004c00:	d002      	beq.n	8004c08 <USBD_StdEPReq+0x4c>
          USBD_LL_StallEP(pdev , ep_addr);
 8004c02:	4619      	mov	r1, r3
 8004c04:	f002 fd06 	bl	8007614 <USBD_LL_StallEP>
          pdev->pClass->Setup (pdev, req);
 8004c08:	f8d4 3214 	ldr.w	r3, [r4, #532]	; 0x214
 8004c0c:	4629      	mov	r1, r5
 8004c0e:	689b      	ldr	r3, [r3, #8]
 8004c10:	4620      	mov	r0, r4
 8004c12:	4798      	blx	r3
        USBD_CtlSendStatus(pdev);
 8004c14:	4620      	mov	r0, r4
 8004c16:	f000 f890 	bl	8004d3a <USBD_CtlSendStatus>
 8004c1a:	e7dd      	b.n	8004bd8 <USBD_StdEPReq+0x1c>
    switch (pdev->dev_state) 
 8004c1c:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 8004c20:	2a02      	cmp	r2, #2
 8004c22:	d026      	beq.n	8004c72 <USBD_StdEPReq+0xb6>
 8004c24:	2a03      	cmp	r2, #3
 8004c26:	d1e5      	bne.n	8004bf4 <USBD_StdEPReq+0x38>
      if (req->wValue == USB_FEATURE_EP_HALT)
 8004c28:	884a      	ldrh	r2, [r1, #2]
 8004c2a:	2a00      	cmp	r2, #0
 8004c2c:	d1d4      	bne.n	8004bd8 <USBD_StdEPReq+0x1c>
        if ((ep_addr & 0x7F) != 0x00) 
 8004c2e:	0659      	lsls	r1, r3, #25
 8004c30:	d0f0      	beq.n	8004c14 <USBD_StdEPReq+0x58>
          USBD_LL_ClearStallEP(pdev , ep_addr);
 8004c32:	4619      	mov	r1, r3
 8004c34:	f002 fcfc 	bl	8007630 <USBD_LL_ClearStallEP>
 8004c38:	e7e6      	b.n	8004c08 <USBD_StdEPReq+0x4c>
    switch (pdev->dev_state) 
 8004c3a:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 8004c3e:	2a02      	cmp	r2, #2
 8004c40:	d017      	beq.n	8004c72 <USBD_StdEPReq+0xb6>
 8004c42:	2a03      	cmp	r2, #3
 8004c44:	d1d6      	bne.n	8004bf4 <USBD_StdEPReq+0x38>
 8004c46:	f003 057f 	and.w	r5, r3, #127	; 0x7f
      pep = ((ep_addr & 0x80) == 0x80) ? &pdev->ep_in[ep_addr & 0x7F]:\
 8004c4a:	f016 0f80 	tst.w	r6, #128	; 0x80
 8004c4e:	eb00 1505 	add.w	r5, r0, r5, lsl #4
      if(USBD_LL_IsStallEP(pdev, ep_addr))
 8004c52:	4619      	mov	r1, r3
      pep = ((ep_addr & 0x80) == 0x80) ? &pdev->ep_in[ep_addr & 0x7F]:\
 8004c54:	bf14      	ite	ne
 8004c56:	3514      	addne	r5, #20
 8004c58:	f505 7582 	addeq.w	r5, r5, #260	; 0x104
      if(USBD_LL_IsStallEP(pdev, ep_addr))
 8004c5c:	f002 fcf6 	bl	800764c <USBD_LL_IsStallEP>
 8004c60:	b168      	cbz	r0, 8004c7e <USBD_StdEPReq+0xc2>
        pep->status = 0x0001;     
 8004c62:	2301      	movs	r3, #1
 8004c64:	602b      	str	r3, [r5, #0]
      USBD_CtlSendData (pdev,
 8004c66:	2202      	movs	r2, #2
 8004c68:	4629      	mov	r1, r5
 8004c6a:	4620      	mov	r0, r4
 8004c6c:	f000 f839 	bl	8004ce2 <USBD_CtlSendData>
      break;
 8004c70:	e7b2      	b.n	8004bd8 <USBD_StdEPReq+0x1c>
      if ((ep_addr & 0x7F) != 0x00) 
 8004c72:	065a      	lsls	r2, r3, #25
 8004c74:	d0b0      	beq.n	8004bd8 <USBD_StdEPReq+0x1c>
        USBD_LL_StallEP(pdev , ep_addr);
 8004c76:	4619      	mov	r1, r3
 8004c78:	f002 fccc 	bl	8007614 <USBD_LL_StallEP>
 8004c7c:	e7ac      	b.n	8004bd8 <USBD_StdEPReq+0x1c>
        pep->status = 0x0000;  
 8004c7e:	6028      	str	r0, [r5, #0]
 8004c80:	e7f1      	b.n	8004c66 <USBD_StdEPReq+0xaa>

08004c82 <USBD_ParseSetupRequest>:
  req->bmRequest     = *(uint8_t *)  (pdata);
 8004c82:	780b      	ldrb	r3, [r1, #0]
 8004c84:	7003      	strb	r3, [r0, #0]
  req->bRequest      = *(uint8_t *)  (pdata +  1);
 8004c86:	784b      	ldrb	r3, [r1, #1]
 8004c88:	7043      	strb	r3, [r0, #1]
  req->wValue        = SWAPBYTE      (pdata +  2);
 8004c8a:	78ca      	ldrb	r2, [r1, #3]
 8004c8c:	788b      	ldrb	r3, [r1, #2]
 8004c8e:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8004c92:	8043      	strh	r3, [r0, #2]
  req->wIndex        = SWAPBYTE      (pdata +  4);
 8004c94:	794a      	ldrb	r2, [r1, #5]
 8004c96:	790b      	ldrb	r3, [r1, #4]
 8004c98:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8004c9c:	8083      	strh	r3, [r0, #4]
  req->wLength       = SWAPBYTE      (pdata +  6);
 8004c9e:	79ca      	ldrb	r2, [r1, #7]
 8004ca0:	798b      	ldrb	r3, [r1, #6]
 8004ca2:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8004ca6:	80c3      	strh	r3, [r0, #6]
 8004ca8:	4770      	bx	lr

08004caa <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8004caa:	b530      	push	{r4, r5, lr}
  uint8_t idx = 0;
  
  if (desc != NULL) 
 8004cac:	b188      	cbz	r0, 8004cd2 <USBD_GetString+0x28>
 8004cae:	4605      	mov	r5, r0
 8004cb0:	1a2b      	subs	r3, r5, r0
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
    uint8_t  len = 0;

    while (*buf != '\0') 
 8004cb2:	f815 4b01 	ldrb.w	r4, [r5], #1
 8004cb6:	b2db      	uxtb	r3, r3
 8004cb8:	2c00      	cmp	r4, #0
 8004cba:	d1f9      	bne.n	8004cb0 <USBD_GetString+0x6>
    *len =  USBD_GetLen(desc) * 2 + 2;    
 8004cbc:	005b      	lsls	r3, r3, #1
 8004cbe:	3302      	adds	r3, #2
 8004cc0:	8013      	strh	r3, [r2, #0]
    unicode[idx++] = *len;
 8004cc2:	700b      	strb	r3, [r1, #0]
    unicode[idx++] =  USB_DESC_TYPE_STRING;
 8004cc4:	2303      	movs	r3, #3
 8004cc6:	704b      	strb	r3, [r1, #1]
 8004cc8:	3801      	subs	r0, #1
 8004cca:	2302      	movs	r3, #2
    while (*desc != '\0') 
 8004ccc:	f810 5f01 	ldrb.w	r5, [r0, #1]!
 8004cd0:	b905      	cbnz	r5, 8004cd4 <USBD_GetString+0x2a>
 8004cd2:	bd30      	pop	{r4, r5, pc}
      unicode[idx++] = *desc++;
 8004cd4:	1c5a      	adds	r2, r3, #1
 8004cd6:	b2d2      	uxtb	r2, r2
 8004cd8:	54cd      	strb	r5, [r1, r3]
      unicode[idx++] =  0x00;
 8004cda:	3302      	adds	r3, #2
 8004cdc:	b2db      	uxtb	r3, r3
 8004cde:	548c      	strb	r4, [r1, r2]
 8004ce0:	e7f4      	b.n	8004ccc <USBD_GetString+0x22>

08004ce2 <USBD_CtlSendData>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlSendData (USBD_HandleTypeDef  *pdev, 
                               uint8_t *pbuf,
                               uint16_t len)
{
 8004ce2:	b510      	push	{r4, lr}
 8004ce4:	4613      	mov	r3, r2
  /* Set EP0 State */
  pdev->ep0_state          = USBD_EP0_DATA_IN;                                      
 8004ce6:	2202      	movs	r2, #2
 8004ce8:	f8c0 21f4 	str.w	r2, [r0, #500]	; 0x1f4
  pdev->ep_in[0].total_length = len;
 8004cec:	6183      	str	r3, [r0, #24]
  pdev->ep_in[0].rem_length   = len;
 /* Start the transfer */
  USBD_LL_Transmit (pdev, 0x00, pbuf, len);  
 8004cee:	460a      	mov	r2, r1
  pdev->ep_in[0].rem_length   = len;
 8004cf0:	61c3      	str	r3, [r0, #28]
  USBD_LL_Transmit (pdev, 0x00, pbuf, len);  
 8004cf2:	2100      	movs	r1, #0
 8004cf4:	f002 fccc 	bl	8007690 <USBD_LL_Transmit>
  
  return USBD_OK;
}
 8004cf8:	2000      	movs	r0, #0
 8004cfa:	bd10      	pop	{r4, pc}

08004cfc <USBD_CtlContinueSendData>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlContinueSendData (USBD_HandleTypeDef  *pdev, 
                                       uint8_t *pbuf,
                                       uint16_t len)
{
 8004cfc:	b508      	push	{r3, lr}
 /* Start the next transfer */
  USBD_LL_Transmit (pdev, 0x00, pbuf, len);   
 8004cfe:	4613      	mov	r3, r2
 8004d00:	460a      	mov	r2, r1
 8004d02:	2100      	movs	r1, #0
 8004d04:	f002 fcc4 	bl	8007690 <USBD_LL_Transmit>
  
  return USBD_OK;
}
 8004d08:	2000      	movs	r0, #0
 8004d0a:	bd08      	pop	{r3, pc}

08004d0c <USBD_CtlPrepareRx>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlPrepareRx (USBD_HandleTypeDef  *pdev,
                                  uint8_t *pbuf,                                  
                                  uint16_t len)
{
 8004d0c:	b510      	push	{r4, lr}
 8004d0e:	4613      	mov	r3, r2
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT; 
 8004d10:	2203      	movs	r2, #3
 8004d12:	f8c0 21f4 	str.w	r2, [r0, #500]	; 0x1f4
  pdev->ep_out[0].total_length = len;
 8004d16:	f8c0 3108 	str.w	r3, [r0, #264]	; 0x108
  pdev->ep_out[0].rem_length   = len;
  /* Start the transfer */
  USBD_LL_PrepareReceive (pdev,
 8004d1a:	460a      	mov	r2, r1
  pdev->ep_out[0].rem_length   = len;
 8004d1c:	f8c0 310c 	str.w	r3, [r0, #268]	; 0x10c
  USBD_LL_PrepareReceive (pdev,
 8004d20:	2100      	movs	r1, #0
 8004d22:	f002 fcc3 	bl	80076ac <USBD_LL_PrepareReceive>
                          0,
                          pbuf,
                         len);
  
  return USBD_OK;
}
 8004d26:	2000      	movs	r0, #0
 8004d28:	bd10      	pop	{r4, pc}

08004d2a <USBD_CtlContinueRx>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlContinueRx (USBD_HandleTypeDef  *pdev, 
                                          uint8_t *pbuf,                                          
                                          uint16_t len)
{
 8004d2a:	b508      	push	{r3, lr}

  USBD_LL_PrepareReceive (pdev,
 8004d2c:	4613      	mov	r3, r2
 8004d2e:	460a      	mov	r2, r1
 8004d30:	2100      	movs	r1, #0
 8004d32:	f002 fcbb 	bl	80076ac <USBD_LL_PrepareReceive>
                          0,                     
                          pbuf,                         
                          len);
  return USBD_OK;
}
 8004d36:	2000      	movs	r0, #0
 8004d38:	bd08      	pop	{r3, pc}

08004d3a <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlSendStatus (USBD_HandleTypeDef  *pdev)
{
 8004d3a:	b508      	push	{r3, lr}

  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8004d3c:	2304      	movs	r3, #4
 8004d3e:	f8c0 31f4 	str.w	r3, [r0, #500]	; 0x1f4
  
 /* Start the transfer */
  USBD_LL_Transmit (pdev, 0x00, NULL, 0);   
 8004d42:	2300      	movs	r3, #0
 8004d44:	461a      	mov	r2, r3
 8004d46:	4619      	mov	r1, r3
 8004d48:	f002 fca2 	bl	8007690 <USBD_LL_Transmit>
  
  return USBD_OK;
}
 8004d4c:	2000      	movs	r0, #0
 8004d4e:	bd08      	pop	{r3, pc}

08004d50 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlReceiveStatus (USBD_HandleTypeDef  *pdev)
{
 8004d50:	b508      	push	{r3, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT; 
 8004d52:	2305      	movs	r3, #5
 8004d54:	f8c0 31f4 	str.w	r3, [r0, #500]	; 0x1f4
  
 /* Start the transfer */  
  USBD_LL_PrepareReceive ( pdev,
 8004d58:	2300      	movs	r3, #0
 8004d5a:	461a      	mov	r2, r3
 8004d5c:	4619      	mov	r1, r3
 8004d5e:	f002 fca5 	bl	80076ac <USBD_LL_PrepareReceive>
                    0,
                    NULL,
                    0);  

  return USBD_OK;
}
 8004d62:	2000      	movs	r0, #0
 8004d64:	bd08      	pop	{r3, pc}

08004d66 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8004d66:	b508      	push	{r3, lr}
  vTaskStartScheduler();
 8004d68:	f000 ff94 	bl	8005c94 <vTaskStartScheduler>
  
  return osOK;
}
 8004d6c:	2000      	movs	r0, #0
 8004d6e:	bd08      	pop	{r3, pc}

08004d70 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8004d70:	b530      	push	{r4, r5, lr}

    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
#else
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004d72:	f9b0 4008 	ldrsh.w	r4, [r0, #8]
 8004d76:	8a02      	ldrh	r2, [r0, #16]
{
 8004d78:	460b      	mov	r3, r1
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004d7a:	e890 0022 	ldmia.w	r0, {r1, r5}
{
 8004d7e:	b085      	sub	sp, #20
  if (priority != osPriorityError) {
 8004d80:	2c84      	cmp	r4, #132	; 0x84
    fpriority += (priority - osPriorityIdle);
 8004d82:	bf14      	ite	ne
 8004d84:	3403      	addne	r4, #3
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8004d86:	2400      	moveq	r4, #0
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004d88:	a803      	add	r0, sp, #12
 8004d8a:	9001      	str	r0, [sp, #4]
 8004d8c:	9400      	str	r4, [sp, #0]
 8004d8e:	4628      	mov	r0, r5
 8004d90:	f000 feb0 	bl	8005af4 <xTaskCreate>
 8004d94:	2801      	cmp	r0, #1
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8004d96:	bf0c      	ite	eq
 8004d98:	9803      	ldreq	r0, [sp, #12]
    return NULL;
 8004d9a:	2000      	movne	r0, #0
}
 8004d9c:	b005      	add	sp, #20
 8004d9e:	bd30      	pop	{r4, r5, pc}

08004da0 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8004da0:	b508      	push	{r3, lr}
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8004da2:	2800      	cmp	r0, #0
 8004da4:	bf08      	it	eq
 8004da6:	2001      	moveq	r0, #1
 8004da8:	f001 f8c2 	bl	8005f30 <vTaskDelay>
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8004dac:	2000      	movs	r0, #0
 8004dae:	bd08      	pop	{r3, pc}

08004db0 <osMessageCreate>:
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
  }
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 8004db0:	2200      	movs	r2, #0
 8004db2:	c803      	ldmia	r0, {r0, r1}
 8004db4:	f000 bbee 	b.w	8005594 <xQueueGenericCreate>

08004db8 <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 8004db8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
  portBASE_TYPE taskWoken = pdFALSE;
 8004dba:	2400      	movs	r4, #0
{
 8004dbc:	9101      	str	r1, [sp, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 8004dbe:	9403      	str	r4, [sp, #12]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
  if (ticks == 0) {
    ticks = 1;
 8004dc0:	42a2      	cmp	r2, r4
 8004dc2:	bf08      	it	eq
 8004dc4:	2201      	moveq	r2, #1
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004dc6:	f3ef 8305 	mrs	r3, IPSR
  }
  
  if (inHandlerMode()) {
 8004dca:	b1ab      	cbz	r3, 8004df8 <osMessagePut+0x40>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 8004dcc:	4623      	mov	r3, r4
 8004dce:	aa03      	add	r2, sp, #12
 8004dd0:	a901      	add	r1, sp, #4
 8004dd2:	f000 fcb7 	bl	8005744 <xQueueGenericSendFromISR>
 8004dd6:	2801      	cmp	r0, #1
 8004dd8:	d002      	beq.n	8004de0 <osMessagePut+0x28>
      return osErrorOS;
 8004dda:	20ff      	movs	r0, #255	; 0xff
      return osErrorOS;
    }
  }
  
  return osOK;
}
 8004ddc:	b004      	add	sp, #16
 8004dde:	bd10      	pop	{r4, pc}
    portEND_SWITCHING_ISR(taskWoken);
 8004de0:	9b03      	ldr	r3, [sp, #12]
 8004de2:	b13b      	cbz	r3, 8004df4 <osMessagePut+0x3c>
 8004de4:	4b07      	ldr	r3, [pc, #28]	; (8004e04 <osMessagePut+0x4c>)
 8004de6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004dea:	601a      	str	r2, [r3, #0]
 8004dec:	f3bf 8f4f 	dsb	sy
 8004df0:	f3bf 8f6f 	isb	sy
  return osOK;
 8004df4:	2000      	movs	r0, #0
 8004df6:	e7f1      	b.n	8004ddc <osMessagePut+0x24>
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 8004df8:	a901      	add	r1, sp, #4
 8004dfa:	f000 fbed 	bl	80055d8 <xQueueGenericSend>
 8004dfe:	2801      	cmp	r0, #1
 8004e00:	d1eb      	bne.n	8004dda <osMessagePut+0x22>
 8004e02:	e7f7      	b.n	8004df4 <osMessagePut+0x3c>
 8004e04:	e000ed04 	.word	0xe000ed04

08004e08 <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 8004e08:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004e0a:	b085      	sub	sp, #20
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
  event.value.v = 0;
 8004e0c:	2600      	movs	r6, #0
{
 8004e0e:	4604      	mov	r4, r0
 8004e10:	4617      	mov	r7, r2
 8004e12:	4608      	mov	r0, r1
  event.def.message_id = queue_id;
 8004e14:	9103      	str	r1, [sp, #12]
  event.value.v = 0;
 8004e16:	9602      	str	r6, [sp, #8]
 8004e18:	ad01      	add	r5, sp, #4
  
  if (queue_id == NULL) {
 8004e1a:	b911      	cbnz	r1, 8004e22 <osMessageGet+0x1a>
    event.status = osErrorParameter;
 8004e1c:	2380      	movs	r3, #128	; 0x80
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
      /* We have mail */
      event.status = osEventMessage;
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 8004e1e:	9301      	str	r3, [sp, #4]
 8004e20:	e017      	b.n	8004e52 <osMessageGet+0x4a>
  taskWoken = pdFALSE;
 8004e22:	9600      	str	r6, [sp, #0]
 8004e24:	f3ef 8305 	mrs	r3, IPSR
  if (inHandlerMode()) {
 8004e28:	b1d3      	cbz	r3, 8004e60 <osMessageGet+0x58>
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 8004e2a:	466a      	mov	r2, sp
 8004e2c:	a902      	add	r1, sp, #8
 8004e2e:	f000 fdaf 	bl	8005990 <xQueueReceiveFromISR>
 8004e32:	2801      	cmp	r0, #1
      event.status = osEventMessage;
 8004e34:	bf04      	itt	eq
 8004e36:	2310      	moveq	r3, #16
 8004e38:	9301      	streq	r3, [sp, #4]
    portEND_SWITCHING_ISR(taskWoken);
 8004e3a:	9b00      	ldr	r3, [sp, #0]
      event.status = osOK;
 8004e3c:	bf18      	it	ne
 8004e3e:	9601      	strne	r6, [sp, #4]
    portEND_SWITCHING_ISR(taskWoken);
 8004e40:	b13b      	cbz	r3, 8004e52 <osMessageGet+0x4a>
 8004e42:	4b0d      	ldr	r3, [pc, #52]	; (8004e78 <osMessageGet+0x70>)
 8004e44:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004e48:	601a      	str	r2, [r3, #0]
 8004e4a:	f3bf 8f4f 	dsb	sy
 8004e4e:	f3bf 8f6f 	isb	sy
    }
  }
  
  return event;
 8004e52:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8004e56:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8004e5a:	4620      	mov	r0, r4
 8004e5c:	b005      	add	sp, #20
 8004e5e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 8004e60:	a902      	add	r1, sp, #8
 8004e62:	f000 fcd1 	bl	8005808 <xQueueGenericReceive>
 8004e66:	2801      	cmp	r0, #1
 8004e68:	d101      	bne.n	8004e6e <osMessageGet+0x66>
      event.status = osEventMessage;
 8004e6a:	2310      	movs	r3, #16
 8004e6c:	e7d7      	b.n	8004e1e <osMessageGet+0x16>
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 8004e6e:	2f00      	cmp	r7, #0
 8004e70:	bf0c      	ite	eq
 8004e72:	2300      	moveq	r3, #0
 8004e74:	2340      	movne	r3, #64	; 0x40
 8004e76:	e7d2      	b.n	8004e1e <osMessageGet+0x16>
 8004e78:	e000ed04 	.word	0xe000ed04

08004e7c <osSystickHandler>:
* @brief  Handles the tick increment
* @param  none.
* @retval none.
*/
void osSystickHandler(void)
{
 8004e7c:	b508      	push	{r3, lr}

#if (INCLUDE_xTaskGetSchedulerState  == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8004e7e:	f001 f99b 	bl	80061b8 <xTaskGetSchedulerState>
 8004e82:	2801      	cmp	r0, #1
 8004e84:	d003      	beq.n	8004e8e <osSystickHandler+0x12>
#endif  /* INCLUDE_xTaskGetSchedulerState */  
    xPortSysTickHandler();
#if (INCLUDE_xTaskGetSchedulerState  == 1 )
  }
#endif  /* INCLUDE_xTaskGetSchedulerState */  
}
 8004e86:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    xPortSysTickHandler();
 8004e8a:	f000 b90b 	b.w	80050a4 <xPortSysTickHandler>
 8004e8e:	bd08      	pop	{r3, pc}

08004e90 <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004e90:	f100 0308 	add.w	r3, r0, #8
 8004e94:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004e96:	f04f 32ff 	mov.w	r2, #4294967295

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004e9a:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004e9c:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004e9e:	2300      	movs	r3, #0
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004ea0:	6082      	str	r2, [r0, #8]
	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004ea2:	6003      	str	r3, [r0, #0]
 8004ea4:	4770      	bx	lr

08004ea6 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8004ea6:	2300      	movs	r3, #0
 8004ea8:	6103      	str	r3, [r0, #16]
 8004eaa:	4770      	bx	lr

08004eac <vListInsertEnd>:
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
 8004eac:	6843      	ldr	r3, [r0, #4]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8004eae:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004eb0:	689a      	ldr	r2, [r3, #8]
 8004eb2:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004eb4:	689a      	ldr	r2, [r3, #8]
 8004eb6:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004eb8:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;

	( pxList->uxNumberOfItems )++;
 8004eba:	6803      	ldr	r3, [r0, #0]
	pxNewListItem->pvContainer = ( void * ) pxList;
 8004ebc:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 8004ebe:	3301      	adds	r3, #1
 8004ec0:	6003      	str	r3, [r0, #0]
 8004ec2:	4770      	bx	lr

08004ec4 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004ec4:	680a      	ldr	r2, [r1, #0]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004ec6:	1c53      	adds	r3, r2, #1
{
 8004ec8:	b530      	push	{r4, r5, lr}
	if( xValueOfInsertion == portMAX_DELAY )
 8004eca:	d10a      	bne.n	8004ee2 <vListInsert+0x1e>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004ecc:	6903      	ldr	r3, [r0, #16]
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004ece:	685a      	ldr	r2, [r3, #4]
 8004ed0:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004ed2:	6091      	str	r1, [r2, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004ed4:	608b      	str	r3, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
 8004ed6:	6059      	str	r1, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;

	( pxList->uxNumberOfItems )++;
 8004ed8:	6803      	ldr	r3, [r0, #0]
	pxNewListItem->pvContainer = ( void * ) pxList;
 8004eda:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 8004edc:	3301      	adds	r3, #1
 8004ede:	6003      	str	r3, [r0, #0]
 8004ee0:	bd30      	pop	{r4, r5, pc}
		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004ee2:	f100 0308 	add.w	r3, r0, #8
 8004ee6:	685c      	ldr	r4, [r3, #4]
 8004ee8:	6825      	ldr	r5, [r4, #0]
 8004eea:	42aa      	cmp	r2, r5
 8004eec:	d3ef      	bcc.n	8004ece <vListInsert+0xa>
 8004eee:	4623      	mov	r3, r4
 8004ef0:	e7f9      	b.n	8004ee6 <vListInsert+0x22>

08004ef2 <uxListRemove>:
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004ef2:	6841      	ldr	r1, [r0, #4]
 8004ef4:	6882      	ldr	r2, [r0, #8]
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8004ef6:	6903      	ldr	r3, [r0, #16]
	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004ef8:	608a      	str	r2, [r1, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004efa:	6882      	ldr	r2, [r0, #8]
 8004efc:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004efe:	6859      	ldr	r1, [r3, #4]
 8004f00:	4288      	cmp	r0, r1
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004f02:	bf08      	it	eq
 8004f04:	605a      	streq	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8004f06:	2200      	movs	r2, #0
 8004f08:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
 8004f0a:	6818      	ldr	r0, [r3, #0]
 8004f0c:	3801      	subs	r0, #1
 8004f0e:	6018      	str	r0, [r3, #0]

	return pxList->uxNumberOfItems;
}
 8004f10:	4770      	bx	lr
	...

08004f14 <prvTaskExitError>:
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8004f14:	4b0a      	ldr	r3, [pc, #40]	; (8004f40 <prvTaskExitError+0x2c>)
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	3301      	adds	r3, #1
 8004f1a:	d008      	beq.n	8004f2e <prvTaskExitError+0x1a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004f1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f20:	f383 8811 	msr	BASEPRI, r3
 8004f24:	f3bf 8f6f 	isb	sy
 8004f28:	f3bf 8f4f 	dsb	sy
 8004f2c:	e7fe      	b.n	8004f2c <prvTaskExitError+0x18>
 8004f2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f32:	f383 8811 	msr	BASEPRI, r3
 8004f36:	f3bf 8f6f 	isb	sy
 8004f3a:	f3bf 8f4f 	dsb	sy
 8004f3e:	e7fe      	b.n	8004f3e <prvTaskExitError+0x2a>
 8004f40:	2000014c 	.word	0x2000014c

08004f44 <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8004f44:	4806      	ldr	r0, [pc, #24]	; (8004f60 <prvPortStartFirstTask+0x1c>)
 8004f46:	6800      	ldr	r0, [r0, #0]
 8004f48:	6800      	ldr	r0, [r0, #0]
 8004f4a:	f380 8808 	msr	MSP, r0
 8004f4e:	b662      	cpsie	i
 8004f50:	b661      	cpsie	f
 8004f52:	f3bf 8f4f 	dsb	sy
 8004f56:	f3bf 8f6f 	isb	sy
 8004f5a:	df00      	svc	0
 8004f5c:	bf00      	nop
 8004f5e:	0000      	.short	0x0000
 8004f60:	e000ed08 	.word	0xe000ed08

08004f64 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8004f64:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8004f74 <vPortEnableVFP+0x10>
 8004f68:	6801      	ldr	r1, [r0, #0]
 8004f6a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8004f6e:	6001      	str	r1, [r0, #0]
 8004f70:	4770      	bx	lr
 8004f72:	0000      	.short	0x0000
 8004f74:	e000ed88 	.word	0xe000ed88

08004f78 <pxPortInitialiseStack>:
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8004f78:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004f7c:	f840 3c04 	str.w	r3, [r0, #-4]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8004f80:	4b07      	ldr	r3, [pc, #28]	; (8004fa0 <pxPortInitialiseStack+0x28>)
 8004f82:	f840 3c0c 	str.w	r3, [r0, #-12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8004f86:	f021 0101 	bic.w	r1, r1, #1
	*pxTopOfStack = portINITIAL_EXEC_RETURN;
 8004f8a:	f06f 0302 	mvn.w	r3, #2
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8004f8e:	f840 1c08 	str.w	r1, [r0, #-8]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8004f92:	f840 2c20 	str.w	r2, [r0, #-32]
	*pxTopOfStack = portINITIAL_EXEC_RETURN;
 8004f96:	f840 3c24 	str.w	r3, [r0, #-36]
}
 8004f9a:	3844      	subs	r0, #68	; 0x44
 8004f9c:	4770      	bx	lr
 8004f9e:	bf00      	nop
 8004fa0:	08004f15 	.word	0x08004f15
	...

08004fb0 <SVC_Handler>:
	__asm volatile (
 8004fb0:	4b07      	ldr	r3, [pc, #28]	; (8004fd0 <pxCurrentTCBConst2>)
 8004fb2:	6819      	ldr	r1, [r3, #0]
 8004fb4:	6808      	ldr	r0, [r1, #0]
 8004fb6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004fba:	f380 8809 	msr	PSP, r0
 8004fbe:	f3bf 8f6f 	isb	sy
 8004fc2:	f04f 0000 	mov.w	r0, #0
 8004fc6:	f380 8811 	msr	BASEPRI, r0
 8004fca:	4770      	bx	lr
 8004fcc:	f3af 8000 	nop.w

08004fd0 <pxCurrentTCBConst2>:
 8004fd0:	20004014 	.word	0x20004014

08004fd4 <vPortEnterCritical>:
 8004fd4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004fd8:	f383 8811 	msr	BASEPRI, r3
 8004fdc:	f3bf 8f6f 	isb	sy
 8004fe0:	f3bf 8f4f 	dsb	sy
	uxCriticalNesting++;
 8004fe4:	4a0a      	ldr	r2, [pc, #40]	; (8005010 <vPortEnterCritical+0x3c>)
 8004fe6:	6813      	ldr	r3, [r2, #0]
 8004fe8:	3301      	adds	r3, #1
	if( uxCriticalNesting == 1 )
 8004fea:	2b01      	cmp	r3, #1
	uxCriticalNesting++;
 8004fec:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
 8004fee:	d10d      	bne.n	800500c <vPortEnterCritical+0x38>
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8004ff0:	4b08      	ldr	r3, [pc, #32]	; (8005014 <vPortEnterCritical+0x40>)
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	f013 0fff 	tst.w	r3, #255	; 0xff
 8004ff8:	d008      	beq.n	800500c <vPortEnterCritical+0x38>
 8004ffa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ffe:	f383 8811 	msr	BASEPRI, r3
 8005002:	f3bf 8f6f 	isb	sy
 8005006:	f3bf 8f4f 	dsb	sy
 800500a:	e7fe      	b.n	800500a <vPortEnterCritical+0x36>
 800500c:	4770      	bx	lr
 800500e:	bf00      	nop
 8005010:	2000014c 	.word	0x2000014c
 8005014:	e000ed04 	.word	0xe000ed04

08005018 <vPortExitCritical>:
	configASSERT( uxCriticalNesting );
 8005018:	4a08      	ldr	r2, [pc, #32]	; (800503c <vPortExitCritical+0x24>)
 800501a:	6813      	ldr	r3, [r2, #0]
 800501c:	b943      	cbnz	r3, 8005030 <vPortExitCritical+0x18>
 800501e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005022:	f383 8811 	msr	BASEPRI, r3
 8005026:	f3bf 8f6f 	isb	sy
 800502a:	f3bf 8f4f 	dsb	sy
 800502e:	e7fe      	b.n	800502e <vPortExitCritical+0x16>
	uxCriticalNesting--;
 8005030:	3b01      	subs	r3, #1
 8005032:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8005034:	b90b      	cbnz	r3, 800503a <vPortExitCritical+0x22>
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8005036:	f383 8811 	msr	BASEPRI, r3
 800503a:	4770      	bx	lr
 800503c:	2000014c 	.word	0x2000014c

08005040 <PendSV_Handler>:
	__asm volatile
 8005040:	f3ef 8009 	mrs	r0, PSP
 8005044:	f3bf 8f6f 	isb	sy
 8005048:	4b15      	ldr	r3, [pc, #84]	; (80050a0 <pxCurrentTCBConst>)
 800504a:	681a      	ldr	r2, [r3, #0]
 800504c:	f01e 0f10 	tst.w	lr, #16
 8005050:	bf08      	it	eq
 8005052:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8005056:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800505a:	6010      	str	r0, [r2, #0]
 800505c:	f84d 3d04 	str.w	r3, [sp, #-4]!
 8005060:	f04f 0050 	mov.w	r0, #80	; 0x50
 8005064:	f380 8811 	msr	BASEPRI, r0
 8005068:	f3bf 8f4f 	dsb	sy
 800506c:	f3bf 8f6f 	isb	sy
 8005070:	f000 ffbc 	bl	8005fec <vTaskSwitchContext>
 8005074:	f04f 0000 	mov.w	r0, #0
 8005078:	f380 8811 	msr	BASEPRI, r0
 800507c:	bc08      	pop	{r3}
 800507e:	6819      	ldr	r1, [r3, #0]
 8005080:	6808      	ldr	r0, [r1, #0]
 8005082:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005086:	f01e 0f10 	tst.w	lr, #16
 800508a:	bf08      	it	eq
 800508c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8005090:	f380 8809 	msr	PSP, r0
 8005094:	f3bf 8f6f 	isb	sy
 8005098:	4770      	bx	lr
 800509a:	bf00      	nop
 800509c:	f3af 8000 	nop.w

080050a0 <pxCurrentTCBConst>:
 80050a0:	20004014 	.word	0x20004014

080050a4 <xPortSysTickHandler>:
{
 80050a4:	b508      	push	{r3, lr}
	__asm volatile
 80050a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80050aa:	f383 8811 	msr	BASEPRI, r3
 80050ae:	f3bf 8f6f 	isb	sy
 80050b2:	f3bf 8f4f 	dsb	sy
		if( xTaskIncrementTick() != pdFALSE )
 80050b6:	f000 fe31 	bl	8005d1c <xTaskIncrementTick>
 80050ba:	b118      	cbz	r0, 80050c4 <xPortSysTickHandler+0x20>
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80050bc:	4b03      	ldr	r3, [pc, #12]	; (80050cc <xPortSysTickHandler+0x28>)
 80050be:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80050c2:	601a      	str	r2, [r3, #0]
	__asm volatile
 80050c4:	2300      	movs	r3, #0
 80050c6:	f383 8811 	msr	BASEPRI, r3
 80050ca:	bd08      	pop	{r3, pc}
 80050cc:	e000ed04 	.word	0xe000ed04

080050d0 <vPortSetupTimerInterrupt>:
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80050d0:	4b06      	ldr	r3, [pc, #24]	; (80050ec <vPortSetupTimerInterrupt+0x1c>)
 80050d2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	fbb3 f3f2 	udiv	r3, r3, r2
 80050dc:	4a04      	ldr	r2, [pc, #16]	; (80050f0 <vPortSetupTimerInterrupt+0x20>)
 80050de:	3b01      	subs	r3, #1
 80050e0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80050e2:	4b04      	ldr	r3, [pc, #16]	; (80050f4 <vPortSetupTimerInterrupt+0x24>)
 80050e4:	2207      	movs	r2, #7
 80050e6:	601a      	str	r2, [r3, #0]
 80050e8:	4770      	bx	lr
 80050ea:	bf00      	nop
 80050ec:	2000015c 	.word	0x2000015c
 80050f0:	e000e014 	.word	0xe000e014
 80050f4:	e000e010 	.word	0xe000e010

080050f8 <xPortStartScheduler>:
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80050f8:	4b31      	ldr	r3, [pc, #196]	; (80051c0 <xPortStartScheduler+0xc8>)
 80050fa:	4a32      	ldr	r2, [pc, #200]	; (80051c4 <xPortStartScheduler+0xcc>)
{
 80050fc:	b513      	push	{r0, r1, r4, lr}
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80050fe:	6819      	ldr	r1, [r3, #0]
 8005100:	4291      	cmp	r1, r2
 8005102:	d108      	bne.n	8005116 <xPortStartScheduler+0x1e>
	__asm volatile
 8005104:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005108:	f383 8811 	msr	BASEPRI, r3
 800510c:	f3bf 8f6f 	isb	sy
 8005110:	f3bf 8f4f 	dsb	sy
 8005114:	e7fe      	b.n	8005114 <xPortStartScheduler+0x1c>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8005116:	681a      	ldr	r2, [r3, #0]
 8005118:	4b2b      	ldr	r3, [pc, #172]	; (80051c8 <xPortStartScheduler+0xd0>)
 800511a:	429a      	cmp	r2, r3
 800511c:	d108      	bne.n	8005130 <xPortStartScheduler+0x38>
 800511e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005122:	f383 8811 	msr	BASEPRI, r3
 8005126:	f3bf 8f6f 	isb	sy
 800512a:	f3bf 8f4f 	dsb	sy
 800512e:	e7fe      	b.n	800512e <xPortStartScheduler+0x36>
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8005130:	4b26      	ldr	r3, [pc, #152]	; (80051cc <xPortStartScheduler+0xd4>)
 8005132:	781a      	ldrb	r2, [r3, #0]
 8005134:	b2d2      	uxtb	r2, r2
 8005136:	9201      	str	r2, [sp, #4]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8005138:	22ff      	movs	r2, #255	; 0xff
 800513a:	701a      	strb	r2, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800513c:	781b      	ldrb	r3, [r3, #0]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800513e:	4a24      	ldr	r2, [pc, #144]	; (80051d0 <xPortStartScheduler+0xd8>)
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8005140:	b2db      	uxtb	r3, r3
 8005142:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8005146:	f89d 3003 	ldrb.w	r3, [sp, #3]
 800514a:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800514e:	7013      	strb	r3, [r2, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8005150:	4b20      	ldr	r3, [pc, #128]	; (80051d4 <xPortStartScheduler+0xdc>)
 8005152:	2207      	movs	r2, #7
 8005154:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005156:	2100      	movs	r1, #0
 8005158:	f89d 0003 	ldrb.w	r0, [sp, #3]
 800515c:	0600      	lsls	r0, r0, #24
 800515e:	f102 34ff 	add.w	r4, r2, #4294967295
 8005162:	d423      	bmi.n	80051ac <xPortStartScheduler+0xb4>
 8005164:	b101      	cbz	r1, 8005168 <xPortStartScheduler+0x70>
 8005166:	601a      	str	r2, [r3, #0]
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8005168:	681a      	ldr	r2, [r3, #0]
 800516a:	0212      	lsls	r2, r2, #8
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800516c:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 8005170:	601a      	str	r2, [r3, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8005172:	9b01      	ldr	r3, [sp, #4]
 8005174:	4a15      	ldr	r2, [pc, #84]	; (80051cc <xPortStartScheduler+0xd4>)
 8005176:	b2db      	uxtb	r3, r3
 8005178:	7013      	strb	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800517a:	4b17      	ldr	r3, [pc, #92]	; (80051d8 <xPortStartScheduler+0xe0>)
 800517c:	681a      	ldr	r2, [r3, #0]
 800517e:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 8005182:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8005184:	681a      	ldr	r2, [r3, #0]
 8005186:	f042 4270 	orr.w	r2, r2, #4026531840	; 0xf0000000
 800518a:	601a      	str	r2, [r3, #0]
	vPortSetupTimerInterrupt();
 800518c:	f7ff ffa0 	bl	80050d0 <vPortSetupTimerInterrupt>
	uxCriticalNesting = 0;
 8005190:	4b12      	ldr	r3, [pc, #72]	; (80051dc <xPortStartScheduler+0xe4>)
 8005192:	2200      	movs	r2, #0
 8005194:	601a      	str	r2, [r3, #0]
	vPortEnableVFP();
 8005196:	f7ff fee5 	bl	8004f64 <vPortEnableVFP>
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800519a:	4a11      	ldr	r2, [pc, #68]	; (80051e0 <xPortStartScheduler+0xe8>)
 800519c:	6813      	ldr	r3, [r2, #0]
 800519e:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 80051a2:	6013      	str	r3, [r2, #0]
	prvPortStartFirstTask();
 80051a4:	f7ff fece 	bl	8004f44 <prvPortStartFirstTask>
	prvTaskExitError();
 80051a8:	f7ff feb4 	bl	8004f14 <prvTaskExitError>
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80051ac:	f89d 2003 	ldrb.w	r2, [sp, #3]
 80051b0:	0052      	lsls	r2, r2, #1
 80051b2:	b2d2      	uxtb	r2, r2
 80051b4:	f88d 2003 	strb.w	r2, [sp, #3]
 80051b8:	2101      	movs	r1, #1
 80051ba:	4622      	mov	r2, r4
 80051bc:	e7cc      	b.n	8005158 <xPortStartScheduler+0x60>
 80051be:	bf00      	nop
 80051c0:	e000ed00 	.word	0xe000ed00
 80051c4:	410fc271 	.word	0x410fc271
 80051c8:	410fc270 	.word	0x410fc270
 80051cc:	e000e400 	.word	0xe000e400
 80051d0:	200003f6 	.word	0x200003f6
 80051d4:	200003f8 	.word	0x200003f8
 80051d8:	e000ed20 	.word	0xe000ed20
 80051dc:	2000014c 	.word	0x2000014c
 80051e0:	e000ef34 	.word	0xe000ef34

080051e4 <vPortValidateInterruptPriority>:
	{
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) );
 80051e4:	f3ef 8305 	mrs	r3, IPSR

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80051e8:	2b0f      	cmp	r3, #15
 80051ea:	d90e      	bls.n	800520a <vPortValidateInterruptPriority+0x26>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80051ec:	4a10      	ldr	r2, [pc, #64]	; (8005230 <vPortValidateInterruptPriority+0x4c>)
 80051ee:	5c9b      	ldrb	r3, [r3, r2]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80051f0:	4a10      	ldr	r2, [pc, #64]	; (8005234 <vPortValidateInterruptPriority+0x50>)
 80051f2:	7812      	ldrb	r2, [r2, #0]
 80051f4:	429a      	cmp	r2, r3
 80051f6:	d908      	bls.n	800520a <vPortValidateInterruptPriority+0x26>
 80051f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80051fc:	f383 8811 	msr	BASEPRI, r3
 8005200:	f3bf 8f6f 	isb	sy
 8005204:	f3bf 8f4f 	dsb	sy
 8005208:	e7fe      	b.n	8005208 <vPortValidateInterruptPriority+0x24>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredicable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800520a:	4b0b      	ldr	r3, [pc, #44]	; (8005238 <vPortValidateInterruptPriority+0x54>)
 800520c:	4a0b      	ldr	r2, [pc, #44]	; (800523c <vPortValidateInterruptPriority+0x58>)
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	6812      	ldr	r2, [r2, #0]
 8005212:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8005216:	4293      	cmp	r3, r2
 8005218:	d908      	bls.n	800522c <vPortValidateInterruptPriority+0x48>
 800521a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800521e:	f383 8811 	msr	BASEPRI, r3
 8005222:	f3bf 8f6f 	isb	sy
 8005226:	f3bf 8f4f 	dsb	sy
 800522a:	e7fe      	b.n	800522a <vPortValidateInterruptPriority+0x46>
 800522c:	4770      	bx	lr
 800522e:	bf00      	nop
 8005230:	e000e3f0 	.word	0xe000e3f0
 8005234:	200003f6 	.word	0x200003f6
 8005238:	e000ed0c 	.word	0xe000ed0c
 800523c:	200003f8 	.word	0x200003f8

08005240 <prvInsertBlockIntoFreeList>:
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8005240:	b510      	push	{r4, lr}
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8005242:	4b0f      	ldr	r3, [pc, #60]	; (8005280 <prvInsertBlockIntoFreeList+0x40>)
 8005244:	681a      	ldr	r2, [r3, #0]
 8005246:	4282      	cmp	r2, r0
 8005248:	d318      	bcc.n	800527c <prvInsertBlockIntoFreeList+0x3c>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800524a:	685c      	ldr	r4, [r3, #4]
 800524c:	1919      	adds	r1, r3, r4
 800524e:	4288      	cmp	r0, r1
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8005250:	bf01      	itttt	eq
 8005252:	6841      	ldreq	r1, [r0, #4]
 8005254:	4618      	moveq	r0, r3
 8005256:	1909      	addeq	r1, r1, r4
 8005258:	6059      	streq	r1, [r3, #4]
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800525a:	6844      	ldr	r4, [r0, #4]
 800525c:	1901      	adds	r1, r0, r4
 800525e:	428a      	cmp	r2, r1
 8005260:	d107      	bne.n	8005272 <prvInsertBlockIntoFreeList+0x32>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8005262:	4908      	ldr	r1, [pc, #32]	; (8005284 <prvInsertBlockIntoFreeList+0x44>)
 8005264:	6809      	ldr	r1, [r1, #0]
 8005266:	428a      	cmp	r2, r1
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8005268:	bf1f      	itttt	ne
 800526a:	6851      	ldrne	r1, [r2, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800526c:	6812      	ldrne	r2, [r2, #0]
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800526e:	1909      	addne	r1, r1, r4
 8005270:	6041      	strne	r1, [r0, #4]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8005272:	4298      	cmp	r0, r3
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8005274:	6002      	str	r2, [r0, #0]
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8005276:	bf18      	it	ne
 8005278:	6018      	strne	r0, [r3, #0]
 800527a:	bd10      	pop	{r4, pc}
 800527c:	4613      	mov	r3, r2
 800527e:	e7e1      	b.n	8005244 <prvInsertBlockIntoFreeList+0x4>
 8005280:	2000400c 	.word	0x2000400c
 8005284:	200003fc 	.word	0x200003fc

08005288 <pvPortMalloc>:
{
 8005288:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800528c:	4604      	mov	r4, r0
	vTaskSuspendAll();
 800528e:	f000 fd3d 	bl	8005d0c <vTaskSuspendAll>
		if( pxEnd == NULL )
 8005292:	493e      	ldr	r1, [pc, #248]	; (800538c <pvPortMalloc+0x104>)
 8005294:	4d3e      	ldr	r5, [pc, #248]	; (8005390 <pvPortMalloc+0x108>)
 8005296:	680b      	ldr	r3, [r1, #0]
 8005298:	bb0b      	cbnz	r3, 80052de <pvPortMalloc+0x56>
	uxAddress = ( size_t ) ucHeap;
 800529a:	4a3e      	ldr	r2, [pc, #248]	; (8005394 <pvPortMalloc+0x10c>)
	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800529c:	0756      	lsls	r6, r2, #29
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800529e:	bf1f      	itttt	ne
 80052a0:	1dd0      	addne	r0, r2, #7
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80052a2:	f020 0007 	bicne.w	r0, r0, #7
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80052a6:	f502 5370 	addne.w	r3, r2, #15360	; 0x3c00
 80052aa:	1a1b      	subne	r3, r3, r0
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80052ac:	bf14      	ite	ne
 80052ae:	4602      	movne	r2, r0
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80052b0:	f44f 5370 	moveq.w	r3, #15360	; 0x3c00
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80052b4:	4413      	add	r3, r2
	uxAddress -= xHeapStructSize;
 80052b6:	3b08      	subs	r3, #8
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80052b8:	f023 0307 	bic.w	r3, r3, #7
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80052bc:	4e36      	ldr	r6, [pc, #216]	; (8005398 <pvPortMalloc+0x110>)
	pxEnd = ( void * ) uxAddress;
 80052be:	600b      	str	r3, [r1, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80052c0:	2000      	movs	r0, #0
 80052c2:	6070      	str	r0, [r6, #4]
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80052c4:	6032      	str	r2, [r6, #0]
	pxEnd->xBlockSize = 0;
 80052c6:	6058      	str	r0, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80052c8:	6018      	str	r0, [r3, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80052ca:	1a98      	subs	r0, r3, r2
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80052cc:	6013      	str	r3, [r2, #0]
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80052ce:	4b33      	ldr	r3, [pc, #204]	; (800539c <pvPortMalloc+0x114>)
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80052d0:	6050      	str	r0, [r2, #4]
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80052d2:	6018      	str	r0, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80052d4:	4b32      	ldr	r3, [pc, #200]	; (80053a0 <pvPortMalloc+0x118>)
 80052d6:	6018      	str	r0, [r3, #0]
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80052d8:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80052dc:	602b      	str	r3, [r5, #0]
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80052de:	682f      	ldr	r7, [r5, #0]
 80052e0:	4227      	tst	r7, r4
 80052e2:	d116      	bne.n	8005312 <pvPortMalloc+0x8a>
			if( xWantedSize > 0 )
 80052e4:	2c00      	cmp	r4, #0
 80052e6:	d041      	beq.n	800536c <pvPortMalloc+0xe4>
				xWantedSize += xHeapStructSize;
 80052e8:	f104 0308 	add.w	r3, r4, #8
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80052ec:	0758      	lsls	r0, r3, #29
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80052ee:	bf1c      	itt	ne
 80052f0:	f023 0307 	bicne.w	r3, r3, #7
 80052f4:	3308      	addne	r3, #8
			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80052f6:	b163      	cbz	r3, 8005312 <pvPortMalloc+0x8a>
 80052f8:	4a29      	ldr	r2, [pc, #164]	; (80053a0 <pvPortMalloc+0x118>)
 80052fa:	6816      	ldr	r6, [r2, #0]
 80052fc:	42b3      	cmp	r3, r6
 80052fe:	4690      	mov	r8, r2
 8005300:	d807      	bhi.n	8005312 <pvPortMalloc+0x8a>
				pxBlock = xStart.pxNextFreeBlock;
 8005302:	4a25      	ldr	r2, [pc, #148]	; (8005398 <pvPortMalloc+0x110>)
 8005304:	6815      	ldr	r5, [r2, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005306:	6868      	ldr	r0, [r5, #4]
 8005308:	4283      	cmp	r3, r0
 800530a:	d804      	bhi.n	8005316 <pvPortMalloc+0x8e>
				if( pxBlock != pxEnd )
 800530c:	6809      	ldr	r1, [r1, #0]
 800530e:	428d      	cmp	r5, r1
 8005310:	d107      	bne.n	8005322 <pvPortMalloc+0x9a>
void *pvReturn = NULL;
 8005312:	2400      	movs	r4, #0
 8005314:	e02a      	b.n	800536c <pvPortMalloc+0xe4>
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005316:	682c      	ldr	r4, [r5, #0]
 8005318:	2c00      	cmp	r4, #0
 800531a:	d0f7      	beq.n	800530c <pvPortMalloc+0x84>
 800531c:	462a      	mov	r2, r5
 800531e:	4625      	mov	r5, r4
 8005320:	e7f1      	b.n	8005306 <pvPortMalloc+0x7e>
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8005322:	6829      	ldr	r1, [r5, #0]
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8005324:	6814      	ldr	r4, [r2, #0]
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8005326:	6011      	str	r1, [r2, #0]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8005328:	1ac2      	subs	r2, r0, r3
 800532a:	2a10      	cmp	r2, #16
 800532c:	d90f      	bls.n	800534e <pvPortMalloc+0xc6>
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800532e:	18e8      	adds	r0, r5, r3
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005330:	0741      	lsls	r1, r0, #29
 8005332:	d008      	beq.n	8005346 <pvPortMalloc+0xbe>
 8005334:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005338:	f383 8811 	msr	BASEPRI, r3
 800533c:	f3bf 8f6f 	isb	sy
 8005340:	f3bf 8f4f 	dsb	sy
 8005344:	e7fe      	b.n	8005344 <pvPortMalloc+0xbc>
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8005346:	6042      	str	r2, [r0, #4]
						pxBlock->xBlockSize = xWantedSize;
 8005348:	606b      	str	r3, [r5, #4]
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800534a:	f7ff ff79 	bl	8005240 <prvInsertBlockIntoFreeList>
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800534e:	4913      	ldr	r1, [pc, #76]	; (800539c <pvPortMalloc+0x114>)
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8005350:	686b      	ldr	r3, [r5, #4]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8005352:	6808      	ldr	r0, [r1, #0]
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8005354:	1af6      	subs	r6, r6, r3
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8005356:	431f      	orrs	r7, r3
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8005358:	4286      	cmp	r6, r0
					pxBlock->pxNextFreeBlock = NULL;
 800535a:	f04f 0300 	mov.w	r3, #0
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800535e:	f8c8 6000 	str.w	r6, [r8]
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8005362:	bf38      	it	cc
 8005364:	600e      	strcc	r6, [r1, #0]
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8005366:	3408      	adds	r4, #8
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8005368:	606f      	str	r7, [r5, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800536a:	602b      	str	r3, [r5, #0]
	( void ) xTaskResumeAll();
 800536c:	f000 fd68 	bl	8005e40 <xTaskResumeAll>
	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8005370:	0763      	lsls	r3, r4, #29
 8005372:	d008      	beq.n	8005386 <pvPortMalloc+0xfe>
 8005374:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005378:	f383 8811 	msr	BASEPRI, r3
 800537c:	f3bf 8f6f 	isb	sy
 8005380:	f3bf 8f4f 	dsb	sy
 8005384:	e7fe      	b.n	8005384 <pvPortMalloc+0xfc>
}
 8005386:	4620      	mov	r0, r4
 8005388:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800538c:	200003fc 	.word	0x200003fc
 8005390:	20004000 	.word	0x20004000
 8005394:	20000400 	.word	0x20000400
 8005398:	2000400c 	.word	0x2000400c
 800539c:	20004008 	.word	0x20004008
 80053a0:	20004004 	.word	0x20004004

080053a4 <vPortFree>:
{
 80053a4:	b510      	push	{r4, lr}
	if( pv != NULL )
 80053a6:	4604      	mov	r4, r0
 80053a8:	b370      	cbz	r0, 8005408 <vPortFree+0x64>
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80053aa:	4a18      	ldr	r2, [pc, #96]	; (800540c <vPortFree+0x68>)
 80053ac:	f850 3c04 	ldr.w	r3, [r0, #-4]
 80053b0:	6812      	ldr	r2, [r2, #0]
 80053b2:	4213      	tst	r3, r2
 80053b4:	d108      	bne.n	80053c8 <vPortFree+0x24>
 80053b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80053ba:	f383 8811 	msr	BASEPRI, r3
 80053be:	f3bf 8f6f 	isb	sy
 80053c2:	f3bf 8f4f 	dsb	sy
 80053c6:	e7fe      	b.n	80053c6 <vPortFree+0x22>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80053c8:	f850 1c08 	ldr.w	r1, [r0, #-8]
 80053cc:	b141      	cbz	r1, 80053e0 <vPortFree+0x3c>
 80053ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80053d2:	f383 8811 	msr	BASEPRI, r3
 80053d6:	f3bf 8f6f 	isb	sy
 80053da:	f3bf 8f4f 	dsb	sy
 80053de:	e7fe      	b.n	80053de <vPortFree+0x3a>
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80053e0:	ea23 0302 	bic.w	r3, r3, r2
 80053e4:	f840 3c04 	str.w	r3, [r0, #-4]
				vTaskSuspendAll();
 80053e8:	f000 fc90 	bl	8005d0c <vTaskSuspendAll>
					xFreeBytesRemaining += pxLink->xBlockSize;
 80053ec:	4a08      	ldr	r2, [pc, #32]	; (8005410 <vPortFree+0x6c>)
 80053ee:	f854 3c04 	ldr.w	r3, [r4, #-4]
 80053f2:	6811      	ldr	r1, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80053f4:	f1a4 0008 	sub.w	r0, r4, #8
					xFreeBytesRemaining += pxLink->xBlockSize;
 80053f8:	440b      	add	r3, r1
 80053fa:	6013      	str	r3, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80053fc:	f7ff ff20 	bl	8005240 <prvInsertBlockIntoFreeList>
}
 8005400:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
				( void ) xTaskResumeAll();
 8005404:	f000 bd1c 	b.w	8005e40 <xTaskResumeAll>
 8005408:	bd10      	pop	{r4, pc}
 800540a:	bf00      	nop
 800540c:	20004000 	.word	0x20004000
 8005410:	20004004 	.word	0x20004004

08005414 <prvCopyDataToQueue>:

#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8005414:	b570      	push	{r4, r5, r6, lr}
 8005416:	4615      	mov	r5, r2

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8005418:	6c02      	ldr	r2, [r0, #64]	; 0x40
	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800541a:	6b86      	ldr	r6, [r0, #56]	; 0x38
{
 800541c:	4604      	mov	r4, r0
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800541e:	b942      	cbnz	r2, 8005432 <prvCopyDataToQueue+0x1e>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005420:	6805      	ldr	r5, [r0, #0]
 8005422:	b99d      	cbnz	r5, 800544c <prvCopyDataToQueue+0x38>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 8005424:	6840      	ldr	r0, [r0, #4]
 8005426:	f000 ff1d 	bl	8006264 <xTaskPriorityDisinherit>
				pxQueue->pxMutexHolder = NULL;
 800542a:	6065      	str	r5, [r4, #4]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + 1;
 800542c:	3601      	adds	r6, #1
 800542e:	63a6      	str	r6, [r4, #56]	; 0x38

	return xReturn;
}
 8005430:	bd70      	pop	{r4, r5, r6, pc}
	else if( xPosition == queueSEND_TO_BACK )
 8005432:	b96d      	cbnz	r5, 8005450 <prvCopyDataToQueue+0x3c>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 8005434:	6880      	ldr	r0, [r0, #8]
 8005436:	f002 fa01 	bl	800783c <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 800543a:	68a3      	ldr	r3, [r4, #8]
 800543c:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800543e:	4413      	add	r3, r2
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005440:	6862      	ldr	r2, [r4, #4]
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8005442:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005444:	4293      	cmp	r3, r2
 8005446:	d301      	bcc.n	800544c <prvCopyDataToQueue+0x38>
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8005448:	6823      	ldr	r3, [r4, #0]
 800544a:	60a3      	str	r3, [r4, #8]
BaseType_t xReturn = pdFALSE;
 800544c:	2000      	movs	r0, #0
 800544e:	e7ed      	b.n	800542c <prvCopyDataToQueue+0x18>
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005450:	68c0      	ldr	r0, [r0, #12]
 8005452:	f002 f9f3 	bl	800783c <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8005456:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005458:	68e2      	ldr	r2, [r4, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800545a:	6821      	ldr	r1, [r4, #0]
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 800545c:	425b      	negs	r3, r3
 800545e:	441a      	add	r2, r3
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005460:	428a      	cmp	r2, r1
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8005462:	60e2      	str	r2, [r4, #12]
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 8005464:	bf3e      	ittt	cc
 8005466:	6862      	ldrcc	r2, [r4, #4]
 8005468:	189b      	addcc	r3, r3, r2
 800546a:	60e3      	strcc	r3, [r4, #12]
		if( xPosition == queueOVERWRITE )
 800546c:	2d02      	cmp	r5, #2
 800546e:	d1ed      	bne.n	800544c <prvCopyDataToQueue+0x38>
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005470:	b10e      	cbz	r6, 8005476 <prvCopyDataToQueue+0x62>
				--uxMessagesWaiting;
 8005472:	3e01      	subs	r6, #1
 8005474:	e7ea      	b.n	800544c <prvCopyDataToQueue+0x38>
BaseType_t xReturn = pdFALSE;
 8005476:	4630      	mov	r0, r6
 8005478:	e7d8      	b.n	800542c <prvCopyDataToQueue+0x18>

0800547a <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800547a:	4603      	mov	r3, r0
 800547c:	b410      	push	{r4}
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800547e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
{
 8005480:	4608      	mov	r0, r1
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8005482:	b162      	cbz	r2, 800549e <prvCopyDataFromQueue+0x24>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8005484:	68d9      	ldr	r1, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8005486:	685c      	ldr	r4, [r3, #4]
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8005488:	4411      	add	r1, r2
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800548a:	42a1      	cmp	r1, r4
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 800548c:	60d9      	str	r1, [r3, #12]
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 800548e:	bf24      	itt	cs
 8005490:	6819      	ldrcs	r1, [r3, #0]
 8005492:	60d9      	strcs	r1, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8005494:	68d9      	ldr	r1, [r3, #12]
	}
}
 8005496:	f85d 4b04 	ldr.w	r4, [sp], #4
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 800549a:	f002 b9cf 	b.w	800783c <memcpy>
}
 800549e:	f85d 4b04 	ldr.w	r4, [sp], #4
 80054a2:	4770      	bx	lr

080054a4 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80054a4:	b570      	push	{r4, r5, r6, lr}
 80054a6:	4604      	mov	r4, r0

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80054a8:	f7ff fd94 	bl	8004fd4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80054ac:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80054b0:	f104 0624 	add.w	r6, r4, #36	; 0x24
		int8_t cTxLock = pxQueue->cTxLock;
 80054b4:	b26d      	sxtb	r5, r5
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80054b6:	2d00      	cmp	r5, #0
 80054b8:	dc14      	bgt.n	80054e4 <prvUnlockQueue+0x40>
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80054ba:	23ff      	movs	r3, #255	; 0xff
 80054bc:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 80054c0:	f7ff fdaa 	bl	8005018 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80054c4:	f7ff fd86 	bl	8004fd4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80054c8:	f894 5044 	ldrb.w	r5, [r4, #68]	; 0x44

		while( cRxLock > queueLOCKED_UNMODIFIED )
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80054cc:	f104 0610 	add.w	r6, r4, #16
		int8_t cRxLock = pxQueue->cRxLock;
 80054d0:	b26d      	sxtb	r5, r5
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80054d2:	2d00      	cmp	r5, #0
 80054d4:	dc12      	bgt.n	80054fc <prvUnlockQueue+0x58>
			{
				break;
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80054d6:	23ff      	movs	r3, #255	; 0xff
 80054d8:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
}
 80054dc:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	taskEXIT_CRITICAL();
 80054e0:	f7ff bd9a 	b.w	8005018 <vPortExitCritical>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80054e4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	d0e7      	beq.n	80054ba <prvUnlockQueue+0x16>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80054ea:	4630      	mov	r0, r6
 80054ec:	f000 fdd2 	bl	8006094 <xTaskRemoveFromEventList>
 80054f0:	b108      	cbz	r0, 80054f6 <prvUnlockQueue+0x52>
						vTaskMissedYield();
 80054f2:	f000 fe5b 	bl	80061ac <vTaskMissedYield>
 80054f6:	3d01      	subs	r5, #1
 80054f8:	b26d      	sxtb	r5, r5
 80054fa:	e7dc      	b.n	80054b6 <prvUnlockQueue+0x12>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80054fc:	6923      	ldr	r3, [r4, #16]
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d0e9      	beq.n	80054d6 <prvUnlockQueue+0x32>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005502:	4630      	mov	r0, r6
 8005504:	f000 fdc6 	bl	8006094 <xTaskRemoveFromEventList>
 8005508:	b108      	cbz	r0, 800550e <prvUnlockQueue+0x6a>
					vTaskMissedYield();
 800550a:	f000 fe4f 	bl	80061ac <vTaskMissedYield>
 800550e:	3d01      	subs	r5, #1
 8005510:	b26d      	sxtb	r5, r5
 8005512:	e7de      	b.n	80054d2 <prvUnlockQueue+0x2e>

08005514 <xQueueGenericReset>:
{
 8005514:	b538      	push	{r3, r4, r5, lr}
 8005516:	460d      	mov	r5, r1
	configASSERT( pxQueue );
 8005518:	4604      	mov	r4, r0
 800551a:	b940      	cbnz	r0, 800552e <xQueueGenericReset+0x1a>
 800551c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005520:	f383 8811 	msr	BASEPRI, r3
 8005524:	f3bf 8f6f 	isb	sy
 8005528:	f3bf 8f4f 	dsb	sy
 800552c:	e7fe      	b.n	800552c <xQueueGenericReset+0x18>
	taskENTER_CRITICAL();
 800552e:	f7ff fd51 	bl	8004fd4 <vPortEnterCritical>
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8005532:	6c20      	ldr	r0, [r4, #64]	; 0x40
 8005534:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8005536:	6822      	ldr	r2, [r4, #0]
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8005538:	60a2      	str	r2, [r4, #8]
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 800553a:	4343      	muls	r3, r0
 800553c:	18d1      	adds	r1, r2, r3
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 800553e:	1a1b      	subs	r3, r3, r0
 8005540:	4413      	add	r3, r2
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8005542:	6061      	str	r1, [r4, #4]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8005544:	60e3      	str	r3, [r4, #12]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8005546:	2100      	movs	r1, #0
		pxQueue->cRxLock = queueUNLOCKED;
 8005548:	23ff      	movs	r3, #255	; 0xff
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800554a:	63a1      	str	r1, [r4, #56]	; 0x38
		pxQueue->cRxLock = queueUNLOCKED;
 800554c:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8005550:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
		if( xNewQueue == pdFALSE )
 8005554:	b995      	cbnz	r5, 800557c <xQueueGenericReset+0x68>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005556:	6923      	ldr	r3, [r4, #16]
 8005558:	b163      	cbz	r3, 8005574 <xQueueGenericReset+0x60>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800555a:	f104 0010 	add.w	r0, r4, #16
 800555e:	f000 fd99 	bl	8006094 <xTaskRemoveFromEventList>
 8005562:	b138      	cbz	r0, 8005574 <xQueueGenericReset+0x60>
					queueYIELD_IF_USING_PREEMPTION();
 8005564:	4b0a      	ldr	r3, [pc, #40]	; (8005590 <xQueueGenericReset+0x7c>)
 8005566:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800556a:	601a      	str	r2, [r3, #0]
 800556c:	f3bf 8f4f 	dsb	sy
 8005570:	f3bf 8f6f 	isb	sy
	taskEXIT_CRITICAL();
 8005574:	f7ff fd50 	bl	8005018 <vPortExitCritical>
}
 8005578:	2001      	movs	r0, #1
 800557a:	bd38      	pop	{r3, r4, r5, pc}
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800557c:	f104 0010 	add.w	r0, r4, #16
 8005580:	f7ff fc86 	bl	8004e90 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8005584:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8005588:	f7ff fc82 	bl	8004e90 <vListInitialise>
 800558c:	e7f2      	b.n	8005574 <xQueueGenericReset+0x60>
 800558e:	bf00      	nop
 8005590:	e000ed04 	.word	0xe000ed04

08005594 <xQueueGenericCreate>:
	{
 8005594:	b570      	push	{r4, r5, r6, lr}
 8005596:	460d      	mov	r5, r1
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005598:	4606      	mov	r6, r0
 800559a:	b940      	cbnz	r0, 80055ae <xQueueGenericCreate+0x1a>
 800559c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80055a0:	f383 8811 	msr	BASEPRI, r3
 80055a4:	f3bf 8f6f 	isb	sy
 80055a8:	f3bf 8f4f 	dsb	sy
 80055ac:	e7fe      	b.n	80055ac <xQueueGenericCreate+0x18>
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80055ae:	4348      	muls	r0, r1
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 80055b0:	3048      	adds	r0, #72	; 0x48
 80055b2:	f7ff fe69 	bl	8005288 <pvPortMalloc>
		if( pxNewQueue != NULL )
 80055b6:	4604      	mov	r4, r0
 80055b8:	b138      	cbz	r0, 80055ca <xQueueGenericCreate+0x36>
	if( uxItemSize == ( UBaseType_t ) 0 )
 80055ba:	b945      	cbnz	r5, 80055ce <xQueueGenericCreate+0x3a>
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80055bc:	6020      	str	r0, [r4, #0]
	pxNewQueue->uxLength = uxQueueLength;
 80055be:	63e6      	str	r6, [r4, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80055c0:	6425      	str	r5, [r4, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80055c2:	2101      	movs	r1, #1
 80055c4:	4620      	mov	r0, r4
 80055c6:	f7ff ffa5 	bl	8005514 <xQueueGenericReset>
	}
 80055ca:	4620      	mov	r0, r4
 80055cc:	bd70      	pop	{r4, r5, r6, pc}
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 80055ce:	f100 0348 	add.w	r3, r0, #72	; 0x48
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80055d2:	6003      	str	r3, [r0, #0]
 80055d4:	e7f3      	b.n	80055be <xQueueGenericCreate+0x2a>
	...

080055d8 <xQueueGenericSend>:
{
 80055d8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80055dc:	4689      	mov	r9, r1
 80055de:	9201      	str	r2, [sp, #4]
 80055e0:	461f      	mov	r7, r3
	configASSERT( pxQueue );
 80055e2:	4604      	mov	r4, r0
 80055e4:	b940      	cbnz	r0, 80055f8 <xQueueGenericSend+0x20>
 80055e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80055ea:	f383 8811 	msr	BASEPRI, r3
 80055ee:	f3bf 8f6f 	isb	sy
 80055f2:	f3bf 8f4f 	dsb	sy
 80055f6:	e7fe      	b.n	80055f6 <xQueueGenericSend+0x1e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80055f8:	2900      	cmp	r1, #0
 80055fa:	f040 8088 	bne.w	800570e <xQueueGenericSend+0x136>
 80055fe:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8005600:	2b00      	cmp	r3, #0
 8005602:	f000 8084 	beq.w	800570e <xQueueGenericSend+0x136>
 8005606:	f04f 0350 	mov.w	r3, #80	; 0x50
 800560a:	f383 8811 	msr	BASEPRI, r3
 800560e:	f3bf 8f6f 	isb	sy
 8005612:	f3bf 8f4f 	dsb	sy
 8005616:	e7fe      	b.n	8005616 <xQueueGenericSend+0x3e>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005618:	9e01      	ldr	r6, [sp, #4]
 800561a:	2e00      	cmp	r6, #0
 800561c:	f000 8082 	beq.w	8005724 <xQueueGenericSend+0x14c>
 8005620:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005624:	f383 8811 	msr	BASEPRI, r3
 8005628:	f3bf 8f6f 	isb	sy
 800562c:	f3bf 8f4f 	dsb	sy
 8005630:	e7fe      	b.n	8005630 <xQueueGenericSend+0x58>
				if( xTicksToWait == ( TickType_t ) 0 )
 8005632:	9d01      	ldr	r5, [sp, #4]
 8005634:	b91d      	cbnz	r5, 800563e <xQueueGenericSend+0x66>
					taskEXIT_CRITICAL();
 8005636:	f7ff fcef 	bl	8005018 <vPortExitCritical>
			return errQUEUE_FULL;
 800563a:	2000      	movs	r0, #0
 800563c:	e058      	b.n	80056f0 <xQueueGenericSend+0x118>
				else if( xEntryTimeSet == pdFALSE )
 800563e:	b916      	cbnz	r6, 8005646 <xQueueGenericSend+0x6e>
					vTaskSetTimeOutState( &xTimeOut );
 8005640:	a802      	add	r0, sp, #8
 8005642:	f000 fd69 	bl	8006118 <vTaskSetTimeOutState>
		taskEXIT_CRITICAL();
 8005646:	f7ff fce7 	bl	8005018 <vPortExitCritical>
		vTaskSuspendAll();
 800564a:	f000 fb5f 	bl	8005d0c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800564e:	f7ff fcc1 	bl	8004fd4 <vPortEnterCritical>
 8005652:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8005656:	2bff      	cmp	r3, #255	; 0xff
 8005658:	bf08      	it	eq
 800565a:	f884 8044 	strbeq.w	r8, [r4, #68]	; 0x44
 800565e:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8005662:	2bff      	cmp	r3, #255	; 0xff
 8005664:	bf08      	it	eq
 8005666:	f884 8045 	strbeq.w	r8, [r4, #69]	; 0x45
 800566a:	f7ff fcd5 	bl	8005018 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800566e:	a901      	add	r1, sp, #4
 8005670:	a802      	add	r0, sp, #8
 8005672:	f000 fd61 	bl	8006138 <xTaskCheckForTimeOut>
 8005676:	2800      	cmp	r0, #0
 8005678:	d143      	bne.n	8005702 <xQueueGenericSend+0x12a>

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800567a:	f7ff fcab 	bl	8004fd4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800567e:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 8005680:	6be5      	ldr	r5, [r4, #60]	; 0x3c
		else
		{
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
 8005682:	f7ff fcc9 	bl	8005018 <vPortExitCritical>
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8005686:	42ae      	cmp	r6, r5
 8005688:	d135      	bne.n	80056f6 <xQueueGenericSend+0x11e>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800568a:	9901      	ldr	r1, [sp, #4]
 800568c:	f104 0010 	add.w	r0, r4, #16
 8005690:	f000 fce6 	bl	8006060 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8005694:	4620      	mov	r0, r4
 8005696:	f7ff ff05 	bl	80054a4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800569a:	f000 fbd1 	bl	8005e40 <xTaskResumeAll>
 800569e:	b938      	cbnz	r0, 80056b0 <xQueueGenericSend+0xd8>
					portYIELD_WITHIN_API();
 80056a0:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80056a4:	f8ca 3000 	str.w	r3, [sl]
 80056a8:	f3bf 8f4f 	dsb	sy
 80056ac:	f3bf 8f6f 	isb	sy
 80056b0:	2601      	movs	r6, #1
		taskENTER_CRITICAL();
 80056b2:	f7ff fc8f 	bl	8004fd4 <vPortEnterCritical>
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80056b6:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80056b8:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80056ba:	429a      	cmp	r2, r3
 80056bc:	d301      	bcc.n	80056c2 <xQueueGenericSend+0xea>
 80056be:	2f02      	cmp	r7, #2
 80056c0:	d1b7      	bne.n	8005632 <xQueueGenericSend+0x5a>
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80056c2:	463a      	mov	r2, r7
 80056c4:	4649      	mov	r1, r9
 80056c6:	4620      	mov	r0, r4
 80056c8:	f7ff fea4 	bl	8005414 <prvCopyDataToQueue>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80056cc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80056ce:	b11b      	cbz	r3, 80056d8 <xQueueGenericSend+0x100>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80056d0:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80056d4:	f000 fcde 	bl	8006094 <xTaskRemoveFromEventList>
					else if( xYieldRequired != pdFALSE )
 80056d8:	b138      	cbz	r0, 80056ea <xQueueGenericSend+0x112>
						queueYIELD_IF_USING_PREEMPTION();
 80056da:	4b19      	ldr	r3, [pc, #100]	; (8005740 <xQueueGenericSend+0x168>)
 80056dc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80056e0:	601a      	str	r2, [r3, #0]
 80056e2:	f3bf 8f4f 	dsb	sy
 80056e6:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
 80056ea:	f7ff fc95 	bl	8005018 <vPortExitCritical>
				return pdPASS;
 80056ee:	2001      	movs	r0, #1
}
 80056f0:	b004      	add	sp, #16
 80056f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
				prvUnlockQueue( pxQueue );
 80056f6:	4620      	mov	r0, r4
 80056f8:	f7ff fed4 	bl	80054a4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80056fc:	f000 fba0 	bl	8005e40 <xTaskResumeAll>
 8005700:	e7d6      	b.n	80056b0 <xQueueGenericSend+0xd8>
			prvUnlockQueue( pxQueue );
 8005702:	4620      	mov	r0, r4
 8005704:	f7ff fece 	bl	80054a4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005708:	f000 fb9a 	bl	8005e40 <xTaskResumeAll>
 800570c:	e795      	b.n	800563a <xQueueGenericSend+0x62>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800570e:	2f02      	cmp	r7, #2
 8005710:	d102      	bne.n	8005718 <xQueueGenericSend+0x140>
 8005712:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8005714:	2b01      	cmp	r3, #1
 8005716:	d10a      	bne.n	800572e <xQueueGenericSend+0x156>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005718:	f000 fd4e 	bl	80061b8 <xTaskGetSchedulerState>
 800571c:	2800      	cmp	r0, #0
 800571e:	f43f af7b 	beq.w	8005618 <xQueueGenericSend+0x40>
 8005722:	2600      	movs	r6, #0
		prvLockQueue( pxQueue );
 8005724:	f04f 0800 	mov.w	r8, #0
					portYIELD_WITHIN_API();
 8005728:	f8df a014 	ldr.w	sl, [pc, #20]	; 8005740 <xQueueGenericSend+0x168>
 800572c:	e7c1      	b.n	80056b2 <xQueueGenericSend+0xda>
 800572e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005732:	f383 8811 	msr	BASEPRI, r3
 8005736:	f3bf 8f6f 	isb	sy
 800573a:	f3bf 8f4f 	dsb	sy
 800573e:	e7fe      	b.n	800573e <xQueueGenericSend+0x166>
 8005740:	e000ed04 	.word	0xe000ed04

08005744 <xQueueGenericSendFromISR>:
{
 8005744:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005748:	4688      	mov	r8, r1
 800574a:	4691      	mov	r9, r2
 800574c:	461f      	mov	r7, r3
	configASSERT( pxQueue );
 800574e:	4604      	mov	r4, r0
 8005750:	b940      	cbnz	r0, 8005764 <xQueueGenericSendFromISR+0x20>
 8005752:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005756:	f383 8811 	msr	BASEPRI, r3
 800575a:	f3bf 8f6f 	isb	sy
 800575e:	f3bf 8f4f 	dsb	sy
 8005762:	e7fe      	b.n	8005762 <xQueueGenericSendFromISR+0x1e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005764:	bb09      	cbnz	r1, 80057aa <xQueueGenericSendFromISR+0x66>
 8005766:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8005768:	b1fb      	cbz	r3, 80057aa <xQueueGenericSendFromISR+0x66>
 800576a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800576e:	f383 8811 	msr	BASEPRI, r3
 8005772:	f3bf 8f6f 	isb	sy
 8005776:	f3bf 8f4f 	dsb	sy
 800577a:	e7fe      	b.n	800577a <xQueueGenericSendFromISR+0x36>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800577c:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8005780:	f000 fc88 	bl	8006094 <xTaskRemoveFromEventList>
 8005784:	2800      	cmp	r0, #0
 8005786:	d034      	beq.n	80057f2 <xQueueGenericSendFromISR+0xae>
							if( pxHigherPriorityTaskWoken != NULL )
 8005788:	f1b9 0f00 	cmp.w	r9, #0
 800578c:	d031      	beq.n	80057f2 <xQueueGenericSendFromISR+0xae>
								*pxHigherPriorityTaskWoken = pdTRUE;
 800578e:	2001      	movs	r0, #1
 8005790:	f8c9 0000 	str.w	r0, [r9]
	__asm volatile
 8005794:	f386 8811 	msr	BASEPRI, r6
}
 8005798:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800579c:	3501      	adds	r5, #1
 800579e:	b26d      	sxtb	r5, r5
 80057a0:	f884 5045 	strb.w	r5, [r4, #69]	; 0x45
 80057a4:	e025      	b.n	80057f2 <xQueueGenericSendFromISR+0xae>
			xReturn = errQUEUE_FULL;
 80057a6:	2000      	movs	r0, #0
 80057a8:	e7f4      	b.n	8005794 <xQueueGenericSendFromISR+0x50>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80057aa:	2f02      	cmp	r7, #2
 80057ac:	d102      	bne.n	80057b4 <xQueueGenericSendFromISR+0x70>
 80057ae:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80057b0:	2b01      	cmp	r3, #1
 80057b2:	d120      	bne.n	80057f6 <xQueueGenericSendFromISR+0xb2>
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80057b4:	f7ff fd16 	bl	80051e4 <vPortValidateInterruptPriority>
	__asm volatile
 80057b8:	f3ef 8611 	mrs	r6, BASEPRI
 80057bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80057c0:	f383 8811 	msr	BASEPRI, r3
 80057c4:	f3bf 8f6f 	isb	sy
 80057c8:	f3bf 8f4f 	dsb	sy
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80057cc:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80057ce:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80057d0:	429a      	cmp	r2, r3
 80057d2:	d301      	bcc.n	80057d8 <xQueueGenericSendFromISR+0x94>
 80057d4:	2f02      	cmp	r7, #2
 80057d6:	d1e6      	bne.n	80057a6 <xQueueGenericSendFromISR+0x62>
			const int8_t cTxLock = pxQueue->cTxLock;
 80057d8:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80057dc:	463a      	mov	r2, r7
			const int8_t cTxLock = pxQueue->cTxLock;
 80057de:	b26d      	sxtb	r5, r5
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80057e0:	4641      	mov	r1, r8
 80057e2:	4620      	mov	r0, r4
 80057e4:	f7ff fe16 	bl	8005414 <prvCopyDataToQueue>
			if( cTxLock == queueUNLOCKED )
 80057e8:	1c6b      	adds	r3, r5, #1
 80057ea:	d1d7      	bne.n	800579c <xQueueGenericSendFromISR+0x58>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80057ec:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d1c4      	bne.n	800577c <xQueueGenericSendFromISR+0x38>
			xReturn = pdPASS;
 80057f2:	2001      	movs	r0, #1
 80057f4:	e7ce      	b.n	8005794 <xQueueGenericSendFromISR+0x50>
	__asm volatile
 80057f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80057fa:	f383 8811 	msr	BASEPRI, r3
 80057fe:	f3bf 8f6f 	isb	sy
 8005802:	f3bf 8f4f 	dsb	sy
 8005806:	e7fe      	b.n	8005806 <xQueueGenericSendFromISR+0xc2>

08005808 <xQueueGenericReceive>:
{
 8005808:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800580c:	4688      	mov	r8, r1
 800580e:	9201      	str	r2, [sp, #4]
 8005810:	4699      	mov	r9, r3
	configASSERT( pxQueue );
 8005812:	4604      	mov	r4, r0
 8005814:	b940      	cbnz	r0, 8005828 <xQueueGenericReceive+0x20>
 8005816:	f04f 0350 	mov.w	r3, #80	; 0x50
 800581a:	f383 8811 	msr	BASEPRI, r3
 800581e:	f3bf 8f6f 	isb	sy
 8005822:	f3bf 8f4f 	dsb	sy
 8005826:	e7fe      	b.n	8005826 <xQueueGenericReceive+0x1e>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005828:	2900      	cmp	r1, #0
 800582a:	f040 80a5 	bne.w	8005978 <xQueueGenericReceive+0x170>
 800582e:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8005830:	2b00      	cmp	r3, #0
 8005832:	f000 80a1 	beq.w	8005978 <xQueueGenericReceive+0x170>
 8005836:	f04f 0350 	mov.w	r3, #80	; 0x50
 800583a:	f383 8811 	msr	BASEPRI, r3
 800583e:	f3bf 8f6f 	isb	sy
 8005842:	f3bf 8f4f 	dsb	sy
 8005846:	e7fe      	b.n	8005846 <xQueueGenericReceive+0x3e>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005848:	9e01      	ldr	r6, [sp, #4]
 800584a:	2e00      	cmp	r6, #0
 800584c:	f000 809a 	beq.w	8005984 <xQueueGenericReceive+0x17c>
 8005850:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005854:	f383 8811 	msr	BASEPRI, r3
 8005858:	f3bf 8f6f 	isb	sy
 800585c:	f3bf 8f4f 	dsb	sy
 8005860:	e7fe      	b.n	8005860 <xQueueGenericReceive+0x58>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005862:	6a63      	ldr	r3, [r4, #36]	; 0x24
					pxQueue->u.pcReadFrom = pcOriginalReadPosition;
 8005864:	60e6      	str	r6, [r4, #12]
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005866:	2b00      	cmp	r3, #0
 8005868:	d06d      	beq.n	8005946 <xQueueGenericReceive+0x13e>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800586a:	f104 0024 	add.w	r0, r4, #36	; 0x24
 800586e:	e05f      	b.n	8005930 <xQueueGenericReceive+0x128>
				if( xTicksToWait == ( TickType_t ) 0 )
 8005870:	9d01      	ldr	r5, [sp, #4]
 8005872:	b91d      	cbnz	r5, 800587c <xQueueGenericReceive+0x74>
					taskEXIT_CRITICAL();
 8005874:	f7ff fbd0 	bl	8005018 <vPortExitCritical>
				return errQUEUE_EMPTY;
 8005878:	4628      	mov	r0, r5
 800587a:	e067      	b.n	800594c <xQueueGenericReceive+0x144>
				else if( xEntryTimeSet == pdFALSE )
 800587c:	b916      	cbnz	r6, 8005884 <xQueueGenericReceive+0x7c>
					vTaskSetTimeOutState( &xTimeOut );
 800587e:	a802      	add	r0, sp, #8
 8005880:	f000 fc4a 	bl	8006118 <vTaskSetTimeOutState>
		taskEXIT_CRITICAL();
 8005884:	f7ff fbc8 	bl	8005018 <vPortExitCritical>
		vTaskSuspendAll();
 8005888:	f000 fa40 	bl	8005d0c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800588c:	f7ff fba2 	bl	8004fd4 <vPortEnterCritical>
 8005890:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8005894:	2bff      	cmp	r3, #255	; 0xff
 8005896:	bf08      	it	eq
 8005898:	f884 7044 	strbeq.w	r7, [r4, #68]	; 0x44
 800589c:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 80058a0:	2bff      	cmp	r3, #255	; 0xff
 80058a2:	bf08      	it	eq
 80058a4:	f884 7045 	strbeq.w	r7, [r4, #69]	; 0x45
 80058a8:	f7ff fbb6 	bl	8005018 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80058ac:	a901      	add	r1, sp, #4
 80058ae:	a802      	add	r0, sp, #8
 80058b0:	f000 fc42 	bl	8006138 <xTaskCheckForTimeOut>
 80058b4:	2800      	cmp	r0, #0
 80058b6:	d152      	bne.n	800595e <xQueueGenericReceive+0x156>
	taskENTER_CRITICAL();
 80058b8:	f7ff fb8c 	bl	8004fd4 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80058bc:	6ba5      	ldr	r5, [r4, #56]	; 0x38
	taskEXIT_CRITICAL();
 80058be:	f7ff fbab 	bl	8005018 <vPortExitCritical>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80058c2:	2d00      	cmp	r5, #0
 80058c4:	d145      	bne.n	8005952 <xQueueGenericReceive+0x14a>
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80058c6:	6823      	ldr	r3, [r4, #0]
 80058c8:	b933      	cbnz	r3, 80058d8 <xQueueGenericReceive+0xd0>
						taskENTER_CRITICAL();
 80058ca:	f7ff fb83 	bl	8004fd4 <vPortEnterCritical>
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
 80058ce:	6860      	ldr	r0, [r4, #4]
 80058d0:	f000 fc82 	bl	80061d8 <vTaskPriorityInherit>
						taskEXIT_CRITICAL();
 80058d4:	f7ff fba0 	bl	8005018 <vPortExitCritical>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80058d8:	9901      	ldr	r1, [sp, #4]
 80058da:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80058de:	f000 fbbf 	bl	8006060 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80058e2:	4620      	mov	r0, r4
 80058e4:	f7ff fdde 	bl	80054a4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80058e8:	f000 faaa 	bl	8005e40 <xTaskResumeAll>
 80058ec:	b938      	cbnz	r0, 80058fe <xQueueGenericReceive+0xf6>
					portYIELD_WITHIN_API();
 80058ee:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80058f2:	f8ca 3000 	str.w	r3, [sl]
 80058f6:	f3bf 8f4f 	dsb	sy
 80058fa:	f3bf 8f6f 	isb	sy
 80058fe:	2601      	movs	r6, #1
		taskENTER_CRITICAL();
 8005900:	f7ff fb68 	bl	8004fd4 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005904:	6ba5      	ldr	r5, [r4, #56]	; 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005906:	2d00      	cmp	r5, #0
 8005908:	d0b2      	beq.n	8005870 <xQueueGenericReceive+0x68>
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800590a:	4641      	mov	r1, r8
 800590c:	4620      	mov	r0, r4
				pcOriginalReadPosition = pxQueue->u.pcReadFrom;
 800590e:	68e6      	ldr	r6, [r4, #12]
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8005910:	f7ff fdb3 	bl	800547a <prvCopyDataFromQueue>
				if( xJustPeeking == pdFALSE )
 8005914:	f1b9 0f00 	cmp.w	r9, #0
 8005918:	d1a3      	bne.n	8005862 <xQueueGenericReceive+0x5a>
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800591a:	6823      	ldr	r3, [r4, #0]
					pxQueue->uxMessagesWaiting = uxMessagesWaiting - 1;
 800591c:	3d01      	subs	r5, #1
 800591e:	63a5      	str	r5, [r4, #56]	; 0x38
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005920:	b913      	cbnz	r3, 8005928 <xQueueGenericReceive+0x120>
							pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
 8005922:	f000 fcef 	bl	8006304 <pvTaskIncrementMutexHeldCount>
 8005926:	6060      	str	r0, [r4, #4]
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005928:	6923      	ldr	r3, [r4, #16]
 800592a:	b163      	cbz	r3, 8005946 <xQueueGenericReceive+0x13e>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800592c:	f104 0010 	add.w	r0, r4, #16
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005930:	f000 fbb0 	bl	8006094 <xTaskRemoveFromEventList>
 8005934:	b138      	cbz	r0, 8005946 <xQueueGenericReceive+0x13e>
							queueYIELD_IF_USING_PREEMPTION();
 8005936:	4b15      	ldr	r3, [pc, #84]	; (800598c <xQueueGenericReceive+0x184>)
 8005938:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800593c:	601a      	str	r2, [r3, #0]
 800593e:	f3bf 8f4f 	dsb	sy
 8005942:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
 8005946:	f7ff fb67 	bl	8005018 <vPortExitCritical>
				return pdPASS;
 800594a:	2001      	movs	r0, #1
}
 800594c:	b004      	add	sp, #16
 800594e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
				prvUnlockQueue( pxQueue );
 8005952:	4620      	mov	r0, r4
 8005954:	f7ff fda6 	bl	80054a4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005958:	f000 fa72 	bl	8005e40 <xTaskResumeAll>
 800595c:	e7cf      	b.n	80058fe <xQueueGenericReceive+0xf6>
			prvUnlockQueue( pxQueue );
 800595e:	4620      	mov	r0, r4
 8005960:	f7ff fda0 	bl	80054a4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005964:	f000 fa6c 	bl	8005e40 <xTaskResumeAll>
	taskENTER_CRITICAL();
 8005968:	f7ff fb34 	bl	8004fd4 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800596c:	6ba5      	ldr	r5, [r4, #56]	; 0x38
	taskEXIT_CRITICAL();
 800596e:	f7ff fb53 	bl	8005018 <vPortExitCritical>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005972:	2d00      	cmp	r5, #0
 8005974:	d1c3      	bne.n	80058fe <xQueueGenericReceive+0xf6>
 8005976:	e77f      	b.n	8005878 <xQueueGenericReceive+0x70>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005978:	f000 fc1e 	bl	80061b8 <xTaskGetSchedulerState>
 800597c:	2800      	cmp	r0, #0
 800597e:	f43f af63 	beq.w	8005848 <xQueueGenericReceive+0x40>
 8005982:	2600      	movs	r6, #0
		prvLockQueue( pxQueue );
 8005984:	2700      	movs	r7, #0
					portYIELD_WITHIN_API();
 8005986:	f8df a004 	ldr.w	sl, [pc, #4]	; 800598c <xQueueGenericReceive+0x184>
 800598a:	e7b9      	b.n	8005900 <xQueueGenericReceive+0xf8>
 800598c:	e000ed04 	.word	0xe000ed04

08005990 <xQueueReceiveFromISR>:
{
 8005990:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005994:	4689      	mov	r9, r1
 8005996:	4690      	mov	r8, r2
	configASSERT( pxQueue );
 8005998:	4605      	mov	r5, r0
 800599a:	b940      	cbnz	r0, 80059ae <xQueueReceiveFromISR+0x1e>
 800599c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80059a0:	f383 8811 	msr	BASEPRI, r3
 80059a4:	f3bf 8f6f 	isb	sy
 80059a8:	f3bf 8f4f 	dsb	sy
 80059ac:	e7fe      	b.n	80059ac <xQueueReceiveFromISR+0x1c>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80059ae:	bb71      	cbnz	r1, 8005a0e <xQueueReceiveFromISR+0x7e>
 80059b0:	6c03      	ldr	r3, [r0, #64]	; 0x40
 80059b2:	b363      	cbz	r3, 8005a0e <xQueueReceiveFromISR+0x7e>
 80059b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80059b8:	f383 8811 	msr	BASEPRI, r3
 80059bc:	f3bf 8f6f 	isb	sy
 80059c0:	f3bf 8f4f 	dsb	sy
 80059c4:	e7fe      	b.n	80059c4 <xQueueReceiveFromISR+0x34>
			const int8_t cRxLock = pxQueue->cRxLock;
 80059c6:	f895 6044 	ldrb.w	r6, [r5, #68]	; 0x44
			prvCopyDataFromQueue( pxQueue, pvBuffer );
 80059ca:	4649      	mov	r1, r9
			const int8_t cRxLock = pxQueue->cRxLock;
 80059cc:	b276      	sxtb	r6, r6
			prvCopyDataFromQueue( pxQueue, pvBuffer );
 80059ce:	4628      	mov	r0, r5
 80059d0:	f7ff fd53 	bl	800547a <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - 1;
 80059d4:	3c01      	subs	r4, #1
			if( cRxLock == queueUNLOCKED )
 80059d6:	1c73      	adds	r3, r6, #1
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - 1;
 80059d8:	63ac      	str	r4, [r5, #56]	; 0x38
			if( cRxLock == queueUNLOCKED )
 80059da:	d113      	bne.n	8005a04 <xQueueReceiveFromISR+0x74>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80059dc:	692b      	ldr	r3, [r5, #16]
 80059de:	b90b      	cbnz	r3, 80059e4 <xQueueReceiveFromISR+0x54>
			xReturn = pdPASS;
 80059e0:	2001      	movs	r0, #1
 80059e2:	e00b      	b.n	80059fc <xQueueReceiveFromISR+0x6c>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80059e4:	f105 0010 	add.w	r0, r5, #16
 80059e8:	f000 fb54 	bl	8006094 <xTaskRemoveFromEventList>
 80059ec:	2800      	cmp	r0, #0
 80059ee:	d0f7      	beq.n	80059e0 <xQueueReceiveFromISR+0x50>
						if( pxHigherPriorityTaskWoken != NULL )
 80059f0:	f1b8 0f00 	cmp.w	r8, #0
 80059f4:	d0f4      	beq.n	80059e0 <xQueueReceiveFromISR+0x50>
							*pxHigherPriorityTaskWoken = pdTRUE;
 80059f6:	2001      	movs	r0, #1
 80059f8:	f8c8 0000 	str.w	r0, [r8]
	__asm volatile
 80059fc:	f387 8811 	msr	BASEPRI, r7
}
 8005a00:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8005a04:	3601      	adds	r6, #1
 8005a06:	b276      	sxtb	r6, r6
 8005a08:	f885 6044 	strb.w	r6, [r5, #68]	; 0x44
 8005a0c:	e7e8      	b.n	80059e0 <xQueueReceiveFromISR+0x50>
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005a0e:	f7ff fbe9 	bl	80051e4 <vPortValidateInterruptPriority>
	__asm volatile
 8005a12:	f3ef 8711 	mrs	r7, BASEPRI
 8005a16:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a1a:	f383 8811 	msr	BASEPRI, r3
 8005a1e:	f3bf 8f6f 	isb	sy
 8005a22:	f3bf 8f4f 	dsb	sy
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005a26:	6bac      	ldr	r4, [r5, #56]	; 0x38
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005a28:	2c00      	cmp	r4, #0
 8005a2a:	d1cc      	bne.n	80059c6 <xQueueReceiveFromISR+0x36>
			xReturn = pdFAIL;
 8005a2c:	4620      	mov	r0, r4
 8005a2e:	e7e5      	b.n	80059fc <xQueueReceiveFromISR+0x6c>

08005a30 <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005a30:	4a06      	ldr	r2, [pc, #24]	; (8005a4c <prvResetNextTaskUnblockTime+0x1c>)
 8005a32:	6813      	ldr	r3, [r2, #0]
 8005a34:	6819      	ldr	r1, [r3, #0]
 8005a36:	4b06      	ldr	r3, [pc, #24]	; (8005a50 <prvResetNextTaskUnblockTime+0x20>)
 8005a38:	b919      	cbnz	r1, 8005a42 <prvResetNextTaskUnblockTime+0x12>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8005a3a:	f04f 32ff 	mov.w	r2, #4294967295
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8005a3e:	601a      	str	r2, [r3, #0]
 8005a40:	4770      	bx	lr
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8005a42:	6812      	ldr	r2, [r2, #0]
 8005a44:	68d2      	ldr	r2, [r2, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8005a46:	68d2      	ldr	r2, [r2, #12]
 8005a48:	6852      	ldr	r2, [r2, #4]
 8005a4a:	e7f8      	b.n	8005a3e <prvResetNextTaskUnblockTime+0xe>
 8005a4c:	20004018 	.word	0x20004018
 8005a50:	200040f0 	.word	0x200040f0

08005a54 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8005a54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8005a56:	4b1b      	ldr	r3, [pc, #108]	; (8005ac4 <prvAddCurrentTaskToDelayedList+0x70>)
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005a58:	4e1b      	ldr	r6, [pc, #108]	; (8005ac8 <prvAddCurrentTaskToDelayedList+0x74>)
const TickType_t xConstTickCount = xTickCount;
 8005a5a:	681d      	ldr	r5, [r3, #0]
{
 8005a5c:	4604      	mov	r4, r0
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005a5e:	6830      	ldr	r0, [r6, #0]
 8005a60:	3004      	adds	r0, #4
{
 8005a62:	460f      	mov	r7, r1
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005a64:	f7ff fa45 	bl	8004ef2 <uxListRemove>
 8005a68:	4633      	mov	r3, r6
 8005a6a:	b940      	cbnz	r0, 8005a7e <prvAddCurrentTaskToDelayedList+0x2a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 8005a6c:	6831      	ldr	r1, [r6, #0]
 8005a6e:	4e17      	ldr	r6, [pc, #92]	; (8005acc <prvAddCurrentTaskToDelayedList+0x78>)
 8005a70:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
 8005a72:	6832      	ldr	r2, [r6, #0]
 8005a74:	2001      	movs	r0, #1
 8005a76:	4088      	lsls	r0, r1
 8005a78:	ea22 0200 	bic.w	r2, r2, r0
 8005a7c:	6032      	str	r2, [r6, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8005a7e:	1c62      	adds	r2, r4, #1
 8005a80:	d107      	bne.n	8005a92 <prvAddCurrentTaskToDelayedList+0x3e>
 8005a82:	b137      	cbz	r7, 8005a92 <prvAddCurrentTaskToDelayedList+0x3e>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005a84:	6819      	ldr	r1, [r3, #0]
 8005a86:	4812      	ldr	r0, [pc, #72]	; (8005ad0 <prvAddCurrentTaskToDelayedList+0x7c>)
 8005a88:	3104      	adds	r1, #4

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8005a8a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005a8e:	f7ff ba0d 	b.w	8004eac <vListInsertEnd>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8005a92:	442c      	add	r4, r5
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005a94:	681a      	ldr	r2, [r3, #0]
			if( xTimeToWake < xConstTickCount )
 8005a96:	42a5      	cmp	r5, r4
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005a98:	6054      	str	r4, [r2, #4]
			if( xTimeToWake < xConstTickCount )
 8005a9a:	d907      	bls.n	8005aac <prvAddCurrentTaskToDelayedList+0x58>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005a9c:	4a0d      	ldr	r2, [pc, #52]	; (8005ad4 <prvAddCurrentTaskToDelayedList+0x80>)
 8005a9e:	6810      	ldr	r0, [r2, #0]
 8005aa0:	6819      	ldr	r1, [r3, #0]
}
 8005aa2:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005aa6:	3104      	adds	r1, #4
 8005aa8:	f7ff ba0c 	b.w	8004ec4 <vListInsert>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005aac:	4a0a      	ldr	r2, [pc, #40]	; (8005ad8 <prvAddCurrentTaskToDelayedList+0x84>)
 8005aae:	6810      	ldr	r0, [r2, #0]
 8005ab0:	6819      	ldr	r1, [r3, #0]
 8005ab2:	3104      	adds	r1, #4
 8005ab4:	f7ff fa06 	bl	8004ec4 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8005ab8:	4b08      	ldr	r3, [pc, #32]	; (8005adc <prvAddCurrentTaskToDelayedList+0x88>)
 8005aba:	681a      	ldr	r2, [r3, #0]
 8005abc:	4294      	cmp	r4, r2
					xNextTaskUnblockTime = xTimeToWake;
 8005abe:	bf38      	it	cc
 8005ac0:	601c      	strcc	r4, [r3, #0]
 8005ac2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005ac4:	20004138 	.word	0x20004138
 8005ac8:	20004014 	.word	0x20004014
 8005acc:	200040c0 	.word	0x200040c0
 8005ad0:	20004110 	.word	0x20004110
 8005ad4:	2000401c 	.word	0x2000401c
 8005ad8:	20004018 	.word	0x20004018
 8005adc:	200040f0 	.word	0x200040f0

08005ae0 <prvTaskIsTaskSuspended.part.0>:
	__asm volatile
 8005ae0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ae4:	f383 8811 	msr	BASEPRI, r3
 8005ae8:	f3bf 8f6f 	isb	sy
 8005aec:	f3bf 8f4f 	dsb	sy
 8005af0:	e7fe      	b.n	8005af0 <prvTaskIsTaskSuspended.part.0+0x10>
	...

08005af4 <xTaskCreate>:
	{
 8005af4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005af8:	ea4f 0a82 	mov.w	sl, r2, lsl #2
	{
 8005afc:	4680      	mov	r8, r0
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005afe:	4650      	mov	r0, sl
	{
 8005b00:	460f      	mov	r7, r1
 8005b02:	4699      	mov	r9, r3
 8005b04:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005b06:	f7ff fbbf 	bl	8005288 <pvPortMalloc>
			if( pxStack != NULL )
 8005b0a:	4605      	mov	r5, r0
 8005b0c:	2800      	cmp	r0, #0
 8005b0e:	f000 8096 	beq.w	8005c3e <xTaskCreate+0x14a>
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8005b12:	2054      	movs	r0, #84	; 0x54
 8005b14:	f7ff fbb8 	bl	8005288 <pvPortMalloc>
				if( pxNewTCB != NULL )
 8005b18:	4604      	mov	r4, r0
 8005b1a:	2800      	cmp	r0, #0
 8005b1c:	f000 808c 	beq.w	8005c38 <xTaskCreate+0x144>
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8005b20:	f1aa 0a04 	sub.w	sl, sl, #4
					pxNewTCB->pxStack = pxStack;
 8005b24:	6305      	str	r5, [r0, #48]	; 0x30
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8005b26:	4455      	add	r5, sl
 8005b28:	1e7b      	subs	r3, r7, #1
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8005b2a:	f025 0a07 	bic.w	sl, r5, #7
 8005b2e:	f100 0234 	add.w	r2, r0, #52	; 0x34
 8005b32:	370f      	adds	r7, #15
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005b34:	7859      	ldrb	r1, [r3, #1]
 8005b36:	f802 1b01 	strb.w	r1, [r2], #1
		if( pcName[ x ] == 0x00 )
 8005b3a:	f813 1f01 	ldrb.w	r1, [r3, #1]!
 8005b3e:	b109      	cbz	r1, 8005b44 <xTaskCreate+0x50>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005b40:	42bb      	cmp	r3, r7
 8005b42:	d1f7      	bne.n	8005b34 <xTaskCreate+0x40>
 8005b44:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8005b46:	2d06      	cmp	r5, #6
 8005b48:	bf28      	it	cs
 8005b4a:	2506      	movcs	r5, #6
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005b4c:	f04f 0b00 	mov.w	fp, #0
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005b50:	1d27      	adds	r7, r4, #4
	pxNewTCB->uxPriority = uxPriority;
 8005b52:	62e5      	str	r5, [r4, #44]	; 0x2c
		pxNewTCB->uxBasePriority = uxPriority;
 8005b54:	6465      	str	r5, [r4, #68]	; 0x44
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005b56:	4638      	mov	r0, r7
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005b58:	f884 b043 	strb.w	fp, [r4, #67]	; 0x43
		pxNewTCB->uxMutexesHeld = 0;
 8005b5c:	f8c4 b048 	str.w	fp, [r4, #72]	; 0x48
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005b60:	f7ff f9a1 	bl	8004ea6 <vListInitialiseItem>
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005b64:	f1c5 0507 	rsb	r5, r5, #7
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8005b68:	f104 0018 	add.w	r0, r4, #24
 8005b6c:	f7ff f99b 	bl	8004ea6 <vListInitialiseItem>
		pxNewTCB->ulNotifiedValue = 0;
 8005b70:	f8c4 b04c 	str.w	fp, [r4, #76]	; 0x4c
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005b74:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005b76:	61a5      	str	r5, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005b78:	6264      	str	r4, [r4, #36]	; 0x24
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005b7a:	f884 b050 	strb.w	fp, [r4, #80]	; 0x50
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005b7e:	464a      	mov	r2, r9
 8005b80:	4641      	mov	r1, r8
 8005b82:	4650      	mov	r0, sl
 8005b84:	f7ff f9f8 	bl	8004f78 <pxPortInitialiseStack>
 8005b88:	6020      	str	r0, [r4, #0]
	if( ( void * ) pxCreatedTask != NULL )
 8005b8a:	b106      	cbz	r6, 8005b8e <xTaskCreate+0x9a>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005b8c:	6034      	str	r4, [r6, #0]
	taskENTER_CRITICAL();
 8005b8e:	f7ff fa21 	bl	8004fd4 <vPortEnterCritical>
		uxCurrentNumberOfTasks++;
 8005b92:	4b32      	ldr	r3, [pc, #200]	; (8005c5c <xTaskCreate+0x168>)
		if( pxCurrentTCB == NULL )
 8005b94:	4e32      	ldr	r6, [pc, #200]	; (8005c60 <xTaskCreate+0x16c>)
		uxCurrentNumberOfTasks++;
 8005b96:	681a      	ldr	r2, [r3, #0]
 8005b98:	f8df 80f0 	ldr.w	r8, [pc, #240]	; 8005c8c <xTaskCreate+0x198>
 8005b9c:	3201      	adds	r2, #1
 8005b9e:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
 8005ba0:	6835      	ldr	r5, [r6, #0]
 8005ba2:	2d00      	cmp	r5, #0
 8005ba4:	d14e      	bne.n	8005c44 <xTaskCreate+0x150>
			pxCurrentTCB = pxNewTCB;
 8005ba6:	6034      	str	r4, [r6, #0]
			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	2b01      	cmp	r3, #1
 8005bac:	d11d      	bne.n	8005bea <xTaskCreate+0xf6>
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8005bae:	eb08 0005 	add.w	r0, r8, r5
 8005bb2:	3514      	adds	r5, #20
 8005bb4:	f7ff f96c 	bl	8004e90 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005bb8:	2d8c      	cmp	r5, #140	; 0x8c
 8005bba:	d1f8      	bne.n	8005bae <xTaskCreate+0xba>
	vListInitialise( &xDelayedTaskList1 );
 8005bbc:	f8df 90d0 	ldr.w	r9, [pc, #208]	; 8005c90 <xTaskCreate+0x19c>
	vListInitialise( &xDelayedTaskList2 );
 8005bc0:	4d28      	ldr	r5, [pc, #160]	; (8005c64 <xTaskCreate+0x170>)
	vListInitialise( &xDelayedTaskList1 );
 8005bc2:	4648      	mov	r0, r9
 8005bc4:	f7ff f964 	bl	8004e90 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8005bc8:	4628      	mov	r0, r5
 8005bca:	f7ff f961 	bl	8004e90 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8005bce:	4826      	ldr	r0, [pc, #152]	; (8005c68 <xTaskCreate+0x174>)
 8005bd0:	f7ff f95e 	bl	8004e90 <vListInitialise>
		vListInitialise( &xTasksWaitingTermination );
 8005bd4:	4825      	ldr	r0, [pc, #148]	; (8005c6c <xTaskCreate+0x178>)
 8005bd6:	f7ff f95b 	bl	8004e90 <vListInitialise>
		vListInitialise( &xSuspendedTaskList );
 8005bda:	4825      	ldr	r0, [pc, #148]	; (8005c70 <xTaskCreate+0x17c>)
 8005bdc:	f7ff f958 	bl	8004e90 <vListInitialise>
	pxDelayedTaskList = &xDelayedTaskList1;
 8005be0:	4b24      	ldr	r3, [pc, #144]	; (8005c74 <xTaskCreate+0x180>)
 8005be2:	f8c3 9000 	str.w	r9, [r3]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005be6:	4b24      	ldr	r3, [pc, #144]	; (8005c78 <xTaskCreate+0x184>)
 8005be8:	601d      	str	r5, [r3, #0]
		uxTaskNumber++;
 8005bea:	4a24      	ldr	r2, [pc, #144]	; (8005c7c <xTaskCreate+0x188>)
		prvAddTaskToReadyList( pxNewTCB );
 8005bec:	4924      	ldr	r1, [pc, #144]	; (8005c80 <xTaskCreate+0x18c>)
		uxTaskNumber++;
 8005bee:	6813      	ldr	r3, [r2, #0]
		prvAddTaskToReadyList( pxNewTCB );
 8005bf0:	6808      	ldr	r0, [r1, #0]
		uxTaskNumber++;
 8005bf2:	3301      	adds	r3, #1
 8005bf4:	6013      	str	r3, [r2, #0]
		prvAddTaskToReadyList( pxNewTCB );
 8005bf6:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8005bf8:	2501      	movs	r5, #1
 8005bfa:	fa05 f302 	lsl.w	r3, r5, r2
 8005bfe:	4303      	orrs	r3, r0
 8005c00:	2014      	movs	r0, #20
 8005c02:	600b      	str	r3, [r1, #0]
 8005c04:	fb00 8002 	mla	r0, r0, r2, r8
 8005c08:	4639      	mov	r1, r7
 8005c0a:	f7ff f94f 	bl	8004eac <vListInsertEnd>
	taskEXIT_CRITICAL();
 8005c0e:	f7ff fa03 	bl	8005018 <vPortExitCritical>
	if( xSchedulerRunning != pdFALSE )
 8005c12:	4b1c      	ldr	r3, [pc, #112]	; (8005c84 <xTaskCreate+0x190>)
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	b163      	cbz	r3, 8005c32 <xTaskCreate+0x13e>
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8005c18:	6833      	ldr	r3, [r6, #0]
 8005c1a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005c1c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8005c1e:	429a      	cmp	r2, r3
 8005c20:	d207      	bcs.n	8005c32 <xTaskCreate+0x13e>
			taskYIELD_IF_USING_PREEMPTION();
 8005c22:	4b19      	ldr	r3, [pc, #100]	; (8005c88 <xTaskCreate+0x194>)
 8005c24:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005c28:	601a      	str	r2, [r3, #0]
 8005c2a:	f3bf 8f4f 	dsb	sy
 8005c2e:	f3bf 8f6f 	isb	sy
	}
 8005c32:	4628      	mov	r0, r5
 8005c34:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
					vPortFree( pxStack );
 8005c38:	4628      	mov	r0, r5
 8005c3a:	f7ff fbb3 	bl	80053a4 <vPortFree>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005c3e:	f04f 35ff 	mov.w	r5, #4294967295
 8005c42:	e7f6      	b.n	8005c32 <xTaskCreate+0x13e>
			if( xSchedulerRunning == pdFALSE )
 8005c44:	4b0f      	ldr	r3, [pc, #60]	; (8005c84 <xTaskCreate+0x190>)
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	2b00      	cmp	r3, #0
 8005c4a:	d1ce      	bne.n	8005bea <xTaskCreate+0xf6>
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005c4c:	6833      	ldr	r3, [r6, #0]
 8005c4e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005c50:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8005c52:	429a      	cmp	r2, r3
					pxCurrentTCB = pxNewTCB;
 8005c54:	bf98      	it	ls
 8005c56:	6034      	strls	r4, [r6, #0]
 8005c58:	e7c7      	b.n	8005bea <xTaskCreate+0xf6>
 8005c5a:	bf00      	nop
 8005c5c:	200040ac 	.word	0x200040ac
 8005c60:	20004014 	.word	0x20004014
 8005c64:	200040d8 	.word	0x200040d8
 8005c68:	200040f8 	.word	0x200040f8
 8005c6c:	20004124 	.word	0x20004124
 8005c70:	20004110 	.word	0x20004110
 8005c74:	20004018 	.word	0x20004018
 8005c78:	2000401c 	.word	0x2000401c
 8005c7c:	200040bc 	.word	0x200040bc
 8005c80:	200040c0 	.word	0x200040c0
 8005c84:	2000410c 	.word	0x2000410c
 8005c88:	e000ed04 	.word	0xe000ed04
 8005c8c:	20004020 	.word	0x20004020
 8005c90:	200040c4 	.word	0x200040c4

08005c94 <vTaskStartScheduler>:
{
 8005c94:	b513      	push	{r0, r1, r4, lr}
		xReturn = xTaskCreate(	prvIdleTask,
 8005c96:	4b17      	ldr	r3, [pc, #92]	; (8005cf4 <vTaskStartScheduler+0x60>)
 8005c98:	9301      	str	r3, [sp, #4]
 8005c9a:	2400      	movs	r4, #0
 8005c9c:	9400      	str	r4, [sp, #0]
 8005c9e:	4623      	mov	r3, r4
 8005ca0:	2280      	movs	r2, #128	; 0x80
 8005ca2:	4915      	ldr	r1, [pc, #84]	; (8005cf8 <vTaskStartScheduler+0x64>)
 8005ca4:	4815      	ldr	r0, [pc, #84]	; (8005cfc <vTaskStartScheduler+0x68>)
 8005ca6:	f7ff ff25 	bl	8005af4 <xTaskCreate>
	if( xReturn == pdPASS )
 8005caa:	2801      	cmp	r0, #1
 8005cac:	d114      	bne.n	8005cd8 <vTaskStartScheduler+0x44>
 8005cae:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005cb2:	f383 8811 	msr	BASEPRI, r3
 8005cb6:	f3bf 8f6f 	isb	sy
 8005cba:	f3bf 8f4f 	dsb	sy
		xNextTaskUnblockTime = portMAX_DELAY;
 8005cbe:	4b10      	ldr	r3, [pc, #64]	; (8005d00 <vTaskStartScheduler+0x6c>)
 8005cc0:	f04f 32ff 	mov.w	r2, #4294967295
 8005cc4:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005cc6:	4b0f      	ldr	r3, [pc, #60]	; (8005d04 <vTaskStartScheduler+0x70>)
 8005cc8:	6018      	str	r0, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8005cca:	4b0f      	ldr	r3, [pc, #60]	; (8005d08 <vTaskStartScheduler+0x74>)
 8005ccc:	601c      	str	r4, [r3, #0]
}
 8005cce:	b002      	add	sp, #8
 8005cd0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		if( xPortStartScheduler() != pdFALSE )
 8005cd4:	f7ff ba10 	b.w	80050f8 <xPortStartScheduler>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005cd8:	3001      	adds	r0, #1
 8005cda:	d108      	bne.n	8005cee <vTaskStartScheduler+0x5a>
 8005cdc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ce0:	f383 8811 	msr	BASEPRI, r3
 8005ce4:	f3bf 8f6f 	isb	sy
 8005ce8:	f3bf 8f4f 	dsb	sy
 8005cec:	e7fe      	b.n	8005cec <vTaskStartScheduler+0x58>
}
 8005cee:	b002      	add	sp, #8
 8005cf0:	bd10      	pop	{r4, pc}
 8005cf2:	bf00      	nop
 8005cf4:	200040ec 	.word	0x200040ec
 8005cf8:	080084b8 	.word	0x080084b8
 8005cfc:	08005f79 	.word	0x08005f79
 8005d00:	200040f0 	.word	0x200040f0
 8005d04:	2000410c 	.word	0x2000410c
 8005d08:	20004138 	.word	0x20004138

08005d0c <vTaskSuspendAll>:
	++uxSchedulerSuspended;
 8005d0c:	4a02      	ldr	r2, [pc, #8]	; (8005d18 <vTaskSuspendAll+0xc>)
 8005d0e:	6813      	ldr	r3, [r2, #0]
 8005d10:	3301      	adds	r3, #1
 8005d12:	6013      	str	r3, [r2, #0]
 8005d14:	4770      	bx	lr
 8005d16:	bf00      	nop
 8005d18:	200040b8 	.word	0x200040b8

08005d1c <xTaskIncrementTick>:
{
 8005d1c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005d20:	4b3c      	ldr	r3, [pc, #240]	; (8005e14 <xTaskIncrementTick+0xf8>)
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	2b00      	cmp	r3, #0
 8005d26:	d153      	bne.n	8005dd0 <xTaskIncrementTick+0xb4>
		const TickType_t xConstTickCount = xTickCount + 1;
 8005d28:	4b3b      	ldr	r3, [pc, #236]	; (8005e18 <xTaskIncrementTick+0xfc>)
 8005d2a:	681c      	ldr	r4, [r3, #0]
 8005d2c:	3401      	adds	r4, #1
		xTickCount = xConstTickCount;
 8005d2e:	601c      	str	r4, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U )
 8005d30:	b9bc      	cbnz	r4, 8005d62 <xTaskIncrementTick+0x46>
			taskSWITCH_DELAYED_LISTS();
 8005d32:	4b3a      	ldr	r3, [pc, #232]	; (8005e1c <xTaskIncrementTick+0x100>)
 8005d34:	681a      	ldr	r2, [r3, #0]
 8005d36:	6812      	ldr	r2, [r2, #0]
 8005d38:	b142      	cbz	r2, 8005d4c <xTaskIncrementTick+0x30>
 8005d3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d3e:	f383 8811 	msr	BASEPRI, r3
 8005d42:	f3bf 8f6f 	isb	sy
 8005d46:	f3bf 8f4f 	dsb	sy
 8005d4a:	e7fe      	b.n	8005d4a <xTaskIncrementTick+0x2e>
 8005d4c:	4a34      	ldr	r2, [pc, #208]	; (8005e20 <xTaskIncrementTick+0x104>)
 8005d4e:	6819      	ldr	r1, [r3, #0]
 8005d50:	6810      	ldr	r0, [r2, #0]
 8005d52:	6018      	str	r0, [r3, #0]
 8005d54:	6011      	str	r1, [r2, #0]
 8005d56:	4a33      	ldr	r2, [pc, #204]	; (8005e24 <xTaskIncrementTick+0x108>)
 8005d58:	6813      	ldr	r3, [r2, #0]
 8005d5a:	3301      	adds	r3, #1
 8005d5c:	6013      	str	r3, [r2, #0]
 8005d5e:	f7ff fe67 	bl	8005a30 <prvResetNextTaskUnblockTime>
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005d62:	4d31      	ldr	r5, [pc, #196]	; (8005e28 <xTaskIncrementTick+0x10c>)
 8005d64:	4f31      	ldr	r7, [pc, #196]	; (8005e2c <xTaskIncrementTick+0x110>)
 8005d66:	682b      	ldr	r3, [r5, #0]
 8005d68:	429c      	cmp	r4, r3
 8005d6a:	f04f 0b00 	mov.w	fp, #0
 8005d6e:	d33e      	bcc.n	8005dee <xTaskIncrementTick+0xd2>
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005d70:	f8df 80a8 	ldr.w	r8, [pc, #168]	; 8005e1c <xTaskIncrementTick+0x100>
					prvAddTaskToReadyList( pxTCB );
 8005d74:	f8df 90c4 	ldr.w	r9, [pc, #196]	; 8005e3c <xTaskIncrementTick+0x120>
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005d78:	f8d8 2000 	ldr.w	r2, [r8]
 8005d7c:	6812      	ldr	r2, [r2, #0]
 8005d7e:	bb72      	cbnz	r2, 8005dde <xTaskIncrementTick+0xc2>
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005d80:	f04f 32ff 	mov.w	r2, #4294967295
 8005d84:	602a      	str	r2, [r5, #0]
					break;
 8005d86:	e032      	b.n	8005dee <xTaskIncrementTick+0xd2>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005d88:	f106 0a04 	add.w	sl, r6, #4
 8005d8c:	4650      	mov	r0, sl
 8005d8e:	f7ff f8b0 	bl	8004ef2 <uxListRemove>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005d92:	6ab1      	ldr	r1, [r6, #40]	; 0x28
 8005d94:	b119      	cbz	r1, 8005d9e <xTaskIncrementTick+0x82>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005d96:	f106 0018 	add.w	r0, r6, #24
 8005d9a:	f7ff f8aa 	bl	8004ef2 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005d9e:	6af0      	ldr	r0, [r6, #44]	; 0x2c
 8005da0:	f8d9 3000 	ldr.w	r3, [r9]
 8005da4:	2201      	movs	r2, #1
 8005da6:	fa02 f100 	lsl.w	r1, r2, r0
 8005daa:	4319      	orrs	r1, r3
 8005dac:	4b20      	ldr	r3, [pc, #128]	; (8005e30 <xTaskIncrementTick+0x114>)
 8005dae:	f8c9 1000 	str.w	r1, [r9]
 8005db2:	f04f 0e14 	mov.w	lr, #20
 8005db6:	4651      	mov	r1, sl
 8005db8:	fb0e 3000 	mla	r0, lr, r0, r3
 8005dbc:	f7ff f876 	bl	8004eac <vListInsertEnd>
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005dc0:	6838      	ldr	r0, [r7, #0]
 8005dc2:	6af1      	ldr	r1, [r6, #44]	; 0x2c
 8005dc4:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
							xSwitchRequired = pdTRUE;
 8005dc6:	4291      	cmp	r1, r2
 8005dc8:	bf28      	it	cs
 8005dca:	f04f 0b01 	movcs.w	fp, #1
 8005dce:	e7d3      	b.n	8005d78 <xTaskIncrementTick+0x5c>
		++uxPendedTicks;
 8005dd0:	4a18      	ldr	r2, [pc, #96]	; (8005e34 <xTaskIncrementTick+0x118>)
 8005dd2:	6813      	ldr	r3, [r2, #0]
 8005dd4:	3301      	adds	r3, #1
 8005dd6:	6013      	str	r3, [r2, #0]
BaseType_t xSwitchRequired = pdFALSE;
 8005dd8:	f04f 0b00 	mov.w	fp, #0
 8005ddc:	e011      	b.n	8005e02 <xTaskIncrementTick+0xe6>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8005dde:	f8d8 2000 	ldr.w	r2, [r8]
 8005de2:	68d2      	ldr	r2, [r2, #12]
 8005de4:	68d6      	ldr	r6, [r2, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005de6:	6871      	ldr	r1, [r6, #4]
					if( xConstTickCount < xItemValue )
 8005de8:	428c      	cmp	r4, r1
 8005dea:	d2cd      	bcs.n	8005d88 <xTaskIncrementTick+0x6c>
						xNextTaskUnblockTime = xItemValue;
 8005dec:	6029      	str	r1, [r5, #0]
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8005dee:	683a      	ldr	r2, [r7, #0]
 8005df0:	4b0f      	ldr	r3, [pc, #60]	; (8005e30 <xTaskIncrementTick+0x114>)
 8005df2:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8005df4:	2214      	movs	r2, #20
 8005df6:	434a      	muls	r2, r1
 8005df8:	589a      	ldr	r2, [r3, r2]
				xSwitchRequired = pdTRUE;
 8005dfa:	2a02      	cmp	r2, #2
 8005dfc:	bf28      	it	cs
 8005dfe:	f04f 0b01 	movcs.w	fp, #1
		if( xYieldPending != pdFALSE )
 8005e02:	4a0d      	ldr	r2, [pc, #52]	; (8005e38 <xTaskIncrementTick+0x11c>)
 8005e04:	6812      	ldr	r2, [r2, #0]
			xSwitchRequired = pdTRUE;
 8005e06:	2a00      	cmp	r2, #0
 8005e08:	bf18      	it	ne
 8005e0a:	f04f 0b01 	movne.w	fp, #1
}
 8005e0e:	4658      	mov	r0, fp
 8005e10:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005e14:	200040b8 	.word	0x200040b8
 8005e18:	20004138 	.word	0x20004138
 8005e1c:	20004018 	.word	0x20004018
 8005e20:	2000401c 	.word	0x2000401c
 8005e24:	200040f4 	.word	0x200040f4
 8005e28:	200040f0 	.word	0x200040f0
 8005e2c:	20004014 	.word	0x20004014
 8005e30:	20004020 	.word	0x20004020
 8005e34:	200040b4 	.word	0x200040b4
 8005e38:	2000413c 	.word	0x2000413c
 8005e3c:	200040c0 	.word	0x200040c0

08005e40 <xTaskResumeAll>:
{
 8005e40:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT( uxSchedulerSuspended );
 8005e44:	4c31      	ldr	r4, [pc, #196]	; (8005f0c <xTaskResumeAll+0xcc>)
 8005e46:	6823      	ldr	r3, [r4, #0]
 8005e48:	b943      	cbnz	r3, 8005e5c <xTaskResumeAll+0x1c>
 8005e4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e4e:	f383 8811 	msr	BASEPRI, r3
 8005e52:	f3bf 8f6f 	isb	sy
 8005e56:	f3bf 8f4f 	dsb	sy
 8005e5a:	e7fe      	b.n	8005e5a <xTaskResumeAll+0x1a>
	taskENTER_CRITICAL();
 8005e5c:	f7ff f8ba 	bl	8004fd4 <vPortEnterCritical>
		--uxSchedulerSuspended;
 8005e60:	6823      	ldr	r3, [r4, #0]
 8005e62:	3b01      	subs	r3, #1
 8005e64:	6023      	str	r3, [r4, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005e66:	6824      	ldr	r4, [r4, #0]
 8005e68:	b12c      	cbz	r4, 8005e76 <xTaskResumeAll+0x36>
BaseType_t xAlreadyYielded = pdFALSE;
 8005e6a:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 8005e6c:	f7ff f8d4 	bl	8005018 <vPortExitCritical>
}
 8005e70:	4620      	mov	r0, r4
 8005e72:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005e76:	4b26      	ldr	r3, [pc, #152]	; (8005f10 <xTaskResumeAll+0xd0>)
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	d0f5      	beq.n	8005e6a <xTaskResumeAll+0x2a>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005e7e:	f8df 90a8 	ldr.w	r9, [pc, #168]	; 8005f28 <xTaskResumeAll+0xe8>
					prvAddTaskToReadyList( pxTCB );
 8005e82:	4f24      	ldr	r7, [pc, #144]	; (8005f14 <xTaskResumeAll+0xd4>)
 8005e84:	f8df 80a4 	ldr.w	r8, [pc, #164]	; 8005f2c <xTaskResumeAll+0xec>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005e88:	f8d9 3000 	ldr.w	r3, [r9]
 8005e8c:	b9e3      	cbnz	r3, 8005ec8 <xTaskResumeAll+0x88>
				if( pxTCB != NULL )
 8005e8e:	b10c      	cbz	r4, 8005e94 <xTaskResumeAll+0x54>
					prvResetNextTaskUnblockTime();
 8005e90:	f7ff fdce 	bl	8005a30 <prvResetNextTaskUnblockTime>
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8005e94:	4d20      	ldr	r5, [pc, #128]	; (8005f18 <xTaskResumeAll+0xd8>)
 8005e96:	682c      	ldr	r4, [r5, #0]
					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8005e98:	b144      	cbz	r4, 8005eac <xTaskResumeAll+0x6c>
								xYieldPending = pdTRUE;
 8005e9a:	4e20      	ldr	r6, [pc, #128]	; (8005f1c <xTaskResumeAll+0xdc>)
 8005e9c:	2701      	movs	r7, #1
							if( xTaskIncrementTick() != pdFALSE )
 8005e9e:	f7ff ff3d 	bl	8005d1c <xTaskIncrementTick>
 8005ea2:	b100      	cbz	r0, 8005ea6 <xTaskResumeAll+0x66>
								xYieldPending = pdTRUE;
 8005ea4:	6037      	str	r7, [r6, #0]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8005ea6:	3c01      	subs	r4, #1
 8005ea8:	d1f9      	bne.n	8005e9e <xTaskResumeAll+0x5e>
						uxPendedTicks = 0;
 8005eaa:	602c      	str	r4, [r5, #0]
				if( xYieldPending != pdFALSE )
 8005eac:	4b1b      	ldr	r3, [pc, #108]	; (8005f1c <xTaskResumeAll+0xdc>)
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	d0da      	beq.n	8005e6a <xTaskResumeAll+0x2a>
					taskYIELD_IF_USING_PREEMPTION();
 8005eb4:	4b1a      	ldr	r3, [pc, #104]	; (8005f20 <xTaskResumeAll+0xe0>)
 8005eb6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005eba:	601a      	str	r2, [r3, #0]
 8005ebc:	f3bf 8f4f 	dsb	sy
 8005ec0:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
 8005ec4:	2401      	movs	r4, #1
 8005ec6:	e7d1      	b.n	8005e6c <xTaskResumeAll+0x2c>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8005ec8:	f8d9 300c 	ldr.w	r3, [r9, #12]
 8005ecc:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005ece:	1d26      	adds	r6, r4, #4
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005ed0:	f104 0018 	add.w	r0, r4, #24
 8005ed4:	f7ff f80d 	bl	8004ef2 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005ed8:	4630      	mov	r0, r6
 8005eda:	f7ff f80a 	bl	8004ef2 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005ede:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8005ee0:	6839      	ldr	r1, [r7, #0]
 8005ee2:	2501      	movs	r5, #1
 8005ee4:	fa05 f302 	lsl.w	r3, r5, r2
 8005ee8:	2014      	movs	r0, #20
 8005eea:	430b      	orrs	r3, r1
 8005eec:	fb00 8002 	mla	r0, r0, r2, r8
 8005ef0:	4631      	mov	r1, r6
 8005ef2:	603b      	str	r3, [r7, #0]
 8005ef4:	f7fe ffda 	bl	8004eac <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005ef8:	4b0a      	ldr	r3, [pc, #40]	; (8005f24 <xTaskResumeAll+0xe4>)
 8005efa:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f00:	429a      	cmp	r2, r3
						xYieldPending = pdTRUE;
 8005f02:	bf24      	itt	cs
 8005f04:	4b05      	ldrcs	r3, [pc, #20]	; (8005f1c <xTaskResumeAll+0xdc>)
 8005f06:	601d      	strcs	r5, [r3, #0]
 8005f08:	e7be      	b.n	8005e88 <xTaskResumeAll+0x48>
 8005f0a:	bf00      	nop
 8005f0c:	200040b8 	.word	0x200040b8
 8005f10:	200040ac 	.word	0x200040ac
 8005f14:	200040c0 	.word	0x200040c0
 8005f18:	200040b4 	.word	0x200040b4
 8005f1c:	2000413c 	.word	0x2000413c
 8005f20:	e000ed04 	.word	0xe000ed04
 8005f24:	20004014 	.word	0x20004014
 8005f28:	200040f8 	.word	0x200040f8
 8005f2c:	20004020 	.word	0x20004020

08005f30 <vTaskDelay>:
	{
 8005f30:	b508      	push	{r3, lr}
		if( xTicksToDelay > ( TickType_t ) 0U )
 8005f32:	b940      	cbnz	r0, 8005f46 <vTaskDelay+0x16>
			portYIELD_WITHIN_API();
 8005f34:	4b0e      	ldr	r3, [pc, #56]	; (8005f70 <vTaskDelay+0x40>)
 8005f36:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005f3a:	601a      	str	r2, [r3, #0]
 8005f3c:	f3bf 8f4f 	dsb	sy
 8005f40:	f3bf 8f6f 	isb	sy
 8005f44:	bd08      	pop	{r3, pc}
			configASSERT( uxSchedulerSuspended == 0 );
 8005f46:	4b0b      	ldr	r3, [pc, #44]	; (8005f74 <vTaskDelay+0x44>)
 8005f48:	6819      	ldr	r1, [r3, #0]
 8005f4a:	b141      	cbz	r1, 8005f5e <vTaskDelay+0x2e>
 8005f4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f50:	f383 8811 	msr	BASEPRI, r3
 8005f54:	f3bf 8f6f 	isb	sy
 8005f58:	f3bf 8f4f 	dsb	sy
 8005f5c:	e7fe      	b.n	8005f5c <vTaskDelay+0x2c>
			vTaskSuspendAll();
 8005f5e:	f7ff fed5 	bl	8005d0c <vTaskSuspendAll>
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8005f62:	f7ff fd77 	bl	8005a54 <prvAddCurrentTaskToDelayedList>
			xAlreadyYielded = xTaskResumeAll();
 8005f66:	f7ff ff6b 	bl	8005e40 <xTaskResumeAll>
		if( xAlreadyYielded == pdFALSE )
 8005f6a:	2800      	cmp	r0, #0
 8005f6c:	d0e2      	beq.n	8005f34 <vTaskDelay+0x4>
 8005f6e:	bd08      	pop	{r3, pc}
 8005f70:	e000ed04 	.word	0xe000ed04
 8005f74:	200040b8 	.word	0x200040b8

08005f78 <prvIdleTask>:
{
 8005f78:	b508      	push	{r3, lr}
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
 8005f7a:	4e17      	ldr	r6, [pc, #92]	; (8005fd8 <prvIdleTask+0x60>)
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005f7c:	4c17      	ldr	r4, [pc, #92]	; (8005fdc <prvIdleTask+0x64>)
 8005f7e:	6823      	ldr	r3, [r4, #0]
 8005f80:	b963      	cbnz	r3, 8005f9c <prvIdleTask+0x24>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8005f82:	4b17      	ldr	r3, [pc, #92]	; (8005fe0 <prvIdleTask+0x68>)
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	2b01      	cmp	r3, #1
 8005f88:	d9f8      	bls.n	8005f7c <prvIdleTask+0x4>
				taskYIELD();
 8005f8a:	4b16      	ldr	r3, [pc, #88]	; (8005fe4 <prvIdleTask+0x6c>)
 8005f8c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005f90:	601a      	str	r2, [r3, #0]
 8005f92:	f3bf 8f4f 	dsb	sy
 8005f96:	f3bf 8f6f 	isb	sy
 8005f9a:	e7ef      	b.n	8005f7c <prvIdleTask+0x4>
			vTaskSuspendAll();
 8005f9c:	f7ff feb6 	bl	8005d0c <vTaskSuspendAll>
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
 8005fa0:	6835      	ldr	r5, [r6, #0]
			( void ) xTaskResumeAll();
 8005fa2:	f7ff ff4d 	bl	8005e40 <xTaskResumeAll>
			if( xListIsEmpty == pdFALSE )
 8005fa6:	2d00      	cmp	r5, #0
 8005fa8:	d0e9      	beq.n	8005f7e <prvIdleTask+0x6>
				taskENTER_CRITICAL();
 8005faa:	f7ff f813 	bl	8004fd4 <vPortEnterCritical>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8005fae:	68f3      	ldr	r3, [r6, #12]
 8005fb0:	68dd      	ldr	r5, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005fb2:	1d28      	adds	r0, r5, #4
 8005fb4:	f7fe ff9d 	bl	8004ef2 <uxListRemove>
					--uxCurrentNumberOfTasks;
 8005fb8:	4a0b      	ldr	r2, [pc, #44]	; (8005fe8 <prvIdleTask+0x70>)
 8005fba:	6813      	ldr	r3, [r2, #0]
 8005fbc:	3b01      	subs	r3, #1
 8005fbe:	6013      	str	r3, [r2, #0]
					--uxDeletedTasksWaitingCleanUp;
 8005fc0:	6823      	ldr	r3, [r4, #0]
 8005fc2:	3b01      	subs	r3, #1
 8005fc4:	6023      	str	r3, [r4, #0]
				taskEXIT_CRITICAL();
 8005fc6:	f7ff f827 	bl	8005018 <vPortExitCritical>
			vPortFree( pxTCB->pxStack );
 8005fca:	6b28      	ldr	r0, [r5, #48]	; 0x30
 8005fcc:	f7ff f9ea 	bl	80053a4 <vPortFree>
			vPortFree( pxTCB );
 8005fd0:	4628      	mov	r0, r5
 8005fd2:	f7ff f9e7 	bl	80053a4 <vPortFree>
 8005fd6:	e7d2      	b.n	8005f7e <prvIdleTask+0x6>
 8005fd8:	20004124 	.word	0x20004124
 8005fdc:	200040b0 	.word	0x200040b0
 8005fe0:	20004020 	.word	0x20004020
 8005fe4:	e000ed04 	.word	0xe000ed04
 8005fe8:	200040ac 	.word	0x200040ac

08005fec <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8005fec:	4b17      	ldr	r3, [pc, #92]	; (800604c <vTaskSwitchContext+0x60>)
 8005fee:	681a      	ldr	r2, [r3, #0]
 8005ff0:	4b17      	ldr	r3, [pc, #92]	; (8006050 <vTaskSwitchContext+0x64>)
{
 8005ff2:	b510      	push	{r4, lr}
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8005ff4:	b112      	cbz	r2, 8005ffc <vTaskSwitchContext+0x10>
		xYieldPending = pdTRUE;
 8005ff6:	2201      	movs	r2, #1
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8005ff8:	601a      	str	r2, [r3, #0]
 8005ffa:	bd10      	pop	{r4, pc}
		xYieldPending = pdFALSE;
 8005ffc:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8005ffe:	4b15      	ldr	r3, [pc, #84]	; (8006054 <vTaskSwitchContext+0x68>)
 8006000:	681b      	ldr	r3, [r3, #0]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) );
 8006002:	fab3 f383 	clz	r3, r3
 8006006:	b2db      	uxtb	r3, r3
 8006008:	f1c3 031f 	rsb	r3, r3, #31
 800600c:	2214      	movs	r2, #20
 800600e:	4912      	ldr	r1, [pc, #72]	; (8006058 <vTaskSwitchContext+0x6c>)
 8006010:	435a      	muls	r2, r3
 8006012:	1888      	adds	r0, r1, r2
 8006014:	588c      	ldr	r4, [r1, r2]
 8006016:	b944      	cbnz	r4, 800602a <vTaskSwitchContext+0x3e>
	__asm volatile
 8006018:	f04f 0350 	mov.w	r3, #80	; 0x50
 800601c:	f383 8811 	msr	BASEPRI, r3
 8006020:	f3bf 8f6f 	isb	sy
 8006024:	f3bf 8f4f 	dsb	sy
 8006028:	e7fe      	b.n	8006028 <vTaskSwitchContext+0x3c>
 800602a:	6844      	ldr	r4, [r0, #4]
 800602c:	3208      	adds	r2, #8
 800602e:	6864      	ldr	r4, [r4, #4]
 8006030:	6044      	str	r4, [r0, #4]
 8006032:	440a      	add	r2, r1
 8006034:	4294      	cmp	r4, r2
 8006036:	bf04      	itt	eq
 8006038:	6862      	ldreq	r2, [r4, #4]
 800603a:	6042      	streq	r2, [r0, #4]
 800603c:	2214      	movs	r2, #20
 800603e:	fb02 1303 	mla	r3, r2, r3, r1
 8006042:	685b      	ldr	r3, [r3, #4]
 8006044:	68da      	ldr	r2, [r3, #12]
 8006046:	4b05      	ldr	r3, [pc, #20]	; (800605c <vTaskSwitchContext+0x70>)
 8006048:	e7d6      	b.n	8005ff8 <vTaskSwitchContext+0xc>
 800604a:	bf00      	nop
 800604c:	200040b8 	.word	0x200040b8
 8006050:	2000413c 	.word	0x2000413c
 8006054:	200040c0 	.word	0x200040c0
 8006058:	20004020 	.word	0x20004020
 800605c:	20004014 	.word	0x20004014

08006060 <vTaskPlaceOnEventList>:
{
 8006060:	b510      	push	{r4, lr}
 8006062:	460c      	mov	r4, r1
	configASSERT( pxEventList );
 8006064:	b940      	cbnz	r0, 8006078 <vTaskPlaceOnEventList+0x18>
 8006066:	f04f 0350 	mov.w	r3, #80	; 0x50
 800606a:	f383 8811 	msr	BASEPRI, r3
 800606e:	f3bf 8f6f 	isb	sy
 8006072:	f3bf 8f4f 	dsb	sy
 8006076:	e7fe      	b.n	8006076 <vTaskPlaceOnEventList+0x16>
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006078:	4b05      	ldr	r3, [pc, #20]	; (8006090 <vTaskPlaceOnEventList+0x30>)
 800607a:	6819      	ldr	r1, [r3, #0]
 800607c:	3118      	adds	r1, #24
 800607e:	f7fe ff21 	bl	8004ec4 <vListInsert>
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8006082:	4620      	mov	r0, r4
 8006084:	2101      	movs	r1, #1
}
 8006086:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800608a:	f7ff bce3 	b.w	8005a54 <prvAddCurrentTaskToDelayedList>
 800608e:	bf00      	nop
 8006090:	20004014 	.word	0x20004014

08006094 <xTaskRemoveFromEventList>:
{
 8006094:	b538      	push	{r3, r4, r5, lr}
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8006096:	68c3      	ldr	r3, [r0, #12]
 8006098:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
 800609a:	b944      	cbnz	r4, 80060ae <xTaskRemoveFromEventList+0x1a>
 800609c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80060a0:	f383 8811 	msr	BASEPRI, r3
 80060a4:	f3bf 8f6f 	isb	sy
 80060a8:	f3bf 8f4f 	dsb	sy
 80060ac:	e7fe      	b.n	80060ac <xTaskRemoveFromEventList+0x18>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80060ae:	f104 0518 	add.w	r5, r4, #24
 80060b2:	4628      	mov	r0, r5
 80060b4:	f7fe ff1d 	bl	8004ef2 <uxListRemove>
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80060b8:	4b11      	ldr	r3, [pc, #68]	; (8006100 <xTaskRemoveFromEventList+0x6c>)
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	b9e3      	cbnz	r3, 80060f8 <xTaskRemoveFromEventList+0x64>
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80060be:	1d25      	adds	r5, r4, #4
 80060c0:	4628      	mov	r0, r5
 80060c2:	f7fe ff16 	bl	8004ef2 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80060c6:	490f      	ldr	r1, [pc, #60]	; (8006104 <xTaskRemoveFromEventList+0x70>)
 80060c8:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80060ca:	6808      	ldr	r0, [r1, #0]
 80060cc:	2301      	movs	r3, #1
 80060ce:	4093      	lsls	r3, r2
 80060d0:	4303      	orrs	r3, r0
 80060d2:	600b      	str	r3, [r1, #0]
 80060d4:	4b0c      	ldr	r3, [pc, #48]	; (8006108 <xTaskRemoveFromEventList+0x74>)
 80060d6:	2014      	movs	r0, #20
 80060d8:	4629      	mov	r1, r5
 80060da:	fb00 3002 	mla	r0, r0, r2, r3
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80060de:	f7fe fee5 	bl	8004eac <vListInsertEnd>
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80060e2:	4b0a      	ldr	r3, [pc, #40]	; (800610c <xTaskRemoveFromEventList+0x78>)
 80060e4:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80060ea:	429a      	cmp	r2, r3
		xYieldPending = pdTRUE;
 80060ec:	bf83      	ittte	hi
 80060ee:	4b08      	ldrhi	r3, [pc, #32]	; (8006110 <xTaskRemoveFromEventList+0x7c>)
 80060f0:	2001      	movhi	r0, #1
 80060f2:	6018      	strhi	r0, [r3, #0]
		xReturn = pdFALSE;
 80060f4:	2000      	movls	r0, #0
}
 80060f6:	bd38      	pop	{r3, r4, r5, pc}
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80060f8:	4629      	mov	r1, r5
 80060fa:	4806      	ldr	r0, [pc, #24]	; (8006114 <xTaskRemoveFromEventList+0x80>)
 80060fc:	e7ef      	b.n	80060de <xTaskRemoveFromEventList+0x4a>
 80060fe:	bf00      	nop
 8006100:	200040b8 	.word	0x200040b8
 8006104:	200040c0 	.word	0x200040c0
 8006108:	20004020 	.word	0x20004020
 800610c:	20004014 	.word	0x20004014
 8006110:	2000413c 	.word	0x2000413c
 8006114:	200040f8 	.word	0x200040f8

08006118 <vTaskSetTimeOutState>:
{
 8006118:	b508      	push	{r3, lr}
	configASSERT( pxTimeOut );
 800611a:	b908      	cbnz	r0, 8006120 <vTaskSetTimeOutState+0x8>
 800611c:	f7ff fce0 	bl	8005ae0 <prvTaskIsTaskSuspended.part.0>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8006120:	4b03      	ldr	r3, [pc, #12]	; (8006130 <vTaskSetTimeOutState+0x18>)
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	6003      	str	r3, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8006126:	4b03      	ldr	r3, [pc, #12]	; (8006134 <vTaskSetTimeOutState+0x1c>)
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	6043      	str	r3, [r0, #4]
 800612c:	bd08      	pop	{r3, pc}
 800612e:	bf00      	nop
 8006130:	200040f4 	.word	0x200040f4
 8006134:	20004138 	.word	0x20004138

08006138 <xTaskCheckForTimeOut>:
{
 8006138:	b538      	push	{r3, r4, r5, lr}
 800613a:	460d      	mov	r5, r1
	configASSERT( pxTimeOut );
 800613c:	4604      	mov	r4, r0
 800613e:	b940      	cbnz	r0, 8006152 <xTaskCheckForTimeOut+0x1a>
 8006140:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006144:	f383 8811 	msr	BASEPRI, r3
 8006148:	f3bf 8f6f 	isb	sy
 800614c:	f3bf 8f4f 	dsb	sy
 8006150:	e7fe      	b.n	8006150 <xTaskCheckForTimeOut+0x18>
	configASSERT( pxTicksToWait );
 8006152:	b941      	cbnz	r1, 8006166 <xTaskCheckForTimeOut+0x2e>
 8006154:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006158:	f383 8811 	msr	BASEPRI, r3
 800615c:	f3bf 8f6f 	isb	sy
 8006160:	f3bf 8f4f 	dsb	sy
 8006164:	e7fe      	b.n	8006164 <xTaskCheckForTimeOut+0x2c>
	taskENTER_CRITICAL();
 8006166:	f7fe ff35 	bl	8004fd4 <vPortEnterCritical>
		const TickType_t xConstTickCount = xTickCount;
 800616a:	4b0e      	ldr	r3, [pc, #56]	; (80061a4 <xTaskCheckForTimeOut+0x6c>)
 800616c:	6819      	ldr	r1, [r3, #0]
			if( *pxTicksToWait == portMAX_DELAY )
 800616e:	682b      	ldr	r3, [r5, #0]
 8006170:	1c5a      	adds	r2, r3, #1
 8006172:	d010      	beq.n	8006196 <xTaskCheckForTimeOut+0x5e>
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8006174:	4a0c      	ldr	r2, [pc, #48]	; (80061a8 <xTaskCheckForTimeOut+0x70>)
 8006176:	6820      	ldr	r0, [r4, #0]
 8006178:	6812      	ldr	r2, [r2, #0]
 800617a:	4290      	cmp	r0, r2
 800617c:	6862      	ldr	r2, [r4, #4]
 800617e:	d001      	beq.n	8006184 <xTaskCheckForTimeOut+0x4c>
 8006180:	4291      	cmp	r1, r2
 8006182:	d20d      	bcs.n	80061a0 <xTaskCheckForTimeOut+0x68>
		else if( ( ( TickType_t ) ( xConstTickCount - pxTimeOut->xTimeOnEntering ) ) < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8006184:	1a88      	subs	r0, r1, r2
 8006186:	4283      	cmp	r3, r0
 8006188:	d90a      	bls.n	80061a0 <xTaskCheckForTimeOut+0x68>
			*pxTicksToWait -= ( xConstTickCount - pxTimeOut->xTimeOnEntering );
 800618a:	1a5b      	subs	r3, r3, r1
 800618c:	4413      	add	r3, r2
 800618e:	602b      	str	r3, [r5, #0]
			vTaskSetTimeOutState( pxTimeOut );
 8006190:	4620      	mov	r0, r4
 8006192:	f7ff ffc1 	bl	8006118 <vTaskSetTimeOutState>
				xReturn = pdFALSE;
 8006196:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 8006198:	f7fe ff3e 	bl	8005018 <vPortExitCritical>
}
 800619c:	4620      	mov	r0, r4
 800619e:	bd38      	pop	{r3, r4, r5, pc}
			xReturn = pdTRUE;
 80061a0:	2401      	movs	r4, #1
 80061a2:	e7f9      	b.n	8006198 <xTaskCheckForTimeOut+0x60>
 80061a4:	20004138 	.word	0x20004138
 80061a8:	200040f4 	.word	0x200040f4

080061ac <vTaskMissedYield>:
	xYieldPending = pdTRUE;
 80061ac:	4b01      	ldr	r3, [pc, #4]	; (80061b4 <vTaskMissedYield+0x8>)
 80061ae:	2201      	movs	r2, #1
 80061b0:	601a      	str	r2, [r3, #0]
 80061b2:	4770      	bx	lr
 80061b4:	2000413c 	.word	0x2000413c

080061b8 <xTaskGetSchedulerState>:
		if( xSchedulerRunning == pdFALSE )
 80061b8:	4b05      	ldr	r3, [pc, #20]	; (80061d0 <xTaskGetSchedulerState+0x18>)
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	b133      	cbz	r3, 80061cc <xTaskGetSchedulerState+0x14>
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80061be:	4b05      	ldr	r3, [pc, #20]	; (80061d4 <xTaskGetSchedulerState+0x1c>)
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	2b00      	cmp	r3, #0
				xReturn = taskSCHEDULER_SUSPENDED;
 80061c4:	bf0c      	ite	eq
 80061c6:	2002      	moveq	r0, #2
 80061c8:	2000      	movne	r0, #0
 80061ca:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
 80061cc:	2001      	movs	r0, #1
	}
 80061ce:	4770      	bx	lr
 80061d0:	2000410c 	.word	0x2000410c
 80061d4:	200040b8 	.word	0x200040b8

080061d8 <vTaskPriorityInherit>:
	{
 80061d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
		if( pxMutexHolder != NULL )
 80061dc:	4604      	mov	r4, r0
 80061de:	2800      	cmp	r0, #0
 80061e0:	d038      	beq.n	8006254 <vTaskPriorityInherit+0x7c>
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
 80061e2:	4d1d      	ldr	r5, [pc, #116]	; (8006258 <vTaskPriorityInherit+0x80>)
 80061e4:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 80061e6:	682a      	ldr	r2, [r5, #0]
 80061e8:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80061ea:	4293      	cmp	r3, r2
 80061ec:	d232      	bcs.n	8006254 <vTaskPriorityInherit+0x7c>
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80061ee:	6982      	ldr	r2, [r0, #24]
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80061f0:	4e1a      	ldr	r6, [pc, #104]	; (800625c <vTaskPriorityInherit+0x84>)
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80061f2:	2a00      	cmp	r2, #0
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80061f4:	bfa1      	itttt	ge
 80061f6:	682a      	ldrge	r2, [r5, #0]
 80061f8:	6ad2      	ldrge	r2, [r2, #44]	; 0x2c
 80061fa:	f1c2 0207 	rsbge	r2, r2, #7
 80061fe:	6182      	strge	r2, [r0, #24]
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8006200:	2714      	movs	r7, #20
 8006202:	6942      	ldr	r2, [r0, #20]
 8006204:	fb07 6303 	mla	r3, r7, r3, r6
 8006208:	429a      	cmp	r2, r3
 800620a:	d120      	bne.n	800624e <vTaskPriorityInherit+0x76>
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800620c:	f100 0804 	add.w	r8, r0, #4
 8006210:	4640      	mov	r0, r8
 8006212:	f7fe fe6e 	bl	8004ef2 <uxListRemove>
 8006216:	4a12      	ldr	r2, [pc, #72]	; (8006260 <vTaskPriorityInherit+0x88>)
 8006218:	b948      	cbnz	r0, 800622e <vTaskPriorityInherit+0x56>
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800621a:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 800621c:	4347      	muls	r7, r0
 800621e:	59f3      	ldr	r3, [r6, r7]
 8006220:	b92b      	cbnz	r3, 800622e <vTaskPriorityInherit+0x56>
 8006222:	6813      	ldr	r3, [r2, #0]
 8006224:	2101      	movs	r1, #1
 8006226:	4081      	lsls	r1, r0
 8006228:	ea23 0301 	bic.w	r3, r3, r1
 800622c:	6013      	str	r3, [r2, #0]
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 800622e:	682b      	ldr	r3, [r5, #0]
					prvAddTaskToReadyList( pxTCB );
 8006230:	6811      	ldr	r1, [r2, #0]
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 8006232:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8006234:	62e0      	str	r0, [r4, #44]	; 0x2c
					prvAddTaskToReadyList( pxTCB );
 8006236:	2301      	movs	r3, #1
 8006238:	4083      	lsls	r3, r0
 800623a:	430b      	orrs	r3, r1
 800623c:	6013      	str	r3, [r2, #0]
 800623e:	2314      	movs	r3, #20
 8006240:	4641      	mov	r1, r8
 8006242:	fb03 6000 	mla	r0, r3, r0, r6
	}
 8006246:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
					prvAddTaskToReadyList( pxTCB );
 800624a:	f7fe be2f 	b.w	8004eac <vListInsertEnd>
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 800624e:	682b      	ldr	r3, [r5, #0]
 8006250:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006252:	62c3      	str	r3, [r0, #44]	; 0x2c
 8006254:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006258:	20004014 	.word	0x20004014
 800625c:	20004020 	.word	0x20004020
 8006260:	200040c0 	.word	0x200040c0

08006264 <xTaskPriorityDisinherit>:
	{
 8006264:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
		if( pxMutexHolder != NULL )
 8006266:	4604      	mov	r4, r0
 8006268:	b908      	cbnz	r0, 800626e <xTaskPriorityDisinherit+0xa>
	BaseType_t xReturn = pdFALSE;
 800626a:	2000      	movs	r0, #0
 800626c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			configASSERT( pxTCB == pxCurrentTCB );
 800626e:	4b22      	ldr	r3, [pc, #136]	; (80062f8 <xTaskPriorityDisinherit+0x94>)
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	4298      	cmp	r0, r3
 8006274:	d008      	beq.n	8006288 <xTaskPriorityDisinherit+0x24>
 8006276:	f04f 0350 	mov.w	r3, #80	; 0x50
 800627a:	f383 8811 	msr	BASEPRI, r3
 800627e:	f3bf 8f6f 	isb	sy
 8006282:	f3bf 8f4f 	dsb	sy
 8006286:	e7fe      	b.n	8006286 <xTaskPriorityDisinherit+0x22>
			configASSERT( pxTCB->uxMutexesHeld );
 8006288:	6c83      	ldr	r3, [r0, #72]	; 0x48
 800628a:	b943      	cbnz	r3, 800629e <xTaskPriorityDisinherit+0x3a>
 800628c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006290:	f383 8811 	msr	BASEPRI, r3
 8006294:	f3bf 8f6f 	isb	sy
 8006298:	f3bf 8f4f 	dsb	sy
 800629c:	e7fe      	b.n	800629c <xTaskPriorityDisinherit+0x38>
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800629e:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 80062a0:	6c42      	ldr	r2, [r0, #68]	; 0x44
			( pxTCB->uxMutexesHeld )--;
 80062a2:	3b01      	subs	r3, #1
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80062a4:	4291      	cmp	r1, r2
			( pxTCB->uxMutexesHeld )--;
 80062a6:	6483      	str	r3, [r0, #72]	; 0x48
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80062a8:	d0df      	beq.n	800626a <xTaskPriorityDisinherit+0x6>
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80062aa:	2b00      	cmp	r3, #0
 80062ac:	d1dd      	bne.n	800626a <xTaskPriorityDisinherit+0x6>
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80062ae:	1d05      	adds	r5, r0, #4
 80062b0:	4628      	mov	r0, r5
 80062b2:	f7fe fe1e 	bl	8004ef2 <uxListRemove>
 80062b6:	4e11      	ldr	r6, [pc, #68]	; (80062fc <xTaskPriorityDisinherit+0x98>)
 80062b8:	4a11      	ldr	r2, [pc, #68]	; (8006300 <xTaskPriorityDisinherit+0x9c>)
 80062ba:	b950      	cbnz	r0, 80062d2 <xTaskPriorityDisinherit+0x6e>
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80062bc:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 80062be:	2114      	movs	r1, #20
 80062c0:	4379      	muls	r1, r7
 80062c2:	5873      	ldr	r3, [r6, r1]
 80062c4:	b92b      	cbnz	r3, 80062d2 <xTaskPriorityDisinherit+0x6e>
 80062c6:	6813      	ldr	r3, [r2, #0]
 80062c8:	2001      	movs	r0, #1
 80062ca:	40b8      	lsls	r0, r7
 80062cc:	ea23 0300 	bic.w	r3, r3, r0
 80062d0:	6013      	str	r3, [r2, #0]
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80062d2:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80062d4:	62e3      	str	r3, [r4, #44]	; 0x2c
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80062d6:	f1c3 0107 	rsb	r1, r3, #7
 80062da:	61a1      	str	r1, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
 80062dc:	6811      	ldr	r1, [r2, #0]
 80062de:	2401      	movs	r4, #1
 80062e0:	fa04 f003 	lsl.w	r0, r4, r3
 80062e4:	4308      	orrs	r0, r1
 80062e6:	6010      	str	r0, [r2, #0]
 80062e8:	2014      	movs	r0, #20
 80062ea:	fb00 6003 	mla	r0, r0, r3, r6
 80062ee:	4629      	mov	r1, r5
 80062f0:	f7fe fddc 	bl	8004eac <vListInsertEnd>
					xReturn = pdTRUE;
 80062f4:	4620      	mov	r0, r4
	}
 80062f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80062f8:	20004014 	.word	0x20004014
 80062fc:	20004020 	.word	0x20004020
 8006300:	200040c0 	.word	0x200040c0

08006304 <pvTaskIncrementMutexHeldCount>:
		if( pxCurrentTCB != NULL )
 8006304:	4b04      	ldr	r3, [pc, #16]	; (8006318 <pvTaskIncrementMutexHeldCount+0x14>)
 8006306:	681a      	ldr	r2, [r3, #0]
 8006308:	b11a      	cbz	r2, 8006312 <pvTaskIncrementMutexHeldCount+0xe>
			( pxCurrentTCB->uxMutexesHeld )++;
 800630a:	6819      	ldr	r1, [r3, #0]
 800630c:	6c8a      	ldr	r2, [r1, #72]	; 0x48
 800630e:	3201      	adds	r2, #1
 8006310:	648a      	str	r2, [r1, #72]	; 0x48
		return pxCurrentTCB;
 8006312:	6818      	ldr	r0, [r3, #0]
	}
 8006314:	4770      	bx	lr
 8006316:	bf00      	nop
 8006318:	20004014 	.word	0x20004014

0800631c <PID_SetTunings>:
 * it's called automatically from the constructor, but tunings can also
 * be adjusted on the fly during normal operation
 ******************************************************************************/

void PID_SetTunings(PidType* pid, FloatType Kp, FloatType Ki, FloatType Kd) {
  if (Kp < 0 || Ki < 0 || Kd < 0){
 800631c:	eddf 7a1c 	vldr	s15, [pc, #112]	; 8006390 <PID_SetTunings+0x74>
 8006320:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8006324:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006328:	d430      	bmi.n	800638c <PID_SetTunings+0x70>
 800632a:	eef4 0ae7 	vcmpe.f32	s1, s15
 800632e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006332:	d42b      	bmi.n	800638c <PID_SetTunings+0x70>
 8006334:	eeb4 1ae7 	vcmpe.f32	s2, s15
 8006338:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800633c:	d426      	bmi.n	800638c <PID_SetTunings+0x70>

  pid->dispKp = Kp;
  pid->dispKi = Ki;
  pid->dispKd = Kd;

  FloatType SampleTimeInSec = ((FloatType) pid->SampleTime) / 1000;
 800633e:	ed90 7a0c 	vldr	s14, [r0, #48]	; 0x30
 8006342:	ed9f 6a14 	vldr	s12, [pc, #80]	; 8006394 <PID_SetTunings+0x78>
  pid->kp = Kp;
  pid->ki = Ki * SampleTimeInSec;
  pid->kd = Kd / SampleTimeInSec;

  if (pid->controllerDirection == PID_Direction_Reverse) {
 8006346:	7e03      	ldrb	r3, [r0, #24]
  pid->dispKi = Ki;
 8006348:	edc0 0a01 	vstr	s1, [r0, #4]
  FloatType SampleTimeInSec = ((FloatType) pid->SampleTime) / 1000;
 800634c:	eeb8 7a47 	vcvt.f32.u32	s14, s14
  if (pid->controllerDirection == PID_Direction_Reverse) {
 8006350:	2b01      	cmp	r3, #1
  FloatType SampleTimeInSec = ((FloatType) pid->SampleTime) / 1000;
 8006352:	eec7 6a06 	vdiv.f32	s13, s14, s12
  pid->dispKp = Kp;
 8006356:	ed80 0a00 	vstr	s0, [r0]
  pid->kd = Kd / SampleTimeInSec;
 800635a:	ee81 7a26 	vdiv.f32	s14, s2, s13
  pid->ki = Ki * SampleTimeInSec;
 800635e:	ee60 0aa6 	vmul.f32	s1, s1, s13
  pid->dispKd = Kd;
 8006362:	ed80 1a02 	vstr	s2, [r0, #8]
  pid->kp = Kp;
 8006366:	ed80 0a03 	vstr	s0, [r0, #12]
  pid->ki = Ki * SampleTimeInSec;
 800636a:	edc0 0a04 	vstr	s1, [r0, #16]
  pid->kd = Kd / SampleTimeInSec;
 800636e:	ed80 7a05 	vstr	s14, [r0, #20]
  if (pid->controllerDirection == PID_Direction_Reverse) {
 8006372:	d10b      	bne.n	800638c <PID_SetTunings+0x70>
    pid->kp = (0 - pid->kp);
 8006374:	ee37 0ac0 	vsub.f32	s0, s15, s0
    pid->ki = (0 - pid->ki);
 8006378:	ee77 0ae0 	vsub.f32	s1, s15, s1
    pid->kd = (0 - pid->kd);
 800637c:	ee77 7ac7 	vsub.f32	s15, s15, s14
    pid->kp = (0 - pid->kp);
 8006380:	ed80 0a03 	vstr	s0, [r0, #12]
    pid->ki = (0 - pid->ki);
 8006384:	edc0 0a04 	vstr	s1, [r0, #16]
    pid->kd = (0 - pid->kd);
 8006388:	edc0 7a05 	vstr	s15, [r0, #20]
 800638c:	4770      	bx	lr
 800638e:	bf00      	nop
 8006390:	00000000 	.word	0x00000000
 8006394:	447a0000 	.word	0x447a0000

08006398 <PID_Initialize>:
/* Initialize()****************************************************************
 *  does all the things that need to happen to ensure a bumpless transfer
 *  from manual to automatic mode.
 ******************************************************************************/
void PID_Initialize(PidType* pid) {
  pid->ITerm = pid->myOutput;
 8006398:	edd0 7a08 	vldr	s15, [r0, #32]
  pid->lastInput = pid->myInput;
  if (pid->ITerm > pid->outMax) {
 800639c:	ed90 7a0e 	vldr	s14, [r0, #56]	; 0x38
  pid->lastInput = pid->myInput;
 80063a0:	69c3      	ldr	r3, [r0, #28]
  pid->ITerm = pid->myOutput;
 80063a2:	edc0 7a0a 	vstr	s15, [r0, #40]	; 0x28
  if (pid->ITerm > pid->outMax) {
 80063a6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80063aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  pid->lastInput = pid->myInput;
 80063ae:	62c3      	str	r3, [r0, #44]	; 0x2c
  if (pid->ITerm > pid->outMax) {
 80063b0:	dd02      	ble.n	80063b8 <PID_Initialize+0x20>
    pid->ITerm = pid->outMax;
  } else if (pid->ITerm < pid->outMin) {
    pid->ITerm = pid->outMin;
 80063b2:	ed80 7a0a 	vstr	s14, [r0, #40]	; 0x28
  }
}
 80063b6:	e006      	b.n	80063c6 <PID_Initialize+0x2e>
  } else if (pid->ITerm < pid->outMin) {
 80063b8:	ed90 7a0d 	vldr	s14, [r0, #52]	; 0x34
 80063bc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80063c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80063c4:	d4f5      	bmi.n	80063b2 <PID_Initialize+0x1a>
 80063c6:	4770      	bx	lr

080063c8 <PID_SetMode>:
{
 80063c8:	b508      	push	{r3, lr}
    bool newAuto = (Mode == PID_Mode_Automatic);
 80063ca:	1e4b      	subs	r3, r1, #1
 80063cc:	4259      	negs	r1, r3
 80063ce:	4159      	adcs	r1, r3
    if(newAuto == !pid->inAuto)
 80063d0:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80063d4:	f083 0301 	eor.w	r3, r3, #1
 80063d8:	4299      	cmp	r1, r3
{
 80063da:	4602      	mov	r2, r0
    if(newAuto == !pid->inAuto)
 80063dc:	d101      	bne.n	80063e2 <PID_SetMode+0x1a>
        PID_Initialize(pid);
 80063de:	f7ff ffdb 	bl	8006398 <PID_Initialize>
    pid->inAuto = newAuto;
 80063e2:	f882 103c 	strb.w	r1, [r2, #60]	; 0x3c
 80063e6:	bd08      	pop	{r3, pc}

080063e8 <PID_SetControllerDirection>:
 * to +Input) or a REVERSE acting process(+Output leads to -Input.)  we need to
 * know which one, because otherwise we may increase the output when we should
 * be decreasing.  This is called from the constructor.
 ******************************************************************************/
void PID_SetControllerDirection(PidType* pid, PidDirectionType Direction) {
  if (pid->inAuto && Direction != pid->controllerDirection) {
 80063e8:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80063ec:	b1b3      	cbz	r3, 800641c <PID_SetControllerDirection+0x34>
 80063ee:	7e03      	ldrb	r3, [r0, #24]
 80063f0:	428b      	cmp	r3, r1
 80063f2:	d013      	beq.n	800641c <PID_SetControllerDirection+0x34>
    pid->kp = (0 - pid->kp);
 80063f4:	eddf 7a0a 	vldr	s15, [pc, #40]	; 8006420 <PID_SetControllerDirection+0x38>
 80063f8:	ed90 7a03 	vldr	s14, [r0, #12]
 80063fc:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8006400:	ed80 7a03 	vstr	s14, [r0, #12]
    pid->ki = (0 - pid->ki);
 8006404:	ed90 7a04 	vldr	s14, [r0, #16]
 8006408:	ee37 7ac7 	vsub.f32	s14, s15, s14
 800640c:	ed80 7a04 	vstr	s14, [r0, #16]
    pid->kd = (0 - pid->kd);
 8006410:	ed90 7a05 	vldr	s14, [r0, #20]
 8006414:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006418:	edc0 7a05 	vstr	s15, [r0, #20]
  }
  pid->controllerDirection = Direction;
 800641c:	7601      	strb	r1, [r0, #24]
 800641e:	4770      	bx	lr
 8006420:	00000000 	.word	0x00000000

08006424 <PID_init>:
    PidDirectionType ControllerDirection) {
 8006424:	b510      	push	{r4, lr}
  pid->myInput = 0;
 8006426:	2300      	movs	r3, #0
 8006428:	61c3      	str	r3, [r0, #28]
  pid->myOutput = 0;
 800642a:	6203      	str	r3, [r0, #32]
  pid->mySetpoint = 0;
 800642c:	6243      	str	r3, [r0, #36]	; 0x24
  pid->ITerm = 0;
 800642e:	6283      	str	r3, [r0, #40]	; 0x28
  pid->lastInput = 0;
 8006430:	62c3      	str	r3, [r0, #44]	; 0x2c
  pid->outMin = Min;
 8006432:	6343      	str	r3, [r0, #52]	; 0x34
  pid->outMax = Max;
 8006434:	4b06      	ldr	r3, [pc, #24]	; (8006450 <PID_init+0x2c>)
 8006436:	6383      	str	r3, [r0, #56]	; 0x38
  pid->inAuto = false;
 8006438:	2400      	movs	r4, #0
  pid->SampleTime = 100;
 800643a:	2364      	movs	r3, #100	; 0x64
  pid->inAuto = false;
 800643c:	f880 403c 	strb.w	r4, [r0, #60]	; 0x3c
  pid->SampleTime = 100;
 8006440:	6303      	str	r3, [r0, #48]	; 0x30
  PID_SetControllerDirection(pid, ControllerDirection);
 8006442:	f7ff ffd1 	bl	80063e8 <PID_SetControllerDirection>
}
 8006446:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  PID_SetTunings(pid, Kp, Ki, Kd);
 800644a:	f7ff bf67 	b.w	800631c <PID_SetTunings>
 800644e:	bf00      	nop
 8006450:	477fff00 	.word	0x477fff00

08006454 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8006454:	b51f      	push	{r0, r1, r2, r3, r4, lr}
  ADC_ChannelConfTypeDef sConfig;

    /**Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
    */
  hadc1.Instance = ADC1;
 8006456:	4815      	ldr	r0, [pc, #84]	; (80064ac <MX_ADC1_Init+0x58>)
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8006458:	4a15      	ldr	r2, [pc, #84]	; (80064b0 <MX_ADC1_Init+0x5c>)
 800645a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800645e:	e880 000c 	stmia.w	r0, {r2, r3}
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
  hadc1.Init.ScanConvMode = DISABLE;
  hadc1.Init.ContinuousConvMode = DISABLE;
  hadc1.Init.DiscontinuousConvMode = DISABLE;
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8006462:	4a14      	ldr	r2, [pc, #80]	; (80064b4 <MX_ADC1_Init+0x60>)
 8006464:	6282      	str	r2, [r0, #40]	; 0x28
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8006466:	2300      	movs	r3, #0
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
  hadc1.Init.NbrOfConversion = 1;
 8006468:	2201      	movs	r2, #1
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800646a:	6083      	str	r3, [r0, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 800646c:	6103      	str	r3, [r0, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800646e:	6183      	str	r3, [r0, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8006470:	6203      	str	r3, [r0, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8006472:	62c3      	str	r3, [r0, #44]	; 0x2c
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8006474:	60c3      	str	r3, [r0, #12]
  hadc1.Init.NbrOfConversion = 1;
 8006476:	61c2      	str	r2, [r0, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8006478:	6303      	str	r3, [r0, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800647a:	6142      	str	r2, [r0, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800647c:	f7fa ffa0 	bl	80013c0 <HAL_ADC_Init>
 8006480:	b118      	cbz	r0, 800648a <MX_ADC1_Init+0x36>
  {
    _Error_Handler(__FILE__, __LINE__);
 8006482:	2152      	movs	r1, #82	; 0x52
 8006484:	480c      	ldr	r0, [pc, #48]	; (80064b8 <MX_ADC1_Init+0x64>)
 8006486:	f000 fd33 	bl	8006ef0 <_Error_Handler>

    /**Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
    */
  sConfig.Channel = ADC_CHANNEL_3;
  sConfig.Rank = 1;
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800648a:	2103      	movs	r1, #3
 800648c:	2201      	movs	r2, #1
 800648e:	2300      	movs	r3, #0
 8006490:	e88d 000e 	stmia.w	sp, {r1, r2, r3}
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8006494:	4805      	ldr	r0, [pc, #20]	; (80064ac <MX_ADC1_Init+0x58>)
 8006496:	4669      	mov	r1, sp
 8006498:	f7fb f908 	bl	80016ac <HAL_ADC_ConfigChannel>
 800649c:	b118      	cbz	r0, 80064a6 <MX_ADC1_Init+0x52>
  {
    _Error_Handler(__FILE__, __LINE__);
 800649e:	215c      	movs	r1, #92	; 0x5c
 80064a0:	4805      	ldr	r0, [pc, #20]	; (80064b8 <MX_ADC1_Init+0x64>)
 80064a2:	f000 fd25 	bl	8006ef0 <_Error_Handler>
  }

}
 80064a6:	b005      	add	sp, #20
 80064a8:	f85d fb04 	ldr.w	pc, [sp], #4
 80064ac:	20004180 	.word	0x20004180
 80064b0:	40012000 	.word	0x40012000
 80064b4:	0f000001 	.word	0x0f000001
 80064b8:	080084bd 	.word	0x080084bd

080064bc <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80064bc:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(adcHandle->Instance==ADC1)
 80064be:	6802      	ldr	r2, [r0, #0]
 80064c0:	4b0d      	ldr	r3, [pc, #52]	; (80064f8 <HAL_ADC_MspInit+0x3c>)
 80064c2:	429a      	cmp	r2, r3
 80064c4:	d115      	bne.n	80064f2 <HAL_ADC_MspInit+0x36>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80064c6:	2100      	movs	r1, #0
 80064c8:	f503 338c 	add.w	r3, r3, #71680	; 0x11800
 80064cc:	9100      	str	r1, [sp, #0]
 80064ce:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    PA3     ------> ADC1_IN3 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80064d0:	480a      	ldr	r0, [pc, #40]	; (80064fc <HAL_ADC_MspInit+0x40>)
    __HAL_RCC_ADC1_CLK_ENABLE();
 80064d2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80064d6:	645a      	str	r2, [r3, #68]	; 0x44
 80064d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80064da:	9103      	str	r1, [sp, #12]
    __HAL_RCC_ADC1_CLK_ENABLE();
 80064dc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80064e0:	9300      	str	r3, [sp, #0]
 80064e2:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80064e4:	2308      	movs	r3, #8
 80064e6:	9301      	str	r3, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80064e8:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80064ea:	2303      	movs	r3, #3
 80064ec:	9302      	str	r3, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80064ee:	f7fb f9e9 	bl	80018c4 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80064f2:	b007      	add	sp, #28
 80064f4:	f85d fb04 	ldr.w	pc, [sp], #4
 80064f8:	40012000 	.word	0x40012000
 80064fc:	40020000 	.word	0x40020000

08006500 <StartDefaultTask>:
/* USER CODE END Header_StartDefaultTask */

osEvent evt;
osEvent evt2;
void StartDefaultTask(void const * argument)
{
 8006500:	b508      	push	{r3, lr}
  /* init code for USB_DEVICE */
	MX_USB_DEVICE_Init();
 8006502:	f000 fe67 	bl	80071d4 <MX_USB_DEVICE_Init>
 8006506:	e7fe      	b.n	8006506 <StartDefaultTask+0x6>

08006508 <SetPoint>:
  * @brief  Function implementing ----------------
  * @param  argument: Not used
  * @retval None
*/
void SetPoint(void const * argument)
{
 8006508:	b508      	push	{r3, lr}
	for(;;)
	{
		 setpoint=(int8_t)atoi((char*)received_data);
 800650a:	4d0c      	ldr	r5, [pc, #48]	; (800653c <SetPoint+0x34>)
 800650c:	4c0c      	ldr	r4, [pc, #48]	; (8006540 <SetPoint+0x38>)
 800650e:	4628      	mov	r0, r5
 8006510:	f001 f95b 	bl	80077ca <atoi>
 8006514:	7020      	strb	r0, [r4, #0]
		 //setpoint=20;
		 osDelay(1);
 8006516:	2001      	movs	r0, #1
 8006518:	f7fe fc42 	bl	8004da0 <osDelay>

		  if(setpoint!=0)
 800651c:	f994 3000 	ldrsb.w	r3, [r4]
 8006520:	2b00      	cmp	r3, #0
 8006522:	d0f4      	beq.n	800650e <SetPoint+0x6>
		  {
			  //peripheralPrintf(PERIPHERAL_USB, "calcular");
			  osDelay(1);
 8006524:	2001      	movs	r0, #1
 8006526:	f7fe fc3b 	bl	8004da0 <osDelay>
			  osMessagePut(myQueue01Handle, 1000,100);
 800652a:	4b06      	ldr	r3, [pc, #24]	; (8006544 <SetPoint+0x3c>)
 800652c:	2264      	movs	r2, #100	; 0x64
 800652e:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8006532:	6818      	ldr	r0, [r3, #0]
 8006534:	f7fe fc40 	bl	8004db8 <osMessagePut>
 8006538:	e7e9      	b.n	800650e <SetPoint+0x6>
 800653a:	bf00      	nop
 800653c:	20004660 	.word	0x20004660
 8006540:	20004146 	.word	0x20004146
 8006544:	20004254 	.word	0x20004254

08006548 <peripheralPrintf>:
 {
 8006548:	b40e      	push	{r1, r2, r3}
 800654a:	b510      	push	{r4, lr}
 800654c:	b093      	sub	sp, #76	; 0x4c
 800654e:	aa15      	add	r2, sp, #84	; 0x54
 8006550:	4604      	mov	r4, r0
 8006552:	f852 1b04 	ldr.w	r1, [r2], #4
 	va_start(args, format);
 8006556:	9201      	str	r2, [sp, #4]
 	vsprintf(buffer, format, args);
 8006558:	a802      	add	r0, sp, #8
 800655a:	f001 fae5 	bl	8007b28 <vsiprintf>
 	switch(peripheral)
 800655e:	2c01      	cmp	r4, #1
 8006560:	d106      	bne.n	8006570 <peripheralPrintf+0x28>
 		USB_TransmitBuffer((uint8_t *)buffer, strlen(buffer));
 8006562:	a802      	add	r0, sp, #8
 8006564:	f7f9 fe3c 	bl	80001e0 <strlen>
 8006568:	4601      	mov	r1, r0
 800656a:	a802      	add	r0, sp, #8
 800656c:	f000 ff24 	bl	80073b8 <USB_TransmitBuffer>
 }
 8006570:	b013      	add	sp, #76	; 0x4c
 8006572:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006576:	b003      	add	sp, #12
 8006578:	4770      	bx	lr
	...

0800657c <StartAccRead>:
{
 800657c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	  sumX=0;
 8006580:	4d23      	ldr	r5, [pc, #140]	; (8006610 <StartAccRead+0x94>)
	  sumY=0;
 8006582:	4e24      	ldr	r6, [pc, #144]	; (8006614 <StartAccRead+0x98>)
	  sumZ=0;
 8006584:	4f24      	ldr	r7, [pc, #144]	; (8006618 <StartAccRead+0x9c>)
		  peripheralPrintf(PERIPHERAL_USB, "entrou na thread");
 8006586:	f8df a098 	ldr.w	sl, [pc, #152]	; 8006620 <StartAccRead+0xa4>
		  		samplesACC_X[i]=data[0];
 800658a:	f8df 8098 	ldr.w	r8, [pc, #152]	; 8006624 <StartAccRead+0xa8>
		  		samplesACC_Y[i]=data[1];
 800658e:	f8df 9098 	ldr.w	r9, [pc, #152]	; 8006628 <StartAccRead+0xac>
	  BSP_ACCELERO_Init();
 8006592:	f7fa fe7f 	bl	8001294 <BSP_ACCELERO_Init>
	  int16_t data[3]={0,0,0};
 8006596:	2300      	movs	r3, #0
 8006598:	f8ad 3000 	strh.w	r3, [sp]
 800659c:	f8ad 3002 	strh.w	r3, [sp, #2]
 80065a0:	f8ad 3004 	strh.w	r3, [sp, #4]
	  sumX=0;
 80065a4:	602b      	str	r3, [r5, #0]
	  sumY=0;
 80065a6:	6033      	str	r3, [r6, #0]
	  sumZ=0;
 80065a8:	603b      	str	r3, [r7, #0]
		  peripheralPrintf(PERIPHERAL_USB, "entrou na thread");
 80065aa:	4651      	mov	r1, sl
 80065ac:	2001      	movs	r0, #1
 80065ae:	f7ff ffcb 	bl	8006548 <peripheralPrintf>
		  osDelay(300);
 80065b2:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80065b6:	f7fe fbf3 	bl	8004da0 <osDelay>
		  		samplesACC_Z[i]=data[2];
 80065ba:	f8df b070 	ldr.w	fp, [pc, #112]	; 800662c <StartAccRead+0xb0>
		  for(int i=0; i<=9; i++)
 80065be:	2400      	movs	r4, #0
			  BSP_ACCELERO_GetXYZ(data);
 80065c0:	4668      	mov	r0, sp
 80065c2:	f7fa fe7f 	bl	80012c4 <BSP_ACCELERO_GetXYZ>
		  		samplesACC_X[i]=data[0];
 80065c6:	f9bd 2000 	ldrsh.w	r2, [sp]
		  		sumX=sumX+ samplesACC_X[i];
 80065ca:	6829      	ldr	r1, [r5, #0]
		  		samplesACC_Y[i]=data[1];
 80065cc:	f9bd 3002 	ldrsh.w	r3, [sp, #2]
		  		samplesACC_X[i]=data[0];
 80065d0:	f828 2014 	strh.w	r2, [r8, r4, lsl #1]
		  		sumX=sumX+ samplesACC_X[i];
 80065d4:	4411      	add	r1, r2
		  		sumY=sumY+ samplesACC_Y[i];
 80065d6:	6832      	ldr	r2, [r6, #0]
		  		samplesACC_Z[i]=data[2];
 80065d8:	f9bd 0004 	ldrsh.w	r0, [sp, #4]
		  		samplesACC_Y[i]=data[1];
 80065dc:	f829 3014 	strh.w	r3, [r9, r4, lsl #1]
		  		sumY=sumY+ samplesACC_Y[i];
 80065e0:	441a      	add	r2, r3
		  		sumZ=sumZ+ samplesACC_Z[i];
 80065e2:	683b      	ldr	r3, [r7, #0]
		  		samplesACC_Z[i]=data[2];
 80065e4:	f82b 0014 	strh.w	r0, [fp, r4, lsl #1]
		  		sumZ=sumZ+ samplesACC_Z[i];
 80065e8:	4403      	add	r3, r0
		  		if(i==9)
 80065ea:	2c09      	cmp	r4, #9
		  		sumX=sumX+ samplesACC_X[i];
 80065ec:	6029      	str	r1, [r5, #0]
		  		sumY=sumY+ samplesACC_Y[i];
 80065ee:	6032      	str	r2, [r6, #0]
		  		sumZ=sumZ+ samplesACC_Z[i];
 80065f0:	603b      	str	r3, [r7, #0]
		  		if(i==9)
 80065f2:	d109      	bne.n	8006608 <StartAccRead+0x8c>
		  			osDelay(1);
 80065f4:	2001      	movs	r0, #1
 80065f6:	f7fe fbd3 	bl	8004da0 <osDelay>
		  			osMessagePut(myQueue01Handle, 2000,100);
 80065fa:	4b08      	ldr	r3, [pc, #32]	; (800661c <StartAccRead+0xa0>)
 80065fc:	2264      	movs	r2, #100	; 0x64
 80065fe:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 8006602:	6818      	ldr	r0, [r3, #0]
 8006604:	f7fe fbd8 	bl	8004db8 <osMessagePut>
		  for(int i=0; i<=9; i++)
 8006608:	3401      	adds	r4, #1
 800660a:	2c0a      	cmp	r4, #10
 800660c:	d1d8      	bne.n	80065c0 <StartAccRead+0x44>
 800660e:	e7cc      	b.n	80065aa <StartAccRead+0x2e>
 8006610:	20004148 	.word	0x20004148
 8006614:	2000414c 	.word	0x2000414c
 8006618:	20004150 	.word	0x20004150
 800661c:	20004254 	.word	0x20004254
 8006620:	080084d8 	.word	0x080084d8
 8006624:	2000422c 	.word	0x2000422c
 8006628:	20004240 	.word	0x20004240
 800662c:	200041c8 	.word	0x200041c8

08006630 <StartTempRead>:
{
 8006630:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	  HAL_ADC_Start(&hadc1);
 8006634:	4c1d      	ldr	r4, [pc, #116]	; (80066ac <StartTempRead+0x7c>)
		  int8_t ValueLM35_Conv=ValueLM35*0.5;
 8006636:	f8df 908c 	ldr.w	r9, [pc, #140]	; 80066c4 <StartTempRead+0x94>
 800663a:	f04f 0800 	mov.w	r8, #0
	  HAL_ADC_Start(&hadc1);
 800663e:	4620      	mov	r0, r4
 8006640:	f7fa ff62 	bl	8001508 <HAL_ADC_Start>
	  if((HAL_ADC_PollForConversion(&hadc1, 100) == HAL_OK) || getValueADC==true)    // get value of temperature if ADC it's work
 8006644:	2164      	movs	r1, #100	; 0x64
 8006646:	4620      	mov	r0, r4
 8006648:	f7fa ffdc 	bl	8001604 <HAL_ADC_PollForConversion>
 800664c:	4e18      	ldr	r6, [pc, #96]	; (80066b0 <StartTempRead+0x80>)
 800664e:	4a19      	ldr	r2, [pc, #100]	; (80066b4 <StartTempRead+0x84>)
 8006650:	b108      	cbz	r0, 8006656 <StartTempRead+0x26>
 8006652:	7813      	ldrb	r3, [r2, #0]
 8006654:	b33b      	cbz	r3, 80066a6 <StartTempRead+0x76>
		  getValueADC=true;
 8006656:	2501      	movs	r5, #1
		  ValueLM35=HAL_ADC_GetValue(&hadc1);  // read value of temp
 8006658:	4620      	mov	r0, r4
		  getValueADC=true;
 800665a:	7015      	strb	r5, [r2, #0]
		  ValueLM35=HAL_ADC_GetValue(&hadc1);  // read value of temp
 800665c:	f7fb f822 	bl	80016a4 <HAL_ADC_GetValue>
		  int8_t ValueLM35_Conv=ValueLM35*0.5;
 8006660:	b240      	sxtb	r0, r0
 8006662:	f7f9 ff67 	bl	8000534 <__aeabi_i2d>
 8006666:	464b      	mov	r3, r9
 8006668:	4642      	mov	r2, r8
 800666a:	f7f9 ffc9 	bl	8000600 <__aeabi_dmul>
 800666e:	f7fa fa77 	bl	8000b60 <__aeabi_d2iz>
 8006672:	b247      	sxtb	r7, r0
		  HAL_ADC_Stop(&hadc1);  // stop read
 8006674:	4620      	mov	r0, r4
		  ValueLM35= ValueLM35_Conv;
 8006676:	7037      	strb	r7, [r6, #0]
		  HAL_ADC_Stop(&hadc1);  // stop read
 8006678:	f7fa ffa6 	bl	80015c8 <HAL_ADC_Stop>
		  peripheralPrintf(PERIPHERAL_USB, "T:\t");
 800667c:	490e      	ldr	r1, [pc, #56]	; (80066b8 <StartTempRead+0x88>)
 800667e:	4628      	mov	r0, r5
 8006680:	f7ff ff62 	bl	8006548 <peripheralPrintf>
		  peripheralPrintf(PERIPHERAL_USB, "%d",ValueLM35_Conv);
 8006684:	463a      	mov	r2, r7
 8006686:	490d      	ldr	r1, [pc, #52]	; (80066bc <StartTempRead+0x8c>)
 8006688:	4628      	mov	r0, r5
 800668a:	f7ff ff5d 	bl	8006548 <peripheralPrintf>
		  peripheralPrintf(PERIPHERAL_USB, "\n");
 800668e:	4628      	mov	r0, r5
 8006690:	490b      	ldr	r1, [pc, #44]	; (80066c0 <StartTempRead+0x90>)
 8006692:	f7ff ff59 	bl	8006548 <peripheralPrintf>
		  osDelay(300);
 8006696:	f44f 7096 	mov.w	r0, #300	; 0x12c
 800669a:	f7fe fb81 	bl	8004da0 <osDelay>
	  HAL_Delay(100);
 800669e:	2064      	movs	r0, #100	; 0x64
 80066a0:	f7fa fe7a 	bl	8001398 <HAL_Delay>
	  HAL_ADC_Start(&hadc1);
 80066a4:	e7cb      	b.n	800663e <StartTempRead+0xe>
		  ValueLM35=0;
 80066a6:	7033      	strb	r3, [r6, #0]
 80066a8:	e7f9      	b.n	800669e <StartTempRead+0x6e>
 80066aa:	bf00      	nop
 80066ac:	20004180 	.word	0x20004180
 80066b0:	20004140 	.word	0x20004140
 80066b4:	20004142 	.word	0x20004142
 80066b8:	080084e9 	.word	0x080084e9
 80066bc:	080084ed 	.word	0x080084ed
 80066c0:	080084f0 	.word	0x080084f0
 80066c4:	3fe00000 	.word	0x3fe00000

080066c8 <MX_FREERTOS_Init>:
void MX_FREERTOS_Init(void) {
 80066c8:	b570      	push	{r4, r5, r6, lr}
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 80066ca:	4c42      	ldr	r4, [pc, #264]	; (80067d4 <MX_FREERTOS_Init+0x10c>)
 80066cc:	4626      	mov	r6, r4
 80066ce:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
void MX_FREERTOS_Init(void) {
 80066d0:	b0a2      	sub	sp, #136	; 0x88
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 80066d2:	ad04      	add	r5, sp, #16
 80066d4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80066d6:	6833      	ldr	r3, [r6, #0]
 80066d8:	602b      	str	r3, [r5, #0]
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80066da:	2100      	movs	r1, #0
 80066dc:	a804      	add	r0, sp, #16
 80066de:	f7fe fb47 	bl	8004d70 <osThreadCreate>
 80066e2:	4b3d      	ldr	r3, [pc, #244]	; (80067d8 <MX_FREERTOS_Init+0x110>)
  osThreadDef(AccRead, StartAccRead,  osPriorityAboveNormal, 0, 128);
 80066e4:	f104 0614 	add.w	r6, r4, #20
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80066e8:	6018      	str	r0, [r3, #0]
  osThreadDef(AccRead, StartAccRead,  osPriorityAboveNormal, 0, 128);
 80066ea:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 80066ec:	ad09      	add	r5, sp, #36	; 0x24
 80066ee:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80066f0:	6833      	ldr	r3, [r6, #0]
 80066f2:	602b      	str	r3, [r5, #0]
  AccReadHandle = osThreadCreate(osThread(AccRead), NULL);
 80066f4:	2100      	movs	r1, #0
 80066f6:	a809      	add	r0, sp, #36	; 0x24
 80066f8:	f7fe fb3a 	bl	8004d70 <osThreadCreate>
 80066fc:	4b37      	ldr	r3, [pc, #220]	; (80067dc <MX_FREERTOS_Init+0x114>)
  osThreadDef(TempRead, StartTempRead,  osPriorityAboveNormal, 0, 128);
 80066fe:	f104 0628 	add.w	r6, r4, #40	; 0x28
  AccReadHandle = osThreadCreate(osThread(AccRead), NULL);
 8006702:	6018      	str	r0, [r3, #0]
  osThreadDef(TempRead, StartTempRead,  osPriorityAboveNormal, 0, 128);
 8006704:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8006706:	ad0e      	add	r5, sp, #56	; 0x38
 8006708:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800670a:	6833      	ldr	r3, [r6, #0]
 800670c:	602b      	str	r3, [r5, #0]
  TempReadHandle = osThreadCreate(osThread(TempRead), NULL);
 800670e:	2100      	movs	r1, #0
 8006710:	a80e      	add	r0, sp, #56	; 0x38
 8006712:	f7fe fb2d 	bl	8004d70 <osThreadCreate>
 8006716:	4b32      	ldr	r3, [pc, #200]	; (80067e0 <MX_FREERTOS_Init+0x118>)
  osThreadDef(ReceiveCOM, StartPID, osPriorityNormal, 0, 128);
 8006718:	f104 063c 	add.w	r6, r4, #60	; 0x3c
  TempReadHandle = osThreadCreate(osThread(TempRead), NULL);
 800671c:	6018      	str	r0, [r3, #0]
  osThreadDef(ReceiveCOM, StartPID, osPriorityNormal, 0, 128);
 800671e:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8006720:	ad13      	add	r5, sp, #76	; 0x4c
 8006722:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8006724:	6833      	ldr	r3, [r6, #0]
 8006726:	602b      	str	r3, [r5, #0]
  ReceiveCOMHandle = osThreadCreate(osThread(ReceiveCOM), NULL);
 8006728:	2100      	movs	r1, #0
 800672a:	a813      	add	r0, sp, #76	; 0x4c
 800672c:	f7fe fb20 	bl	8004d70 <osThreadCreate>
 8006730:	4b2c      	ldr	r3, [pc, #176]	; (80067e4 <MX_FREERTOS_Init+0x11c>)
  osThreadDef(StdOK, CalcSTD, osPriorityAboveNormal, 0, 128);  //
 8006732:	f104 0650 	add.w	r6, r4, #80	; 0x50
  ReceiveCOMHandle = osThreadCreate(osThread(ReceiveCOM), NULL);
 8006736:	6018      	str	r0, [r3, #0]
  osThreadDef(StdOK, CalcSTD, osPriorityAboveNormal, 0, 128);  //
 8006738:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800673a:	ad18      	add	r5, sp, #96	; 0x60
 800673c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800673e:	6833      	ldr	r3, [r6, #0]
 8006740:	602b      	str	r3, [r5, #0]
  CalculateSTD = osThreadCreate(osThread(StdOK), NULL);
 8006742:	2100      	movs	r1, #0
 8006744:	a818      	add	r0, sp, #96	; 0x60
 8006746:	f7fe fb13 	bl	8004d70 <osThreadCreate>
 800674a:	4b27      	ldr	r3, [pc, #156]	; (80067e8 <MX_FREERTOS_Init+0x120>)
  osThreadDef(SetpointOK, SetPoint, osPriorityHigh, 0, 128);  //
 800674c:	f104 0664 	add.w	r6, r4, #100	; 0x64
  CalculateSTD = osThreadCreate(osThread(StdOK), NULL);
 8006750:	6018      	str	r0, [r3, #0]
  osThreadDef(SetpointOK, SetPoint, osPriorityHigh, 0, 128);  //
 8006752:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8006754:	ad1d      	add	r5, sp, #116	; 0x74
 8006756:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8006758:	6833      	ldr	r3, [r6, #0]
 800675a:	602b      	str	r3, [r5, #0]
  testeHandle = osThreadCreate(osThread(SetpointOK), NULL);
 800675c:	2100      	movs	r1, #0
 800675e:	a81d      	add	r0, sp, #116	; 0x74
 8006760:	f7fe fb06 	bl	8004d70 <osThreadCreate>
 8006764:	4b21      	ldr	r3, [pc, #132]	; (80067ec <MX_FREERTOS_Init+0x124>)
  osMessageQDef(myQueue01, 16, uint16_t);
 8006766:	3478      	adds	r4, #120	; 0x78
  testeHandle = osThreadCreate(osThread(SetpointOK), NULL);
 8006768:	6018      	str	r0, [r3, #0]
  osMessageQDef(myQueue01, 16, uint16_t);
 800676a:	e894 0003 	ldmia.w	r4, {r0, r1}
 800676e:	e88d 0003 	stmia.w	sp, {r0, r1}
  myQueue01Handle = osMessageCreate(osMessageQ(myQueue01), NULL);
 8006772:	2100      	movs	r1, #0
 8006774:	4668      	mov	r0, sp
 8006776:	f7fe fb1b 	bl	8004db0 <osMessageCreate>
 800677a:	4b1d      	ldr	r3, [pc, #116]	; (80067f0 <MX_FREERTOS_Init+0x128>)
 800677c:	6018      	str	r0, [r3, #0]
  osMessageQDef(myQueue02, 16, uint16_t);
 800677e:	e894 0003 	ldmia.w	r4, {r0, r1}
 8006782:	ab02      	add	r3, sp, #8
 8006784:	e883 0003 	stmia.w	r3, {r0, r1}
  myQueue02Handle = osMessageCreate(osMessageQ(myQueue02), NULL);
 8006788:	2100      	movs	r1, #0
 800678a:	4618      	mov	r0, r3
 800678c:	f7fe fb10 	bl	8004db0 <osMessageCreate>
 8006790:	4b18      	ldr	r3, [pc, #96]	; (80067f4 <MX_FREERTOS_Init+0x12c>)
  PID_init(myPID,Kp,Ki,Kd, PID_Direction_Direct);
 8006792:	4c19      	ldr	r4, [pc, #100]	; (80067f8 <MX_FREERTOS_Init+0x130>)
  myQueue02Handle = osMessageCreate(osMessageQ(myQueue02), NULL);
 8006794:	6018      	str	r0, [r3, #0]
  PID_init(myPID,Kp,Ki,Kd, PID_Direction_Direct);
 8006796:	4b19      	ldr	r3, [pc, #100]	; (80067fc <MX_FREERTOS_Init+0x134>)
 8006798:	6820      	ldr	r0, [r4, #0]
 800679a:	ed93 1a00 	vldr	s2, [r3]
 800679e:	4b18      	ldr	r3, [pc, #96]	; (8006800 <MX_FREERTOS_Init+0x138>)
 80067a0:	edd3 0a00 	vldr	s1, [r3]
 80067a4:	4b17      	ldr	r3, [pc, #92]	; (8006804 <MX_FREERTOS_Init+0x13c>)
 80067a6:	2100      	movs	r1, #0
 80067a8:	ed93 0a00 	vldr	s0, [r3]
 80067ac:	f7ff fe3a 	bl	8006424 <PID_init>
  PID_SetMode(myPID, PID_Mode_Automatic);
 80067b0:	2101      	movs	r1, #1
 80067b2:	6820      	ldr	r0, [r4, #0]
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);  //inicia PWM
 80067b4:	4c14      	ldr	r4, [pc, #80]	; (8006808 <MX_FREERTOS_Init+0x140>)
  PID_SetMode(myPID, PID_Mode_Automatic);
 80067b6:	f7ff fe07 	bl	80063c8 <PID_SetMode>
  HAL_ADC_Start(&hadc1);    //start ADC
 80067ba:	4814      	ldr	r0, [pc, #80]	; (800680c <MX_FREERTOS_Init+0x144>)
 80067bc:	f7fa fea4 	bl	8001508 <HAL_ADC_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);  //inicia PWM
 80067c0:	2100      	movs	r1, #0
 80067c2:	4620      	mov	r0, r4
 80067c4:	f7fd fa3a 	bl	8003c3c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);  //inicia PWM
 80067c8:	2104      	movs	r1, #4
 80067ca:	4620      	mov	r0, r4
 80067cc:	f7fd fa36 	bl	8003c3c <HAL_TIM_PWM_Start>
}
 80067d0:	b022      	add	sp, #136	; 0x88
 80067d2:	bd70      	pop	{r4, r5, r6, pc}
 80067d4:	08008438 	.word	0x08008438
 80067d8:	200041dc 	.word	0x200041dc
 80067dc:	200041e4 	.word	0x200041e4
 80067e0:	20004270 	.word	0x20004270
 80067e4:	20004274 	.word	0x20004274
 80067e8:	20004228 	.word	0x20004228
 80067ec:	20004210 	.word	0x20004210
 80067f0:	20004254 	.word	0x20004254
 80067f4:	2000426c 	.word	0x2000426c
 80067f8:	2000420c 	.word	0x2000420c
 80067fc:	20000150 	.word	0x20000150
 8006800:	20000154 	.word	0x20000154
 8006804:	20000158 	.word	0x20000158
 8006808:	200043f4 	.word	0x200043f4
 800680c:	20004180 	.word	0x20004180

08006810 <PID>:
  * @param  argument: PID input and setpoint
  * @retval None
*/
void PID(int8_t PIDinput, int8_t PIDsetpoint)
{
		kp=2;
 8006810:	4a2a      	ldr	r2, [pc, #168]	; (80068bc <PID+0xac>)
{
 8006812:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
		kp=2;
 8006814:	2302      	movs	r3, #2
 8006816:	7013      	strb	r3, [r2, #0]
		ki=5;
 8006818:	4a29      	ldr	r2, [pc, #164]	; (80068c0 <PID+0xb0>)
		int8_t erro= (PIDsetpoint- PIDinput);
		//uint8_t erro_d= (PIDinput- PIDsetpoint);

		proporcional=kp*erro;
		integral= (integral+erro)*ki;
		derivativo=(erro-last_erro)*kd;
 800681a:	4f2a      	ldr	r7, [pc, #168]	; (80068c4 <PID+0xb4>)
 800681c:	f8df e0bc 	ldr.w	lr, [pc, #188]	; 80068dc <PID+0xcc>
		ki=5;
 8006820:	2405      	movs	r4, #5
 8006822:	7014      	strb	r4, [r2, #0]
		int8_t erro= (PIDsetpoint- PIDinput);
 8006824:	1a0d      	subs	r5, r1, r0
		kd=2;
 8006826:	4a28      	ldr	r2, [pc, #160]	; (80068c8 <PID+0xb8>)
		integral= (integral+erro)*ki;
 8006828:	4c28      	ldr	r4, [pc, #160]	; (80068cc <PID+0xbc>)
		kd=2;
 800682a:	7013      	strb	r3, [r2, #0]
		int8_t erro= (PIDsetpoint- PIDinput);
 800682c:	b2ed      	uxtb	r5, r5
 800682e:	b26e      	sxtb	r6, r5
		proporcional=kp*erro;
 8006830:	4b27      	ldr	r3, [pc, #156]	; (80068d0 <PID+0xc0>)
		derivativo=(erro-last_erro)*kd;
 8006832:	f997 2000 	ldrsb.w	r2, [r7]

		int8_t pwm= proporcional+ integral+ derivativo;

		last_erro=erro;
 8006836:	703e      	strb	r6, [r7, #0]
		proporcional=kp*erro;
 8006838:	006d      	lsls	r5, r5, #1
 800683a:	b2ed      	uxtb	r5, r5
 800683c:	701d      	strb	r5, [r3, #0]
		integral= (integral+erro)*ki;
 800683e:	f994 3000 	ldrsb.w	r3, [r4]
		derivativo=(erro-last_erro)*kd;
 8006842:	1ab2      	subs	r2, r6, r2
		integral= (integral+erro)*ki;
 8006844:	4433      	add	r3, r6
 8006846:	eb03 0383 	add.w	r3, r3, r3, lsl #2
		derivativo=(erro-last_erro)*kd;
 800684a:	0052      	lsls	r2, r2, #1
		integral= (integral+erro)*ki;
 800684c:	b2db      	uxtb	r3, r3
		derivativo=(erro-last_erro)*kd;
 800684e:	b2d2      	uxtb	r2, r2
		integral= (integral+erro)*ki;
 8006850:	7023      	strb	r3, [r4, #0]
		int8_t pwm= proporcional+ integral+ derivativo;
 8006852:	4413      	add	r3, r2
 8006854:	442b      	add	r3, r5

		if(PIDinput>PIDsetpoint)    // ativa ventoinha
 8006856:	4281      	cmp	r1, r0
		derivativo=(erro-last_erro)*kd;
 8006858:	f88e 2000 	strb.w	r2, [lr]
		int8_t pwm= proporcional+ integral+ derivativo;
 800685c:	b25d      	sxtb	r5, r3
		if(PIDinput>PIDsetpoint)    // ativa ventoinha
 800685e:	da0f      	bge.n	8006880 <PID+0x70>
		{
			HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin,1);
 8006860:	2201      	movs	r2, #1
 8006862:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8006866:	481b      	ldr	r0, [pc, #108]	; (80068d4 <PID+0xc4>)
 8006868:	f7fb f978 	bl	8001b5c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LD3_GPIO_Port, LD4_Pin,0);
 800686c:	2200      	movs	r2, #0
 800686e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8006872:	4818      	ldr	r0, [pc, #96]	; (80068d4 <PID+0xc4>)
 8006874:	f7fb f972 	bl	8001b5c <HAL_GPIO_WritePin>

			//PID_Compute(myPID);
			//HAL_GPIO_WritePin(GPIOA,5,myPID->myOutput);
			__HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_1,pwm);
 8006878:	4b17      	ldr	r3, [pc, #92]	; (80068d8 <PID+0xc8>)
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	635d      	str	r5, [r3, #52]	; 0x34
 800687e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		}
		else if(PIDinput<PIDsetpoint)   // ativa aquecimento
		{
			HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin,0);
 8006880:	f04f 0200 	mov.w	r2, #0
 8006884:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8006888:	4812      	ldr	r0, [pc, #72]	; (80068d4 <PID+0xc4>)
		else if(PIDinput<PIDsetpoint)   // ativa aquecimento
 800688a:	dd0b      	ble.n	80068a4 <PID+0x94>
			HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin,0);
 800688c:	f7fb f966 	bl	8001b5c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LD3_GPIO_Port, LD4_Pin,1);
 8006890:	2201      	movs	r2, #1
 8006892:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8006896:	480f      	ldr	r0, [pc, #60]	; (80068d4 <PID+0xc4>)
 8006898:	f7fb f960 	bl	8001b5c <HAL_GPIO_WritePin>
			__HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_2,pwm);
 800689c:	4b0e      	ldr	r3, [pc, #56]	; (80068d8 <PID+0xc8>)
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	639d      	str	r5, [r3, #56]	; 0x38
 80068a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		}
		else
		{
			HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin,0);
 80068a4:	f7fb f95a 	bl	8001b5c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LD3_GPIO_Port, LD4_Pin,0);
 80068a8:	2200      	movs	r2, #0
 80068aa:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80068ae:	4809      	ldr	r0, [pc, #36]	; (80068d4 <PID+0xc4>)
 80068b0:	f7fb f954 	bl	8001b5c <HAL_GPIO_WritePin>
			integral=0;
 80068b4:	2300      	movs	r3, #0
 80068b6:	7023      	strb	r3, [r4, #0]
 80068b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80068ba:	bf00      	nop
 80068bc:	20004278 	.word	0x20004278
 80068c0:	20004224 	.word	0x20004224
 80068c4:	20004144 	.word	0x20004144
 80068c8:	200041e0 	.word	0x200041e0
 80068cc:	20004143 	.word	0x20004143
 80068d0:	20004145 	.word	0x20004145
 80068d4:	40020c00 	.word	0x40020c00
 80068d8:	200043f4 	.word	0x200043f4
 80068dc:	20004141 	.word	0x20004141

080068e0 <StartPID>:
{
 80068e0:	b5f0      	push	{r4, r5, r6, r7, lr}
		  evt= osMessageGet(myQueue01Handle,100);
 80068e2:	4d0d      	ldr	r5, [pc, #52]	; (8006918 <StartPID+0x38>)
 80068e4:	4f0d      	ldr	r7, [pc, #52]	; (800691c <StartPID+0x3c>)
				PID(ValueLM35, setpoint);
 80068e6:	4e0e      	ldr	r6, [pc, #56]	; (8006920 <StartPID+0x40>)
{
 80068e8:	b085      	sub	sp, #20
		  evt= osMessageGet(myQueue01Handle,100);
 80068ea:	2264      	movs	r2, #100	; 0x64
 80068ec:	6839      	ldr	r1, [r7, #0]
 80068ee:	4668      	mov	r0, sp
 80068f0:	f7fe fa8a 	bl	8004e08 <osMessageGet>
 80068f4:	e89d 0007 	ldmia.w	sp, {r0, r1, r2}
	    if(evt.status==osEventMessage)
 80068f8:	2810      	cmp	r0, #16
		  evt= osMessageGet(myQueue01Handle,100);
 80068fa:	e885 0007 	stmia.w	r5, {r0, r1, r2}
	    if(evt.status==osEventMessage)
 80068fe:	d1f4      	bne.n	80068ea <StartPID+0xa>
			if(val == 1000)
 8006900:	b289      	uxth	r1, r1
 8006902:	f5b1 7f7a 	cmp.w	r1, #1000	; 0x3e8
 8006906:	d1f0      	bne.n	80068ea <StartPID+0xa>
				PID(ValueLM35, setpoint);
 8006908:	4b06      	ldr	r3, [pc, #24]	; (8006924 <StartPID+0x44>)
 800690a:	f996 1000 	ldrsb.w	r1, [r6]
 800690e:	f993 0000 	ldrsb.w	r0, [r3]
 8006912:	f7ff ff7d 	bl	8006810 <PID>
 8006916:	e7e8      	b.n	80068ea <StartPID+0xa>
 8006918:	20004200 	.word	0x20004200
 800691c:	20004254 	.word	0x20004254
 8006920:	20004146 	.word	0x20004146
 8006924:	20004140 	.word	0x20004140

08006928 <STD>:
	int16_t stdX=0;
	int16_t stdY=0;
	int16_t stdZ=0;

// calcula mdia para cada eixo
	avgX=sumX/10;
 8006928:	4b3e      	ldr	r3, [pc, #248]	; (8006a24 <STD+0xfc>)
{
 800692a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	avgX=sumX/10;
 800692e:	681a      	ldr	r2, [r3, #0]

	for(int i=0; i<=9; i++)
	{
		//inicia calculo do desvio padro
		auxX += (samplesACC_X[i]-avgX)*(samplesACC_X[i]-avgX);
		auxY += (samplesACC_Y[i]-avgY)*(samplesACC_Y[i]-avgY);
 8006930:	f8df b114 	ldr.w	fp, [pc, #276]	; 8006a48 <STD+0x120>
	avgX=sumX/10;
 8006934:	230a      	movs	r3, #10
 8006936:	fb92 faf3 	sdiv	sl, r2, r3
	avgY=sumY/10;
 800693a:	4a3b      	ldr	r2, [pc, #236]	; (8006a28 <STD+0x100>)
 800693c:	6815      	ldr	r5, [r2, #0]
	avgZ=sumZ/10;
 800693e:	4a3b      	ldr	r2, [pc, #236]	; (8006a2c <STD+0x104>)
	avgY=sumY/10;
 8006940:	fb95 f5f3 	sdiv	r5, r5, r3
	for(int i=0; i<=9; i++)
 8006944:	2400      	movs	r4, #0
	avgZ=sumZ/10;
 8006946:	6816      	ldr	r6, [r2, #0]
 8006948:	fb96 f6f3 	sdiv	r6, r6, r3
		auxZ += (samplesACC_Z[i]-avgZ)*(samplesACC_Z[i]-avgZ);
 800694c:	4b38      	ldr	r3, [pc, #224]	; (8006a30 <STD+0x108>)
{
 800694e:	b085      	sub	sp, #20
	int32_t auxZ=0;
 8006950:	46a1      	mov	r9, r4
	int32_t auxY=0;
 8006952:	46a0      	mov	r8, r4
	int32_t auxX=0;
 8006954:	4627      	mov	r7, r4
		auxX += (samplesACC_X[i]-avgX)*(samplesACC_X[i]-avgX);
 8006956:	4a37      	ldr	r2, [pc, #220]	; (8006a34 <STD+0x10c>)
 8006958:	f932 2014 	ldrsh.w	r2, [r2, r4, lsl #1]
 800695c:	eba2 020a 	sub.w	r2, r2, sl
 8006960:	fb02 7702 	mla	r7, r2, r2, r7
		auxY += (samplesACC_Y[i]-avgY)*(samplesACC_Y[i]-avgY);
 8006964:	f93b 2014 	ldrsh.w	r2, [fp, r4, lsl #1]
 8006968:	1b52      	subs	r2, r2, r5
 800696a:	fb02 8802 	mla	r8, r2, r2, r8
		auxZ += (samplesACC_Z[i]-avgZ)*(samplesACC_Z[i]-avgZ);
 800696e:	f933 2014 	ldrsh.w	r2, [r3, r4, lsl #1]

		if(i==9)
 8006972:	2c09      	cmp	r4, #9
		auxZ += (samplesACC_Z[i]-avgZ)*(samplesACC_Z[i]-avgZ);
 8006974:	eba2 0206 	sub.w	r2, r2, r6
 8006978:	fb02 9902 	mla	r9, r2, r2, r9
		if(i==9)
 800697c:	d14c      	bne.n	8006a18 <STD+0xf0>
		{
			//peripheralPrintf(PERIPHERAL_USB, "x:\t");
			stdX=sqrt(auxX/9);
 800697e:	fb97 f0f4 	sdiv	r0, r7, r4
 8006982:	9303      	str	r3, [sp, #12]
 8006984:	f7f9 fdd6 	bl	8000534 <__aeabi_i2d>
 8006988:	ec41 0b10 	vmov	d0, r0, r1
 800698c:	f001 fc28 	bl	80081e0 <sqrt>
			peripheralPrintf(PERIPHERAL_USB, "X:\t");
 8006990:	4929      	ldr	r1, [pc, #164]	; (8006a38 <STD+0x110>)
 8006992:	2001      	movs	r0, #1
			stdX=sqrt(auxX/9);
 8006994:	ed8d 0b00 	vstr	d0, [sp]
			peripheralPrintf(PERIPHERAL_USB, "X:\t");
 8006998:	f7ff fdd6 	bl	8006548 <peripheralPrintf>
			stdX=sqrt(auxX/9);
 800699c:	ed9d 0b00 	vldr	d0, [sp]
 80069a0:	ec51 0b10 	vmov	r0, r1, d0
 80069a4:	f7fa f8dc 	bl	8000b60 <__aeabi_d2iz>
			peripheralPrintf(PERIPHERAL_USB, "%d",stdX);
 80069a8:	4924      	ldr	r1, [pc, #144]	; (8006a3c <STD+0x114>)
 80069aa:	b202      	sxth	r2, r0
 80069ac:	2001      	movs	r0, #1
 80069ae:	f7ff fdcb 	bl	8006548 <peripheralPrintf>

			stdY=sqrt(auxY/9);
 80069b2:	fb98 f0f4 	sdiv	r0, r8, r4
 80069b6:	f7f9 fdbd 	bl	8000534 <__aeabi_i2d>
 80069ba:	ec41 0b10 	vmov	d0, r0, r1
 80069be:	f001 fc0f 	bl	80081e0 <sqrt>
			peripheralPrintf(PERIPHERAL_USB, " Y:\t");
 80069c2:	491f      	ldr	r1, [pc, #124]	; (8006a40 <STD+0x118>)
 80069c4:	2001      	movs	r0, #1
			stdY=sqrt(auxY/9);
 80069c6:	ed8d 0b00 	vstr	d0, [sp]
			peripheralPrintf(PERIPHERAL_USB, " Y:\t");
 80069ca:	f7ff fdbd 	bl	8006548 <peripheralPrintf>
			stdY=sqrt(auxY/9);
 80069ce:	ed9d 0b00 	vldr	d0, [sp]
 80069d2:	ec51 0b10 	vmov	r0, r1, d0
 80069d6:	f7fa f8c3 	bl	8000b60 <__aeabi_d2iz>
			peripheralPrintf(PERIPHERAL_USB, "%d",stdY);
 80069da:	4918      	ldr	r1, [pc, #96]	; (8006a3c <STD+0x114>)
 80069dc:	b202      	sxth	r2, r0
 80069de:	2001      	movs	r0, #1
 80069e0:	f7ff fdb2 	bl	8006548 <peripheralPrintf>

			stdZ=sqrt(auxZ/9);
 80069e4:	fb99 f0f4 	sdiv	r0, r9, r4
 80069e8:	f7f9 fda4 	bl	8000534 <__aeabi_i2d>
 80069ec:	ec41 0b10 	vmov	d0, r0, r1
 80069f0:	f001 fbf6 	bl	80081e0 <sqrt>
			peripheralPrintf(PERIPHERAL_USB, " Z:\t");
 80069f4:	4913      	ldr	r1, [pc, #76]	; (8006a44 <STD+0x11c>)
 80069f6:	2001      	movs	r0, #1
			stdZ=sqrt(auxZ/9);
 80069f8:	ed8d 0b00 	vstr	d0, [sp]
			peripheralPrintf(PERIPHERAL_USB, " Z:\t");
 80069fc:	f7ff fda4 	bl	8006548 <peripheralPrintf>
			stdZ=sqrt(auxZ/9);
 8006a00:	ed9d 0b00 	vldr	d0, [sp]
 8006a04:	ec51 0b10 	vmov	r0, r1, d0
 8006a08:	f7fa f8aa 	bl	8000b60 <__aeabi_d2iz>
			peripheralPrintf(PERIPHERAL_USB, "%d",stdZ);
 8006a0c:	490b      	ldr	r1, [pc, #44]	; (8006a3c <STD+0x114>)
 8006a0e:	b202      	sxth	r2, r0
 8006a10:	2001      	movs	r0, #1
 8006a12:	f7ff fd99 	bl	8006548 <peripheralPrintf>
 8006a16:	9b03      	ldr	r3, [sp, #12]
	for(int i=0; i<=9; i++)
 8006a18:	3401      	adds	r4, #1
 8006a1a:	2c0a      	cmp	r4, #10
 8006a1c:	d19b      	bne.n	8006956 <STD+0x2e>
//			else
//				peripheralPrintf(PERIPHERAL_USB, "X:0\t");
		}

	}
}
 8006a1e:	b005      	add	sp, #20
 8006a20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006a24:	20004148 	.word	0x20004148
 8006a28:	2000414c 	.word	0x2000414c
 8006a2c:	20004150 	.word	0x20004150
 8006a30:	200041c8 	.word	0x200041c8
 8006a34:	2000422c 	.word	0x2000422c
 8006a38:	080084ca 	.word	0x080084ca
 8006a3c:	080084ed 	.word	0x080084ed
 8006a40:	080084ce 	.word	0x080084ce
 8006a44:	080084d3 	.word	0x080084d3
 8006a48:	20004240 	.word	0x20004240

08006a4c <CalcSTD>:
{
 8006a4c:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
		evt2= osMessageGet(myQueue01Handle,100);
 8006a4e:	4d0a      	ldr	r5, [pc, #40]	; (8006a78 <CalcSTD+0x2c>)
 8006a50:	4e0a      	ldr	r6, [pc, #40]	; (8006a7c <CalcSTD+0x30>)
 8006a52:	466c      	mov	r4, sp
 8006a54:	2264      	movs	r2, #100	; 0x64
 8006a56:	6831      	ldr	r1, [r6, #0]
 8006a58:	4620      	mov	r0, r4
 8006a5a:	f7fe f9d5 	bl	8004e08 <osMessageGet>
 8006a5e:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
	    if(evt2.status==osEventMessage)
 8006a62:	2810      	cmp	r0, #16
		evt2= osMessageGet(myQueue01Handle,100);
 8006a64:	e885 0007 	stmia.w	r5, {r0, r1, r2}
	    if(evt2.status==osEventMessage)
 8006a68:	d1f4      	bne.n	8006a54 <CalcSTD+0x8>
			if(val == 2000)
 8006a6a:	b289      	uxth	r1, r1
 8006a6c:	f5b1 6ffa 	cmp.w	r1, #2000	; 0x7d0
 8006a70:	d1f0      	bne.n	8006a54 <CalcSTD+0x8>
				STD();
 8006a72:	f7ff ff59 	bl	8006928 <STD>
 8006a76:	e7ed      	b.n	8006a54 <CalcSTD+0x8>
 8006a78:	200041e8 	.word	0x200041e8
 8006a7c:	20004254 	.word	0x20004254

08006a80 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8006a80:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006a84:	b08d      	sub	sp, #52	; 0x34

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8006a86:	2400      	movs	r4, #0
 8006a88:	4b49      	ldr	r3, [pc, #292]	; (8006bb0 <MX_GPIO_Init+0x130>)
 8006a8a:	9401      	str	r4, [sp, #4]
 8006a8c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();
  __HAL_RCC_GPIOD_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 8006a8e:	4e49      	ldr	r6, [pc, #292]	; (8006bb4 <MX_GPIO_Init+0x134>)

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8006a90:	f8df 912c 	ldr.w	r9, [pc, #300]	; 8006bc0 <MX_GPIO_Init+0x140>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin 
 8006a94:	4f48      	ldr	r7, [pc, #288]	; (8006bb8 <MX_GPIO_Init+0x138>)
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);

  /*Configure GPIO pins : PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = INT1_Pin|INT2_Pin|MEMS_INT2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8006a96:	f8df 812c 	ldr.w	r8, [pc, #300]	; 8006bc4 <MX_GPIO_Init+0x144>
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8006a9a:	f042 0210 	orr.w	r2, r2, #16
 8006a9e:	631a      	str	r2, [r3, #48]	; 0x30
 8006aa0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006aa2:	f002 0210 	and.w	r2, r2, #16
 8006aa6:	9201      	str	r2, [sp, #4]
 8006aa8:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8006aaa:	9402      	str	r4, [sp, #8]
 8006aac:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006aae:	f042 0204 	orr.w	r2, r2, #4
 8006ab2:	631a      	str	r2, [r3, #48]	; 0x30
 8006ab4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006ab6:	f002 0204 	and.w	r2, r2, #4
 8006aba:	9202      	str	r2, [sp, #8]
 8006abc:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8006abe:	9403      	str	r4, [sp, #12]
 8006ac0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006ac2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8006ac6:	631a      	str	r2, [r3, #48]	; 0x30
 8006ac8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006aca:	f002 0280 	and.w	r2, r2, #128	; 0x80
 8006ace:	9203      	str	r2, [sp, #12]
 8006ad0:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8006ad2:	9404      	str	r4, [sp, #16]
 8006ad4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006ad6:	f042 0201 	orr.w	r2, r2, #1
 8006ada:	631a      	str	r2, [r3, #48]	; 0x30
 8006adc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006ade:	f002 0201 	and.w	r2, r2, #1
 8006ae2:	9204      	str	r2, [sp, #16]
 8006ae4:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8006ae6:	9405      	str	r4, [sp, #20]
 8006ae8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006aea:	f042 0202 	orr.w	r2, r2, #2
 8006aee:	631a      	str	r2, [r3, #48]	; 0x30
 8006af0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006af2:	f002 0202 	and.w	r2, r2, #2
 8006af6:	9205      	str	r2, [sp, #20]
 8006af8:	9a05      	ldr	r2, [sp, #20]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8006afa:	9406      	str	r4, [sp, #24]
 8006afc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006afe:	f042 0208 	orr.w	r2, r2, #8
 8006b02:	631a      	str	r2, [r3, #48]	; 0x30
 8006b04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b06:	f003 0308 	and.w	r3, r3, #8
 8006b0a:	9306      	str	r3, [sp, #24]
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 8006b0c:	4622      	mov	r2, r4
 8006b0e:	4630      	mov	r0, r6
 8006b10:	2108      	movs	r1, #8
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8006b12:	9b06      	ldr	r3, [sp, #24]
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 8006b14:	f7fb f822 	bl	8001b5c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8006b18:	2201      	movs	r2, #1
 8006b1a:	4611      	mov	r1, r2
 8006b1c:	4648      	mov	r0, r9
 8006b1e:	f7fb f81d 	bl	8001b5c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin 
 8006b22:	4622      	mov	r2, r4
 8006b24:	4638      	mov	r0, r7
 8006b26:	f24f 0110 	movw	r1, #61456	; 0xf010
 8006b2a:	f7fb f817 	bl	8001b5c <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = DATA_Ready_Pin;
 8006b2e:	2304      	movs	r3, #4
  HAL_GPIO_Init(DATA_Ready_GPIO_Port, &GPIO_InitStruct);
 8006b30:	a907      	add	r1, sp, #28
 8006b32:	4630      	mov	r0, r6
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006b34:	2501      	movs	r5, #1
  GPIO_InitStruct.Pin = DATA_Ready_Pin;
 8006b36:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8006b38:	9408      	str	r4, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006b3a:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(DATA_Ready_GPIO_Port, &GPIO_InitStruct);
 8006b3c:	f7fa fec2 	bl	80018c4 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 8006b40:	2308      	movs	r3, #8
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 8006b42:	a907      	add	r1, sp, #28
 8006b44:	4630      	mov	r0, r6
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 8006b46:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006b48:	9508      	str	r5, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006b4a:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006b4c:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 8006b4e:	f7fa feb9 	bl	80018c4 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = INT1_Pin|INT2_Pin|MEMS_INT2_Pin;
 8006b52:	2332      	movs	r3, #50	; 0x32
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8006b54:	a907      	add	r1, sp, #28
 8006b56:	4630      	mov	r0, r6
  GPIO_InitStruct.Pin = INT1_Pin|INT2_Pin|MEMS_INT2_Pin;
 8006b58:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8006b5a:	f8cd 8020 	str.w	r8, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006b5e:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8006b60:	f7fa feb0 	bl	80018c4 <HAL_GPIO_Init>
  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8006b64:	a907      	add	r1, sp, #28
 8006b66:	4648      	mov	r0, r9
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8006b68:	9507      	str	r5, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006b6a:	9508      	str	r5, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006b6c:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006b6e:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8006b70:	f7fa fea8 	bl	80018c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006b74:	a907      	add	r1, sp, #28
 8006b76:	4811      	ldr	r0, [pc, #68]	; (8006bbc <MX_GPIO_Init+0x13c>)
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8006b78:	9507      	str	r5, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8006b7a:	f8cd 8020 	str.w	r8, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006b7e:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006b80:	f7fa fea0 	bl	80018c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin PDPin 
                           PDPin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin 
 8006b84:	f24f 0310 	movw	r3, #61456	; 0xf010
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8006b88:	a907      	add	r1, sp, #28
 8006b8a:	4638      	mov	r0, r7
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin 
 8006b8c:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006b8e:	9508      	str	r5, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006b90:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006b92:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8006b94:	f7fa fe96 	bl	80018c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8006b98:	2320      	movs	r3, #32
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8006b9a:	a907      	add	r1, sp, #28
 8006b9c:	4638      	mov	r0, r7
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8006b9e:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8006ba0:	9408      	str	r4, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006ba2:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8006ba4:	f7fa fe8e 	bl	80018c4 <HAL_GPIO_Init>

}
 8006ba8:	b00d      	add	sp, #52	; 0x34
 8006baa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006bae:	bf00      	nop
 8006bb0:	40023800 	.word	0x40023800
 8006bb4:	40021000 	.word	0x40021000
 8006bb8:	40020c00 	.word	0x40020c00
 8006bbc:	40020000 	.word	0x40020000
 8006bc0:	40020800 	.word	0x40020800
 8006bc4:	10120000 	.word	0x10120000

08006bc8 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8006bc8:	b508      	push	{r3, lr}

  hi2c1.Instance = I2C1;
 8006bca:	480d      	ldr	r0, [pc, #52]	; (8006c00 <MX_I2C1_Init+0x38>)
  hi2c1.Init.ClockSpeed = 100000;
 8006bcc:	4b0d      	ldr	r3, [pc, #52]	; (8006c04 <MX_I2C1_Init+0x3c>)
 8006bce:	f8df e03c 	ldr.w	lr, [pc, #60]	; 8006c0c <MX_I2C1_Init+0x44>
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
  hi2c1.Init.OwnAddress1 = 0;
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8006bd2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
  hi2c1.Init.ClockSpeed = 100000;
 8006bd6:	e880 4008 	stmia.w	r0, {r3, lr}
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8006bda:	2300      	movs	r3, #0
 8006bdc:	6083      	str	r3, [r0, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8006bde:	60c3      	str	r3, [r0, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8006be0:	6102      	str	r2, [r0, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8006be2:	6143      	str	r3, [r0, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8006be4:	6183      	str	r3, [r0, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8006be6:	61c3      	str	r3, [r0, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8006be8:	6203      	str	r3, [r0, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8006bea:	f7fb f985 	bl	8001ef8 <HAL_I2C_Init>
 8006bee:	b128      	cbz	r0, 8006bfc <MX_I2C1_Init+0x34>
  {
    _Error_Handler(__FILE__, __LINE__);
 8006bf0:	214c      	movs	r1, #76	; 0x4c
 8006bf2:	4805      	ldr	r0, [pc, #20]	; (8006c08 <MX_I2C1_Init+0x40>)
  }

}
 8006bf4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    _Error_Handler(__FILE__, __LINE__);
 8006bf8:	f000 b97a 	b.w	8006ef0 <_Error_Handler>
 8006bfc:	bd08      	pop	{r3, pc}
 8006bfe:	bf00      	nop
 8006c00:	2000427c 	.word	0x2000427c
 8006c04:	40005400 	.word	0x40005400
 8006c08:	0800852b 	.word	0x0800852b
 8006c0c:	000186a0 	.word	0x000186a0

08006c10 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8006c10:	b510      	push	{r4, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(i2cHandle->Instance==I2C1)
 8006c12:	6802      	ldr	r2, [r0, #0]
 8006c14:	4b10      	ldr	r3, [pc, #64]	; (8006c58 <HAL_I2C_MspInit+0x48>)
 8006c16:	429a      	cmp	r2, r3
{
 8006c18:	b086      	sub	sp, #24
  if(i2cHandle->Instance==I2C1)
 8006c1a:	d11a      	bne.n	8006c52 <HAL_I2C_MspInit+0x42>
  
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8006c1c:	f44f 7310 	mov.w	r3, #576	; 0x240
 8006c20:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8006c22:	2312      	movs	r3, #18
 8006c24:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8006c26:	2301      	movs	r3, #1
 8006c28:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8006c2a:	2304      	movs	r3, #4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006c2c:	2400      	movs	r4, #0
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006c2e:	eb0d 0103 	add.w	r1, sp, r3
 8006c32:	480a      	ldr	r0, [pc, #40]	; (8006c5c <HAL_I2C_MspInit+0x4c>)
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8006c34:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006c36:	9404      	str	r4, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006c38:	f7fa fe44 	bl	80018c4 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8006c3c:	4b08      	ldr	r3, [pc, #32]	; (8006c60 <HAL_I2C_MspInit+0x50>)
 8006c3e:	9400      	str	r4, [sp, #0]
 8006c40:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006c42:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 8006c46:	641a      	str	r2, [r3, #64]	; 0x40
 8006c48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c4a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006c4e:	9300      	str	r3, [sp, #0]
 8006c50:	9b00      	ldr	r3, [sp, #0]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8006c52:	b006      	add	sp, #24
 8006c54:	bd10      	pop	{r4, pc}
 8006c56:	bf00      	nop
 8006c58:	40005400 	.word	0x40005400
 8006c5c:	40020400 	.word	0x40020400
 8006c60:	40023800 	.word	0x40023800

08006c64 <HAL_I2C_MspDeInit>:

void HAL_I2C_MspDeInit(I2C_HandleTypeDef* i2cHandle)
{

  if(i2cHandle->Instance==I2C1)
 8006c64:	6802      	ldr	r2, [r0, #0]
 8006c66:	4b07      	ldr	r3, [pc, #28]	; (8006c84 <HAL_I2C_MspDeInit+0x20>)
 8006c68:	429a      	cmp	r2, r3
 8006c6a:	d109      	bne.n	8006c80 <HAL_I2C_MspDeInit+0x1c>
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 8006c6c:	4a06      	ldr	r2, [pc, #24]	; (8006c88 <HAL_I2C_MspDeInit+0x24>)
  
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA 
    */
    HAL_GPIO_DeInit(GPIOB, Audio_SCL_Pin|Audio_SDA_Pin);
 8006c6e:	4807      	ldr	r0, [pc, #28]	; (8006c8c <HAL_I2C_MspDeInit+0x28>)
    __HAL_RCC_I2C1_CLK_DISABLE();
 8006c70:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8006c72:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8006c76:	6413      	str	r3, [r2, #64]	; 0x40
    HAL_GPIO_DeInit(GPIOB, Audio_SCL_Pin|Audio_SDA_Pin);
 8006c78:	f44f 7110 	mov.w	r1, #576	; 0x240
 8006c7c:	f7fa bef8 	b.w	8001a70 <HAL_GPIO_DeInit>
 8006c80:	4770      	bx	lr
 8006c82:	bf00      	nop
 8006c84:	40005400 	.word	0x40005400
 8006c88:	40023800 	.word	0x40023800
 8006c8c:	40020400 	.word	0x40020400

08006c90 <MX_I2S2_Init>:
I2S_HandleTypeDef hi2s2;
I2S_HandleTypeDef hi2s3;

/* I2S2 init function */
void MX_I2S2_Init(void)
{
 8006c90:	b508      	push	{r3, lr}

  hi2s2.Instance = SPI2;
 8006c92:	480d      	ldr	r0, [pc, #52]	; (8006cc8 <MX_I2S2_Init+0x38>)
  hi2s2.Init.Mode = I2S_MODE_MASTER_TX;
 8006c94:	4b0d      	ldr	r3, [pc, #52]	; (8006ccc <MX_I2S2_Init+0x3c>)
  hi2s2.Init.Standard = I2S_STANDARD_PHILIPS;
  hi2s2.Init.DataFormat = I2S_DATAFORMAT_16B;
  hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
  hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 8006c96:	4a0e      	ldr	r2, [pc, #56]	; (8006cd0 <MX_I2S2_Init+0x40>)
 8006c98:	6142      	str	r2, [r0, #20]
  hi2s2.Init.Mode = I2S_MODE_MASTER_TX;
 8006c9a:	f44f 7e00 	mov.w	lr, #512	; 0x200
 8006c9e:	e880 4008 	stmia.w	r0, {r3, lr}
  hi2s2.Init.Standard = I2S_STANDARD_PHILIPS;
 8006ca2:	2300      	movs	r3, #0
 8006ca4:	6083      	str	r3, [r0, #8]
  hi2s2.Init.DataFormat = I2S_DATAFORMAT_16B;
 8006ca6:	60c3      	str	r3, [r0, #12]
  hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 8006ca8:	6103      	str	r3, [r0, #16]
  hi2s2.Init.CPOL = I2S_CPOL_LOW;
 8006caa:	6183      	str	r3, [r0, #24]
  hi2s2.Init.ClockSource = I2S_CLOCK_PLL;
 8006cac:	61c3      	str	r3, [r0, #28]
  hi2s2.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_ENABLE;
 8006cae:	2301      	movs	r3, #1
 8006cb0:	6203      	str	r3, [r0, #32]
  if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 8006cb2:	f7fb fb53 	bl	800235c <HAL_I2S_Init>
 8006cb6:	b128      	cbz	r0, 8006cc4 <MX_I2S2_Init+0x34>
  {
    _Error_Handler(__FILE__, __LINE__);
 8006cb8:	214d      	movs	r1, #77	; 0x4d
 8006cba:	4806      	ldr	r0, [pc, #24]	; (8006cd4 <MX_I2S2_Init+0x44>)
  }

}
 8006cbc:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    _Error_Handler(__FILE__, __LINE__);
 8006cc0:	f000 b916 	b.w	8006ef0 <_Error_Handler>
 8006cc4:	bd08      	pop	{r3, pc}
 8006cc6:	bf00      	nop
 8006cc8:	200042d0 	.word	0x200042d0
 8006ccc:	40003800 	.word	0x40003800
 8006cd0:	00017700 	.word	0x00017700
 8006cd4:	08008538 	.word	0x08008538

08006cd8 <MX_I2S3_Init>:
/* I2S3 init function */
void MX_I2S3_Init(void)
{

  hi2s3.Instance = SPI3;
 8006cd8:	480c      	ldr	r0, [pc, #48]	; (8006d0c <MX_I2S3_Init+0x34>)
{
 8006cda:	b508      	push	{r3, lr}
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 8006cdc:	f44f 7200 	mov.w	r2, #512	; 0x200
  hi2s3.Instance = SPI3;
 8006ce0:	4b0b      	ldr	r3, [pc, #44]	; (8006d10 <MX_I2S3_Init+0x38>)
 8006ce2:	6003      	str	r3, [r0, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 8006ce4:	6042      	str	r2, [r0, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 8006ce6:	2300      	movs	r3, #0
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 8006ce8:	6102      	str	r2, [r0, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 8006cea:	4a0a      	ldr	r2, [pc, #40]	; (8006d14 <MX_I2S3_Init+0x3c>)
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 8006cec:	6083      	str	r3, [r0, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 8006cee:	60c3      	str	r3, [r0, #12]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 8006cf0:	6142      	str	r2, [r0, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 8006cf2:	6183      	str	r3, [r0, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 8006cf4:	61c3      	str	r3, [r0, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8006cf6:	6203      	str	r3, [r0, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 8006cf8:	f7fb fb30 	bl	800235c <HAL_I2S_Init>
 8006cfc:	b128      	cbz	r0, 8006d0a <MX_I2S3_Init+0x32>
  {
    _Error_Handler(__FILE__, __LINE__);
 8006cfe:	2160      	movs	r1, #96	; 0x60
 8006d00:	4805      	ldr	r0, [pc, #20]	; (8006d18 <MX_I2S3_Init+0x40>)
  }

}
 8006d02:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    _Error_Handler(__FILE__, __LINE__);
 8006d06:	f000 b8f3 	b.w	8006ef0 <_Error_Handler>
 8006d0a:	bd08      	pop	{r3, pc}
 8006d0c:	20004318 	.word	0x20004318
 8006d10:	40003c00 	.word	0x40003c00
 8006d14:	00017700 	.word	0x00017700
 8006d18:	08008538 	.word	0x08008538

08006d1c <HAL_I2S_MspInit>:

void HAL_I2S_MspInit(I2S_HandleTypeDef* i2sHandle)
{
 8006d1c:	b570      	push	{r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(i2sHandle->Instance==SPI2)
 8006d1e:	6803      	ldr	r3, [r0, #0]
 8006d20:	4a2c      	ldr	r2, [pc, #176]	; (8006dd4 <HAL_I2S_MspInit+0xb8>)
 8006d22:	4293      	cmp	r3, r2
{
 8006d24:	b088      	sub	sp, #32
  if(i2sHandle->Instance==SPI2)
 8006d26:	d12f      	bne.n	8006d88 <HAL_I2S_MspInit+0x6c>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* I2S2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8006d28:	2400      	movs	r4, #0
 8006d2a:	4b2b      	ldr	r3, [pc, #172]	; (8006dd8 <HAL_I2S_MspInit+0xbc>)
 8006d2c:	9401      	str	r4, [sp, #4]
 8006d2e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    GPIO_InitStruct.Pin = GPIO_PIN_2;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF6_I2S2ext;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006d30:	482a      	ldr	r0, [pc, #168]	; (8006ddc <HAL_I2S_MspInit+0xc0>)
    __HAL_RCC_SPI2_CLK_ENABLE();
 8006d32:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006d36:	641a      	str	r2, [r3, #64]	; 0x40
 8006d38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006d3a:	9405      	str	r4, [sp, #20]
    __HAL_RCC_SPI2_CLK_ENABLE();
 8006d3c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006d40:	9301      	str	r3, [sp, #4]
 8006d42:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006d44:	9406      	str	r4, [sp, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8006d46:	2304      	movs	r3, #4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006d48:	2502      	movs	r5, #2
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8006d4a:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006d4c:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Alternate = GPIO_AF6_I2S2ext;
 8006d4e:	2306      	movs	r3, #6
 8006d50:	9307      	str	r3, [sp, #28]

    GPIO_InitStruct.Pin = PDM_OUT_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8006d52:	2605      	movs	r6, #5
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006d54:	9504      	str	r5, [sp, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006d56:	f7fa fdb5 	bl	80018c4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8006d5a:	2308      	movs	r3, #8
    HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8006d5c:	a903      	add	r1, sp, #12
 8006d5e:	481f      	ldr	r0, [pc, #124]	; (8006ddc <HAL_I2S_MspInit+0xc0>)
    GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8006d60:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006d62:	9504      	str	r5, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006d64:	9405      	str	r4, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006d66:	9406      	str	r4, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8006d68:	9607      	str	r6, [sp, #28]
    HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8006d6a:	f7fa fdab 	bl	80018c4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = CLK_IN_Pin|GPIO_PIN_12;
 8006d6e:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006d72:	481b      	ldr	r0, [pc, #108]	; (8006de0 <HAL_I2S_MspInit+0xc4>)
    GPIO_InitStruct.Pin = CLK_IN_Pin|GPIO_PIN_12;
 8006d74:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006d76:	9504      	str	r5, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006d78:	9405      	str	r4, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006d7a:	9406      	str	r4, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8006d7c:	9607      	str	r6, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006d7e:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006d80:	f7fa fda0 	bl	80018c4 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8006d84:	b008      	add	sp, #32
 8006d86:	bd70      	pop	{r4, r5, r6, pc}
  else if(i2sHandle->Instance==SPI3)
 8006d88:	4a16      	ldr	r2, [pc, #88]	; (8006de4 <HAL_I2S_MspInit+0xc8>)
 8006d8a:	4293      	cmp	r3, r2
 8006d8c:	d1fa      	bne.n	8006d84 <HAL_I2S_MspInit+0x68>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8006d8e:	2400      	movs	r4, #0
 8006d90:	4b11      	ldr	r3, [pc, #68]	; (8006dd8 <HAL_I2S_MspInit+0xbc>)
 8006d92:	9402      	str	r4, [sp, #8]
 8006d94:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8006d96:	4814      	ldr	r0, [pc, #80]	; (8006de8 <HAL_I2S_MspInit+0xcc>)
    __HAL_RCC_SPI3_CLK_ENABLE();
 8006d98:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006d9c:	641a      	str	r2, [r3, #64]	; 0x40
 8006d9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006da0:	9405      	str	r4, [sp, #20]
    __HAL_RCC_SPI3_CLK_ENABLE();
 8006da2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006da6:	9302      	str	r3, [sp, #8]
 8006da8:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006daa:	9406      	str	r4, [sp, #24]
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8006dac:	2310      	movs	r3, #16
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006dae:	2602      	movs	r6, #2
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8006db0:	2506      	movs	r5, #6
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8006db2:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8006db4:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006db6:	9604      	str	r6, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8006db8:	9507      	str	r5, [sp, #28]
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8006dba:	f7fa fd83 	bl	80018c4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8006dbe:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 8006dc2:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006dc4:	9604      	str	r6, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006dc6:	9405      	str	r4, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006dc8:	9406      	str	r4, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8006dca:	9507      	str	r5, [sp, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006dcc:	a903      	add	r1, sp, #12
 8006dce:	4803      	ldr	r0, [pc, #12]	; (8006ddc <HAL_I2S_MspInit+0xc0>)
 8006dd0:	e7d6      	b.n	8006d80 <HAL_I2S_MspInit+0x64>
 8006dd2:	bf00      	nop
 8006dd4:	40003800 	.word	0x40003800
 8006dd8:	40023800 	.word	0x40023800
 8006ddc:	40020800 	.word	0x40020800
 8006de0:	40020400 	.word	0x40020400
 8006de4:	40003c00 	.word	0x40003c00
 8006de8:	40020000 	.word	0x40020000

08006dec <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8006dec:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006dee:	b09b      	sub	sp, #108	; 0x6c
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct;

    /**Configure the main internal regulator output voltage 
    */
  __HAL_RCC_PWR_CLK_ENABLE();
 8006df0:	4b2c      	ldr	r3, [pc, #176]	; (8006ea4 <SystemClock_Config+0xb8>)
 8006df2:	2100      	movs	r1, #0
 8006df4:	9101      	str	r1, [sp, #4]
 8006df6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006df8:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8006dfc:	641a      	str	r2, [r3, #64]	; 0x40
 8006dfe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e00:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006e04:	9301      	str	r3, [sp, #4]
 8006e06:	9b01      	ldr	r3, [sp, #4]

  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8006e08:	4b27      	ldr	r3, [pc, #156]	; (8006ea8 <SystemClock_Config+0xbc>)
 8006e0a:	9102      	str	r1, [sp, #8]
 8006e0c:	681a      	ldr	r2, [r3, #0]
 8006e0e:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 8006e12:	601a      	str	r2, [r3, #0]
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8006e1a:	9302      	str	r3, [sp, #8]
 8006e1c:	9b02      	ldr	r3, [sp, #8]

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8006e1e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006e22:	930f      	str	r3, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8006e24:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8006e28:	9315      	str	r3, [sp, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLM = 4;
  RCC_OscInitStruct.PLL.PLLN = 192;
 8006e2a:	23c0      	movs	r3, #192	; 0xc0
  RCC_OscInitStruct.PLL.PLLM = 4;
 8006e2c:	2404      	movs	r4, #4
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8006e2e:	2701      	movs	r7, #1
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8006e30:	2502      	movs	r5, #2
  RCC_OscInitStruct.PLL.PLLN = 192;
 8006e32:	9317      	str	r3, [sp, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
  RCC_OscInitStruct.PLL.PLLQ = 8;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8006e34:	a80e      	add	r0, sp, #56	; 0x38
  RCC_OscInitStruct.PLL.PLLQ = 8;
 8006e36:	2308      	movs	r3, #8
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8006e38:	970e      	str	r7, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8006e3a:	9514      	str	r5, [sp, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLM = 4;
 8006e3c:	9416      	str	r4, [sp, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8006e3e:	9418      	str	r4, [sp, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLQ = 8;
 8006e40:	9319      	str	r3, [sp, #100]	; 0x64
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8006e42:	f7fc f921 	bl	8003088 <HAL_RCC_OscConfig>
 8006e46:	b100      	cbz	r0, 8006e4a <SystemClock_Config+0x5e>
 8006e48:	e7fe      	b.n	8006e48 <SystemClock_Config+0x5c>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8006e4a:	260f      	movs	r6, #15
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8006e4c:	9005      	str	r0, [sp, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8006e4e:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8006e52:	9007      	str	r0, [sp, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8006e54:	2103      	movs	r1, #3
 8006e56:	a803      	add	r0, sp, #12
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8006e58:	9603      	str	r6, [sp, #12]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8006e5a:	9504      	str	r5, [sp, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8006e5c:	9306      	str	r3, [sp, #24]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8006e5e:	f7fc fac3 	bl	80033e8 <HAL_RCC_ClockConfig>
 8006e62:	b100      	cbz	r0, 8006e66 <SystemClock_Config+0x7a>
 8006e64:	e7fe      	b.n	8006e64 <SystemClock_Config+0x78>
  {
    _Error_Handler(__FILE__, __LINE__);
  }

  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
  PeriphClkInitStruct.PLLI2S.PLLI2SN = 200;
 8006e66:	23c8      	movs	r3, #200	; 0xc8
 8006e68:	930a      	str	r3, [sp, #40]	; 0x28
  PeriphClkInitStruct.PLLI2S.PLLI2SM = 5;
  PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8006e6a:	a808      	add	r0, sp, #32
  PeriphClkInitStruct.PLLI2S.PLLI2SM = 5;
 8006e6c:	2305      	movs	r3, #5
  PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8006e6e:	950b      	str	r5, [sp, #44]	; 0x2c
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8006e70:	9708      	str	r7, [sp, #32]
  PeriphClkInitStruct.PLLI2S.PLLI2SM = 5;
 8006e72:	9309      	str	r3, [sp, #36]	; 0x24
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8006e74:	f7fc fb96 	bl	80035a4 <HAL_RCCEx_PeriphCLKConfig>
 8006e78:	4605      	mov	r5, r0
 8006e7a:	b100      	cbz	r0, 8006e7e <SystemClock_Config+0x92>
 8006e7c:	e7fe      	b.n	8006e7c <SystemClock_Config+0x90>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8006e7e:	f7fc fb4d 	bl	800351c <HAL_RCC_GetHCLKFreq>
 8006e82:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8006e86:	fbb0 f0f3 	udiv	r0, r0, r3
 8006e8a:	f7fa fcf9 	bl	8001880 <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8006e8e:	4620      	mov	r0, r4
 8006e90:	f7fa fd0c 	bl	80018ac <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 15, 0);
 8006e94:	462a      	mov	r2, r5
 8006e96:	4631      	mov	r1, r6
 8006e98:	f04f 30ff 	mov.w	r0, #4294967295
 8006e9c:	f7fa fcb0 	bl	8001800 <HAL_NVIC_SetPriority>
}
 8006ea0:	b01b      	add	sp, #108	; 0x6c
 8006ea2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006ea4:	40023800 	.word	0x40023800
 8006ea8:	40007000 	.word	0x40007000

08006eac <main>:
{
 8006eac:	b508      	push	{r3, lr}
  HAL_Init();
 8006eae:	f7fa fa47 	bl	8001340 <HAL_Init>
  SystemClock_Config();
 8006eb2:	f7ff ff9b 	bl	8006dec <SystemClock_Config>
  MX_GPIO_Init();
 8006eb6:	f7ff fde3 	bl	8006a80 <MX_GPIO_Init>
  MX_I2C1_Init();
 8006eba:	f7ff fe85 	bl	8006bc8 <MX_I2C1_Init>
  MX_I2S2_Init();
 8006ebe:	f7ff fee7 	bl	8006c90 <MX_I2S2_Init>
  MX_I2S3_Init();
 8006ec2:	f7ff ff09 	bl	8006cd8 <MX_I2S3_Init>
  MX_SPI1_Init();
 8006ec6:	f000 f815 	bl	8006ef4 <MX_SPI1_Init>
  MX_ADC1_Init();
 8006eca:	f7ff fac3 	bl	8006454 <MX_ADC1_Init>
  MX_TIM3_Init();
 8006ece:	f000 f94b 	bl	8007168 <MX_TIM3_Init>
  MX_FREERTOS_Init();
 8006ed2:	f7ff fbf9 	bl	80066c8 <MX_FREERTOS_Init>
  osKernelStart();
 8006ed6:	f7fd ff46 	bl	8004d66 <osKernelStart>
 8006eda:	e7fe      	b.n	8006eda <main+0x2e>

08006edc <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM10) {
 8006edc:	6802      	ldr	r2, [r0, #0]
 8006ede:	4b03      	ldr	r3, [pc, #12]	; (8006eec <HAL_TIM_PeriodElapsedCallback+0x10>)
 8006ee0:	429a      	cmp	r2, r3
 8006ee2:	d101      	bne.n	8006ee8 <HAL_TIM_PeriodElapsedCallback+0xc>
    HAL_IncTick();
 8006ee4:	f7fa ba46 	b.w	8001374 <HAL_IncTick>
 8006ee8:	4770      	bx	lr
 8006eea:	bf00      	nop
 8006eec:	40014400 	.word	0x40014400

08006ef0 <_Error_Handler>:
  * @param  file: The file name as string.
  * @param  line: The line in file as a number.
  * @retval None
  */
void _Error_Handler(char *file, int line)
{
 8006ef0:	e7fe      	b.n	8006ef0 <_Error_Handler>
	...

08006ef4 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8006ef4:	b508      	push	{r3, lr}

  hspi1.Instance = SPI1;
 8006ef6:	480f      	ldr	r0, [pc, #60]	; (8006f34 <MX_SPI1_Init+0x40>)
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8006ef8:	4b0f      	ldr	r3, [pc, #60]	; (8006f38 <MX_SPI1_Init+0x44>)
 8006efa:	f44f 7e82 	mov.w	lr, #260	; 0x104
 8006efe:	e880 4008 	stmia.w	r0, {r3, lr}
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8006f02:	2300      	movs	r3, #0
 8006f04:	6083      	str	r3, [r0, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8006f06:	60c3      	str	r3, [r0, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8006f08:	6103      	str	r3, [r0, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8006f0a:	6143      	str	r3, [r0, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8006f0c:	f44f 7200 	mov.w	r2, #512	; 0x200
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006f10:	61c3      	str	r3, [r0, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8006f12:	6203      	str	r3, [r0, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8006f14:	6243      	str	r3, [r0, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006f16:	6283      	str	r3, [r0, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8006f18:	230a      	movs	r3, #10
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8006f1a:	6182      	str	r2, [r0, #24]
  hspi1.Init.CRCPolynomial = 10;
 8006f1c:	62c3      	str	r3, [r0, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8006f1e:	f7fc fc0f 	bl	8003740 <HAL_SPI_Init>
 8006f22:	b128      	cbz	r0, 8006f30 <MX_SPI1_Init+0x3c>
  {
    _Error_Handler(__FILE__, __LINE__);
 8006f24:	214f      	movs	r1, #79	; 0x4f
 8006f26:	4805      	ldr	r0, [pc, #20]	; (8006f3c <MX_SPI1_Init+0x48>)
  }

}
 8006f28:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    _Error_Handler(__FILE__, __LINE__);
 8006f2c:	f7ff bfe0 	b.w	8006ef0 <_Error_Handler>
 8006f30:	bd08      	pop	{r3, pc}
 8006f32:	bf00      	nop
 8006f34:	20004360 	.word	0x20004360
 8006f38:	40013000 	.word	0x40013000
 8006f3c:	08008545 	.word	0x08008545

08006f40 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8006f40:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(spiHandle->Instance==SPI1)
 8006f42:	6802      	ldr	r2, [r0, #0]
 8006f44:	4b0f      	ldr	r3, [pc, #60]	; (8006f84 <HAL_SPI_MspInit+0x44>)
 8006f46:	429a      	cmp	r2, r3
 8006f48:	d119      	bne.n	8006f7e <HAL_SPI_MspInit+0x3e>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8006f4a:	2100      	movs	r1, #0
 8006f4c:	f503 3384 	add.w	r3, r3, #67584	; 0x10800
 8006f50:	9100      	str	r1, [sp, #0]
 8006f52:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006f54:	480c      	ldr	r0, [pc, #48]	; (8006f88 <HAL_SPI_MspInit+0x48>)
    __HAL_RCC_SPI1_CLK_ENABLE();
 8006f56:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8006f5a:	645a      	str	r2, [r3, #68]	; 0x44
 8006f5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006f5e:	9103      	str	r1, [sp, #12]
    __HAL_RCC_SPI1_CLK_ENABLE();
 8006f60:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006f64:	9300      	str	r3, [sp, #0]
 8006f66:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8006f68:	23e0      	movs	r3, #224	; 0xe0
 8006f6a:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006f6c:	2302      	movs	r3, #2
 8006f6e:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006f70:	2303      	movs	r3, #3
 8006f72:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006f74:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8006f76:	2305      	movs	r3, #5
 8006f78:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006f7a:	f7fa fca3 	bl	80018c4 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8006f7e:	b007      	add	sp, #28
 8006f80:	f85d fb04 	ldr.w	pc, [sp], #4
 8006f84:	40013000 	.word	0x40013000
 8006f88:	40020000 	.word	0x40020000

08006f8c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8006f8c:	b513      	push	{r0, r1, r4, lr}
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006f8e:	4b22      	ldr	r3, [pc, #136]	; (8007018 <HAL_MspInit+0x8c>)
 8006f90:	2400      	movs	r4, #0
 8006f92:	9400      	str	r4, [sp, #0]
 8006f94:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006f96:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006f9a:	645a      	str	r2, [r3, #68]	; 0x44
 8006f9c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006f9e:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8006fa2:	9200      	str	r2, [sp, #0]
 8006fa4:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8006fa6:	9401      	str	r4, [sp, #4]
 8006fa8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006faa:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8006fae:	641a      	str	r2, [r3, #64]	; 0x40
 8006fb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006fb2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006fb6:	9301      	str	r3, [sp, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8006fb8:	2003      	movs	r0, #3
  __HAL_RCC_PWR_CLK_ENABLE();
 8006fba:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8006fbc:	f7fa fc0e 	bl	80017dc <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8006fc0:	4622      	mov	r2, r4
 8006fc2:	4621      	mov	r1, r4
 8006fc4:	f06f 000b 	mvn.w	r0, #11
 8006fc8:	f7fa fc1a 	bl	8001800 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8006fcc:	4622      	mov	r2, r4
 8006fce:	4621      	mov	r1, r4
 8006fd0:	f06f 000a 	mvn.w	r0, #10
 8006fd4:	f7fa fc14 	bl	8001800 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 8006fd8:	4622      	mov	r2, r4
 8006fda:	4621      	mov	r1, r4
 8006fdc:	f06f 0009 	mvn.w	r0, #9
 8006fe0:	f7fa fc0e 	bl	8001800 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 8006fe4:	4622      	mov	r2, r4
 8006fe6:	4621      	mov	r1, r4
 8006fe8:	f06f 0004 	mvn.w	r0, #4
 8006fec:	f7fa fc08 	bl	8001800 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 8006ff0:	4622      	mov	r2, r4
 8006ff2:	4621      	mov	r1, r4
 8006ff4:	f06f 0003 	mvn.w	r0, #3
 8006ff8:	f7fa fc02 	bl	8001800 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8006ffc:	4622      	mov	r2, r4
 8006ffe:	210f      	movs	r1, #15
 8007000:	f06f 0001 	mvn.w	r0, #1
 8007004:	f7fa fbfc 	bl	8001800 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 15, 0);
 8007008:	4622      	mov	r2, r4
 800700a:	210f      	movs	r1, #15
 800700c:	f04f 30ff 	mov.w	r0, #4294967295
 8007010:	f7fa fbf6 	bl	8001800 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8007014:	b002      	add	sp, #8
 8007016:	bd10      	pop	{r4, pc}
 8007018:	40023800 	.word	0x40023800

0800701c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priorty.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800701c:	b530      	push	{r4, r5, lr}
  uint32_t              uwTimclock = 0;
  uint32_t              uwPrescalerValue = 0;
  uint32_t              pFLatency;
  
  /*Configure the TIM10 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority ,0); 
 800701e:	4601      	mov	r1, r0
{
 8007020:	b089      	sub	sp, #36	; 0x24
  HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority ,0); 
 8007022:	2200      	movs	r2, #0
 8007024:	2019      	movs	r0, #25
 8007026:	f7fa fbeb 	bl	8001800 <HAL_NVIC_SetPriority>
  
  /* Enable the TIM10 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn); 
 800702a:	2019      	movs	r0, #25
 800702c:	f7fa fc1c 	bl	8001868 <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM10 clock */
  __HAL_RCC_TIM10_CLK_ENABLE();
 8007030:	2500      	movs	r5, #0
 8007032:	4b14      	ldr	r3, [pc, #80]	; (8007084 <HAL_InitTick+0x68>)
 8007034:	9502      	str	r5, [sp, #8]
 8007036:	6c5a      	ldr	r2, [r3, #68]	; 0x44
   
  /* Compute the prescaler value to have TIM10 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
  
  /* Initialize TIM10 */
  htim10.Instance = TIM10;
 8007038:	4c13      	ldr	r4, [pc, #76]	; (8007088 <HAL_InitTick+0x6c>)
  __HAL_RCC_TIM10_CLK_ENABLE();
 800703a:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800703e:	645a      	str	r2, [r3, #68]	; 0x44
 8007040:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007042:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007046:	9302      	str	r3, [sp, #8]
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8007048:	a901      	add	r1, sp, #4
 800704a:	a803      	add	r0, sp, #12
  __HAL_RCC_TIM10_CLK_ENABLE();
 800704c:	9b02      	ldr	r3, [sp, #8]
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800704e:	f7fc fa8b 	bl	8003568 <HAL_RCC_GetClockConfig>
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8007052:	f7fc fa79 	bl	8003548 <HAL_RCC_GetPCLK2Freq>
  htim10.Instance = TIM10;
 8007056:	4b0d      	ldr	r3, [pc, #52]	; (800708c <HAL_InitTick+0x70>)
 8007058:	6023      	str	r3, [r4, #0]
  + Period = [(TIM10CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim10.Init.Period = (1000000 / 1000) - 1;
 800705a:	f240 33e7 	movw	r3, #999	; 0x3e7
 800705e:	60e3      	str	r3, [r4, #12]
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 8007060:	4b0b      	ldr	r3, [pc, #44]	; (8007090 <HAL_InitTick+0x74>)
 8007062:	fbb0 f0f3 	udiv	r0, r0, r3
 8007066:	3801      	subs	r0, #1
  htim10.Init.Prescaler = uwPrescalerValue;
 8007068:	6060      	str	r0, [r4, #4]
  htim10.Init.ClockDivision = 0;
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
  if(HAL_TIM_Base_Init(&htim10) == HAL_OK)
 800706a:	4620      	mov	r0, r4
  htim10.Init.ClockDivision = 0;
 800706c:	6125      	str	r5, [r4, #16]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 800706e:	60a5      	str	r5, [r4, #8]
  if(HAL_TIM_Base_Init(&htim10) == HAL_OK)
 8007070:	f7fc fd16 	bl	8003aa0 <HAL_TIM_Base_Init>
 8007074:	b920      	cbnz	r0, 8007080 <HAL_InitTick+0x64>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim10);
 8007076:	4620      	mov	r0, r4
 8007078:	f7fc fc15 	bl	80038a6 <HAL_TIM_Base_Start_IT>
  }
  
  /* Return function status */
  return HAL_ERROR;
}
 800707c:	b009      	add	sp, #36	; 0x24
 800707e:	bd30      	pop	{r4, r5, pc}
  return HAL_ERROR;
 8007080:	2001      	movs	r0, #1
 8007082:	e7fb      	b.n	800707c <HAL_InitTick+0x60>
 8007084:	40023800 	.word	0x40023800
 8007088:	200043b8 	.word	0x200043b8
 800708c:	40014400 	.word	0x40014400
 8007090:	000f4240 	.word	0x000f4240

08007094 <NMI_Handler>:
 8007094:	4770      	bx	lr

08007096 <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 8007096:	e7fe      	b.n	8007096 <HardFault_Handler>

08007098 <MemManage_Handler>:

/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
 8007098:	e7fe      	b.n	8007098 <MemManage_Handler>

0800709a <BusFault_Handler>:

/**
* @brief This function handles Pre-fetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
 800709a:	e7fe      	b.n	800709a <BusFault_Handler>

0800709c <UsageFault_Handler>:

/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
 800709c:	e7fe      	b.n	800709c <UsageFault_Handler>

0800709e <DebugMon_Handler>:

/**
* @brief This function handles Debug monitor.
*/
void DebugMon_Handler(void)
{
 800709e:	4770      	bx	lr

080070a0 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  osSystickHandler();
 80070a0:	f7fd beec 	b.w	8004e7c <osSystickHandler>

080070a4 <TIM1_UP_TIM10_IRQHandler>:
void TIM1_UP_TIM10_IRQHandler(void)
{
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim10);
 80070a4:	4801      	ldr	r0, [pc, #4]	; (80070ac <TIM1_UP_TIM10_IRQHandler+0x8>)
 80070a6:	f7fc bc0d 	b.w	80038c4 <HAL_TIM_IRQHandler>
 80070aa:	bf00      	nop
 80070ac:	200043b8 	.word	0x200043b8

080070b0 <OTG_FS_IRQHandler>:
void OTG_FS_IRQHandler(void)
{
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 80070b0:	4801      	ldr	r0, [pc, #4]	; (80070b8 <OTG_FS_IRQHandler+0x8>)
 80070b2:	f7fb bc17 	b.w	80028e4 <HAL_PCD_IRQHandler>
 80070b6:	bf00      	nop
 80070b8:	2000476c 	.word	0x2000476c

080070bc <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80070bc:	490f      	ldr	r1, [pc, #60]	; (80070fc <SystemInit+0x40>)
 80070be:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 80070c2:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80070c6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80070ca:	4b0d      	ldr	r3, [pc, #52]	; (8007100 <SystemInit+0x44>)
 80070cc:	681a      	ldr	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80070ce:	2000      	movs	r0, #0
  RCC->CR |= (uint32_t)0x00000001;
 80070d0:	f042 0201 	orr.w	r2, r2, #1
 80070d4:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000;
 80070d6:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80070d8:	681a      	ldr	r2, [r3, #0]
 80070da:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 80070de:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80070e2:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80070e4:	4a07      	ldr	r2, [pc, #28]	; (8007104 <SystemInit+0x48>)
 80070e6:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80070e8:	681a      	ldr	r2, [r3, #0]
 80070ea:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80070ee:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80070f0:	60d8      	str	r0, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80070f2:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80070f6:	608b      	str	r3, [r1, #8]
 80070f8:	4770      	bx	lr
 80070fa:	bf00      	nop
 80070fc:	e000ed00 	.word	0xe000ed00
 8007100:	40023800 	.word	0x40023800
 8007104:	24003010 	.word	0x24003010

08007108 <HAL_TIM_PWM_MspInit>:
}

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{

  if(tim_pwmHandle->Instance==TIM3)
 8007108:	6802      	ldr	r2, [r0, #0]
 800710a:	4b09      	ldr	r3, [pc, #36]	; (8007130 <HAL_TIM_PWM_MspInit+0x28>)
 800710c:	429a      	cmp	r2, r3
{
 800710e:	b082      	sub	sp, #8
  if(tim_pwmHandle->Instance==TIM3)
 8007110:	d10b      	bne.n	800712a <HAL_TIM_PWM_MspInit+0x22>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8007112:	2300      	movs	r3, #0
 8007114:	9301      	str	r3, [sp, #4]
 8007116:	4b07      	ldr	r3, [pc, #28]	; (8007134 <HAL_TIM_PWM_MspInit+0x2c>)
 8007118:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800711a:	f042 0202 	orr.w	r2, r2, #2
 800711e:	641a      	str	r2, [r3, #64]	; 0x40
 8007120:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007122:	f003 0302 	and.w	r3, r3, #2
 8007126:	9301      	str	r3, [sp, #4]
 8007128:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 800712a:	b002      	add	sp, #8
 800712c:	4770      	bx	lr
 800712e:	bf00      	nop
 8007130:	40000400 	.word	0x40000400
 8007134:	40023800 	.word	0x40023800

08007138 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8007138:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(timHandle->Instance==TIM3)
 800713a:	6802      	ldr	r2, [r0, #0]
 800713c:	4b08      	ldr	r3, [pc, #32]	; (8007160 <HAL_TIM_MspPostInit+0x28>)
 800713e:	429a      	cmp	r2, r3
 8007140:	d10b      	bne.n	800715a <HAL_TIM_MspPostInit+0x22>
  /* USER CODE END TIM3_MspPostInit 0 */
  
    /**TIM3 GPIO Configuration    
    PC6     ------> TIM3_CH1 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8007142:	2340      	movs	r3, #64	; 0x40
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007144:	2200      	movs	r2, #0
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8007146:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8007148:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800714a:	2302      	movs	r3, #2
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800714c:	4805      	ldr	r0, [pc, #20]	; (8007164 <HAL_TIM_MspPostInit+0x2c>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800714e:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007150:	9203      	str	r2, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007152:	9204      	str	r2, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8007154:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8007156:	f7fa fbb5 	bl	80018c4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 800715a:	b007      	add	sp, #28
 800715c:	f85d fb04 	ldr.w	pc, [sp], #4
 8007160:	40000400 	.word	0x40000400
 8007164:	40020800 	.word	0x40020800

08007168 <MX_TIM3_Init>:
{
 8007168:	b510      	push	{r4, lr}
  htim3.Instance = TIM3;
 800716a:	4817      	ldr	r0, [pc, #92]	; (80071c8 <MX_TIM3_Init+0x60>)
  htim3.Init.Prescaler = 0;
 800716c:	4b17      	ldr	r3, [pc, #92]	; (80071cc <MX_TIM3_Init+0x64>)
 800716e:	2400      	movs	r4, #0
{
 8007170:	b08a      	sub	sp, #40	; 0x28
  htim3.Init.Prescaler = 0;
 8007172:	e880 0018 	stmia.w	r0, {r3, r4}
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007176:	6084      	str	r4, [r0, #8]
  htim3.Init.Period = 0;
 8007178:	60c4      	str	r4, [r0, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800717a:	6104      	str	r4, [r0, #16]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800717c:	f7fc fcaa 	bl	8003ad4 <HAL_TIM_PWM_Init>
 8007180:	b118      	cbz	r0, 800718a <MX_TIM3_Init+0x22>
    _Error_Handler(__FILE__, __LINE__);
 8007182:	2148      	movs	r1, #72	; 0x48
 8007184:	4812      	ldr	r0, [pc, #72]	; (80071d0 <MX_TIM3_Init+0x68>)
 8007186:	f7ff feb3 	bl	8006ef0 <_Error_Handler>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800718a:	a901      	add	r1, sp, #4
 800718c:	480e      	ldr	r0, [pc, #56]	; (80071c8 <MX_TIM3_Init+0x60>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800718e:	9401      	str	r4, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8007190:	9402      	str	r4, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8007192:	f7fc fd69 	bl	8003c68 <HAL_TIMEx_MasterConfigSynchronization>
 8007196:	b118      	cbz	r0, 80071a0 <MX_TIM3_Init+0x38>
    _Error_Handler(__FILE__, __LINE__);
 8007198:	214f      	movs	r1, #79	; 0x4f
 800719a:	480d      	ldr	r0, [pc, #52]	; (80071d0 <MX_TIM3_Init+0x68>)
 800719c:	f7ff fea8 	bl	8006ef0 <_Error_Handler>
  sConfigOC.Pulse = 0;
 80071a0:	2200      	movs	r2, #0
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80071a2:	2360      	movs	r3, #96	; 0x60
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80071a4:	a903      	add	r1, sp, #12
 80071a6:	4808      	ldr	r0, [pc, #32]	; (80071c8 <MX_TIM3_Init+0x60>)
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80071a8:	9303      	str	r3, [sp, #12]
  sConfigOC.Pulse = 0;
 80071aa:	9204      	str	r2, [sp, #16]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80071ac:	9205      	str	r2, [sp, #20]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80071ae:	9207      	str	r2, [sp, #28]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80071b0:	f7fc fcd6 	bl	8003b60 <HAL_TIM_PWM_ConfigChannel>
 80071b4:	b118      	cbz	r0, 80071be <MX_TIM3_Init+0x56>
    _Error_Handler(__FILE__, __LINE__);
 80071b6:	2158      	movs	r1, #88	; 0x58
 80071b8:	4805      	ldr	r0, [pc, #20]	; (80071d0 <MX_TIM3_Init+0x68>)
 80071ba:	f7ff fe99 	bl	8006ef0 <_Error_Handler>
  HAL_TIM_MspPostInit(&htim3);
 80071be:	4802      	ldr	r0, [pc, #8]	; (80071c8 <MX_TIM3_Init+0x60>)
 80071c0:	f7ff ffba 	bl	8007138 <HAL_TIM_MspPostInit>
}
 80071c4:	b00a      	add	sp, #40	; 0x28
 80071c6:	bd10      	pop	{r4, pc}
 80071c8:	200043f4 	.word	0x200043f4
 80071cc:	40000400 	.word	0x40000400
 80071d0:	0800856a 	.word	0x0800856a

080071d4 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 80071d4:	b510      	push	{r4, lr}
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PreTreatment */
  
  /* Init Device Library, add supported class and start the library. */
  USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS);
 80071d6:	4c09      	ldr	r4, [pc, #36]	; (80071fc <MX_USB_DEVICE_Init+0x28>)
 80071d8:	4909      	ldr	r1, [pc, #36]	; (8007200 <MX_USB_DEVICE_Init+0x2c>)
 80071da:	2200      	movs	r2, #0
 80071dc:	4620      	mov	r0, r4
 80071de:	f7fd faa1 	bl	8004724 <USBD_Init>

  USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC);
 80071e2:	4908      	ldr	r1, [pc, #32]	; (8007204 <MX_USB_DEVICE_Init+0x30>)
 80071e4:	4620      	mov	r0, r4
 80071e6:	f7fd fab2 	bl	800474e <USBD_RegisterClass>

  USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS);
 80071ea:	4620      	mov	r0, r4
 80071ec:	4906      	ldr	r1, [pc, #24]	; (8007208 <MX_USB_DEVICE_Init+0x34>)
 80071ee:	f7fd fa5a 	bl	80046a6 <USBD_CDC_RegisterInterface>

  USBD_Start(&hUsbDeviceFS);
 80071f2:	4620      	mov	r0, r4

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 80071f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  USBD_Start(&hUsbDeviceFS);
 80071f8:	f7fd bab0 	b.w	800475c <USBD_Start>
 80071fc:	20004430 	.word	0x20004430
 8007200:	20000178 	.word	0x20000178
 8007204:	2000003c 	.word	0x2000003c
 8007208:	20000168 	.word	0x20000168

0800720c <CDC_DeInit_FS>:
static int8_t CDC_DeInit_FS(void)
{
	/* USER CODE BEGIN 4 */
	return (USBD_OK);
	/* USER CODE END 4 */
}
 800720c:	2000      	movs	r0, #0
 800720e:	4770      	bx	lr

08007210 <CDC_Receive_FS>:

static int8_t CDC_Receive_FS (uint8_t* Buf, uint32_t *Len)
{
    uint32_t len1 = *Len;
    uint16_t current_pos;
    LenData=len1;
 8007210:	4b2c      	ldr	r3, [pc, #176]	; (80072c4 <CDC_Receive_FS+0xb4>)
{
 8007212:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    uint32_t len1 = *Len;
 8007216:	680c      	ldr	r4, [r1, #0]
     *    +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++(rxbuffer)
     *      |                                |                                |
     *      | <--------RXBUFFERSIZE--------> | <--------RXBUFFERSIZE--------> | <-...
     *    last_string
     */
    if (usb_bytes_received + len1 > last_string_start_pos + RXBUFFERSIZE)
 8007218:	4a2b      	ldr	r2, [pc, #172]	; (80072c8 <CDC_Receive_FS+0xb8>)
    LenData=len1;
 800721a:	701c      	strb	r4, [r3, #0]
    if (usb_bytes_received + len1 > last_string_start_pos + RXBUFFERSIZE)
 800721c:	4b2b      	ldr	r3, [pc, #172]	; (80072cc <CDC_Receive_FS+0xbc>)
 800721e:	6817      	ldr	r7, [r2, #0]
 8007220:	681b      	ldr	r3, [r3, #0]
{
 8007222:	4688      	mov	r8, r1
    if (usb_bytes_received + len1 > last_string_start_pos + RXBUFFERSIZE)
 8007224:	3304      	adds	r3, #4
 8007226:	19e1      	adds	r1, r4, r7
 8007228:	4299      	cmp	r1, r3
 800722a:	4691      	mov	r9, r2
{
 800722c:	4605      	mov	r5, r0
 800722e:	4a28      	ldr	r2, [pc, #160]	; (80072d0 <CDC_Receive_FS+0xc0>)
    if (usb_bytes_received + len1 > last_string_start_pos + RXBUFFERSIZE)
 8007230:	d904      	bls.n	800723c <CDC_Receive_FS+0x2c>
         * as possible. Could be a very large packet being received at once and a \n is in the middle?
         *
         * Hence test if there is space available at all. If not, this is an overflow, else reduce
         * the len to what will fit int the remaining space.
         */
        if (usb_bytes_received > last_string_start_pos + RXBUFFERSIZE)
 8007232:	429f      	cmp	r7, r3
        {
            // overflow condition
            usb_rxbuffer_overflow = 1;
 8007234:	bf86      	itte	hi
 8007236:	2301      	movhi	r3, #1
 8007238:	7013      	strbhi	r3, [r2, #0]
        }
        else
        {
            len1 = last_string_start_pos + RXBUFFERSIZE - usb_bytes_received;
 800723a:	1bdc      	subls	r4, r3, r7
        }
    }

    if (usb_rxbuffer_overflow == 0)
 800723c:	7813      	ldrb	r3, [r2, #0]
 800723e:	bb0b      	cbnz	r3, 8007284 <CDC_Receive_FS+0x74>
         * There are two cases, either the ring buffer runs over the end and the received packet
         * has to be split into a part stored at the end of the rxbuffer ring buffer and the beginning.
         *
         * Or the packet fits into the middle of the ring buffer, hence is just copied there.
         */
        current_pos = usb_bytes_received % RXBUFFERSIZE;
 8007240:	f007 0603 	and.w	r6, r7, #3
        if (len1 > ((uint16_t) (RXBUFFERSIZE - current_pos)))
 8007244:	f1c6 0a04 	rsb	sl, r6, #4
 8007248:	fa1f f38a 	uxth.w	r3, sl
 800724c:	429c      	cmp	r4, r3
 800724e:	f8df b094 	ldr.w	fp, [pc, #148]	; 80072e4 <CDC_Receive_FS+0xd4>
 8007252:	4b20      	ldr	r3, [pc, #128]	; (80072d4 <CDC_Receive_FS+0xc4>)
 8007254:	d92e      	bls.n	80072b4 <CDC_Receive_FS+0xa4>
        {
            memcpy(&rxbuffer[current_pos], Buf, RXBUFFERSIZE - current_pos);
 8007256:	4652      	mov	r2, sl
 8007258:	4629      	mov	r1, r5
 800725a:	1998      	adds	r0, r3, r6
 800725c:	9301      	str	r3, [sp, #4]
 800725e:	f000 faed 	bl	800783c <memcpy>
            memcpy(&rxbuffer[0], &Buf[RXBUFFERSIZE - current_pos], len1 + current_pos - RXBUFFERSIZE);
 8007262:	9b01      	ldr	r3, [sp, #4]
 8007264:	1f32      	subs	r2, r6, #4
 8007266:	4422      	add	r2, r4
 8007268:	eb05 010a 	add.w	r1, r5, sl
 800726c:	4618      	mov	r0, r3
 800726e:	f000 fae5 	bl	800783c <memcpy>
            memcpy(&received_data[current_pos], Buf, RXBUFFERSIZE - current_pos);
 8007272:	4652      	mov	r2, sl
        }
        else
        {
            memcpy(&rxbuffer[current_pos], Buf, len1);
            memcpy(&received_data[current_pos], Buf, len1);
 8007274:	4629      	mov	r1, r5
 8007276:	eb0b 0006 	add.w	r0, fp, r6
           // memcpy(&[current_pos], Buf, len1);

        }

        usb_bytes_received += len1;
 800727a:	443c      	add	r4, r7
            memcpy(&received_data[current_pos], Buf, len1);
 800727c:	f000 fade 	bl	800783c <memcpy>
        usb_bytes_received += len1;
 8007280:	f8c9 4000 	str.w	r4, [r9]

    }


    /* Prepare for the next reception of data */
    USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8007284:	4914      	ldr	r1, [pc, #80]	; (80072d8 <CDC_Receive_FS+0xc8>)
 8007286:	4815      	ldr	r0, [pc, #84]	; (80072dc <CDC_Receive_FS+0xcc>)
 8007288:	f7fd fa1c 	bl	80046c4 <USBD_CDC_SetRxBuffer>
    USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800728c:	4813      	ldr	r0, [pc, #76]	; (80072dc <CDC_Receive_FS+0xcc>)
 800728e:	f7fd fa36 	bl	80046fe <USBD_CDC_ReceivePacket>

    received_data_size = *Len;
 8007292:	f8d8 4000 	ldr.w	r4, [r8]
 8007296:	4b12      	ldr	r3, [pc, #72]	; (80072e0 <CDC_Receive_FS+0xd0>)
    memcpy(received_data, Buf, received_data_size);
 8007298:	4812      	ldr	r0, [pc, #72]	; (80072e4 <CDC_Receive_FS+0xd4>)
    received_data_size = *Len;
 800729a:	601c      	str	r4, [r3, #0]
    memcpy(received_data, Buf, received_data_size);
 800729c:	4622      	mov	r2, r4
 800729e:	4629      	mov	r1, r5
 80072a0:	f000 facc 	bl	800783c <memcpy>
    receive_total += received_data_size;
 80072a4:	4b10      	ldr	r3, [pc, #64]	; (80072e8 <CDC_Receive_FS+0xd8>)
 80072a6:	681a      	ldr	r2, [r3, #0]


    return (USBD_OK);

}
 80072a8:	2000      	movs	r0, #0
    receive_total += received_data_size;
 80072aa:	4422      	add	r2, r4
 80072ac:	601a      	str	r2, [r3, #0]
}
 80072ae:	b003      	add	sp, #12
 80072b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
            memcpy(&rxbuffer[current_pos], Buf, len1);
 80072b4:	4622      	mov	r2, r4
 80072b6:	4629      	mov	r1, r5
 80072b8:	1998      	adds	r0, r3, r6
 80072ba:	f000 fabf 	bl	800783c <memcpy>
            memcpy(&received_data[current_pos], Buf, len1);
 80072be:	4622      	mov	r2, r4
 80072c0:	e7d8      	b.n	8007274 <CDC_Receive_FS+0x64>
 80072c2:	bf00      	nop
 80072c4:	20004154 	.word	0x20004154
 80072c8:	20004168 	.word	0x20004168
 80072cc:	20004160 	.word	0x20004160
 80072d0:	2000416c 	.word	0x2000416c
 80072d4:	20004767 	.word	0x20004767
 80072d8:	2000465c 	.word	0x2000465c
 80072dc:	20004430 	.word	0x20004430
 80072e0:	20004658 	.word	0x20004658
 80072e4:	20004660 	.word	0x20004660
 80072e8:	20004164 	.word	0x20004164

080072ec <CDC_Init_FS>:
{
 80072ec:	b510      	push	{r4, lr}
	USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 80072ee:	4c06      	ldr	r4, [pc, #24]	; (8007308 <CDC_Init_FS+0x1c>)
 80072f0:	4906      	ldr	r1, [pc, #24]	; (800730c <CDC_Init_FS+0x20>)
 80072f2:	2200      	movs	r2, #0
 80072f4:	4620      	mov	r0, r4
 80072f6:	f7fd f9dd 	bl	80046b4 <USBD_CDC_SetTxBuffer>
	USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 80072fa:	4905      	ldr	r1, [pc, #20]	; (8007310 <CDC_Init_FS+0x24>)
 80072fc:	4620      	mov	r0, r4
 80072fe:	f7fd f9e1 	bl	80046c4 <USBD_CDC_SetRxBuffer>
}
 8007302:	2000      	movs	r0, #0
 8007304:	bd10      	pop	{r4, pc}
 8007306:	bf00      	nop
 8007308:	20004430 	.word	0x20004430
 800730c:	20004664 	.word	0x20004664
 8007310:	2000465c 	.word	0x2000465c

08007314 <CDC_Control_FS>:
	switch(cmd)
 8007314:	2820      	cmp	r0, #32
 8007316:	d003      	beq.n	8007320 <CDC_Control_FS+0xc>
 8007318:	2821      	cmp	r0, #33	; 0x21
 800731a:	d00b      	beq.n	8007334 <CDC_Control_FS+0x20>
}
 800731c:	2000      	movs	r0, #0
 800731e:	4770      	bx	lr
		LineCoding.bitrate    = (uint32_t)(pbuf[0] | (pbuf[1] << 8) | (pbuf[2] << 16) | (pbuf[3] << 24));
 8007320:	4b0d      	ldr	r3, [pc, #52]	; (8007358 <CDC_Control_FS+0x44>)
 8007322:	680a      	ldr	r2, [r1, #0]
 8007324:	601a      	str	r2, [r3, #0]
		LineCoding.format     = pbuf[4];
 8007326:	790a      	ldrb	r2, [r1, #4]
 8007328:	711a      	strb	r2, [r3, #4]
		LineCoding.paritytype = pbuf[5];
 800732a:	794a      	ldrb	r2, [r1, #5]
 800732c:	715a      	strb	r2, [r3, #5]
		LineCoding.datatype   = pbuf[6];
 800732e:	798a      	ldrb	r2, [r1, #6]
 8007330:	719a      	strb	r2, [r3, #6]
 8007332:	e7f3      	b.n	800731c <CDC_Control_FS+0x8>
		pbuf[0] = (uint8_t)(LineCoding.bitrate);
 8007334:	4b08      	ldr	r3, [pc, #32]	; (8007358 <CDC_Control_FS+0x44>)
 8007336:	681a      	ldr	r2, [r3, #0]
 8007338:	700a      	strb	r2, [r1, #0]
		pbuf[1] = (uint8_t)(LineCoding.bitrate >> 8);
 800733a:	681a      	ldr	r2, [r3, #0]
 800733c:	0a12      	lsrs	r2, r2, #8
 800733e:	704a      	strb	r2, [r1, #1]
		pbuf[2] = (uint8_t)(LineCoding.bitrate >> 16);
 8007340:	885a      	ldrh	r2, [r3, #2]
 8007342:	708a      	strb	r2, [r1, #2]
		pbuf[3] = (uint8_t)(LineCoding.bitrate >> 24);
 8007344:	78da      	ldrb	r2, [r3, #3]
 8007346:	70ca      	strb	r2, [r1, #3]
		pbuf[4] = LineCoding.format;
 8007348:	791a      	ldrb	r2, [r3, #4]
 800734a:	710a      	strb	r2, [r1, #4]
		pbuf[5] = LineCoding.paritytype;
 800734c:	795a      	ldrb	r2, [r3, #5]
 800734e:	714a      	strb	r2, [r1, #5]
		pbuf[6] = LineCoding.datatype;
 8007350:	799b      	ldrb	r3, [r3, #6]
 8007352:	718b      	strb	r3, [r1, #6]
		break;
 8007354:	e7e2      	b.n	800731c <CDC_Control_FS+0x8>
 8007356:	bf00      	nop
 8007358:	20000160 	.word	0x20000160

0800735c <USB_Transmit>:
//	return result;
//}
/* USER CODE BEGIN PRIVATE_FUNCTIONS_IMPLEMENTATION */

void USB_Transmit()
{
 800735c:	b538      	push	{r3, r4, r5, lr}
	uint32_t buffptr = bytes_sent % APP_TX_DATA_SIZE;
	uint32_t buffsize = bytes_written - bytes_sent;

	if (hUsbDeviceFS.dev_state == USBD_STATE_CONFIGURED)
 800735e:	4b12      	ldr	r3, [pc, #72]	; (80073a8 <USB_Transmit+0x4c>)
 8007360:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
 8007364:	2b03      	cmp	r3, #3
 8007366:	d11e      	bne.n	80073a6 <USB_Transmit+0x4a>
	uint32_t buffptr = bytes_sent % APP_TX_DATA_SIZE;
 8007368:	4d10      	ldr	r5, [pc, #64]	; (80073ac <USB_Transmit+0x50>)
	uint32_t buffsize = bytes_written - bytes_sent;
 800736a:	4b11      	ldr	r3, [pc, #68]	; (80073b0 <USB_Transmit+0x54>)
	uint32_t buffptr = bytes_sent % APP_TX_DATA_SIZE;
 800736c:	682a      	ldr	r2, [r5, #0]
	uint32_t buffsize = bytes_written - bytes_sent;
 800736e:	681c      	ldr	r4, [r3, #0]
	{
		if(bytes_written != bytes_sent)
 8007370:	42a2      	cmp	r2, r4
 8007372:	d018      	beq.n	80073a6 <USB_Transmit+0x4a>
	uint32_t buffptr = bytes_sent % APP_TX_DATA_SIZE;
 8007374:	23ff      	movs	r3, #255	; 0xff
 8007376:	fbb2 f3f3 	udiv	r3, r2, r3
 800737a:	ebc3 2303 	rsb	r3, r3, r3, lsl #8
 800737e:	1ad3      	subs	r3, r2, r3
	uint32_t buffsize = bytes_written - bytes_sent;
 8007380:	1aa4      	subs	r4, r4, r2
		{
			if (buffptr + buffsize > APP_TX_DATA_SIZE)
 8007382:	191a      	adds	r2, r3, r4
 8007384:	2aff      	cmp	r2, #255	; 0xff
			{
				buffsize = APP_TX_DATA_SIZE - buffptr;
			}

			USBD_CDC_SetTxBuffer(&hUsbDeviceFS, (uint8_t*)&UserTxBufferFS[buffptr], buffsize);
 8007386:	490b      	ldr	r1, [pc, #44]	; (80073b4 <USB_Transmit+0x58>)
 8007388:	4807      	ldr	r0, [pc, #28]	; (80073a8 <USB_Transmit+0x4c>)
				buffsize = APP_TX_DATA_SIZE - buffptr;
 800738a:	bf88      	it	hi
 800738c:	f1c3 04ff 	rsbhi	r4, r3, #255	; 0xff
			USBD_CDC_SetTxBuffer(&hUsbDeviceFS, (uint8_t*)&UserTxBufferFS[buffptr], buffsize);
 8007390:	b2a2      	uxth	r2, r4
 8007392:	4419      	add	r1, r3
 8007394:	f7fd f98e 	bl	80046b4 <USBD_CDC_SetTxBuffer>

			if(USBD_CDC_TransmitPacket(&hUsbDeviceFS) == USBD_OK)
 8007398:	4803      	ldr	r0, [pc, #12]	; (80073a8 <USB_Transmit+0x4c>)
 800739a:	f7fd f999 	bl	80046d0 <USBD_CDC_TransmitPacket>
 800739e:	b910      	cbnz	r0, 80073a6 <USB_Transmit+0x4a>
			{
				bytes_sent += buffsize;
 80073a0:	682b      	ldr	r3, [r5, #0]
 80073a2:	441c      	add	r4, r3
 80073a4:	602c      	str	r4, [r5, #0]
 80073a6:	bd38      	pop	{r3, r4, r5, pc}
 80073a8:	20004430 	.word	0x20004430
 80073ac:	20004158 	.word	0x20004158
 80073b0:	2000415c 	.word	0x2000415c
 80073b4:	20004664 	.word	0x20004664

080073b8 <USB_TransmitBuffer>:
		}
	}
}

uint8_t USB_TransmitBuffer(uint8_t *ptr, uint32_t len)
{
 80073b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	uint32_t le;
	uint32_t rel_pos = bytes_written % APP_TX_DATA_SIZE;

	if (hUsbDeviceFS.dev_state == USBD_STATE_CONFIGURED && len < APP_RX_DATA_SIZE)
 80073bc:	4b17      	ldr	r3, [pc, #92]	; (800741c <USB_TransmitBuffer+0x64>)
 80073be:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
 80073c2:	2b03      	cmp	r3, #3
{
 80073c4:	4607      	mov	r7, r0
 80073c6:	460d      	mov	r5, r1
	if (hUsbDeviceFS.dev_state == USBD_STATE_CONFIGURED && len < APP_RX_DATA_SIZE)
 80073c8:	d120      	bne.n	800740c <USB_TransmitBuffer+0x54>
 80073ca:	2909      	cmp	r1, #9
 80073cc:	d81e      	bhi.n	800740c <USB_TransmitBuffer+0x54>
	uint32_t rel_pos = bytes_written % APP_TX_DATA_SIZE;
 80073ce:	4e14      	ldr	r6, [pc, #80]	; (8007420 <USB_TransmitBuffer+0x68>)
 80073d0:	f8df 8050 	ldr.w	r8, [pc, #80]	; 8007424 <USB_TransmitBuffer+0x6c>
 80073d4:	6834      	ldr	r4, [r6, #0]
 80073d6:	20ff      	movs	r0, #255	; 0xff
 80073d8:	fbb4 f0f0 	udiv	r0, r4, r0
 80073dc:	ebc0 2000 	rsb	r0, r0, r0, lsl #8
 80073e0:	1a20      	subs	r0, r4, r0
	{
		if (rel_pos + len > APP_TX_DATA_SIZE)
 80073e2:	1842      	adds	r2, r0, r1
 80073e4:	2aff      	cmp	r2, #255	; 0xff
 80073e6:	d914      	bls.n	8007412 <USB_TransmitBuffer+0x5a>
		{
			le = APP_TX_DATA_SIZE - rel_pos;
 80073e8:	f1c0 09ff 	rsb	r9, r0, #255	; 0xff
			memcpy(&UserTxBufferFS[rel_pos], ptr, le);
 80073ec:	464a      	mov	r2, r9
 80073ee:	4639      	mov	r1, r7
 80073f0:	4440      	add	r0, r8
 80073f2:	f000 fa23 	bl	800783c <memcpy>
			memcpy(UserTxBufferFS, &ptr[le], len - le);
 80073f6:	eba5 0209 	sub.w	r2, r5, r9
 80073fa:	eb07 0109 	add.w	r1, r7, r9
 80073fe:	4640      	mov	r0, r8
		}
		else
		{
			memcpy(&UserTxBufferFS[rel_pos], ptr, len);
		}
		bytes_written += len;
 8007400:	442c      	add	r4, r5
			memcpy(&UserTxBufferFS[rel_pos], ptr, len);
 8007402:	f000 fa1b 	bl	800783c <memcpy>
		bytes_written += len;
 8007406:	6034      	str	r4, [r6, #0]

		// Synchronous transmission
		// Call outside of this function for asynchronous transmission (comment line)
		USB_Transmit();
 8007408:	f7ff ffa8 	bl	800735c <USB_Transmit>
	}

	return USBD_OK;
}
 800740c:	2000      	movs	r0, #0
 800740e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			memcpy(&UserTxBufferFS[rel_pos], ptr, len);
 8007412:	460a      	mov	r2, r1
 8007414:	4440      	add	r0, r8
 8007416:	4639      	mov	r1, r7
 8007418:	e7f2      	b.n	8007400 <USB_TransmitBuffer+0x48>
 800741a:	bf00      	nop
 800741c:	20004430 	.word	0x20004430
 8007420:	2000415c 	.word	0x2000415c
 8007424:	20004664 	.word	0x20004664

08007428 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8007428:	b510      	push	{r4, lr}
  GPIO_InitTypeDef GPIO_InitStruct;
  if(pcdHandle->Instance==USB_OTG_FS)
 800742a:	6803      	ldr	r3, [r0, #0]
 800742c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
{
 8007430:	b086      	sub	sp, #24
  if(pcdHandle->Instance==USB_OTG_FS)
 8007432:	d12e      	bne.n	8007492 <HAL_PCD_MspInit+0x6a>
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP 
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8007434:	2400      	movs	r4, #0
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 8007436:	f44f 7300 	mov.w	r3, #512	; 0x200
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 800743a:	a901      	add	r1, sp, #4
 800743c:	4816      	ldr	r0, [pc, #88]	; (8007498 <HAL_PCD_MspInit+0x70>)
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 800743e:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8007440:	9402      	str	r4, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007442:	9403      	str	r4, [sp, #12]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 8007444:	f7fa fa3e 	bl	80018c4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 8007448:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 800744c:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800744e:	2302      	movs	r3, #2
 8007450:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007452:	2303      	movs	r3, #3
 8007454:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007456:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8007458:	230a      	movs	r3, #10
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800745a:	480f      	ldr	r0, [pc, #60]	; (8007498 <HAL_PCD_MspInit+0x70>)
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800745c:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800745e:	9403      	str	r4, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007460:	f7fa fa30 	bl	80018c4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8007464:	4b0d      	ldr	r3, [pc, #52]	; (800749c <HAL_PCD_MspInit+0x74>)
 8007466:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007468:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800746c:	635a      	str	r2, [r3, #52]	; 0x34
 800746e:	9400      	str	r4, [sp, #0]
 8007470:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007472:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007476:	645a      	str	r2, [r3, #68]	; 0x44
 8007478:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800747a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800747e:	9300      	str	r3, [sp, #0]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 8007480:	2043      	movs	r0, #67	; 0x43
 8007482:	4622      	mov	r2, r4
 8007484:	2105      	movs	r1, #5
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8007486:	9b00      	ldr	r3, [sp, #0]
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 8007488:	f7fa f9ba 	bl	8001800 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800748c:	2043      	movs	r0, #67	; 0x43
 800748e:	f7fa f9eb 	bl	8001868 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8007492:	b006      	add	sp, #24
 8007494:	bd10      	pop	{r4, pc}
 8007496:	bf00      	nop
 8007498:	40020000 	.word	0x40020000
 800749c:	40023800 	.word	0x40023800

080074a0 <HAL_PCD_SetupStageCallback>:
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
{
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 80074a0:	f500 716f 	add.w	r1, r0, #956	; 0x3bc
 80074a4:	f8d0 03ec 	ldr.w	r0, [r0, #1004]	; 0x3ec
 80074a8:	f7fd b96f 	b.w	800478a <USBD_LL_SetupStage>

080074ac <HAL_PCD_DataOutStageCallback>:
  * @param  epnum: Endpoint number
  * @retval None
  */
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 80074ac:	231c      	movs	r3, #28
 80074ae:	fb03 0301 	mla	r3, r3, r1, r0
 80074b2:	f8d0 03ec 	ldr.w	r0, [r0, #1004]	; 0x3ec
 80074b6:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80074ba:	f7fd b993 	b.w	80047e4 <USBD_LL_DataOutStage>

080074be <HAL_PCD_DataInStageCallback>:
  * @param  epnum: Endpoint number
  * @retval None
  */
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 80074be:	231c      	movs	r3, #28
 80074c0:	fb03 0301 	mla	r3, r3, r1, r0
 80074c4:	f8d0 03ec 	ldr.w	r0, [r0, #1004]	; 0x3ec
 80074c8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80074ca:	f7fd b9bd 	b.w	8004848 <USBD_LL_DataInStage>

080074ce <HAL_PCD_SOFCallback>:
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
{
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 80074ce:	f8d0 03ec 	ldr.w	r0, [r0, #1004]	; 0x3ec
 80074d2:	f7fd ba39 	b.w	8004948 <USBD_LL_SOF>

080074d6 <HAL_PCD_ResetCallback>:
  * @brief  Reset callback.
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
{ 
 80074d6:	b510      	push	{r4, lr}
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;

  /* Set USB current speed. */
  switch (hpcd->Init.speed)
 80074d8:	68c1      	ldr	r1, [r0, #12]
{ 
 80074da:	4604      	mov	r4, r0
	
  default:
    speed = USBD_SPEED_FULL;
    break;    
  }
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 80074dc:	3100      	adds	r1, #0
 80074de:	bf18      	it	ne
 80074e0:	2101      	movne	r1, #1
 80074e2:	f8d0 03ec 	ldr.w	r0, [r0, #1004]	; 0x3ec
 80074e6:	f7fd fa1d 	bl	8004924 <USBD_LL_SetSpeed>
  
  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 80074ea:	f8d4 03ec 	ldr.w	r0, [r4, #1004]	; 0x3ec
}
 80074ee:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 80074f2:	f7fd b9f8 	b.w	80048e6 <USBD_LL_Reset>
	...

080074f8 <HAL_PCD_SuspendCallback>:
  * When Low power mode is enabled the debug cannot be used (IAR, Keil doesn't support it)
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
{
 80074f8:	b510      	push	{r4, lr}
 80074fa:	4604      	mov	r4, r0
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 80074fc:	f8d0 03ec 	ldr.w	r0, [r0, #1004]	; 0x3ec
 8007500:	f7fd fa13 	bl	800492a <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8007504:	6822      	ldr	r2, [r4, #0]
 8007506:	f8d2 3e00 	ldr.w	r3, [r2, #3584]	; 0xe00
 800750a:	f043 0301 	orr.w	r3, r3, #1
 800750e:	f8c2 3e00 	str.w	r3, [r2, #3584]	; 0xe00
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8007512:	6a23      	ldr	r3, [r4, #32]
 8007514:	b123      	cbz	r3, 8007520 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8007516:	4a03      	ldr	r2, [pc, #12]	; (8007524 <HAL_PCD_SuspendCallback+0x2c>)
 8007518:	6913      	ldr	r3, [r2, #16]
 800751a:	f043 0306 	orr.w	r3, r3, #6
 800751e:	6113      	str	r3, [r2, #16]
 8007520:	bd10      	pop	{r4, pc}
 8007522:	bf00      	nop
 8007524:	e000ed00 	.word	0xe000ed00

08007528 <HAL_PCD_ResumeCallback>:
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
{
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8007528:	f8d0 03ec 	ldr.w	r0, [r0, #1004]	; 0x3ec
 800752c:	f7fd ba06 	b.w	800493c <USBD_LL_Resume>

08007530 <HAL_PCD_ISOOUTIncompleteCallback>:
  * @param  epnum: Endpoint number
  * @retval None
  */
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8007530:	f8d0 03ec 	ldr.w	r0, [r0, #1004]	; 0x3ec
 8007534:	f7fd ba16 	b.w	8004964 <USBD_LL_IsoOUTIncomplete>

08007538 <HAL_PCD_ISOINIncompleteCallback>:
  * @param  epnum: Endpoint number
  * @retval None
  */
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8007538:	f8d0 03ec 	ldr.w	r0, [r0, #1004]	; 0x3ec
 800753c:	f7fd ba10 	b.w	8004960 <USBD_LL_IsoINIncomplete>

08007540 <HAL_PCD_ConnectCallback>:
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
{
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8007540:	f8d0 03ec 	ldr.w	r0, [r0, #1004]	; 0x3ec
 8007544:	f7fd ba10 	b.w	8004968 <USBD_LL_DevConnected>

08007548 <HAL_PCD_DisconnectCallback>:
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
{
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8007548:	f8d0 03ec 	ldr.w	r0, [r0, #1004]	; 0x3ec
 800754c:	f7fd ba0e 	b.w	800496c <USBD_LL_DevDisconnected>

08007550 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8007550:	b508      	push	{r3, lr}
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8007552:	7802      	ldrb	r2, [r0, #0]
 8007554:	bb5a      	cbnz	r2, 80075ae <USBD_LL_Init+0x5e>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8007556:	4b17      	ldr	r3, [pc, #92]	; (80075b4 <USBD_LL_Init+0x64>)
  pdev->pData = &hpcd_USB_OTG_FS;
  
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8007558:	2104      	movs	r1, #4
  hpcd_USB_OTG_FS.pData = pdev;
 800755a:	f8c3 03ec 	str.w	r0, [r3, #1004]	; 0x3ec
  pdev->pData = &hpcd_USB_OTG_FS;
 800755e:	f8c0 3220 	str.w	r3, [r0, #544]	; 0x220
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8007562:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8007566:	e883 0003 	stmia.w	r3, {r0, r1}
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800756a:	2102      	movs	r1, #2
 800756c:	60d9      	str	r1, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
  hpcd_USB_OTG_FS.Init.ep0_mps = DEP0CTL_MPS_64;
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800756e:	6199      	str	r1, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8007570:	4618      	mov	r0, r3
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8007572:	2101      	movs	r1, #1
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8007574:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.ep0_mps = DEP0CTL_MPS_64;
 8007576:	615a      	str	r2, [r3, #20]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8007578:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800757a:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800757c:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 800757e:	62d9      	str	r1, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8007580:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8007582:	f7fb f92d 	bl	80027e0 <HAL_PCD_Init>
 8007586:	b120      	cbz	r0, 8007592 <USBD_LL_Init+0x42>
  {
    _Error_Handler(__FILE__, __LINE__);
 8007588:	f240 1153 	movw	r1, #339	; 0x153
 800758c:	480a      	ldr	r0, [pc, #40]	; (80075b8 <USBD_LL_Init+0x68>)
 800758e:	f7ff fcaf 	bl	8006ef0 <_Error_Handler>
  }

  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8007592:	2180      	movs	r1, #128	; 0x80
 8007594:	4807      	ldr	r0, [pc, #28]	; (80075b4 <USBD_LL_Init+0x64>)
 8007596:	f7fb fd72 	bl	800307e <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800759a:	2240      	movs	r2, #64	; 0x40
 800759c:	2100      	movs	r1, #0
 800759e:	4805      	ldr	r0, [pc, #20]	; (80075b4 <USBD_LL_Init+0x64>)
 80075a0:	f7fb fd4c 	bl	800303c <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 80075a4:	2280      	movs	r2, #128	; 0x80
 80075a6:	2101      	movs	r1, #1
 80075a8:	4802      	ldr	r0, [pc, #8]	; (80075b4 <USBD_LL_Init+0x64>)
 80075aa:	f7fb fd47 	bl	800303c <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
}
 80075ae:	2000      	movs	r0, #0
 80075b0:	bd08      	pop	{r3, pc}
 80075b2:	bf00      	nop
 80075b4:	2000476c 	.word	0x2000476c
 80075b8:	0800857b 	.word	0x0800857b

080075bc <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver. 
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 80075bc:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;
 
  hal_status = HAL_PCD_Start(pdev->pData);
 80075be:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 80075c2:	f7fb f979 	bl	80028b8 <HAL_PCD_Start>
 80075c6:	2803      	cmp	r0, #3
 80075c8:	bf9a      	itte	ls
 80075ca:	4b02      	ldrls	r3, [pc, #8]	; (80075d4 <USBD_LL_Start+0x18>)
 80075cc:	5c18      	ldrbls	r0, [r3, r0]
 80075ce:	2002      	movhi	r0, #2
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status;
}
 80075d0:	bd08      	pop	{r3, pc}
 80075d2:	bf00      	nop
 80075d4:	08008577 	.word	0x08008577

080075d8 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 80075d8:	b510      	push	{r4, lr}
 80075da:	461c      	mov	r4, r3
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 80075dc:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 80075e0:	4613      	mov	r3, r2
 80075e2:	4622      	mov	r2, r4
 80075e4:	f7fb fc3c 	bl	8002e60 <HAL_PCD_EP_Open>
 80075e8:	2803      	cmp	r0, #3
 80075ea:	bf9a      	itte	ls
 80075ec:	4b01      	ldrls	r3, [pc, #4]	; (80075f4 <USBD_LL_OpenEP+0x1c>)
 80075ee:	5c18      	ldrbls	r0, [r3, r0]
 80075f0:	2002      	movhi	r0, #2
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status;
}
 80075f2:	bd10      	pop	{r4, pc}
 80075f4:	08008577 	.word	0x08008577

080075f8 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80075f8:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;
  
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 80075fa:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 80075fe:	f7fb fc5d 	bl	8002ebc <HAL_PCD_EP_Close>
 8007602:	2803      	cmp	r0, #3
 8007604:	bf9a      	itte	ls
 8007606:	4b02      	ldrls	r3, [pc, #8]	; (8007610 <USBD_LL_CloseEP+0x18>)
 8007608:	5c18      	ldrbls	r0, [r3, r0]
 800760a:	2002      	movhi	r0, #2
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status;  
}
 800760c:	bd08      	pop	{r3, pc}
 800760e:	bf00      	nop
 8007610:	08008577 	.word	0x08008577

08007614 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8007614:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;
  
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8007616:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 800761a:	f7fb fcbe 	bl	8002f9a <HAL_PCD_EP_SetStall>
 800761e:	2803      	cmp	r0, #3
 8007620:	bf9a      	itte	ls
 8007622:	4b02      	ldrls	r3, [pc, #8]	; (800762c <USBD_LL_StallEP+0x18>)
 8007624:	5c18      	ldrbls	r0, [r3, r0]
 8007626:	2002      	movhi	r0, #2
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status;  
}
 8007628:	bd08      	pop	{r3, pc}
 800762a:	bf00      	nop
 800762c:	08008577 	.word	0x08008577

08007630 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8007630:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;
  
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);  
 8007632:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 8007636:	f7fb fcdc 	bl	8002ff2 <HAL_PCD_EP_ClrStall>
 800763a:	2803      	cmp	r0, #3
 800763c:	bf9a      	itte	ls
 800763e:	4b02      	ldrls	r3, [pc, #8]	; (8007648 <USBD_LL_ClearStallEP+0x18>)
 8007640:	5c18      	ldrbls	r0, [r3, r0]
 8007642:	2002      	movhi	r0, #2
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status; 
}
 8007644:	bd08      	pop	{r3, pc}
 8007646:	bf00      	nop
 8007648:	08008577 	.word	0x08008577

0800764c <USBD_LL_IsStallEP>:
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
  
  if((ep_addr & 0x80) == 0x80)
 800764c:	f011 0f80 	tst.w	r1, #128	; 0x80
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8007650:	f8d0 3220 	ldr.w	r3, [r0, #544]	; 0x220
 8007654:	f04f 021c 	mov.w	r2, #28
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall; 
 8007658:	bf1b      	ittet	ne
 800765a:	f001 017f 	andne.w	r1, r1, #127	; 0x7f
 800765e:	fb02 3101 	mlane	r1, r2, r1, r3
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall; 
 8007662:	fb02 3101 	mlaeq	r1, r2, r1, r3
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall; 
 8007666:	f891 003a 	ldrbne.w	r0, [r1, #58]	; 0x3a
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall; 
 800766a:	bf08      	it	eq
 800766c:	f891 01fa 	ldrbeq.w	r0, [r1, #506]	; 0x1fa
  }
}
 8007670:	4770      	bx	lr
	...

08007674 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8007674:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;
  
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8007676:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 800767a:	f7fb fbdf 	bl	8002e3c <HAL_PCD_SetAddress>
 800767e:	2803      	cmp	r0, #3
 8007680:	bf9a      	itte	ls
 8007682:	4b02      	ldrls	r3, [pc, #8]	; (800768c <USBD_LL_SetUSBAddress+0x18>)
 8007684:	5c18      	ldrbls	r0, [r3, r0]
 8007686:	2002      	movhi	r0, #2
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status;  
}
 8007688:	bd08      	pop	{r3, pc}
 800768a:	bf00      	nop
 800768c:	08008577 	.word	0x08008577

08007690 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size    
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8007690:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8007692:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 8007696:	f7fb fc60 	bl	8002f5a <HAL_PCD_EP_Transmit>
 800769a:	2803      	cmp	r0, #3
 800769c:	bf9a      	itte	ls
 800769e:	4b02      	ldrls	r3, [pc, #8]	; (80076a8 <USBD_LL_Transmit+0x18>)
 80076a0:	5c18      	ldrbls	r0, [r3, r0]
 80076a2:	2002      	movhi	r0, #2
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status;    
}
 80076a4:	bd08      	pop	{r3, pc}
 80076a6:	bf00      	nop
 80076a8:	08008577 	.word	0x08008577

080076ac <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 80076ac:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 80076ae:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 80076b2:	f7fb fc26 	bl	8002f02 <HAL_PCD_EP_Receive>
 80076b6:	2803      	cmp	r0, #3
 80076b8:	bf9a      	itte	ls
 80076ba:	4b02      	ldrls	r3, [pc, #8]	; (80076c4 <USBD_LL_PrepareReceive+0x18>)
 80076bc:	5c18      	ldrbls	r0, [r3, r0]
 80076be:	2002      	movhi	r0, #2
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status; 
}
 80076c0:	bd08      	pop	{r3, pc}
 80076c2:	bf00      	nop
 80076c4:	08008577 	.word	0x08008577

080076c8 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80076c8:	b508      	push	{r3, lr}
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 80076ca:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 80076ce:	f7fb fc3c 	bl	8002f4a <HAL_PCD_EP_GetRxCount>
}
 80076d2:	bd08      	pop	{r3, pc}

080076d4 <USBD_FS_DeviceDescriptor>:
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  *length = sizeof(USBD_FS_DeviceDesc);
 80076d4:	2312      	movs	r3, #18
 80076d6:	800b      	strh	r3, [r1, #0]
  return USBD_FS_DeviceDesc;
}
 80076d8:	4800      	ldr	r0, [pc, #0]	; (80076dc <USBD_FS_DeviceDescriptor+0x8>)
 80076da:	4770      	bx	lr
 80076dc:	20000194 	.word	0x20000194

080076e0 <USBD_FS_LangIDStrDescriptor>:
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  *length = sizeof(USBD_LangIDDesc);
 80076e0:	2304      	movs	r3, #4
 80076e2:	800b      	strh	r3, [r1, #0]
  return USBD_LangIDDesc;
}
 80076e4:	4800      	ldr	r0, [pc, #0]	; (80076e8 <USBD_FS_LangIDStrDescriptor+0x8>)
 80076e6:	4770      	bx	lr
 80076e8:	200001a8 	.word	0x200001a8

080076ec <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80076ec:	b510      	push	{r4, lr}
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 80076ee:	4c04      	ldr	r4, [pc, #16]	; (8007700 <USBD_FS_ManufacturerStrDescriptor+0x14>)
 80076f0:	4804      	ldr	r0, [pc, #16]	; (8007704 <USBD_FS_ManufacturerStrDescriptor+0x18>)
 80076f2:	460a      	mov	r2, r1
 80076f4:	4621      	mov	r1, r4
 80076f6:	f7fd fad8 	bl	8004caa <USBD_GetString>
  return USBD_StrDesc;
}
 80076fa:	4620      	mov	r0, r4
 80076fc:	bd10      	pop	{r4, pc}
 80076fe:	bf00      	nop
 8007700:	20004b5c 	.word	0x20004b5c
 8007704:	080085a7 	.word	0x080085a7

08007708 <USBD_FS_ProductStrDescriptor>:
{
 8007708:	b510      	push	{r4, lr}
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800770a:	4c04      	ldr	r4, [pc, #16]	; (800771c <USBD_FS_ProductStrDescriptor+0x14>)
 800770c:	4804      	ldr	r0, [pc, #16]	; (8007720 <USBD_FS_ProductStrDescriptor+0x18>)
 800770e:	460a      	mov	r2, r1
 8007710:	4621      	mov	r1, r4
 8007712:	f7fd faca 	bl	8004caa <USBD_GetString>
}
 8007716:	4620      	mov	r0, r4
 8007718:	bd10      	pop	{r4, pc}
 800771a:	bf00      	nop
 800771c:	20004b5c 	.word	0x20004b5c
 8007720:	080085ba 	.word	0x080085ba

08007724 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007724:	b510      	push	{r4, lr}
  if(speed == USBD_SPEED_HIGH)
  {
    USBD_GetString((uint8_t *)USBD_SERIALNUMBER_STRING_FS, USBD_StrDesc, length);
 8007726:	4c04      	ldr	r4, [pc, #16]	; (8007738 <USBD_FS_SerialStrDescriptor+0x14>)
 8007728:	4804      	ldr	r0, [pc, #16]	; (800773c <USBD_FS_SerialStrDescriptor+0x18>)
 800772a:	460a      	mov	r2, r1
 800772c:	4621      	mov	r1, r4
 800772e:	f7fd fabc 	bl	8004caa <USBD_GetString>
  else
  {
    USBD_GetString((uint8_t *)USBD_SERIALNUMBER_STRING_FS, USBD_StrDesc, length);
  }
  return USBD_StrDesc;
}
 8007732:	4620      	mov	r0, r4
 8007734:	bd10      	pop	{r4, pc}
 8007736:	bf00      	nop
 8007738:	20004b5c 	.word	0x20004b5c
 800773c:	080085d0 	.word	0x080085d0

08007740 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007740:	b510      	push	{r4, lr}
  if(speed == USBD_SPEED_HIGH)
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8007742:	4c04      	ldr	r4, [pc, #16]	; (8007754 <USBD_FS_ConfigStrDescriptor+0x14>)
 8007744:	4804      	ldr	r0, [pc, #16]	; (8007758 <USBD_FS_ConfigStrDescriptor+0x18>)
 8007746:	460a      	mov	r2, r1
 8007748:	4621      	mov	r1, r4
 800774a:	f7fd faae 	bl	8004caa <USBD_GetString>
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
  }
  return USBD_StrDesc;
}
 800774e:	4620      	mov	r0, r4
 8007750:	bd10      	pop	{r4, pc}
 8007752:	bf00      	nop
 8007754:	20004b5c 	.word	0x20004b5c
 8007758:	0800858e 	.word	0x0800858e

0800775c <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800775c:	b510      	push	{r4, lr}
  if(speed == 0)
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800775e:	4c04      	ldr	r4, [pc, #16]	; (8007770 <USBD_FS_InterfaceStrDescriptor+0x14>)
 8007760:	4804      	ldr	r0, [pc, #16]	; (8007774 <USBD_FS_InterfaceStrDescriptor+0x18>)
 8007762:	460a      	mov	r2, r1
 8007764:	4621      	mov	r1, r4
 8007766:	f7fd faa0 	bl	8004caa <USBD_GetString>
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
  }
  return USBD_StrDesc;
}
 800776a:	4620      	mov	r0, r4
 800776c:	bd10      	pop	{r4, pc}
 800776e:	bf00      	nop
 8007770:	20004b5c 	.word	0x20004b5c
 8007774:	08008599 	.word	0x08008599

08007778 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8007778:	f8df d034 	ldr.w	sp, [pc, #52]	; 80077b0 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800777c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800777e:	e003      	b.n	8007788 <LoopCopyDataInit>

08007780 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8007780:	4b0c      	ldr	r3, [pc, #48]	; (80077b4 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8007782:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8007784:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8007786:	3104      	adds	r1, #4

08007788 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8007788:	480b      	ldr	r0, [pc, #44]	; (80077b8 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800778a:	4b0c      	ldr	r3, [pc, #48]	; (80077bc <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800778c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800778e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8007790:	d3f6      	bcc.n	8007780 <CopyDataInit>
  ldr  r2, =_sbss
 8007792:	4a0b      	ldr	r2, [pc, #44]	; (80077c0 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8007794:	e002      	b.n	800779c <LoopFillZerobss>

08007796 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8007796:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8007798:	f842 3b04 	str.w	r3, [r2], #4

0800779c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800779c:	4b09      	ldr	r3, [pc, #36]	; (80077c4 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800779e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80077a0:	d3f9      	bcc.n	8007796 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80077a2:	f7ff fc8b 	bl	80070bc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80077a6:	f000 f815 	bl	80077d4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80077aa:	f7ff fb7f 	bl	8006eac <main>
  bx  lr    
 80077ae:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80077b0:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 80077b4:	08008730 	.word	0x08008730
  ldr  r0, =_sdata
 80077b8:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80077bc:	20000380 	.word	0x20000380
  ldr  r2, =_sbss
 80077c0:	20000380 	.word	0x20000380
  ldr  r3, = _ebss
 80077c4:	20004d60 	.word	0x20004d60

080077c8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80077c8:	e7fe      	b.n	80077c8 <ADC_IRQHandler>

080077ca <atoi>:
 80077ca:	220a      	movs	r2, #10
 80077cc:	2100      	movs	r1, #0
 80077ce:	f000 b97d 	b.w	8007acc <strtol>
	...

080077d4 <__libc_init_array>:
 80077d4:	b570      	push	{r4, r5, r6, lr}
 80077d6:	4e0d      	ldr	r6, [pc, #52]	; (800780c <__libc_init_array+0x38>)
 80077d8:	4c0d      	ldr	r4, [pc, #52]	; (8007810 <__libc_init_array+0x3c>)
 80077da:	1ba4      	subs	r4, r4, r6
 80077dc:	10a4      	asrs	r4, r4, #2
 80077de:	2500      	movs	r5, #0
 80077e0:	42a5      	cmp	r5, r4
 80077e2:	d109      	bne.n	80077f8 <__libc_init_array+0x24>
 80077e4:	4e0b      	ldr	r6, [pc, #44]	; (8007814 <__libc_init_array+0x40>)
 80077e6:	4c0c      	ldr	r4, [pc, #48]	; (8007818 <__libc_init_array+0x44>)
 80077e8:	f000 fe1a 	bl	8008420 <_init>
 80077ec:	1ba4      	subs	r4, r4, r6
 80077ee:	10a4      	asrs	r4, r4, #2
 80077f0:	2500      	movs	r5, #0
 80077f2:	42a5      	cmp	r5, r4
 80077f4:	d105      	bne.n	8007802 <__libc_init_array+0x2e>
 80077f6:	bd70      	pop	{r4, r5, r6, pc}
 80077f8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80077fc:	4798      	blx	r3
 80077fe:	3501      	adds	r5, #1
 8007800:	e7ee      	b.n	80077e0 <__libc_init_array+0xc>
 8007802:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8007806:	4798      	blx	r3
 8007808:	3501      	adds	r5, #1
 800780a:	e7f2      	b.n	80077f2 <__libc_init_array+0x1e>
 800780c:	08008728 	.word	0x08008728
 8007810:	08008728 	.word	0x08008728
 8007814:	08008728 	.word	0x08008728
 8007818:	0800872c 	.word	0x0800872c

0800781c <malloc>:
 800781c:	4b02      	ldr	r3, [pc, #8]	; (8007828 <malloc+0xc>)
 800781e:	4601      	mov	r1, r0
 8007820:	6818      	ldr	r0, [r3, #0]
 8007822:	f000 b865 	b.w	80078f0 <_malloc_r>
 8007826:	bf00      	nop
 8007828:	200001ac 	.word	0x200001ac

0800782c <free>:
 800782c:	4b02      	ldr	r3, [pc, #8]	; (8007838 <free+0xc>)
 800782e:	4601      	mov	r1, r0
 8007830:	6818      	ldr	r0, [r3, #0]
 8007832:	f000 b80f 	b.w	8007854 <_free_r>
 8007836:	bf00      	nop
 8007838:	200001ac 	.word	0x200001ac

0800783c <memcpy>:
 800783c:	b510      	push	{r4, lr}
 800783e:	1e43      	subs	r3, r0, #1
 8007840:	440a      	add	r2, r1
 8007842:	4291      	cmp	r1, r2
 8007844:	d100      	bne.n	8007848 <memcpy+0xc>
 8007846:	bd10      	pop	{r4, pc}
 8007848:	f811 4b01 	ldrb.w	r4, [r1], #1
 800784c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007850:	e7f7      	b.n	8007842 <memcpy+0x6>
	...

08007854 <_free_r>:
 8007854:	b538      	push	{r3, r4, r5, lr}
 8007856:	4605      	mov	r5, r0
 8007858:	2900      	cmp	r1, #0
 800785a:	d045      	beq.n	80078e8 <_free_r+0x94>
 800785c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007860:	1f0c      	subs	r4, r1, #4
 8007862:	2b00      	cmp	r3, #0
 8007864:	bfb8      	it	lt
 8007866:	18e4      	addlt	r4, r4, r3
 8007868:	f000 f97d 	bl	8007b66 <__malloc_lock>
 800786c:	4a1f      	ldr	r2, [pc, #124]	; (80078ec <_free_r+0x98>)
 800786e:	6813      	ldr	r3, [r2, #0]
 8007870:	4610      	mov	r0, r2
 8007872:	b933      	cbnz	r3, 8007882 <_free_r+0x2e>
 8007874:	6063      	str	r3, [r4, #4]
 8007876:	6014      	str	r4, [r2, #0]
 8007878:	4628      	mov	r0, r5
 800787a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800787e:	f000 b973 	b.w	8007b68 <__malloc_unlock>
 8007882:	42a3      	cmp	r3, r4
 8007884:	d90c      	bls.n	80078a0 <_free_r+0x4c>
 8007886:	6821      	ldr	r1, [r4, #0]
 8007888:	1862      	adds	r2, r4, r1
 800788a:	4293      	cmp	r3, r2
 800788c:	bf04      	itt	eq
 800788e:	681a      	ldreq	r2, [r3, #0]
 8007890:	685b      	ldreq	r3, [r3, #4]
 8007892:	6063      	str	r3, [r4, #4]
 8007894:	bf04      	itt	eq
 8007896:	1852      	addeq	r2, r2, r1
 8007898:	6022      	streq	r2, [r4, #0]
 800789a:	6004      	str	r4, [r0, #0]
 800789c:	e7ec      	b.n	8007878 <_free_r+0x24>
 800789e:	4613      	mov	r3, r2
 80078a0:	685a      	ldr	r2, [r3, #4]
 80078a2:	b10a      	cbz	r2, 80078a8 <_free_r+0x54>
 80078a4:	42a2      	cmp	r2, r4
 80078a6:	d9fa      	bls.n	800789e <_free_r+0x4a>
 80078a8:	6819      	ldr	r1, [r3, #0]
 80078aa:	1858      	adds	r0, r3, r1
 80078ac:	42a0      	cmp	r0, r4
 80078ae:	d10b      	bne.n	80078c8 <_free_r+0x74>
 80078b0:	6820      	ldr	r0, [r4, #0]
 80078b2:	4401      	add	r1, r0
 80078b4:	1858      	adds	r0, r3, r1
 80078b6:	4282      	cmp	r2, r0
 80078b8:	6019      	str	r1, [r3, #0]
 80078ba:	d1dd      	bne.n	8007878 <_free_r+0x24>
 80078bc:	6810      	ldr	r0, [r2, #0]
 80078be:	6852      	ldr	r2, [r2, #4]
 80078c0:	605a      	str	r2, [r3, #4]
 80078c2:	4401      	add	r1, r0
 80078c4:	6019      	str	r1, [r3, #0]
 80078c6:	e7d7      	b.n	8007878 <_free_r+0x24>
 80078c8:	d902      	bls.n	80078d0 <_free_r+0x7c>
 80078ca:	230c      	movs	r3, #12
 80078cc:	602b      	str	r3, [r5, #0]
 80078ce:	e7d3      	b.n	8007878 <_free_r+0x24>
 80078d0:	6820      	ldr	r0, [r4, #0]
 80078d2:	1821      	adds	r1, r4, r0
 80078d4:	428a      	cmp	r2, r1
 80078d6:	bf04      	itt	eq
 80078d8:	6811      	ldreq	r1, [r2, #0]
 80078da:	6852      	ldreq	r2, [r2, #4]
 80078dc:	6062      	str	r2, [r4, #4]
 80078de:	bf04      	itt	eq
 80078e0:	1809      	addeq	r1, r1, r0
 80078e2:	6021      	streq	r1, [r4, #0]
 80078e4:	605c      	str	r4, [r3, #4]
 80078e6:	e7c7      	b.n	8007878 <_free_r+0x24>
 80078e8:	bd38      	pop	{r3, r4, r5, pc}
 80078ea:	bf00      	nop
 80078ec:	20004170 	.word	0x20004170

080078f0 <_malloc_r>:
 80078f0:	b570      	push	{r4, r5, r6, lr}
 80078f2:	1ccd      	adds	r5, r1, #3
 80078f4:	f025 0503 	bic.w	r5, r5, #3
 80078f8:	3508      	adds	r5, #8
 80078fa:	2d0c      	cmp	r5, #12
 80078fc:	bf38      	it	cc
 80078fe:	250c      	movcc	r5, #12
 8007900:	2d00      	cmp	r5, #0
 8007902:	4606      	mov	r6, r0
 8007904:	db01      	blt.n	800790a <_malloc_r+0x1a>
 8007906:	42a9      	cmp	r1, r5
 8007908:	d903      	bls.n	8007912 <_malloc_r+0x22>
 800790a:	230c      	movs	r3, #12
 800790c:	6033      	str	r3, [r6, #0]
 800790e:	2000      	movs	r0, #0
 8007910:	bd70      	pop	{r4, r5, r6, pc}
 8007912:	f000 f928 	bl	8007b66 <__malloc_lock>
 8007916:	4a23      	ldr	r2, [pc, #140]	; (80079a4 <_malloc_r+0xb4>)
 8007918:	6814      	ldr	r4, [r2, #0]
 800791a:	4621      	mov	r1, r4
 800791c:	b991      	cbnz	r1, 8007944 <_malloc_r+0x54>
 800791e:	4c22      	ldr	r4, [pc, #136]	; (80079a8 <_malloc_r+0xb8>)
 8007920:	6823      	ldr	r3, [r4, #0]
 8007922:	b91b      	cbnz	r3, 800792c <_malloc_r+0x3c>
 8007924:	4630      	mov	r0, r6
 8007926:	f000 f841 	bl	80079ac <_sbrk_r>
 800792a:	6020      	str	r0, [r4, #0]
 800792c:	4629      	mov	r1, r5
 800792e:	4630      	mov	r0, r6
 8007930:	f000 f83c 	bl	80079ac <_sbrk_r>
 8007934:	1c43      	adds	r3, r0, #1
 8007936:	d126      	bne.n	8007986 <_malloc_r+0x96>
 8007938:	230c      	movs	r3, #12
 800793a:	6033      	str	r3, [r6, #0]
 800793c:	4630      	mov	r0, r6
 800793e:	f000 f913 	bl	8007b68 <__malloc_unlock>
 8007942:	e7e4      	b.n	800790e <_malloc_r+0x1e>
 8007944:	680b      	ldr	r3, [r1, #0]
 8007946:	1b5b      	subs	r3, r3, r5
 8007948:	d41a      	bmi.n	8007980 <_malloc_r+0x90>
 800794a:	2b0b      	cmp	r3, #11
 800794c:	d90f      	bls.n	800796e <_malloc_r+0x7e>
 800794e:	600b      	str	r3, [r1, #0]
 8007950:	50cd      	str	r5, [r1, r3]
 8007952:	18cc      	adds	r4, r1, r3
 8007954:	4630      	mov	r0, r6
 8007956:	f000 f907 	bl	8007b68 <__malloc_unlock>
 800795a:	f104 000b 	add.w	r0, r4, #11
 800795e:	1d23      	adds	r3, r4, #4
 8007960:	f020 0007 	bic.w	r0, r0, #7
 8007964:	1ac3      	subs	r3, r0, r3
 8007966:	d01b      	beq.n	80079a0 <_malloc_r+0xb0>
 8007968:	425a      	negs	r2, r3
 800796a:	50e2      	str	r2, [r4, r3]
 800796c:	bd70      	pop	{r4, r5, r6, pc}
 800796e:	428c      	cmp	r4, r1
 8007970:	bf0d      	iteet	eq
 8007972:	6863      	ldreq	r3, [r4, #4]
 8007974:	684b      	ldrne	r3, [r1, #4]
 8007976:	6063      	strne	r3, [r4, #4]
 8007978:	6013      	streq	r3, [r2, #0]
 800797a:	bf18      	it	ne
 800797c:	460c      	movne	r4, r1
 800797e:	e7e9      	b.n	8007954 <_malloc_r+0x64>
 8007980:	460c      	mov	r4, r1
 8007982:	6849      	ldr	r1, [r1, #4]
 8007984:	e7ca      	b.n	800791c <_malloc_r+0x2c>
 8007986:	1cc4      	adds	r4, r0, #3
 8007988:	f024 0403 	bic.w	r4, r4, #3
 800798c:	42a0      	cmp	r0, r4
 800798e:	d005      	beq.n	800799c <_malloc_r+0xac>
 8007990:	1a21      	subs	r1, r4, r0
 8007992:	4630      	mov	r0, r6
 8007994:	f000 f80a 	bl	80079ac <_sbrk_r>
 8007998:	3001      	adds	r0, #1
 800799a:	d0cd      	beq.n	8007938 <_malloc_r+0x48>
 800799c:	6025      	str	r5, [r4, #0]
 800799e:	e7d9      	b.n	8007954 <_malloc_r+0x64>
 80079a0:	bd70      	pop	{r4, r5, r6, pc}
 80079a2:	bf00      	nop
 80079a4:	20004170 	.word	0x20004170
 80079a8:	20004174 	.word	0x20004174

080079ac <_sbrk_r>:
 80079ac:	b538      	push	{r3, r4, r5, lr}
 80079ae:	4c06      	ldr	r4, [pc, #24]	; (80079c8 <_sbrk_r+0x1c>)
 80079b0:	2300      	movs	r3, #0
 80079b2:	4605      	mov	r5, r0
 80079b4:	4608      	mov	r0, r1
 80079b6:	6023      	str	r3, [r4, #0]
 80079b8:	f000 fd24 	bl	8008404 <_sbrk>
 80079bc:	1c43      	adds	r3, r0, #1
 80079be:	d102      	bne.n	80079c6 <_sbrk_r+0x1a>
 80079c0:	6823      	ldr	r3, [r4, #0]
 80079c2:	b103      	cbz	r3, 80079c6 <_sbrk_r+0x1a>
 80079c4:	602b      	str	r3, [r5, #0]
 80079c6:	bd38      	pop	{r3, r4, r5, pc}
 80079c8:	20004d5c 	.word	0x20004d5c

080079cc <_strtol_l.isra.0>:
 80079cc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80079d0:	4680      	mov	r8, r0
 80079d2:	4689      	mov	r9, r1
 80079d4:	4692      	mov	sl, r2
 80079d6:	461f      	mov	r7, r3
 80079d8:	468b      	mov	fp, r1
 80079da:	465d      	mov	r5, fp
 80079dc:	980a      	ldr	r0, [sp, #40]	; 0x28
 80079de:	f815 4b01 	ldrb.w	r4, [r5], #1
 80079e2:	f000 f8ab 	bl	8007b3c <__locale_ctype_ptr_l>
 80079e6:	4420      	add	r0, r4
 80079e8:	7846      	ldrb	r6, [r0, #1]
 80079ea:	f016 0608 	ands.w	r6, r6, #8
 80079ee:	d10b      	bne.n	8007a08 <_strtol_l.isra.0+0x3c>
 80079f0:	2c2d      	cmp	r4, #45	; 0x2d
 80079f2:	d10b      	bne.n	8007a0c <_strtol_l.isra.0+0x40>
 80079f4:	782c      	ldrb	r4, [r5, #0]
 80079f6:	2601      	movs	r6, #1
 80079f8:	f10b 0502 	add.w	r5, fp, #2
 80079fc:	b167      	cbz	r7, 8007a18 <_strtol_l.isra.0+0x4c>
 80079fe:	2f10      	cmp	r7, #16
 8007a00:	d114      	bne.n	8007a2c <_strtol_l.isra.0+0x60>
 8007a02:	2c30      	cmp	r4, #48	; 0x30
 8007a04:	d00a      	beq.n	8007a1c <_strtol_l.isra.0+0x50>
 8007a06:	e011      	b.n	8007a2c <_strtol_l.isra.0+0x60>
 8007a08:	46ab      	mov	fp, r5
 8007a0a:	e7e6      	b.n	80079da <_strtol_l.isra.0+0xe>
 8007a0c:	2c2b      	cmp	r4, #43	; 0x2b
 8007a0e:	bf04      	itt	eq
 8007a10:	782c      	ldrbeq	r4, [r5, #0]
 8007a12:	f10b 0502 	addeq.w	r5, fp, #2
 8007a16:	e7f1      	b.n	80079fc <_strtol_l.isra.0+0x30>
 8007a18:	2c30      	cmp	r4, #48	; 0x30
 8007a1a:	d127      	bne.n	8007a6c <_strtol_l.isra.0+0xa0>
 8007a1c:	782b      	ldrb	r3, [r5, #0]
 8007a1e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8007a22:	2b58      	cmp	r3, #88	; 0x58
 8007a24:	d14b      	bne.n	8007abe <_strtol_l.isra.0+0xf2>
 8007a26:	786c      	ldrb	r4, [r5, #1]
 8007a28:	2710      	movs	r7, #16
 8007a2a:	3502      	adds	r5, #2
 8007a2c:	2e00      	cmp	r6, #0
 8007a2e:	bf0c      	ite	eq
 8007a30:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 8007a34:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 8007a38:	2200      	movs	r2, #0
 8007a3a:	fbb1 fef7 	udiv	lr, r1, r7
 8007a3e:	4610      	mov	r0, r2
 8007a40:	fb07 1c1e 	mls	ip, r7, lr, r1
 8007a44:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 8007a48:	2b09      	cmp	r3, #9
 8007a4a:	d811      	bhi.n	8007a70 <_strtol_l.isra.0+0xa4>
 8007a4c:	461c      	mov	r4, r3
 8007a4e:	42a7      	cmp	r7, r4
 8007a50:	dd1d      	ble.n	8007a8e <_strtol_l.isra.0+0xc2>
 8007a52:	1c53      	adds	r3, r2, #1
 8007a54:	d007      	beq.n	8007a66 <_strtol_l.isra.0+0x9a>
 8007a56:	4586      	cmp	lr, r0
 8007a58:	d316      	bcc.n	8007a88 <_strtol_l.isra.0+0xbc>
 8007a5a:	d101      	bne.n	8007a60 <_strtol_l.isra.0+0x94>
 8007a5c:	45a4      	cmp	ip, r4
 8007a5e:	db13      	blt.n	8007a88 <_strtol_l.isra.0+0xbc>
 8007a60:	fb00 4007 	mla	r0, r0, r7, r4
 8007a64:	2201      	movs	r2, #1
 8007a66:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007a6a:	e7eb      	b.n	8007a44 <_strtol_l.isra.0+0x78>
 8007a6c:	270a      	movs	r7, #10
 8007a6e:	e7dd      	b.n	8007a2c <_strtol_l.isra.0+0x60>
 8007a70:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 8007a74:	2b19      	cmp	r3, #25
 8007a76:	d801      	bhi.n	8007a7c <_strtol_l.isra.0+0xb0>
 8007a78:	3c37      	subs	r4, #55	; 0x37
 8007a7a:	e7e8      	b.n	8007a4e <_strtol_l.isra.0+0x82>
 8007a7c:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8007a80:	2b19      	cmp	r3, #25
 8007a82:	d804      	bhi.n	8007a8e <_strtol_l.isra.0+0xc2>
 8007a84:	3c57      	subs	r4, #87	; 0x57
 8007a86:	e7e2      	b.n	8007a4e <_strtol_l.isra.0+0x82>
 8007a88:	f04f 32ff 	mov.w	r2, #4294967295
 8007a8c:	e7eb      	b.n	8007a66 <_strtol_l.isra.0+0x9a>
 8007a8e:	1c53      	adds	r3, r2, #1
 8007a90:	d108      	bne.n	8007aa4 <_strtol_l.isra.0+0xd8>
 8007a92:	2322      	movs	r3, #34	; 0x22
 8007a94:	f8c8 3000 	str.w	r3, [r8]
 8007a98:	4608      	mov	r0, r1
 8007a9a:	f1ba 0f00 	cmp.w	sl, #0
 8007a9e:	d107      	bne.n	8007ab0 <_strtol_l.isra.0+0xe4>
 8007aa0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007aa4:	b106      	cbz	r6, 8007aa8 <_strtol_l.isra.0+0xdc>
 8007aa6:	4240      	negs	r0, r0
 8007aa8:	f1ba 0f00 	cmp.w	sl, #0
 8007aac:	d00c      	beq.n	8007ac8 <_strtol_l.isra.0+0xfc>
 8007aae:	b122      	cbz	r2, 8007aba <_strtol_l.isra.0+0xee>
 8007ab0:	3d01      	subs	r5, #1
 8007ab2:	f8ca 5000 	str.w	r5, [sl]
 8007ab6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007aba:	464d      	mov	r5, r9
 8007abc:	e7f9      	b.n	8007ab2 <_strtol_l.isra.0+0xe6>
 8007abe:	2430      	movs	r4, #48	; 0x30
 8007ac0:	2f00      	cmp	r7, #0
 8007ac2:	d1b3      	bne.n	8007a2c <_strtol_l.isra.0+0x60>
 8007ac4:	2708      	movs	r7, #8
 8007ac6:	e7b1      	b.n	8007a2c <_strtol_l.isra.0+0x60>
 8007ac8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

08007acc <strtol>:
 8007acc:	4b08      	ldr	r3, [pc, #32]	; (8007af0 <strtol+0x24>)
 8007ace:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007ad0:	681c      	ldr	r4, [r3, #0]
 8007ad2:	4d08      	ldr	r5, [pc, #32]	; (8007af4 <strtol+0x28>)
 8007ad4:	6a23      	ldr	r3, [r4, #32]
 8007ad6:	2b00      	cmp	r3, #0
 8007ad8:	bf08      	it	eq
 8007ada:	462b      	moveq	r3, r5
 8007adc:	9300      	str	r3, [sp, #0]
 8007ade:	4613      	mov	r3, r2
 8007ae0:	460a      	mov	r2, r1
 8007ae2:	4601      	mov	r1, r0
 8007ae4:	4620      	mov	r0, r4
 8007ae6:	f7ff ff71 	bl	80079cc <_strtol_l.isra.0>
 8007aea:	b003      	add	sp, #12
 8007aec:	bd30      	pop	{r4, r5, pc}
 8007aee:	bf00      	nop
 8007af0:	200001ac 	.word	0x200001ac
 8007af4:	20000210 	.word	0x20000210

08007af8 <_vsiprintf_r>:
 8007af8:	b510      	push	{r4, lr}
 8007afa:	b09a      	sub	sp, #104	; 0x68
 8007afc:	f44f 7402 	mov.w	r4, #520	; 0x208
 8007b00:	9100      	str	r1, [sp, #0]
 8007b02:	9104      	str	r1, [sp, #16]
 8007b04:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8007b08:	9102      	str	r1, [sp, #8]
 8007b0a:	9105      	str	r1, [sp, #20]
 8007b0c:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8007b10:	f8ad 100e 	strh.w	r1, [sp, #14]
 8007b14:	4669      	mov	r1, sp
 8007b16:	f8ad 400c 	strh.w	r4, [sp, #12]
 8007b1a:	f000 f881 	bl	8007c20 <_svfiprintf_r>
 8007b1e:	9b00      	ldr	r3, [sp, #0]
 8007b20:	2200      	movs	r2, #0
 8007b22:	701a      	strb	r2, [r3, #0]
 8007b24:	b01a      	add	sp, #104	; 0x68
 8007b26:	bd10      	pop	{r4, pc}

08007b28 <vsiprintf>:
 8007b28:	4613      	mov	r3, r2
 8007b2a:	460a      	mov	r2, r1
 8007b2c:	4601      	mov	r1, r0
 8007b2e:	4802      	ldr	r0, [pc, #8]	; (8007b38 <vsiprintf+0x10>)
 8007b30:	6800      	ldr	r0, [r0, #0]
 8007b32:	f7ff bfe1 	b.w	8007af8 <_vsiprintf_r>
 8007b36:	bf00      	nop
 8007b38:	200001ac 	.word	0x200001ac

08007b3c <__locale_ctype_ptr_l>:
 8007b3c:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8007b40:	4770      	bx	lr

08007b42 <__ascii_mbtowc>:
 8007b42:	b082      	sub	sp, #8
 8007b44:	b901      	cbnz	r1, 8007b48 <__ascii_mbtowc+0x6>
 8007b46:	a901      	add	r1, sp, #4
 8007b48:	b142      	cbz	r2, 8007b5c <__ascii_mbtowc+0x1a>
 8007b4a:	b14b      	cbz	r3, 8007b60 <__ascii_mbtowc+0x1e>
 8007b4c:	7813      	ldrb	r3, [r2, #0]
 8007b4e:	600b      	str	r3, [r1, #0]
 8007b50:	7812      	ldrb	r2, [r2, #0]
 8007b52:	1c10      	adds	r0, r2, #0
 8007b54:	bf18      	it	ne
 8007b56:	2001      	movne	r0, #1
 8007b58:	b002      	add	sp, #8
 8007b5a:	4770      	bx	lr
 8007b5c:	4610      	mov	r0, r2
 8007b5e:	e7fb      	b.n	8007b58 <__ascii_mbtowc+0x16>
 8007b60:	f06f 0001 	mvn.w	r0, #1
 8007b64:	e7f8      	b.n	8007b58 <__ascii_mbtowc+0x16>

08007b66 <__malloc_lock>:
 8007b66:	4770      	bx	lr

08007b68 <__malloc_unlock>:
 8007b68:	4770      	bx	lr

08007b6a <__ssputs_r>:
 8007b6a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007b6e:	688e      	ldr	r6, [r1, #8]
 8007b70:	429e      	cmp	r6, r3
 8007b72:	4682      	mov	sl, r0
 8007b74:	460c      	mov	r4, r1
 8007b76:	4691      	mov	r9, r2
 8007b78:	4698      	mov	r8, r3
 8007b7a:	d835      	bhi.n	8007be8 <__ssputs_r+0x7e>
 8007b7c:	898a      	ldrh	r2, [r1, #12]
 8007b7e:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8007b82:	d031      	beq.n	8007be8 <__ssputs_r+0x7e>
 8007b84:	6825      	ldr	r5, [r4, #0]
 8007b86:	6909      	ldr	r1, [r1, #16]
 8007b88:	1a6f      	subs	r7, r5, r1
 8007b8a:	6965      	ldr	r5, [r4, #20]
 8007b8c:	2302      	movs	r3, #2
 8007b8e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007b92:	fb95 f5f3 	sdiv	r5, r5, r3
 8007b96:	f108 0301 	add.w	r3, r8, #1
 8007b9a:	443b      	add	r3, r7
 8007b9c:	429d      	cmp	r5, r3
 8007b9e:	bf38      	it	cc
 8007ba0:	461d      	movcc	r5, r3
 8007ba2:	0553      	lsls	r3, r2, #21
 8007ba4:	d531      	bpl.n	8007c0a <__ssputs_r+0xa0>
 8007ba6:	4629      	mov	r1, r5
 8007ba8:	f7ff fea2 	bl	80078f0 <_malloc_r>
 8007bac:	4606      	mov	r6, r0
 8007bae:	b950      	cbnz	r0, 8007bc6 <__ssputs_r+0x5c>
 8007bb0:	230c      	movs	r3, #12
 8007bb2:	f8ca 3000 	str.w	r3, [sl]
 8007bb6:	89a3      	ldrh	r3, [r4, #12]
 8007bb8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007bbc:	81a3      	strh	r3, [r4, #12]
 8007bbe:	f04f 30ff 	mov.w	r0, #4294967295
 8007bc2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007bc6:	463a      	mov	r2, r7
 8007bc8:	6921      	ldr	r1, [r4, #16]
 8007bca:	f7ff fe37 	bl	800783c <memcpy>
 8007bce:	89a3      	ldrh	r3, [r4, #12]
 8007bd0:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8007bd4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007bd8:	81a3      	strh	r3, [r4, #12]
 8007bda:	6126      	str	r6, [r4, #16]
 8007bdc:	6165      	str	r5, [r4, #20]
 8007bde:	443e      	add	r6, r7
 8007be0:	1bed      	subs	r5, r5, r7
 8007be2:	6026      	str	r6, [r4, #0]
 8007be4:	60a5      	str	r5, [r4, #8]
 8007be6:	4646      	mov	r6, r8
 8007be8:	4546      	cmp	r6, r8
 8007bea:	bf28      	it	cs
 8007bec:	4646      	movcs	r6, r8
 8007bee:	4632      	mov	r2, r6
 8007bf0:	4649      	mov	r1, r9
 8007bf2:	6820      	ldr	r0, [r4, #0]
 8007bf4:	f000 faab 	bl	800814e <memmove>
 8007bf8:	68a3      	ldr	r3, [r4, #8]
 8007bfa:	1b9b      	subs	r3, r3, r6
 8007bfc:	60a3      	str	r3, [r4, #8]
 8007bfe:	6823      	ldr	r3, [r4, #0]
 8007c00:	441e      	add	r6, r3
 8007c02:	6026      	str	r6, [r4, #0]
 8007c04:	2000      	movs	r0, #0
 8007c06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007c0a:	462a      	mov	r2, r5
 8007c0c:	f000 fab9 	bl	8008182 <_realloc_r>
 8007c10:	4606      	mov	r6, r0
 8007c12:	2800      	cmp	r0, #0
 8007c14:	d1e1      	bne.n	8007bda <__ssputs_r+0x70>
 8007c16:	6921      	ldr	r1, [r4, #16]
 8007c18:	4650      	mov	r0, sl
 8007c1a:	f7ff fe1b 	bl	8007854 <_free_r>
 8007c1e:	e7c7      	b.n	8007bb0 <__ssputs_r+0x46>

08007c20 <_svfiprintf_r>:
 8007c20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c24:	b09d      	sub	sp, #116	; 0x74
 8007c26:	4680      	mov	r8, r0
 8007c28:	9303      	str	r3, [sp, #12]
 8007c2a:	898b      	ldrh	r3, [r1, #12]
 8007c2c:	061c      	lsls	r4, r3, #24
 8007c2e:	460d      	mov	r5, r1
 8007c30:	4616      	mov	r6, r2
 8007c32:	d50f      	bpl.n	8007c54 <_svfiprintf_r+0x34>
 8007c34:	690b      	ldr	r3, [r1, #16]
 8007c36:	b96b      	cbnz	r3, 8007c54 <_svfiprintf_r+0x34>
 8007c38:	2140      	movs	r1, #64	; 0x40
 8007c3a:	f7ff fe59 	bl	80078f0 <_malloc_r>
 8007c3e:	6028      	str	r0, [r5, #0]
 8007c40:	6128      	str	r0, [r5, #16]
 8007c42:	b928      	cbnz	r0, 8007c50 <_svfiprintf_r+0x30>
 8007c44:	230c      	movs	r3, #12
 8007c46:	f8c8 3000 	str.w	r3, [r8]
 8007c4a:	f04f 30ff 	mov.w	r0, #4294967295
 8007c4e:	e0c5      	b.n	8007ddc <_svfiprintf_r+0x1bc>
 8007c50:	2340      	movs	r3, #64	; 0x40
 8007c52:	616b      	str	r3, [r5, #20]
 8007c54:	2300      	movs	r3, #0
 8007c56:	9309      	str	r3, [sp, #36]	; 0x24
 8007c58:	2320      	movs	r3, #32
 8007c5a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007c5e:	2330      	movs	r3, #48	; 0x30
 8007c60:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007c64:	f04f 0b01 	mov.w	fp, #1
 8007c68:	4637      	mov	r7, r6
 8007c6a:	463c      	mov	r4, r7
 8007c6c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8007c70:	2b00      	cmp	r3, #0
 8007c72:	d13c      	bne.n	8007cee <_svfiprintf_r+0xce>
 8007c74:	ebb7 0a06 	subs.w	sl, r7, r6
 8007c78:	d00b      	beq.n	8007c92 <_svfiprintf_r+0x72>
 8007c7a:	4653      	mov	r3, sl
 8007c7c:	4632      	mov	r2, r6
 8007c7e:	4629      	mov	r1, r5
 8007c80:	4640      	mov	r0, r8
 8007c82:	f7ff ff72 	bl	8007b6a <__ssputs_r>
 8007c86:	3001      	adds	r0, #1
 8007c88:	f000 80a3 	beq.w	8007dd2 <_svfiprintf_r+0x1b2>
 8007c8c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007c8e:	4453      	add	r3, sl
 8007c90:	9309      	str	r3, [sp, #36]	; 0x24
 8007c92:	783b      	ldrb	r3, [r7, #0]
 8007c94:	2b00      	cmp	r3, #0
 8007c96:	f000 809c 	beq.w	8007dd2 <_svfiprintf_r+0x1b2>
 8007c9a:	2300      	movs	r3, #0
 8007c9c:	f04f 32ff 	mov.w	r2, #4294967295
 8007ca0:	9304      	str	r3, [sp, #16]
 8007ca2:	9307      	str	r3, [sp, #28]
 8007ca4:	9205      	str	r2, [sp, #20]
 8007ca6:	9306      	str	r3, [sp, #24]
 8007ca8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007cac:	931a      	str	r3, [sp, #104]	; 0x68
 8007cae:	2205      	movs	r2, #5
 8007cb0:	7821      	ldrb	r1, [r4, #0]
 8007cb2:	4850      	ldr	r0, [pc, #320]	; (8007df4 <_svfiprintf_r+0x1d4>)
 8007cb4:	f7f8 fa9c 	bl	80001f0 <memchr>
 8007cb8:	1c67      	adds	r7, r4, #1
 8007cba:	9b04      	ldr	r3, [sp, #16]
 8007cbc:	b9d8      	cbnz	r0, 8007cf6 <_svfiprintf_r+0xd6>
 8007cbe:	06d9      	lsls	r1, r3, #27
 8007cc0:	bf44      	itt	mi
 8007cc2:	2220      	movmi	r2, #32
 8007cc4:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8007cc8:	071a      	lsls	r2, r3, #28
 8007cca:	bf44      	itt	mi
 8007ccc:	222b      	movmi	r2, #43	; 0x2b
 8007cce:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8007cd2:	7822      	ldrb	r2, [r4, #0]
 8007cd4:	2a2a      	cmp	r2, #42	; 0x2a
 8007cd6:	d016      	beq.n	8007d06 <_svfiprintf_r+0xe6>
 8007cd8:	9a07      	ldr	r2, [sp, #28]
 8007cda:	2100      	movs	r1, #0
 8007cdc:	200a      	movs	r0, #10
 8007cde:	4627      	mov	r7, r4
 8007ce0:	3401      	adds	r4, #1
 8007ce2:	783b      	ldrb	r3, [r7, #0]
 8007ce4:	3b30      	subs	r3, #48	; 0x30
 8007ce6:	2b09      	cmp	r3, #9
 8007ce8:	d951      	bls.n	8007d8e <_svfiprintf_r+0x16e>
 8007cea:	b1c9      	cbz	r1, 8007d20 <_svfiprintf_r+0x100>
 8007cec:	e011      	b.n	8007d12 <_svfiprintf_r+0xf2>
 8007cee:	2b25      	cmp	r3, #37	; 0x25
 8007cf0:	d0c0      	beq.n	8007c74 <_svfiprintf_r+0x54>
 8007cf2:	4627      	mov	r7, r4
 8007cf4:	e7b9      	b.n	8007c6a <_svfiprintf_r+0x4a>
 8007cf6:	4a3f      	ldr	r2, [pc, #252]	; (8007df4 <_svfiprintf_r+0x1d4>)
 8007cf8:	1a80      	subs	r0, r0, r2
 8007cfa:	fa0b f000 	lsl.w	r0, fp, r0
 8007cfe:	4318      	orrs	r0, r3
 8007d00:	9004      	str	r0, [sp, #16]
 8007d02:	463c      	mov	r4, r7
 8007d04:	e7d3      	b.n	8007cae <_svfiprintf_r+0x8e>
 8007d06:	9a03      	ldr	r2, [sp, #12]
 8007d08:	1d11      	adds	r1, r2, #4
 8007d0a:	6812      	ldr	r2, [r2, #0]
 8007d0c:	9103      	str	r1, [sp, #12]
 8007d0e:	2a00      	cmp	r2, #0
 8007d10:	db01      	blt.n	8007d16 <_svfiprintf_r+0xf6>
 8007d12:	9207      	str	r2, [sp, #28]
 8007d14:	e004      	b.n	8007d20 <_svfiprintf_r+0x100>
 8007d16:	4252      	negs	r2, r2
 8007d18:	f043 0302 	orr.w	r3, r3, #2
 8007d1c:	9207      	str	r2, [sp, #28]
 8007d1e:	9304      	str	r3, [sp, #16]
 8007d20:	783b      	ldrb	r3, [r7, #0]
 8007d22:	2b2e      	cmp	r3, #46	; 0x2e
 8007d24:	d10e      	bne.n	8007d44 <_svfiprintf_r+0x124>
 8007d26:	787b      	ldrb	r3, [r7, #1]
 8007d28:	2b2a      	cmp	r3, #42	; 0x2a
 8007d2a:	f107 0101 	add.w	r1, r7, #1
 8007d2e:	d132      	bne.n	8007d96 <_svfiprintf_r+0x176>
 8007d30:	9b03      	ldr	r3, [sp, #12]
 8007d32:	1d1a      	adds	r2, r3, #4
 8007d34:	681b      	ldr	r3, [r3, #0]
 8007d36:	9203      	str	r2, [sp, #12]
 8007d38:	2b00      	cmp	r3, #0
 8007d3a:	bfb8      	it	lt
 8007d3c:	f04f 33ff 	movlt.w	r3, #4294967295
 8007d40:	3702      	adds	r7, #2
 8007d42:	9305      	str	r3, [sp, #20]
 8007d44:	4c2c      	ldr	r4, [pc, #176]	; (8007df8 <_svfiprintf_r+0x1d8>)
 8007d46:	7839      	ldrb	r1, [r7, #0]
 8007d48:	2203      	movs	r2, #3
 8007d4a:	4620      	mov	r0, r4
 8007d4c:	f7f8 fa50 	bl	80001f0 <memchr>
 8007d50:	b138      	cbz	r0, 8007d62 <_svfiprintf_r+0x142>
 8007d52:	2340      	movs	r3, #64	; 0x40
 8007d54:	1b00      	subs	r0, r0, r4
 8007d56:	fa03 f000 	lsl.w	r0, r3, r0
 8007d5a:	9b04      	ldr	r3, [sp, #16]
 8007d5c:	4303      	orrs	r3, r0
 8007d5e:	9304      	str	r3, [sp, #16]
 8007d60:	3701      	adds	r7, #1
 8007d62:	7839      	ldrb	r1, [r7, #0]
 8007d64:	4825      	ldr	r0, [pc, #148]	; (8007dfc <_svfiprintf_r+0x1dc>)
 8007d66:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007d6a:	2206      	movs	r2, #6
 8007d6c:	1c7e      	adds	r6, r7, #1
 8007d6e:	f7f8 fa3f 	bl	80001f0 <memchr>
 8007d72:	2800      	cmp	r0, #0
 8007d74:	d035      	beq.n	8007de2 <_svfiprintf_r+0x1c2>
 8007d76:	4b22      	ldr	r3, [pc, #136]	; (8007e00 <_svfiprintf_r+0x1e0>)
 8007d78:	b9fb      	cbnz	r3, 8007dba <_svfiprintf_r+0x19a>
 8007d7a:	9b03      	ldr	r3, [sp, #12]
 8007d7c:	3307      	adds	r3, #7
 8007d7e:	f023 0307 	bic.w	r3, r3, #7
 8007d82:	3308      	adds	r3, #8
 8007d84:	9303      	str	r3, [sp, #12]
 8007d86:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007d88:	444b      	add	r3, r9
 8007d8a:	9309      	str	r3, [sp, #36]	; 0x24
 8007d8c:	e76c      	b.n	8007c68 <_svfiprintf_r+0x48>
 8007d8e:	fb00 3202 	mla	r2, r0, r2, r3
 8007d92:	2101      	movs	r1, #1
 8007d94:	e7a3      	b.n	8007cde <_svfiprintf_r+0xbe>
 8007d96:	2300      	movs	r3, #0
 8007d98:	9305      	str	r3, [sp, #20]
 8007d9a:	4618      	mov	r0, r3
 8007d9c:	240a      	movs	r4, #10
 8007d9e:	460f      	mov	r7, r1
 8007da0:	3101      	adds	r1, #1
 8007da2:	783a      	ldrb	r2, [r7, #0]
 8007da4:	3a30      	subs	r2, #48	; 0x30
 8007da6:	2a09      	cmp	r2, #9
 8007da8:	d903      	bls.n	8007db2 <_svfiprintf_r+0x192>
 8007daa:	2b00      	cmp	r3, #0
 8007dac:	d0ca      	beq.n	8007d44 <_svfiprintf_r+0x124>
 8007dae:	9005      	str	r0, [sp, #20]
 8007db0:	e7c8      	b.n	8007d44 <_svfiprintf_r+0x124>
 8007db2:	fb04 2000 	mla	r0, r4, r0, r2
 8007db6:	2301      	movs	r3, #1
 8007db8:	e7f1      	b.n	8007d9e <_svfiprintf_r+0x17e>
 8007dba:	ab03      	add	r3, sp, #12
 8007dbc:	9300      	str	r3, [sp, #0]
 8007dbe:	462a      	mov	r2, r5
 8007dc0:	4b10      	ldr	r3, [pc, #64]	; (8007e04 <_svfiprintf_r+0x1e4>)
 8007dc2:	a904      	add	r1, sp, #16
 8007dc4:	4640      	mov	r0, r8
 8007dc6:	f3af 8000 	nop.w
 8007dca:	f1b0 3fff 	cmp.w	r0, #4294967295
 8007dce:	4681      	mov	r9, r0
 8007dd0:	d1d9      	bne.n	8007d86 <_svfiprintf_r+0x166>
 8007dd2:	89ab      	ldrh	r3, [r5, #12]
 8007dd4:	065b      	lsls	r3, r3, #25
 8007dd6:	f53f af38 	bmi.w	8007c4a <_svfiprintf_r+0x2a>
 8007dda:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007ddc:	b01d      	add	sp, #116	; 0x74
 8007dde:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007de2:	ab03      	add	r3, sp, #12
 8007de4:	9300      	str	r3, [sp, #0]
 8007de6:	462a      	mov	r2, r5
 8007de8:	4b06      	ldr	r3, [pc, #24]	; (8007e04 <_svfiprintf_r+0x1e4>)
 8007dea:	a904      	add	r1, sp, #16
 8007dec:	4640      	mov	r0, r8
 8007dee:	f000 f881 	bl	8007ef4 <_printf_i>
 8007df2:	e7ea      	b.n	8007dca <_svfiprintf_r+0x1aa>
 8007df4:	080085e7 	.word	0x080085e7
 8007df8:	080085ed 	.word	0x080085ed
 8007dfc:	080085f1 	.word	0x080085f1
 8007e00:	00000000 	.word	0x00000000
 8007e04:	08007b6b 	.word	0x08007b6b

08007e08 <_printf_common>:
 8007e08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007e0c:	4691      	mov	r9, r2
 8007e0e:	461f      	mov	r7, r3
 8007e10:	688a      	ldr	r2, [r1, #8]
 8007e12:	690b      	ldr	r3, [r1, #16]
 8007e14:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007e18:	4293      	cmp	r3, r2
 8007e1a:	bfb8      	it	lt
 8007e1c:	4613      	movlt	r3, r2
 8007e1e:	f8c9 3000 	str.w	r3, [r9]
 8007e22:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007e26:	4606      	mov	r6, r0
 8007e28:	460c      	mov	r4, r1
 8007e2a:	b112      	cbz	r2, 8007e32 <_printf_common+0x2a>
 8007e2c:	3301      	adds	r3, #1
 8007e2e:	f8c9 3000 	str.w	r3, [r9]
 8007e32:	6823      	ldr	r3, [r4, #0]
 8007e34:	0699      	lsls	r1, r3, #26
 8007e36:	bf42      	ittt	mi
 8007e38:	f8d9 3000 	ldrmi.w	r3, [r9]
 8007e3c:	3302      	addmi	r3, #2
 8007e3e:	f8c9 3000 	strmi.w	r3, [r9]
 8007e42:	6825      	ldr	r5, [r4, #0]
 8007e44:	f015 0506 	ands.w	r5, r5, #6
 8007e48:	d107      	bne.n	8007e5a <_printf_common+0x52>
 8007e4a:	f104 0a19 	add.w	sl, r4, #25
 8007e4e:	68e3      	ldr	r3, [r4, #12]
 8007e50:	f8d9 2000 	ldr.w	r2, [r9]
 8007e54:	1a9b      	subs	r3, r3, r2
 8007e56:	429d      	cmp	r5, r3
 8007e58:	db29      	blt.n	8007eae <_printf_common+0xa6>
 8007e5a:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8007e5e:	6822      	ldr	r2, [r4, #0]
 8007e60:	3300      	adds	r3, #0
 8007e62:	bf18      	it	ne
 8007e64:	2301      	movne	r3, #1
 8007e66:	0692      	lsls	r2, r2, #26
 8007e68:	d42e      	bmi.n	8007ec8 <_printf_common+0xc0>
 8007e6a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007e6e:	4639      	mov	r1, r7
 8007e70:	4630      	mov	r0, r6
 8007e72:	47c0      	blx	r8
 8007e74:	3001      	adds	r0, #1
 8007e76:	d021      	beq.n	8007ebc <_printf_common+0xb4>
 8007e78:	6823      	ldr	r3, [r4, #0]
 8007e7a:	68e5      	ldr	r5, [r4, #12]
 8007e7c:	f8d9 2000 	ldr.w	r2, [r9]
 8007e80:	f003 0306 	and.w	r3, r3, #6
 8007e84:	2b04      	cmp	r3, #4
 8007e86:	bf08      	it	eq
 8007e88:	1aad      	subeq	r5, r5, r2
 8007e8a:	68a3      	ldr	r3, [r4, #8]
 8007e8c:	6922      	ldr	r2, [r4, #16]
 8007e8e:	bf0c      	ite	eq
 8007e90:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007e94:	2500      	movne	r5, #0
 8007e96:	4293      	cmp	r3, r2
 8007e98:	bfc4      	itt	gt
 8007e9a:	1a9b      	subgt	r3, r3, r2
 8007e9c:	18ed      	addgt	r5, r5, r3
 8007e9e:	f04f 0900 	mov.w	r9, #0
 8007ea2:	341a      	adds	r4, #26
 8007ea4:	454d      	cmp	r5, r9
 8007ea6:	d11b      	bne.n	8007ee0 <_printf_common+0xd8>
 8007ea8:	2000      	movs	r0, #0
 8007eaa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007eae:	2301      	movs	r3, #1
 8007eb0:	4652      	mov	r2, sl
 8007eb2:	4639      	mov	r1, r7
 8007eb4:	4630      	mov	r0, r6
 8007eb6:	47c0      	blx	r8
 8007eb8:	3001      	adds	r0, #1
 8007eba:	d103      	bne.n	8007ec4 <_printf_common+0xbc>
 8007ebc:	f04f 30ff 	mov.w	r0, #4294967295
 8007ec0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007ec4:	3501      	adds	r5, #1
 8007ec6:	e7c2      	b.n	8007e4e <_printf_common+0x46>
 8007ec8:	18e1      	adds	r1, r4, r3
 8007eca:	1c5a      	adds	r2, r3, #1
 8007ecc:	2030      	movs	r0, #48	; 0x30
 8007ece:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007ed2:	4422      	add	r2, r4
 8007ed4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007ed8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007edc:	3302      	adds	r3, #2
 8007ede:	e7c4      	b.n	8007e6a <_printf_common+0x62>
 8007ee0:	2301      	movs	r3, #1
 8007ee2:	4622      	mov	r2, r4
 8007ee4:	4639      	mov	r1, r7
 8007ee6:	4630      	mov	r0, r6
 8007ee8:	47c0      	blx	r8
 8007eea:	3001      	adds	r0, #1
 8007eec:	d0e6      	beq.n	8007ebc <_printf_common+0xb4>
 8007eee:	f109 0901 	add.w	r9, r9, #1
 8007ef2:	e7d7      	b.n	8007ea4 <_printf_common+0x9c>

08007ef4 <_printf_i>:
 8007ef4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007ef8:	4617      	mov	r7, r2
 8007efa:	7e0a      	ldrb	r2, [r1, #24]
 8007efc:	b085      	sub	sp, #20
 8007efe:	2a6e      	cmp	r2, #110	; 0x6e
 8007f00:	4698      	mov	r8, r3
 8007f02:	4606      	mov	r6, r0
 8007f04:	460c      	mov	r4, r1
 8007f06:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007f08:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 8007f0c:	f000 80bc 	beq.w	8008088 <_printf_i+0x194>
 8007f10:	d81a      	bhi.n	8007f48 <_printf_i+0x54>
 8007f12:	2a63      	cmp	r2, #99	; 0x63
 8007f14:	d02e      	beq.n	8007f74 <_printf_i+0x80>
 8007f16:	d80a      	bhi.n	8007f2e <_printf_i+0x3a>
 8007f18:	2a00      	cmp	r2, #0
 8007f1a:	f000 80c8 	beq.w	80080ae <_printf_i+0x1ba>
 8007f1e:	2a58      	cmp	r2, #88	; 0x58
 8007f20:	f000 808a 	beq.w	8008038 <_printf_i+0x144>
 8007f24:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007f28:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 8007f2c:	e02a      	b.n	8007f84 <_printf_i+0x90>
 8007f2e:	2a64      	cmp	r2, #100	; 0x64
 8007f30:	d001      	beq.n	8007f36 <_printf_i+0x42>
 8007f32:	2a69      	cmp	r2, #105	; 0x69
 8007f34:	d1f6      	bne.n	8007f24 <_printf_i+0x30>
 8007f36:	6821      	ldr	r1, [r4, #0]
 8007f38:	681a      	ldr	r2, [r3, #0]
 8007f3a:	f011 0f80 	tst.w	r1, #128	; 0x80
 8007f3e:	d023      	beq.n	8007f88 <_printf_i+0x94>
 8007f40:	1d11      	adds	r1, r2, #4
 8007f42:	6019      	str	r1, [r3, #0]
 8007f44:	6813      	ldr	r3, [r2, #0]
 8007f46:	e027      	b.n	8007f98 <_printf_i+0xa4>
 8007f48:	2a73      	cmp	r2, #115	; 0x73
 8007f4a:	f000 80b4 	beq.w	80080b6 <_printf_i+0x1c2>
 8007f4e:	d808      	bhi.n	8007f62 <_printf_i+0x6e>
 8007f50:	2a6f      	cmp	r2, #111	; 0x6f
 8007f52:	d02a      	beq.n	8007faa <_printf_i+0xb6>
 8007f54:	2a70      	cmp	r2, #112	; 0x70
 8007f56:	d1e5      	bne.n	8007f24 <_printf_i+0x30>
 8007f58:	680a      	ldr	r2, [r1, #0]
 8007f5a:	f042 0220 	orr.w	r2, r2, #32
 8007f5e:	600a      	str	r2, [r1, #0]
 8007f60:	e003      	b.n	8007f6a <_printf_i+0x76>
 8007f62:	2a75      	cmp	r2, #117	; 0x75
 8007f64:	d021      	beq.n	8007faa <_printf_i+0xb6>
 8007f66:	2a78      	cmp	r2, #120	; 0x78
 8007f68:	d1dc      	bne.n	8007f24 <_printf_i+0x30>
 8007f6a:	2278      	movs	r2, #120	; 0x78
 8007f6c:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 8007f70:	496e      	ldr	r1, [pc, #440]	; (800812c <_printf_i+0x238>)
 8007f72:	e064      	b.n	800803e <_printf_i+0x14a>
 8007f74:	681a      	ldr	r2, [r3, #0]
 8007f76:	f101 0542 	add.w	r5, r1, #66	; 0x42
 8007f7a:	1d11      	adds	r1, r2, #4
 8007f7c:	6019      	str	r1, [r3, #0]
 8007f7e:	6813      	ldr	r3, [r2, #0]
 8007f80:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007f84:	2301      	movs	r3, #1
 8007f86:	e0a3      	b.n	80080d0 <_printf_i+0x1dc>
 8007f88:	f011 0f40 	tst.w	r1, #64	; 0x40
 8007f8c:	f102 0104 	add.w	r1, r2, #4
 8007f90:	6019      	str	r1, [r3, #0]
 8007f92:	d0d7      	beq.n	8007f44 <_printf_i+0x50>
 8007f94:	f9b2 3000 	ldrsh.w	r3, [r2]
 8007f98:	2b00      	cmp	r3, #0
 8007f9a:	da03      	bge.n	8007fa4 <_printf_i+0xb0>
 8007f9c:	222d      	movs	r2, #45	; 0x2d
 8007f9e:	425b      	negs	r3, r3
 8007fa0:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8007fa4:	4962      	ldr	r1, [pc, #392]	; (8008130 <_printf_i+0x23c>)
 8007fa6:	220a      	movs	r2, #10
 8007fa8:	e017      	b.n	8007fda <_printf_i+0xe6>
 8007faa:	6820      	ldr	r0, [r4, #0]
 8007fac:	6819      	ldr	r1, [r3, #0]
 8007fae:	f010 0f80 	tst.w	r0, #128	; 0x80
 8007fb2:	d003      	beq.n	8007fbc <_printf_i+0xc8>
 8007fb4:	1d08      	adds	r0, r1, #4
 8007fb6:	6018      	str	r0, [r3, #0]
 8007fb8:	680b      	ldr	r3, [r1, #0]
 8007fba:	e006      	b.n	8007fca <_printf_i+0xd6>
 8007fbc:	f010 0f40 	tst.w	r0, #64	; 0x40
 8007fc0:	f101 0004 	add.w	r0, r1, #4
 8007fc4:	6018      	str	r0, [r3, #0]
 8007fc6:	d0f7      	beq.n	8007fb8 <_printf_i+0xc4>
 8007fc8:	880b      	ldrh	r3, [r1, #0]
 8007fca:	4959      	ldr	r1, [pc, #356]	; (8008130 <_printf_i+0x23c>)
 8007fcc:	2a6f      	cmp	r2, #111	; 0x6f
 8007fce:	bf14      	ite	ne
 8007fd0:	220a      	movne	r2, #10
 8007fd2:	2208      	moveq	r2, #8
 8007fd4:	2000      	movs	r0, #0
 8007fd6:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 8007fda:	6865      	ldr	r5, [r4, #4]
 8007fdc:	60a5      	str	r5, [r4, #8]
 8007fde:	2d00      	cmp	r5, #0
 8007fe0:	f2c0 809c 	blt.w	800811c <_printf_i+0x228>
 8007fe4:	6820      	ldr	r0, [r4, #0]
 8007fe6:	f020 0004 	bic.w	r0, r0, #4
 8007fea:	6020      	str	r0, [r4, #0]
 8007fec:	2b00      	cmp	r3, #0
 8007fee:	d13f      	bne.n	8008070 <_printf_i+0x17c>
 8007ff0:	2d00      	cmp	r5, #0
 8007ff2:	f040 8095 	bne.w	8008120 <_printf_i+0x22c>
 8007ff6:	4675      	mov	r5, lr
 8007ff8:	2a08      	cmp	r2, #8
 8007ffa:	d10b      	bne.n	8008014 <_printf_i+0x120>
 8007ffc:	6823      	ldr	r3, [r4, #0]
 8007ffe:	07da      	lsls	r2, r3, #31
 8008000:	d508      	bpl.n	8008014 <_printf_i+0x120>
 8008002:	6923      	ldr	r3, [r4, #16]
 8008004:	6862      	ldr	r2, [r4, #4]
 8008006:	429a      	cmp	r2, r3
 8008008:	bfde      	ittt	le
 800800a:	2330      	movle	r3, #48	; 0x30
 800800c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8008010:	f105 35ff 	addle.w	r5, r5, #4294967295
 8008014:	ebae 0305 	sub.w	r3, lr, r5
 8008018:	6123      	str	r3, [r4, #16]
 800801a:	f8cd 8000 	str.w	r8, [sp]
 800801e:	463b      	mov	r3, r7
 8008020:	aa03      	add	r2, sp, #12
 8008022:	4621      	mov	r1, r4
 8008024:	4630      	mov	r0, r6
 8008026:	f7ff feef 	bl	8007e08 <_printf_common>
 800802a:	3001      	adds	r0, #1
 800802c:	d155      	bne.n	80080da <_printf_i+0x1e6>
 800802e:	f04f 30ff 	mov.w	r0, #4294967295
 8008032:	b005      	add	sp, #20
 8008034:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008038:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 800803c:	493c      	ldr	r1, [pc, #240]	; (8008130 <_printf_i+0x23c>)
 800803e:	6822      	ldr	r2, [r4, #0]
 8008040:	6818      	ldr	r0, [r3, #0]
 8008042:	f012 0f80 	tst.w	r2, #128	; 0x80
 8008046:	f100 0504 	add.w	r5, r0, #4
 800804a:	601d      	str	r5, [r3, #0]
 800804c:	d001      	beq.n	8008052 <_printf_i+0x15e>
 800804e:	6803      	ldr	r3, [r0, #0]
 8008050:	e002      	b.n	8008058 <_printf_i+0x164>
 8008052:	0655      	lsls	r5, r2, #25
 8008054:	d5fb      	bpl.n	800804e <_printf_i+0x15a>
 8008056:	8803      	ldrh	r3, [r0, #0]
 8008058:	07d0      	lsls	r0, r2, #31
 800805a:	bf44      	itt	mi
 800805c:	f042 0220 	orrmi.w	r2, r2, #32
 8008060:	6022      	strmi	r2, [r4, #0]
 8008062:	b91b      	cbnz	r3, 800806c <_printf_i+0x178>
 8008064:	6822      	ldr	r2, [r4, #0]
 8008066:	f022 0220 	bic.w	r2, r2, #32
 800806a:	6022      	str	r2, [r4, #0]
 800806c:	2210      	movs	r2, #16
 800806e:	e7b1      	b.n	8007fd4 <_printf_i+0xe0>
 8008070:	4675      	mov	r5, lr
 8008072:	fbb3 f0f2 	udiv	r0, r3, r2
 8008076:	fb02 3310 	mls	r3, r2, r0, r3
 800807a:	5ccb      	ldrb	r3, [r1, r3]
 800807c:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8008080:	4603      	mov	r3, r0
 8008082:	2800      	cmp	r0, #0
 8008084:	d1f5      	bne.n	8008072 <_printf_i+0x17e>
 8008086:	e7b7      	b.n	8007ff8 <_printf_i+0x104>
 8008088:	6808      	ldr	r0, [r1, #0]
 800808a:	681a      	ldr	r2, [r3, #0]
 800808c:	6949      	ldr	r1, [r1, #20]
 800808e:	f010 0f80 	tst.w	r0, #128	; 0x80
 8008092:	d004      	beq.n	800809e <_printf_i+0x1aa>
 8008094:	1d10      	adds	r0, r2, #4
 8008096:	6018      	str	r0, [r3, #0]
 8008098:	6813      	ldr	r3, [r2, #0]
 800809a:	6019      	str	r1, [r3, #0]
 800809c:	e007      	b.n	80080ae <_printf_i+0x1ba>
 800809e:	f010 0f40 	tst.w	r0, #64	; 0x40
 80080a2:	f102 0004 	add.w	r0, r2, #4
 80080a6:	6018      	str	r0, [r3, #0]
 80080a8:	6813      	ldr	r3, [r2, #0]
 80080aa:	d0f6      	beq.n	800809a <_printf_i+0x1a6>
 80080ac:	8019      	strh	r1, [r3, #0]
 80080ae:	2300      	movs	r3, #0
 80080b0:	6123      	str	r3, [r4, #16]
 80080b2:	4675      	mov	r5, lr
 80080b4:	e7b1      	b.n	800801a <_printf_i+0x126>
 80080b6:	681a      	ldr	r2, [r3, #0]
 80080b8:	1d11      	adds	r1, r2, #4
 80080ba:	6019      	str	r1, [r3, #0]
 80080bc:	6815      	ldr	r5, [r2, #0]
 80080be:	6862      	ldr	r2, [r4, #4]
 80080c0:	2100      	movs	r1, #0
 80080c2:	4628      	mov	r0, r5
 80080c4:	f7f8 f894 	bl	80001f0 <memchr>
 80080c8:	b108      	cbz	r0, 80080ce <_printf_i+0x1da>
 80080ca:	1b40      	subs	r0, r0, r5
 80080cc:	6060      	str	r0, [r4, #4]
 80080ce:	6863      	ldr	r3, [r4, #4]
 80080d0:	6123      	str	r3, [r4, #16]
 80080d2:	2300      	movs	r3, #0
 80080d4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80080d8:	e79f      	b.n	800801a <_printf_i+0x126>
 80080da:	6923      	ldr	r3, [r4, #16]
 80080dc:	462a      	mov	r2, r5
 80080de:	4639      	mov	r1, r7
 80080e0:	4630      	mov	r0, r6
 80080e2:	47c0      	blx	r8
 80080e4:	3001      	adds	r0, #1
 80080e6:	d0a2      	beq.n	800802e <_printf_i+0x13a>
 80080e8:	6823      	ldr	r3, [r4, #0]
 80080ea:	079b      	lsls	r3, r3, #30
 80080ec:	d507      	bpl.n	80080fe <_printf_i+0x20a>
 80080ee:	2500      	movs	r5, #0
 80080f0:	f104 0919 	add.w	r9, r4, #25
 80080f4:	68e3      	ldr	r3, [r4, #12]
 80080f6:	9a03      	ldr	r2, [sp, #12]
 80080f8:	1a9b      	subs	r3, r3, r2
 80080fa:	429d      	cmp	r5, r3
 80080fc:	db05      	blt.n	800810a <_printf_i+0x216>
 80080fe:	68e0      	ldr	r0, [r4, #12]
 8008100:	9b03      	ldr	r3, [sp, #12]
 8008102:	4298      	cmp	r0, r3
 8008104:	bfb8      	it	lt
 8008106:	4618      	movlt	r0, r3
 8008108:	e793      	b.n	8008032 <_printf_i+0x13e>
 800810a:	2301      	movs	r3, #1
 800810c:	464a      	mov	r2, r9
 800810e:	4639      	mov	r1, r7
 8008110:	4630      	mov	r0, r6
 8008112:	47c0      	blx	r8
 8008114:	3001      	adds	r0, #1
 8008116:	d08a      	beq.n	800802e <_printf_i+0x13a>
 8008118:	3501      	adds	r5, #1
 800811a:	e7eb      	b.n	80080f4 <_printf_i+0x200>
 800811c:	2b00      	cmp	r3, #0
 800811e:	d1a7      	bne.n	8008070 <_printf_i+0x17c>
 8008120:	780b      	ldrb	r3, [r1, #0]
 8008122:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008126:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800812a:	e765      	b.n	8007ff8 <_printf_i+0x104>
 800812c:	08008609 	.word	0x08008609
 8008130:	080085f8 	.word	0x080085f8

08008134 <__ascii_wctomb>:
 8008134:	b149      	cbz	r1, 800814a <__ascii_wctomb+0x16>
 8008136:	2aff      	cmp	r2, #255	; 0xff
 8008138:	bf85      	ittet	hi
 800813a:	238a      	movhi	r3, #138	; 0x8a
 800813c:	6003      	strhi	r3, [r0, #0]
 800813e:	700a      	strbls	r2, [r1, #0]
 8008140:	f04f 30ff 	movhi.w	r0, #4294967295
 8008144:	bf98      	it	ls
 8008146:	2001      	movls	r0, #1
 8008148:	4770      	bx	lr
 800814a:	4608      	mov	r0, r1
 800814c:	4770      	bx	lr

0800814e <memmove>:
 800814e:	4288      	cmp	r0, r1
 8008150:	b510      	push	{r4, lr}
 8008152:	eb01 0302 	add.w	r3, r1, r2
 8008156:	d803      	bhi.n	8008160 <memmove+0x12>
 8008158:	1e42      	subs	r2, r0, #1
 800815a:	4299      	cmp	r1, r3
 800815c:	d10c      	bne.n	8008178 <memmove+0x2a>
 800815e:	bd10      	pop	{r4, pc}
 8008160:	4298      	cmp	r0, r3
 8008162:	d2f9      	bcs.n	8008158 <memmove+0xa>
 8008164:	1881      	adds	r1, r0, r2
 8008166:	1ad2      	subs	r2, r2, r3
 8008168:	42d3      	cmn	r3, r2
 800816a:	d100      	bne.n	800816e <memmove+0x20>
 800816c:	bd10      	pop	{r4, pc}
 800816e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008172:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8008176:	e7f7      	b.n	8008168 <memmove+0x1a>
 8008178:	f811 4b01 	ldrb.w	r4, [r1], #1
 800817c:	f802 4f01 	strb.w	r4, [r2, #1]!
 8008180:	e7eb      	b.n	800815a <memmove+0xc>

08008182 <_realloc_r>:
 8008182:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008184:	4607      	mov	r7, r0
 8008186:	4614      	mov	r4, r2
 8008188:	460e      	mov	r6, r1
 800818a:	b921      	cbnz	r1, 8008196 <_realloc_r+0x14>
 800818c:	4611      	mov	r1, r2
 800818e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8008192:	f7ff bbad 	b.w	80078f0 <_malloc_r>
 8008196:	b922      	cbnz	r2, 80081a2 <_realloc_r+0x20>
 8008198:	f7ff fb5c 	bl	8007854 <_free_r>
 800819c:	4625      	mov	r5, r4
 800819e:	4628      	mov	r0, r5
 80081a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80081a2:	f000 f814 	bl	80081ce <_malloc_usable_size_r>
 80081a6:	4284      	cmp	r4, r0
 80081a8:	d90f      	bls.n	80081ca <_realloc_r+0x48>
 80081aa:	4621      	mov	r1, r4
 80081ac:	4638      	mov	r0, r7
 80081ae:	f7ff fb9f 	bl	80078f0 <_malloc_r>
 80081b2:	4605      	mov	r5, r0
 80081b4:	2800      	cmp	r0, #0
 80081b6:	d0f2      	beq.n	800819e <_realloc_r+0x1c>
 80081b8:	4631      	mov	r1, r6
 80081ba:	4622      	mov	r2, r4
 80081bc:	f7ff fb3e 	bl	800783c <memcpy>
 80081c0:	4631      	mov	r1, r6
 80081c2:	4638      	mov	r0, r7
 80081c4:	f7ff fb46 	bl	8007854 <_free_r>
 80081c8:	e7e9      	b.n	800819e <_realloc_r+0x1c>
 80081ca:	4635      	mov	r5, r6
 80081cc:	e7e7      	b.n	800819e <_realloc_r+0x1c>

080081ce <_malloc_usable_size_r>:
 80081ce:	f851 0c04 	ldr.w	r0, [r1, #-4]
 80081d2:	2800      	cmp	r0, #0
 80081d4:	f1a0 0004 	sub.w	r0, r0, #4
 80081d8:	bfbc      	itt	lt
 80081da:	580b      	ldrlt	r3, [r1, r0]
 80081dc:	18c0      	addlt	r0, r0, r3
 80081de:	4770      	bx	lr

080081e0 <sqrt>:
 80081e0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80081e4:	ed2d 8b02 	vpush	{d8}
 80081e8:	b08b      	sub	sp, #44	; 0x2c
 80081ea:	ec55 4b10 	vmov	r4, r5, d0
 80081ee:	f000 f851 	bl	8008294 <__ieee754_sqrt>
 80081f2:	4b26      	ldr	r3, [pc, #152]	; (800828c <sqrt+0xac>)
 80081f4:	eeb0 8a40 	vmov.f32	s16, s0
 80081f8:	eef0 8a60 	vmov.f32	s17, s1
 80081fc:	f993 6000 	ldrsb.w	r6, [r3]
 8008200:	1c73      	adds	r3, r6, #1
 8008202:	d02a      	beq.n	800825a <sqrt+0x7a>
 8008204:	4622      	mov	r2, r4
 8008206:	462b      	mov	r3, r5
 8008208:	4620      	mov	r0, r4
 800820a:	4629      	mov	r1, r5
 800820c:	f7f8 fc92 	bl	8000b34 <__aeabi_dcmpun>
 8008210:	4607      	mov	r7, r0
 8008212:	bb10      	cbnz	r0, 800825a <sqrt+0x7a>
 8008214:	f04f 0800 	mov.w	r8, #0
 8008218:	f04f 0900 	mov.w	r9, #0
 800821c:	4642      	mov	r2, r8
 800821e:	464b      	mov	r3, r9
 8008220:	4620      	mov	r0, r4
 8008222:	4629      	mov	r1, r5
 8008224:	f7f8 fc5e 	bl	8000ae4 <__aeabi_dcmplt>
 8008228:	b1b8      	cbz	r0, 800825a <sqrt+0x7a>
 800822a:	2301      	movs	r3, #1
 800822c:	9300      	str	r3, [sp, #0]
 800822e:	4b18      	ldr	r3, [pc, #96]	; (8008290 <sqrt+0xb0>)
 8008230:	9301      	str	r3, [sp, #4]
 8008232:	9708      	str	r7, [sp, #32]
 8008234:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8008238:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800823c:	b9b6      	cbnz	r6, 800826c <sqrt+0x8c>
 800823e:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8008242:	4668      	mov	r0, sp
 8008244:	f000 f8d6 	bl	80083f4 <matherr>
 8008248:	b1d0      	cbz	r0, 8008280 <sqrt+0xa0>
 800824a:	9b08      	ldr	r3, [sp, #32]
 800824c:	b11b      	cbz	r3, 8008256 <sqrt+0x76>
 800824e:	f000 f8d3 	bl	80083f8 <__errno>
 8008252:	9b08      	ldr	r3, [sp, #32]
 8008254:	6003      	str	r3, [r0, #0]
 8008256:	ed9d 8b06 	vldr	d8, [sp, #24]
 800825a:	eeb0 0a48 	vmov.f32	s0, s16
 800825e:	eef0 0a68 	vmov.f32	s1, s17
 8008262:	b00b      	add	sp, #44	; 0x2c
 8008264:	ecbd 8b02 	vpop	{d8}
 8008268:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800826c:	4642      	mov	r2, r8
 800826e:	464b      	mov	r3, r9
 8008270:	4640      	mov	r0, r8
 8008272:	4649      	mov	r1, r9
 8008274:	f7f8 faee 	bl	8000854 <__aeabi_ddiv>
 8008278:	2e02      	cmp	r6, #2
 800827a:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800827e:	d1e0      	bne.n	8008242 <sqrt+0x62>
 8008280:	f000 f8ba 	bl	80083f8 <__errno>
 8008284:	2321      	movs	r3, #33	; 0x21
 8008286:	6003      	str	r3, [r0, #0]
 8008288:	e7df      	b.n	800824a <sqrt+0x6a>
 800828a:	bf00      	nop
 800828c:	2000037c 	.word	0x2000037c
 8008290:	0800871b 	.word	0x0800871b

08008294 <__ieee754_sqrt>:
 8008294:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008298:	ec55 4b10 	vmov	r4, r5, d0
 800829c:	4e54      	ldr	r6, [pc, #336]	; (80083f0 <__ieee754_sqrt+0x15c>)
 800829e:	43ae      	bics	r6, r5
 80082a0:	ee10 0a10 	vmov	r0, s0
 80082a4:	462b      	mov	r3, r5
 80082a6:	462a      	mov	r2, r5
 80082a8:	4621      	mov	r1, r4
 80082aa:	d113      	bne.n	80082d4 <__ieee754_sqrt+0x40>
 80082ac:	ee10 2a10 	vmov	r2, s0
 80082b0:	462b      	mov	r3, r5
 80082b2:	ee10 0a10 	vmov	r0, s0
 80082b6:	4629      	mov	r1, r5
 80082b8:	f7f8 f9a2 	bl	8000600 <__aeabi_dmul>
 80082bc:	4602      	mov	r2, r0
 80082be:	460b      	mov	r3, r1
 80082c0:	4620      	mov	r0, r4
 80082c2:	4629      	mov	r1, r5
 80082c4:	f7f7 ffea 	bl	800029c <__adddf3>
 80082c8:	4604      	mov	r4, r0
 80082ca:	460d      	mov	r5, r1
 80082cc:	ec45 4b10 	vmov	d0, r4, r5
 80082d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80082d4:	2d00      	cmp	r5, #0
 80082d6:	dc10      	bgt.n	80082fa <__ieee754_sqrt+0x66>
 80082d8:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 80082dc:	4330      	orrs	r0, r6
 80082de:	d0f5      	beq.n	80082cc <__ieee754_sqrt+0x38>
 80082e0:	b15d      	cbz	r5, 80082fa <__ieee754_sqrt+0x66>
 80082e2:	ee10 2a10 	vmov	r2, s0
 80082e6:	462b      	mov	r3, r5
 80082e8:	4620      	mov	r0, r4
 80082ea:	4629      	mov	r1, r5
 80082ec:	f7f7 ffd4 	bl	8000298 <__aeabi_dsub>
 80082f0:	4602      	mov	r2, r0
 80082f2:	460b      	mov	r3, r1
 80082f4:	f7f8 faae 	bl	8000854 <__aeabi_ddiv>
 80082f8:	e7e6      	b.n	80082c8 <__ieee754_sqrt+0x34>
 80082fa:	151b      	asrs	r3, r3, #20
 80082fc:	d10c      	bne.n	8008318 <__ieee754_sqrt+0x84>
 80082fe:	2a00      	cmp	r2, #0
 8008300:	d06d      	beq.n	80083de <__ieee754_sqrt+0x14a>
 8008302:	2000      	movs	r0, #0
 8008304:	02d6      	lsls	r6, r2, #11
 8008306:	d56e      	bpl.n	80083e6 <__ieee754_sqrt+0x152>
 8008308:	1e44      	subs	r4, r0, #1
 800830a:	1b1b      	subs	r3, r3, r4
 800830c:	f1c0 0420 	rsb	r4, r0, #32
 8008310:	fa21 f404 	lsr.w	r4, r1, r4
 8008314:	4322      	orrs	r2, r4
 8008316:	4081      	lsls	r1, r0
 8008318:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800831c:	f3c2 0213 	ubfx	r2, r2, #0, #20
 8008320:	07dd      	lsls	r5, r3, #31
 8008322:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8008326:	bf42      	ittt	mi
 8008328:	0052      	lslmi	r2, r2, #1
 800832a:	eb02 72d1 	addmi.w	r2, r2, r1, lsr #31
 800832e:	0049      	lslmi	r1, r1, #1
 8008330:	1058      	asrs	r0, r3, #1
 8008332:	2500      	movs	r5, #0
 8008334:	eb02 73d1 	add.w	r3, r2, r1, lsr #31
 8008338:	441a      	add	r2, r3
 800833a:	0049      	lsls	r1, r1, #1
 800833c:	2316      	movs	r3, #22
 800833e:	462c      	mov	r4, r5
 8008340:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 8008344:	19a7      	adds	r7, r4, r6
 8008346:	4297      	cmp	r7, r2
 8008348:	bfde      	ittt	le
 800834a:	1bd2      	suble	r2, r2, r7
 800834c:	19bc      	addle	r4, r7, r6
 800834e:	19ad      	addle	r5, r5, r6
 8008350:	0052      	lsls	r2, r2, #1
 8008352:	3b01      	subs	r3, #1
 8008354:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 8008358:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800835c:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8008360:	d1f0      	bne.n	8008344 <__ieee754_sqrt+0xb0>
 8008362:	f04f 0e20 	mov.w	lr, #32
 8008366:	469c      	mov	ip, r3
 8008368:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800836c:	42a2      	cmp	r2, r4
 800836e:	eb06 070c 	add.w	r7, r6, ip
 8008372:	dc02      	bgt.n	800837a <__ieee754_sqrt+0xe6>
 8008374:	d112      	bne.n	800839c <__ieee754_sqrt+0x108>
 8008376:	428f      	cmp	r7, r1
 8008378:	d810      	bhi.n	800839c <__ieee754_sqrt+0x108>
 800837a:	2f00      	cmp	r7, #0
 800837c:	eb07 0c06 	add.w	ip, r7, r6
 8008380:	da34      	bge.n	80083ec <__ieee754_sqrt+0x158>
 8008382:	f1bc 0f00 	cmp.w	ip, #0
 8008386:	db31      	blt.n	80083ec <__ieee754_sqrt+0x158>
 8008388:	f104 0801 	add.w	r8, r4, #1
 800838c:	1b12      	subs	r2, r2, r4
 800838e:	428f      	cmp	r7, r1
 8008390:	bf88      	it	hi
 8008392:	f102 32ff 	addhi.w	r2, r2, #4294967295
 8008396:	1bc9      	subs	r1, r1, r7
 8008398:	4433      	add	r3, r6
 800839a:	4644      	mov	r4, r8
 800839c:	eb02 77d1 	add.w	r7, r2, r1, lsr #31
 80083a0:	f1be 0e01 	subs.w	lr, lr, #1
 80083a4:	443a      	add	r2, r7
 80083a6:	ea4f 0141 	mov.w	r1, r1, lsl #1
 80083aa:	ea4f 0656 	mov.w	r6, r6, lsr #1
 80083ae:	d1dd      	bne.n	800836c <__ieee754_sqrt+0xd8>
 80083b0:	430a      	orrs	r2, r1
 80083b2:	d006      	beq.n	80083c2 <__ieee754_sqrt+0x12e>
 80083b4:	1c5c      	adds	r4, r3, #1
 80083b6:	bf13      	iteet	ne
 80083b8:	3301      	addne	r3, #1
 80083ba:	3501      	addeq	r5, #1
 80083bc:	4673      	moveq	r3, lr
 80083be:	f023 0301 	bicne.w	r3, r3, #1
 80083c2:	106a      	asrs	r2, r5, #1
 80083c4:	085b      	lsrs	r3, r3, #1
 80083c6:	07e9      	lsls	r1, r5, #31
 80083c8:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 80083cc:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 80083d0:	bf48      	it	mi
 80083d2:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 80083d6:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 80083da:	461c      	mov	r4, r3
 80083dc:	e776      	b.n	80082cc <__ieee754_sqrt+0x38>
 80083de:	0aca      	lsrs	r2, r1, #11
 80083e0:	3b15      	subs	r3, #21
 80083e2:	0549      	lsls	r1, r1, #21
 80083e4:	e78b      	b.n	80082fe <__ieee754_sqrt+0x6a>
 80083e6:	0052      	lsls	r2, r2, #1
 80083e8:	3001      	adds	r0, #1
 80083ea:	e78b      	b.n	8008304 <__ieee754_sqrt+0x70>
 80083ec:	46a0      	mov	r8, r4
 80083ee:	e7cd      	b.n	800838c <__ieee754_sqrt+0xf8>
 80083f0:	7ff00000 	.word	0x7ff00000

080083f4 <matherr>:
 80083f4:	2000      	movs	r0, #0
 80083f6:	4770      	bx	lr

080083f8 <__errno>:
 80083f8:	4b01      	ldr	r3, [pc, #4]	; (8008400 <__errno+0x8>)
 80083fa:	6818      	ldr	r0, [r3, #0]
 80083fc:	4770      	bx	lr
 80083fe:	bf00      	nop
 8008400:	200001ac 	.word	0x200001ac

08008404 <_sbrk>:
 8008404:	4b04      	ldr	r3, [pc, #16]	; (8008418 <_sbrk+0x14>)
 8008406:	6819      	ldr	r1, [r3, #0]
 8008408:	4602      	mov	r2, r0
 800840a:	b909      	cbnz	r1, 8008410 <_sbrk+0xc>
 800840c:	4903      	ldr	r1, [pc, #12]	; (800841c <_sbrk+0x18>)
 800840e:	6019      	str	r1, [r3, #0]
 8008410:	6818      	ldr	r0, [r3, #0]
 8008412:	4402      	add	r2, r0
 8008414:	601a      	str	r2, [r3, #0]
 8008416:	4770      	bx	lr
 8008418:	20004178 	.word	0x20004178
 800841c:	20004d60 	.word	0x20004d60

08008420 <_init>:
 8008420:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008422:	bf00      	nop
 8008424:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008426:	bc08      	pop	{r3}
 8008428:	469e      	mov	lr, r3
 800842a:	4770      	bx	lr

0800842c <_fini>:
 800842c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800842e:	bf00      	nop
 8008430:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008432:	bc08      	pop	{r3}
 8008434:	469e      	mov	lr, r3
 8008436:	4770      	bx	lr
