Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.2 (win32) Build 932637 Wed Jun 11 13:24:38 MDT 2014
| Date         : Sat May 06 14:29:43 2017
| Host         : JELLECOREMA4D78 running 32-bit major release  (build 7600)
| Command      : report_clock_utilization -file Eight_Digit_BCD_teller_clock_utilization_placed.rpt
| Design       : Eight_Digit_BCD_teller
| Device       : xc7a100t
----------------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Details of Global Clocks
3. Details of Regional Clocks
4. Details of Multi-Regional Clocks
5. Details of I/O Clocks
6. Details of Local Clocks
7. Clock Regions : Key Resource Utilization
8. Net wise resources used in clock region X1Y1
9. Net wise resources used in clock region X1Y2

1. Clock Primitive Utilization
------------------------------

+-------+------+-----------+-----------+
| Type  | Used | Available | Num Fixed |
+-------+------+-----------+-----------+
| BUFG  |    2 |        32 |         0 |
| BUFH  |    0 |        96 |         0 |
| BUFIO |    0 |        24 |         0 |
| MMCM  |    0 |         6 |         0 |
| PLL   |    0 |         6 |         0 |
| BUFR  |    0 |        24 |         0 |
| BUFMR |    0 |        12 |         0 |
+-------+------+-----------+-----------+


2. Details of Global Clocks
---------------------------

+-------+--------------------+---------------+--------------+-------+---------------+-----------+
|       |                    |               |   Num Loads  |       |               |           |
+-------+--------------------+---------------+------+-------+-------+---------------+-----------+
| Index | BUFG Cell          | Net Name      | BELs | Sites | Fixed | MaxDelay (ns) | Skew (ns) |
+-------+--------------------+---------------+------+-------+-------+---------------+-----------+
|     1 | scan_out_BUFG_inst | scan_out_BUFG |   38 |    11 |    no |         1.873 |     0.154 |
|     2 | clk_IBUF_BUFG_inst | clk_IBUF_BUFG |   67 |    19 |    no |         1.781 |     0.149 |
+-------+--------------------+---------------+------+-------+-------+---------------+-----------+


3. Details of Regional Clocks
-----------------------------

4. Details of Multi-Regional Clocks
-----------------------------------

5. Details of I/O Clocks
------------------------

6. Details of Local Clocks
--------------------------

+-------+-----------------------------------------+-------------------------------------+--------------+-------+---------------+-----------+
|       |                                         |                                     |   Num Loads  |       |               |           |
+-------+-----------------------------------------+-------------------------------------+------+-------+-------+---------------+-----------+
| Index | Local Clk Src                           | Net Name                            | BELs | Sites | Fixed | MaxDelay (ns) | Skew (ns) |
+-------+-----------------------------------------+-------------------------------------+------+-------+-------+---------------+-----------+
|     1 | mux/tellers[6].andere.tel/carry_out_reg | mux/tellers[6].andere.tel/O1        |    4 |     1 |    no |         0.743 |     0.054 |
|     2 | Scan_teller/count_out_reg               | Scan_teller/count_out               |    5 |     1 |    no |         1.183 |     0.081 |
|     3 | mux/tellers[0].eerste.tel/carry_out_reg | mux/tellers[0].eerste.tel/carry_out |    5 |     1 |    no |         0.645 |     0.049 |
|     4 | mux/tellers[1].andere.tel/carry_out_reg | mux/tellers[1].andere.tel/O1        |    5 |     1 |    no |         0.458 |     0.040 |
|     5 | mux/tellers[2].andere.tel/carry_out_reg | mux/tellers[2].andere.tel/O1        |    5 |     1 |    no |         0.594 |     0.047 |
|     6 | mux/tellers[3].andere.tel/carry_out_reg | mux/tellers[3].andere.tel/O1        |    5 |     1 |    no |         0.640 |     0.054 |
|     7 | mux/tellers[4].andere.tel/carry_out_reg | mux/tellers[4].andere.tel/O1        |    5 |     1 |    no |         0.645 |     0.049 |
|     8 | mux/tellers[5].andere.tel/carry_out_reg | mux/tellers[5].andere.tel/O1        |    5 |     1 |    no |         0.589 |     0.047 |
+-------+-----------------------------------------+-------------------------------------+------+-------+-------+---------------+-----------+


7. Clock Regions : Key Resource Utilization
-------------------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |     BUFRs    |    BUFMRs    |    BUFIOs    |     MMCM     |      PLL     |      GT      |      PCI     |    ILOGIC    |    OLOGIC    |      FF      |     LUTM     |    RAMB18    |    RAMB36    |    DSP48E1   |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 20800 |    0 |  2400 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y0              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     5 |    0 |     0 |    0 |     0 |    0 |     0 |    0 | 12000 |    0 |  2200 |    0 |    40 |    0 |    20 |    0 |    40 |
| X0Y1              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 16000 |    0 |  2400 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y1              |    2 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |  113 | 15200 |    0 |  2600 |    0 |    60 |    0 |    30 |    0 |    40 |
| X0Y2              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 16000 |    0 |  2400 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y2              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |   31 | 15200 |    0 |  2600 |    0 |    60 |    0 |    30 |    0 |    40 |
| X0Y3              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 20800 |    0 |  2400 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y3              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     5 |    0 |     1 |    0 |     0 |    0 |     0 |    0 | 10800 |    0 |  2000 |    0 |    30 |    0 |    15 |    0 |    40 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* RAMB36 site can be used as two RAMB18/FIFO18 sites


8. Net wise resources used in clock region X1Y1
-----------------------------------------------

+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+----------------+
| Source Type | BUFHCE Site | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s | Clock Net Name |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+----------------+
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 |   7 |     0 |        0 | scan_out_BUFG  |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 |  67 |     0 |        0 | clk_IBUF_BUFG  |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+----------------+


9. Net wise resources used in clock region X1Y2
-----------------------------------------------

+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+----------------+
| Source Type | BUFHCE Site | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s | Clock Net Name |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+----------------+
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 |  31 |     0 |        0 | scan_out_BUFG  |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+----------------+



# Location of BUFG Primitives 
set_property LOC BUFGCTRL_X0Y16 [get_cells clk_IBUF_BUFG_inst]
set_property LOC BUFGCTRL_X0Y0 [get_cells scan_out_BUFG_inst]

# Location of IO Clock Primitives

# Location of MMCM Clock Primitives

# Location of BUFH Clock Primitives

# Location of BUFR Clock Primitives

# Location of BUFMR Clock Primitives

# Location of PLL Clock Primitives

# Location of IO Primitives which is load of clock spine

# Location of clock ports
set_property LOC IOB_X1Y126 [get_ports clk]

# Clock net "Scan_teller/count_out" driven by instance "Scan_teller/count_out_reg" located at site "SLICE_X70Y79"
#startgroup
create_pblock CLKAG_Scan_teller/count_out
add_cells_to_pblock [get_pblocks  CLKAG_Scan_teller/count_out] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="Scan_teller/count_out"}]]]
resize_pblock [get_pblocks CLKAG_Scan_teller/count_out] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "clk_IBUF_BUFG" driven by instance "clk_IBUF_BUFG_inst" located at site "BUFGCTRL_X0Y16"
#startgroup
create_pblock CLKAG_clk_IBUF_BUFG
add_cells_to_pblock [get_pblocks  CLKAG_clk_IBUF_BUFG] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="clk_IBUF_BUFG"}]]]
resize_pblock [get_pblocks CLKAG_clk_IBUF_BUFG] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "mux/tellers[0].eerste.tel/carry_out" driven by instance "mux/tellers[0].eerste.tel/carry_out_reg" located at site "SLICE_X84Y78"
#startgroup
create_pblock CLKAG_mux/tellers[0].eerste.tel/carry_out
add_cells_to_pblock [get_pblocks  CLKAG_mux/tellers[0].eerste.tel/carry_out] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="mux/tellers[0].eerste.tel/carry_out"}]]]
resize_pblock [get_pblocks CLKAG_mux/tellers[0].eerste.tel/carry_out] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "mux/tellers[1].andere.tel/O1" driven by instance "mux/tellers[1].andere.tel/carry_out_reg" located at site "SLICE_X85Y78"
#startgroup
create_pblock CLKAG_mux/tellers[1].andere.tel/O1
add_cells_to_pblock [get_pblocks  CLKAG_mux/tellers[1].andere.tel/O1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="mux/tellers[1].andere.tel/O1"}]]]
resize_pblock [get_pblocks CLKAG_mux/tellers[1].andere.tel/O1] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "mux/tellers[2].andere.tel/O1" driven by instance "mux/tellers[2].andere.tel/carry_out_reg" located at site "SLICE_X86Y78"
#startgroup
create_pblock CLKAG_mux/tellers[2].andere.tel/O1
add_cells_to_pblock [get_pblocks  CLKAG_mux/tellers[2].andere.tel/O1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="mux/tellers[2].andere.tel/O1"}]]]
resize_pblock [get_pblocks CLKAG_mux/tellers[2].andere.tel/O1] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "mux/tellers[3].andere.tel/O1" driven by instance "mux/tellers[3].andere.tel/carry_out_reg" located at site "SLICE_X87Y79"
#startgroup
create_pblock CLKAG_mux/tellers[3].andere.tel/O1
add_cells_to_pblock [get_pblocks  CLKAG_mux/tellers[3].andere.tel/O1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="mux/tellers[3].andere.tel/O1"}]]]
resize_pblock [get_pblocks CLKAG_mux/tellers[3].andere.tel/O1] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "mux/tellers[4].andere.tel/O1" driven by instance "mux/tellers[4].andere.tel/carry_out_reg" located at site "SLICE_X84Y80"
#startgroup
create_pblock CLKAG_mux/tellers[4].andere.tel/O1
add_cells_to_pblock [get_pblocks  CLKAG_mux/tellers[4].andere.tel/O1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="mux/tellers[4].andere.tel/O1"}]]]
resize_pblock [get_pblocks CLKAG_mux/tellers[4].andere.tel/O1] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "mux/tellers[5].andere.tel/O1" driven by instance "mux/tellers[5].andere.tel/carry_out_reg" located at site "SLICE_X85Y80"
#startgroup
create_pblock CLKAG_mux/tellers[5].andere.tel/O1
add_cells_to_pblock [get_pblocks  CLKAG_mux/tellers[5].andere.tel/O1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="mux/tellers[5].andere.tel/O1"}]]]
resize_pblock [get_pblocks CLKAG_mux/tellers[5].andere.tel/O1] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "mux/tellers[6].andere.tel/O1" driven by instance "mux/tellers[6].andere.tel/carry_out_reg" located at site "SLICE_X83Y79"
#startgroup
create_pblock CLKAG_mux/tellers[6].andere.tel/O1
add_cells_to_pblock [get_pblocks  CLKAG_mux/tellers[6].andere.tel/O1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="mux/tellers[6].andere.tel/O1"}]]]
resize_pblock [get_pblocks CLKAG_mux/tellers[6].andere.tel/O1] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "scan_out_BUFG" driven by instance "scan_out_BUFG_inst" located at site "BUFGCTRL_X0Y0"
#startgroup
create_pblock CLKAG_scan_out_BUFG
add_cells_to_pblock [get_pblocks  CLKAG_scan_out_BUFG] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="scan_out_BUFG"}]]]
resize_pblock [get_pblocks CLKAG_scan_out_BUFG] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup
