project:
  title:        "TinyTapeout 06 Factory Test"
  author:       "Sylvain Munaut"
  discord:      ""
  description:  "Factory test module implementing a bit-shift operation with a dynamic inversion"
  language:     "Verilog"
  clock_hz:     0       # Assuming the clock frequency is not specified in the provided context

  # Assuming the design occupies a single tile based on the provided module's simplicity
  tiles: "1x1"

  top_module:  "tt_um_factory_test"
  
  source_files:        
    - "tt_um_factory_test.v"

pinout:
  # Inputs
  ui[0]: "clk"  # Clock input
  ui[1]: "r"    # Reset input
  # The rest of the ui pins are unused based on the provided module
  ui[2]: ""
  ui[3]: ""
  ui[4]: ""
  ui[5]: ""
  ui[6]: ""
  ui[7]: ""

  # Outputs - Only one output 'out' is used which is a bus of size 8 (0:size)
  uo[0]: "out[0]"
  uo[1]: "out[1]"
  uo[2]: "out[2]"
  uo[3]: "out[3]"
  uo[4]: "out[4]"
  uo[5]: "out[5]"
  uo[6]: "out[6]"
  uo[7]: "out[7]"

  # No bidirectional pins are specified in the Verilog module, so they are left as is
  uio[0]: "data_i[0] / counter_o[0]"
  uio[1]: "data_i[1] / counter_o[1]"
  uio[2]: "data_i[2] / counter_o[2]"
  uio[3]: "data_i[3] / counter_o[3]"
  uio[4]: "data_i[4] / counter_o[4]"
  uio[5]: "data_i[5] / counter_o[5]"
  uio[6]: "data_i[6] / counter_o[6]"
  uio[7]: "data_i[7] / counter_o[7]"

yaml_version: 6
