#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Oct 25 13:47:26 2019
# Process ID: 7320
# Current directory: C:/Users/gaiya/Desktop/lab2-sd
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6252 C:\Users\gaiya\Desktop\lab2-sd\SequenceDetector.xpr
# Log file: C:/Users/gaiya/Desktop/lab2-sd/vivado.log
# Journal file: C:/Users/gaiya/Desktop/lab2-sd\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/softgalaxy/Documents/Vivado/labs/lab2-sd' since last save.
Scanning sources...
Finished scanning sources
INFO: [Project 1-230] Project 'SequenceDetector.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 693.020 ; gain = 87.000
update_compile_order -fileset sources_1
close [ open C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sources_1/new/clock_divider.vhd w ]
add_files C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sources_1/new/clock_divider.vhd
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SequenceDetector_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj SequenceDetector_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sources_1/new/SequenceDetector.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SequenceDetector'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sim_1/new/SequenceDetector_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SequenceDetector_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e0f80984267e45ceb01fc3c37a02204c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SequenceDetector_tb_behav xil_defaultlib.SequenceDetector_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.SequenceDetector [sequencedetector_default]
Compiling architecture behavioral of entity xil_defaultlib.sequencedetector_tb
Built simulation snapshot SequenceDetector_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.sim/sim_1/behav/xsim/xsim.dir/SequenceDetector_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.sim/sim_1/behav/xsim/xsim.dir/SequenceDetector_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Oct 25 14:17:30 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2018.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Oct 25 14:17:30 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 723.438 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SequenceDetector_tb_behav -key {Behavioral:sim_1:Functional:SequenceDetector_tb} -tclbatch {SequenceDetector_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source SequenceDetector_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SequenceDetector_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 748.074 ; gain = 24.637
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SequenceDetector_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj SequenceDetector_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e0f80984267e45ceb01fc3c37a02204c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SequenceDetector_tb_behav xil_defaultlib.SequenceDetector_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SequenceDetector_tb_behav -key {Behavioral:sim_1:Functional:SequenceDetector_tb} -tclbatch {SequenceDetector_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source SequenceDetector_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SequenceDetector_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.runs/synth_1

launch_runs synth_1 -jobs 4
[Fri Oct 25 14:38:44 2019] Launched synth_1...
Run output will be captured here: C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Fri Oct 25 14:39:19 2019] Launched impl_1...
Run output will be captured here: C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.runs/synth_1

launch_runs synth_1 -jobs 4
[Fri Oct 25 14:44:27 2019] Launched synth_1...
Run output will be captured here: C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.runs/synth_1/runme.log
set_property is_enabled false [get_files  C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sources_1/new/clock_divider.vhd]
launch_runs impl_1 -jobs 4
[Fri Oct 25 14:45:03 2019] Launched impl_1...
Run output will be captured here: C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.runs/synth_1

launch_runs synth_1 -jobs 4
[Fri Oct 25 14:54:24 2019] Launched synth_1...
Run output will be captured here: C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Fri Oct 25 14:55:02 2019] Launched impl_1...
Run output will be captured here: C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.runs/synth_1

launch_runs synth_1 -jobs 4
[Fri Oct 25 14:57:04 2019] Launched synth_1...
Run output will be captured here: C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Fri Oct 25 14:57:37 2019] Launched impl_1...
Run output will be captured here: C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Oct 25 14:58:34 2019] Launched impl_1...
Run output will be captured here: C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.runs/impl_1/runme.log
open_run impl_1
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 2263.680 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 2263.680 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2263.680 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2263.680 ; gain = 185.023
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351A7800DA
open_hw_target: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2779.609 ; gain = 515.930
set_property PROGRAM.FILE {C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.runs/impl_1/SequenceDetector.bit} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
update_compile_order -fileset sources_1
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.runs/synth_1

refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 4
[Fri Oct 25 15:04:21 2019] Launched synth_1...
Run output will be captured here: C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Fri Oct 25 15:04:55 2019] Launched impl_1...
Run output will be captured here: C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.runs/impl_1/runme.log
refresh_design
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 2831.359 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 2831.359 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Oct 25 15:06:17 2019] Launched impl_1...
Run output will be captured here: C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.runs/impl_1/SequenceDetector.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351A7800DA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351A7800DA
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.runs/impl_1/SequenceDetector.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.runs/impl_1/SequenceDetector.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351A7800DA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351A7800DA
INFO: [Labtools 27-1435] Device xc7z010 (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property is_enabled true [get_files  C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sources_1/new/clock_divider.vhd]
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.runs/synth_1

launch_runs synth_1 -jobs 4
[Fri Oct 25 15:14:09 2019] Launched synth_1...
Run output will be captured here: C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Fri Oct 25 15:14:44 2019] Launched impl_1...
Run output will be captured here: C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Oct 25 15:15:38 2019] Launched impl_1...
Run output will be captured here: C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.runs/impl_1/SequenceDetector.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.runs/impl_1/SequenceDetector.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Oct 25 15:21:18 2019] Launched synth_1...
Run output will be captured here: C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.runs/synth_1/runme.log
[Fri Oct 25 15:21:18 2019] Launched impl_1...
Run output will be captured here: C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Oct 25 15:23:50 2019] Launched synth_1...
Run output will be captured here: C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.runs/synth_1/runme.log
[Fri Oct 25 15:23:50 2019] Launched impl_1...
Run output will be captured here: C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.runs/synth_1

launch_runs synth_1 -jobs 4
[Fri Oct 25 15:24:15 2019] Launched synth_1...
Run output will be captured here: C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Fri Oct 25 15:25:00 2019] Launched impl_1...
Run output will be captured here: C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Oct 25 15:27:10 2019] Launched synth_1...
Run output will be captured here: C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.runs/synth_1/runme.log
[Fri Oct 25 15:27:10 2019] Launched impl_1...
Run output will be captured here: C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.runs/impl_1/SequenceDetector.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.runs/synth_1

launch_runs synth_1 -jobs 4
[Fri Oct 25 15:49:10 2019] Launched synth_1...
Run output will be captured here: C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.runs/synth_1

launch_runs synth_1 -jobs 4
[Fri Oct 25 15:51:48 2019] Launched synth_1...
Run output will be captured here: C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Fri Oct 25 15:52:23 2019] Launched impl_1...
Run output will be captured here: C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Oct 25 15:53:12 2019] Launched impl_1...
Run output will be captured here: C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.runs/impl_1/SequenceDetector.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351A7800DA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351A7800DA
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z010 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Oct 25 15:54:49 2019] Launched impl_1...
Run output will be captured here: C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.runs/impl_1/SequenceDetector.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351A7800DA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351A7800DA
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.runs/impl_1/SequenceDetector.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.runs/synth_1

launch_runs synth_1 -jobs 4
[Fri Oct 25 15:59:19 2019] Launched synth_1...
Run output will be captured here: C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Fri Oct 25 15:59:56 2019] Launched impl_1...
Run output will be captured here: C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Oct 25 16:00:46 2019] Launched impl_1...
Run output will be captured here: C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.runs/impl_1/SequenceDetector.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.runs/synth_1

launch_runs synth_1 -jobs 4
[Fri Oct 25 16:02:42 2019] Launched synth_1...
Run output will be captured here: C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Fri Oct 25 16:03:20 2019] Launched impl_1...
Run output will be captured here: C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Oct 25 16:04:09 2019] Launched impl_1...
Run output will be captured here: C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.runs/impl_1/SequenceDetector.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.runs/synth_1

launch_runs synth_1 -jobs 4
[Fri Oct 25 16:09:22 2019] Launched synth_1...
Run output will be captured here: C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Fri Oct 25 16:09:59 2019] Launched impl_1...
Run output will be captured here: C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Oct 25 16:10:50 2019] Launched impl_1...
Run output will be captured here: C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.runs/impl_1/runme.log
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.runs/impl_1/SequenceDetector.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351A7800DA
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-Zybo Z7-210351A7800DA" may be locked by another hw_server.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351A7800DA
set_property PROGRAM.FILE {C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.runs/impl_1/SequenceDetector.bit} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.runs/impl_1/SequenceDetector.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {E:/SequenceDetector.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SequenceDetector_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj SequenceDetector_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sources_1/new/SequenceDetector.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SequenceDetector'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sources_1/new/clock_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clock_divider'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sim_1/new/SequenceDetector_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SequenceDetector_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e0f80984267e45ceb01fc3c37a02204c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SequenceDetector_tb_behav xil_defaultlib.SequenceDetector_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_divider [clock_divider_default]
Compiling architecture behavioral of entity xil_defaultlib.SequenceDetector [sequencedetector_default]
Compiling architecture behavioral of entity xil_defaultlib.sequencedetector_tb
Built simulation snapshot SequenceDetector_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SequenceDetector_tb_behav -key {Behavioral:sim_1:Functional:SequenceDetector_tb} -tclbatch {SequenceDetector_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source SequenceDetector_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SequenceDetector_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3495.797 ; gain = 0.000
add_force {/SequenceDetector_tb/clk} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
run all
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3495.797 ; gain = 0.000
step
Stopped at time : 18153905 ns : File "C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sources_1/new/clock_divider.vhd" Line 47
step
Stopped at time : 18153906 ns : File "C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sim_1/new/SequenceDetector_tb.vhd" Line 101
step
Stopped at time : 18153906 ns : File "C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sim_1/new/SequenceDetector_tb.vhd" Line 102
step
Stopped at time : 18153908 ns : File "C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sim_1/new/SequenceDetector_tb.vhd" Line 103
step
Stopped at time : 18153908 ns : File "C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sim_1/new/SequenceDetector_tb.vhd" Line 106
step
Stopped at time : 18153908 ns : File "C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sim_1/new/SequenceDetector_tb.vhd" Line 107
step
Stopped at time : 18153908 ns : File "C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sim_1/new/SequenceDetector_tb.vhd" Line 108
step
Stopped at time : 18153908 ns : File "C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sources_1/new/SequenceDetector.vhd" Line 82
step
Stopped at time : 18153910 ns : File "C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sim_1/new/SequenceDetector_tb.vhd" Line 109
step
Stopped at time : 18153910 ns : File "C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sim_1/new/SequenceDetector_tb.vhd" Line 110
step
Stopped at time : 18153910 ns : File "C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sources_1/new/clock_divider.vhd" Line 47
step
Stopped at time : 18153910 ns : File "C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sources_1/new/clock_divider.vhd" Line 48
step
Stopped at time : 18153910 ns : File "C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sources_1/new/clock_divider.vhd" Line 52
step
Stopped at time : 18153910 ns : File "C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sources_1/new/clock_divider.vhd" Line 53
step
Stopped at time : 18153910 ns : File "C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sources_1/new/clock_divider.vhd" Line 55
step
Stopped at time : 18153912 ns : File "C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sim_1/new/SequenceDetector_tb.vhd" Line 111
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SequenceDetector_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj SequenceDetector_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sources_1/new/clock_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clock_divider'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e0f80984267e45ceb01fc3c37a02204c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SequenceDetector_tb_behav xil_defaultlib.SequenceDetector_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_divider [clock_divider_default]
Compiling architecture behavioral of entity xil_defaultlib.SequenceDetector [sequencedetector_default]
Compiling architecture behavioral of entity xil_defaultlib.sequencedetector_tb
Built simulation snapshot SequenceDetector_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SequenceDetector_tb_behav -key {Behavioral:sim_1:Functional:SequenceDetector_tb} -tclbatch {SequenceDetector_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source SequenceDetector_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SequenceDetector_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 3495.797 ; gain = 0.000
add_force {/SequenceDetector_tb/clk} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
run all
run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 3495.797 ; gain = 0.000
step
Stopped at time : 29624236 ns : File "C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sim_1/new/SequenceDetector_tb.vhd" Line 117
step
Stopped at time : 29624236 ns : File "C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sim_1/new/SequenceDetector_tb.vhd" Line 119
step
Stopped at time : 29624236 ns : File "C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sim_1/new/SequenceDetector_tb.vhd" Line 120
step
Stopped at time : 29624236 ns : File "C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sources_1/new/SequenceDetector.vhd" Line 82
step
Stopped at time : 29624238 ns : File "C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sim_1/new/SequenceDetector_tb.vhd" Line 121
step
Stopped at time : 29624238 ns : File "C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sim_1/new/SequenceDetector_tb.vhd" Line 122
step
Stopped at time : 29624240 ns : File "C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sim_1/new/SequenceDetector_tb.vhd" Line 123
step
Stopped at time : 29624240 ns : File "C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sim_1/new/SequenceDetector_tb.vhd" Line 125
step
Stopped at time : 29624240 ns : File "C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sim_1/new/SequenceDetector_tb.vhd" Line 126
step
Stopped at time : 29624240 ns : File "C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sources_1/new/clock_divider.vhd" Line 47
step
Stopped at time : 29624240 ns : File "C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sources_1/new/clock_divider.vhd" Line 48
step
Stopped at time : 29624240 ns : File "C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sources_1/new/clock_divider.vhd" Line 52
step
Stopped at time : 29624240 ns : File "C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sources_1/new/clock_divider.vhd" Line 53
step
Stopped at time : 29624240 ns : File "C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sources_1/new/clock_divider.vhd" Line 55
step
Stopped at time : 29624240 ns : File "C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sources_1/new/SequenceDetector.vhd" Line 82
step
Stopped at time : 29624240 ns : File "C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sources_1/new/SequenceDetector.vhd" Line 74
step
Stopped at time : 29624242 ns : File "C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sim_1/new/SequenceDetector_tb.vhd" Line 127
step
Stopped at time : 29624242 ns : File "C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sim_1/new/SequenceDetector_tb.vhd" Line 128
step
Stopped at time : 29624244 ns : File "C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sim_1/new/SequenceDetector_tb.vhd" Line 129
step
Stopped at time : 29624244 ns : File "C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sim_1/new/SequenceDetector_tb.vhd" Line 131
step
Stopped at time : 29624244 ns : File "C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sim_1/new/SequenceDetector_tb.vhd" Line 132
step
Stopped at time : 29624245 ns : File "C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sources_1/new/clock_divider.vhd" Line 47
step
Stopped at time : 29624246 ns : File "C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sim_1/new/SequenceDetector_tb.vhd" Line 133
step
Stopped at time : 29624246 ns : File "C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sim_1/new/SequenceDetector_tb.vhd" Line 134
step
Stopped at time : 29624248 ns : File "C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sim_1/new/SequenceDetector_tb.vhd" Line 135
step
Stopped at time : 29624248 ns : File "C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sim_1/new/SequenceDetector_tb.vhd" Line 137
step
Stopped at time : 29624248 ns : File "C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sim_1/new/SequenceDetector_tb.vhd" Line 138
step
Stopped at time : 29624248 ns : File "C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sources_1/new/SequenceDetector.vhd" Line 82
step
Stopped at time : 29624250 ns : File "C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sim_1/new/SequenceDetector_tb.vhd" Line 139
step
Stopped at time : 29624250 ns : File "C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sim_1/new/SequenceDetector_tb.vhd" Line 140
step
Stopped at time : 29624250 ns : File "C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sources_1/new/clock_divider.vhd" Line 47
step
Stopped at time : 29624250 ns : File "C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sources_1/new/clock_divider.vhd" Line 48
step
Stopped at time : 29624250 ns : File "C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sources_1/new/clock_divider.vhd" Line 49
step
Stopped at time : 29624250 ns : File "C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sources_1/new/clock_divider.vhd" Line 50
step
Stopped at time : 29624250 ns : File "C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sources_1/new/clock_divider.vhd" Line 55
step
Stopped at time : 29624250 ns : File "C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sources_1/new/SequenceDetector.vhd" Line 74
step
Stopped at time : 29624250 ns : File "C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sources_1/new/SequenceDetector.vhd" Line 75
step
Stopped at time : 29624252 ns : File "C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sim_1/new/SequenceDetector_tb.vhd" Line 141
step
Stopped at time : 29624252 ns : File "C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sim_1/new/SequenceDetector_tb.vhd" Line 143
step
Stopped at time : 29624252 ns : File "C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sim_1/new/SequenceDetector_tb.vhd" Line 144
step
Stopped at time : 29624252 ns : File "C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sources_1/new/SequenceDetector.vhd" Line 82
step
Stopped at time : 29624254 ns : File "C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sim_1/new/SequenceDetector_tb.vhd" Line 145
step
Stopped at time : 29624254 ns : File "C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sim_1/new/SequenceDetector_tb.vhd" Line 146
step
Stopped at time : 29624255 ns : File "C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sources_1/new/clock_divider.vhd" Line 47
step
Stopped at time : 29624256 ns : File "C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sim_1/new/SequenceDetector_tb.vhd" Line 147
step
Stopped at time : 29624256 ns : File "C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sim_1/new/SequenceDetector_tb.vhd" Line 74
step
Stopped at time : 29624256 ns : File "C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sim_1/new/SequenceDetector_tb.vhd" Line 75
step
Stopped at time : 29624256 ns : File "C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sim_1/new/SequenceDetector_tb.vhd" Line 76
step
Stopped at time : 29624256 ns : File "C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sources_1/new/SequenceDetector.vhd" Line 82
step
Stopped at time : 29624258 ns : File "C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sim_1/new/SequenceDetector_tb.vhd" Line 77
step
Stopped at time : 29624258 ns : File "C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sim_1/new/SequenceDetector_tb.vhd" Line 78
step
Stopped at time : 29624260 ns : File "C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sim_1/new/SequenceDetector_tb.vhd" Line 79
step
Stopped at time : 29624260 ns : File "C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sim_1/new/SequenceDetector_tb.vhd" Line 81
step
Stopped at time : 29624260 ns : File "C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sim_1/new/SequenceDetector_tb.vhd" Line 82
step
Stopped at time : 29624260 ns : File "C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sources_1/new/clock_divider.vhd" Line 47
step
Stopped at time : 29624260 ns : File "C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sources_1/new/clock_divider.vhd" Line 48
step
Stopped at time : 29624260 ns : File "C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sources_1/new/clock_divider.vhd" Line 52
step
Stopped at time : 29624260 ns : File "C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sources_1/new/clock_divider.vhd" Line 53
step
Stopped at time : 29624260 ns : File "C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sources_1/new/clock_divider.vhd" Line 55
step
Stopped at time : 29624260 ns : File "C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sources_1/new/SequenceDetector.vhd" Line 82
step
Stopped at time : 29624260 ns : File "C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sources_1/new/SequenceDetector.vhd" Line 74
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SequenceDetector_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj SequenceDetector_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sources_1/new/SequenceDetector.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SequenceDetector'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e0f80984267e45ceb01fc3c37a02204c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SequenceDetector_tb_behav xil_defaultlib.SequenceDetector_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_divider [clock_divider_default]
Compiling architecture behavioral of entity xil_defaultlib.SequenceDetector [sequencedetector_default]
Compiling architecture behavioral of entity xil_defaultlib.sequencedetector_tb
Built simulation snapshot SequenceDetector_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SequenceDetector_tb_behav -key {Behavioral:sim_1:Functional:SequenceDetector_tb} -tclbatch {SequenceDetector_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source SequenceDetector_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SequenceDetector_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 3495.797 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 3495.797 ; gain = 0.000
add_force {/SequenceDetector_tb/clk} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
run all
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3495.797 ; gain = 0.000
step
Stopped at time : 56439462 ns : File "C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sim_1/new/SequenceDetector_tb.vhd" Line 84
step
Stopped at time : 56439462 ns : File "C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sources_1/new/clock_divider.vhd" Line 47
step
Stopped at time : 56439462 ns : File "C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sources_1/new/clock_divider.vhd" Line 48
step
Stopped at time : 56439462 ns : File "C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sources_1/new/clock_divider.vhd" Line 49
step
Stopped at time : 56439462 ns : File "C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sources_1/new/clock_divider.vhd" Line 50
step
Stopped at time : 56439462 ns : File "C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sources_1/new/clock_divider.vhd" Line 55
step
Stopped at time : 56439462 ns : File "C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sources_1/new/SequenceDetector.vhd" Line 74
step
Stopped at time : 56439462 ns : File "C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sources_1/new/SequenceDetector.vhd" Line 75
step
Stopped at time : 56439462 ns : File "C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sources_1/new/SequenceDetector.vhd" Line 83
step
Stopped at time : 56439462 ns : File "C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sources_1/new/SequenceDetector.vhd" Line 100
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.runs/synth_1

launch_runs synth_1 -jobs 4
[Fri Oct 25 16:30:02 2019] Launched synth_1...
Run output will be captured here: C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Fri Oct 25 16:30:35 2019] Launched impl_1...
Run output will be captured here: C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Oct 25 16:31:46 2019] Launched impl_1...
Run output will be captured here: C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.runs/impl_1/SequenceDetector.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.runs/synth_1

launch_runs synth_1 -jobs 4
[Fri Oct 25 16:34:27 2019] Launched synth_1...
Run output will be captured here: C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Fri Oct 25 16:35:04 2019] Launched impl_1...
Run output will be captured here: C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Oct 25 16:35:55 2019] Launched impl_1...
Run output will be captured here: C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.runs/impl_1/SequenceDetector.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SequenceDetector_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj SequenceDetector_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sources_1/new/clock_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clock_divider'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e0f80984267e45ceb01fc3c37a02204c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SequenceDetector_tb_behav xil_defaultlib.SequenceDetector_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_divider [clock_divider_default]
Compiling architecture behavioral of entity xil_defaultlib.SequenceDetector [sequencedetector_default]
Compiling architecture behavioral of entity xil_defaultlib.sequencedetector_tb
Built simulation snapshot SequenceDetector_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SequenceDetector_tb_behav -key {Behavioral:sim_1:Functional:SequenceDetector_tb} -tclbatch {SequenceDetector_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Time resolution is 1 ps
source SequenceDetector_tb.tcl
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SequenceDetector_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj SequenceDetector_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sources_1/new/clock_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clock_divider'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e0f80984267e45ceb01fc3c37a02204c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SequenceDetector_tb_behav xil_defaultlib.SequenceDetector_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_divider [clock_divider_default]
Compiling architecture behavioral of entity xil_defaultlib.SequenceDetector [sequencedetector_default]
Compiling architecture behavioral of entity xil_defaultlib.sequencedetector_tb
Built simulation snapshot SequenceDetector_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SequenceDetector_tb_behav -key {Behavioral:sim_1:Functional:SequenceDetector_tb} -tclbatch {SequenceDetector_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source SequenceDetector_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SequenceDetector_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 3495.797 ; gain = 0.000
add_force {/SequenceDetector_tb/clk} -radix hex {1 0ns} {0 500ps} -repeat_every 1000ps
run all
add_bp {C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sources_1/new/SequenceDetector.vhd} 88
add_bp {C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sources_1/new/SequenceDetector.vhd} 93
add_bp {C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sources_1/new/SequenceDetector.vhd} 105
add_bp {C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sources_1/new/SequenceDetector.vhd} 118
step
Stopped at time : 2561689 ns : File "C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sources_1/new/clock_divider.vhd" Line 55
step
Stopped at time : 2561689 ns : File "C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sources_1/new/SequenceDetector.vhd" Line 74
step
Stopped at time : 2561689 ns : File "C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sources_1/new/SequenceDetector.vhd" Line 75
step
Stopped at time : 2561689 ns : File "C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sources_1/new/SequenceDetector.vhd" Line 83
step
Stopped at time : 2561689 ns : File "C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sources_1/new/SequenceDetector.vhd" Line 93
step
Stopped at time : 2561689 ns : File "C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sources_1/new/SequenceDetector.vhd" Line 94
step
Stopped at time : 2561689 ns : File "C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sources_1/new/SequenceDetector.vhd" Line 98
step
Stopped at time : 2561689500 ps : File "C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sources_1/new/clock_divider.vhd" Line 47
step
Stopped at time : 2561690 ns : File "C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sim_1/new/SequenceDetector_tb.vhd" Line 115
step
Stopped at time : 2561690 ns : File "C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sim_1/new/SequenceDetector_tb.vhd" Line 116
step
Stopped at time : 2561690 ns : File "C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sources_1/new/clock_divider.vhd" Line 47
step
Stopped at time : 2561690 ns : File "C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sources_1/new/clock_divider.vhd" Line 48
step
Stopped at time : 2561690 ns : File "C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sources_1/new/clock_divider.vhd" Line 52
step
Stopped at time : 2561690 ns : File "C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sources_1/new/clock_divider.vhd" Line 53
step
Stopped at time : 2561690 ns : File "C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sources_1/new/clock_divider.vhd" Line 55
step
Stopped at time : 2561690 ns : File "C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sources_1/new/SequenceDetector.vhd" Line 74
step
Stopped at time : 2561690500 ps : File "C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sources_1/new/clock_divider.vhd" Line 47
step
Stopped at time : 2561691 ns : File "C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sources_1/new/clock_divider.vhd" Line 47
step
Stopped at time : 2561691 ns : File "C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sources_1/new/clock_divider.vhd" Line 48
step
Stopped at time : 2561691 ns : File "C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sources_1/new/clock_divider.vhd" Line 49
step
Stopped at time : 2561691 ns : File "C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sources_1/new/clock_divider.vhd" Line 50
step
Stopped at time : 2561691 ns : File "C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sources_1/new/clock_divider.vhd" Line 55
step
Stopped at time : 2561691 ns : File "C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sources_1/new/SequenceDetector.vhd" Line 74
step
Stopped at time : 2561691 ns : File "C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sources_1/new/SequenceDetector.vhd" Line 75
step
Stopped at time : 2561691 ns : File "C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sources_1/new/SequenceDetector.vhd" Line 83
step
Stopped at time : 2561691 ns : File "C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sources_1/new/SequenceDetector.vhd" Line 100
step
Stopped at time : 2561691 ns : File "C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sources_1/new/SequenceDetector.vhd" Line 103
step
Stopped at time : 2561691 ns : File "C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sources_1/new/SequenceDetector.vhd" Line 105
step
Stopped at time : 2561691500 ps : File "C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sources_1/new/clock_divider.vhd" Line 47
current_wave_config {Untitled 6}
Untitled 6
add_wave {{/SequenceDetector_tb/Clk_Btn}} 
current_wave_config {Untitled 6}
Untitled 6
add_wave {{/SequenceDetector_tb/sd1/clk_out}} 
run all
Stopped at time : 2561692 ns : File "C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sources_1/new/SequenceDetector.vhd" Line 105
run all
Stopped at time : 2561695 ns : File "C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sources_1/new/SequenceDetector.vhd" Line 88
run all
Stopped at time : 2561697 ns : File "C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sources_1/new/SequenceDetector.vhd" Line 93
run all
Stopped at time : 2561699 ns : File "C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sources_1/new/SequenceDetector.vhd" Line 105
run all
Stopped at time : 2561703 ns : File "C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sources_1/new/SequenceDetector.vhd" Line 93
run all
Stopped at time : 2561704 ns : File "C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sources_1/new/SequenceDetector.vhd" Line 93
run all
Stopped at time : 2561705 ns : File "C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sources_1/new/SequenceDetector.vhd" Line 88
run all
Stopped at time : 2561709 ns : File "C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sources_1/new/SequenceDetector.vhd" Line 93
run all
Stopped at time : 2561711 ns : File "C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sources_1/new/SequenceDetector.vhd" Line 105
run all
Stopped at time : 2561712 ns : File "C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sources_1/new/SequenceDetector.vhd" Line 105
run all
Stopped at time : 2561715 ns : File "C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sources_1/new/SequenceDetector.vhd" Line 88
run all
Stopped at time : 2561717 ns : File "C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sources_1/new/SequenceDetector.vhd" Line 93
run all
Stopped at time : 2561719 ns : File "C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sources_1/new/SequenceDetector.vhd" Line 105
run all
Stopped at time : 2561723 ns : File "C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sources_1/new/SequenceDetector.vhd" Line 93
run all
Stopped at time : 2561724 ns : File "C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sources_1/new/SequenceDetector.vhd" Line 93
run all
Stopped at time : 2561725 ns : File "C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sources_1/new/SequenceDetector.vhd" Line 88
run all
Stopped at time : 2561729 ns : File "C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sources_1/new/SequenceDetector.vhd" Line 93
run all
Stopped at time : 2561731 ns : File "C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sources_1/new/SequenceDetector.vhd" Line 105
run all
Stopped at time : 2561732 ns : File "C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sources_1/new/SequenceDetector.vhd" Line 105
remove_bps -file {C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sources_1/new/SequenceDetector.vhd} -line 93
remove_bps -file {C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sources_1/new/SequenceDetector.vhd} -line 88
remove_bps -file {C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.srcs/sources_1/new/SequenceDetector.vhd} -line 105
run all
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.runs/synth_1

launch_runs synth_1 -jobs 4
[Fri Oct 25 16:47:32 2019] Launched synth_1...
Run output will be captured here: C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Fri Oct 25 16:48:58 2019] Launched impl_1...
Run output will be captured here: C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Oct 25 16:53:35 2019] Launched impl_1...
Run output will be captured here: C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.runs/impl_1/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351A7800DA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351A7800DA
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Users/gaiya/Desktop/lab2-sd/SequenceDetector.runs/impl_1/SequenceDetector.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351A7800DA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351A7800DA
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Oct 25 16:56:37 2019...
