#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: H:\PANGO_EDA\PDS_2022.1\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.26100
#Hostname: DESKTOP-4P2ET5G
Generated by Fabric Compiler (version 2022.1 build 99559) at Sun Feb 23 17:30:27 2025
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {H:/PANGO_EDA/my_project/first_try} H:/PANGO_EDA/my_project/Briey_os_full.v
I: Verilog-0001: Analyzing file H:/PANGO_EDA/my_project/Briey_os_full.v
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 7)] Analyzing module Briey (library work)
W: Verilog-2010: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 1367)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 1976)] Analyzing module Apb3Router (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 2107)] Analyzing module Apb3Decoder (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 2159)] Analyzing module Axi4SharedArbiter_2 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 2421)] Analyzing module Axi4SharedArbiter_1 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 2798)] Analyzing module Axi4SharedArbiter (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 3126)] Analyzing module Axi4ReadOnlyDecoder_1 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 3273)] Analyzing module Axi4SharedDecoder (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 3641)] Analyzing module Axi4ReadOnlyDecoder (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 3824)] Analyzing module SystemDebugger (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 3911)] Analyzing module JtagBridge (library work)
W: Verilog-2010: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 4050)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 4639)] Analyzing module BufferCC_2 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 4658)] Analyzing module VexRiscv (library work)
I: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 5168)] Convert attribute name from keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 5168)] Convert attribute name from syn_keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 5168)] Convert attribute name from syn_keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 5170)] Convert attribute name from keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 5170)] Convert attribute name from syn_keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 5170)] Convert attribute name from syn_keep to PAP_KEEP
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 9825)] Analyzing module Axi4VgaCtrl (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 10175)] Analyzing module Apb3UartCtrl (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 10594)] Analyzing module PinsecTimerCtrl (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 11065)] Analyzing module Apb3Gpio (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 11157)] Analyzing module Axi4SharedToApb3Bridge (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 11383)] Analyzing module Axi4SharedSdramCtrl (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 11860)] Analyzing module Axi4SharedOnChipRam (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 12224)] Analyzing module BufferCC (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 12244)] Analyzing module StreamArbiter (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 12320)] Analyzing module StreamArbiter_1 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 12469)] Analyzing module StreamFifoLowLatency_2 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 12504)] Analyzing module StreamArbiter_2 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 12598)] Analyzing module Axi4ReadOnlyErrorSlave (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 12655)] Analyzing module Axi4SharedErrorSlave (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 12744)] Analyzing module Axi4ReadOnlyErrorSlave_1 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 12803)] Analyzing module FlowCCUnsafeByToggle (library work)
W: Verilog-2010: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 12834)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 12875)] Analyzing module DataCache (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 13729)] Analyzing module InstructionCache (library work)
I: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 13781)] Convert attribute name from keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 13781)] Convert attribute name from syn_keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 13781)] Convert attribute name from syn_keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 13796)] Convert attribute name from keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 13796)] Convert attribute name from syn_keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 13796)] Convert attribute name from syn_keep to PAP_KEEP
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 14028)] Analyzing module PulseCCByToggle (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 14081)] Analyzing module VgaCtrl (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 14207)] Analyzing module BufferCC_3 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 14226)] Analyzing module VideoDma (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 14710)] Analyzing module StreamFifo (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 14864)] Analyzing module UartCtrl (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 14993)] Analyzing module InterruptCtrl (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 15020)] Analyzing module Timer_1 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 15066)] Analyzing module Timer (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 15112)] Analyzing module Prescaler (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 15135)] Analyzing module BufferCC_4 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 15163)] Analyzing module BufferCC_6 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 15182)] Analyzing module SdramCtrl (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 16397)] Analyzing module StreamFifo_4 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 16491)] Analyzing module BufferCC_7 (library work)
W: Verilog-2010: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 16501)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 16517)] Analyzing module BufferCC_9 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 16541)] Analyzing module BufferCC_8 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 16565)] Analyzing module BufferCC_10 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 16584)] Analyzing module StreamFifoCC (library work)
I: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 16631)] Convert attribute name from keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 16631)] Convert attribute name from syn_keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 16631)] Convert attribute name from syn_keep to PAP_KEEP
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 16816)] Analyzing module UartCtrlRx (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 17110)] Analyzing module UartCtrlTx (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 17350)] Analyzing module StreamFifoLowLatency_3 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 17403)] Analyzing module BufferCC_13 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 17427)] Analyzing module BufferCC_12 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 17451)] Analyzing module BufferCC_11 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 17475)] Analyzing module BufferCC_14 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 17499)] Analyzing module StreamFifo_5 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {H:/PANGO_EDA/my_project/first_try} H:/PANGO_EDA/my_project/Briey_os_full.v successfully.
I: Module "Briey" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.473s wall, 0.031s user + 0.000s system = 0.031s CPU (2.1%)

Start rtl-elaborate.
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 7)] Elaborating module Briey
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 676)] Elaborating instance io_asyncReset_buffercc
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 12224)] Elaborating module BufferCC
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named keep_hierarchy is not legal, then it has no effect, ignore its value.
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 681)] Elaborating instance resetCtrl_axiReset_buffercc
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 12224)] Elaborating module BufferCC
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named keep_hierarchy is not legal, then it has no effect, ignore its value.
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 686)] Elaborating instance axi_ram
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 11860)] Elaborating module Axi4SharedOnChipRam
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 713)] Elaborating instance axi_sdramCtrl
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 11383)] Elaborating module Axi4SharedSdramCtrl
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 11551)] Elaborating instance ctrl
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 15182)] Elaborating module SdramCtrl
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 15456)] Elaborating instance chip_backupIn_fifo
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 17350)] Elaborating module StreamFifoLowLatency_3
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 17376)] Elaborating instance fifo
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 17499)] Elaborating module StreamFifo_5
W: Sdm-2008: The attribute named ram_style is not legal, then it has no effect, ignore its value.
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 751)] Elaborating instance axi_apbBridge
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 11157)] Elaborating module Axi4SharedToApb3Bridge
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 786)] Elaborating instance axi_gpioACtrl
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 11065)] Elaborating module Apb3Gpio
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 11092)] Elaborating instance io_gpio_read_buffercc
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 15163)] Elaborating module BufferCC_6
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named keep_hierarchy is not legal, then it has no effect, ignore its value.
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 802)] Elaborating instance axi_gpioBCtrl
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 11065)] Elaborating module Apb3Gpio
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 818)] Elaborating instance axi_timerCtrl
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 10594)] Elaborating module PinsecTimerCtrl
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 10668)] Elaborating instance io_external_buffercc
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 15135)] Elaborating module BufferCC_4
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named keep_hierarchy is not legal, then it has no effect, ignore its value.
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 10676)] Elaborating instance prescaler_1
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 15112)] Elaborating module Prescaler
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 10683)] Elaborating instance timerA
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 15066)] Elaborating module Timer
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 10692)] Elaborating instance timerB
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 15020)] Elaborating module Timer_1
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 10701)] Elaborating instance timerC
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 15020)] Elaborating module Timer_1
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 10710)] Elaborating instance timerD
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 15020)] Elaborating module Timer_1
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 10719)] Elaborating instance interruptCtrl_1
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 14993)] Elaborating module InterruptCtrl
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 833)] Elaborating instance axi_uartCtrl
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 10175)] Elaborating module Apb3UartCtrl
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 10276)] Elaborating instance uartCtrl_1
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 14864)] Elaborating module UartCtrl
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 14908)] Elaborating instance tx
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 17110)] Elaborating module UartCtrlTx
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 14922)] Elaborating instance rx
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 16816)] Elaborating module UartCtrlRx
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 16895)] Elaborating instance io_rxd_buffercc
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 17475)] Elaborating module BufferCC_14
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named keep_hierarchy is not legal, then it has no effect, ignore its value.
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 10295)] Elaborating instance bridge_write_streamUnbuffered_queueWithOccupancy
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 14710)] Elaborating module StreamFifo
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 10308)] Elaborating instance axi_uartCtrl_uartCtrl_1_io_read_queueWithOccupancy
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 14710)] Elaborating module StreamFifo
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 847)] Elaborating instance axi_vgaCtrl
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 9825)] Elaborating module Axi4VgaCtrl
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 9922)] Elaborating instance dma
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 14226)] Elaborating module VideoDma
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 14350)] Elaborating instance rspArea_fifo
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 16584)] Elaborating module StreamFifoCC
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 16686)] Elaborating instance popToPushGray_buffercc
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 17451)] Elaborating module BufferCC_11
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named keep_hierarchy is not legal, then it has no effect, ignore its value.
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 16692)] Elaborating instance bufferCC_15
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 17427)] Elaborating module BufferCC_12
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named keep_hierarchy is not legal, then it has no effect, ignore its value.
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 16698)] Elaborating instance pushToPopGray_buffercc
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 17403)] Elaborating module BufferCC_13
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named keep_hierarchy is not legal, then it has no effect, ignore its value.
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 14365)] Elaborating instance rspArea_frameClockArea_popCmdGray_buffercc
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 16565)] Elaborating module BufferCC_10
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named keep_hierarchy is not legal, then it has no effect, ignore its value.
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 9944)] Elaborating instance run_buffercc
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 14207)] Elaborating module BufferCC_3
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named keep_hierarchy is not legal, then it has no effect, ignore its value.
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 9950)] Elaborating instance vga_ctrl
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 14081)] Elaborating module VgaCtrl
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 9978)] Elaborating instance pulseCCByToggle_1
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 14028)] Elaborating module PulseCCByToggle
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 14044)] Elaborating instance bufferCC_15
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 16541)] Elaborating module BufferCC_8
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named keep_hierarchy is not legal, then it has no effect, ignore its value.
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 14050)] Elaborating instance inArea_target_buffercc
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 16517)] Elaborating module BufferCC_9
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named keep_hierarchy is not legal, then it has no effect, ignore its value.
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 877)] Elaborating instance axi_core_cpu
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 4658)] Elaborating module VexRiscv
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 6232)] Elaborating instance IBusCachedPlugin_cache
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 13729)] Elaborating module InstructionCache
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 6276)] Elaborating instance dataCache_1
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 12875)] Elaborating module DataCache
W: Verilog-2024: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 12875)] Give an initial value for the no drive output pin io_cpu_writeBack_exclusiveOk in graph of sdm module DataCache
W: Verilog-2024: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 12875)] Give an initial value for the no drive output pin io_cpu_writesPending in graph of sdm module DataCache
W: Verilog-2036: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 6232)] Net IBusCachedPlugin_cache_io_cpu_fetch_isRemoved connected to input port of module instance Briey.axi_core_cpu.IBusCachedPlugin_cache has no driver, tie it to 0
W: Verilog-2036: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 6232)] Net IBusCachedPlugin_mmuBus_rsp_bypassTranslation connected to input port of module instance Briey.axi_core_cpu.IBusCachedPlugin_cache has no driver, tie it to 0
W: Verilog-2036: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 6276)] Net DBusCachedPlugin_mmuBus_rsp_bypassTranslation connected to input port of module instance Briey.axi_core_cpu.dataCache_1 has no driver, tie it to 0
W: Verilog-2036: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 6276)] Net dataCache_1_io_cpu_writeBack_fence_SW connected to input port of module instance Briey.axi_core_cpu.dataCache_1 has no driver, tie it to 0
W: Verilog-2036: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 6276)] Net dataCache_1_io_cpu_writeBack_fence_SR connected to input port of module instance Briey.axi_core_cpu.dataCache_1 has no driver, tie it to 0
W: Verilog-2036: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 6276)] Net dataCache_1_io_cpu_writeBack_fence_SO connected to input port of module instance Briey.axi_core_cpu.dataCache_1 has no driver, tie it to 0
W: Verilog-2036: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 6276)] Net dataCache_1_io_cpu_writeBack_fence_SI connected to input port of module instance Briey.axi_core_cpu.dataCache_1 has no driver, tie it to 0
W: Verilog-2036: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 6276)] Net dataCache_1_io_cpu_writeBack_fence_PW connected to input port of module instance Briey.axi_core_cpu.dataCache_1 has no driver, tie it to 0
W: Verilog-2036: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 6276)] Net dataCache_1_io_cpu_writeBack_fence_PR connected to input port of module instance Briey.axi_core_cpu.dataCache_1 has no driver, tie it to 0
W: Verilog-2036: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 6276)] Net dataCache_1_io_cpu_writeBack_fence_PO connected to input port of module instance Briey.axi_core_cpu.dataCache_1 has no driver, tie it to 0
W: Verilog-2036: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 6276)] Net dataCache_1_io_cpu_writeBack_fence_PI connected to input port of module instance Briey.axi_core_cpu.dataCache_1 has no driver, tie it to 0
W: Verilog-2036: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 6276)] Net dataCache_1_io_cpu_writeBack_fence_FM connected to input port of module instance Briey.axi_core_cpu.dataCache_1 has no driver, tie it to 0
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 912)] Elaborating instance io_coreInterrupt_buffercc
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 4639)] Elaborating module BufferCC_2
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named keep_hierarchy is not legal, then it has no effect, ignore its value.
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 918)] Elaborating instance jtagBridge_1
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 3911)] Elaborating module JtagBridge
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 4039)] Elaborating instance flowCCUnsafeByToggle_1
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 12803)] Elaborating module FlowCCUnsafeByToggle
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 12828)] Elaborating instance inputArea_target_buffercc
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 16491)] Elaborating module BufferCC_7
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named keep_hierarchy is not legal, then it has no effect, ignore its value.
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 934)] Elaborating instance systemDebugger_1
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 3824)] Elaborating module SystemDebugger
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 954)] Elaborating instance axi4ReadOnlyDecoder_2
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 3641)] Elaborating module Axi4ReadOnlyDecoder
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 3710)] Elaborating instance errorSlave
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 12744)] Elaborating module Axi4ReadOnlyErrorSlave_1
W: Verilog-2024: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 12744)] Give an initial value for the no drive output pin io_axi_r_payload_data in graph of sdm module Axi4ReadOnlyErrorSlave_1
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 994)] Elaborating instance dbus_axi_decoder
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 3273)] Elaborating module Axi4SharedDecoder
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 3417)] Elaborating instance errorSlave
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 12655)] Elaborating module Axi4SharedErrorSlave
W: Verilog-2024: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 12655)] Give an initial value for the no drive output pin io_axi_r_payload_data in graph of sdm module Axi4SharedErrorSlave
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 1082)] Elaborating instance axi_vgaCtrl_io_axi_decoder
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 3126)] Elaborating module Axi4ReadOnlyDecoder_1
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 3177)] Elaborating instance errorSlave
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 12598)] Elaborating module Axi4ReadOnlyErrorSlave
W: Verilog-2024: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 12598)] Give an initial value for the no drive output pin io_axi_r_payload_data in graph of sdm module Axi4ReadOnlyErrorSlave
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 1108)] Elaborating instance axi_ram_io_axi_arbiter
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 2798)] Elaborating module Axi4SharedArbiter
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 2947)] Elaborating instance cmdArbiter
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 12504)] Elaborating module StreamArbiter_2
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 2977)] Elaborating instance cmdRouteFork_thrown_translated_fifo
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 12469)] Elaborating module StreamFifoLowLatency_2
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 12486)] Elaborating instance fifo
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 16397)] Elaborating module StreamFifo_4
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 1171)] Elaborating instance axi_sdramCtrl_io_axi_arbiter
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 2421)] Elaborating module Axi4SharedArbiter_1
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 2593)] Elaborating instance cmdArbiter
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 12320)] Elaborating module StreamArbiter_1
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 2631)] Elaborating instance cmdRouteFork_thrown_translated_fifo
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 12469)] Elaborating module StreamFifoLowLatency_2
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 1247)] Elaborating instance axi_apbBridge_io_axi_arbiter
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 2159)] Elaborating module Axi4SharedArbiter_2
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 2275)] Elaborating instance cmdArbiter
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 12244)] Elaborating module StreamArbiter
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 2296)] Elaborating instance cmdRouteFork_thrown_translated_fifo
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 12469)] Elaborating module StreamFifoLowLatency_2
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 1297)] Elaborating instance io_apb_decoder
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 2107)] Elaborating module Apb3Decoder
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 1315)] Elaborating instance apb3Router_1
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 1976)] Elaborating module Apb3Router
W: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 1368)] Lvalue in procedural assign is not memory, ignore it.
W: Verilog-2036: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 877)] Net axi_core_cpu_dBus_rsp_payload_last connected to input port of module instance Briey.axi_core_cpu has no driver, tie it to 0
Executing : rtl-elaborate successfully. Time elapsed: 0.269s wall, 0.172s user + 0.094s system = 0.266s CPU (98.8%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.203s wall, 0.172s user + 0.031s system = 0.203s CPU (100.0%)

Start rtl-infer.
Start DFF-inference.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
Executing : DFF-inference successfully.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Sdm-0001: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 11999)] Found Ram ram_symbol3, depth=131072, width=8.
I: Sdm-0001: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 11999)] Found Ram ram_symbol0, depth=131072, width=8.
I: Sdm-0001: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 11999)] Found Ram ram_symbol1, depth=131072, width=8.
I: Sdm-0001: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 11999)] Found Ram ram_symbol2, depth=131072, width=8.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Sdm-0001: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 6202)] Found Ram IBusCachedPlugin_predictor_history, depth=1024, width=54.
I: Sdm-0001: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 6226)] Found Ram RegFilePlugin_regFile, depth=32, width=32.
I: Sdm-0001: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 6226)] Found Ram RegFilePlugin_regFile, depth=32, width=32.
I: Removed inst jtag_writeArea_data that is redundant to jtag_tap_bypass.
I: Sdm-0001: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 14760)] Found Ram logic_ram, depth=16, width=8.
I: Sdm-0001: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 13840)] Found Ram banks_0, depth=1024, width=32.
I: Sdm-0001: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 13852)] Found Ram ways_0_tags, depth=128, width=22.
I: Sdm-0001: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 13128)] Found Ram ways_0_data_symbol2, depth=1024, width=8.
I: Sdm-0001: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 13128)] Found Ram ways_0_data_symbol3, depth=1024, width=8.
I: Sdm-0001: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 13110)] Found Ram ways_0_tags, depth=128, width=22.
I: Sdm-0001: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 13128)] Found Ram ways_0_data_symbol1, depth=1024, width=8.
I: Sdm-0001: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 13128)] Found Ram ways_0_data_symbol0, depth=1024, width=8.
I: Sdm-0001: [H:/PANGO_EDA/my_project/Briey_os_full.v(line number: 16674)] Found Ram ram, depth=512, width=33.
Executing : rtl-infer successfully. Time elapsed: 2.908s wall, 1.531s user + 1.359s system = 2.891s CPU (99.4%)

Start rtl-control-opt.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
Executing : rtl-control-opt successfully. Time elapsed: 0.032s wall, 0.031s user + 0.000s system = 0.031s CPU (97.6%)

Start rtl-data-opt.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
Executing : rtl-data-opt successfully. Time elapsed: 0.242s wall, 0.234s user + 0.016s system = 0.250s CPU (103.3%)

Start FSM inference.
I: FSM phase_fsm[1:0] inferred.
W: Loop was found during constant probe.
I: FSM CsrPlugin_interrupt_code_fsm[3:0] inferred.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: FSM IBusCachedPlugin_injector_port_state_fsm[2:0] inferred.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: FSM jtag_tap_fsm_state_fsm[3:0] inferred.
I: FSM frontend_state_fsm[1:0] inferred.
I: FSM stateMachine_state_fsm[2:0] inferred.
I: FSM stateMachine_state_fsm[2:0] inferred.
Executing : FSM inference successfully. Time elapsed: 0.320s wall, 0.297s user + 0.016s system = 0.312s CPU (97.7%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N93 (bmsWIDEMUX).
I: Constant propagation done on N364 (bmsPMUX).
I: Constant propagation done on N112 (bmsWIDEMUX).
I: Constant propagation done on N247 (bmsPMUX).
I: Constant propagation done on N92 (bmsWIDEMUX).
I: Constant propagation done on N65 (bmsWIDEINV).
I: Constant propagation done on N348 (bmsPMUX).
I: Constant propagation done on N66_2 (bmsREDAND).
I: Constant propagation done on N66_3 (bmsREDAND).
I: Constant propagation done on N66_4 (bmsREDAND).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
Executing : sdm2adm successfully. Time elapsed: 0.505s wall, 0.453s user + 0.062s system = 0.516s CPU (102.1%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:9s
Action compile: CPU time elapsed is 0h:0m:4s
Action compile: Process CPU time elapsed is 0h:0m:4s
Current time: Sun Feb 23 17:30:34 2025
Action compile: Peak memory pool usage is 226 MB
