<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>DmacCh_num Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">DmacCh_num Struct Reference<div class="ingroups"><a class="el" href="group__cpu__sam3x8e__definitions.html">SAM3X8E definitions</a> &raquo; <a class="el" href="group___s_a_m3_x8_e__cmsis.html">CMSIS Definitions</a> &raquo; <a class="el" href="group___s_a_m3_x_a___d_m_a_c.html">DMA Controller</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p><a class="el" href="struct_dmac_ch__num.html" title="DmacCh_num hardware registers. ">DmacCh_num</a> hardware registers.  
 <a href="struct_dmac_ch__num.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="component__dmac_8h_source.html">component_dmac.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:ac6b2887c88b3e213852f5652571965d3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dmac_ch__num.html#ac6b2887c88b3e213852f5652571965d3">DMAC_SADDR</a></td></tr>
<tr class="memdesc:ac6b2887c88b3e213852f5652571965d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_dmac_ch__num.html" title="DmacCh_num hardware registers. ">DmacCh_num</a> Offset: 0x0) DMAC Channel Source Address Register  <a href="#ac6b2887c88b3e213852f5652571965d3">More...</a><br /></td></tr>
<tr class="separator:ac6b2887c88b3e213852f5652571965d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6f2ad4680204bca0cc3e241cdbc0903"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dmac_ch__num.html#ac6f2ad4680204bca0cc3e241cdbc0903">DMAC_DADDR</a></td></tr>
<tr class="memdesc:ac6f2ad4680204bca0cc3e241cdbc0903"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_dmac_ch__num.html" title="DmacCh_num hardware registers. ">DmacCh_num</a> Offset: 0x4) DMAC Channel Destination Address Register  <a href="#ac6f2ad4680204bca0cc3e241cdbc0903">More...</a><br /></td></tr>
<tr class="separator:ac6f2ad4680204bca0cc3e241cdbc0903"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74f8a3dea0acd78d68d3ffab4921fb31"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dmac_ch__num.html#a74f8a3dea0acd78d68d3ffab4921fb31">DMAC_DSCR</a></td></tr>
<tr class="memdesc:a74f8a3dea0acd78d68d3ffab4921fb31"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_dmac_ch__num.html" title="DmacCh_num hardware registers. ">DmacCh_num</a> Offset: 0x8) DMAC Channel Descriptor Address Register  <a href="#a74f8a3dea0acd78d68d3ffab4921fb31">More...</a><br /></td></tr>
<tr class="separator:a74f8a3dea0acd78d68d3ffab4921fb31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a755d7e9c4c4402b3eeac57f6df4943d4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dmac_ch__num.html#a755d7e9c4c4402b3eeac57f6df4943d4">DMAC_CTRLA</a></td></tr>
<tr class="memdesc:a755d7e9c4c4402b3eeac57f6df4943d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_dmac_ch__num.html" title="DmacCh_num hardware registers. ">DmacCh_num</a> Offset: 0xC) DMAC Channel Control A Register  <a href="#a755d7e9c4c4402b3eeac57f6df4943d4">More...</a><br /></td></tr>
<tr class="separator:a755d7e9c4c4402b3eeac57f6df4943d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6522526a1141e03116858a592c395364"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dmac_ch__num.html#a6522526a1141e03116858a592c395364">DMAC_CTRLB</a></td></tr>
<tr class="memdesc:a6522526a1141e03116858a592c395364"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_dmac_ch__num.html" title="DmacCh_num hardware registers. ">DmacCh_num</a> Offset: 0x10) DMAC Channel Control B Register  <a href="#a6522526a1141e03116858a592c395364">More...</a><br /></td></tr>
<tr class="separator:a6522526a1141e03116858a592c395364"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d05b4efd632cfecf87d189a4daeede3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dmac_ch__num.html#a9d05b4efd632cfecf87d189a4daeede3">DMAC_CFG</a></td></tr>
<tr class="memdesc:a9d05b4efd632cfecf87d189a4daeede3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_dmac_ch__num.html" title="DmacCh_num hardware registers. ">DmacCh_num</a> Offset: 0x14) DMAC Channel Configuration Register  <a href="#a9d05b4efd632cfecf87d189a4daeede3">More...</a><br /></td></tr>
<tr class="separator:a9d05b4efd632cfecf87d189a4daeede3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a816fc033482391c1452898ef21cd9bd8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dmac_ch__num.html#a816fc033482391c1452898ef21cd9bd8">Reserved1</a> [4]</td></tr>
<tr class="separator:a816fc033482391c1452898ef21cd9bd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p><a class="el" href="struct_dmac_ch__num.html" title="DmacCh_num hardware registers. ">DmacCh_num</a> hardware registers. </p>

<p class="definition">Definition at line <a class="el" href="component__dmac_8h_source.html#l00046">46</a> of file <a class="el" href="component__dmac_8h_source.html">component_dmac.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a9d05b4efd632cfecf87d189a4daeede3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d05b4efd632cfecf87d189a4daeede3">&#9670;&nbsp;</a></span>DMAC_CFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> DMAC_CFG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_dmac_ch__num.html" title="DmacCh_num hardware registers. ">DmacCh_num</a> Offset: 0x14) DMAC Channel Configuration Register </p>

<p class="definition">Definition at line <a class="el" href="component__dmac_8h_source.html#l00052">52</a> of file <a class="el" href="component__dmac_8h_source.html">component_dmac.h</a>.</p>

</div>
</div>
<a id="a755d7e9c4c4402b3eeac57f6df4943d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a755d7e9c4c4402b3eeac57f6df4943d4">&#9670;&nbsp;</a></span>DMAC_CTRLA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> DMAC_CTRLA</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_dmac_ch__num.html" title="DmacCh_num hardware registers. ">DmacCh_num</a> Offset: 0xC) DMAC Channel Control A Register </p>

<p class="definition">Definition at line <a class="el" href="component__dmac_8h_source.html#l00050">50</a> of file <a class="el" href="component__dmac_8h_source.html">component_dmac.h</a>.</p>

</div>
</div>
<a id="a6522526a1141e03116858a592c395364"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6522526a1141e03116858a592c395364">&#9670;&nbsp;</a></span>DMAC_CTRLB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> DMAC_CTRLB</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_dmac_ch__num.html" title="DmacCh_num hardware registers. ">DmacCh_num</a> Offset: 0x10) DMAC Channel Control B Register </p>

<p class="definition">Definition at line <a class="el" href="component__dmac_8h_source.html#l00051">51</a> of file <a class="el" href="component__dmac_8h_source.html">component_dmac.h</a>.</p>

</div>
</div>
<a id="ac6f2ad4680204bca0cc3e241cdbc0903"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6f2ad4680204bca0cc3e241cdbc0903">&#9670;&nbsp;</a></span>DMAC_DADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> DMAC_DADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_dmac_ch__num.html" title="DmacCh_num hardware registers. ">DmacCh_num</a> Offset: 0x4) DMAC Channel Destination Address Register </p>

<p class="definition">Definition at line <a class="el" href="component__dmac_8h_source.html#l00048">48</a> of file <a class="el" href="component__dmac_8h_source.html">component_dmac.h</a>.</p>

</div>
</div>
<a id="a74f8a3dea0acd78d68d3ffab4921fb31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74f8a3dea0acd78d68d3ffab4921fb31">&#9670;&nbsp;</a></span>DMAC_DSCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> DMAC_DSCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_dmac_ch__num.html" title="DmacCh_num hardware registers. ">DmacCh_num</a> Offset: 0x8) DMAC Channel Descriptor Address Register </p>

<p class="definition">Definition at line <a class="el" href="component__dmac_8h_source.html#l00049">49</a> of file <a class="el" href="component__dmac_8h_source.html">component_dmac.h</a>.</p>

</div>
</div>
<a id="ac6b2887c88b3e213852f5652571965d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6b2887c88b3e213852f5652571965d3">&#9670;&nbsp;</a></span>DMAC_SADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> DMAC_SADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_dmac_ch__num.html" title="DmacCh_num hardware registers. ">DmacCh_num</a> Offset: 0x0) DMAC Channel Source Address Register </p>

<p class="definition">Definition at line <a class="el" href="component__dmac_8h_source.html#l00047">47</a> of file <a class="el" href="component__dmac_8h_source.html">component_dmac.h</a>.</p>

</div>
</div>
<a id="a816fc033482391c1452898ef21cd9bd8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a816fc033482391c1452898ef21cd9bd8">&#9670;&nbsp;</a></span>Reserved1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved1[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__dmac_8h_source.html#l00053">53</a> of file <a class="el" href="component__dmac_8h_source.html">component_dmac.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>cpu/sam3/include/sam3x8e/component/<a class="el" href="component__dmac_8h_source.html">component_dmac.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:58:18 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
