// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition"

// DATE "05/17/2019 15:41:53"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module DE2_CCD (
	CLOCK_27,
	CLOCK_50,
	KEY,
	SW,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	HEX6,
	HEX7,
	LEDG,
	LEDR,
	DRAM_DQ,
	DRAM_ADDR,
	DRAM_LDQM,
	DRAM_UDQM,
	DRAM_WE_N,
	DRAM_CAS_N,
	DRAM_RAS_N,
	DRAM_CS_N,
	DRAM_BA_0,
	DRAM_BA_1,
	DRAM_CLK,
	DRAM_CKE,
	OTG_DATA,
	OTG_ADDR,
	OTG_CS_N,
	OTG_RD_N,
	OTG_WR_N,
	OTG_RST_N,
	OTG_INT,
	I2C_SDAT,
	I2C_SCLK,
	VGA_CLK,
	VGA_HS,
	VGA_VS,
	VGA_BLANK,
	VGA_SYNC,
	VGA_R,
	VGA_G,
	VGA_B,
	GPIO_1);
input 	reg CLOCK_27 ;
input 	reg CLOCK_50 ;
input 	reg [3:0] KEY ;
input 	reg [17:0] SW ;
output 	reg [6:0] HEX0 ;
output 	reg [6:0] HEX1 ;
output 	reg [6:0] HEX2 ;
output 	reg [6:0] HEX3 ;
output 	reg [6:0] HEX4 ;
output 	reg [6:0] HEX5 ;
output 	reg [6:0] HEX6 ;
output 	reg [6:0] HEX7 ;
output 	reg [8:0] LEDG ;
output 	reg [17:0] LEDR ;
inout 	reg [15:0] DRAM_DQ ;
output 	reg [11:0] DRAM_ADDR ;
output 	reg DRAM_LDQM ;
output 	reg DRAM_UDQM ;
output 	reg DRAM_WE_N ;
output 	reg DRAM_CAS_N ;
output 	reg DRAM_RAS_N ;
output 	reg DRAM_CS_N ;
output 	reg DRAM_BA_0 ;
output 	reg DRAM_BA_1 ;
output 	reg DRAM_CLK ;
output 	reg DRAM_CKE ;
inout 	reg [15:0] OTG_DATA ;
output 	reg [1:0] OTG_ADDR ;
output 	reg OTG_CS_N ;
output 	reg OTG_RD_N ;
output 	reg OTG_WR_N ;
output 	reg OTG_RST_N ;
input 	reg OTG_INT ;
inout 	reg I2C_SDAT ;
output 	reg I2C_SCLK ;
output 	reg VGA_CLK ;
output 	reg VGA_HS ;
output 	reg VGA_VS ;
output 	reg VGA_BLANK ;
output 	reg VGA_SYNC ;
output 	reg [9:0] VGA_R ;
output 	reg [9:0] VGA_G ;
output 	reg [9:0] VGA_B ;
inout 	reg [35:0] GPIO_1 ;

// Design Ports Information
// CLOCK_27	=>  Location: PIN_AG15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[1]	=>  Location: PIN_F22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[2]	=>  Location: PIN_E17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[3]	=>  Location: PIN_L26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[4]	=>  Location: PIN_L25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[5]	=>  Location: PIN_J22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[6]	=>  Location: PIN_H22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[0]	=>  Location: PIN_M24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[1]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[2]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[3]	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[4]	=>  Location: PIN_W25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[5]	=>  Location: PIN_U23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[6]	=>  Location: PIN_U24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[0]	=>  Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[1]	=>  Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[2]	=>  Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[3]	=>  Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[4]	=>  Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[5]	=>  Location: PIN_W27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[6]	=>  Location: PIN_W28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[0]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[1]	=>  Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[2]	=>  Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[3]	=>  Location: PIN_AA21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[4]	=>  Location: PIN_AD24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[5]	=>  Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[6]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[0]	=>  Location: PIN_AB19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[1]	=>  Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[2]	=>  Location: PIN_AG21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[3]	=>  Location: PIN_AH21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[4]	=>  Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[5]	=>  Location: PIN_AF19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[6]	=>  Location: PIN_AE18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[0]	=>  Location: PIN_AD18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[1]	=>  Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[2]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[3]	=>  Location: PIN_AH19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[4]	=>  Location: PIN_AG19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[5]	=>  Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[6]	=>  Location: PIN_AH18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[0]	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[1]	=>  Location: PIN_AB16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[2]	=>  Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[3]	=>  Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[4]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[5]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[6]	=>  Location: PIN_AC17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[0]	=>  Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[1]	=>  Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[2]	=>  Location: PIN_AG17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[3]	=>  Location: PIN_AH17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[4]	=>  Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[5]	=>  Location: PIN_AG18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[6]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDG[0]	=>  Location: PIN_E21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDG[1]	=>  Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDG[2]	=>  Location: PIN_E25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDG[3]	=>  Location: PIN_E24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDG[4]	=>  Location: PIN_H21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDG[5]	=>  Location: PIN_G20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDG[6]	=>  Location: PIN_G22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDG[7]	=>  Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDG[8]	=>  Location: PIN_F17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[0]	=>  Location: PIN_G19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[1]	=>  Location: PIN_F19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[2]	=>  Location: PIN_E19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[3]	=>  Location: PIN_F21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[4]	=>  Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[5]	=>  Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[6]	=>  Location: PIN_J19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[7]	=>  Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[8]	=>  Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[9]	=>  Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[10]	=>  Location: PIN_J15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[11]	=>  Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[12]	=>  Location: PIN_J16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[13]	=>  Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[14]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[15]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[16]	=>  Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[17]	=>  Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[0]	=>  Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[1]	=>  Location: PIN_V8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[2]	=>  Location: PIN_U8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[3]	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[4]	=>  Location: PIN_V5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[5]	=>  Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[6]	=>  Location: PIN_W7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[7]	=>  Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[8]	=>  Location: PIN_Y5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[9]	=>  Location: PIN_Y6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[10]	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[11]	=>  Location: PIN_AA5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_LDQM	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_UDQM	=>  Location: PIN_W4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_WE_N	=>  Location: PIN_V6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_CAS_N	=>  Location: PIN_V7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_RAS_N	=>  Location: PIN_U6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_CS_N	=>  Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_BA_0	=>  Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_BA_1	=>  Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_CLK	=>  Location: PIN_AE5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_CKE	=>  Location: PIN_AA6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_ADDR[0]	=>  Location: PIN_H7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_ADDR[1]	=>  Location: PIN_C3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_CS_N	=>  Location: PIN_A3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_RD_N	=>  Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_WR_N	=>  Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_RST_N	=>  Location: PIN_C5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_INT	=>  Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// I2C_SCLK	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_CLK	=>  Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_HS	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_VS	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_BLANK	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_SYNC	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[0]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[1]	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[2]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[3]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[4]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[5]	=>  Location: PIN_J12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[6]	=>  Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[7]	=>  Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[8]	=>  Location: PIN_V25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[9]	=>  Location: PIN_B23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[0]	=>  Location: PIN_G8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[1]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[2]	=>  Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[3]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[4]	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[5]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[6]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[7]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[8]	=>  Location: PIN_AE10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[9]	=>  Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[0]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[1]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[2]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[3]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[4]	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[5]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[6]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[7]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[8]	=>  Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[9]	=>  Location: PIN_AH6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_DATA[0]	=>  Location: PIN_J6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_DATA[1]	=>  Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_DATA[2]	=>  Location: PIN_J5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_DATA[3]	=>  Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_DATA[4]	=>  Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_DATA[5]	=>  Location: PIN_J3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_DATA[6]	=>  Location: PIN_J7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_DATA[7]	=>  Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_DATA[8]	=>  Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_DATA[9]	=>  Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_DATA[10]	=>  Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_DATA[11]	=>  Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_DATA[12]	=>  Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_DATA[13]	=>  Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_DATA[14]	=>  Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_DATA[15]	=>  Location: PIN_G4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_1[16]	=>  Location: PIN_AF25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_1[17]	=>  Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_1[18]	=>  Location: PIN_AE22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_1[19]	=>  Location: PIN_AF21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_1[20]	=>  Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_1[21]	=>  Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_1[22]	=>  Location: PIN_AG25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_1[23]	=>  Location: PIN_AD25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_1[24]	=>  Location: PIN_AH25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_1[25]	=>  Location: PIN_AE25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_1[26]	=>  Location: PIN_AG22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_1[27]	=>  Location: PIN_AE24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_1[28]	=>  Location: PIN_AH22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_1[29]	=>  Location: PIN_AF26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_1[30]	=>  Location: PIN_AE20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_1[31]	=>  Location: PIN_AG23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_1[32]	=>  Location: PIN_AF20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_1[33]	=>  Location: PIN_AH26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_1[34]	=>  Location: PIN_AH23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_1[35]	=>  Location: PIN_AG26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[0]	=>  Location: PIN_W3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[1]	=>  Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[2]	=>  Location: PIN_V4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[3]	=>  Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[4]	=>  Location: PIN_V3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[5]	=>  Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[6]	=>  Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[7]	=>  Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[8]	=>  Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[9]	=>  Location: PIN_Y4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[10]	=>  Location: PIN_AB1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[11]	=>  Location: PIN_AA3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[12]	=>  Location: PIN_AB2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[13]	=>  Location: PIN_AC1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[14]	=>  Location: PIN_AB3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[15]	=>  Location: PIN_AC2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// I2C_SDAT	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_1[0]	=>  Location: PIN_AB22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_1[1]	=>  Location: PIN_AC15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_1[2]	=>  Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_1[3]	=>  Location: PIN_Y17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_1[4]	=>  Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_1[5]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_1[6]	=>  Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_1[7]	=>  Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_1[8]	=>  Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_1[9]	=>  Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_1[10]	=>  Location: PIN_AC19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_1[11]	=>  Location: PIN_AF16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_1[12]	=>  Location: PIN_AD19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_1[13]	=>  Location: PIN_AF15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_1[14]	=>  Location: PIN_AF24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_1[15]	=>  Location: PIN_AE21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SW[0]	=>  Location: PIN_AB28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AC27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AD27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AB27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AD26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[10]	=>  Location: PIN_AC24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[11]	=>  Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[12]	=>  Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[13]	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[14]	=>  Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[15]	=>  Location: PIN_AA22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[16]	=>  Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[17]	=>  Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_Y2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_M23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_M21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_N21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_R24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("DE2_CCD_7_1200mv_0c_v_slow.sdo");
// synopsys translate_on

wire \CLOCK_27~input_o ;
wire \OTG_INT~input_o ;
wire \OTG_DATA[0]~input_o ;
wire \OTG_DATA[1]~input_o ;
wire \OTG_DATA[2]~input_o ;
wire \OTG_DATA[3]~input_o ;
wire \OTG_DATA[4]~input_o ;
wire \OTG_DATA[5]~input_o ;
wire \OTG_DATA[6]~input_o ;
wire \OTG_DATA[7]~input_o ;
wire \OTG_DATA[8]~input_o ;
wire \OTG_DATA[9]~input_o ;
wire \OTG_DATA[10]~input_o ;
wire \OTG_DATA[11]~input_o ;
wire \OTG_DATA[12]~input_o ;
wire \OTG_DATA[13]~input_o ;
wire \OTG_DATA[14]~input_o ;
wire \OTG_DATA[15]~input_o ;
wire \GPIO_1[16]~input_o ;
wire \GPIO_1[17]~input_o ;
wire \GPIO_1[18]~input_o ;
wire \GPIO_1[19]~input_o ;
wire \GPIO_1[20]~input_o ;
wire \GPIO_1[21]~input_o ;
wire \GPIO_1[22]~input_o ;
wire \GPIO_1[23]~input_o ;
wire \GPIO_1[24]~input_o ;
wire \GPIO_1[25]~input_o ;
wire \GPIO_1[26]~input_o ;
wire \GPIO_1[27]~input_o ;
wire \GPIO_1[28]~input_o ;
wire \GPIO_1[29]~input_o ;
wire \GPIO_1[30]~input_o ;
wire \GPIO_1[31]~input_o ;
wire \GPIO_1[32]~input_o ;
wire \GPIO_1[33]~input_o ;
wire \GPIO_1[34]~input_o ;
wire \GPIO_1[35]~input_o ;
wire \DRAM_DQ[0]~input_o ;
wire \DRAM_DQ[1]~input_o ;
wire \DRAM_DQ[15]~input_o ;
wire \I2C_SDAT~input_o ;
wire \GPIO_1[11]~input_o ;
wire \GPIO_1[14]~input_o ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DCLK~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_DCLK~~obuf_o ;
wire \GPIO_1[10]~input_o ;
wire \GPIO_1[10]~inputclkctrl_outclk ;
wire \GPIO_1[12]~input_o ;
wire \rCCD_LVAL~q ;
wire \u3|mCCD_LVAL~feeder_combout ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputclkctrl_outclk ;
wire \u2|Equal0~4_combout ;
wire \u2|Equal0~3_combout ;
wire \u2|Equal0~5_combout ;
wire \u2|Equal0~2_combout ;
wire \u2|Equal0~0_combout ;
wire \u2|Equal0~1_combout ;
wire \u2|Equal0~6_combout ;
wire \u2|Cont[20]~60 ;
wire \u2|Cont[21]~61_combout ;
wire \KEY[0]~input_o ;
wire \u2|Equal0~7_combout ;
wire \u2|Cont[0]~63_combout ;
wire \u2|Cont[1]~21_combout ;
wire \u2|Cont[1]~22 ;
wire \u2|Cont[2]~23_combout ;
wire \u2|Cont[2]~24 ;
wire \u2|Cont[3]~25_combout ;
wire \u2|Cont[3]~26 ;
wire \u2|Cont[4]~27_combout ;
wire \u2|Cont[4]~28 ;
wire \u2|Cont[5]~29_combout ;
wire \u2|Cont[5]~30 ;
wire \u2|Cont[6]~31_combout ;
wire \u2|Cont[6]~32 ;
wire \u2|Cont[7]~33_combout ;
wire \u2|Cont[7]~34 ;
wire \u2|Cont[8]~35_combout ;
wire \u2|Cont[8]~36 ;
wire \u2|Cont[9]~37_combout ;
wire \u2|Cont[9]~38 ;
wire \u2|Cont[10]~39_combout ;
wire \u2|Cont[10]~40 ;
wire \u2|Cont[11]~41_combout ;
wire \u2|Cont[11]~42 ;
wire \u2|Cont[12]~43_combout ;
wire \u2|Cont[12]~44 ;
wire \u2|Cont[13]~45_combout ;
wire \u2|Cont[13]~46 ;
wire \u2|Cont[14]~47_combout ;
wire \u2|Cont[14]~48 ;
wire \u2|Cont[15]~49_combout ;
wire \u2|Cont[15]~50 ;
wire \u2|Cont[16]~51_combout ;
wire \u2|Cont[16]~52 ;
wire \u2|Cont[17]~53_combout ;
wire \u2|Cont[17]~54 ;
wire \u2|Cont[18]~55_combout ;
wire \u2|Cont[18]~56 ;
wire \u2|Cont[19]~57_combout ;
wire \u2|Cont[19]~58 ;
wire \u2|Cont[20]~59_combout ;
wire \u2|oRST_1~0_combout ;
wire \u2|oRST_1~q ;
wire \u2|oRST_1~clkctrl_outclk ;
wire \u3|mCCD_LVAL~q ;
wire \KEY[2]~input_o ;
wire \KEY[3]~input_o ;
wire \u3|mSTART~0_combout ;
wire \u3|mSTART~q ;
wire \GPIO_1[13]~input_o ;
wire \rCCD_FVAL~q ;
wire \u3|Pre_FVAL~feeder_combout ;
wire \u3|Pre_FVAL~q ;
wire \u3|mCCD_FVAL~0_combout ;
wire \u3|mCCD_FVAL~q ;
wire \u3|X_Cont[0]~11_combout ;
wire \u3|X_Cont[0]~12 ;
wire \u3|X_Cont[1]~17_combout ;
wire \u3|X_Cont[10]~16_combout ;
wire \u3|X_Cont[1]~18 ;
wire \u3|X_Cont[2]~19_combout ;
wire \u3|X_Cont[2]~20 ;
wire \u3|X_Cont[3]~21_combout ;
wire \u3|X_Cont[3]~22 ;
wire \u3|X_Cont[4]~23_combout ;
wire \u3|X_Cont[4]~24 ;
wire \u3|X_Cont[5]~25_combout ;
wire \u3|X_Cont[5]~26 ;
wire \u3|X_Cont[6]~27_combout ;
wire \u3|X_Cont[6]~28 ;
wire \u3|X_Cont[7]~29_combout ;
wire \u3|LessThan0~1_combout ;
wire \u3|LessThan0~0_combout ;
wire \u3|X_Cont[7]~30 ;
wire \u3|X_Cont[8]~31_combout ;
wire \u3|X_Cont[8]~32 ;
wire \u3|X_Cont[9]~33_combout ;
wire \u3|X_Cont[10]~13_combout ;
wire \u3|X_Cont[9]~34 ;
wire \u3|X_Cont[10]~35_combout ;
wire \u3|X_Cont[10]~14_combout ;
wire \u3|X_Cont[10]~15_combout ;
wire \u3|Y_Cont[0]~1_combout ;
wire \u3|Y_Cont[10]~3_combout ;
wire \u4|mDVAL~0_combout ;
wire \u4|mDVAL~q ;
wire \u8|mCCD_DVAL~q ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ;
wire \u2|oRST_0~0_combout ;
wire \u2|oRST_0~q ;
wire \u2|oRST_0~clkctrl_outclk ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~9_combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~8_combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ;
wire \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_fbout ;
wire \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \u6|Add3~9 ;
wire \u6|Add3~10_combout ;
wire \u6|ST[5]~8_combout ;
wire \u6|Add3~11 ;
wire \u6|Add3~12_combout ;
wire \u6|ST[6]~7_combout ;
wire \u6|Add3~13 ;
wire \u6|Add3~14_combout ;
wire \u6|ST[7]~6_combout ;
wire \u6|Add3~15 ;
wire \u6|Add3~16_combout ;
wire \u6|ST[8]~10_combout ;
wire \u6|Add3~17 ;
wire \u6|Add3~18_combout ;
wire \u6|ST[9]~5_combout ;
wire \u6|Equal9~0_combout ;
wire \u6|Add3~1 ;
wire \u6|Add3~2_combout ;
wire \u6|Equal5~0_combout ;
wire \u6|ST[1]~11_combout ;
wire \u6|ST[1]~12_combout ;
wire \u6|Add3~3 ;
wire \u6|Add3~4_combout ;
wire \u6|ST[2]~14_combout ;
wire \u6|Equal4~0_combout ;
wire \u6|Equal4~1_combout ;
wire \u6|Read~3_combout ;
wire \u6|Equal1~0_combout ;
wire \u6|Write~0_combout ;
wire \u6|Write~2_combout ;
wire \u6|Write~q ;
wire \u6|IN_REQ~0_combout ;
wire \u6|IN_REQ~1_combout ;
wire \u6|IN_REQ~q ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1]~feeder_combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1]~feeder_combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[7]~feeder_combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6]~feeder_combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7]~feeder_combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7]~feeder_combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[4]~feeder_combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder_combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4]~feeder_combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[8]~feeder_combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8]~feeder_combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[9]~feeder_combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder_combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9]~feeder_combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9]~feeder_combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[2]~feeder_combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2]~feeder_combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3]~feeder_combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3]~feeder_combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8~combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8~combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7~combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7~combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5~combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5~combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2~combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2~combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1~combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1~combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0~combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0~combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|op_1~1_cout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|op_1~3_cout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|op_1~5_cout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|op_1~7_cout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|op_1~9_cout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|op_1~11_cout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|op_1~13_cout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|op_1~15_cout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout ;
wire \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ;
wire \u6|WR_MASK~0_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|op_2~0_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~11_combout ;
wire \u6|RD_MASK~5_combout ;
wire \u6|RD_MASK[1]~4_combout ;
wire \u6|OUT_VALID~2_combout ;
wire \u6|OUT_VALID~q ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ;
wire \CCD_MCLK~0_combout ;
wire \CCD_MCLK~q ;
wire \CCD_MCLK~clkctrl_outclk ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ;
wire \u1|V_Cont[0]~10_combout ;
wire \u2|oRST_2~0_combout ;
wire \u2|oRST_2~q ;
wire \u2|oRST_2~clkctrl_outclk ;
wire \u1|V_Cont[5]~21 ;
wire \u1|V_Cont[6]~22_combout ;
wire \u1|H_Cont[0]~10_combout ;
wire \u1|H_Cont[3]~17 ;
wire \u1|H_Cont[4]~18_combout ;
wire \u1|H_Cont[4]~19 ;
wire \u1|H_Cont[5]~20_combout ;
wire \u1|H_Cont[5]~21 ;
wire \u1|H_Cont[6]~22_combout ;
wire \u1|H_Cont[6]~23 ;
wire \u1|H_Cont[7]~24_combout ;
wire \u1|H_Cont[7]~25 ;
wire \u1|H_Cont[8]~26_combout ;
wire \u1|H_Cont[8]~27 ;
wire \u1|H_Cont[9]~28_combout ;
wire \u1|LessThan6~0_combout ;
wire \u1|LessThan6~1_combout ;
wire \u1|H_Cont[0]~11 ;
wire \u1|H_Cont[1]~12_combout ;
wire \u1|H_Cont[1]~13 ;
wire \u1|H_Cont[2]~14_combout ;
wire \u1|H_Cont[2]~15 ;
wire \u1|H_Cont[3]~16_combout ;
wire \u1|Equal0~3_combout ;
wire \u1|Equal0~2_combout ;
wire \u1|Equal0~4_combout ;
wire \u1|V_Cont[6]~23 ;
wire \u1|V_Cont[7]~24_combout ;
wire \u1|V_Cont[7]~25 ;
wire \u1|V_Cont[8]~26_combout ;
wire \u1|V_Cont[8]~27 ;
wire \u1|V_Cont[9]~28_combout ;
wire \u1|LessThan8~1_combout ;
wire \u1|LessThan8~0_combout ;
wire \u1|LessThan8~2_combout ;
wire \u1|V_Cont[0]~11 ;
wire \u1|V_Cont[1]~12_combout ;
wire \u1|V_Cont[1]~13 ;
wire \u1|V_Cont[2]~14_combout ;
wire \u1|V_Cont[2]~15 ;
wire \u1|V_Cont[3]~16_combout ;
wire \u1|V_Cont[3]~17 ;
wire \u1|V_Cont[4]~18_combout ;
wire \u1|V_Cont[4]~19 ;
wire \u1|V_Cont[5]~20_combout ;
wire \u1|LessThan4~0_combout ;
wire \u1|LessThan5~0_combout ;
wire \u1|Equal0~1_combout ;
wire \u1|Equal0~0_combout ;
wire \u1|LessThan2~0_combout ;
wire \u1|always0~0_combout ;
wire \u1|LessThan4~1_combout ;
wire \u1|LessThan4~2_combout ;
wire \u1|always0~1_combout ;
wire \u1|oRequest~q ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3]~feeder_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0]~feeder_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1]~feeder_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[1]~feeder_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7]~feeder_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[4]~feeder_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[10]~feeder_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[10]~feeder_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[10]~feeder_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[10]~feeder_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[10]~feeder_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2]~feeder_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5]~feeder_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[9]~feeder_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[6]~feeder_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[6]~feeder_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~11_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~9_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~10_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0]~feeder_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0]~feeder_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3]~feeder_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3]~feeder_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1]~feeder_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9]~feeder_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9]~feeder_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7]~feeder_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7]~feeder_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[10]~feeder_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8]~feeder_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5]~feeder_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5]~feeder_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2]~feeder_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~10_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~9_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~8_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8~combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~0_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5~combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5~combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2~combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[2]~feeder_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2~combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1~combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1~combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0~combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0~combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|op_2~1_cout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|op_2~3_cout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|op_2~5_cout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|op_2~7_cout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|op_2~9_cout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|op_2~11_cout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|op_2~13_cout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|op_2~15_cout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout ;
wire \u6|RD_MASK~0_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[5]~feeder_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[2]~feeder_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[5]~feeder_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5]~feeder_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5]~feeder_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7]~feeder_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7]~feeder_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[4]~feeder_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[7]~feeder_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[10]~feeder_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[10]~feeder_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[10]~feeder_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8]~feeder_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[8]~feeder_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[9]~feeder_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[6]~feeder_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6]~feeder_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[9]~feeder_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9]~feeder_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9]~feeder_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[1]~feeder_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1]~feeder_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~0_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3]~feeder_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~9_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~10_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~11_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3]~feeder_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3]~feeder_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0]~feeder_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0]~feeder_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1]~feeder_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1]~feeder_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6]~feeder_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9]~feeder_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7]~feeder_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5]~feeder_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8]~feeder_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[10]~feeder_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~9_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~10_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~11_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~8_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8~combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~0_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5~combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5~combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2~combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2~combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1~combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1~combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0~combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0~combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|op_2~2_cout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|op_2~4_cout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|op_2~6_cout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|op_2~8_cout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|op_2~10_cout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|op_2~12_cout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|op_2~14_cout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|op_2~16_cout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|op_2~17_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|op_2~19_combout ;
wire \u6|RD_MASK[1]~1_combout ;
wire \u6|RD_MASK[1]~2_combout ;
wire \u6|RD_MASK[1]~3_combout ;
wire \u6|mWR~1_combout ;
wire \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ;
wire \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ;
wire \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout ;
wire \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ;
wire \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[8]~feeder_combout ;
wire \u6|write_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout ;
wire \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder_combout ;
wire \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout ;
wire \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout ;
wire \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ;
wire \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout ;
wire \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ;
wire \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout ;
wire \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ;
wire \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[9]~feeder_combout ;
wire \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder_combout ;
wire \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9]~feeder_combout ;
wire \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9]~feeder_combout ;
wire \u6|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ;
wire \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g[7]~feeder_combout ;
wire \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g[6]~feeder_combout ;
wire \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6]~feeder_combout ;
wire \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[7]~feeder_combout ;
wire \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7]~feeder_combout ;
wire \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7]~feeder_combout ;
wire \u6|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ;
wire \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g[5]~feeder_combout ;
wire \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder_combout ;
wire \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4]~feeder_combout ;
wire \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[5]~feeder_combout ;
wire \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5]~feeder_combout ;
wire \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5]~feeder_combout ;
wire \u6|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ;
wire \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[3]~feeder_combout ;
wire \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout ;
wire \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3]~feeder_combout ;
wire \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3]~feeder_combout ;
wire \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g[2]~feeder_combout ;
wire \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[2]~feeder_combout ;
wire \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout ;
wire \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2]~feeder_combout ;
wire \u6|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout ;
wire \u6|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout ;
wire \u6|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~0_combout ;
wire \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ;
wire \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ;
wire \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0]~feeder_combout ;
wire \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ;
wire \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ;
wire \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1]~feeder_combout ;
wire \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ;
wire \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ;
wire \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[1]~feeder_combout ;
wire \u6|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ;
wire \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ;
wire \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ;
wire \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ;
wire \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ;
wire \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[4]~feeder_combout ;
wire \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4]~feeder_combout ;
wire \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4]~feeder_combout ;
wire \u6|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ;
wire \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9]~feeder_combout ;
wire \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8]~feeder_combout ;
wire \u6|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ;
wire \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder_combout ;
wire \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2]~feeder_combout ;
wire \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3]~feeder_combout ;
wire \u6|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout ;
wire \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6]~feeder_combout ;
wire \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6]~feeder_combout ;
wire \u6|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ;
wire \u6|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout ;
wire \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout ;
wire \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ;
wire \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ;
wire \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ;
wire \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ;
wire \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ;
wire \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ;
wire \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ;
wire \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ;
wire \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout ;
wire \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ;
wire \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout ;
wire \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~9_combout ;
wire \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~8_combout ;
wire \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout ;
wire \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ;
wire \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ;
wire \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ;
wire \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ;
wire \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout ;
wire \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0]~feeder_combout ;
wire \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout ;
wire \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1]~feeder_combout ;
wire \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1]~feeder_combout ;
wire \u6|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ;
wire \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ;
wire \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ;
wire \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout ;
wire \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ;
wire \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout ;
wire \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~9_combout ;
wire \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout ;
wire \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ;
wire \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ;
wire \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ;
wire \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ;
wire \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ;
wire \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ;
wire \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ;
wire \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout ;
wire \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ;
wire \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout ;
wire \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ;
wire \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout ;
wire \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ;
wire \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout ;
wire \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ;
wire \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8~combout ;
wire \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8~combout ;
wire \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7~combout ;
wire \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7~combout ;
wire \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout ;
wire \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout ;
wire \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5~combout ;
wire \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5~combout ;
wire \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout ;
wire \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout ;
wire \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout ;
wire \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout ;
wire \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2~combout ;
wire \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2~combout ;
wire \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1~combout ;
wire \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1~combout ;
wire \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0~combout ;
wire \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0~combout ;
wire \u6|write_fifo2|dcfifo_component|auto_generated|op_1~1_cout ;
wire \u6|write_fifo2|dcfifo_component|auto_generated|op_1~3_cout ;
wire \u6|write_fifo2|dcfifo_component|auto_generated|op_1~5_cout ;
wire \u6|write_fifo2|dcfifo_component|auto_generated|op_1~7_cout ;
wire \u6|write_fifo2|dcfifo_component|auto_generated|op_1~9_cout ;
wire \u6|write_fifo2|dcfifo_component|auto_generated|op_1~11_cout ;
wire \u6|write_fifo2|dcfifo_component|auto_generated|op_1~13_cout ;
wire \u6|write_fifo2|dcfifo_component|auto_generated|op_1~15_cout ;
wire \u6|write_fifo2|dcfifo_component|auto_generated|op_1~16_combout ;
wire \u6|mWR~0_combout ;
wire \u6|mWR~q ;
wire \u6|Pre_WR~q ;
wire \u6|Write~1_combout ;
wire \u6|Read~2_combout ;
wire \u6|Read~q ;
wire \u6|mRD_DONE~0_combout ;
wire \u6|mRD_DONE~q ;
wire \u6|RD_MASK~6_combout ;
wire \u6|mRD~q ;
wire \u6|Pre_RD~feeder_combout ;
wire \u6|Pre_RD~q ;
wire \u6|Selector1~2_combout ;
wire \u6|ST[1]~2_combout ;
wire \u6|CMD[0]~0_combout ;
wire \u6|Selector0~2_combout ;
wire \u6|control1|Equal2~0_combout ;
wire \u6|control1|WRITEA~q ;
wire \u6|control1|LessThan1~0_combout ;
wire \u6|control1|init_timer[1]~15_combout ;
wire \u6|control1|LessThan0~3_combout ;
wire \u6|control1|LessThan0~0_combout ;
wire \u6|control1|LOAD_MODE~2_combout ;
wire \u6|control1|LessThan0~1_combout ;
wire \u6|control1|LessThan0~2_combout ;
wire \u6|control1|init_timer[0]~43_combout ;
wire \u6|control1|init_timer[1]~16 ;
wire \u6|control1|init_timer[2]~17_combout ;
wire \u6|control1|init_timer[2]~18 ;
wire \u6|control1|init_timer[3]~19_combout ;
wire \u6|control1|init_timer[3]~20 ;
wire \u6|control1|init_timer[4]~21_combout ;
wire \u6|control1|init_timer[4]~22 ;
wire \u6|control1|init_timer[5]~23_combout ;
wire \u6|control1|init_timer[5]~24 ;
wire \u6|control1|init_timer[6]~25_combout ;
wire \u6|control1|init_timer[6]~26 ;
wire \u6|control1|init_timer[7]~27_combout ;
wire \u6|control1|init_timer[7]~28 ;
wire \u6|control1|init_timer[8]~29_combout ;
wire \u6|control1|init_timer[8]~30 ;
wire \u6|control1|init_timer[9]~31_combout ;
wire \u6|control1|init_timer[9]~32 ;
wire \u6|control1|init_timer[10]~33_combout ;
wire \u6|control1|init_timer[10]~34 ;
wire \u6|control1|init_timer[11]~35_combout ;
wire \u6|control1|init_timer[11]~36 ;
wire \u6|control1|init_timer[12]~37_combout ;
wire \u6|control1|init_timer[12]~38 ;
wire \u6|control1|init_timer[13]~39_combout ;
wire \u6|control1|init_timer[13]~40 ;
wire \u6|control1|init_timer[14]~41_combout ;
wire \u6|control1|init_timer[14]~42 ;
wire \u6|control1|init_timer[15]~44_combout ;
wire \u6|control1|PRECHARGE~0_combout ;
wire \u6|control1|LessThan1~1_combout ;
wire \u6|control1|LOAD_MODE~0_combout ;
wire \u6|control1|LOAD_MODE~1_combout ;
wire \u6|control1|always3~0_combout ;
wire \u6|control1|always3~2_combout ;
wire \u6|control1|always3~1_combout ;
wire \u6|control1|always3~3_combout ;
wire \u6|control1|always3~4_combout ;
wire \u6|control1|REFRESH~2_combout ;
wire \u6|control1|REFRESH~q ;
wire \u6|control1|Equal1~0_combout ;
wire \u6|control1|READA~q ;
wire \u6|control1|LessThan1~2_combout ;
wire \u6|control1|INIT_REQ~q ;
wire \u6|command1|do_reada~1_combout ;
wire \u6|command1|do_reada~q ;
wire \u6|command1|do_reada~0_combout ;
wire \u6|command1|ex_write~0_combout ;
wire \u6|command1|ex_write~q ;
wire \u6|Equal0~0_combout ;
wire \u6|Equal0~1_combout ;
wire \u6|PM_STOP~feeder_combout ;
wire \u6|PM_STOP~q ;
wire \u6|command1|always0~5_combout ;
wire \u6|command1|ex_read~0_combout ;
wire \u6|command1|ex_read~1_combout ;
wire \u6|command1|ex_read~q ;
wire \u6|command1|rp_shift[0]~4_combout ;
wire \u6|command1|rp_shift~9_combout ;
wire \u6|command1|rp_shift~7_combout ;
wire \u6|command1|rp_shift[0]~8_combout ;
wire \u6|command1|rp_shift~6_combout ;
wire \u6|command1|rp_shift~5_combout ;
wire \u6|command1|rp_done~0_combout ;
wire \u6|command1|rp_done~q ;
wire \u6|command1|always0~1_combout ;
wire \u6|command1|always0~4_combout ;
wire \u6|command1|do_refresh~q ;
wire \u6|command1|REF_ACK~0_combout ;
wire \u6|command1|REF_ACK~q ;
wire \u6|control1|timer[0]~16_combout ;
wire \~GND~combout ;
wire \u6|control1|REF_REQ~1_combout ;
wire \u6|control1|timer[0]~17 ;
wire \u6|control1|timer[1]~18_combout ;
wire \u6|control1|timer[1]~19 ;
wire \u6|control1|timer[2]~20_combout ;
wire \u6|control1|timer[2]~21 ;
wire \u6|control1|timer[3]~22_combout ;
wire \u6|command1|REF_ACK~_wirecell_combout ;
wire \u6|control1|timer[3]~23 ;
wire \u6|control1|timer[4]~24_combout ;
wire \u6|control1|timer[4]~25 ;
wire \u6|control1|timer[5]~26_combout ;
wire \u6|control1|timer[5]~27 ;
wire \u6|control1|timer[6]~28_combout ;
wire \u6|control1|timer[6]~29 ;
wire \u6|control1|timer[7]~30_combout ;
wire \u6|control1|timer[7]~31 ;
wire \u6|control1|timer[8]~32_combout ;
wire \u6|control1|timer[8]~33 ;
wire \u6|control1|timer[9]~34_combout ;
wire \u6|control1|timer[9]~35 ;
wire \u6|control1|timer[10]~36_combout ;
wire \u6|control1|timer[10]~37 ;
wire \u6|control1|timer[11]~38_combout ;
wire \u6|control1|Equal3~2_combout ;
wire \u6|control1|timer[11]~39 ;
wire \u6|control1|timer[12]~40_combout ;
wire \u6|control1|timer[12]~41 ;
wire \u6|control1|timer[13]~42_combout ;
wire \u6|control1|timer[13]~43 ;
wire \u6|control1|timer[14]~44_combout ;
wire \u6|control1|timer[14]~45 ;
wire \u6|control1|timer[15]~46_combout ;
wire \u6|control1|Equal3~3_combout ;
wire \u6|control1|Equal3~1_combout ;
wire \u6|control1|Equal3~0_combout ;
wire \u6|control1|Equal3~4_combout ;
wire \u6|control1|REF_REQ~0_combout ;
wire \u6|control1|REF_REQ~q ;
wire \u6|command1|do_writea~0_combout ;
wire \u6|command1|do_writea~1_combout ;
wire \u6|command1|do_writea~q ;
wire \u6|command1|always0~3_combout ;
wire \u6|control1|LOAD_MODE~3_combout ;
wire \u6|control1|LOAD_MODE~4_combout ;
wire \u6|control1|LOAD_MODE~5_combout ;
wire \u6|control1|LOAD_MODE~q ;
wire \u6|command1|always0~0_combout ;
wire \u6|command1|do_load_mode~q ;
wire \u6|command1|command_delay~9_combout ;
wire \u6|command1|command_delay~8_combout ;
wire \u6|command1|command_delay~7_combout ;
wire \u6|command1|command_delay~6_combout ;
wire \u6|command1|command_delay~5_combout ;
wire \u6|command1|command_delay~4_combout ;
wire \u6|command1|command_delay~3_combout ;
wire \u6|command1|command_delay~2_combout ;
wire \u6|command1|command_done~0_combout ;
wire \u6|command1|command_done~q ;
wire \u6|control1|PRECHARGE~1_combout ;
wire \u6|control1|PRECHARGE~2_combout ;
wire \u6|control1|PRECHARGE~q ;
wire \u6|command1|always0~2_combout ;
wire \u6|command1|do_precharge~q ;
wire \u6|command1|rw_flag~0_combout ;
wire \u6|command1|always3~0_combout ;
wire \u6|command1|CM_ACK~0_combout ;
wire \u6|command1|CM_ACK~q ;
wire \u6|control1|always1~0_combout ;
wire \u6|control1|CMD_ACK~q ;
wire \u6|ST[1]~3_combout ;
wire \u6|Add3~0_combout ;
wire \u6|ST[0]~16_combout ;
wire \u6|ST[0]~9_combout ;
wire \u6|OUT_VALID~0_combout ;
wire \u6|OUT_VALID~1_combout ;
wire \u6|Equal3~0_combout ;
wire \u6|ST[2]~4_combout ;
wire \u6|Add3~5 ;
wire \u6|Add3~6_combout ;
wire \u6|ST[3]~13_combout ;
wire \u6|Add3~7 ;
wire \u6|Add3~8_combout ;
wire \u6|ST[4]~15_combout ;
wire \u6|Equal9~1_combout ;
wire \u6|Equal9~2_combout ;
wire \u6|mWR_DONE~0_combout ;
wire \u6|mWR_DONE~q ;
wire \u6|WR_MASK~1_combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~9_combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1]~feeder_combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0]~feeder_combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7]~feeder_combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6]~feeder_combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4]~feeder_combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4]~feeder_combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5]~feeder_combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9]~feeder_combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9]~feeder_combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8]~feeder_combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2]~feeder_combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3]~feeder_combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ;
wire \u3|oDVAL~combout ;
wire \GPIO_1[0]~input_o ;
wire \u3|mCCD_DATA[0]~feeder_combout ;
wire \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita0~combout ;
wire \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita0~COUT ;
wire \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita1~combout ;
wire \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita1~COUT ;
wire \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita2~combout ;
wire \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita2~COUT ;
wire \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita3~combout ;
wire \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita3~COUT ;
wire \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita4~combout ;
wire \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita4~COUT ;
wire \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita5~combout ;
wire \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita5~COUT ;
wire \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita6~combout ;
wire \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~1_combout ;
wire \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita6~COUT ;
wire \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita7~combout ;
wire \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita7~COUT ;
wire \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita8~combout ;
wire \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita8~COUT ;
wire \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita9~combout ;
wire \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita9~COUT ;
wire \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita10~combout ;
wire \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~0_combout ;
wire \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita10~COUT ;
wire \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita10~0_combout ;
wire \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~2_combout ;
wire \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|cout_actual~combout ;
wire \GPIO_1[1]~input_o ;
wire \u3|mCCD_DATA[1]~feeder_combout ;
wire \u4|mCCD_R~0_combout ;
wire \u4|mCCD_R~1_combout ;
wire \u8|Z_Cont[0]~10_combout ;
wire \u8|Z_Cont[0]~11 ;
wire \u8|Z_Cont[1]~12_combout ;
wire \u8|Z_Cont[1]~13 ;
wire \u8|Z_Cont[2]~14_combout ;
wire \u8|Z_Cont[2]~15 ;
wire \u8|Z_Cont[3]~16_combout ;
wire \u8|Z_Cont[3]~17 ;
wire \u8|Z_Cont[4]~18_combout ;
wire \u8|Z_Cont[4]~19 ;
wire \u8|Z_Cont[5]~20_combout ;
wire \u8|Z_Cont[5]~21 ;
wire \u8|Z_Cont[6]~22_combout ;
wire \u8|Z_Cont[6]~23 ;
wire \u8|Z_Cont[7]~24_combout ;
wire \u8|Z_Cont[7]~25 ;
wire \u8|Z_Cont[8]~26_combout ;
wire \u8|Z_Cont[8]~27 ;
wire \u8|Z_Cont[9]~28_combout ;
wire \u8|LessThan0~0_combout ;
wire \u8|Z_Cont[0]~_wirecell_combout ;
wire \u8|Z_Cont[1]~_wirecell_combout ;
wire \u8|Z_Cont[2]~_wirecell_combout ;
wire \u8|Z_Cont[3]~_wirecell_combout ;
wire \u8|Z_Cont[4]~_wirecell_combout ;
wire \u8|Z_Cont[5]~_wirecell_combout ;
wire \u8|Z_Cont[6]~_wirecell_combout ;
wire \u8|Add1~0_combout ;
wire \u8|Add1~1_combout ;
wire \u4|mCCD_B~0_combout ;
wire \u4|mCCD_B~1_combout ;
wire \u4|mCCD_B~2_combout ;
wire \u4|mDATAd_1[1]~feeder_combout ;
wire \u4|mCCD_B~3_combout ;
wire \GPIO_1[5]~input_o ;
wire \GPIO_1[3]~input_o ;
wire \u3|mCCD_DATA[3]~feeder_combout ;
wire \u4|mCCD_B~4_combout ;
wire \u4|mCCD_B~5_combout ;
wire \u4|mDATAd_0[3]~feeder_combout ;
wire \u4|mCCD_B~6_combout ;
wire \u4|mCCD_B~7_combout ;
wire \u4|mCCD_R~2_combout ;
wire \u4|mCCD_R~3_combout ;
wire \u4|mCCD_R~4_combout ;
wire \u4|mCCD_R~5_combout ;
wire \u4|mCCD_R~6_combout ;
wire \u4|mCCD_R~7_combout ;
wire \GPIO_1[2]~input_o ;
wire \u3|mCCD_DATA[4]~feeder_combout ;
wire \GPIO_1[4]~input_o ;
wire \u3|mCCD_DATA[5]~feeder_combout ;
wire \u4|mDATAd_0[4]~feeder_combout ;
wire \u4|mCCD_R~8_combout ;
wire \u4|mDATAd_1[4]~feeder_combout ;
wire \u4|mCCD_R~9_combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout ;
wire \u4|mDATAd_0[5]~feeder_combout ;
wire \u4|mCCD_R~10_combout ;
wire \u4|mCCD_R~11_combout ;
wire \u4|mCCD_B~8_combout ;
wire \u4|mCCD_B~9_combout ;
wire \u4|mCCD_B~10_combout ;
wire \u4|mCCD_B~11_combout ;
wire \GPIO_1[6]~input_o ;
wire \GPIO_1[7]~input_o ;
wire \u4|mDATAd_0[6]~feeder_combout ;
wire \u4|mCCD_B~12_combout ;
wire \u4|mCCD_B~13_combout ;
wire \u4|mCCD_B~14_combout ;
wire \u4|mDATAd_0[7]~feeder_combout ;
wire \u4|mCCD_B~15_combout ;
wire \GPIO_1[8]~input_o ;
wire \u3|mCCD_DATA[8]~feeder_combout ;
wire \GPIO_1[9]~input_o ;
wire \u3|mCCD_DATA[9]~feeder_combout ;
wire \u4|mCCD_B~16_combout ;
wire \u4|mDATAd_0[8]~feeder_combout ;
wire \u4|mCCD_B~17_combout ;
wire \u4|mCCD_R~12_combout ;
wire \u4|mCCD_R~13_combout ;
wire \u4|mCCD_R~14_combout ;
wire \u4|mCCD_R~15_combout ;
wire \u4|mCCD_R~16_combout ;
wire \u4|mCCD_R~17_combout ;
wire \u4|mDATAd_0[9]~feeder_combout ;
wire \u4|mCCD_R~18_combout ;
wire \u4|mCCD_R~19_combout ;
wire \u4|mCCD_B~18_combout ;
wire \u4|mCCD_B~19_combout ;
wire \u4|Add0~0_combout ;
wire \u4|Add0~1_combout ;
wire \u4|Add0~3_combout ;
wire \u4|Add0~2_combout ;
wire \u4|mCCD_G[1]~11_cout ;
wire \u4|mCCD_G[1]~12_combout ;
wire \u4|Add0~12_combout ;
wire \u4|Add0~13_combout ;
wire \u4|mCCD_G[1]~13 ;
wire \u4|mCCD_G[2]~14_combout ;
wire \u4|Add0~11_combout ;
wire \u4|Add0~10_combout ;
wire \u4|mCCD_G[2]~15 ;
wire \u4|mCCD_G[3]~16_combout ;
wire \u4|Add0~9_combout ;
wire \u4|Add0~8_combout ;
wire \u4|mCCD_G[3]~17 ;
wire \u4|mCCD_G[4]~18_combout ;
wire \u4|Add0~4_combout ;
wire \u4|Add0~5_combout ;
wire \u4|Add0~6_combout ;
wire \u4|Add0~7_combout ;
wire \u4|mCCD_G[4]~19 ;
wire \u4|mCCD_G[5]~21 ;
wire \u4|mCCD_G[6]~22_combout ;
wire \u4|Add0~15_combout ;
wire \u4|Add0~14_combout ;
wire \u4|mCCD_G[6]~23 ;
wire \u4|mCCD_G[7]~24_combout ;
wire \u4|Add0~17_combout ;
wire \u4|Add0~16_combout ;
wire \u4|mCCD_G[7]~25 ;
wire \u4|mCCD_G[8]~26_combout ;
wire \u4|mCCD_G[5]~20_combout ;
wire \u4|Add0~19_combout ;
wire \u4|Add0~18_combout ;
wire \u4|mCCD_G[8]~27 ;
wire \u4|mCCD_G[9]~28_combout ;
wire \u4|mCCD_G[9]~29 ;
wire \u4|mCCD_G[10]~30_combout ;
wire \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout ;
wire \u6|mDATAIN[0]~0_combout ;
wire \u6|mDATAIN[0]~1_combout ;
wire \u6|command1|do_initial~q ;
wire \u6|command1|oe4~0_combout ;
wire \u6|command1|oe4~1_combout ;
wire \u6|command1|oe4~q ;
wire \u6|command1|OE~feeder_combout ;
wire \u6|command1|OE~q ;
wire \u6|mDATAIN[1]~2_combout ;
wire \u6|mDATAIN[1]~3_combout ;
wire \u6|mDATAIN[2]~4_combout ;
wire \u6|mDATAIN[2]~5_combout ;
wire \u6|mDATAIN[3]~6_combout ;
wire \u6|mDATAIN[3]~7_combout ;
wire \u6|mDATAIN[4]~8_combout ;
wire \u6|mDATAIN[4]~9_combout ;
wire \u6|mDATAIN[5]~10_combout ;
wire \u6|mDATAIN[5]~11_combout ;
wire \u6|mDATAIN[6]~12_combout ;
wire \u6|mDATAIN[6]~13_combout ;
wire \u6|mDATAIN[7]~14_combout ;
wire \u6|mDATAIN[7]~15_combout ;
wire \u6|mDATAIN[8]~16_combout ;
wire \u6|mDATAIN[8]~17_combout ;
wire \u6|mDATAIN[9]~18_combout ;
wire \u6|mDATAIN[9]~19_combout ;
wire \u6|mDATAIN[10]~20_combout ;
wire \u6|mDATAIN[10]~21_combout ;
wire \u6|mDATAIN[11]~22_combout ;
wire \u6|mDATAIN[11]~23_combout ;
wire \u6|mDATAIN[12]~24_combout ;
wire \u6|mDATAIN[12]~25_combout ;
wire \u6|mDATAIN[13]~26_combout ;
wire \u6|mDATAIN[13]~27_combout ;
wire \u6|mDATAIN[14]~28_combout ;
wire \u6|mDATAIN[14]~29_combout ;
wire \u6|mDATAIN[15]~30_combout ;
wire \u6|mDATAIN[15]~31_combout ;
wire \u7|mI2C_CLK_DIV[0]~16_combout ;
wire \KEY[1]~input_o ;
wire \u7|mI2C_CLK_DIV[7]~31 ;
wire \u7|mI2C_CLK_DIV[8]~32_combout ;
wire \u7|mI2C_CLK_DIV[8]~33 ;
wire \u7|mI2C_CLK_DIV[9]~34_combout ;
wire \u7|mI2C_CLK_DIV[9]~35 ;
wire \u7|mI2C_CLK_DIV[10]~36_combout ;
wire \u7|mI2C_CLK_DIV[10]~37 ;
wire \u7|mI2C_CLK_DIV[11]~38_combout ;
wire \u7|mI2C_CLK_DIV[11]~39 ;
wire \u7|mI2C_CLK_DIV[12]~40_combout ;
wire \u7|mI2C_CLK_DIV[12]~41 ;
wire \u7|mI2C_CLK_DIV[13]~42_combout ;
wire \u7|mI2C_CLK_DIV[13]~43 ;
wire \u7|mI2C_CLK_DIV[14]~44_combout ;
wire \u7|mI2C_CLK_DIV[14]~45 ;
wire \u7|mI2C_CLK_DIV[15]~46_combout ;
wire \u7|LessThan0~3_combout ;
wire \u7|LessThan0~4_combout ;
wire \u7|mI2C_CLK_DIV[0]~17 ;
wire \u7|mI2C_CLK_DIV[1]~18_combout ;
wire \u7|mI2C_CLK_DIV[1]~19 ;
wire \u7|mI2C_CLK_DIV[2]~20_combout ;
wire \u7|mI2C_CLK_DIV[2]~21 ;
wire \u7|mI2C_CLK_DIV[3]~22_combout ;
wire \u7|mI2C_CLK_DIV[3]~23 ;
wire \u7|mI2C_CLK_DIV[4]~24_combout ;
wire \u7|mI2C_CLK_DIV[4]~25 ;
wire \u7|mI2C_CLK_DIV[5]~26_combout ;
wire \u7|mI2C_CLK_DIV[5]~27 ;
wire \u7|mI2C_CLK_DIV[6]~28_combout ;
wire \u7|mI2C_CLK_DIV[6]~29 ;
wire \u7|mI2C_CLK_DIV[7]~30_combout ;
wire \u7|LessThan0~1_combout ;
wire \u7|LessThan0~0_combout ;
wire \u7|LessThan0~2_combout ;
wire \u7|mI2C_CTRL_CLK~0_combout ;
wire \u7|mI2C_CTRL_CLK~q ;
wire \u7|mI2C_CTRL_CLK~clkctrl_outclk ;
wire \u7|u0|SD_COUNTER[0]~6_combout ;
wire \u7|u0|SD_COUNTER[3]~15 ;
wire \u7|u0|SD_COUNTER[4]~16_combout ;
wire \u7|u0|SD_COUNTER[0]~8_combout ;
wire \u7|u0|SD_COUNTER[0]~9_combout ;
wire \u7|u0|SD_COUNTER[4]~17 ;
wire \u7|u0|SD_COUNTER[5]~18_combout ;
wire \u7|u0|Selector1~0_combout ;
wire \u7|u0|END~5_combout ;
wire \u7|u0|END~4_combout ;
wire \u7|u0|END~q ;
wire \GPIO_1[15]~input_o ;
wire \u7|u0|ACK2~0_combout ;
wire \u7|u0|ACK2~1_combout ;
wire \u7|u0|ACK2~2_combout ;
wire \u7|u0|ACK2~q ;
wire \u7|u0|Selector2~0_combout ;
wire \u7|u0|ACK3~0_combout ;
wire \u7|u0|ACK3~1_combout ;
wire \u7|u0|ACK3~q ;
wire \u7|u0|Selector4~0_combout ;
wire \u7|u0|ACK1~0_combout ;
wire \u7|u0|ACK1~1_combout ;
wire \u7|u0|ACK1~q ;
wire \u7|mSetup_ST~12_combout ;
wire \u7|mSetup_ST~13_combout ;
wire \u7|LUT_INDEX[1]~7_combout ;
wire \u7|WideOr5~0_combout ;
wire \u7|LUT_INDEX[4]~14 ;
wire \u7|LUT_INDEX[5]~15_combout ;
wire \u7|LUT_INDEX[5]~5_combout ;
wire \u7|LUT_INDEX[0]~6_combout ;
wire \u7|LUT_INDEX[1]~8 ;
wire \u7|LUT_INDEX[2]~9_combout ;
wire \u7|LUT_INDEX[2]~10 ;
wire \u7|LUT_INDEX[3]~11_combout ;
wire \u7|LUT_INDEX[3]~12 ;
wire \u7|LUT_INDEX[4]~13_combout ;
wire \u7|LessThan1~0_combout ;
wire \u7|mSetup_ST.0010~q ;
wire \u7|Selector1~0_combout ;
wire \u7|mSetup_ST.0000~q ;
wire \u7|Selector2~0_combout ;
wire \u7|mSetup_ST.0001~q ;
wire \u7|Selector0~0_combout ;
wire \u7|mI2C_GO~q ;
wire \u7|u0|SD_COUNTER[0]~7 ;
wire \u7|u0|SD_COUNTER[1]~10_combout ;
wire \u7|u0|SD_COUNTER[1]~11 ;
wire \u7|u0|SD_COUNTER[2]~12_combout ;
wire \u7|u0|SD_COUNTER[2]~13 ;
wire \u7|u0|SD_COUNTER[3]~14_combout ;
wire \u7|u0|SCLK~0_combout ;
wire \u7|u0|SCLK~1_combout ;
wire \u7|u0|SD[12]~0_combout ;
wire \u7|u0|SCLK~2_combout ;
wire \u7|u0|SCLK~3_combout ;
wire \u7|u0|SCLK~q ;
wire \u7|u0|I2C_SCLK~0_combout ;
wire \u7|u0|I2C_SCLK~1_combout ;
wire \u7|u0|I2C_SCLK~2_combout ;
wire \u7|WideOr1~0_combout ;
wire \u7|WideOr1~1_combout ;
wire \u7|mI2C_DATA[12]~2_combout ;
wire \u7|mI2C_DATA[12]~3_combout ;
wire \u7|u0|SD[12]~1_combout ;
wire \u7|WideOr0~0_combout ;
wire \u7|WideOr0~1_combout ;
wire \u7|u0|SD[12]~feeder_combout ;
wire \u7|u0|Mux0~13_combout ;
wire \u7|u0|Mux0~10_combout ;
wire \u7|u0|Mux0~11_combout ;
wire \u7|u0|Mux0~12_combout ;
wire \u7|u0|Mux0~14_combout ;
wire \u7|mI2C_DATA[7]~0_combout ;
wire \u7|mI2C_DATA[7]~1_combout ;
wire \SW[5]~input_o ;
wire \SW[13]~input_o ;
wire \u7|Mux5~0_combout ;
wire \u7|Mux2~0_combout ;
wire \u7|Mux2~1_combout ;
wire \SW[14]~input_o ;
wire \SW[6]~input_o ;
wire \u7|Mux1~0_combout ;
wire \u7|Mux1~1_combout ;
wire \u7|u0|SD[6]~feeder_combout ;
wire \u7|u0|Mux0~7_combout ;
wire \u7|u0|Mux0~8_combout ;
wire \u7|Mux7~2_combout ;
wire \SW[0]~input_o ;
wire \SW[8]~input_o ;
wire \u7|Mux7~0_combout ;
wire \u7|Mux7~1_combout ;
wire \u7|Mux7~3_combout ;
wire \u7|Mux0~0_combout ;
wire \u7|Mux0~1_combout ;
wire \SW[15]~input_o ;
wire \SW[7]~input_o ;
wire \u7|Mux0~2_combout ;
wire \u7|Mux0~3_combout ;
wire \u7|u0|SD[7]~feeder_combout ;
wire \u7|u0|Mux0~3_combout ;
wire \u7|WideOr2~0_combout ;
wire \u7|WideOr2~1_combout ;
wire \u7|WideOr3~0_combout ;
wire \u7|WideOr3~1_combout ;
wire \u7|u0|SD[10]~feeder_combout ;
wire \u7|u0|Mux0~4_combout ;
wire \SW[3]~input_o ;
wire \u7|Mux4~0_combout ;
wire \SW[11]~input_o ;
wire \u7|Mux4~1_combout ;
wire \u7|Mux4~2_combout ;
wire \u7|Mux4~3_combout ;
wire \SW[4]~input_o ;
wire \SW[12]~input_o ;
wire \u7|Mux3~0_combout ;
wire \u7|Mux3~1_combout ;
wire \u7|u0|SD[4]~feeder_combout ;
wire \u7|u0|Mux0~5_combout ;
wire \u7|u0|Mux0~6_combout ;
wire \u7|WideOr4~0_combout ;
wire \u7|WideOr4~1_combout ;
wire \u7|WideOr5~1_combout ;
wire \u7|WideOr5~2_combout ;
wire \u7|u0|Mux0~1_combout ;
wire \SW[9]~input_o ;
wire \SW[1]~input_o ;
wire \u7|Mux6~0_combout ;
wire \u7|Mux6~1_combout ;
wire \SW[10]~input_o ;
wire \SW[2]~input_o ;
wire \u7|Mux5~1_combout ;
wire \u7|Mux5~2_combout ;
wire \u7|u0|SD[2]~feeder_combout ;
wire \u7|u0|Mux0~2_combout ;
wire \u7|u0|Mux0~9_combout ;
wire \u7|u0|Mux0~15_combout ;
wire \u7|u0|Mux0~0_combout ;
wire \u7|u0|Mux0~16_combout ;
wire \u7|u0|SDO~q ;
wire \SW[16]~input_o ;
wire \SW[17]~input_o ;
wire \u6|rRD2_ADDR[8]~15_combout ;
wire \u6|rRD2_ADDR[10]~20 ;
wire \u6|rRD2_ADDR[11]~25_combout ;
wire \u6|rRD2_ADDR[21]~24_combout ;
wire \u6|rRD2_ADDR[11]~26 ;
wire \u6|rRD2_ADDR[12]~27_combout ;
wire \u6|rRD2_ADDR[12]~28 ;
wire \u6|rRD2_ADDR[13]~29_combout ;
wire \u6|rRD2_ADDR[13]~30 ;
wire \u6|rRD2_ADDR[14]~31_combout ;
wire \u6|rRD2_ADDR[14]~32 ;
wire \u6|rRD2_ADDR[15]~33_combout ;
wire \u6|rRD2_ADDR[15]~34 ;
wire \u6|rRD2_ADDR[16]~35_combout ;
wire \u6|rRD2_ADDR[16]~36 ;
wire \u6|rRD2_ADDR[17]~37_combout ;
wire \u6|rRD2_ADDR[17]~38 ;
wire \u6|rRD2_ADDR[18]~39_combout ;
wire \u6|rRD2_ADDR[18]~40 ;
wire \u6|rRD2_ADDR[19]~41_combout ;
wire \u6|rRD2_ADDR[19]~42 ;
wire \u6|rRD2_ADDR[20]~43_combout ;
wire \u6|rRD2_ADDR[20]~44 ;
wire \u6|rRD2_ADDR[21]~45_combout ;
wire \u6|rRD2_ADDR[21]~46 ;
wire \u6|rRD2_ADDR[22]~47_combout ;
wire \u6|rRD2_ADDR[21]~21_combout ;
wire \u6|LessThan6~0_combout ;
wire \u6|LessThan6~1_combout ;
wire \u6|LessThan6~2_combout ;
wire \u6|rRD2_ADDR[21]~22_combout ;
wire \u6|rRD2_ADDR[21]~23_combout ;
wire \u6|rRD2_ADDR[8]~16 ;
wire \u6|rRD2_ADDR[9]~17_combout ;
wire \u6|rRD2_ADDR[9]~18 ;
wire \u6|rRD2_ADDR[10]~19_combout ;
wire \u6|mADDR[15]~0_combout ;
wire \u6|rWR2_ADDR[8]~15_combout ;
wire \u6|rWR2_ADDR[10]~20 ;
wire \u6|rWR2_ADDR[11]~25_combout ;
wire \u6|rWR2_ADDR[19]~24_combout ;
wire \u6|rWR2_ADDR[11]~26 ;
wire \u6|rWR2_ADDR[12]~27_combout ;
wire \u6|rWR2_ADDR[12]~28 ;
wire \u6|rWR2_ADDR[13]~29_combout ;
wire \u6|rWR2_ADDR[13]~30 ;
wire \u6|rWR2_ADDR[14]~31_combout ;
wire \u6|rWR2_ADDR[14]~32 ;
wire \u6|rWR2_ADDR[15]~33_combout ;
wire \u6|rWR2_ADDR[15]~34 ;
wire \u6|rWR2_ADDR[16]~35_combout ;
wire \u6|rWR2_ADDR[16]~36 ;
wire \u6|rWR2_ADDR[17]~37_combout ;
wire \u6|rWR2_ADDR[17]~38 ;
wire \u6|rWR2_ADDR[18]~39_combout ;
wire \u6|rWR2_ADDR[18]~40 ;
wire \u6|rWR2_ADDR[19]~41_combout ;
wire \u6|rWR2_ADDR[19]~42 ;
wire \u6|rWR2_ADDR[20]~43_combout ;
wire \u6|LessThan2~1_combout ;
wire \u6|LessThan2~0_combout ;
wire \u6|rWR2_ADDR[19]~21_combout ;
wire \u6|rWR2_ADDR[19]~22_combout ;
wire \u6|rWR2_ADDR[20]~44 ;
wire \u6|rWR2_ADDR[21]~45_combout ;
wire \u6|rWR2_ADDR[21]~46 ;
wire \u6|rWR2_ADDR[22]~47_combout ;
wire \u6|rWR2_ADDR[19]~23_combout ;
wire \u6|rWR2_ADDR[8]~16 ;
wire \u6|rWR2_ADDR[9]~17_combout ;
wire \u6|rWR2_ADDR[9]~18 ;
wire \u6|rWR2_ADDR[10]~19_combout ;
wire \u6|mADDR~1_combout ;
wire \u6|rRD1_ADDR[8]~15_combout ;
wire \u6|rRD1_ADDR[10]~20 ;
wire \u6|rRD1_ADDR[11]~26_combout ;
wire \u6|rRD1_ADDR[20]~25_combout ;
wire \u6|rRD1_ADDR[11]~27 ;
wire \u6|rRD1_ADDR[12]~28_combout ;
wire \u6|rRD1_ADDR[12]~29 ;
wire \u6|rRD1_ADDR[13]~30_combout ;
wire \u6|rRD1_ADDR[13]~31 ;
wire \u6|rRD1_ADDR[14]~32_combout ;
wire \u6|rRD1_ADDR[14]~33 ;
wire \u6|rRD1_ADDR[15]~34_combout ;
wire \u6|rRD1_ADDR[15]~35 ;
wire \u6|rRD1_ADDR[16]~36_combout ;
wire \u6|rRD1_ADDR[16]~37 ;
wire \u6|rRD1_ADDR[17]~38_combout ;
wire \u6|rRD1_ADDR[17]~39 ;
wire \u6|rRD1_ADDR[18]~40_combout ;
wire \u6|rRD1_ADDR[18]~41 ;
wire \u6|rRD1_ADDR[19]~42_combout ;
wire \u6|rRD1_ADDR[19]~43 ;
wire \u6|rRD1_ADDR[20]~44_combout ;
wire \u6|rRD1_ADDR[20]~45 ;
wire \u6|rRD1_ADDR[21]~46_combout ;
wire \u6|rRD1_ADDR[20]~21_combout ;
wire \u6|LessThan5~0_combout ;
wire \u6|rRD1_ADDR[20]~22_combout ;
wire \u6|rRD1_ADDR[20]~23_combout ;
wire \u6|rRD1_ADDR[21]~47 ;
wire \u6|rRD1_ADDR[22]~48_combout ;
wire \u6|rRD1_ADDR[20]~24_combout ;
wire \u6|rRD1_ADDR[8]~16 ;
wire \u6|rRD1_ADDR[9]~17_combout ;
wire \u6|rRD1_ADDR[9]~18 ;
wire \u6|rRD1_ADDR[10]~19_combout ;
wire \u6|rWR1_ADDR[8]~15_combout ;
wire \u6|rWR1_ADDR[10]~20 ;
wire \u6|rWR1_ADDR[11]~25_combout ;
wire \u6|rWR1_ADDR[17]~24_combout ;
wire \u6|rWR1_ADDR[11]~26 ;
wire \u6|rWR1_ADDR[12]~27_combout ;
wire \u6|rWR1_ADDR[12]~28 ;
wire \u6|rWR1_ADDR[13]~29_combout ;
wire \u6|rWR1_ADDR[13]~30 ;
wire \u6|rWR1_ADDR[14]~31_combout ;
wire \u6|rWR1_ADDR[14]~32 ;
wire \u6|rWR1_ADDR[15]~33_combout ;
wire \u6|rWR1_ADDR[15]~34 ;
wire \u6|rWR1_ADDR[16]~35_combout ;
wire \u6|rWR1_ADDR[16]~36 ;
wire \u6|rWR1_ADDR[17]~37_combout ;
wire \u6|rWR1_ADDR[17]~38 ;
wire \u6|rWR1_ADDR[18]~39_combout ;
wire \u6|rWR1_ADDR[18]~40 ;
wire \u6|rWR1_ADDR[19]~41_combout ;
wire \u6|rWR1_ADDR[19]~42 ;
wire \u6|rWR1_ADDR[20]~43_combout ;
wire \u6|rWR1_ADDR[20]~44 ;
wire \u6|rWR1_ADDR[21]~45_combout ;
wire \u6|rWR1_ADDR[21]~46 ;
wire \u6|rWR1_ADDR[22]~47_combout ;
wire \u6|LessThan1~1_combout ;
wire \u6|LessThan1~0_combout ;
wire \u6|rWR1_ADDR[17]~22_combout ;
wire \u6|rWR1_ADDR[17]~21_combout ;
wire \u6|rWR1_ADDR[17]~23_combout ;
wire \u6|rWR1_ADDR[8]~16 ;
wire \u6|rWR1_ADDR[9]~17_combout ;
wire \u6|rWR1_ADDR[9]~18 ;
wire \u6|rWR1_ADDR[10]~19_combout ;
wire \u6|mADDR~2_combout ;
wire \u6|control1|SADDR[10]~feeder_combout ;
wire \u6|command1|SA~0_combout ;
wire \u6|SA~0_combout ;
wire \u6|mADDR~3_combout ;
wire \u6|mADDR~4_combout ;
wire \u6|control1|SADDR[11]~feeder_combout ;
wire \u6|command1|SA~1_combout ;
wire \u6|SA~1_combout ;
wire \u6|mADDR~5_combout ;
wire \u6|mADDR~6_combout ;
wire \u6|control1|SADDR[12]~feeder_combout ;
wire \u6|command1|SA~2_combout ;
wire \u6|SA~2_combout ;
wire \u6|mADDR~7_combout ;
wire \u6|mADDR~8_combout ;
wire \u6|control1|SADDR[13]~feeder_combout ;
wire \u6|command1|SA~3_combout ;
wire \u6|SA~3_combout ;
wire \u6|mADDR~9_combout ;
wire \u6|mADDR~10_combout ;
wire \u6|control1|SADDR[14]~feeder_combout ;
wire \u6|command1|SA~4_combout ;
wire \u6|SA~4_combout ;
wire \u6|mADDR~11_combout ;
wire \u6|mADDR~12_combout ;
wire \u6|control1|SADDR[15]~feeder_combout ;
wire \u6|command1|SA~5_combout ;
wire \u6|SA~5_combout ;
wire \u6|mADDR~13_combout ;
wire \u6|mADDR~14_combout ;
wire \u6|command1|SA~6_combout ;
wire \u6|SA~6_combout ;
wire \u6|mADDR~15_combout ;
wire \u6|mADDR~16_combout ;
wire \u6|command1|SA~7_combout ;
wire \u6|SA~7_combout ;
wire \u6|mADDR~19_combout ;
wire \u6|mADDR~20_combout ;
wire \u6|control1|SADDR[8]~feeder_combout ;
wire \u6|mADDR~17_combout ;
wire \u6|mADDR~18_combout ;
wire \u6|control1|SADDR[18]~feeder_combout ;
wire \u6|command1|SA~8_combout ;
wire \u6|SA~8_combout ;
wire \u6|mADDR~21_combout ;
wire \u6|mADDR~22_combout ;
wire \u6|control1|SADDR[19]~feeder_combout ;
wire \u6|mADDR~23_combout ;
wire \u6|mADDR~24_combout ;
wire \u6|control1|SADDR[9]~feeder_combout ;
wire \u6|command1|SA~9_combout ;
wire \u6|SA~9_combout ;
wire \u6|command1|always4~0_combout ;
wire \u6|command1|rw_shift[1]~feeder_combout ;
wire \u6|command1|rw_shift~0_combout ;
wire \u6|command1|do_rw~0_combout ;
wire \u6|command1|do_rw~q ;
wire \u6|mADDR~25_combout ;
wire \u6|mADDR~26_combout ;
wire \u6|control1|SADDR[20]~feeder_combout ;
wire \u6|command1|SA~10_combout ;
wire \u6|SA~10_combout ;
wire \u6|mADDR~27_combout ;
wire \u6|mADDR~28_combout ;
wire \u6|control1|SADDR[21]~feeder_combout ;
wire \u6|command1|SA~11_combout ;
wire \u6|SA~11_combout ;
wire \u6|LessThan0~0_combout ;
wire \u6|DQM~0_combout ;
wire \u6|command1|CS_N~0_combout ;
wire \u6|command1|rw_flag~1_combout ;
wire \u6|command1|rw_flag~q ;
wire \u6|command1|WE_N~0_combout ;
wire \u6|command1|WE_N~1_combout ;
wire \u6|command1|WE_N~q ;
wire \u6|WE_N~0_combout ;
wire \u6|WE_N~q ;
wire \u6|command1|CAS_N~0_combout ;
wire \u6|command1|CAS_N~q ;
wire \u6|CAS_N~0_combout ;
wire \u6|CAS_N~q ;
wire \u6|command1|RAS_N~0_combout ;
wire \u6|command1|RAS_N~1_combout ;
wire \u6|command1|RAS_N~q ;
wire \u6|RAS_N~0_combout ;
wire \u6|RAS_N~q ;
wire \u6|mADDR~29_combout ;
wire \u6|mADDR~30_combout ;
wire \u6|command1|CS_N~1_combout ;
wire \u6|CS_N[0]~feeder_combout ;
wire \u6|command1|BA~0_combout ;
wire \u6|BA[0]~feeder_combout ;
wire \u6|command1|BA~1_combout ;
wire \u6|BA[1]~feeder_combout ;
wire \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_e_DRAM_CLK_outclk ;
wire \u1|LessThan7~0_combout ;
wire \u1|oVGA_H_SYNC~q ;
wire \u1|oVGA_V_SYNC~0_combout ;
wire \u1|oVGA_V_SYNC~1_combout ;
wire \u1|oVGA_V_SYNC~q ;
wire \u1|oVGA_BLANK~combout ;
wire \u1|oVGA_R~0_combout ;
wire \DRAM_DQ[2]~input_o ;
wire \u6|mDATAOUT[2]~feeder_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|ram_address_a[9]~0_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ;
wire \DRAM_DQ[3]~input_o ;
wire \u6|mDATAOUT[3]~feeder_combout ;
wire \DRAM_DQ[4]~input_o ;
wire \u6|mDATAOUT[4]~feeder_combout ;
wire \DRAM_DQ[5]~input_o ;
wire \u6|mDATAOUT[5]~feeder_combout ;
wire \DRAM_DQ[6]~input_o ;
wire \u6|mDATAOUT[6]~feeder_combout ;
wire \DRAM_DQ[7]~input_o ;
wire \u6|mDATAOUT[7]~feeder_combout ;
wire \DRAM_DQ[8]~input_o ;
wire \u6|mDATAOUT[8]~feeder_combout ;
wire \DRAM_DQ[9]~input_o ;
wire \u6|mDATAOUT[9]~feeder_combout ;
wire \DRAM_DQ[12]~input_o ;
wire \u6|mDATAOUT[12]~feeder_combout ;
wire \u1|oVGA_R[0]~1_combout ;
wire \u1|oVGA_R[1]~2_combout ;
wire \u1|oVGA_R[2]~3_combout ;
wire \u1|oVGA_R[3]~4_combout ;
wire \u1|oVGA_R[4]~5_combout ;
wire \u1|oVGA_R[5]~6_combout ;
wire \u1|oVGA_R[6]~7_combout ;
wire \u1|oVGA_R[7]~8_combout ;
wire \u1|oVGA_G[0]~0_combout ;
wire \DRAM_DQ[13]~input_o ;
wire \u6|mDATAOUT[13]~feeder_combout ;
wire \DRAM_DQ[14]~input_o ;
wire \u6|mDATAOUT[14]~feeder_combout ;
wire \u1|oVGA_G[1]~1_combout ;
wire \u1|oVGA_G[2]~2_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|ram_address_a[9]~0_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ;
wire \DRAM_DQ[10]~input_o ;
wire \u6|mDATAOUT[10]~feeder_combout ;
wire \DRAM_DQ[11]~input_o ;
wire \u6|mDATAOUT[11]~feeder_combout ;
wire \u1|oVGA_G[3]~3_combout ;
wire \u1|oVGA_G[4]~4_combout ;
wire \u1|oVGA_G[5]~5_combout ;
wire \u1|oVGA_G[6]~6_combout ;
wire \u1|oVGA_G[7]~7_combout ;
wire \u1|oVGA_B[0]~0_combout ;
wire \u1|oVGA_B[1]~1_combout ;
wire \u1|oVGA_B[2]~2_combout ;
wire \u1|oVGA_B[3]~3_combout ;
wire \u1|oVGA_B[4]~4_combout ;
wire \u1|oVGA_B[5]~5_combout ;
wire \u1|oVGA_B[6]~6_combout ;
wire \u1|oVGA_B[7]~7_combout ;
wire [12:0] \u6|command1|SA ;
wire [22:0] \u6|rRD1_ADDR ;
wire [15:0] \u7|mI2C_CLK_DIV ;
wire [9:0] \u1|H_Cont ;
wire [10:0] \u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a ;
wire [15:0] \u6|control1|init_timer ;
wire [4:0] \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk ;
wire [22:0] \u6|rRD2_ADDR ;
wire [9:0] \u1|V_Cont ;
wire [15:0] \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b ;
wire [15:0] \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b ;
wire [10:0] \u4|mCCD_G ;
wire [15:0] \u6|write_fifo4|dcfifo_component|auto_generated|fifo_ram|q_b ;
wire [21:0] \u2|Cont ;
wire [9:0] \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a ;
wire [15:0] \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b ;
wire [15:0] \u6|control1|timer ;
wire [15:0] \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b ;
wire [5:0] \u7|u0|SD_COUNTER ;
wire [22:0] \u6|control1|SADDR ;
wire [10:0] \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g ;
wire [9:0] \u8|comb_62|altsyncram_component|auto_generated|q_b ;
wire [10:0] \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g ;
wire [9:0] \u8|comb_130|altsyncram_component|auto_generated|q_b ;
wire [9:0] \u8|comb_96|altsyncram_component|auto_generated|q_b ;
wire [22:0] \u6|mADDR ;
wire [22:0] \u6|rWR2_ADDR ;
wire [10:0] \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a ;
wire [10:0] \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g ;
wire [9:0] \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a ;
wire [10:0] \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g ;
wire [22:0] \u6|rWR1_ADDR ;
wire [9:0] \u4|mDATAd_1 ;
wire [10:0] \u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a ;
wire [9:0] \u8|Z_Cont ;
wire [15:0] \u6|mDATAOUT ;
wire [5:0] \u7|LUT_INDEX ;
wire [10:0] \u3|X_Cont ;
wire [10:0] \u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a ;
wire [10:0] \u3|Y_Cont ;
wire [19:0] \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b ;
wire [1:0] \u6|command1|rw_shift ;
wire [9:0] \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a ;
wire [10:0] \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit ;
wire [10:0] \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a ;
wire [3:0] \u6|command1|rp_shift ;
wire [9:0] \u6|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a ;
wire [11:0] \u6|SA ;
wire [1:0] \u6|DQM ;
wire [1:0] \u6|CS_N ;
wire [1:0] \u6|BA ;
wire [9:0] \u6|ST ;
wire [1:0] \u6|command1|CS_N ;
wire [1:0] \u6|command1|BA ;
wire [3:0] \u6|RD_MASK ;
wire [10:0] \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a ;
wire [9:0] \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g ;
wire [10:0] \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a ;
wire [9:0] \u6|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a ;
wire [9:0] rCCD_DATA;
wire [10:0] \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a ;
wire [10:0] \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a ;
wire [9:0] \u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a ;
wire [9:0] \u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a ;
wire [3:0] \u6|WR_MASK ;
wire [10:0] \u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a ;
wire [10:0] \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a ;
wire [10:0] \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a ;
wire [9:0] \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g ;
wire [10:0] \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g ;
wire [2:0] \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a ;
wire [10:0] \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g ;
wire [2:0] \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a ;
wire [9:0] \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g ;
wire [9:0] \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a ;
wire [8:0] \u6|write_fifo2|dcfifo_component|auto_generated|ram_address_a ;
wire [8:0] \u6|write_fifo2|dcfifo_component|auto_generated|ram_address_b ;
wire [9:0] \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g ;
wire [9:0] \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a ;
wire [8:0] \u6|write_fifo1|dcfifo_component|auto_generated|ram_address_a ;
wire [8:0] \u6|write_fifo1|dcfifo_component|auto_generated|ram_address_b ;
wire [23:0] \u7|u0|SD ;
wire [7:0] \u6|command1|command_delay ;
wire [1:0] \u6|CMD ;
wire [9:0] \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a ;
wire [9:0] \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a ;
wire [2:0] \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a ;
wire [2:0] \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a ;
wire [9:0] \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a ;
wire [9:0] \u4|mCCD_R ;
wire [9:0] \u4|mCCD_B ;
wire [23:0] \u7|mI2C_DATA ;
wire [9:0] \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g ;
wire [9:0] \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g ;
wire [9:0] \u4|mDATAd_0 ;
wire [2:0] \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a ;
wire [2:0] \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a ;
wire [2:0] \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a ;
wire [9:0] \u3|mCCD_DATA ;
wire [2:0] \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a ;

wire [4:0] \u6|sdram_pll1|altpll_component|auto_generated|pll1_CLK_bus ;
wire [8:0] \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a2_PORTBDATAOUT_bus ;
wire [8:0] \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a13_PORTBDATAOUT_bus ;
wire [8:0] \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a2_PORTBDATAOUT_bus ;
wire [8:0] \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a6_PORTBDATAOUT_bus ;
wire [17:0] \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus ;
wire [35:0] \u6|write_fifo4|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus ;
wire [17:0] \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus ;
wire [8:0] \u8|comb_62|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [8:0] \u8|comb_62|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [8:0] \u8|comb_62|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [8:0] \u8|comb_96|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [3:0] \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus ;
wire [3:0] \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a2_PORTBDATAOUT_bus ;
wire [3:0] \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a4_PORTBDATAOUT_bus ;
wire [3:0] \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a6_PORTBDATAOUT_bus ;
wire [3:0] \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a8_PORTBDATAOUT_bus ;

assign \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk [0] = \u6|sdram_pll1|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk [1] = \u6|sdram_pll1|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk [2] = \u6|sdram_pll1|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk [3] = \u6|sdram_pll1|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk [4] = \u6|sdram_pll1|altpll_component|auto_generated|pll1_CLK_bus [4];

assign \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [2] = \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a2_PORTBDATAOUT_bus [0];
assign \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [3] = \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a2_PORTBDATAOUT_bus [1];
assign \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [4] = \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a2_PORTBDATAOUT_bus [2];
assign \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [5] = \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a2_PORTBDATAOUT_bus [3];
assign \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [6] = \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a2_PORTBDATAOUT_bus [4];
assign \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [7] = \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a2_PORTBDATAOUT_bus [5];
assign \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [8] = \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a2_PORTBDATAOUT_bus [6];
assign \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [9] = \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a2_PORTBDATAOUT_bus [7];
assign \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [12] = \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a2_PORTBDATAOUT_bus [8];

assign \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [13] = \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a13_PORTBDATAOUT_bus [0];
assign \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [14] = \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a13_PORTBDATAOUT_bus [1];

assign \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [2] = \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a2_PORTBDATAOUT_bus [0];
assign \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [3] = \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a2_PORTBDATAOUT_bus [1];
assign \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [4] = \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a2_PORTBDATAOUT_bus [2];
assign \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [5] = \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a2_PORTBDATAOUT_bus [3];
assign \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [10] = \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a2_PORTBDATAOUT_bus [4];
assign \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [11] = \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a2_PORTBDATAOUT_bus [5];
assign \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [12] = \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a2_PORTBDATAOUT_bus [6];
assign \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [13] = \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a2_PORTBDATAOUT_bus [7];
assign \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [14] = \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a2_PORTBDATAOUT_bus [8];

assign \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [6] = \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a6_PORTBDATAOUT_bus [0];
assign \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [7] = \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a6_PORTBDATAOUT_bus [1];
assign \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [8] = \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a6_PORTBDATAOUT_bus [2];
assign \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [9] = \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a6_PORTBDATAOUT_bus [3];

assign \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [0] = \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [0];
assign \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [1] = \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [1];
assign \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [2] = \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [2];
assign \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [3] = \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [3];
assign \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [4] = \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [4];
assign \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [5] = \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [5];
assign \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [6] = \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [6];
assign \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [7] = \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [7];
assign \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [8] = \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [8];
assign \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [9] = \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [9];
assign \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [10] = \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [10];
assign \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [11] = \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [11];
assign \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [12] = \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [12];
assign \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [13] = \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [13];
assign \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [14] = \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [14];
assign \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [15] = \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [15];

assign \u6|write_fifo4|dcfifo_component|auto_generated|fifo_ram|q_b [0] = \u6|write_fifo4|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [0];
assign \u6|write_fifo4|dcfifo_component|auto_generated|fifo_ram|q_b [1] = \u6|write_fifo4|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [1];
assign \u6|write_fifo4|dcfifo_component|auto_generated|fifo_ram|q_b [2] = \u6|write_fifo4|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [2];
assign \u6|write_fifo4|dcfifo_component|auto_generated|fifo_ram|q_b [3] = \u6|write_fifo4|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [3];
assign \u6|write_fifo4|dcfifo_component|auto_generated|fifo_ram|q_b [4] = \u6|write_fifo4|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [4];
assign \u6|write_fifo4|dcfifo_component|auto_generated|fifo_ram|q_b [5] = \u6|write_fifo4|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [5];
assign \u6|write_fifo4|dcfifo_component|auto_generated|fifo_ram|q_b [6] = \u6|write_fifo4|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [6];
assign \u6|write_fifo4|dcfifo_component|auto_generated|fifo_ram|q_b [7] = \u6|write_fifo4|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [7];
assign \u6|write_fifo4|dcfifo_component|auto_generated|fifo_ram|q_b [8] = \u6|write_fifo4|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [8];
assign \u6|write_fifo4|dcfifo_component|auto_generated|fifo_ram|q_b [9] = \u6|write_fifo4|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [9];
assign \u6|write_fifo4|dcfifo_component|auto_generated|fifo_ram|q_b [10] = \u6|write_fifo4|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [10];
assign \u6|write_fifo4|dcfifo_component|auto_generated|fifo_ram|q_b [11] = \u6|write_fifo4|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [11];
assign \u6|write_fifo4|dcfifo_component|auto_generated|fifo_ram|q_b [12] = \u6|write_fifo4|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [12];
assign \u6|write_fifo4|dcfifo_component|auto_generated|fifo_ram|q_b [13] = \u6|write_fifo4|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [13];
assign \u6|write_fifo4|dcfifo_component|auto_generated|fifo_ram|q_b [14] = \u6|write_fifo4|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [14];
assign \u6|write_fifo4|dcfifo_component|auto_generated|fifo_ram|q_b [15] = \u6|write_fifo4|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [15];

assign \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [0] = \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [0];
assign \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [1] = \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [1];
assign \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [2] = \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [2];
assign \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [3] = \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [3];
assign \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [4] = \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [4];
assign \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [5] = \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [5];
assign \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [6] = \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [6];
assign \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [7] = \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [7];
assign \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [8] = \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [8];
assign \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [9] = \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [9];
assign \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [10] = \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [10];
assign \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [11] = \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [11];
assign \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [12] = \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [12];
assign \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [13] = \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [13];
assign \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [14] = \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [14];
assign \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [15] = \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [15];

assign \u8|comb_130|altsyncram_component|auto_generated|q_b [0] = \u8|comb_62|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \u8|comb_130|altsyncram_component|auto_generated|q_b [1] = \u8|comb_62|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \u8|comb_130|altsyncram_component|auto_generated|q_b [2] = \u8|comb_62|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \u8|comb_130|altsyncram_component|auto_generated|q_b [3] = \u8|comb_62|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \u8|comb_62|altsyncram_component|auto_generated|q_b [0] = \u8|comb_62|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \u8|comb_62|altsyncram_component|auto_generated|q_b [1] = \u8|comb_62|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \u8|comb_62|altsyncram_component|auto_generated|q_b [2] = \u8|comb_62|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \u8|comb_62|altsyncram_component|auto_generated|q_b [3] = \u8|comb_62|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \u8|comb_62|altsyncram_component|auto_generated|q_b [4] = \u8|comb_62|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];

assign \u8|comb_130|altsyncram_component|auto_generated|q_b [4] = \u8|comb_62|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];
assign \u8|comb_130|altsyncram_component|auto_generated|q_b [5] = \u8|comb_62|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [1];
assign \u8|comb_130|altsyncram_component|auto_generated|q_b [6] = \u8|comb_62|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [2];
assign \u8|comb_130|altsyncram_component|auto_generated|q_b [7] = \u8|comb_62|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [3];
assign \u8|comb_130|altsyncram_component|auto_generated|q_b [8] = \u8|comb_62|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [4];
assign \u8|comb_62|altsyncram_component|auto_generated|q_b [5] = \u8|comb_62|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [5];
assign \u8|comb_62|altsyncram_component|auto_generated|q_b [6] = \u8|comb_62|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [6];
assign \u8|comb_62|altsyncram_component|auto_generated|q_b [7] = \u8|comb_62|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [7];
assign \u8|comb_62|altsyncram_component|auto_generated|q_b [8] = \u8|comb_62|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [8];

assign \u8|comb_130|altsyncram_component|auto_generated|q_b [9] = \u8|comb_62|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];
assign \u8|comb_62|altsyncram_component|auto_generated|q_b [9] = \u8|comb_62|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus [1];
assign \u8|comb_96|altsyncram_component|auto_generated|q_b [0] = \u8|comb_62|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus [2];
assign \u8|comb_96|altsyncram_component|auto_generated|q_b [1] = \u8|comb_62|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus [3];
assign \u8|comb_96|altsyncram_component|auto_generated|q_b [2] = \u8|comb_62|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus [4];
assign \u8|comb_96|altsyncram_component|auto_generated|q_b [3] = \u8|comb_62|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus [5];
assign \u8|comb_96|altsyncram_component|auto_generated|q_b [5] = \u8|comb_62|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus [6];
assign \u8|comb_96|altsyncram_component|auto_generated|q_b [6] = \u8|comb_62|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus [7];
assign \u8|comb_96|altsyncram_component|auto_generated|q_b [7] = \u8|comb_62|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus [8];

assign \u8|comb_96|altsyncram_component|auto_generated|q_b [4] = \u8|comb_96|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];
assign \u8|comb_96|altsyncram_component|auto_generated|q_b [8] = \u8|comb_96|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus [1];
assign \u8|comb_96|altsyncram_component|auto_generated|q_b [9] = \u8|comb_96|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus [2];

assign \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [0] = \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [0];
assign \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [1] = \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [1];
assign \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [10] = \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [2];
assign \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [11] = \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [3];

assign \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [2] = \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a2_PORTBDATAOUT_bus [0];
assign \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [3] = \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a2_PORTBDATAOUT_bus [1];
assign \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [12] = \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a2_PORTBDATAOUT_bus [2];
assign \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [13] = \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a2_PORTBDATAOUT_bus [3];

assign \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [4] = \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a4_PORTBDATAOUT_bus [0];
assign \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [5] = \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a4_PORTBDATAOUT_bus [1];
assign \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [14] = \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a4_PORTBDATAOUT_bus [2];
assign \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [15] = \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a4_PORTBDATAOUT_bus [3];

assign \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [6] = \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a6_PORTBDATAOUT_bus [0];
assign \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [7] = \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a6_PORTBDATAOUT_bus [1];
assign \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [16] = \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a6_PORTBDATAOUT_bus [2];
assign \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [17] = \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a6_PORTBDATAOUT_bus [3];

assign \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [8] = \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a8_PORTBDATAOUT_bus [0];
assign \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [9] = \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a8_PORTBDATAOUT_bus [1];
assign \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [18] = \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a8_PORTBDATAOUT_bus [2];
assign \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [19] = \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a8_PORTBDATAOUT_bus [3];

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \HEX0[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N23
cycloneive_io_obuf \HEX0[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \HEX0[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N2
cycloneive_io_obuf \HEX0[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y54_N16
cycloneive_io_obuf \HEX0[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y67_N16
cycloneive_io_obuf \HEX0[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N2
cycloneive_io_obuf \HEX0[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N2
cycloneive_io_obuf \HEX1[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N9
cycloneive_io_obuf \HEX1[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N23
cycloneive_io_obuf \HEX1[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N2
cycloneive_io_obuf \HEX1[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N9
cycloneive_io_obuf \HEX1[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N2
cycloneive_io_obuf \HEX1[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N9
cycloneive_io_obuf \HEX1[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y17_N9
cycloneive_io_obuf \HEX2[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y16_N2
cycloneive_io_obuf \HEX2[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N9
cycloneive_io_obuf \HEX2[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N2
cycloneive_io_obuf \HEX2[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y18_N2
cycloneive_io_obuf \HEX2[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N2
cycloneive_io_obuf \HEX2[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y21_N16
cycloneive_io_obuf \HEX2[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N16
cycloneive_io_obuf \HEX3[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N2
cycloneive_io_obuf \HEX3[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N2
cycloneive_io_obuf \HEX3[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N2
cycloneive_io_obuf \HEX3[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N23
cycloneive_io_obuf \HEX3[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N9
cycloneive_io_obuf \HEX3[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N2
cycloneive_io_obuf \HEX3[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N23
cycloneive_io_obuf \HEX4[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y0_N9
cycloneive_io_obuf \HEX4[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N9
cycloneive_io_obuf \HEX4[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N2
cycloneive_io_obuf \HEX4[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N23
cycloneive_io_obuf \HEX4[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N16
cycloneive_io_obuf \HEX4[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N23
cycloneive_io_obuf \HEX4[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N9
cycloneive_io_obuf \HEX5[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N16
cycloneive_io_obuf \HEX5[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N16
cycloneive_io_obuf \HEX5[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cycloneive_io_obuf \HEX5[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N9
cycloneive_io_obuf \HEX5[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N16
cycloneive_io_obuf \HEX5[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N2
cycloneive_io_obuf \HEX5[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N23
cycloneive_io_obuf \HEX6[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX6[0]),
	.obar());
// synopsys translate_off
defparam \HEX6[0]~output .bus_hold = "false";
defparam \HEX6[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N2
cycloneive_io_obuf \HEX6[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX6[1]),
	.obar());
// synopsys translate_off
defparam \HEX6[1]~output .bus_hold = "false";
defparam \HEX6[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N9
cycloneive_io_obuf \HEX6[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX6[2]),
	.obar());
// synopsys translate_off
defparam \HEX6[2]~output .bus_hold = "false";
defparam \HEX6[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N16
cycloneive_io_obuf \HEX6[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX6[3]),
	.obar());
// synopsys translate_off
defparam \HEX6[3]~output .bus_hold = "false";
defparam \HEX6[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N16
cycloneive_io_obuf \HEX6[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX6[4]),
	.obar());
// synopsys translate_off
defparam \HEX6[4]~output .bus_hold = "false";
defparam \HEX6[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N23
cycloneive_io_obuf \HEX6[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX6[5]),
	.obar());
// synopsys translate_off
defparam \HEX6[5]~output .bus_hold = "false";
defparam \HEX6[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N23
cycloneive_io_obuf \HEX6[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX6[6]),
	.obar());
// synopsys translate_off
defparam \HEX6[6]~output .bus_hold = "false";
defparam \HEX6[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N16
cycloneive_io_obuf \HEX7[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX7[0]),
	.obar());
// synopsys translate_off
defparam \HEX7[0]~output .bus_hold = "false";
defparam \HEX7[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N9
cycloneive_io_obuf \HEX7[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX7[1]),
	.obar());
// synopsys translate_off
defparam \HEX7[1]~output .bus_hold = "false";
defparam \HEX7[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N23
cycloneive_io_obuf \HEX7[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX7[2]),
	.obar());
// synopsys translate_off
defparam \HEX7[2]~output .bus_hold = "false";
defparam \HEX7[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N16
cycloneive_io_obuf \HEX7[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX7[3]),
	.obar());
// synopsys translate_off
defparam \HEX7[3]~output .bus_hold = "false";
defparam \HEX7[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N2
cycloneive_io_obuf \HEX7[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX7[4]),
	.obar());
// synopsys translate_off
defparam \HEX7[4]~output .bus_hold = "false";
defparam \HEX7[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N9
cycloneive_io_obuf \HEX7[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX7[5]),
	.obar());
// synopsys translate_off
defparam \HEX7[5]~output .bus_hold = "false";
defparam \HEX7[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N23
cycloneive_io_obuf \HEX7[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX7[6]),
	.obar());
// synopsys translate_off
defparam \HEX7[6]~output .bus_hold = "false";
defparam \HEX7[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N9
cycloneive_io_obuf \LEDG[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[0]),
	.obar());
// synopsys translate_off
defparam \LEDG[0]~output .bus_hold = "false";
defparam \LEDG[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y73_N9
cycloneive_io_obuf \LEDG[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[1]),
	.obar());
// synopsys translate_off
defparam \LEDG[1]~output .bus_hold = "false";
defparam \LEDG[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N2
cycloneive_io_obuf \LEDG[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[2]),
	.obar());
// synopsys translate_off
defparam \LEDG[2]~output .bus_hold = "false";
defparam \LEDG[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N23
cycloneive_io_obuf \LEDG[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[3]),
	.obar());
// synopsys translate_off
defparam \LEDG[3]~output .bus_hold = "false";
defparam \LEDG[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N16
cycloneive_io_obuf \LEDG[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[4]),
	.obar());
// synopsys translate_off
defparam \LEDG[4]~output .bus_hold = "false";
defparam \LEDG[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N16
cycloneive_io_obuf \LEDG[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[5]),
	.obar());
// synopsys translate_off
defparam \LEDG[5]~output .bus_hold = "false";
defparam \LEDG[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N23
cycloneive_io_obuf \LEDG[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[6]),
	.obar());
// synopsys translate_off
defparam \LEDG[6]~output .bus_hold = "false";
defparam \LEDG[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N23
cycloneive_io_obuf \LEDG[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[7]),
	.obar());
// synopsys translate_off
defparam \LEDG[7]~output .bus_hold = "false";
defparam \LEDG[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N16
cycloneive_io_obuf \LEDG[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[8]),
	.obar());
// synopsys translate_off
defparam \LEDG[8]~output .bus_hold = "false";
defparam \LEDG[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \LEDR[0]~output (
	.i(\SW[0]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N2
cycloneive_io_obuf \LEDR[1]~output (
	.i(\SW[1]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N9
cycloneive_io_obuf \LEDR[2]~output (
	.i(\SW[2]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N16
cycloneive_io_obuf \LEDR[3]~output (
	.i(\SW[3]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N16
cycloneive_io_obuf \LEDR[4]~output (
	.i(\SW[4]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N9
cycloneive_io_obuf \LEDR[5]~output (
	.i(\SW[5]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N9
cycloneive_io_obuf \LEDR[6]~output (
	.i(\SW[6]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N2
cycloneive_io_obuf \LEDR[7]~output (
	.i(\SW[7]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N2
cycloneive_io_obuf \LEDR[8]~output (
	.i(\SW[8]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N23
cycloneive_io_obuf \LEDR[9]~output (
	.i(\SW[9]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N23
cycloneive_io_obuf \LEDR[10]~output (
	.i(\SW[10]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[10]),
	.obar());
// synopsys translate_off
defparam \LEDR[10]~output .bus_hold = "false";
defparam \LEDR[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N23
cycloneive_io_obuf \LEDR[11]~output (
	.i(\SW[11]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[11]),
	.obar());
// synopsys translate_off
defparam \LEDR[11]~output .bus_hold = "false";
defparam \LEDR[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N16
cycloneive_io_obuf \LEDR[12]~output (
	.i(\SW[12]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[12]),
	.obar());
// synopsys translate_off
defparam \LEDR[12]~output .bus_hold = "false";
defparam \LEDR[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N9
cycloneive_io_obuf \LEDR[13]~output (
	.i(\SW[13]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[13]),
	.obar());
// synopsys translate_off
defparam \LEDR[13]~output .bus_hold = "false";
defparam \LEDR[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N2
cycloneive_io_obuf \LEDR[14]~output (
	.i(\SW[14]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[14]),
	.obar());
// synopsys translate_off
defparam \LEDR[14]~output .bus_hold = "false";
defparam \LEDR[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N9
cycloneive_io_obuf \LEDR[15]~output (
	.i(\SW[15]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[15]),
	.obar());
// synopsys translate_off
defparam \LEDR[15]~output .bus_hold = "false";
defparam \LEDR[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N2
cycloneive_io_obuf \LEDR[16]~output (
	.i(\SW[16]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[16]),
	.obar());
// synopsys translate_off
defparam \LEDR[16]~output .bus_hold = "false";
defparam \LEDR[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N16
cycloneive_io_obuf \LEDR[17]~output (
	.i(\SW[17]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[17]),
	.obar());
// synopsys translate_off
defparam \LEDR[17]~output .bus_hold = "false";
defparam \LEDR[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N2
cycloneive_io_obuf \DRAM_ADDR[0]~output (
	.i(\u6|SA [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[0]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[0]~output .bus_hold = "false";
defparam \DRAM_ADDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N23
cycloneive_io_obuf \DRAM_ADDR[1]~output (
	.i(\u6|SA [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[1]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[1]~output .bus_hold = "false";
defparam \DRAM_ADDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N23
cycloneive_io_obuf \DRAM_ADDR[2]~output (
	.i(\u6|SA [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[2]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[2]~output .bus_hold = "false";
defparam \DRAM_ADDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y42_N2
cycloneive_io_obuf \DRAM_ADDR[3]~output (
	.i(\u6|SA [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[3]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[3]~output .bus_hold = "false";
defparam \DRAM_ADDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N16
cycloneive_io_obuf \DRAM_ADDR[4]~output (
	.i(\u6|SA [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[4]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[4]~output .bus_hold = "false";
defparam \DRAM_ADDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N16
cycloneive_io_obuf \DRAM_ADDR[5]~output (
	.i(\u6|SA [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[5]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[5]~output .bus_hold = "false";
defparam \DRAM_ADDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N23
cycloneive_io_obuf \DRAM_ADDR[6]~output (
	.i(\u6|SA [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[6]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[6]~output .bus_hold = "false";
defparam \DRAM_ADDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N16
cycloneive_io_obuf \DRAM_ADDR[7]~output (
	.i(\u6|SA [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[7]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[7]~output .bus_hold = "false";
defparam \DRAM_ADDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N16
cycloneive_io_obuf \DRAM_ADDR[8]~output (
	.i(\u6|SA [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[8]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[8]~output .bus_hold = "false";
defparam \DRAM_ADDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N9
cycloneive_io_obuf \DRAM_ADDR[9]~output (
	.i(\u6|SA [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[9]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[9]~output .bus_hold = "false";
defparam \DRAM_ADDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y32_N23
cycloneive_io_obuf \DRAM_ADDR[10]~output (
	.i(\u6|SA [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[10]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[10]~output .bus_hold = "false";
defparam \DRAM_ADDR[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N23
cycloneive_io_obuf \DRAM_ADDR[11]~output (
	.i(\u6|SA [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[11]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[11]~output .bus_hold = "false";
defparam \DRAM_ADDR[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N2
cycloneive_io_obuf \DRAM_LDQM~output (
	.i(\u6|DQM [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_LDQM),
	.obar());
// synopsys translate_off
defparam \DRAM_LDQM~output .bus_hold = "false";
defparam \DRAM_LDQM~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y14_N9
cycloneive_io_obuf \DRAM_UDQM~output (
	.i(\u6|DQM [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_UDQM),
	.obar());
// synopsys translate_off
defparam \DRAM_UDQM~output .bus_hold = "false";
defparam \DRAM_UDQM~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N23
cycloneive_io_obuf \DRAM_WE_N~output (
	.i(\u6|WE_N~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_WE_N),
	.obar());
// synopsys translate_off
defparam \DRAM_WE_N~output .bus_hold = "false";
defparam \DRAM_WE_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y14_N2
cycloneive_io_obuf \DRAM_CAS_N~output (
	.i(\u6|CAS_N~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_CAS_N),
	.obar());
// synopsys translate_off
defparam \DRAM_CAS_N~output .bus_hold = "false";
defparam \DRAM_CAS_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N23
cycloneive_io_obuf \DRAM_RAS_N~output (
	.i(\u6|RAS_N~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_RAS_N),
	.obar());
// synopsys translate_off
defparam \DRAM_RAS_N~output .bus_hold = "false";
defparam \DRAM_RAS_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y33_N23
cycloneive_io_obuf \DRAM_CS_N~output (
	.i(\u6|CS_N [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_CS_N),
	.obar());
// synopsys translate_off
defparam \DRAM_CS_N~output .bus_hold = "false";
defparam \DRAM_CS_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N16
cycloneive_io_obuf \DRAM_BA_0~output (
	.i(\u6|BA [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_BA_0),
	.obar());
// synopsys translate_off
defparam \DRAM_BA_0~output .bus_hold = "false";
defparam \DRAM_BA_0~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y33_N16
cycloneive_io_obuf \DRAM_BA_1~output (
	.i(\u6|BA [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_BA_1),
	.obar());
// synopsys translate_off
defparam \DRAM_BA_1~output .bus_hold = "false";
defparam \DRAM_BA_1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N23
cycloneive_io_obuf \DRAM_CLK~output (
	.i(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_e_DRAM_CLK_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_CLK),
	.obar());
// synopsys translate_off
defparam \DRAM_CLK~output .bus_hold = "false";
defparam \DRAM_CLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N16
cycloneive_io_obuf \DRAM_CKE~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_CKE),
	.obar());
// synopsys translate_off
defparam \DRAM_CKE~output .bus_hold = "false";
defparam \DRAM_CKE~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y68_N16
cycloneive_io_obuf \OTG_ADDR[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OTG_ADDR[0]),
	.obar());
// synopsys translate_off
defparam \OTG_ADDR[0]~output .bus_hold = "false";
defparam \OTG_ADDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y73_N23
cycloneive_io_obuf \OTG_ADDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OTG_ADDR[1]),
	.obar());
// synopsys translate_off
defparam \OTG_ADDR[1]~output .bus_hold = "false";
defparam \OTG_ADDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y73_N9
cycloneive_io_obuf \OTG_CS_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OTG_CS_N),
	.obar());
// synopsys translate_off
defparam \OTG_CS_N~output .bus_hold = "false";
defparam \OTG_CS_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y73_N2
cycloneive_io_obuf \OTG_RD_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OTG_RD_N),
	.obar());
// synopsys translate_off
defparam \OTG_RD_N~output .bus_hold = "false";
defparam \OTG_RD_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y73_N16
cycloneive_io_obuf \OTG_WR_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OTG_WR_N),
	.obar());
// synopsys translate_off
defparam \OTG_WR_N~output .bus_hold = "false";
defparam \OTG_WR_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y73_N9
cycloneive_io_obuf \OTG_RST_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OTG_RST_N),
	.obar());
// synopsys translate_off
defparam \OTG_RST_N~output .bus_hold = "false";
defparam \OTG_RST_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y73_N9
cycloneive_io_obuf \I2C_SCLK~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(I2C_SCLK),
	.obar());
// synopsys translate_off
defparam \I2C_SCLK~output .bus_hold = "false";
defparam \I2C_SCLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N2
cycloneive_io_obuf \VGA_CLK~output (
	.i(!\CCD_MCLK~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLK),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N16
cycloneive_io_obuf \VGA_HS~output (
	.i(\u1|oVGA_H_SYNC~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N2
cycloneive_io_obuf \VGA_VS~output (
	.i(\u1|oVGA_V_SYNC~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N9
cycloneive_io_obuf \VGA_BLANK~output (
	.i(\u1|oVGA_BLANK~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLANK),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK~output .bus_hold = "false";
defparam \VGA_BLANK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N16
cycloneive_io_obuf \VGA_SYNC~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_SYNC),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC~output .bus_hold = "false";
defparam \VGA_SYNC~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N2
cycloneive_io_obuf \VGA_R[0]~output (
	.i(\u1|oVGA_R[0]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N2
cycloneive_io_obuf \VGA_R[1]~output (
	.i(\u1|oVGA_R[1]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N23
cycloneive_io_obuf \VGA_R[2]~output (
	.i(\u1|oVGA_R[2]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N9
cycloneive_io_obuf \VGA_R[3]~output (
	.i(\u1|oVGA_R[3]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N9
cycloneive_io_obuf \VGA_R[4]~output (
	.i(\u1|oVGA_R[4]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[4]),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N9
cycloneive_io_obuf \VGA_R[5]~output (
	.i(\u1|oVGA_R[5]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[5]),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N23
cycloneive_io_obuf \VGA_R[6]~output (
	.i(\u1|oVGA_R[6]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[6]),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N16
cycloneive_io_obuf \VGA_R[7]~output (
	.i(\u1|oVGA_R[7]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[7]),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y23_N2
cycloneive_io_obuf \VGA_R[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[8]),
	.obar());
// synopsys translate_off
defparam \VGA_R[8]~output .bus_hold = "false";
defparam \VGA_R[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y73_N9
cycloneive_io_obuf \VGA_R[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[9]),
	.obar());
// synopsys translate_off
defparam \VGA_R[9]~output .bus_hold = "false";
defparam \VGA_R[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N16
cycloneive_io_obuf \VGA_G[0]~output (
	.i(\u1|oVGA_G[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N16
cycloneive_io_obuf \VGA_G[1]~output (
	.i(\u1|oVGA_G[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N9
cycloneive_io_obuf \VGA_G[2]~output (
	.i(\u1|oVGA_G[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N23
cycloneive_io_obuf \VGA_G[3]~output (
	.i(\u1|oVGA_G[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N9
cycloneive_io_obuf \VGA_G[4]~output (
	.i(\u1|oVGA_G[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[4]),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N2
cycloneive_io_obuf \VGA_G[5]~output (
	.i(\u1|oVGA_G[5]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[5]),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N2
cycloneive_io_obuf \VGA_G[6]~output (
	.i(\u1|oVGA_G[6]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[6]),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N16
cycloneive_io_obuf \VGA_G[7]~output (
	.i(\u1|oVGA_G[7]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[7]),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N23
cycloneive_io_obuf \VGA_G[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[8]),
	.obar());
// synopsys translate_off
defparam \VGA_G[8]~output .bus_hold = "false";
defparam \VGA_G[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y73_N23
cycloneive_io_obuf \VGA_G[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[9]),
	.obar());
// synopsys translate_off
defparam \VGA_G[9]~output .bus_hold = "false";
defparam \VGA_G[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N9
cycloneive_io_obuf \VGA_B[0]~output (
	.i(\u1|oVGA_B[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N2
cycloneive_io_obuf \VGA_B[1]~output (
	.i(\u1|oVGA_B[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N2
cycloneive_io_obuf \VGA_B[2]~output (
	.i(\u1|oVGA_B[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N9
cycloneive_io_obuf \VGA_B[3]~output (
	.i(\u1|oVGA_B[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N2
cycloneive_io_obuf \VGA_B[4]~output (
	.i(\u1|oVGA_B[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[4]),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N16
cycloneive_io_obuf \VGA_B[5]~output (
	.i(\u1|oVGA_B[5]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[5]),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N9
cycloneive_io_obuf \VGA_B[6]~output (
	.i(\u1|oVGA_B[6]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[6]),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N23
cycloneive_io_obuf \VGA_B[7]~output (
	.i(\u1|oVGA_B[7]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[7]),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y73_N23
cycloneive_io_obuf \VGA_B[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[8]),
	.obar());
// synopsys translate_off
defparam \VGA_B[8]~output .bus_hold = "false";
defparam \VGA_B[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N16
cycloneive_io_obuf \VGA_B[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[9]),
	.obar());
// synopsys translate_off
defparam \VGA_B[9]~output .bus_hold = "false";
defparam \VGA_B[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y50_N16
cycloneive_io_obuf \OTG_DATA[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OTG_DATA[0]),
	.obar());
// synopsys translate_off
defparam \OTG_DATA[0]~output .bus_hold = "false";
defparam \OTG_DATA[0]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y53_N2
cycloneive_io_obuf \OTG_DATA[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OTG_DATA[1]),
	.obar());
// synopsys translate_off
defparam \OTG_DATA[1]~output .bus_hold = "false";
defparam \OTG_DATA[1]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y50_N23
cycloneive_io_obuf \OTG_DATA[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OTG_DATA[2]),
	.obar());
// synopsys translate_off
defparam \OTG_DATA[2]~output .bus_hold = "false";
defparam \OTG_DATA[2]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y53_N9
cycloneive_io_obuf \OTG_DATA[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OTG_DATA[3]),
	.obar());
// synopsys translate_off
defparam \OTG_DATA[3]~output .bus_hold = "false";
defparam \OTG_DATA[3]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y57_N16
cycloneive_io_obuf \OTG_DATA[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OTG_DATA[4]),
	.obar());
// synopsys translate_off
defparam \OTG_DATA[4]~output .bus_hold = "false";
defparam \OTG_DATA[4]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y57_N23
cycloneive_io_obuf \OTG_DATA[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OTG_DATA[5]),
	.obar());
// synopsys translate_off
defparam \OTG_DATA[5]~output .bus_hold = "false";
defparam \OTG_DATA[5]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y49_N2
cycloneive_io_obuf \OTG_DATA[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OTG_DATA[6]),
	.obar());
// synopsys translate_off
defparam \OTG_DATA[6]~output .bus_hold = "false";
defparam \OTG_DATA[6]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y64_N2
cycloneive_io_obuf \OTG_DATA[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OTG_DATA[7]),
	.obar());
// synopsys translate_off
defparam \OTG_DATA[7]~output .bus_hold = "false";
defparam \OTG_DATA[7]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y62_N23
cycloneive_io_obuf \OTG_DATA[8]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OTG_DATA[8]),
	.obar());
// synopsys translate_off
defparam \OTG_DATA[8]~output .bus_hold = "false";
defparam \OTG_DATA[8]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y62_N16
cycloneive_io_obuf \OTG_DATA[9]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OTG_DATA[9]),
	.obar());
// synopsys translate_off
defparam \OTG_DATA[9]~output .bus_hold = "false";
defparam \OTG_DATA[9]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y55_N16
cycloneive_io_obuf \OTG_DATA[10]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OTG_DATA[10]),
	.obar());
// synopsys translate_off
defparam \OTG_DATA[10]~output .bus_hold = "false";
defparam \OTG_DATA[10]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y55_N9
cycloneive_io_obuf \OTG_DATA[11]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OTG_DATA[11]),
	.obar());
// synopsys translate_off
defparam \OTG_DATA[11]~output .bus_hold = "false";
defparam \OTG_DATA[11]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y63_N23
cycloneive_io_obuf \OTG_DATA[12]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OTG_DATA[12]),
	.obar());
// synopsys translate_off
defparam \OTG_DATA[12]~output .bus_hold = "false";
defparam \OTG_DATA[12]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y59_N16
cycloneive_io_obuf \OTG_DATA[13]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OTG_DATA[13]),
	.obar());
// synopsys translate_off
defparam \OTG_DATA[13]~output .bus_hold = "false";
defparam \OTG_DATA[13]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y66_N23
cycloneive_io_obuf \OTG_DATA[14]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OTG_DATA[14]),
	.obar());
// synopsys translate_off
defparam \OTG_DATA[14]~output .bus_hold = "false";
defparam \OTG_DATA[14]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y63_N16
cycloneive_io_obuf \OTG_DATA[15]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OTG_DATA[15]),
	.obar());
// synopsys translate_off
defparam \OTG_DATA[15]~output .bus_hold = "false";
defparam \OTG_DATA[15]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N2
cycloneive_io_obuf \GPIO_1[16]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[16]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[16]~output .bus_hold = "false";
defparam \GPIO_1[16]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X109_Y0_N2
cycloneive_io_obuf \GPIO_1[17]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[17]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[17]~output .bus_hold = "false";
defparam \GPIO_1[17]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N9
cycloneive_io_obuf \GPIO_1[18]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[18]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[18]~output .bus_hold = "false";
defparam \GPIO_1[18]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N23
cycloneive_io_obuf \GPIO_1[19]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[19]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[19]~output .bus_hold = "false";
defparam \GPIO_1[19]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N2
cycloneive_io_obuf \GPIO_1[20]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[20]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[20]~output .bus_hold = "false";
defparam \GPIO_1[20]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N9
cycloneive_io_obuf \GPIO_1[21]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[21]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[21]~output .bus_hold = "false";
defparam \GPIO_1[21]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X91_Y0_N23
cycloneive_io_obuf \GPIO_1[22]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[22]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[22]~output .bus_hold = "false";
defparam \GPIO_1[22]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N23
cycloneive_io_obuf \GPIO_1[23]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[23]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[23]~output .bus_hold = "false";
defparam \GPIO_1[23]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X91_Y0_N16
cycloneive_io_obuf \GPIO_1[24]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[24]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[24]~output .bus_hold = "false";
defparam \GPIO_1[24]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N9
cycloneive_io_obuf \GPIO_1[25]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[25]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[25]~output .bus_hold = "false";
defparam \GPIO_1[25]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N9
cycloneive_io_obuf \GPIO_1[26]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[26]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[26]~output .bus_hold = "false";
defparam \GPIO_1[26]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N16
cycloneive_io_obuf \GPIO_1[27]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[27]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[27]~output .bus_hold = "false";
defparam \GPIO_1[27]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N2
cycloneive_io_obuf \GPIO_1[28]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[28]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[28]~output .bus_hold = "false";
defparam \GPIO_1[28]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N2
cycloneive_io_obuf \GPIO_1[29]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[29]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[29]~output .bus_hold = "false";
defparam \GPIO_1[29]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N23
cycloneive_io_obuf \GPIO_1[30]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[30]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[30]~output .bus_hold = "false";
defparam \GPIO_1[30]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X81_Y0_N23
cycloneive_io_obuf \GPIO_1[31]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[31]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[31]~output .bus_hold = "false";
defparam \GPIO_1[31]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N16
cycloneive_io_obuf \GPIO_1[32]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[32]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[32]~output .bus_hold = "false";
defparam \GPIO_1[32]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X113_Y0_N2
cycloneive_io_obuf \GPIO_1[33]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[33]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[33]~output .bus_hold = "false";
defparam \GPIO_1[33]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X81_Y0_N16
cycloneive_io_obuf \GPIO_1[34]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[34]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[34]~output .bus_hold = "false";
defparam \GPIO_1[34]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X113_Y0_N9
cycloneive_io_obuf \GPIO_1[35]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[35]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[35]~output .bus_hold = "false";
defparam \GPIO_1[35]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N2
cycloneive_io_obuf \DRAM_DQ[0]~output (
	.i(\u6|mDATAIN[0]~1_combout ),
	.oe(\u6|command1|OE~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[0]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[0]~output .bus_hold = "false";
defparam \DRAM_DQ[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N16
cycloneive_io_obuf \DRAM_DQ[1]~output (
	.i(\u6|mDATAIN[1]~3_combout ),
	.oe(\u6|command1|OE~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[1]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[1]~output .bus_hold = "false";
defparam \DRAM_DQ[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N16
cycloneive_io_obuf \DRAM_DQ[2]~output (
	.i(\u6|mDATAIN[2]~5_combout ),
	.oe(\u6|command1|OE~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[2]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[2]~output .bus_hold = "false";
defparam \DRAM_DQ[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N16
cycloneive_io_obuf \DRAM_DQ[3]~output (
	.i(\u6|mDATAIN[3]~7_combout ),
	.oe(\u6|command1|OE~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[3]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[3]~output .bus_hold = "false";
defparam \DRAM_DQ[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N23
cycloneive_io_obuf \DRAM_DQ[4]~output (
	.i(\u6|mDATAIN[4]~9_combout ),
	.oe(\u6|command1|OE~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[4]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[4]~output .bus_hold = "false";
defparam \DRAM_DQ[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N16
cycloneive_io_obuf \DRAM_DQ[5]~output (
	.i(\u6|mDATAIN[5]~11_combout ),
	.oe(\u6|command1|OE~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[5]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[5]~output .bus_hold = "false";
defparam \DRAM_DQ[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N23
cycloneive_io_obuf \DRAM_DQ[6]~output (
	.i(\u6|mDATAIN[6]~13_combout ),
	.oe(\u6|command1|OE~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[6]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[6]~output .bus_hold = "false";
defparam \DRAM_DQ[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N9
cycloneive_io_obuf \DRAM_DQ[7]~output (
	.i(\u6|mDATAIN[7]~15_combout ),
	.oe(\u6|command1|OE~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[7]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[7]~output .bus_hold = "false";
defparam \DRAM_DQ[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N16
cycloneive_io_obuf \DRAM_DQ[8]~output (
	.i(\u6|mDATAIN[8]~17_combout ),
	.oe(\u6|command1|OE~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[8]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[8]~output .bus_hold = "false";
defparam \DRAM_DQ[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N9
cycloneive_io_obuf \DRAM_DQ[9]~output (
	.i(\u6|mDATAIN[9]~19_combout ),
	.oe(\u6|command1|OE~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[9]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[9]~output .bus_hold = "false";
defparam \DRAM_DQ[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N23
cycloneive_io_obuf \DRAM_DQ[10]~output (
	.i(\u6|mDATAIN[10]~21_combout ),
	.oe(\u6|command1|OE~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[10]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[10]~output .bus_hold = "false";
defparam \DRAM_DQ[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N9
cycloneive_io_obuf \DRAM_DQ[11]~output (
	.i(\u6|mDATAIN[11]~23_combout ),
	.oe(\u6|command1|OE~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[11]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[11]~output .bus_hold = "false";
defparam \DRAM_DQ[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N16
cycloneive_io_obuf \DRAM_DQ[12]~output (
	.i(\u6|mDATAIN[12]~25_combout ),
	.oe(\u6|command1|OE~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[12]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[12]~output .bus_hold = "false";
defparam \DRAM_DQ[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N16
cycloneive_io_obuf \DRAM_DQ[13]~output (
	.i(\u6|mDATAIN[13]~27_combout ),
	.oe(\u6|command1|OE~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[13]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[13]~output .bus_hold = "false";
defparam \DRAM_DQ[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N23
cycloneive_io_obuf \DRAM_DQ[14]~output (
	.i(\u6|mDATAIN[14]~29_combout ),
	.oe(\u6|command1|OE~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[14]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[14]~output .bus_hold = "false";
defparam \DRAM_DQ[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N23
cycloneive_io_obuf \DRAM_DQ[15]~output (
	.i(\u6|mDATAIN[15]~31_combout ),
	.oe(\u6|command1|OE~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[15]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[15]~output .bus_hold = "false";
defparam \DRAM_DQ[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y73_N23
cycloneive_io_obuf \I2C_SDAT~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(I2C_SDAT),
	.obar());
// synopsys translate_off
defparam \I2C_SDAT~output .bus_hold = "false";
defparam \I2C_SDAT~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X107_Y0_N2
cycloneive_io_obuf \GPIO_1[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[0]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[0]~output .bus_hold = "false";
defparam \GPIO_1[0]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N23
cycloneive_io_obuf \GPIO_1[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[1]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[1]~output .bus_hold = "false";
defparam \GPIO_1[1]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X109_Y0_N9
cycloneive_io_obuf \GPIO_1[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[2]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[2]~output .bus_hold = "false";
defparam \GPIO_1[2]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N23
cycloneive_io_obuf \GPIO_1[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[3]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[3]~output .bus_hold = "false";
defparam \GPIO_1[3]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X102_Y0_N23
cycloneive_io_obuf \GPIO_1[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[4]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[4]~output .bus_hold = "false";
defparam \GPIO_1[4]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N16
cycloneive_io_obuf \GPIO_1[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[5]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[5]~output .bus_hold = "false";
defparam \GPIO_1[5]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X102_Y0_N16
cycloneive_io_obuf \GPIO_1[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[6]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[6]~output .bus_hold = "false";
defparam \GPIO_1[6]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N23
cycloneive_io_obuf \GPIO_1[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[7]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[7]~output .bus_hold = "false";
defparam \GPIO_1[7]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N16
cycloneive_io_obuf \GPIO_1[8]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[8]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[8]~output .bus_hold = "false";
defparam \GPIO_1[8]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N9
cycloneive_io_obuf \GPIO_1[9]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[9]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[9]~output .bus_hold = "false";
defparam \GPIO_1[9]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X94_Y0_N9
cycloneive_io_obuf \GPIO_1[10]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[10]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[10]~output .bus_hold = "false";
defparam \GPIO_1[10]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N16
cycloneive_io_obuf \GPIO_1[11]~output (
	.i(\CCD_MCLK~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[11]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[11]~output .bus_hold = "false";
defparam \GPIO_1[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y0_N2
cycloneive_io_obuf \GPIO_1[12]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[12]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[12]~output .bus_hold = "false";
defparam \GPIO_1[12]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cycloneive_io_obuf \GPIO_1[13]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[13]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[13]~output .bus_hold = "false";
defparam \GPIO_1[13]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N9
cycloneive_io_obuf \GPIO_1[14]~output (
	.i(\u7|u0|I2C_SCLK~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[14]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[14]~output .bus_hold = "false";
defparam \GPIO_1[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N2
cycloneive_io_obuf \GPIO_1[15]~output (
	.i(!\u7|u0|SDO~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[15]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[15]~output .bus_hold = "false";
defparam \GPIO_1[15]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOIBUF_X94_Y0_N8
cycloneive_io_ibuf \GPIO_1[10]~input (
	.i(GPIO_1[10]),
	.ibar(gnd),
	.o(\GPIO_1[10]~input_o ));
// synopsys translate_off
defparam \GPIO_1[10]~input .bus_hold = "false";
defparam \GPIO_1[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G16
cycloneive_clkctrl \GPIO_1[10]~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\GPIO_1[10]~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\GPIO_1[10]~inputclkctrl_outclk ));
// synopsys translate_off
defparam \GPIO_1[10]~inputclkctrl .clock_type = "global clock";
defparam \GPIO_1[10]~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X94_Y0_N1
cycloneive_io_ibuf \GPIO_1[12]~input (
	.i(GPIO_1[12]),
	.ibar(gnd),
	.o(\GPIO_1[12]~input_o ));
// synopsys translate_off
defparam \GPIO_1[12]~input .bus_hold = "false";
defparam \GPIO_1[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X94_Y0_N3
dffeas rCCD_LVAL(
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\GPIO_1[12]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rCCD_LVAL~q ),
	.prn(vcc));
// synopsys translate_off
defparam rCCD_LVAL.is_wysiwyg = "true";
defparam rCCD_LVAL.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N0
cycloneive_lcell_comb \u3|mCCD_LVAL~feeder (
// Equation(s):
// \u3|mCCD_LVAL~feeder_combout  = \rCCD_LVAL~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rCCD_LVAL~q ),
	.cin(gnd),
	.combout(\u3|mCCD_LVAL~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u3|mCCD_LVAL~feeder .lut_mask = 16'hFF00;
defparam \u3|mCCD_LVAL~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \CLOCK_50~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLOCK_50~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLOCK_50~inputclkctrl_outclk ));
// synopsys translate_off
defparam \CLOCK_50~inputclkctrl .clock_type = "global clock";
defparam \CLOCK_50~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X111_Y34_N28
cycloneive_lcell_comb \u2|Equal0~4 (
// Equation(s):
// \u2|Equal0~4_combout  = (\u2|Cont [14] & (\u2|Cont [15] & (\u2|Cont [13] & \u2|Cont [12])))

	.dataa(\u2|Cont [14]),
	.datab(\u2|Cont [15]),
	.datac(\u2|Cont [13]),
	.datad(\u2|Cont [12]),
	.cin(gnd),
	.combout(\u2|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \u2|Equal0~4 .lut_mask = 16'h8000;
defparam \u2|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y35_N24
cycloneive_lcell_comb \u2|Equal0~3 (
// Equation(s):
// \u2|Equal0~3_combout  = (\u2|Cont [10] & \u2|Cont [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u2|Cont [10]),
	.datad(\u2|Cont [11]),
	.cin(gnd),
	.combout(\u2|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \u2|Equal0~3 .lut_mask = 16'hF000;
defparam \u2|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y35_N6
cycloneive_lcell_comb \u2|Equal0~5 (
// Equation(s):
// \u2|Equal0~5_combout  = (\u2|Equal0~4_combout  & (\u2|Equal0~3_combout  & (\u2|Cont [8] & \u2|Cont [9])))

	.dataa(\u2|Equal0~4_combout ),
	.datab(\u2|Equal0~3_combout ),
	.datac(\u2|Cont [8]),
	.datad(\u2|Cont [9]),
	.cin(gnd),
	.combout(\u2|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \u2|Equal0~5 .lut_mask = 16'h8000;
defparam \u2|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y35_N0
cycloneive_lcell_comb \u2|Equal0~2 (
// Equation(s):
// \u2|Equal0~2_combout  = (\u2|Cont [7] & (\u2|Cont [5] & (\u2|Cont [6] & \u2|Cont [4])))

	.dataa(\u2|Cont [7]),
	.datab(\u2|Cont [5]),
	.datac(\u2|Cont [6]),
	.datad(\u2|Cont [4]),
	.cin(gnd),
	.combout(\u2|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u2|Equal0~2 .lut_mask = 16'h8000;
defparam \u2|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y34_N30
cycloneive_lcell_comb \u2|Equal0~0 (
// Equation(s):
// \u2|Equal0~0_combout  = (\u2|Cont [17] & (\u2|Cont [19] & (\u2|Cont [18] & \u2|Cont [16])))

	.dataa(\u2|Cont [17]),
	.datab(\u2|Cont [19]),
	.datac(\u2|Cont [18]),
	.datad(\u2|Cont [16]),
	.cin(gnd),
	.combout(\u2|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u2|Equal0~0 .lut_mask = 16'h8000;
defparam \u2|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y35_N2
cycloneive_lcell_comb \u2|Equal0~1 (
// Equation(s):
// \u2|Equal0~1_combout  = (\u2|Cont [1] & (\u2|Cont [2] & (\u2|Cont [0] & \u2|Cont [3])))

	.dataa(\u2|Cont [1]),
	.datab(\u2|Cont [2]),
	.datac(\u2|Cont [0]),
	.datad(\u2|Cont [3]),
	.cin(gnd),
	.combout(\u2|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u2|Equal0~1 .lut_mask = 16'h8000;
defparam \u2|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y35_N8
cycloneive_lcell_comb \u2|Equal0~6 (
// Equation(s):
// \u2|Equal0~6_combout  = (\u2|Equal0~5_combout  & (\u2|Equal0~2_combout  & (\u2|Equal0~0_combout  & \u2|Equal0~1_combout )))

	.dataa(\u2|Equal0~5_combout ),
	.datab(\u2|Equal0~2_combout ),
	.datac(\u2|Equal0~0_combout ),
	.datad(\u2|Equal0~1_combout ),
	.cin(gnd),
	.combout(\u2|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \u2|Equal0~6 .lut_mask = 16'h8000;
defparam \u2|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y34_N18
cycloneive_lcell_comb \u2|Cont[20]~59 (
// Equation(s):
// \u2|Cont[20]~59_combout  = (\u2|Cont [20] & (!\u2|Cont[19]~58 )) # (!\u2|Cont [20] & ((\u2|Cont[19]~58 ) # (GND)))
// \u2|Cont[20]~60  = CARRY((!\u2|Cont[19]~58 ) # (!\u2|Cont [20]))

	.dataa(gnd),
	.datab(\u2|Cont [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|Cont[19]~58 ),
	.combout(\u2|Cont[20]~59_combout ),
	.cout(\u2|Cont[20]~60 ));
// synopsys translate_off
defparam \u2|Cont[20]~59 .lut_mask = 16'h3C3F;
defparam \u2|Cont[20]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X111_Y34_N20
cycloneive_lcell_comb \u2|Cont[21]~61 (
// Equation(s):
// \u2|Cont[21]~61_combout  = \u2|Cont [21] $ (!\u2|Cont[20]~60 )

	.dataa(\u2|Cont [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u2|Cont[20]~60 ),
	.combout(\u2|Cont[21]~61_combout ),
	.cout());
// synopsys translate_off
defparam \u2|Cont[21]~61 .lut_mask = 16'hA5A5;
defparam \u2|Cont[21]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N8
cycloneive_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X111_Y34_N22
cycloneive_lcell_comb \u2|Equal0~7 (
// Equation(s):
// \u2|Equal0~7_combout  = ((!\u2|Equal0~6_combout ) # (!\u2|Cont [21])) # (!\u2|Cont [20])

	.dataa(gnd),
	.datab(\u2|Cont [20]),
	.datac(\u2|Cont [21]),
	.datad(\u2|Equal0~6_combout ),
	.cin(gnd),
	.combout(\u2|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \u2|Equal0~7 .lut_mask = 16'h3FFF;
defparam \u2|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y34_N21
dffeas \u2|Cont[21] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u2|Cont[21]~61_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|Equal0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|Cont [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|Cont[21] .is_wysiwyg = "true";
defparam \u2|Cont[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y35_N4
cycloneive_lcell_comb \u2|Cont[0]~63 (
// Equation(s):
// \u2|Cont[0]~63_combout  = ((\u2|Cont [20] & (\u2|Equal0~6_combout  & \u2|Cont [21]))) # (!\u2|Cont [0])

	.dataa(\u2|Cont [20]),
	.datab(\u2|Equal0~6_combout ),
	.datac(\u2|Cont [0]),
	.datad(\u2|Cont [21]),
	.cin(gnd),
	.combout(\u2|Cont[0]~63_combout ),
	.cout());
// synopsys translate_off
defparam \u2|Cont[0]~63 .lut_mask = 16'h8F0F;
defparam \u2|Cont[0]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y35_N5
dffeas \u2|Cont[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u2|Cont[0]~63_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|Cont [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|Cont[0] .is_wysiwyg = "true";
defparam \u2|Cont[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y35_N12
cycloneive_lcell_comb \u2|Cont[1]~21 (
// Equation(s):
// \u2|Cont[1]~21_combout  = (\u2|Cont [1] & (\u2|Cont [0] $ (VCC))) # (!\u2|Cont [1] & (\u2|Cont [0] & VCC))
// \u2|Cont[1]~22  = CARRY((\u2|Cont [1] & \u2|Cont [0]))

	.dataa(\u2|Cont [1]),
	.datab(\u2|Cont [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u2|Cont[1]~21_combout ),
	.cout(\u2|Cont[1]~22 ));
// synopsys translate_off
defparam \u2|Cont[1]~21 .lut_mask = 16'h6688;
defparam \u2|Cont[1]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y35_N13
dffeas \u2|Cont[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u2|Cont[1]~21_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|Equal0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|Cont [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|Cont[1] .is_wysiwyg = "true";
defparam \u2|Cont[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y35_N14
cycloneive_lcell_comb \u2|Cont[2]~23 (
// Equation(s):
// \u2|Cont[2]~23_combout  = (\u2|Cont [2] & (!\u2|Cont[1]~22 )) # (!\u2|Cont [2] & ((\u2|Cont[1]~22 ) # (GND)))
// \u2|Cont[2]~24  = CARRY((!\u2|Cont[1]~22 ) # (!\u2|Cont [2]))

	.dataa(gnd),
	.datab(\u2|Cont [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|Cont[1]~22 ),
	.combout(\u2|Cont[2]~23_combout ),
	.cout(\u2|Cont[2]~24 ));
// synopsys translate_off
defparam \u2|Cont[2]~23 .lut_mask = 16'h3C3F;
defparam \u2|Cont[2]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X111_Y35_N15
dffeas \u2|Cont[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u2|Cont[2]~23_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|Equal0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|Cont [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|Cont[2] .is_wysiwyg = "true";
defparam \u2|Cont[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y35_N16
cycloneive_lcell_comb \u2|Cont[3]~25 (
// Equation(s):
// \u2|Cont[3]~25_combout  = (\u2|Cont [3] & (\u2|Cont[2]~24  $ (GND))) # (!\u2|Cont [3] & (!\u2|Cont[2]~24  & VCC))
// \u2|Cont[3]~26  = CARRY((\u2|Cont [3] & !\u2|Cont[2]~24 ))

	.dataa(gnd),
	.datab(\u2|Cont [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|Cont[2]~24 ),
	.combout(\u2|Cont[3]~25_combout ),
	.cout(\u2|Cont[3]~26 ));
// synopsys translate_off
defparam \u2|Cont[3]~25 .lut_mask = 16'hC30C;
defparam \u2|Cont[3]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X111_Y35_N17
dffeas \u2|Cont[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u2|Cont[3]~25_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|Equal0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|Cont [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|Cont[3] .is_wysiwyg = "true";
defparam \u2|Cont[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y35_N18
cycloneive_lcell_comb \u2|Cont[4]~27 (
// Equation(s):
// \u2|Cont[4]~27_combout  = (\u2|Cont [4] & (!\u2|Cont[3]~26 )) # (!\u2|Cont [4] & ((\u2|Cont[3]~26 ) # (GND)))
// \u2|Cont[4]~28  = CARRY((!\u2|Cont[3]~26 ) # (!\u2|Cont [4]))

	.dataa(gnd),
	.datab(\u2|Cont [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|Cont[3]~26 ),
	.combout(\u2|Cont[4]~27_combout ),
	.cout(\u2|Cont[4]~28 ));
// synopsys translate_off
defparam \u2|Cont[4]~27 .lut_mask = 16'h3C3F;
defparam \u2|Cont[4]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X111_Y35_N19
dffeas \u2|Cont[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u2|Cont[4]~27_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|Equal0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|Cont [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|Cont[4] .is_wysiwyg = "true";
defparam \u2|Cont[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y35_N20
cycloneive_lcell_comb \u2|Cont[5]~29 (
// Equation(s):
// \u2|Cont[5]~29_combout  = (\u2|Cont [5] & (\u2|Cont[4]~28  $ (GND))) # (!\u2|Cont [5] & (!\u2|Cont[4]~28  & VCC))
// \u2|Cont[5]~30  = CARRY((\u2|Cont [5] & !\u2|Cont[4]~28 ))

	.dataa(gnd),
	.datab(\u2|Cont [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|Cont[4]~28 ),
	.combout(\u2|Cont[5]~29_combout ),
	.cout(\u2|Cont[5]~30 ));
// synopsys translate_off
defparam \u2|Cont[5]~29 .lut_mask = 16'hC30C;
defparam \u2|Cont[5]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X111_Y35_N21
dffeas \u2|Cont[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u2|Cont[5]~29_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|Equal0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|Cont [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|Cont[5] .is_wysiwyg = "true";
defparam \u2|Cont[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y35_N22
cycloneive_lcell_comb \u2|Cont[6]~31 (
// Equation(s):
// \u2|Cont[6]~31_combout  = (\u2|Cont [6] & (!\u2|Cont[5]~30 )) # (!\u2|Cont [6] & ((\u2|Cont[5]~30 ) # (GND)))
// \u2|Cont[6]~32  = CARRY((!\u2|Cont[5]~30 ) # (!\u2|Cont [6]))

	.dataa(\u2|Cont [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|Cont[5]~30 ),
	.combout(\u2|Cont[6]~31_combout ),
	.cout(\u2|Cont[6]~32 ));
// synopsys translate_off
defparam \u2|Cont[6]~31 .lut_mask = 16'h5A5F;
defparam \u2|Cont[6]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X111_Y35_N23
dffeas \u2|Cont[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u2|Cont[6]~31_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|Equal0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|Cont [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|Cont[6] .is_wysiwyg = "true";
defparam \u2|Cont[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y35_N24
cycloneive_lcell_comb \u2|Cont[7]~33 (
// Equation(s):
// \u2|Cont[7]~33_combout  = (\u2|Cont [7] & (\u2|Cont[6]~32  $ (GND))) # (!\u2|Cont [7] & (!\u2|Cont[6]~32  & VCC))
// \u2|Cont[7]~34  = CARRY((\u2|Cont [7] & !\u2|Cont[6]~32 ))

	.dataa(gnd),
	.datab(\u2|Cont [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|Cont[6]~32 ),
	.combout(\u2|Cont[7]~33_combout ),
	.cout(\u2|Cont[7]~34 ));
// synopsys translate_off
defparam \u2|Cont[7]~33 .lut_mask = 16'hC30C;
defparam \u2|Cont[7]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X111_Y35_N25
dffeas \u2|Cont[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u2|Cont[7]~33_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|Equal0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|Cont [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|Cont[7] .is_wysiwyg = "true";
defparam \u2|Cont[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y35_N26
cycloneive_lcell_comb \u2|Cont[8]~35 (
// Equation(s):
// \u2|Cont[8]~35_combout  = (\u2|Cont [8] & (!\u2|Cont[7]~34 )) # (!\u2|Cont [8] & ((\u2|Cont[7]~34 ) # (GND)))
// \u2|Cont[8]~36  = CARRY((!\u2|Cont[7]~34 ) # (!\u2|Cont [8]))

	.dataa(\u2|Cont [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|Cont[7]~34 ),
	.combout(\u2|Cont[8]~35_combout ),
	.cout(\u2|Cont[8]~36 ));
// synopsys translate_off
defparam \u2|Cont[8]~35 .lut_mask = 16'h5A5F;
defparam \u2|Cont[8]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X111_Y35_N27
dffeas \u2|Cont[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u2|Cont[8]~35_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|Equal0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|Cont [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|Cont[8] .is_wysiwyg = "true";
defparam \u2|Cont[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y35_N28
cycloneive_lcell_comb \u2|Cont[9]~37 (
// Equation(s):
// \u2|Cont[9]~37_combout  = (\u2|Cont [9] & (\u2|Cont[8]~36  $ (GND))) # (!\u2|Cont [9] & (!\u2|Cont[8]~36  & VCC))
// \u2|Cont[9]~38  = CARRY((\u2|Cont [9] & !\u2|Cont[8]~36 ))

	.dataa(gnd),
	.datab(\u2|Cont [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|Cont[8]~36 ),
	.combout(\u2|Cont[9]~37_combout ),
	.cout(\u2|Cont[9]~38 ));
// synopsys translate_off
defparam \u2|Cont[9]~37 .lut_mask = 16'hC30C;
defparam \u2|Cont[9]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X111_Y35_N29
dffeas \u2|Cont[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u2|Cont[9]~37_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|Equal0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|Cont [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|Cont[9] .is_wysiwyg = "true";
defparam \u2|Cont[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y35_N30
cycloneive_lcell_comb \u2|Cont[10]~39 (
// Equation(s):
// \u2|Cont[10]~39_combout  = (\u2|Cont [10] & (!\u2|Cont[9]~38 )) # (!\u2|Cont [10] & ((\u2|Cont[9]~38 ) # (GND)))
// \u2|Cont[10]~40  = CARRY((!\u2|Cont[9]~38 ) # (!\u2|Cont [10]))

	.dataa(\u2|Cont [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|Cont[9]~38 ),
	.combout(\u2|Cont[10]~39_combout ),
	.cout(\u2|Cont[10]~40 ));
// synopsys translate_off
defparam \u2|Cont[10]~39 .lut_mask = 16'h5A5F;
defparam \u2|Cont[10]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X111_Y35_N31
dffeas \u2|Cont[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u2|Cont[10]~39_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|Equal0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|Cont [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|Cont[10] .is_wysiwyg = "true";
defparam \u2|Cont[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y34_N0
cycloneive_lcell_comb \u2|Cont[11]~41 (
// Equation(s):
// \u2|Cont[11]~41_combout  = (\u2|Cont [11] & (\u2|Cont[10]~40  $ (GND))) # (!\u2|Cont [11] & (!\u2|Cont[10]~40  & VCC))
// \u2|Cont[11]~42  = CARRY((\u2|Cont [11] & !\u2|Cont[10]~40 ))

	.dataa(gnd),
	.datab(\u2|Cont [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|Cont[10]~40 ),
	.combout(\u2|Cont[11]~41_combout ),
	.cout(\u2|Cont[11]~42 ));
// synopsys translate_off
defparam \u2|Cont[11]~41 .lut_mask = 16'hC30C;
defparam \u2|Cont[11]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X111_Y34_N1
dffeas \u2|Cont[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u2|Cont[11]~41_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|Equal0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|Cont [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|Cont[11] .is_wysiwyg = "true";
defparam \u2|Cont[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y34_N2
cycloneive_lcell_comb \u2|Cont[12]~43 (
// Equation(s):
// \u2|Cont[12]~43_combout  = (\u2|Cont [12] & (!\u2|Cont[11]~42 )) # (!\u2|Cont [12] & ((\u2|Cont[11]~42 ) # (GND)))
// \u2|Cont[12]~44  = CARRY((!\u2|Cont[11]~42 ) # (!\u2|Cont [12]))

	.dataa(gnd),
	.datab(\u2|Cont [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|Cont[11]~42 ),
	.combout(\u2|Cont[12]~43_combout ),
	.cout(\u2|Cont[12]~44 ));
// synopsys translate_off
defparam \u2|Cont[12]~43 .lut_mask = 16'h3C3F;
defparam \u2|Cont[12]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X111_Y34_N3
dffeas \u2|Cont[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u2|Cont[12]~43_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|Equal0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|Cont [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|Cont[12] .is_wysiwyg = "true";
defparam \u2|Cont[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y34_N4
cycloneive_lcell_comb \u2|Cont[13]~45 (
// Equation(s):
// \u2|Cont[13]~45_combout  = (\u2|Cont [13] & (\u2|Cont[12]~44  $ (GND))) # (!\u2|Cont [13] & (!\u2|Cont[12]~44  & VCC))
// \u2|Cont[13]~46  = CARRY((\u2|Cont [13] & !\u2|Cont[12]~44 ))

	.dataa(gnd),
	.datab(\u2|Cont [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|Cont[12]~44 ),
	.combout(\u2|Cont[13]~45_combout ),
	.cout(\u2|Cont[13]~46 ));
// synopsys translate_off
defparam \u2|Cont[13]~45 .lut_mask = 16'hC30C;
defparam \u2|Cont[13]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X111_Y34_N5
dffeas \u2|Cont[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u2|Cont[13]~45_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|Equal0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|Cont [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|Cont[13] .is_wysiwyg = "true";
defparam \u2|Cont[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y34_N6
cycloneive_lcell_comb \u2|Cont[14]~47 (
// Equation(s):
// \u2|Cont[14]~47_combout  = (\u2|Cont [14] & (!\u2|Cont[13]~46 )) # (!\u2|Cont [14] & ((\u2|Cont[13]~46 ) # (GND)))
// \u2|Cont[14]~48  = CARRY((!\u2|Cont[13]~46 ) # (!\u2|Cont [14]))

	.dataa(\u2|Cont [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|Cont[13]~46 ),
	.combout(\u2|Cont[14]~47_combout ),
	.cout(\u2|Cont[14]~48 ));
// synopsys translate_off
defparam \u2|Cont[14]~47 .lut_mask = 16'h5A5F;
defparam \u2|Cont[14]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X111_Y34_N7
dffeas \u2|Cont[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u2|Cont[14]~47_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|Equal0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|Cont [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|Cont[14] .is_wysiwyg = "true";
defparam \u2|Cont[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y34_N8
cycloneive_lcell_comb \u2|Cont[15]~49 (
// Equation(s):
// \u2|Cont[15]~49_combout  = (\u2|Cont [15] & (\u2|Cont[14]~48  $ (GND))) # (!\u2|Cont [15] & (!\u2|Cont[14]~48  & VCC))
// \u2|Cont[15]~50  = CARRY((\u2|Cont [15] & !\u2|Cont[14]~48 ))

	.dataa(gnd),
	.datab(\u2|Cont [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|Cont[14]~48 ),
	.combout(\u2|Cont[15]~49_combout ),
	.cout(\u2|Cont[15]~50 ));
// synopsys translate_off
defparam \u2|Cont[15]~49 .lut_mask = 16'hC30C;
defparam \u2|Cont[15]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X111_Y34_N9
dffeas \u2|Cont[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u2|Cont[15]~49_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|Equal0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|Cont [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|Cont[15] .is_wysiwyg = "true";
defparam \u2|Cont[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y34_N10
cycloneive_lcell_comb \u2|Cont[16]~51 (
// Equation(s):
// \u2|Cont[16]~51_combout  = (\u2|Cont [16] & (!\u2|Cont[15]~50 )) # (!\u2|Cont [16] & ((\u2|Cont[15]~50 ) # (GND)))
// \u2|Cont[16]~52  = CARRY((!\u2|Cont[15]~50 ) # (!\u2|Cont [16]))

	.dataa(\u2|Cont [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|Cont[15]~50 ),
	.combout(\u2|Cont[16]~51_combout ),
	.cout(\u2|Cont[16]~52 ));
// synopsys translate_off
defparam \u2|Cont[16]~51 .lut_mask = 16'h5A5F;
defparam \u2|Cont[16]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X111_Y34_N11
dffeas \u2|Cont[16] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u2|Cont[16]~51_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|Equal0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|Cont [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|Cont[16] .is_wysiwyg = "true";
defparam \u2|Cont[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y34_N12
cycloneive_lcell_comb \u2|Cont[17]~53 (
// Equation(s):
// \u2|Cont[17]~53_combout  = (\u2|Cont [17] & (\u2|Cont[16]~52  $ (GND))) # (!\u2|Cont [17] & (!\u2|Cont[16]~52  & VCC))
// \u2|Cont[17]~54  = CARRY((\u2|Cont [17] & !\u2|Cont[16]~52 ))

	.dataa(\u2|Cont [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|Cont[16]~52 ),
	.combout(\u2|Cont[17]~53_combout ),
	.cout(\u2|Cont[17]~54 ));
// synopsys translate_off
defparam \u2|Cont[17]~53 .lut_mask = 16'hA50A;
defparam \u2|Cont[17]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X111_Y34_N13
dffeas \u2|Cont[17] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u2|Cont[17]~53_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|Equal0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|Cont [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|Cont[17] .is_wysiwyg = "true";
defparam \u2|Cont[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y34_N14
cycloneive_lcell_comb \u2|Cont[18]~55 (
// Equation(s):
// \u2|Cont[18]~55_combout  = (\u2|Cont [18] & (!\u2|Cont[17]~54 )) # (!\u2|Cont [18] & ((\u2|Cont[17]~54 ) # (GND)))
// \u2|Cont[18]~56  = CARRY((!\u2|Cont[17]~54 ) # (!\u2|Cont [18]))

	.dataa(gnd),
	.datab(\u2|Cont [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|Cont[17]~54 ),
	.combout(\u2|Cont[18]~55_combout ),
	.cout(\u2|Cont[18]~56 ));
// synopsys translate_off
defparam \u2|Cont[18]~55 .lut_mask = 16'h3C3F;
defparam \u2|Cont[18]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X111_Y34_N15
dffeas \u2|Cont[18] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u2|Cont[18]~55_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|Equal0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|Cont [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|Cont[18] .is_wysiwyg = "true";
defparam \u2|Cont[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y34_N16
cycloneive_lcell_comb \u2|Cont[19]~57 (
// Equation(s):
// \u2|Cont[19]~57_combout  = (\u2|Cont [19] & (\u2|Cont[18]~56  $ (GND))) # (!\u2|Cont [19] & (!\u2|Cont[18]~56  & VCC))
// \u2|Cont[19]~58  = CARRY((\u2|Cont [19] & !\u2|Cont[18]~56 ))

	.dataa(gnd),
	.datab(\u2|Cont [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|Cont[18]~56 ),
	.combout(\u2|Cont[19]~57_combout ),
	.cout(\u2|Cont[19]~58 ));
// synopsys translate_off
defparam \u2|Cont[19]~57 .lut_mask = 16'hC30C;
defparam \u2|Cont[19]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X111_Y34_N17
dffeas \u2|Cont[19] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u2|Cont[19]~57_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|Equal0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|Cont [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|Cont[19] .is_wysiwyg = "true";
defparam \u2|Cont[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X111_Y34_N19
dffeas \u2|Cont[20] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u2|Cont[20]~59_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|Equal0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|Cont [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|Cont[20] .is_wysiwyg = "true";
defparam \u2|Cont[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y35_N10
cycloneive_lcell_comb \u2|oRST_1~0 (
// Equation(s):
// \u2|oRST_1~0_combout  = (\u2|oRST_1~q ) # ((\u2|Cont [21] & ((\u2|Cont [20]) # (\u2|Equal0~6_combout ))))

	.dataa(\u2|Cont [20]),
	.datab(\u2|Equal0~6_combout ),
	.datac(\u2|oRST_1~q ),
	.datad(\u2|Cont [21]),
	.cin(gnd),
	.combout(\u2|oRST_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u2|oRST_1~0 .lut_mask = 16'hFEF0;
defparam \u2|oRST_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y35_N11
dffeas \u2|oRST_1 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u2|oRST_1~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|oRST_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u2|oRST_1 .is_wysiwyg = "true";
defparam \u2|oRST_1 .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G5
cycloneive_clkctrl \u2|oRST_1~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\u2|oRST_1~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\u2|oRST_1~clkctrl_outclk ));
// synopsys translate_off
defparam \u2|oRST_1~clkctrl .clock_type = "global clock";
defparam \u2|oRST_1~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X50_Y25_N1
dffeas \u3|mCCD_LVAL (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u3|mCCD_LVAL~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|mCCD_LVAL~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u3|mCCD_LVAL .is_wysiwyg = "true";
defparam \u3|mCCD_LVAL .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y42_N15
cycloneive_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y35_N22
cycloneive_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X114_Y35_N12
cycloneive_lcell_comb \u3|mSTART~0 (
// Equation(s):
// \u3|mSTART~0_combout  = (\KEY[2]~input_o  & ((\u3|mSTART~q ) # (!\KEY[3]~input_o )))

	.dataa(gnd),
	.datab(\KEY[2]~input_o ),
	.datac(\u3|mSTART~q ),
	.datad(\KEY[3]~input_o ),
	.cin(gnd),
	.combout(\u3|mSTART~0_combout ),
	.cout());
// synopsys translate_off
defparam \u3|mSTART~0 .lut_mask = 16'hC0CC;
defparam \u3|mSTART~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y35_N13
dffeas \u3|mSTART (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u3|mSTART~0_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|mSTART~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u3|mSTART .is_wysiwyg = "true";
defparam \u3|mSTART .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N1
cycloneive_io_ibuf \GPIO_1[13]~input (
	.i(GPIO_1[13]),
	.ibar(gnd),
	.o(\GPIO_1[13]~input_o ));
// synopsys translate_off
defparam \GPIO_1[13]~input .bus_hold = "false";
defparam \GPIO_1[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X60_Y0_N3
dffeas rCCD_FVAL(
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\GPIO_1[13]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rCCD_FVAL~q ),
	.prn(vcc));
// synopsys translate_off
defparam rCCD_FVAL.is_wysiwyg = "true";
defparam rCCD_FVAL.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N18
cycloneive_lcell_comb \u3|Pre_FVAL~feeder (
// Equation(s):
// \u3|Pre_FVAL~feeder_combout  = \rCCD_FVAL~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rCCD_FVAL~q ),
	.cin(gnd),
	.combout(\u3|Pre_FVAL~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u3|Pre_FVAL~feeder .lut_mask = 16'hFF00;
defparam \u3|Pre_FVAL~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y27_N19
dffeas \u3|Pre_FVAL (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u3|Pre_FVAL~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|Pre_FVAL~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u3|Pre_FVAL .is_wysiwyg = "true";
defparam \u3|Pre_FVAL .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N4
cycloneive_lcell_comb \u3|mCCD_FVAL~0 (
// Equation(s):
// \u3|mCCD_FVAL~0_combout  = (\u3|Pre_FVAL~q  & (((\u3|mCCD_FVAL~q  & \rCCD_FVAL~q )))) # (!\u3|Pre_FVAL~q  & ((\u3|mCCD_FVAL~q ) # ((\u3|mSTART~q  & \rCCD_FVAL~q ))))

	.dataa(\u3|mSTART~q ),
	.datab(\u3|Pre_FVAL~q ),
	.datac(\u3|mCCD_FVAL~q ),
	.datad(\rCCD_FVAL~q ),
	.cin(gnd),
	.combout(\u3|mCCD_FVAL~0_combout ),
	.cout());
// synopsys translate_off
defparam \u3|mCCD_FVAL~0 .lut_mask = 16'hF230;
defparam \u3|mCCD_FVAL~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y27_N5
dffeas \u3|mCCD_FVAL (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u3|mCCD_FVAL~0_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|mCCD_FVAL~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u3|mCCD_FVAL .is_wysiwyg = "true";
defparam \u3|mCCD_FVAL .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N4
cycloneive_lcell_comb \u3|X_Cont[0]~11 (
// Equation(s):
// \u3|X_Cont[0]~11_combout  = \u3|X_Cont [0] $ (VCC)
// \u3|X_Cont[0]~12  = CARRY(\u3|X_Cont [0])

	.dataa(gnd),
	.datab(\u3|X_Cont [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u3|X_Cont[0]~11_combout ),
	.cout(\u3|X_Cont[0]~12 ));
// synopsys translate_off
defparam \u3|X_Cont[0]~11 .lut_mask = 16'h33CC;
defparam \u3|X_Cont[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N6
cycloneive_lcell_comb \u3|X_Cont[1]~17 (
// Equation(s):
// \u3|X_Cont[1]~17_combout  = (\u3|X_Cont [1] & (!\u3|X_Cont[0]~12 )) # (!\u3|X_Cont [1] & ((\u3|X_Cont[0]~12 ) # (GND)))
// \u3|X_Cont[1]~18  = CARRY((!\u3|X_Cont[0]~12 ) # (!\u3|X_Cont [1]))

	.dataa(\u3|X_Cont [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u3|X_Cont[0]~12 ),
	.combout(\u3|X_Cont[1]~17_combout ),
	.cout(\u3|X_Cont[1]~18 ));
// synopsys translate_off
defparam \u3|X_Cont[1]~17 .lut_mask = 16'h5A5F;
defparam \u3|X_Cont[1]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N24
cycloneive_lcell_comb \u3|X_Cont[10]~16 (
// Equation(s):
// \u3|X_Cont[10]~16_combout  = (\u3|mCCD_LVAL~q ) # (!\u3|mCCD_FVAL~q )

	.dataa(gnd),
	.datab(\u3|mCCD_FVAL~q ),
	.datac(\u3|mCCD_LVAL~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u3|X_Cont[10]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u3|X_Cont[10]~16 .lut_mask = 16'hF3F3;
defparam \u3|X_Cont[10]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y27_N7
dffeas \u3|X_Cont[1] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u3|X_Cont[1]~17_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u3|X_Cont[10]~15_combout ),
	.sload(gnd),
	.ena(\u3|X_Cont[10]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|X_Cont [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|X_Cont[1] .is_wysiwyg = "true";
defparam \u3|X_Cont[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N8
cycloneive_lcell_comb \u3|X_Cont[2]~19 (
// Equation(s):
// \u3|X_Cont[2]~19_combout  = (\u3|X_Cont [2] & (\u3|X_Cont[1]~18  $ (GND))) # (!\u3|X_Cont [2] & (!\u3|X_Cont[1]~18  & VCC))
// \u3|X_Cont[2]~20  = CARRY((\u3|X_Cont [2] & !\u3|X_Cont[1]~18 ))

	.dataa(gnd),
	.datab(\u3|X_Cont [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u3|X_Cont[1]~18 ),
	.combout(\u3|X_Cont[2]~19_combout ),
	.cout(\u3|X_Cont[2]~20 ));
// synopsys translate_off
defparam \u3|X_Cont[2]~19 .lut_mask = 16'hC30C;
defparam \u3|X_Cont[2]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X47_Y27_N9
dffeas \u3|X_Cont[2] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u3|X_Cont[2]~19_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u3|X_Cont[10]~15_combout ),
	.sload(gnd),
	.ena(\u3|X_Cont[10]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|X_Cont [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|X_Cont[2] .is_wysiwyg = "true";
defparam \u3|X_Cont[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N10
cycloneive_lcell_comb \u3|X_Cont[3]~21 (
// Equation(s):
// \u3|X_Cont[3]~21_combout  = (\u3|X_Cont [3] & (!\u3|X_Cont[2]~20 )) # (!\u3|X_Cont [3] & ((\u3|X_Cont[2]~20 ) # (GND)))
// \u3|X_Cont[3]~22  = CARRY((!\u3|X_Cont[2]~20 ) # (!\u3|X_Cont [3]))

	.dataa(\u3|X_Cont [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u3|X_Cont[2]~20 ),
	.combout(\u3|X_Cont[3]~21_combout ),
	.cout(\u3|X_Cont[3]~22 ));
// synopsys translate_off
defparam \u3|X_Cont[3]~21 .lut_mask = 16'h5A5F;
defparam \u3|X_Cont[3]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X47_Y27_N11
dffeas \u3|X_Cont[3] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u3|X_Cont[3]~21_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u3|X_Cont[10]~15_combout ),
	.sload(gnd),
	.ena(\u3|X_Cont[10]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|X_Cont [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|X_Cont[3] .is_wysiwyg = "true";
defparam \u3|X_Cont[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N12
cycloneive_lcell_comb \u3|X_Cont[4]~23 (
// Equation(s):
// \u3|X_Cont[4]~23_combout  = (\u3|X_Cont [4] & (\u3|X_Cont[3]~22  $ (GND))) # (!\u3|X_Cont [4] & (!\u3|X_Cont[3]~22  & VCC))
// \u3|X_Cont[4]~24  = CARRY((\u3|X_Cont [4] & !\u3|X_Cont[3]~22 ))

	.dataa(\u3|X_Cont [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u3|X_Cont[3]~22 ),
	.combout(\u3|X_Cont[4]~23_combout ),
	.cout(\u3|X_Cont[4]~24 ));
// synopsys translate_off
defparam \u3|X_Cont[4]~23 .lut_mask = 16'hA50A;
defparam \u3|X_Cont[4]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X47_Y27_N13
dffeas \u3|X_Cont[4] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u3|X_Cont[4]~23_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u3|X_Cont[10]~15_combout ),
	.sload(gnd),
	.ena(\u3|X_Cont[10]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|X_Cont [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|X_Cont[4] .is_wysiwyg = "true";
defparam \u3|X_Cont[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N14
cycloneive_lcell_comb \u3|X_Cont[5]~25 (
// Equation(s):
// \u3|X_Cont[5]~25_combout  = (\u3|X_Cont [5] & (!\u3|X_Cont[4]~24 )) # (!\u3|X_Cont [5] & ((\u3|X_Cont[4]~24 ) # (GND)))
// \u3|X_Cont[5]~26  = CARRY((!\u3|X_Cont[4]~24 ) # (!\u3|X_Cont [5]))

	.dataa(gnd),
	.datab(\u3|X_Cont [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u3|X_Cont[4]~24 ),
	.combout(\u3|X_Cont[5]~25_combout ),
	.cout(\u3|X_Cont[5]~26 ));
// synopsys translate_off
defparam \u3|X_Cont[5]~25 .lut_mask = 16'h3C3F;
defparam \u3|X_Cont[5]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X47_Y27_N15
dffeas \u3|X_Cont[5] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u3|X_Cont[5]~25_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u3|X_Cont[10]~15_combout ),
	.sload(gnd),
	.ena(\u3|X_Cont[10]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|X_Cont [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|X_Cont[5] .is_wysiwyg = "true";
defparam \u3|X_Cont[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N16
cycloneive_lcell_comb \u3|X_Cont[6]~27 (
// Equation(s):
// \u3|X_Cont[6]~27_combout  = (\u3|X_Cont [6] & (\u3|X_Cont[5]~26  $ (GND))) # (!\u3|X_Cont [6] & (!\u3|X_Cont[5]~26  & VCC))
// \u3|X_Cont[6]~28  = CARRY((\u3|X_Cont [6] & !\u3|X_Cont[5]~26 ))

	.dataa(gnd),
	.datab(\u3|X_Cont [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u3|X_Cont[5]~26 ),
	.combout(\u3|X_Cont[6]~27_combout ),
	.cout(\u3|X_Cont[6]~28 ));
// synopsys translate_off
defparam \u3|X_Cont[6]~27 .lut_mask = 16'hC30C;
defparam \u3|X_Cont[6]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X47_Y27_N17
dffeas \u3|X_Cont[6] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u3|X_Cont[6]~27_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u3|X_Cont[10]~15_combout ),
	.sload(gnd),
	.ena(\u3|X_Cont[10]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|X_Cont [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|X_Cont[6] .is_wysiwyg = "true";
defparam \u3|X_Cont[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N18
cycloneive_lcell_comb \u3|X_Cont[7]~29 (
// Equation(s):
// \u3|X_Cont[7]~29_combout  = (\u3|X_Cont [7] & (!\u3|X_Cont[6]~28 )) # (!\u3|X_Cont [7] & ((\u3|X_Cont[6]~28 ) # (GND)))
// \u3|X_Cont[7]~30  = CARRY((!\u3|X_Cont[6]~28 ) # (!\u3|X_Cont [7]))

	.dataa(gnd),
	.datab(\u3|X_Cont [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u3|X_Cont[6]~28 ),
	.combout(\u3|X_Cont[7]~29_combout ),
	.cout(\u3|X_Cont[7]~30 ));
// synopsys translate_off
defparam \u3|X_Cont[7]~29 .lut_mask = 16'h3C3F;
defparam \u3|X_Cont[7]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X47_Y27_N19
dffeas \u3|X_Cont[7] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u3|X_Cont[7]~29_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u3|X_Cont[10]~15_combout ),
	.sload(gnd),
	.ena(\u3|X_Cont[10]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|X_Cont [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|X_Cont[7] .is_wysiwyg = "true";
defparam \u3|X_Cont[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N30
cycloneive_lcell_comb \u3|LessThan0~1 (
// Equation(s):
// \u3|LessThan0~1_combout  = (((!\u3|X_Cont [6]) # (!\u3|X_Cont [5])) # (!\u3|X_Cont [7])) # (!\u3|X_Cont [4])

	.dataa(\u3|X_Cont [4]),
	.datab(\u3|X_Cont [7]),
	.datac(\u3|X_Cont [5]),
	.datad(\u3|X_Cont [6]),
	.cin(gnd),
	.combout(\u3|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u3|LessThan0~1 .lut_mask = 16'h7FFF;
defparam \u3|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N28
cycloneive_lcell_comb \u3|LessThan0~0 (
// Equation(s):
// \u3|LessThan0~0_combout  = (((!\u3|X_Cont [1]) # (!\u3|X_Cont [0])) # (!\u3|X_Cont [2])) # (!\u3|X_Cont [3])

	.dataa(\u3|X_Cont [3]),
	.datab(\u3|X_Cont [2]),
	.datac(\u3|X_Cont [0]),
	.datad(\u3|X_Cont [1]),
	.cin(gnd),
	.combout(\u3|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u3|LessThan0~0 .lut_mask = 16'h7FFF;
defparam \u3|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N20
cycloneive_lcell_comb \u3|X_Cont[8]~31 (
// Equation(s):
// \u3|X_Cont[8]~31_combout  = (\u3|X_Cont [8] & (\u3|X_Cont[7]~30  $ (GND))) # (!\u3|X_Cont [8] & (!\u3|X_Cont[7]~30  & VCC))
// \u3|X_Cont[8]~32  = CARRY((\u3|X_Cont [8] & !\u3|X_Cont[7]~30 ))

	.dataa(gnd),
	.datab(\u3|X_Cont [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u3|X_Cont[7]~30 ),
	.combout(\u3|X_Cont[8]~31_combout ),
	.cout(\u3|X_Cont[8]~32 ));
// synopsys translate_off
defparam \u3|X_Cont[8]~31 .lut_mask = 16'hC30C;
defparam \u3|X_Cont[8]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X47_Y27_N21
dffeas \u3|X_Cont[8] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u3|X_Cont[8]~31_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u3|X_Cont[10]~15_combout ),
	.sload(gnd),
	.ena(\u3|X_Cont[10]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|X_Cont [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|X_Cont[8] .is_wysiwyg = "true";
defparam \u3|X_Cont[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N22
cycloneive_lcell_comb \u3|X_Cont[9]~33 (
// Equation(s):
// \u3|X_Cont[9]~33_combout  = (\u3|X_Cont [9] & (!\u3|X_Cont[8]~32 )) # (!\u3|X_Cont [9] & ((\u3|X_Cont[8]~32 ) # (GND)))
// \u3|X_Cont[9]~34  = CARRY((!\u3|X_Cont[8]~32 ) # (!\u3|X_Cont [9]))

	.dataa(\u3|X_Cont [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u3|X_Cont[8]~32 ),
	.combout(\u3|X_Cont[9]~33_combout ),
	.cout(\u3|X_Cont[9]~34 ));
// synopsys translate_off
defparam \u3|X_Cont[9]~33 .lut_mask = 16'h5A5F;
defparam \u3|X_Cont[9]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X47_Y27_N23
dffeas \u3|X_Cont[9] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u3|X_Cont[9]~33_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u3|X_Cont[10]~15_combout ),
	.sload(gnd),
	.ena(\u3|X_Cont[10]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|X_Cont [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|X_Cont[9] .is_wysiwyg = "true";
defparam \u3|X_Cont[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N26
cycloneive_lcell_comb \u3|X_Cont[10]~13 (
// Equation(s):
// \u3|X_Cont[10]~13_combout  = (!\u3|X_Cont [9] & !\u3|X_Cont [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u3|X_Cont [9]),
	.datad(\u3|X_Cont [8]),
	.cin(gnd),
	.combout(\u3|X_Cont[10]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u3|X_Cont[10]~13 .lut_mask = 16'h000F;
defparam \u3|X_Cont[10]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N24
cycloneive_lcell_comb \u3|X_Cont[10]~35 (
// Equation(s):
// \u3|X_Cont[10]~35_combout  = \u3|X_Cont[9]~34  $ (!\u3|X_Cont [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u3|X_Cont [10]),
	.cin(\u3|X_Cont[9]~34 ),
	.combout(\u3|X_Cont[10]~35_combout ),
	.cout());
// synopsys translate_off
defparam \u3|X_Cont[10]~35 .lut_mask = 16'hF00F;
defparam \u3|X_Cont[10]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X47_Y27_N25
dffeas \u3|X_Cont[10] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u3|X_Cont[10]~35_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u3|X_Cont[10]~15_combout ),
	.sload(gnd),
	.ena(\u3|X_Cont[10]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|X_Cont [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|X_Cont[10] .is_wysiwyg = "true";
defparam \u3|X_Cont[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N0
cycloneive_lcell_comb \u3|X_Cont[10]~14 (
// Equation(s):
// \u3|X_Cont[10]~14_combout  = (\u3|X_Cont [10] & (((!\u3|LessThan0~1_combout  & !\u3|LessThan0~0_combout )) # (!\u3|X_Cont[10]~13_combout )))

	.dataa(\u3|LessThan0~1_combout ),
	.datab(\u3|LessThan0~0_combout ),
	.datac(\u3|X_Cont[10]~13_combout ),
	.datad(\u3|X_Cont [10]),
	.cin(gnd),
	.combout(\u3|X_Cont[10]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u3|X_Cont[10]~14 .lut_mask = 16'h1F00;
defparam \u3|X_Cont[10]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N2
cycloneive_lcell_comb \u3|X_Cont[10]~15 (
// Equation(s):
// \u3|X_Cont[10]~15_combout  = (\u3|X_Cont[10]~14_combout ) # (!\u3|mCCD_FVAL~q )

	.dataa(gnd),
	.datab(\u3|X_Cont[10]~14_combout ),
	.datac(gnd),
	.datad(\u3|mCCD_FVAL~q ),
	.cin(gnd),
	.combout(\u3|X_Cont[10]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u3|X_Cont[10]~15 .lut_mask = 16'hCCFF;
defparam \u3|X_Cont[10]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y27_N5
dffeas \u3|X_Cont[0] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u3|X_Cont[0]~11_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u3|X_Cont[10]~15_combout ),
	.sload(gnd),
	.ena(\u3|X_Cont[10]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|X_Cont [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|X_Cont[0] .is_wysiwyg = "true";
defparam \u3|X_Cont[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N8
cycloneive_lcell_comb \u3|Y_Cont[0]~1 (
// Equation(s):
// \u3|Y_Cont[0]~1_combout  = !\u3|Y_Cont [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\u3|Y_Cont [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u3|Y_Cont[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u3|Y_Cont[0]~1 .lut_mask = 16'h0F0F;
defparam \u3|Y_Cont[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N10
cycloneive_lcell_comb \u3|Y_Cont[10]~3 (
// Equation(s):
// \u3|Y_Cont[10]~3_combout  = ((\u3|X_Cont[10]~14_combout  & \u3|mCCD_LVAL~q )) # (!\u3|mCCD_FVAL~q )

	.dataa(\u3|X_Cont[10]~14_combout ),
	.datab(\u3|mCCD_FVAL~q ),
	.datac(\u3|mCCD_LVAL~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u3|Y_Cont[10]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u3|Y_Cont[10]~3 .lut_mask = 16'hB3B3;
defparam \u3|Y_Cont[10]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y27_N9
dffeas \u3|Y_Cont[0] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u3|Y_Cont[0]~1_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(!\u3|mCCD_FVAL~q ),
	.sload(gnd),
	.ena(\u3|Y_Cont[10]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|Y_Cont [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|Y_Cont[0] .is_wysiwyg = "true";
defparam \u3|Y_Cont[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N26
cycloneive_lcell_comb \u4|mDVAL~0 (
// Equation(s):
// \u4|mDVAL~0_combout  = (\u3|mCCD_LVAL~q  & (\u3|mCCD_FVAL~q  & (!\u3|X_Cont [0] & !\u3|Y_Cont [0])))

	.dataa(\u3|mCCD_LVAL~q ),
	.datab(\u3|mCCD_FVAL~q ),
	.datac(\u3|X_Cont [0]),
	.datad(\u3|Y_Cont [0]),
	.cin(gnd),
	.combout(\u4|mDVAL~0_combout ),
	.cout());
// synopsys translate_off
defparam \u4|mDVAL~0 .lut_mask = 16'h0008;
defparam \u4|mDVAL~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y27_N27
dffeas \u4|mDVAL (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u4|mDVAL~0_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|mDVAL~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u4|mDVAL .is_wysiwyg = "true";
defparam \u4|mDVAL .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y27_N21
dffeas \u8|mCCD_DVAL (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u4|mDVAL~q ),
	.clrn(\u2|oRST_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|mCCD_DVAL~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u8|mCCD_DVAL .is_wysiwyg = "true";
defparam \u8|mCCD_DVAL .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N30
cycloneive_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~5 (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout  = (!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & (\u8|mCCD_DVAL~q  & 
// ((\u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout ) # (\u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ))))

	.dataa(\u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout ),
	.datab(\u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.datac(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datad(\u8|mCCD_DVAL~q ),
	.cin(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~5 .lut_mask = 16'h0E00;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N2
cycloneive_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout  = \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  $ (((!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & 
// (!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & \u6|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ))))

	.dataa(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datab(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datac(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datad(\u6|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.cin(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 .lut_mask = 16'hE1F0;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y34_N24
cycloneive_lcell_comb \u2|oRST_0~0 (
// Equation(s):
// \u2|oRST_0~0_combout  = (\u2|Cont [21]) # ((\u2|oRST_0~q ) # ((\u2|Cont [20] & \u2|Equal0~6_combout )))

	.dataa(\u2|Cont [21]),
	.datab(\u2|Cont [20]),
	.datac(\u2|oRST_0~q ),
	.datad(\u2|Equal0~6_combout ),
	.cin(gnd),
	.combout(\u2|oRST_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u2|oRST_0~0 .lut_mask = 16'hFEFA;
defparam \u2|oRST_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y34_N25
dffeas \u2|oRST_0 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u2|oRST_0~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|oRST_0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u2|oRST_0 .is_wysiwyg = "true";
defparam \u2|oRST_0 .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G6
cycloneive_clkctrl \u2|oRST_0~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\u2|oRST_0~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\u2|oRST_0~clkctrl_outclk ));
// synopsys translate_off
defparam \u2|oRST_0~clkctrl .clock_type = "global clock";
defparam \u2|oRST_0~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X38_Y31_N3
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y30_N24
cycloneive_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout  = \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  $ (((\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & 
// (\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout  & \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ))))

	.dataa(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datab(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout ),
	.datac(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datad(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.cin(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 .lut_mask = 16'h78F0;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y30_N25
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y30_N10
cycloneive_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~9 (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~9_combout  = \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  $ (\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  $ 
// (\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  $ (!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q )))

	.dataa(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datab(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datac(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datad(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.cin(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~9 .lut_mask = 16'h9669;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y30_N11
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~9_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N20
cycloneive_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout  = \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  $ (((\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & 
// (\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout  & !\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ))))

	.dataa(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datab(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.datac(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datad(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.cin(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 .lut_mask = 16'hF078;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y30_N21
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N18
cycloneive_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0 (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout  = (!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & (!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  & 
// (\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout  & !\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q )))

	.dataa(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datab(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datac(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.datad(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.cin(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0 .lut_mask = 16'h0010;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N12
cycloneive_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~3 (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout  = (!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & (!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  & 
// \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout ))

	.dataa(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datab(gnd),
	.datac(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datad(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout ),
	.cin(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~3 .lut_mask = 16'h0500;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N14
cycloneive_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout  = \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  $ (((!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & 
// (\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  & \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout ))))

	.dataa(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datab(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datac(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datad(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout ),
	.cin(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 .lut_mask = 16'hB4F0;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y30_N15
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N16
cycloneive_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout  = \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  $ (((\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout  & 
// \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q )))

	.dataa(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ),
	.datab(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datac(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 .lut_mask = 16'h7878;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y30_N17
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N22
cycloneive_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout  = \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q  $ (((\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout  & 
// !\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q )))

	.dataa(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ),
	.datab(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datac(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 .lut_mask = 16'hD2D2;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y30_N23
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9 (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9 .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y30_N28
cycloneive_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~7 (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout  = \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  $ (\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q )

	.dataa(gnd),
	.datab(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.datac(gnd),
	.datad(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.cin(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~7 .lut_mask = 16'h33CC;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y30_N29
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[2] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[2] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N24
cycloneive_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~8 (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~8_combout  = \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  $ (\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  $ 
// (\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  $ (\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q )))

	.dataa(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datab(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datac(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datad(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.cin(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~8 .lut_mask = 16'h6996;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y30_N25
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~8_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y30_N2
cycloneive_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~6 (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout  = \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0] $ (\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [2] $ 
// (!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1]))

	.dataa(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0]),
	.datab(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [2]),
	.datac(gnd),
	.datad(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1]),
	.cin(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~6 .lut_mask = 16'h6699;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y30_N3
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9 (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9 .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y30_N6
cycloneive_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0 (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  = \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  $ (\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datad(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.cin(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0 .lut_mask = 16'h0FF0;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y30_N7
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N0
cycloneive_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[0]~0 (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[0]~0_combout  = !\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.cin(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[0]~0 .lut_mask = 16'h00FF;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y30_N1
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[0] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[0] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y30_N15
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[1] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u6|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[1] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: PLL_1
cycloneive_pll \u6|sdram_pll1|altpll_component|auto_generated|pll1 (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\CLOCK_50~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \u6|sdram_pll1|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \u6|sdram_pll1|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \u6|sdram_pll1|altpll_component|auto_generated|pll1 .c0_high = 2;
defparam \u6|sdram_pll1|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \u6|sdram_pll1|altpll_component|auto_generated|pll1 .c0_low = 2;
defparam \u6|sdram_pll1|altpll_component|auto_generated|pll1 .c0_mode = "even";
defparam \u6|sdram_pll1|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \u6|sdram_pll1|altpll_component|auto_generated|pll1 .c1_high = 2;
defparam \u6|sdram_pll1|altpll_component|auto_generated|pll1 .c1_initial = 4;
defparam \u6|sdram_pll1|altpll_component|auto_generated|pll1 .c1_low = 2;
defparam \u6|sdram_pll1|altpll_component|auto_generated|pll1 .c1_mode = "even";
defparam \u6|sdram_pll1|altpll_component|auto_generated|pll1 .c1_ph = 5;
defparam \u6|sdram_pll1|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \u6|sdram_pll1|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \u6|sdram_pll1|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \u6|sdram_pll1|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \u6|sdram_pll1|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \u6|sdram_pll1|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \u6|sdram_pll1|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \u6|sdram_pll1|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \u6|sdram_pll1|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \u6|sdram_pll1|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \u6|sdram_pll1|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \u6|sdram_pll1|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \u6|sdram_pll1|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \u6|sdram_pll1|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \u6|sdram_pll1|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \u6|sdram_pll1|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \u6|sdram_pll1|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \u6|sdram_pll1|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \u6|sdram_pll1|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \u6|sdram_pll1|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \u6|sdram_pll1|altpll_component|auto_generated|pll1 .clk0_counter = "c1";
defparam \u6|sdram_pll1|altpll_component|auto_generated|pll1 .clk0_divide_by = 1;
defparam \u6|sdram_pll1|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \u6|sdram_pll1|altpll_component|auto_generated|pll1 .clk0_multiply_by = 3;
defparam \u6|sdram_pll1|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \u6|sdram_pll1|altpll_component|auto_generated|pll1 .clk1_counter = "c0";
defparam \u6|sdram_pll1|altpll_component|auto_generated|pll1 .clk1_divide_by = 1;
defparam \u6|sdram_pll1|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \u6|sdram_pll1|altpll_component|auto_generated|pll1 .clk1_multiply_by = 3;
defparam \u6|sdram_pll1|altpll_component|auto_generated|pll1 .clk1_phase_shift = "-6042";
defparam \u6|sdram_pll1|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \u6|sdram_pll1|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \u6|sdram_pll1|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \u6|sdram_pll1|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \u6|sdram_pll1|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \u6|sdram_pll1|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \u6|sdram_pll1|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \u6|sdram_pll1|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \u6|sdram_pll1|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \u6|sdram_pll1|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \u6|sdram_pll1|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \u6|sdram_pll1|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \u6|sdram_pll1|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \u6|sdram_pll1|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \u6|sdram_pll1|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \u6|sdram_pll1|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \u6|sdram_pll1|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \u6|sdram_pll1|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \u6|sdram_pll1|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \u6|sdram_pll1|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 27;
defparam \u6|sdram_pll1|altpll_component|auto_generated|pll1 .m = 12;
defparam \u6|sdram_pll1|altpll_component|auto_generated|pll1 .m_initial = 4;
defparam \u6|sdram_pll1|altpll_component|auto_generated|pll1 .m_ph = 5;
defparam \u6|sdram_pll1|altpll_component|auto_generated|pll1 .n = 1;
defparam \u6|sdram_pll1|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \u6|sdram_pll1|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \u6|sdram_pll1|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \u6|sdram_pll1|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \u6|sdram_pll1|altpll_component|auto_generated|pll1 .simulation_type = "timing";
defparam \u6|sdram_pll1|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \u6|sdram_pll1|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \u6|sdram_pll1|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \u6|sdram_pll1|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \u6|sdram_pll1|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \u6|sdram_pll1|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \u6|sdram_pll1|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \u6|sdram_pll1|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 208;
defparam \u6|sdram_pll1|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X18_Y28_N8
cycloneive_lcell_comb \u6|Add3~8 (
// Equation(s):
// \u6|Add3~8_combout  = (\u6|ST [4] & (\u6|Add3~7  $ (GND))) # (!\u6|ST [4] & (!\u6|Add3~7  & VCC))
// \u6|Add3~9  = CARRY((\u6|ST [4] & !\u6|Add3~7 ))

	.dataa(\u6|ST [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u6|Add3~7 ),
	.combout(\u6|Add3~8_combout ),
	.cout(\u6|Add3~9 ));
// synopsys translate_off
defparam \u6|Add3~8 .lut_mask = 16'hA50A;
defparam \u6|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y28_N10
cycloneive_lcell_comb \u6|Add3~10 (
// Equation(s):
// \u6|Add3~10_combout  = (\u6|ST [5] & (!\u6|Add3~9 )) # (!\u6|ST [5] & ((\u6|Add3~9 ) # (GND)))
// \u6|Add3~11  = CARRY((!\u6|Add3~9 ) # (!\u6|ST [5]))

	.dataa(\u6|ST [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u6|Add3~9 ),
	.combout(\u6|Add3~10_combout ),
	.cout(\u6|Add3~11 ));
// synopsys translate_off
defparam \u6|Add3~10 .lut_mask = 16'h5A5F;
defparam \u6|Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y28_N22
cycloneive_lcell_comb \u6|ST[5]~8 (
// Equation(s):
// \u6|ST[5]~8_combout  = (\u6|Add3~10_combout  & \u6|ST[2]~4_combout )

	.dataa(\u6|Add3~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|ST[2]~4_combout ),
	.cin(gnd),
	.combout(\u6|ST[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u6|ST[5]~8 .lut_mask = 16'hAA00;
defparam \u6|ST[5]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y28_N23
dffeas \u6|ST[5] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|ST[5]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|ST [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|ST[5] .is_wysiwyg = "true";
defparam \u6|ST[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y28_N12
cycloneive_lcell_comb \u6|Add3~12 (
// Equation(s):
// \u6|Add3~12_combout  = (\u6|ST [6] & (\u6|Add3~11  $ (GND))) # (!\u6|ST [6] & (!\u6|Add3~11  & VCC))
// \u6|Add3~13  = CARRY((\u6|ST [6] & !\u6|Add3~11 ))

	.dataa(gnd),
	.datab(\u6|ST [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u6|Add3~11 ),
	.combout(\u6|Add3~12_combout ),
	.cout(\u6|Add3~13 ));
// synopsys translate_off
defparam \u6|Add3~12 .lut_mask = 16'hC30C;
defparam \u6|Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y28_N28
cycloneive_lcell_comb \u6|ST[6]~7 (
// Equation(s):
// \u6|ST[6]~7_combout  = (\u6|Add3~12_combout  & \u6|ST[2]~4_combout )

	.dataa(\u6|Add3~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|ST[2]~4_combout ),
	.cin(gnd),
	.combout(\u6|ST[6]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u6|ST[6]~7 .lut_mask = 16'hAA00;
defparam \u6|ST[6]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y28_N29
dffeas \u6|ST[6] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|ST[6]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|ST [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|ST[6] .is_wysiwyg = "true";
defparam \u6|ST[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y28_N14
cycloneive_lcell_comb \u6|Add3~14 (
// Equation(s):
// \u6|Add3~14_combout  = (\u6|ST [7] & (!\u6|Add3~13 )) # (!\u6|ST [7] & ((\u6|Add3~13 ) # (GND)))
// \u6|Add3~15  = CARRY((!\u6|Add3~13 ) # (!\u6|ST [7]))

	.dataa(\u6|ST [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u6|Add3~13 ),
	.combout(\u6|Add3~14_combout ),
	.cout(\u6|Add3~15 ));
// synopsys translate_off
defparam \u6|Add3~14 .lut_mask = 16'h5A5F;
defparam \u6|Add3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y28_N30
cycloneive_lcell_comb \u6|ST[7]~6 (
// Equation(s):
// \u6|ST[7]~6_combout  = (\u6|Add3~14_combout  & \u6|ST[2]~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u6|Add3~14_combout ),
	.datad(\u6|ST[2]~4_combout ),
	.cin(gnd),
	.combout(\u6|ST[7]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u6|ST[7]~6 .lut_mask = 16'hF000;
defparam \u6|ST[7]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y28_N31
dffeas \u6|ST[7] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|ST[7]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|ST [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|ST[7] .is_wysiwyg = "true";
defparam \u6|ST[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y28_N16
cycloneive_lcell_comb \u6|Add3~16 (
// Equation(s):
// \u6|Add3~16_combout  = (\u6|ST [8] & (\u6|Add3~15  $ (GND))) # (!\u6|ST [8] & (!\u6|Add3~15  & VCC))
// \u6|Add3~17  = CARRY((\u6|ST [8] & !\u6|Add3~15 ))

	.dataa(\u6|ST [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u6|Add3~15 ),
	.combout(\u6|Add3~16_combout ),
	.cout(\u6|Add3~17 ));
// synopsys translate_off
defparam \u6|Add3~16 .lut_mask = 16'hA50A;
defparam \u6|Add3~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y28_N20
cycloneive_lcell_comb \u6|ST[8]~10 (
// Equation(s):
// \u6|ST[8]~10_combout  = (\u6|Add3~16_combout  & \u6|ST[2]~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u6|Add3~16_combout ),
	.datad(\u6|ST[2]~4_combout ),
	.cin(gnd),
	.combout(\u6|ST[8]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u6|ST[8]~10 .lut_mask = 16'hF000;
defparam \u6|ST[8]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y28_N21
dffeas \u6|ST[8] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|ST[8]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|ST [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|ST[8] .is_wysiwyg = "true";
defparam \u6|ST[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y28_N18
cycloneive_lcell_comb \u6|Add3~18 (
// Equation(s):
// \u6|Add3~18_combout  = \u6|Add3~17  $ (\u6|ST [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|ST [9]),
	.cin(\u6|Add3~17 ),
	.combout(\u6|Add3~18_combout ),
	.cout());
// synopsys translate_off
defparam \u6|Add3~18 .lut_mask = 16'h0FF0;
defparam \u6|Add3~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y28_N20
cycloneive_lcell_comb \u6|ST[9]~5 (
// Equation(s):
// \u6|ST[9]~5_combout  = (\u6|Add3~18_combout  & \u6|ST[2]~4_combout )

	.dataa(gnd),
	.datab(\u6|Add3~18_combout ),
	.datac(gnd),
	.datad(\u6|ST[2]~4_combout ),
	.cin(gnd),
	.combout(\u6|ST[9]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u6|ST[9]~5 .lut_mask = 16'hCC00;
defparam \u6|ST[9]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y28_N21
dffeas \u6|ST[9] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|ST[9]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|ST [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|ST[9] .is_wysiwyg = "true";
defparam \u6|ST[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y28_N24
cycloneive_lcell_comb \u6|Equal9~0 (
// Equation(s):
// \u6|Equal9~0_combout  = (!\u6|ST [7] & (!\u6|ST [9] & (!\u6|ST [5] & !\u6|ST [6])))

	.dataa(\u6|ST [7]),
	.datab(\u6|ST [9]),
	.datac(\u6|ST [5]),
	.datad(\u6|ST [6]),
	.cin(gnd),
	.combout(\u6|Equal9~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|Equal9~0 .lut_mask = 16'h0001;
defparam \u6|Equal9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y28_N0
cycloneive_lcell_comb \u6|Add3~0 (
// Equation(s):
// \u6|Add3~0_combout  = \u6|ST [0] $ (VCC)
// \u6|Add3~1  = CARRY(\u6|ST [0])

	.dataa(gnd),
	.datab(\u6|ST [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u6|Add3~0_combout ),
	.cout(\u6|Add3~1 ));
// synopsys translate_off
defparam \u6|Add3~0 .lut_mask = 16'h33CC;
defparam \u6|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y28_N2
cycloneive_lcell_comb \u6|Add3~2 (
// Equation(s):
// \u6|Add3~2_combout  = (\u6|ST [1] & (!\u6|Add3~1 )) # (!\u6|ST [1] & ((\u6|Add3~1 ) # (GND)))
// \u6|Add3~3  = CARRY((!\u6|Add3~1 ) # (!\u6|ST [1]))

	.dataa(gnd),
	.datab(\u6|ST [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u6|Add3~1 ),
	.combout(\u6|Add3~2_combout ),
	.cout(\u6|Add3~3 ));
// synopsys translate_off
defparam \u6|Add3~2 .lut_mask = 16'h3C3F;
defparam \u6|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y28_N18
cycloneive_lcell_comb \u6|Equal5~0 (
// Equation(s):
// \u6|Equal5~0_combout  = (\u6|Equal4~0_combout  & (!\u6|ST [8] & (\u6|ST [0] & !\u6|ST [1])))

	.dataa(\u6|Equal4~0_combout ),
	.datab(\u6|ST [8]),
	.datac(\u6|ST [0]),
	.datad(\u6|ST [1]),
	.cin(gnd),
	.combout(\u6|Equal5~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|Equal5~0 .lut_mask = 16'h0020;
defparam \u6|Equal5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y28_N16
cycloneive_lcell_comb \u6|ST[1]~11 (
// Equation(s):
// \u6|ST[1]~11_combout  = (\u6|Equal5~0_combout ) # ((\u6|Equal3~0_combout  & (!\u6|Equal4~1_combout  & \u6|Add3~2_combout )))

	.dataa(\u6|Equal3~0_combout ),
	.datab(\u6|Equal4~1_combout ),
	.datac(\u6|Add3~2_combout ),
	.datad(\u6|Equal5~0_combout ),
	.cin(gnd),
	.combout(\u6|ST[1]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u6|ST[1]~11 .lut_mask = 16'hFF20;
defparam \u6|ST[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y28_N6
cycloneive_lcell_comb \u6|ST[1]~12 (
// Equation(s):
// \u6|ST[1]~12_combout  = (!\u6|ST[1]~3_combout  & \u6|ST[1]~11_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u6|ST[1]~3_combout ),
	.datad(\u6|ST[1]~11_combout ),
	.cin(gnd),
	.combout(\u6|ST[1]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u6|ST[1]~12 .lut_mask = 16'h0F00;
defparam \u6|ST[1]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y28_N7
dffeas \u6|ST[1] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|ST[1]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|ST [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|ST[1] .is_wysiwyg = "true";
defparam \u6|ST[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y28_N4
cycloneive_lcell_comb \u6|Add3~4 (
// Equation(s):
// \u6|Add3~4_combout  = (\u6|ST [2] & (\u6|Add3~3  $ (GND))) # (!\u6|ST [2] & (!\u6|Add3~3  & VCC))
// \u6|Add3~5  = CARRY((\u6|ST [2] & !\u6|Add3~3 ))

	.dataa(gnd),
	.datab(\u6|ST [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u6|Add3~3 ),
	.combout(\u6|Add3~4_combout ),
	.cout(\u6|Add3~5 ));
// synopsys translate_off
defparam \u6|Add3~4 .lut_mask = 16'hC30C;
defparam \u6|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y28_N26
cycloneive_lcell_comb \u6|ST[2]~14 (
// Equation(s):
// \u6|ST[2]~14_combout  = (\u6|Add3~4_combout  & \u6|ST[2]~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u6|Add3~4_combout ),
	.datad(\u6|ST[2]~4_combout ),
	.cin(gnd),
	.combout(\u6|ST[2]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u6|ST[2]~14 .lut_mask = 16'hF000;
defparam \u6|ST[2]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y28_N27
dffeas \u6|ST[2] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|ST[2]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|ST [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|ST[2] .is_wysiwyg = "true";
defparam \u6|ST[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y28_N10
cycloneive_lcell_comb \u6|Equal4~0 (
// Equation(s):
// \u6|Equal4~0_combout  = (!\u6|ST [3] & (\u6|Equal9~0_combout  & (!\u6|ST [2] & !\u6|ST [4])))

	.dataa(\u6|ST [3]),
	.datab(\u6|Equal9~0_combout ),
	.datac(\u6|ST [2]),
	.datad(\u6|ST [4]),
	.cin(gnd),
	.combout(\u6|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|Equal4~0 .lut_mask = 16'h0004;
defparam \u6|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y28_N20
cycloneive_lcell_comb \u6|Equal4~1 (
// Equation(s):
// \u6|Equal4~1_combout  = (\u6|Equal4~0_combout  & (!\u6|ST [8] & (!\u6|ST [0] & !\u6|ST [1])))

	.dataa(\u6|Equal4~0_combout ),
	.datab(\u6|ST [8]),
	.datac(\u6|ST [0]),
	.datad(\u6|ST [1]),
	.cin(gnd),
	.combout(\u6|Equal4~1_combout ),
	.cout());
// synopsys translate_off
defparam \u6|Equal4~1 .lut_mask = 16'h0002;
defparam \u6|Equal4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N12
cycloneive_lcell_comb \u6|Read~3 (
// Equation(s):
// \u6|Read~3_combout  = (\u6|Equal4~1_combout  & (!\u6|Pre_RD~q  & \u6|mRD~q ))

	.dataa(\u6|Equal4~1_combout ),
	.datab(gnd),
	.datac(\u6|Pre_RD~q ),
	.datad(\u6|mRD~q ),
	.cin(gnd),
	.combout(\u6|Read~3_combout ),
	.cout());
// synopsys translate_off
defparam \u6|Read~3 .lut_mask = 16'h0A00;
defparam \u6|Read~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N16
cycloneive_lcell_comb \u6|Equal1~0 (
// Equation(s):
// \u6|Equal1~0_combout  = (!\u6|Pre_RD~q  & \u6|mRD~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u6|Pre_RD~q ),
	.datad(\u6|mRD~q ),
	.cin(gnd),
	.combout(\u6|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|Equal1~0 .lut_mask = 16'h0F00;
defparam \u6|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y28_N2
cycloneive_lcell_comb \u6|Write~0 (
// Equation(s):
// \u6|Write~0_combout  = (\u6|Write~q  & (!\u6|Equal9~2_combout  & ((!\u6|Equal4~1_combout ) # (!\u6|Equal1~0_combout ))))

	.dataa(\u6|Equal1~0_combout ),
	.datab(\u6|Equal4~1_combout ),
	.datac(\u6|Write~q ),
	.datad(\u6|Equal9~2_combout ),
	.cin(gnd),
	.combout(\u6|Write~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|Write~0 .lut_mask = 16'h0070;
defparam \u6|Write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y28_N22
cycloneive_lcell_comb \u6|Write~2 (
// Equation(s):
// \u6|Write~2_combout  = (\u6|Write~0_combout ) # ((!\u6|Equal1~0_combout  & (!\u6|Write~q  & \u6|Write~1_combout )))

	.dataa(\u6|Equal1~0_combout ),
	.datab(\u6|Write~0_combout ),
	.datac(\u6|Write~q ),
	.datad(\u6|Write~1_combout ),
	.cin(gnd),
	.combout(\u6|Write~2_combout ),
	.cout());
// synopsys translate_off
defparam \u6|Write~2 .lut_mask = 16'hCDCC;
defparam \u6|Write~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y28_N23
dffeas \u6|Write (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|Write~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|Write~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|Write .is_wysiwyg = "true";
defparam \u6|Write .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y28_N12
cycloneive_lcell_comb \u6|IN_REQ~0 (
// Equation(s):
// \u6|IN_REQ~0_combout  = (\u6|Write~q  & (!\u6|ST [0] & \u6|ST [1]))

	.dataa(\u6|Write~q ),
	.datab(gnd),
	.datac(\u6|ST [0]),
	.datad(\u6|ST [1]),
	.cin(gnd),
	.combout(\u6|IN_REQ~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|IN_REQ~0 .lut_mask = 16'h0A00;
defparam \u6|IN_REQ~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y28_N10
cycloneive_lcell_comb \u6|IN_REQ~1 (
// Equation(s):
// \u6|IN_REQ~1_combout  = (\u6|Equal4~0_combout  & ((\u6|IN_REQ~0_combout  & (!\u6|ST [8])) # (!\u6|IN_REQ~0_combout  & ((\u6|IN_REQ~q ))))) # (!\u6|Equal4~0_combout  & (((\u6|IN_REQ~q ))))

	.dataa(\u6|Equal4~0_combout ),
	.datab(\u6|ST [8]),
	.datac(\u6|IN_REQ~q ),
	.datad(\u6|IN_REQ~0_combout ),
	.cin(gnd),
	.combout(\u6|IN_REQ~1_combout ),
	.cout());
// synopsys translate_off
defparam \u6|IN_REQ~1 .lut_mask = 16'h72F0;
defparam \u6|IN_REQ~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y28_N11
dffeas \u6|IN_REQ (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|IN_REQ~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|IN_REQ~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|IN_REQ .is_wysiwyg = "true";
defparam \u6|IN_REQ .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y31_N30
cycloneive_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2 (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  = (\u6|WR_MASK [0] & (!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6~q  & (!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  & \u6|IN_REQ~q 
// )))

	.dataa(\u6|WR_MASK [0]),
	.datab(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datac(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datad(\u6|IN_REQ~q ),
	.cin(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2 .lut_mask = 16'h0200;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N0
cycloneive_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[0]~0 (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[0]~0_combout  = !\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[0]~0 .lut_mask = 16'h0F0F;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y31_N1
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[0] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[0] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y31_N15
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[0] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g [0]),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[0] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y31_N27
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [0]),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0] .power_up = "low";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X36_Y31_N9
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [0]),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0] .power_up = "low";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X38_Y31_N25
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[1] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g [1]),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[1] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N28
cycloneive_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1]~feeder (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1]~feeder_combout  = \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [1]),
	.cin(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1]~feeder .lut_mask = 16'hFF00;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y31_N29
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1] .power_up = "low";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N22
cycloneive_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1]~feeder (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1]~feeder_combout  = \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [1]),
	.cin(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1]~feeder .lut_mask = 16'hFF00;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y31_N23
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1] .power_up = "low";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X36_Y31_N8
cycloneive_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout  = (\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [1] & ((\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [0] $ 
// (\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [0])) # (!\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [1]))) # (!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [1] & 
// ((\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [1]) # (\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [0] $ (\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [0]))))

	.dataa(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [1]),
	.datab(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [0]),
	.datac(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [0]),
	.datad(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [1]),
	.cin(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 .lut_mask = 16'h7DBE;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y31_N13
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[6] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u6|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[6] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y31_N28
cycloneive_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[7]~feeder (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[7]~feeder_combout  = \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.cin(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[7]~feeder .lut_mask = 16'hFF00;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y31_N29
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[7] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[7] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y31_N23
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[6] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g [6]),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[6] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y31_N30
cycloneive_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6]~feeder (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6]~feeder_combout  = \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [6]),
	.cin(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6]~feeder .lut_mask = 16'hFF00;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y31_N31
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6] .power_up = "low";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X33_Y31_N19
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [6]),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6] .power_up = "low";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X36_Y30_N7
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[7] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u6|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[7] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y31_N19
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g [7]),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y31_N6
cycloneive_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7]~feeder (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7]~feeder_combout  = \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [7]),
	.cin(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7]~feeder .lut_mask = 16'hFF00;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y31_N7
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7] .power_up = "low";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X33_Y31_N24
cycloneive_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7]~feeder (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7]~feeder_combout  = \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [7]),
	.cin(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7]~feeder .lut_mask = 16'hFF00;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y31_N25
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7] .power_up = "low";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X33_Y31_N18
cycloneive_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout  = (\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [6] & ((\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [7] $ 
// (\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7])) # (!\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [6]))) # (!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [6] & 
// ((\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [6]) # (\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [7] $ (\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7]))))

	.dataa(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [6]),
	.datab(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [7]),
	.datac(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [6]),
	.datad(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7]),
	.cin(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 .lut_mask = 16'h7BDE;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y31_N15
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[4] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u6|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[4] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y30_N27
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[5] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u6|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[5] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y31_N10
cycloneive_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout  = \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g [5]),
	.cin(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder .lut_mask = 16'hFF00;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y31_N11
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[5] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[5] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y31_N15
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [5]),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5] .power_up = "low";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X33_Y31_N11
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [5]),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5] .power_up = "low";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X36_Y31_N15
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[5] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u6|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[5] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N28
cycloneive_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[4]~feeder (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[4]~feeder_combout  = \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.cin(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[4]~feeder .lut_mask = 16'hFF00;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y30_N29
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[4] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[4] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y31_N16
cycloneive_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder_combout  = \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g [4]),
	.cin(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder .lut_mask = 16'hFF00;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y31_N17
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[4] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[4] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N28
cycloneive_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4]~feeder (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4]~feeder_combout  = \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [4]),
	.cin(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4]~feeder .lut_mask = 16'hFF00;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y31_N29
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4] .power_up = "low";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X36_Y31_N29
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [4]),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4] .power_up = "low";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X36_Y31_N14
cycloneive_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3 (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout  = (\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [4] & ((\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [5] $ 
// (\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [5])) # (!\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [4]))) # (!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [4] & 
// ((\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [4]) # (\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [5] $ (\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [5]))))

	.dataa(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [4]),
	.datab(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [5]),
	.datac(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [5]),
	.datad(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [4]),
	.cin(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3 .lut_mask = 16'h7DBE;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y31_N0
cycloneive_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5 (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout  = (!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & (!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  & 
// (!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout )))

	.dataa(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datab(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datac(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datad(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.cin(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5 .lut_mask = 16'h0100;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y31_N12
cycloneive_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6 (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout  = (!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & (!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  & 
// \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ))

	.dataa(gnd),
	.datab(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datac(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datad(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ),
	.cin(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6 .lut_mask = 16'h0300;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y31_N22
cycloneive_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout  = \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q  $ (((!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  & 
// \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout )))

	.dataa(gnd),
	.datab(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datac(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.datad(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ),
	.cin(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 .lut_mask = 16'hC3F0;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y31_N23
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9 (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9 .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y31_N9
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[9] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u6|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[9] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y30_N12
cycloneive_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[8]~feeder (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[8]~feeder_combout  = \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.cin(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[8]~feeder .lut_mask = 16'hFF00;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y30_N13
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[8] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[8] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y30_N19
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g [8]),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y31_N22
cycloneive_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8]~feeder (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8]~feeder_combout  = \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [8]),
	.cin(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8]~feeder .lut_mask = 16'hFF00;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y31_N23
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8] .power_up = "low";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X33_Y31_N9
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [8]),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8] .power_up = "low";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X35_Y30_N18
cycloneive_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[9]~feeder (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[9]~feeder_combout  = \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.cin(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[9]~feeder .lut_mask = 16'hFF00;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y30_N19
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[9] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[9] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y30_N0
cycloneive_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder_combout  = \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g [9]),
	.cin(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder .lut_mask = 16'hFF00;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y30_N1
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[9] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[9] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y31_N12
cycloneive_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9]~feeder (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9]~feeder_combout  = \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [9]),
	.cin(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9]~feeder .lut_mask = 16'hFF00;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y31_N13
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9] .power_up = "low";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X33_Y31_N0
cycloneive_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9]~feeder (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9]~feeder_combout  = \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [9]),
	.cin(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9]~feeder .lut_mask = 16'hFF00;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y31_N1
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9] .power_up = "low";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X33_Y31_N8
cycloneive_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout  = (\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [8] & ((\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [9] $ 
// (\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [9])) # (!\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [8]))) # (!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [8] & 
// ((\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [8]) # (\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [9] $ (\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [9]))))

	.dataa(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [8]),
	.datab(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [9]),
	.datac(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [8]),
	.datad(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [9]),
	.cin(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 .lut_mask = 16'h7BDE;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y31_N13
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[2] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u6|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[2] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y30_N0
cycloneive_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[2]~feeder (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[2]~feeder_combout  = \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.cin(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[2]~feeder .lut_mask = 16'hFF00;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y30_N1
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[2] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[2] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N4
cycloneive_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout  = \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g [2]),
	.cin(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder .lut_mask = 16'hFF00;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y31_N5
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y31_N26
cycloneive_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2]~feeder (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2]~feeder_combout  = \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [2]),
	.cin(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2]~feeder .lut_mask = 16'hFF00;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y31_N27
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2] .power_up = "low";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X36_Y31_N3
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [2]),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2] .power_up = "low";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X36_Y31_N21
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[3] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u6|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[3] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y30_N27
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[3] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u6|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[3] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y31_N7
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[3] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g [3]),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[3] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y31_N6
cycloneive_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3]~feeder (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3]~feeder_combout  = \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [3]),
	.cin(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3]~feeder .lut_mask = 16'hFF00;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y31_N7
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3] .power_up = "low";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X36_Y31_N16
cycloneive_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3]~feeder (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3]~feeder_combout  = \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [3]),
	.cin(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3]~feeder .lut_mask = 16'hFF00;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y31_N17
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3] .power_up = "low";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X36_Y31_N20
cycloneive_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4 (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout  = (\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [2] & ((\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [3] $ 
// (\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3])) # (!\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [2]))) # (!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [2] & 
// ((\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [2]) # (\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [3] $ (\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3]))))

	.dataa(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [2]),
	.datab(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [2]),
	.datac(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [3]),
	.datad(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3]),
	.cin(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4 .lut_mask = 16'h6FF6;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y31_N18
cycloneive_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5 (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout  = (\u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ) # 
// ((\u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ) # ((\u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ) # 
// (\u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout )))

	.dataa(\u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ),
	.datab(\u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ),
	.datac(\u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ),
	.datad(\u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout ),
	.cin(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5 .lut_mask = 16'hFFFE;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y31_N18
cycloneive_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3 (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout  = (\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  & (\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & 
// ((\u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ) # (\u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout ))))

	.dataa(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.datab(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datac(\u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.datad(\u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout ),
	.cin(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3 .lut_mask = 16'h8880;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y31_N14
cycloneive_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4 (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout  = (!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  & (!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & 
// (\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout )))

	.dataa(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datab(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datac(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datad(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.cin(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4 .lut_mask = 16'h1000;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y31_N20
cycloneive_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout  = \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout  $ (\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q )

	.dataa(gnd),
	.datab(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.datac(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 .lut_mask = 16'h3C3C;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y31_N21
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y31_N16
cycloneive_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout  = \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  $ (((\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & 
// \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout )))

	.dataa(gnd),
	.datab(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datac(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datad(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ),
	.cin(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 .lut_mask = 16'h3CF0;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y31_N17
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y31_N2
cycloneive_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout  = \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  $ (((\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  & 
// (!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ))))

	.dataa(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datab(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datac(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datad(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ),
	.cin(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 .lut_mask = 16'hD2F0;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y31_N3
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y31_N26
cycloneive_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout  = \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  $ (((\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  & 
// \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout )))

	.dataa(gnd),
	.datab(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datac(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.datad(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ),
	.cin(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 .lut_mask = 16'h3CF0;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y31_N27
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y31_N29
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[8] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u6|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[8] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y31_N10
cycloneive_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8 (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8~combout  = \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [8] $ (\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [9])

	.dataa(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [8]),
	.datab(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [9]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8~combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8 .lut_mask = 16'h6666;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y31_N31
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[8] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8~combout ),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[8] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y31_N16
cycloneive_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8 (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8~combout  = \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [8] $ (\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [8]),
	.datad(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [9]),
	.cin(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8~combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8 .lut_mask = 16'h0FF0;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y31_N17
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[8] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8~combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[8] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y31_N14
cycloneive_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7 (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7~combout  = \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [8] $ (\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [9] $ 
// (\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [7]))

	.dataa(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [8]),
	.datab(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [9]),
	.datac(gnd),
	.datad(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [7]),
	.cin(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7~combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7 .lut_mask = 16'h9966;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y31_N29
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[7] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7~combout ),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[7] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y31_N26
cycloneive_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7 (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7~combout  = \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [9] $ (\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [8] $ 
// (\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7]))

	.dataa(gnd),
	.datab(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [9]),
	.datac(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [8]),
	.datad(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7]),
	.cin(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7~combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7 .lut_mask = 16'hC33C;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y31_N27
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[7] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7~combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[7] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y31_N4
cycloneive_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6 (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout  = \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [6] $ (\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [9] $ 
// (\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [8] $ (\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7])))

	.dataa(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [6]),
	.datab(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [9]),
	.datac(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [8]),
	.datad(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7]),
	.cin(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6 .lut_mask = 16'h6996;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y31_N5
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[6] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[6] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y31_N20
cycloneive_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6 (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout  = \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [8] $ (\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [9] $ 
// (\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [6] $ (\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [7])))

	.dataa(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [8]),
	.datab(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [9]),
	.datac(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [6]),
	.datad(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [7]),
	.cin(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6 .lut_mask = 16'h6996;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y31_N15
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[6] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout ),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[6] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y31_N2
cycloneive_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5 (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5~combout  = \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout  $ (\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout ),
	.datad(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [5]),
	.cin(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5~combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5 .lut_mask = 16'h0FF0;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y31_N3
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[5] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5~combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[5] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y31_N8
cycloneive_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5 (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5~combout  = \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout  $ (\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout ),
	.datad(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [5]),
	.cin(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5~combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5 .lut_mask = 16'h0FF0;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y31_N9
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[5] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5~combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[5] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y31_N10
cycloneive_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4 (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout  = \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [4] $ (\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout  $ 
// (\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [5]))

	.dataa(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [4]),
	.datab(gnd),
	.datac(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout ),
	.datad(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [5]),
	.cin(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4 .lut_mask = 16'hA55A;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y31_N11
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[4] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[4] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y31_N28
cycloneive_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4 (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout  = \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [5] $ (\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout  $ 
// (\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [4]))

	.dataa(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [5]),
	.datab(gnd),
	.datac(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout ),
	.datad(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [4]),
	.cin(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4 .lut_mask = 16'hA55A;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y31_N29
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[4] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[4] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y31_N22
cycloneive_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3 (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout  = \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [5] $ (\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3] $ 
// (\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout  $ (\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [4])))

	.dataa(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [5]),
	.datab(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3]),
	.datac(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout ),
	.datad(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [4]),
	.cin(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3 .lut_mask = 16'h6996;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y31_N23
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[3] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[3] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y31_N2
cycloneive_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3 (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout  = \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [4] $ (\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [3] $ 
// (\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout  $ (\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [5])))

	.dataa(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [4]),
	.datab(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [3]),
	.datac(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout ),
	.datad(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [5]),
	.cin(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3 .lut_mask = 16'h6996;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y31_N21
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[3] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout ),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[3] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y31_N12
cycloneive_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2 (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2~combout  = \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout  $ (\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout ),
	.datad(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [2]),
	.cin(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2~combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2 .lut_mask = 16'h0FF0;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y31_N13
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[2] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2~combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[2] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y31_N0
cycloneive_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2 (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2~combout  = \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout  $ (\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout ),
	.datad(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [2]),
	.cin(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2~combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2 .lut_mask = 16'h0FF0;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y31_N1
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[2] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2~combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[2] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y31_N6
cycloneive_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1 (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1~combout  = \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout  $ (\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [2] $ 
// (\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [1]))

	.dataa(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout ),
	.datab(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [2]),
	.datac(gnd),
	.datad(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [1]),
	.cin(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1~combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1 .lut_mask = 16'h9966;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y31_N7
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[1] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1~combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[1] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y31_N10
cycloneive_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1 (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1~combout  = \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [1] $ (\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout  $ 
// (\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [2]))

	.dataa(gnd),
	.datab(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [1]),
	.datac(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout ),
	.datad(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [2]),
	.cin(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1~combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1 .lut_mask = 16'hC33C;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y31_N11
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[1] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1~combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[1] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y31_N24
cycloneive_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0 (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0~combout  = \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [0] $ (\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [1] $ 
// (\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout  $ (\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [2])))

	.dataa(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [0]),
	.datab(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [1]),
	.datac(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout ),
	.datad(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [2]),
	.cin(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0~combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0 .lut_mask = 16'h6996;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y31_N25
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[0] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0~combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[0] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y31_N4
cycloneive_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0 (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0~combout  = \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout  $ (\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [2] $ 
// (\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [0] $ (\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [1])))

	.dataa(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout ),
	.datab(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [2]),
	.datac(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [0]),
	.datad(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [1]),
	.cin(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0~combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0 .lut_mask = 16'h6996;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y31_N5
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[0] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0~combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[0] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y31_N14
cycloneive_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|op_1~1 (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|op_1~1_cout  = CARRY((\u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a [0]) # (!\u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a [0]))

	.dataa(\u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a [0]),
	.datab(\u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\u6|write_fifo1|dcfifo_component|auto_generated|op_1~1_cout ));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|op_1~1 .lut_mask = 16'h00BB;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|op_1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y31_N16
cycloneive_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|op_1~3 (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|op_1~3_cout  = CARRY((\u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a [1] & ((!\u6|write_fifo1|dcfifo_component|auto_generated|op_1~1_cout ) # 
// (!\u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a [1]))) # (!\u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a [1] & (!\u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a [1] & 
// !\u6|write_fifo1|dcfifo_component|auto_generated|op_1~1_cout )))

	.dataa(\u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a [1]),
	.datab(\u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u6|write_fifo1|dcfifo_component|auto_generated|op_1~1_cout ),
	.combout(),
	.cout(\u6|write_fifo1|dcfifo_component|auto_generated|op_1~3_cout ));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|op_1~3 .lut_mask = 16'h002B;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|op_1~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y31_N18
cycloneive_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|op_1~5 (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|op_1~5_cout  = CARRY((\u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a [2] & (\u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a [2] & 
// !\u6|write_fifo1|dcfifo_component|auto_generated|op_1~3_cout )) # (!\u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a [2] & ((\u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a [2]) # 
// (!\u6|write_fifo1|dcfifo_component|auto_generated|op_1~3_cout ))))

	.dataa(\u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a [2]),
	.datab(\u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u6|write_fifo1|dcfifo_component|auto_generated|op_1~3_cout ),
	.combout(),
	.cout(\u6|write_fifo1|dcfifo_component|auto_generated|op_1~5_cout ));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|op_1~5 .lut_mask = 16'h004D;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|op_1~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y31_N20
cycloneive_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|op_1~7 (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|op_1~7_cout  = CARRY((\u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a [3] & (\u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a [3] & 
// !\u6|write_fifo1|dcfifo_component|auto_generated|op_1~5_cout )) # (!\u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a [3] & ((\u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a [3]) # 
// (!\u6|write_fifo1|dcfifo_component|auto_generated|op_1~5_cout ))))

	.dataa(\u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a [3]),
	.datab(\u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u6|write_fifo1|dcfifo_component|auto_generated|op_1~5_cout ),
	.combout(),
	.cout(\u6|write_fifo1|dcfifo_component|auto_generated|op_1~7_cout ));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|op_1~7 .lut_mask = 16'h004D;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|op_1~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y31_N22
cycloneive_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|op_1~9 (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|op_1~9_cout  = CARRY((\u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a [4] & (\u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a [4] & 
// !\u6|write_fifo1|dcfifo_component|auto_generated|op_1~7_cout )) # (!\u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a [4] & ((\u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a [4]) # 
// (!\u6|write_fifo1|dcfifo_component|auto_generated|op_1~7_cout ))))

	.dataa(\u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a [4]),
	.datab(\u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u6|write_fifo1|dcfifo_component|auto_generated|op_1~7_cout ),
	.combout(),
	.cout(\u6|write_fifo1|dcfifo_component|auto_generated|op_1~9_cout ));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|op_1~9 .lut_mask = 16'h004D;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|op_1~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y31_N24
cycloneive_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|op_1~11 (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|op_1~11_cout  = CARRY((\u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a [5] & (\u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a [5] & 
// !\u6|write_fifo1|dcfifo_component|auto_generated|op_1~9_cout )) # (!\u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a [5] & ((\u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a [5]) # 
// (!\u6|write_fifo1|dcfifo_component|auto_generated|op_1~9_cout ))))

	.dataa(\u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a [5]),
	.datab(\u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u6|write_fifo1|dcfifo_component|auto_generated|op_1~9_cout ),
	.combout(),
	.cout(\u6|write_fifo1|dcfifo_component|auto_generated|op_1~11_cout ));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|op_1~11 .lut_mask = 16'h004D;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|op_1~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y31_N26
cycloneive_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|op_1~13 (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|op_1~13_cout  = CARRY((\u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a [6] & ((!\u6|write_fifo1|dcfifo_component|auto_generated|op_1~11_cout ) # 
// (!\u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a [6]))) # (!\u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a [6] & (!\u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a [6] & 
// !\u6|write_fifo1|dcfifo_component|auto_generated|op_1~11_cout )))

	.dataa(\u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a [6]),
	.datab(\u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u6|write_fifo1|dcfifo_component|auto_generated|op_1~11_cout ),
	.combout(),
	.cout(\u6|write_fifo1|dcfifo_component|auto_generated|op_1~13_cout ));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|op_1~13 .lut_mask = 16'h002B;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|op_1~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y31_N28
cycloneive_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|op_1~15 (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|op_1~15_cout  = CARRY((\u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a [7] & ((!\u6|write_fifo1|dcfifo_component|auto_generated|op_1~13_cout ) # 
// (!\u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a [7]))) # (!\u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a [7] & (!\u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a [7] & 
// !\u6|write_fifo1|dcfifo_component|auto_generated|op_1~13_cout )))

	.dataa(\u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a [7]),
	.datab(\u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u6|write_fifo1|dcfifo_component|auto_generated|op_1~13_cout ),
	.combout(),
	.cout(\u6|write_fifo1|dcfifo_component|auto_generated|op_1~15_cout ));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|op_1~15 .lut_mask = 16'h002B;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|op_1~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y31_N30
cycloneive_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|op_1~16 (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout  = \u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a [8] $ (\u6|write_fifo1|dcfifo_component|auto_generated|op_1~15_cout  $ 
// (\u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a [8]))

	.dataa(\u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a [8]),
	.cin(\u6|write_fifo1|dcfifo_component|auto_generated|op_1~15_cout ),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|op_1~16 .lut_mask = 16'hA55A;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|op_1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N14
cycloneive_lcell_comb \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~0 (
// Equation(s):
// \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout  = \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  $ (\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity6~q )

	.dataa(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.cin(gnd),
	.combout(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~0 .lut_mask = 16'h55AA;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N6
cycloneive_lcell_comb \u6|WR_MASK~0 (
// Equation(s):
// \u6|WR_MASK~0_combout  = (!\u6|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout  & (\u6|write_fifo2|dcfifo_component|auto_generated|op_1~16_combout  & !\u6|mWR_DONE~q ))

	.dataa(\u6|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout ),
	.datab(\u6|write_fifo2|dcfifo_component|auto_generated|op_1~16_combout ),
	.datac(\u6|mWR_DONE~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u6|WR_MASK~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|WR_MASK~0 .lut_mask = 16'h0404;
defparam \u6|WR_MASK~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y28_N28
cycloneive_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|op_2~0 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|op_2~0_combout  = (!\u6|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout  & !\u6|write_fifo2|dcfifo_component|auto_generated|op_1~16_combout )

	.dataa(gnd),
	.datab(\u6|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout ),
	.datac(gnd),
	.datad(\u6|write_fifo2|dcfifo_component|auto_generated|op_1~16_combout ),
	.cin(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|op_2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|op_2~0 .lut_mask = 16'h0033;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|op_2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y41_N12
cycloneive_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~11 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~11_combout  = \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  $ (\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  $ 
// (\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  $ (!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q )))

	.dataa(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datab(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datac(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datad(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.cin(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~11_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~11 .lut_mask = 16'h9669;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N22
cycloneive_lcell_comb \u6|RD_MASK~5 (
// Equation(s):
// \u6|RD_MASK~5_combout  = (!\u6|mRD_DONE~q  & (\u6|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout  & (!\u6|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout  & !\u6|write_fifo2|dcfifo_component|auto_generated|op_1~16_combout )))

	.dataa(\u6|mRD_DONE~q ),
	.datab(\u6|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout ),
	.datac(\u6|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout ),
	.datad(\u6|write_fifo2|dcfifo_component|auto_generated|op_1~16_combout ),
	.cin(gnd),
	.combout(\u6|RD_MASK~5_combout ),
	.cout());
// synopsys translate_off
defparam \u6|RD_MASK~5 .lut_mask = 16'h0004;
defparam \u6|RD_MASK~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N14
cycloneive_lcell_comb \u6|RD_MASK[1]~4 (
// Equation(s):
// \u6|RD_MASK[1]~4_combout  = (\u6|mRD_DONE~q ) # (\u6|RD_MASK[1]~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u6|mRD_DONE~q ),
	.datad(\u6|RD_MASK[1]~3_combout ),
	.cin(gnd),
	.combout(\u6|RD_MASK[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u6|RD_MASK[1]~4 .lut_mask = 16'hFFF0;
defparam \u6|RD_MASK[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y28_N23
dffeas \u6|RD_MASK[0] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|RD_MASK~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|RD_MASK[1]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|RD_MASK [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|RD_MASK[0] .is_wysiwyg = "true";
defparam \u6|RD_MASK[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y28_N30
cycloneive_lcell_comb \u6|OUT_VALID~2 (
// Equation(s):
// \u6|OUT_VALID~2_combout  = (\u6|OUT_VALID~1_combout  & ((\u6|Read~q  & ((!\u6|ST [8]))) # (!\u6|Read~q  & (\u6|OUT_VALID~q )))) # (!\u6|OUT_VALID~1_combout  & (((\u6|OUT_VALID~q ))))

	.dataa(\u6|OUT_VALID~1_combout ),
	.datab(\u6|Read~q ),
	.datac(\u6|OUT_VALID~q ),
	.datad(\u6|ST [8]),
	.cin(gnd),
	.combout(\u6|OUT_VALID~2_combout ),
	.cout());
// synopsys translate_off
defparam \u6|OUT_VALID~2 .lut_mask = 16'h70F8;
defparam \u6|OUT_VALID~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y28_N31
dffeas \u6|OUT_VALID (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|OUT_VALID~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|OUT_VALID~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|OUT_VALID .is_wysiwyg = "true";
defparam \u6|OUT_VALID .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y41_N9
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[1] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u6|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[1] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y41_N8
cycloneive_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[0]~0 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[0]~0_combout  = !\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[0]~0 .lut_mask = 16'h0F0F;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y41_N9
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[0] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[0] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y36_N20
cycloneive_lcell_comb \CCD_MCLK~0 (
// Equation(s):
// \CCD_MCLK~0_combout  = !\CCD_MCLK~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CCD_MCLK~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CCD_MCLK~0_combout ),
	.cout());
// synopsys translate_off
defparam \CCD_MCLK~0 .lut_mask = 16'h0F0F;
defparam \CCD_MCLK~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y36_N21
dffeas CCD_MCLK(
	.clk(\CLOCK_50~input_o ),
	.d(\CCD_MCLK~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CCD_MCLK~q ),
	.prn(vcc));
// synopsys translate_off
defparam CCD_MCLK.is_wysiwyg = "true";
defparam CCD_MCLK.power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G0
cycloneive_clkctrl \CCD_MCLK~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CCD_MCLK~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CCD_MCLK~clkctrl_outclk ));
// synopsys translate_off
defparam \CCD_MCLK~clkctrl .clock_type = "global clock";
defparam \CCD_MCLK~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X36_Y42_N18
cycloneive_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  = (\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & (\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  & 
// (!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6~q  & \u6|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout )))

	.dataa(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datac(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datad(\u6|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cin(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2 .lut_mask = 16'h0800;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y42_N6
cycloneive_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout  = \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  $ (\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datad(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.cin(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 .lut_mask = 16'h0FF0;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y42_N7
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 (
	.clk(\CCD_MCLK~clkctrl_outclk ),
	.d(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y54_N6
cycloneive_lcell_comb \u1|V_Cont[0]~10 (
// Equation(s):
// \u1|V_Cont[0]~10_combout  = \u1|V_Cont [0] $ (VCC)
// \u1|V_Cont[0]~11  = CARRY(\u1|V_Cont [0])

	.dataa(\u1|V_Cont [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u1|V_Cont[0]~10_combout ),
	.cout(\u1|V_Cont[0]~11 ));
// synopsys translate_off
defparam \u1|V_Cont[0]~10 .lut_mask = 16'h55AA;
defparam \u1|V_Cont[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y34_N26
cycloneive_lcell_comb \u2|oRST_2~0 (
// Equation(s):
// \u2|oRST_2~0_combout  = (\u2|oRST_2~q ) # ((\u2|Cont [21] & (\u2|Cont [20] & \u2|Equal0~6_combout )))

	.dataa(\u2|Cont [21]),
	.datab(\u2|Cont [20]),
	.datac(\u2|oRST_2~q ),
	.datad(\u2|Equal0~6_combout ),
	.cin(gnd),
	.combout(\u2|oRST_2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u2|oRST_2~0 .lut_mask = 16'hF8F0;
defparam \u2|oRST_2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y34_N27
dffeas \u2|oRST_2 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u2|oRST_2~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|oRST_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u2|oRST_2 .is_wysiwyg = "true";
defparam \u2|oRST_2 .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G8
cycloneive_clkctrl \u2|oRST_2~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\u2|oRST_2~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\u2|oRST_2~clkctrl_outclk ));
// synopsys translate_off
defparam \u2|oRST_2~clkctrl .clock_type = "global clock";
defparam \u2|oRST_2~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X35_Y54_N16
cycloneive_lcell_comb \u1|V_Cont[5]~20 (
// Equation(s):
// \u1|V_Cont[5]~20_combout  = (\u1|V_Cont [5] & (!\u1|V_Cont[4]~19 )) # (!\u1|V_Cont [5] & ((\u1|V_Cont[4]~19 ) # (GND)))
// \u1|V_Cont[5]~21  = CARRY((!\u1|V_Cont[4]~19 ) # (!\u1|V_Cont [5]))

	.dataa(\u1|V_Cont [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|V_Cont[4]~19 ),
	.combout(\u1|V_Cont[5]~20_combout ),
	.cout(\u1|V_Cont[5]~21 ));
// synopsys translate_off
defparam \u1|V_Cont[5]~20 .lut_mask = 16'h5A5F;
defparam \u1|V_Cont[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y54_N18
cycloneive_lcell_comb \u1|V_Cont[6]~22 (
// Equation(s):
// \u1|V_Cont[6]~22_combout  = (\u1|V_Cont [6] & (\u1|V_Cont[5]~21  $ (GND))) # (!\u1|V_Cont [6] & (!\u1|V_Cont[5]~21  & VCC))
// \u1|V_Cont[6]~23  = CARRY((\u1|V_Cont [6] & !\u1|V_Cont[5]~21 ))

	.dataa(gnd),
	.datab(\u1|V_Cont [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|V_Cont[5]~21 ),
	.combout(\u1|V_Cont[6]~22_combout ),
	.cout(\u1|V_Cont[6]~23 ));
// synopsys translate_off
defparam \u1|V_Cont[6]~22 .lut_mask = 16'hC30C;
defparam \u1|V_Cont[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y54_N10
cycloneive_lcell_comb \u1|H_Cont[0]~10 (
// Equation(s):
// \u1|H_Cont[0]~10_combout  = \u1|H_Cont [0] $ (VCC)
// \u1|H_Cont[0]~11  = CARRY(\u1|H_Cont [0])

	.dataa(\u1|H_Cont [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u1|H_Cont[0]~10_combout ),
	.cout(\u1|H_Cont[0]~11 ));
// synopsys translate_off
defparam \u1|H_Cont[0]~10 .lut_mask = 16'h55AA;
defparam \u1|H_Cont[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y54_N16
cycloneive_lcell_comb \u1|H_Cont[3]~16 (
// Equation(s):
// \u1|H_Cont[3]~16_combout  = (\u1|H_Cont [3] & (!\u1|H_Cont[2]~15 )) # (!\u1|H_Cont [3] & ((\u1|H_Cont[2]~15 ) # (GND)))
// \u1|H_Cont[3]~17  = CARRY((!\u1|H_Cont[2]~15 ) # (!\u1|H_Cont [3]))

	.dataa(gnd),
	.datab(\u1|H_Cont [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|H_Cont[2]~15 ),
	.combout(\u1|H_Cont[3]~16_combout ),
	.cout(\u1|H_Cont[3]~17 ));
// synopsys translate_off
defparam \u1|H_Cont[3]~16 .lut_mask = 16'h3C3F;
defparam \u1|H_Cont[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y54_N18
cycloneive_lcell_comb \u1|H_Cont[4]~18 (
// Equation(s):
// \u1|H_Cont[4]~18_combout  = (\u1|H_Cont [4] & (\u1|H_Cont[3]~17  $ (GND))) # (!\u1|H_Cont [4] & (!\u1|H_Cont[3]~17  & VCC))
// \u1|H_Cont[4]~19  = CARRY((\u1|H_Cont [4] & !\u1|H_Cont[3]~17 ))

	.dataa(gnd),
	.datab(\u1|H_Cont [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|H_Cont[3]~17 ),
	.combout(\u1|H_Cont[4]~18_combout ),
	.cout(\u1|H_Cont[4]~19 ));
// synopsys translate_off
defparam \u1|H_Cont[4]~18 .lut_mask = 16'hC30C;
defparam \u1|H_Cont[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y54_N19
dffeas \u1|H_Cont[4] (
	.clk(\CCD_MCLK~clkctrl_outclk ),
	.d(\u1|H_Cont[4]~18_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|LessThan6~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|H_Cont [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|H_Cont[4] .is_wysiwyg = "true";
defparam \u1|H_Cont[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y54_N20
cycloneive_lcell_comb \u1|H_Cont[5]~20 (
// Equation(s):
// \u1|H_Cont[5]~20_combout  = (\u1|H_Cont [5] & (!\u1|H_Cont[4]~19 )) # (!\u1|H_Cont [5] & ((\u1|H_Cont[4]~19 ) # (GND)))
// \u1|H_Cont[5]~21  = CARRY((!\u1|H_Cont[4]~19 ) # (!\u1|H_Cont [5]))

	.dataa(gnd),
	.datab(\u1|H_Cont [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|H_Cont[4]~19 ),
	.combout(\u1|H_Cont[5]~20_combout ),
	.cout(\u1|H_Cont[5]~21 ));
// synopsys translate_off
defparam \u1|H_Cont[5]~20 .lut_mask = 16'h3C3F;
defparam \u1|H_Cont[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y54_N21
dffeas \u1|H_Cont[5] (
	.clk(\CCD_MCLK~clkctrl_outclk ),
	.d(\u1|H_Cont[5]~20_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|LessThan6~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|H_Cont [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|H_Cont[5] .is_wysiwyg = "true";
defparam \u1|H_Cont[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y54_N22
cycloneive_lcell_comb \u1|H_Cont[6]~22 (
// Equation(s):
// \u1|H_Cont[6]~22_combout  = (\u1|H_Cont [6] & (\u1|H_Cont[5]~21  $ (GND))) # (!\u1|H_Cont [6] & (!\u1|H_Cont[5]~21  & VCC))
// \u1|H_Cont[6]~23  = CARRY((\u1|H_Cont [6] & !\u1|H_Cont[5]~21 ))

	.dataa(\u1|H_Cont [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|H_Cont[5]~21 ),
	.combout(\u1|H_Cont[6]~22_combout ),
	.cout(\u1|H_Cont[6]~23 ));
// synopsys translate_off
defparam \u1|H_Cont[6]~22 .lut_mask = 16'hA50A;
defparam \u1|H_Cont[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y54_N23
dffeas \u1|H_Cont[6] (
	.clk(\CCD_MCLK~clkctrl_outclk ),
	.d(\u1|H_Cont[6]~22_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|LessThan6~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|H_Cont [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|H_Cont[6] .is_wysiwyg = "true";
defparam \u1|H_Cont[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y54_N24
cycloneive_lcell_comb \u1|H_Cont[7]~24 (
// Equation(s):
// \u1|H_Cont[7]~24_combout  = (\u1|H_Cont [7] & (!\u1|H_Cont[6]~23 )) # (!\u1|H_Cont [7] & ((\u1|H_Cont[6]~23 ) # (GND)))
// \u1|H_Cont[7]~25  = CARRY((!\u1|H_Cont[6]~23 ) # (!\u1|H_Cont [7]))

	.dataa(gnd),
	.datab(\u1|H_Cont [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|H_Cont[6]~23 ),
	.combout(\u1|H_Cont[7]~24_combout ),
	.cout(\u1|H_Cont[7]~25 ));
// synopsys translate_off
defparam \u1|H_Cont[7]~24 .lut_mask = 16'h3C3F;
defparam \u1|H_Cont[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y54_N25
dffeas \u1|H_Cont[7] (
	.clk(\CCD_MCLK~clkctrl_outclk ),
	.d(\u1|H_Cont[7]~24_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|LessThan6~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|H_Cont [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|H_Cont[7] .is_wysiwyg = "true";
defparam \u1|H_Cont[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y54_N26
cycloneive_lcell_comb \u1|H_Cont[8]~26 (
// Equation(s):
// \u1|H_Cont[8]~26_combout  = (\u1|H_Cont [8] & (\u1|H_Cont[7]~25  $ (GND))) # (!\u1|H_Cont [8] & (!\u1|H_Cont[7]~25  & VCC))
// \u1|H_Cont[8]~27  = CARRY((\u1|H_Cont [8] & !\u1|H_Cont[7]~25 ))

	.dataa(\u1|H_Cont [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|H_Cont[7]~25 ),
	.combout(\u1|H_Cont[8]~26_combout ),
	.cout(\u1|H_Cont[8]~27 ));
// synopsys translate_off
defparam \u1|H_Cont[8]~26 .lut_mask = 16'hA50A;
defparam \u1|H_Cont[8]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y54_N27
dffeas \u1|H_Cont[8] (
	.clk(\CCD_MCLK~clkctrl_outclk ),
	.d(\u1|H_Cont[8]~26_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|LessThan6~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|H_Cont [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|H_Cont[8] .is_wysiwyg = "true";
defparam \u1|H_Cont[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y54_N28
cycloneive_lcell_comb \u1|H_Cont[9]~28 (
// Equation(s):
// \u1|H_Cont[9]~28_combout  = \u1|H_Cont[8]~27  $ (\u1|H_Cont [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|H_Cont [9]),
	.cin(\u1|H_Cont[8]~27 ),
	.combout(\u1|H_Cont[9]~28_combout ),
	.cout());
// synopsys translate_off
defparam \u1|H_Cont[9]~28 .lut_mask = 16'h0FF0;
defparam \u1|H_Cont[9]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y54_N29
dffeas \u1|H_Cont[9] (
	.clk(\CCD_MCLK~clkctrl_outclk ),
	.d(\u1|H_Cont[9]~28_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|LessThan6~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|H_Cont [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|H_Cont[9] .is_wysiwyg = "true";
defparam \u1|H_Cont[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y54_N28
cycloneive_lcell_comb \u1|LessThan6~0 (
// Equation(s):
// \u1|LessThan6~0_combout  = (\u1|H_Cont [8] & \u1|H_Cont [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|H_Cont [8]),
	.datad(\u1|H_Cont [9]),
	.cin(gnd),
	.combout(\u1|LessThan6~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|LessThan6~0 .lut_mask = 16'hF000;
defparam \u1|LessThan6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y54_N0
cycloneive_lcell_comb \u1|LessThan6~1 (
// Equation(s):
// \u1|LessThan6~1_combout  = (\u1|LessThan6~0_combout  & ((\u1|H_Cont [5]) # ((\u1|H_Cont [7]) # (\u1|H_Cont [6]))))

	.dataa(\u1|H_Cont [5]),
	.datab(\u1|H_Cont [7]),
	.datac(\u1|H_Cont [6]),
	.datad(\u1|LessThan6~0_combout ),
	.cin(gnd),
	.combout(\u1|LessThan6~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|LessThan6~1 .lut_mask = 16'hFE00;
defparam \u1|LessThan6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y54_N11
dffeas \u1|H_Cont[0] (
	.clk(\CCD_MCLK~clkctrl_outclk ),
	.d(\u1|H_Cont[0]~10_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|LessThan6~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|H_Cont [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|H_Cont[0] .is_wysiwyg = "true";
defparam \u1|H_Cont[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y54_N12
cycloneive_lcell_comb \u1|H_Cont[1]~12 (
// Equation(s):
// \u1|H_Cont[1]~12_combout  = (\u1|H_Cont [1] & (!\u1|H_Cont[0]~11 )) # (!\u1|H_Cont [1] & ((\u1|H_Cont[0]~11 ) # (GND)))
// \u1|H_Cont[1]~13  = CARRY((!\u1|H_Cont[0]~11 ) # (!\u1|H_Cont [1]))

	.dataa(\u1|H_Cont [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|H_Cont[0]~11 ),
	.combout(\u1|H_Cont[1]~12_combout ),
	.cout(\u1|H_Cont[1]~13 ));
// synopsys translate_off
defparam \u1|H_Cont[1]~12 .lut_mask = 16'h5A5F;
defparam \u1|H_Cont[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y54_N13
dffeas \u1|H_Cont[1] (
	.clk(\CCD_MCLK~clkctrl_outclk ),
	.d(\u1|H_Cont[1]~12_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|LessThan6~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|H_Cont [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|H_Cont[1] .is_wysiwyg = "true";
defparam \u1|H_Cont[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y54_N14
cycloneive_lcell_comb \u1|H_Cont[2]~14 (
// Equation(s):
// \u1|H_Cont[2]~14_combout  = (\u1|H_Cont [2] & (\u1|H_Cont[1]~13  $ (GND))) # (!\u1|H_Cont [2] & (!\u1|H_Cont[1]~13  & VCC))
// \u1|H_Cont[2]~15  = CARRY((\u1|H_Cont [2] & !\u1|H_Cont[1]~13 ))

	.dataa(gnd),
	.datab(\u1|H_Cont [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|H_Cont[1]~13 ),
	.combout(\u1|H_Cont[2]~14_combout ),
	.cout(\u1|H_Cont[2]~15 ));
// synopsys translate_off
defparam \u1|H_Cont[2]~14 .lut_mask = 16'hC30C;
defparam \u1|H_Cont[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y54_N15
dffeas \u1|H_Cont[2] (
	.clk(\CCD_MCLK~clkctrl_outclk ),
	.d(\u1|H_Cont[2]~14_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|LessThan6~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|H_Cont [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|H_Cont[2] .is_wysiwyg = "true";
defparam \u1|H_Cont[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y54_N17
dffeas \u1|H_Cont[3] (
	.clk(\CCD_MCLK~clkctrl_outclk ),
	.d(\u1|H_Cont[3]~16_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|LessThan6~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|H_Cont [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|H_Cont[3] .is_wysiwyg = "true";
defparam \u1|H_Cont[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y54_N30
cycloneive_lcell_comb \u1|Equal0~3 (
// Equation(s):
// \u1|Equal0~3_combout  = (!\u1|H_Cont [1] & (!\u1|H_Cont [9] & (!\u1|H_Cont [8] & !\u1|H_Cont [0])))

	.dataa(\u1|H_Cont [1]),
	.datab(\u1|H_Cont [9]),
	.datac(\u1|H_Cont [8]),
	.datad(\u1|H_Cont [0]),
	.cin(gnd),
	.combout(\u1|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Equal0~3 .lut_mask = 16'h0001;
defparam \u1|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y54_N4
cycloneive_lcell_comb \u1|Equal0~2 (
// Equation(s):
// \u1|Equal0~2_combout  = (!\u1|H_Cont [5] & (!\u1|H_Cont [4] & (!\u1|H_Cont [6] & !\u1|H_Cont [7])))

	.dataa(\u1|H_Cont [5]),
	.datab(\u1|H_Cont [4]),
	.datac(\u1|H_Cont [6]),
	.datad(\u1|H_Cont [7]),
	.cin(gnd),
	.combout(\u1|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Equal0~2 .lut_mask = 16'h0001;
defparam \u1|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y54_N20
cycloneive_lcell_comb \u1|Equal0~4 (
// Equation(s):
// \u1|Equal0~4_combout  = (!\u1|H_Cont [3] & (\u1|Equal0~3_combout  & (\u1|Equal0~2_combout  & !\u1|H_Cont [2])))

	.dataa(\u1|H_Cont [3]),
	.datab(\u1|Equal0~3_combout ),
	.datac(\u1|Equal0~2_combout ),
	.datad(\u1|H_Cont [2]),
	.cin(gnd),
	.combout(\u1|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Equal0~4 .lut_mask = 16'h0040;
defparam \u1|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y54_N19
dffeas \u1|V_Cont[6] (
	.clk(\CCD_MCLK~clkctrl_outclk ),
	.d(\u1|V_Cont[6]~22_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|LessThan8~2_combout ),
	.sload(gnd),
	.ena(\u1|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|V_Cont [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|V_Cont[6] .is_wysiwyg = "true";
defparam \u1|V_Cont[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y54_N20
cycloneive_lcell_comb \u1|V_Cont[7]~24 (
// Equation(s):
// \u1|V_Cont[7]~24_combout  = (\u1|V_Cont [7] & (!\u1|V_Cont[6]~23 )) # (!\u1|V_Cont [7] & ((\u1|V_Cont[6]~23 ) # (GND)))
// \u1|V_Cont[7]~25  = CARRY((!\u1|V_Cont[6]~23 ) # (!\u1|V_Cont [7]))

	.dataa(gnd),
	.datab(\u1|V_Cont [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|V_Cont[6]~23 ),
	.combout(\u1|V_Cont[7]~24_combout ),
	.cout(\u1|V_Cont[7]~25 ));
// synopsys translate_off
defparam \u1|V_Cont[7]~24 .lut_mask = 16'h3C3F;
defparam \u1|V_Cont[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y54_N21
dffeas \u1|V_Cont[7] (
	.clk(\CCD_MCLK~clkctrl_outclk ),
	.d(\u1|V_Cont[7]~24_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|LessThan8~2_combout ),
	.sload(gnd),
	.ena(\u1|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|V_Cont [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|V_Cont[7] .is_wysiwyg = "true";
defparam \u1|V_Cont[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y54_N22
cycloneive_lcell_comb \u1|V_Cont[8]~26 (
// Equation(s):
// \u1|V_Cont[8]~26_combout  = (\u1|V_Cont [8] & (\u1|V_Cont[7]~25  $ (GND))) # (!\u1|V_Cont [8] & (!\u1|V_Cont[7]~25  & VCC))
// \u1|V_Cont[8]~27  = CARRY((\u1|V_Cont [8] & !\u1|V_Cont[7]~25 ))

	.dataa(\u1|V_Cont [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|V_Cont[7]~25 ),
	.combout(\u1|V_Cont[8]~26_combout ),
	.cout(\u1|V_Cont[8]~27 ));
// synopsys translate_off
defparam \u1|V_Cont[8]~26 .lut_mask = 16'hA50A;
defparam \u1|V_Cont[8]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y54_N23
dffeas \u1|V_Cont[8] (
	.clk(\CCD_MCLK~clkctrl_outclk ),
	.d(\u1|V_Cont[8]~26_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|LessThan8~2_combout ),
	.sload(gnd),
	.ena(\u1|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|V_Cont [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|V_Cont[8] .is_wysiwyg = "true";
defparam \u1|V_Cont[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y54_N24
cycloneive_lcell_comb \u1|V_Cont[9]~28 (
// Equation(s):
// \u1|V_Cont[9]~28_combout  = \u1|V_Cont [9] $ (\u1|V_Cont[8]~27 )

	.dataa(\u1|V_Cont [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u1|V_Cont[8]~27 ),
	.combout(\u1|V_Cont[9]~28_combout ),
	.cout());
// synopsys translate_off
defparam \u1|V_Cont[9]~28 .lut_mask = 16'h5A5A;
defparam \u1|V_Cont[9]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y54_N25
dffeas \u1|V_Cont[9] (
	.clk(\CCD_MCLK~clkctrl_outclk ),
	.d(\u1|V_Cont[9]~28_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|LessThan8~2_combout ),
	.sload(gnd),
	.ena(\u1|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|V_Cont [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|V_Cont[9] .is_wysiwyg = "true";
defparam \u1|V_Cont[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y54_N4
cycloneive_lcell_comb \u1|LessThan8~1 (
// Equation(s):
// \u1|LessThan8~1_combout  = (((!\u1|V_Cont [1] & !\u1|V_Cont [0])) # (!\u1|V_Cont [3])) # (!\u1|V_Cont [2])

	.dataa(\u1|V_Cont [2]),
	.datab(\u1|V_Cont [3]),
	.datac(\u1|V_Cont [1]),
	.datad(\u1|V_Cont [0]),
	.cin(gnd),
	.combout(\u1|LessThan8~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|LessThan8~1 .lut_mask = 16'h777F;
defparam \u1|LessThan8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y54_N28
cycloneive_lcell_comb \u1|LessThan8~0 (
// Equation(s):
// \u1|LessThan8~0_combout  = (!\u1|V_Cont [8] & (!\u1|V_Cont [7] & (!\u1|V_Cont [4] & !\u1|V_Cont [6])))

	.dataa(\u1|V_Cont [8]),
	.datab(\u1|V_Cont [7]),
	.datac(\u1|V_Cont [4]),
	.datad(\u1|V_Cont [6]),
	.cin(gnd),
	.combout(\u1|LessThan8~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|LessThan8~0 .lut_mask = 16'h0001;
defparam \u1|LessThan8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y54_N26
cycloneive_lcell_comb \u1|LessThan8~2 (
// Equation(s):
// \u1|LessThan8~2_combout  = (\u1|V_Cont [9] & (((\u1|V_Cont [5]) # (!\u1|LessThan8~0_combout )) # (!\u1|LessThan8~1_combout )))

	.dataa(\u1|V_Cont [9]),
	.datab(\u1|LessThan8~1_combout ),
	.datac(\u1|V_Cont [5]),
	.datad(\u1|LessThan8~0_combout ),
	.cin(gnd),
	.combout(\u1|LessThan8~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|LessThan8~2 .lut_mask = 16'hA2AA;
defparam \u1|LessThan8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y54_N7
dffeas \u1|V_Cont[0] (
	.clk(\CCD_MCLK~clkctrl_outclk ),
	.d(\u1|V_Cont[0]~10_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|LessThan8~2_combout ),
	.sload(gnd),
	.ena(\u1|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|V_Cont [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|V_Cont[0] .is_wysiwyg = "true";
defparam \u1|V_Cont[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y54_N8
cycloneive_lcell_comb \u1|V_Cont[1]~12 (
// Equation(s):
// \u1|V_Cont[1]~12_combout  = (\u1|V_Cont [1] & (!\u1|V_Cont[0]~11 )) # (!\u1|V_Cont [1] & ((\u1|V_Cont[0]~11 ) # (GND)))
// \u1|V_Cont[1]~13  = CARRY((!\u1|V_Cont[0]~11 ) # (!\u1|V_Cont [1]))

	.dataa(gnd),
	.datab(\u1|V_Cont [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|V_Cont[0]~11 ),
	.combout(\u1|V_Cont[1]~12_combout ),
	.cout(\u1|V_Cont[1]~13 ));
// synopsys translate_off
defparam \u1|V_Cont[1]~12 .lut_mask = 16'h3C3F;
defparam \u1|V_Cont[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y54_N9
dffeas \u1|V_Cont[1] (
	.clk(\CCD_MCLK~clkctrl_outclk ),
	.d(\u1|V_Cont[1]~12_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|LessThan8~2_combout ),
	.sload(gnd),
	.ena(\u1|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|V_Cont [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|V_Cont[1] .is_wysiwyg = "true";
defparam \u1|V_Cont[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y54_N10
cycloneive_lcell_comb \u1|V_Cont[2]~14 (
// Equation(s):
// \u1|V_Cont[2]~14_combout  = (\u1|V_Cont [2] & (\u1|V_Cont[1]~13  $ (GND))) # (!\u1|V_Cont [2] & (!\u1|V_Cont[1]~13  & VCC))
// \u1|V_Cont[2]~15  = CARRY((\u1|V_Cont [2] & !\u1|V_Cont[1]~13 ))

	.dataa(\u1|V_Cont [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|V_Cont[1]~13 ),
	.combout(\u1|V_Cont[2]~14_combout ),
	.cout(\u1|V_Cont[2]~15 ));
// synopsys translate_off
defparam \u1|V_Cont[2]~14 .lut_mask = 16'hA50A;
defparam \u1|V_Cont[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y54_N11
dffeas \u1|V_Cont[2] (
	.clk(\CCD_MCLK~clkctrl_outclk ),
	.d(\u1|V_Cont[2]~14_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|LessThan8~2_combout ),
	.sload(gnd),
	.ena(\u1|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|V_Cont [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|V_Cont[2] .is_wysiwyg = "true";
defparam \u1|V_Cont[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y54_N12
cycloneive_lcell_comb \u1|V_Cont[3]~16 (
// Equation(s):
// \u1|V_Cont[3]~16_combout  = (\u1|V_Cont [3] & (!\u1|V_Cont[2]~15 )) # (!\u1|V_Cont [3] & ((\u1|V_Cont[2]~15 ) # (GND)))
// \u1|V_Cont[3]~17  = CARRY((!\u1|V_Cont[2]~15 ) # (!\u1|V_Cont [3]))

	.dataa(\u1|V_Cont [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|V_Cont[2]~15 ),
	.combout(\u1|V_Cont[3]~16_combout ),
	.cout(\u1|V_Cont[3]~17 ));
// synopsys translate_off
defparam \u1|V_Cont[3]~16 .lut_mask = 16'h5A5F;
defparam \u1|V_Cont[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y54_N13
dffeas \u1|V_Cont[3] (
	.clk(\CCD_MCLK~clkctrl_outclk ),
	.d(\u1|V_Cont[3]~16_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|LessThan8~2_combout ),
	.sload(gnd),
	.ena(\u1|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|V_Cont [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|V_Cont[3] .is_wysiwyg = "true";
defparam \u1|V_Cont[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y54_N14
cycloneive_lcell_comb \u1|V_Cont[4]~18 (
// Equation(s):
// \u1|V_Cont[4]~18_combout  = (\u1|V_Cont [4] & (\u1|V_Cont[3]~17  $ (GND))) # (!\u1|V_Cont [4] & (!\u1|V_Cont[3]~17  & VCC))
// \u1|V_Cont[4]~19  = CARRY((\u1|V_Cont [4] & !\u1|V_Cont[3]~17 ))

	.dataa(gnd),
	.datab(\u1|V_Cont [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|V_Cont[3]~17 ),
	.combout(\u1|V_Cont[4]~18_combout ),
	.cout(\u1|V_Cont[4]~19 ));
// synopsys translate_off
defparam \u1|V_Cont[4]~18 .lut_mask = 16'hC30C;
defparam \u1|V_Cont[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y54_N15
dffeas \u1|V_Cont[4] (
	.clk(\CCD_MCLK~clkctrl_outclk ),
	.d(\u1|V_Cont[4]~18_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|LessThan8~2_combout ),
	.sload(gnd),
	.ena(\u1|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|V_Cont [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|V_Cont[4] .is_wysiwyg = "true";
defparam \u1|V_Cont[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y54_N17
dffeas \u1|V_Cont[5] (
	.clk(\CCD_MCLK~clkctrl_outclk ),
	.d(\u1|V_Cont[5]~20_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|LessThan8~2_combout ),
	.sload(gnd),
	.ena(\u1|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|V_Cont [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|V_Cont[5] .is_wysiwyg = "true";
defparam \u1|V_Cont[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y54_N30
cycloneive_lcell_comb \u1|LessThan4~0 (
// Equation(s):
// \u1|LessThan4~0_combout  = (!\u1|V_Cont [3] & (!\u1|V_Cont [1] & !\u1|V_Cont [2]))

	.dataa(\u1|V_Cont [3]),
	.datab(gnd),
	.datac(\u1|V_Cont [1]),
	.datad(\u1|V_Cont [2]),
	.cin(gnd),
	.combout(\u1|LessThan4~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|LessThan4~0 .lut_mask = 16'h0005;
defparam \u1|LessThan4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y54_N2
cycloneive_lcell_comb \u1|LessThan5~0 (
// Equation(s):
// \u1|LessThan5~0_combout  = ((!\u1|V_Cont [5] & (\u1|LessThan4~0_combout  & \u1|LessThan8~0_combout ))) # (!\u1|V_Cont [9])

	.dataa(\u1|V_Cont [5]),
	.datab(\u1|V_Cont [9]),
	.datac(\u1|LessThan4~0_combout ),
	.datad(\u1|LessThan8~0_combout ),
	.cin(gnd),
	.combout(\u1|LessThan5~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|LessThan5~0 .lut_mask = 16'h7333;
defparam \u1|LessThan5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y54_N30
cycloneive_lcell_comb \u1|Equal0~1 (
// Equation(s):
// \u1|Equal0~1_combout  = (!\u1|H_Cont [8] & !\u1|H_Cont [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|H_Cont [8]),
	.datad(\u1|H_Cont [9]),
	.cin(gnd),
	.combout(\u1|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Equal0~1 .lut_mask = 16'h000F;
defparam \u1|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y54_N6
cycloneive_lcell_comb \u1|Equal0~0 (
// Equation(s):
// \u1|Equal0~0_combout  = (!\u1|H_Cont [5] & (!\u1|H_Cont [6] & !\u1|H_Cont [4]))

	.dataa(gnd),
	.datab(\u1|H_Cont [5]),
	.datac(\u1|H_Cont [6]),
	.datad(\u1|H_Cont [4]),
	.cin(gnd),
	.combout(\u1|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Equal0~0 .lut_mask = 16'h0003;
defparam \u1|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y54_N2
cycloneive_lcell_comb \u1|LessThan2~0 (
// Equation(s):
// \u1|LessThan2~0_combout  = (\u1|Equal0~0_combout  & (((!\u1|H_Cont [2]) # (!\u1|H_Cont [3])) # (!\u1|H_Cont [1])))

	.dataa(\u1|H_Cont [1]),
	.datab(\u1|H_Cont [3]),
	.datac(\u1|H_Cont [2]),
	.datad(\u1|Equal0~0_combout ),
	.cin(gnd),
	.combout(\u1|LessThan2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|LessThan2~0 .lut_mask = 16'h7F00;
defparam \u1|LessThan2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y54_N26
cycloneive_lcell_comb \u1|always0~0 (
// Equation(s):
// \u1|always0~0_combout  = (\u1|LessThan6~0_combout  & (!\u1|H_Cont [7] & (!\u1|Equal0~1_combout  & \u1|LessThan2~0_combout ))) # (!\u1|LessThan6~0_combout  & (((\u1|H_Cont [7] & !\u1|LessThan2~0_combout )) # (!\u1|Equal0~1_combout )))

	.dataa(\u1|LessThan6~0_combout ),
	.datab(\u1|H_Cont [7]),
	.datac(\u1|Equal0~1_combout ),
	.datad(\u1|LessThan2~0_combout ),
	.cin(gnd),
	.combout(\u1|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|always0~0 .lut_mask = 16'h0745;
defparam \u1|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y54_N0
cycloneive_lcell_comb \u1|LessThan4~1 (
// Equation(s):
// \u1|LessThan4~1_combout  = (!\u1|V_Cont [9] & (!\u1|V_Cont [7] & (!\u1|V_Cont [8] & !\u1|V_Cont [6])))

	.dataa(\u1|V_Cont [9]),
	.datab(\u1|V_Cont [7]),
	.datac(\u1|V_Cont [8]),
	.datad(\u1|V_Cont [6]),
	.cin(gnd),
	.combout(\u1|LessThan4~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|LessThan4~1 .lut_mask = 16'h0001;
defparam \u1|LessThan4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y54_N2
cycloneive_lcell_comb \u1|LessThan4~2 (
// Equation(s):
// \u1|LessThan4~2_combout  = (\u1|LessThan4~1_combout  & (((!\u1|V_Cont [4] & \u1|LessThan4~0_combout )) # (!\u1|V_Cont [5])))

	.dataa(\u1|V_Cont [5]),
	.datab(\u1|LessThan4~1_combout ),
	.datac(\u1|V_Cont [4]),
	.datad(\u1|LessThan4~0_combout ),
	.cin(gnd),
	.combout(\u1|LessThan4~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|LessThan4~2 .lut_mask = 16'h4C44;
defparam \u1|LessThan4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y54_N28
cycloneive_lcell_comb \u1|always0~1 (
// Equation(s):
// \u1|always0~1_combout  = (\u1|LessThan5~0_combout  & (\u1|always0~0_combout  & !\u1|LessThan4~2_combout ))

	.dataa(gnd),
	.datab(\u1|LessThan5~0_combout ),
	.datac(\u1|always0~0_combout ),
	.datad(\u1|LessThan4~2_combout ),
	.cin(gnd),
	.combout(\u1|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|always0~1 .lut_mask = 16'h00C0;
defparam \u1|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y54_N29
dffeas \u1|oRequest (
	.clk(\CCD_MCLK~clkctrl_outclk ),
	.d(\u1|always0~1_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|oRequest~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|oRequest .is_wysiwyg = "true";
defparam \u1|oRequest .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y42_N12
cycloneive_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout  = (\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & (!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6~q  & (\u1|oRequest~q  & 
// !\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q )))

	.dataa(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datac(\u1|oRequest~q ),
	.datad(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.cin(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3 .lut_mask = 16'h0020;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y41_N9
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[3] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u6|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[3] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y41_N18
cycloneive_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout  = \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [3]),
	.cin(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder .lut_mask = 16'hFF00;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y41_N19
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[3] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[3] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y41_N22
cycloneive_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3]~feeder (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3]~feeder_combout  = \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [3]),
	.cin(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3]~feeder .lut_mask = 16'hFF00;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y41_N23
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3] (
	.clk(\CCD_MCLK~clkctrl_outclk ),
	.d(\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3] .power_up = "low";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X33_Y41_N21
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3] (
	.clk(\CCD_MCLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [3]),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3] .power_up = "low";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X33_Y41_N13
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[0] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [0]),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[0] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y41_N8
cycloneive_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0]~feeder (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0]~feeder_combout  = \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [0]),
	.cin(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0]~feeder .lut_mask = 16'hFF00;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y41_N9
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0] (
	.clk(\CCD_MCLK~clkctrl_outclk ),
	.d(\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0] .power_up = "low";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X33_Y41_N31
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0] (
	.clk(\CCD_MCLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [0]),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0] .power_up = "low";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X36_Y40_N0
cycloneive_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[3]~feeder (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout  = \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.cin(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[3]~feeder .lut_mask = 16'hFF00;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y40_N1
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[3] (
	.clk(\CCD_MCLK~clkctrl_outclk ),
	.d(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[3] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y41_N30
cycloneive_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout  = (\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g [0] & ((\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3] $ 
// (\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g [3])) # (!\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [0]))) # (!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g [0] & 
// ((\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [0]) # (\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3] $ (\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g [3]))))

	.dataa(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g [0]),
	.datab(\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3]),
	.datac(\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [0]),
	.datad(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g [3]),
	.cin(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5 .lut_mask = 16'h7BDE;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y41_N22
cycloneive_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout  = \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [1]),
	.cin(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder .lut_mask = 16'hFF00;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y41_N23
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[1] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[1] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y42_N8
cycloneive_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1]~feeder (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1]~feeder_combout  = \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [1]),
	.cin(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1]~feeder .lut_mask = 16'hFF00;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y42_N9
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1] (
	.clk(\CCD_MCLK~clkctrl_outclk ),
	.d(\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1] .power_up = "low";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X36_Y42_N29
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1] (
	.clk(\CCD_MCLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [1]),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1] .power_up = "low";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X38_Y40_N24
cycloneive_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[1]~feeder (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[1]~feeder_combout  = \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.cin(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[1]~feeder .lut_mask = 16'hFF00;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y40_N25
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[1] (
	.clk(\CCD_MCLK~clkctrl_outclk ),
	.d(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[1] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y42_N28
cycloneive_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout  = \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [1] $ (\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [1]),
	.datad(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g [1]),
	.cin(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0 .lut_mask = 16'h0FF0;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y42_N22
cycloneive_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout  = (\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout  & ((\u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout ) # 
// ((\u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout ) # (\u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout ))))

	.dataa(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.datab(\u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout ),
	.datac(\u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout ),
	.datad(\u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout ),
	.cin(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4 .lut_mask = 16'hAAA8;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y40_N10
cycloneive_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout  = \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  $ (((\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & 
// \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout )))

	.dataa(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datab(gnd),
	.datac(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datad(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.cin(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 .lut_mask = 16'h5AF0;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y40_N11
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 (
	.clk(\CCD_MCLK~clkctrl_outclk ),
	.d(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y40_N20
cycloneive_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout  = \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  $ (((!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & 
// (\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout  & \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ))))

	.dataa(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datab(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.datac(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datad(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.cin(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 .lut_mask = 16'hB4F0;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y40_N21
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 (
	.clk(\CCD_MCLK~clkctrl_outclk ),
	.d(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y40_N28
cycloneive_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout  = (!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  & (\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & 
// (!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout )))

	.dataa(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datab(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datac(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datad(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.cin(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5 .lut_mask = 16'h0400;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y40_N30
cycloneive_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout  = \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  $ (\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datad(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ),
	.cin(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 .lut_mask = 16'h0FF0;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y40_N31
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 (
	.clk(\CCD_MCLK~clkctrl_outclk ),
	.d(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y40_N2
cycloneive_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout  = (!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  & (!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & 
// (!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout )))

	.dataa(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datab(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datac(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datad(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.cin(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0 .lut_mask = 16'h0100;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y40_N16
cycloneive_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout  = \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  $ (((\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & 
// \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout )))

	.dataa(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datab(gnd),
	.datac(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datad(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout ),
	.cin(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 .lut_mask = 16'h5AF0;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y40_N17
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 (
	.clk(\CCD_MCLK~clkctrl_outclk ),
	.d(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y40_N26
cycloneive_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout  = \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  $ (((!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & 
// (\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  & \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout ))))

	.dataa(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datab(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datac(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datad(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout ),
	.cin(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 .lut_mask = 16'hB4F0;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y40_N27
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 (
	.clk(\CCD_MCLK~clkctrl_outclk ),
	.d(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y40_N15
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[7] (
	.clk(\CCD_MCLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u6|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[7] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y41_N0
cycloneive_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  = (!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & (!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & 
// (\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & !\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q )))

	.dataa(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datab(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datac(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datad(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.cin(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0 .lut_mask = 16'h0010;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y41_N10
cycloneive_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~4 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout  = (!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & (!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & 
// (\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & \u6|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout )))

	.dataa(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datab(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datac(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datad(\u6|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.cin(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~4 .lut_mask = 16'h1000;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y41_N16
cycloneive_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout  = \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  $ (((\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & 
// (!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  & \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ))))

	.dataa(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datab(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datac(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datad(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ),
	.cin(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 .lut_mask = 16'hD2F0;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y41_N17
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y41_N28
cycloneive_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  = (\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & (!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  & 
// (!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  & \u6|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout )))

	.dataa(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.datab(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datac(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datad(\u6|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.cin(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1 .lut_mask = 16'h0200;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y41_N30
cycloneive_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout  = \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  $ (((\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  & 
// (!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ))))

	.dataa(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datab(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datac(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datad(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.cin(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 .lut_mask = 16'hD2F0;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y41_N31
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y41_N7
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[7] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u6|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[7] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y41_N9
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [7]),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y41_N7
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7] (
	.clk(\CCD_MCLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [7]),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7] .power_up = "low";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X40_Y41_N26
cycloneive_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7]~feeder (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7]~feeder_combout  = \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [7]),
	.cin(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7]~feeder .lut_mask = 16'hFF00;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y41_N27
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7] (
	.clk(\CCD_MCLK~clkctrl_outclk ),
	.d(\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7] .power_up = "low";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X38_Y40_N0
cycloneive_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[4]~feeder (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[4]~feeder_combout  = \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.cin(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[4]~feeder .lut_mask = 16'hFF00;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y40_N1
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[4] (
	.clk(\CCD_MCLK~clkctrl_outclk ),
	.d(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[4] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y41_N29
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[4] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u6|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[4] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y41_N21
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[4] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [4]),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[4] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y41_N31
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4] (
	.clk(\CCD_MCLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [4]),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4] .power_up = "low";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X38_Y41_N29
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4] (
	.clk(\CCD_MCLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [4]),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4] .power_up = "low";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X39_Y41_N2
cycloneive_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout  = (\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g [7] & ((\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g [4] $ 
// (\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [4])) # (!\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7]))) # (!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g [7] & 
// ((\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7]) # (\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g [4] $ (\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [4]))))

	.dataa(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g [7]),
	.datab(\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7]),
	.datac(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g [4]),
	.datad(\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [4]),
	.cin(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 .lut_mask = 16'h6FF6;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y41_N2
cycloneive_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~2 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout  = (!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  & (!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  & 
// (!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout )))

	.dataa(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datab(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datac(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datad(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.cin(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~2 .lut_mask = 16'h0100;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y41_N18
cycloneive_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0_combout  = \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q  $ (((!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  & 
// \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout )))

	.dataa(gnd),
	.datab(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.datac(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q ),
	.datad(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.cin(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0 .lut_mask = 16'hC3F0;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y41_N19
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a10 (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a10 .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a10 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y41_N24
cycloneive_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[10]~feeder (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[10]~feeder_combout  = \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q ),
	.cin(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[10]~feeder .lut_mask = 16'hFF00;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y41_N25
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[10] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[10] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y41_N6
cycloneive_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[10]~feeder (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[10]~feeder_combout  = \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [10]),
	.cin(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[10]~feeder .lut_mask = 16'hFF00;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y41_N7
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[10] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[10] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y41_N12
cycloneive_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[10]~feeder (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[10]~feeder_combout  = \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [10]),
	.cin(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[10]~feeder .lut_mask = 16'hFF00;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y41_N13
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[10] (
	.clk(\CCD_MCLK~clkctrl_outclk ),
	.d(\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[10] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[10] .power_up = "low";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[10] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X38_Y41_N26
cycloneive_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[10]~feeder (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[10]~feeder_combout  = \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [10]),
	.cin(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[10]~feeder .lut_mask = 16'hFF00;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y41_N27
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[10] (
	.clk(\CCD_MCLK~clkctrl_outclk ),
	.d(\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[10] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[10] .power_up = "low";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[10] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X38_Y40_N4
cycloneive_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout  = (\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  & (!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  & 
// (!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout )))

	.dataa(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datab(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datac(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datad(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout ),
	.cin(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6 .lut_mask = 16'h0200;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y40_N30
cycloneive_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout  = \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  $ (\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.datad(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ),
	.cin(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 .lut_mask = 16'h0FF0;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y40_N31
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 (
	.clk(\CCD_MCLK~clkctrl_outclk ),
	.d(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y40_N15
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[8] (
	.clk(\CCD_MCLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u6|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[8] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y41_N31
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[8] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u6|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[8] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y41_N11
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [8]),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y41_N9
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8] (
	.clk(\CCD_MCLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [8]),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8] .power_up = "low";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X38_Y41_N3
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8] (
	.clk(\CCD_MCLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [8]),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8] .power_up = "low";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X38_Y40_N22
cycloneive_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~7 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout  = (!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  & (!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  & 
// (!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout )))

	.dataa(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datab(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datac(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datad(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout ),
	.cin(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~7 .lut_mask = 16'h0100;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y40_N2
cycloneive_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0_combout  = \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q  $ (((!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  & 
// \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout )))

	.dataa(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.datab(gnd),
	.datac(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ),
	.datad(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout ),
	.cin(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0 .lut_mask = 16'hA5F0;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y40_N3
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a10 (
	.clk(\CCD_MCLK~clkctrl_outclk ),
	.d(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a10 .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a10 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y40_N28
cycloneive_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[10]~feeder (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[10]~feeder_combout  = \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ),
	.cin(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[10]~feeder .lut_mask = 16'hFF00;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y40_N29
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[10] (
	.clk(\CCD_MCLK~clkctrl_outclk ),
	.d(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[10] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y41_N2
cycloneive_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout  = (\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [10] & ((\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g [8] $ 
// (\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [8])) # (!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g [10]))) # (!\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [10] & 
// ((\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g [10]) # (\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g [8] $ (\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [8]))))

	.dataa(\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [10]),
	.datab(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g [8]),
	.datac(\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [8]),
	.datad(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g [10]),
	.cin(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 .lut_mask = 16'h7DBE;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y40_N7
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[2] (
	.clk(\CCD_MCLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u6|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[2] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y40_N7
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[5] (
	.clk(\CCD_MCLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u6|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[5] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y41_N29
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[2] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u6|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[2] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y41_N18
cycloneive_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout  = \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [2]),
	.cin(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder .lut_mask = 16'hFF00;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y41_N19
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y41_N4
cycloneive_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2]~feeder (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2]~feeder_combout  = \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [2]),
	.cin(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2]~feeder .lut_mask = 16'hFF00;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y41_N5
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2] (
	.clk(\CCD_MCLK~clkctrl_outclk ),
	.d(\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2] .power_up = "low";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X33_Y41_N11
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2] (
	.clk(\CCD_MCLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [2]),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2] .power_up = "low";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X35_Y41_N3
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[5] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u6|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[5] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y41_N24
cycloneive_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout  = \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [5]),
	.cin(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder .lut_mask = 16'hFF00;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y41_N25
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[5] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[5] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y41_N26
cycloneive_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5]~feeder (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5]~feeder_combout  = \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [5]),
	.cin(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5]~feeder .lut_mask = 16'hFF00;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y41_N27
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5] (
	.clk(\CCD_MCLK~clkctrl_outclk ),
	.d(\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5] .power_up = "low";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X33_Y41_N29
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5] (
	.clk(\CCD_MCLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [5]),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5] .power_up = "low";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X33_Y41_N10
cycloneive_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout  = (\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g [2] & ((\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g [5] $ 
// (\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [5])) # (!\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [2]))) # (!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g [2] & 
// ((\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [2]) # (\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g [5] $ (\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [5]))))

	.dataa(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g [2]),
	.datab(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g [5]),
	.datac(\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [2]),
	.datad(\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [5]),
	.cin(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3 .lut_mask = 16'h7BDE;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y40_N12
cycloneive_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout  = \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q  $ (((\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  & 
// \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout )))

	.dataa(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.datab(gnd),
	.datac(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.datad(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout ),
	.cin(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 .lut_mask = 16'h5AF0;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y40_N13
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9 (
	.clk(\CCD_MCLK~clkctrl_outclk ),
	.d(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9 .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y40_N24
cycloneive_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[9]~feeder (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[9]~feeder_combout  = \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.cin(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[9]~feeder .lut_mask = 16'hFF00;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y40_N25
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[9] (
	.clk(\CCD_MCLK~clkctrl_outclk ),
	.d(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[9] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y40_N8
cycloneive_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[6]~feeder (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[6]~feeder_combout  = \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.cin(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[6]~feeder .lut_mask = 16'hFF00;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y40_N9
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[6] (
	.clk(\CCD_MCLK~clkctrl_outclk ),
	.d(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[6] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y41_N4
cycloneive_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[6]~feeder (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[6]~feeder_combout  = \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.cin(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[6]~feeder .lut_mask = 16'hFF00;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y41_N5
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[6] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[6] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y41_N27
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[6] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [6]),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[6] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y41_N15
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6] (
	.clk(\CCD_MCLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [6]),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6] .power_up = "low";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X40_Y41_N5
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6] (
	.clk(\CCD_MCLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [6]),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6] .power_up = "low";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X39_Y41_N1
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[9] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [9]),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[9] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y41_N21
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9] (
	.clk(\CCD_MCLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [9]),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9] .power_up = "low";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X40_Y41_N17
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9] (
	.clk(\CCD_MCLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [9]),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9] .power_up = "low";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X40_Y41_N4
cycloneive_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout  = (\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g [9] & ((\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g [6] $ 
// (\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [6])) # (!\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [9]))) # (!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g [9] & 
// ((\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [9]) # (\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g [6] $ (\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [6]))))

	.dataa(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g [9]),
	.datab(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g [6]),
	.datac(\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [6]),
	.datad(\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [9]),
	.cin(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 .lut_mask = 16'h7DBE;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y41_N0
cycloneive_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout  = (\u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ) # 
// ((\u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ) # ((\u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ) # 
// (\u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout )))

	.dataa(\u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ),
	.datab(\u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.datac(\u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ),
	.datad(\u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ),
	.cin(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4 .lut_mask = 16'hFFFE;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y42_N2
cycloneive_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout  = (\u1|oRequest~q  & ((\u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout ) # 
// ((\u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout ) # (\u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout ))))

	.dataa(\u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout ),
	.datab(\u1|oRequest~q ),
	.datac(\u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout ),
	.datad(\u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout ),
	.cin(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0 .lut_mask = 16'hCCC8;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y42_N0
cycloneive_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout  = \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  $ (((!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & 
// (!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6~q  & \u6|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ))))

	.dataa(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datac(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datad(\u6|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cin(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 .lut_mask = 16'hE1F0;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y42_N1
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 (
	.clk(\CCD_MCLK~clkctrl_outclk ),
	.d(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y40_N10
cycloneive_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~11 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~11_combout  = \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  $ (\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  $ 
// (\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  $ (!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q )))

	.dataa(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datab(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datac(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datad(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.cin(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~11_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~11 .lut_mask = 16'h9669;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y40_N11
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] (
	.clk(\CCD_MCLK~clkctrl_outclk ),
	.d(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~11_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y40_N4
cycloneive_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~9 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~9_combout  = \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q  $ (\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  $ 
// (\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ))

	.dataa(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.datab(gnd),
	.datac(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.datad(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ),
	.cin(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~9 .lut_mask = 16'hA55A;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y40_N5
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2] (
	.clk(\CCD_MCLK~clkctrl_outclk ),
	.d(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~9_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y40_N12
cycloneive_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~10 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~10_combout  = \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  $ (\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  $ 
// (\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  $ (\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q )))

	.dataa(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datab(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datac(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datad(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.cin(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~10 .lut_mask = 16'h6996;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y40_N13
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] (
	.clk(\CCD_MCLK~clkctrl_outclk ),
	.d(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~10_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y40_N26
cycloneive_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~8 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout  = \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [0] $ (\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [2] $ 
// (!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [1]))

	.dataa(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [0]),
	.datab(gnd),
	.datac(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [2]),
	.datad(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [1]),
	.cin(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~8 .lut_mask = 16'h5AA5;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y40_N27
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6 (
	.clk(\CCD_MCLK~clkctrl_outclk ),
	.d(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6 .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y40_N20
cycloneive_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  = \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6~q  $ (\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q )

	.dataa(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datab(gnd),
	.datac(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1 .lut_mask = 16'h5A5A;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y40_N21
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 (
	.clk(\CCD_MCLK~clkctrl_outclk ),
	.d(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y40_N22
cycloneive_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[0]~0 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[0]~0_combout  = !\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.cin(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[0]~0 .lut_mask = 16'h00FF;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y40_N23
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[0] (
	.clk(\CCD_MCLK~clkctrl_outclk ),
	.d(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[0] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y41_N16
cycloneive_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0]~feeder (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0]~feeder_combout  = \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g [0]),
	.cin(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0]~feeder .lut_mask = 16'hFF00;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y41_N17
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0] .power_up = "low";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X36_Y41_N24
cycloneive_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0]~feeder (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0]~feeder_combout  = \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [0]),
	.cin(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0]~feeder .lut_mask = 16'hFF00;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y41_N25
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0] .power_up = "low";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X33_Y41_N14
cycloneive_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3]~feeder (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3]~feeder_combout  = \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g [3]),
	.cin(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3]~feeder .lut_mask = 16'hFF00;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y41_N15
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3] .power_up = "low";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X36_Y41_N6
cycloneive_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3]~feeder (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3]~feeder_combout  = \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [3]),
	.cin(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3]~feeder .lut_mask = 16'hFF00;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y41_N7
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3] .power_up = "low";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X36_Y41_N8
cycloneive_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout  = (\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [0] & ((\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [3] $ 
// (\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3])) # (!\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [0]))) # (!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [0] & 
// ((\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [0]) # (\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [3] $ (\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3]))))

	.dataa(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [0]),
	.datab(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [0]),
	.datac(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [3]),
	.datad(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3]),
	.cin(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5 .lut_mask = 16'h6FF6;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y41_N17
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g [1]),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1] .power_up = "low";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X36_Y41_N18
cycloneive_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1]~feeder (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1]~feeder_combout  = \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [1]),
	.cin(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1]~feeder .lut_mask = 16'hFF00;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y41_N19
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1] .power_up = "low";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X36_Y41_N26
cycloneive_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout  = (\u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout ) # (\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [1] $ 
// (\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [1]))

	.dataa(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [1]),
	.datab(\u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout ),
	.datac(gnd),
	.datad(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [1]),
	.cin(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0 .lut_mask = 16'hDDEE;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y41_N15
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g [6]),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6] .power_up = "low";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X36_Y41_N23
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [6]),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6] .power_up = "low";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X40_Y41_N2
cycloneive_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9]~feeder (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9]~feeder_combout  = \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g [9]),
	.cin(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9]~feeder .lut_mask = 16'hFF00;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y41_N3
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9] .power_up = "low";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X40_Y41_N0
cycloneive_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9]~feeder (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9]~feeder_combout  = \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [9]),
	.cin(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9]~feeder .lut_mask = 16'hFF00;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y41_N1
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9] .power_up = "low";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X36_Y41_N22
cycloneive_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout  = (\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [9] & ((\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [9]) # 
// (\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [6] $ (\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [6])))) # (!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [9] & 
// ((\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [6] $ (\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [6])) # (!\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [9])))

	.dataa(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [9]),
	.datab(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [6]),
	.datac(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [6]),
	.datad(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [9]),
	.cin(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 .lut_mask = 16'hBE7D;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y41_N19
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g [4]),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4] .power_up = "low";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X36_Y41_N17
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [4]),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4] .power_up = "low";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X39_Y41_N6
cycloneive_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7]~feeder (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7]~feeder_combout  = \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g [7]),
	.cin(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7]~feeder .lut_mask = 16'hFF00;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y41_N7
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7] .power_up = "low";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X39_Y41_N12
cycloneive_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7]~feeder (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7]~feeder_combout  = \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [7]),
	.cin(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7]~feeder .lut_mask = 16'hFF00;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y41_N13
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7] .power_up = "low";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X36_Y41_N16
cycloneive_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout  = (\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [7] & ((\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [4] $ 
// (\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [4])) # (!\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [7]))) # (!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [7] & 
// ((\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [7]) # (\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [4] $ (\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [4]))))

	.dataa(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [7]),
	.datab(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [4]),
	.datac(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [4]),
	.datad(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [7]),
	.cin(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 .lut_mask = 16'h7DBE;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y41_N27
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[10] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g [10]),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[10] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[10] .power_up = "low";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[10] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X36_Y41_N12
cycloneive_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[10]~feeder (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[10]~feeder_combout  = \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [10]),
	.cin(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[10]~feeder .lut_mask = 16'hFF00;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y41_N13
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[10] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[10] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[10] .power_up = "low";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[10] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X34_Y41_N23
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g [8]),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8] .power_up = "low";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X36_Y41_N20
cycloneive_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8]~feeder (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8]~feeder_combout  = \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [8]),
	.cin(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8]~feeder .lut_mask = 16'hFF00;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y41_N21
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8] .power_up = "low";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X36_Y41_N30
cycloneive_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout  = (\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [10] & ((\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [10]) # 
// (\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [8] $ (\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [8])))) # (!\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [10] & 
// ((\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [8] $ (\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [8])) # (!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [10])))

	.dataa(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [10]),
	.datab(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [10]),
	.datac(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [8]),
	.datad(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [8]),
	.cin(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 .lut_mask = 16'h9FF9;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y41_N24
cycloneive_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5]~feeder (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5]~feeder_combout  = \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g [5]),
	.cin(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5]~feeder .lut_mask = 16'hFF00;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y41_N25
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5] .power_up = "low";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X36_Y41_N14
cycloneive_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5]~feeder (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5]~feeder_combout  = \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [5]),
	.cin(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5]~feeder .lut_mask = 16'hFF00;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y41_N15
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5] .power_up = "low";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X36_Y41_N2
cycloneive_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder_combout  = \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g [2]),
	.cin(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder .lut_mask = 16'hFF00;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y41_N3
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2] .power_up = "low";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X36_Y41_N10
cycloneive_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2]~feeder (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2]~feeder_combout  = \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [2]),
	.cin(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2]~feeder .lut_mask = 16'hFF00;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y41_N11
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2] .power_up = "low";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X36_Y41_N28
cycloneive_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout  = (\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [5] & ((\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [2] $ 
// (\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2])) # (!\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [5]))) # (!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [5] & 
// ((\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [5]) # (\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [2] $ (\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2]))))

	.dataa(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [5]),
	.datab(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [5]),
	.datac(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [2]),
	.datad(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2]),
	.cin(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3 .lut_mask = 16'h6FF6;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y41_N0
cycloneive_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout  = (\u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ) # 
// ((\u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ) # ((\u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ) # 
// (\u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout )))

	.dataa(\u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ),
	.datab(\u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ),
	.datac(\u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.datad(\u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ),
	.cin(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4 .lut_mask = 16'hFFFE;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y41_N4
cycloneive_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout  = (\u6|RD_MASK [0] & (\u6|OUT_VALID~q  & ((\u6|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ) # 
// (\u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout ))))

	.dataa(\u6|RD_MASK [0]),
	.datab(\u6|OUT_VALID~q ),
	.datac(\u6|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.datad(\u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout ),
	.cin(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1 .lut_mask = 16'h8880;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y41_N13
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~11_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y41_N26
cycloneive_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~10 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~10_combout  = \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  $ (\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  $ 
// (\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  $ (\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q )))

	.dataa(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datab(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datac(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datad(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.cin(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~10 .lut_mask = 16'h6996;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y41_N27
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~10_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y41_N20
cycloneive_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~9 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~9_combout  = \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q  $ (\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q  $ 
// (\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ))

	.dataa(gnd),
	.datab(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q ),
	.datac(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.datad(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.cin(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~9 .lut_mask = 16'hC33C;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y41_N21
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[2] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~9_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[2] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y41_N0
cycloneive_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~8 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~8_combout  = \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0] $ (\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1] $ 
// (!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [2]))

	.dataa(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0]),
	.datab(gnd),
	.datac(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1]),
	.datad(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [2]),
	.cin(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~8 .lut_mask = 16'h5AA5;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y41_N1
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9 (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~8_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9 .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y41_N30
cycloneive_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~7 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout  = \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  $ (\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q )

	.dataa(gnd),
	.datab(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datac(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~7 .lut_mask = 16'h3C3C;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y41_N31
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y41_N26
cycloneive_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout  = \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  $ (((!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & 
// (!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & \u6|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout ))))

	.dataa(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datab(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datac(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datad(\u6|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.cin(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 .lut_mask = 16'hE1F0;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y41_N27
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y41_N2
cycloneive_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~6 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout  = (\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & (!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & 
// (\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & \u6|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout )))

	.dataa(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datab(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datac(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datad(\u6|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.cin(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~6 .lut_mask = 16'h2000;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y41_N4
cycloneive_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout  = \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  $ (\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datad(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout ),
	.cin(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 .lut_mask = 16'h0FF0;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y41_N5
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y41_N28
cycloneive_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout  = \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  $ (((\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  & 
// \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout )))

	.dataa(gnd),
	.datab(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datac(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datad(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ),
	.cin(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 .lut_mask = 16'h3CF0;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y41_N29
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y41_N20
cycloneive_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~5 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout  = (!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & (\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  & 
// (!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  & \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout )))

	.dataa(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datab(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datac(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datad(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ),
	.cin(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~5 .lut_mask = 16'h0400;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y41_N6
cycloneive_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout  = \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  $ (\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datad(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout ),
	.cin(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 .lut_mask = 16'h0FF0;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y41_N7
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y41_N12
cycloneive_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout  = \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  $ (((\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & 
// \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout )))

	.dataa(gnd),
	.datab(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datac(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datad(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.cin(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 .lut_mask = 16'h3CF0;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y41_N13
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y41_N10
cycloneive_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~3 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout  = (!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  & (!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & 
// (\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  & \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout )))

	.dataa(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datab(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datac(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datad(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.cin(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~3 .lut_mask = 16'h1000;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y41_N16
cycloneive_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout  = \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  $ (\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.datad(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ),
	.cin(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 .lut_mask = 16'h0FF0;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y41_N17
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y41_N22
cycloneive_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout  = \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q  $ (((\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  & 
// \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout )))

	.dataa(gnd),
	.datab(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.datac(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.datad(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.cin(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 .lut_mask = 16'h3CF0;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y41_N23
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9 (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9 .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y41_N15
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[9] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u6|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[9] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y41_N24
cycloneive_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8~combout  = \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [9] $ (\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [8] $ 
// (\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [10]))

	.dataa(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [9]),
	.datab(gnd),
	.datac(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [8]),
	.datad(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [10]),
	.cin(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8~combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8 .lut_mask = 16'hA55A;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y41_N25
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[8] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8~combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[8] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y41_N28
cycloneive_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~0 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~0_combout  = \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [9] $ (\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [10] $ 
// (\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [8]))

	.dataa(gnd),
	.datab(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [9]),
	.datac(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [10]),
	.datad(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [8]),
	.cin(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~0 .lut_mask = 16'hC33C;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y41_N29
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[8] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~0_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[8] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y41_N10
cycloneive_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout  = \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [9] $ (\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [7] $ 
// (\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [8] $ (\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [10])))

	.dataa(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [9]),
	.datab(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [7]),
	.datac(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [8]),
	.datad(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [10]),
	.cin(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7 .lut_mask = 16'h6996;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y41_N13
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[7] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout ),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[7] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y41_N20
cycloneive_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout  = \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [7] $ (\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [8] $ 
// (\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [9] $ (\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [10])))

	.dataa(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [7]),
	.datab(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [8]),
	.datac(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [9]),
	.datad(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [10]),
	.cin(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7 .lut_mask = 16'h6996;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y41_N21
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[7] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[7] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y41_N8
cycloneive_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout  = \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [6] $ (\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [6]),
	.datad(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout ),
	.cin(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6 .lut_mask = 16'h0FF0;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y41_N9
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[6] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[6] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y41_N18
cycloneive_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout  = \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [6] $ (\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [6]),
	.datad(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout ),
	.cin(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6 .lut_mask = 16'h0FF0;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y41_N19
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[6] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[6] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y41_N14
cycloneive_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5~combout  = \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [5] $ (\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [6] $ 
// (\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout ))

	.dataa(gnd),
	.datab(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [5]),
	.datac(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [6]),
	.datad(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout ),
	.cin(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5~combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5 .lut_mask = 16'hC33C;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y41_N15
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[5] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5~combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[5] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y41_N28
cycloneive_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5~combout  = \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout  $ (\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [6] $ 
// (\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [5]))

	.dataa(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout ),
	.datab(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [6]),
	.datac(gnd),
	.datad(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [5]),
	.cin(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5~combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5 .lut_mask = 16'h9966;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y41_N19
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[5] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5~combout ),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[5] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y41_N20
cycloneive_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout  = \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout  $ (\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [6] $ 
// (\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [4] $ (\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [5])))

	.dataa(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout ),
	.datab(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [6]),
	.datac(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [4]),
	.datad(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [5]),
	.cin(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4 .lut_mask = 16'h6996;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y41_N11
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[4] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout ),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[4] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y41_N24
cycloneive_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout  = \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [4] $ (\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout  $ 
// (\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [6] $ (\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [5])))

	.dataa(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [4]),
	.datab(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout ),
	.datac(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [6]),
	.datad(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [5]),
	.cin(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4 .lut_mask = 16'h6996;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y41_N25
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[4] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[4] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y41_N30
cycloneive_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout  = \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout  $ (\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout ),
	.datad(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [3]),
	.cin(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3 .lut_mask = 16'h0FF0;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y41_N31
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[3] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[3] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y41_N22
cycloneive_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout  = \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3] $ (\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3]),
	.datad(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout ),
	.cin(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3 .lut_mask = 16'h0FF0;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y41_N23
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[3] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[3] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y41_N18
cycloneive_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2~combout  = \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [3] $ (\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [2] $ 
// (\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout ))

	.dataa(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [3]),
	.datab(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [2]),
	.datac(gnd),
	.datad(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout ),
	.cin(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2~combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2 .lut_mask = 16'h9966;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y41_N16
cycloneive_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[2]~feeder (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[2]~feeder_combout  = \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2~combout ),
	.cin(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[2]~feeder .lut_mask = 16'hFF00;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y41_N17
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[2] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[2] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y41_N30
cycloneive_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2~combout  = \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2] $ (\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3] $ 
// (\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout ))

	.dataa(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2]),
	.datab(gnd),
	.datac(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3]),
	.datad(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout ),
	.cin(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2~combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2 .lut_mask = 16'hA55A;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y41_N31
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[2] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2~combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[2] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y41_N4
cycloneive_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1~combout  = \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [3] $ (\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [2] $ 
// (\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [1] $ (\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout )))

	.dataa(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [3]),
	.datab(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [2]),
	.datac(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [1]),
	.datad(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout ),
	.cin(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1~combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1 .lut_mask = 16'h6996;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y41_N5
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[1] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1~combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[1] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y41_N28
cycloneive_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1~combout  = \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2] $ (\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3] $ 
// (\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [1] $ (\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout )))

	.dataa(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2]),
	.datab(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3]),
	.datac(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [1]),
	.datad(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout ),
	.cin(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1~combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1 .lut_mask = 16'h6996;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y41_N29
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[1] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1~combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[1] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y41_N10
cycloneive_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0~combout  = \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1~combout  $ (\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [0])

	.dataa(gnd),
	.datab(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1~combout ),
	.datac(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0~combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0 .lut_mask = 16'h3C3C;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y41_N11
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[0] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0~combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[0] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y41_N4
cycloneive_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0~combout  = \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [0] $ (\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [0]),
	.datad(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1~combout ),
	.cin(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0~combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0 .lut_mask = 16'h0FF0;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y41_N5
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[0] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0~combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[0] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y41_N8
cycloneive_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|op_2~1 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|op_2~1_cout  = CARRY((\u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a [0]) # (!\u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a [0]))

	.dataa(\u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a [0]),
	.datab(\u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\u6|read_fifo1|dcfifo_component|auto_generated|op_2~1_cout ));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|op_2~1 .lut_mask = 16'h00BB;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|op_2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y41_N10
cycloneive_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|op_2~3 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|op_2~3_cout  = CARRY((\u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a [1] & (\u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a [1] & 
// !\u6|read_fifo1|dcfifo_component|auto_generated|op_2~1_cout )) # (!\u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a [1] & ((\u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a [1]) # 
// (!\u6|read_fifo1|dcfifo_component|auto_generated|op_2~1_cout ))))

	.dataa(\u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a [1]),
	.datab(\u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u6|read_fifo1|dcfifo_component|auto_generated|op_2~1_cout ),
	.combout(),
	.cout(\u6|read_fifo1|dcfifo_component|auto_generated|op_2~3_cout ));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|op_2~3 .lut_mask = 16'h004D;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|op_2~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y41_N12
cycloneive_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|op_2~5 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|op_2~5_cout  = CARRY((\u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a [2] & ((!\u6|read_fifo1|dcfifo_component|auto_generated|op_2~3_cout ) # 
// (!\u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a [2]))) # (!\u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a [2] & (!\u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a [2] & 
// !\u6|read_fifo1|dcfifo_component|auto_generated|op_2~3_cout )))

	.dataa(\u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a [2]),
	.datab(\u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u6|read_fifo1|dcfifo_component|auto_generated|op_2~3_cout ),
	.combout(),
	.cout(\u6|read_fifo1|dcfifo_component|auto_generated|op_2~5_cout ));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|op_2~5 .lut_mask = 16'h002B;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|op_2~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y41_N14
cycloneive_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|op_2~7 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|op_2~7_cout  = CARRY((\u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a [3] & (\u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a [3] & 
// !\u6|read_fifo1|dcfifo_component|auto_generated|op_2~5_cout )) # (!\u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a [3] & ((\u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a [3]) # 
// (!\u6|read_fifo1|dcfifo_component|auto_generated|op_2~5_cout ))))

	.dataa(\u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a [3]),
	.datab(\u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u6|read_fifo1|dcfifo_component|auto_generated|op_2~5_cout ),
	.combout(),
	.cout(\u6|read_fifo1|dcfifo_component|auto_generated|op_2~7_cout ));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|op_2~7 .lut_mask = 16'h004D;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|op_2~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y41_N16
cycloneive_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|op_2~9 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|op_2~9_cout  = CARRY((\u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a [4] & ((!\u6|read_fifo1|dcfifo_component|auto_generated|op_2~7_cout ) # 
// (!\u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a [4]))) # (!\u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a [4] & (!\u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a [4] & 
// !\u6|read_fifo1|dcfifo_component|auto_generated|op_2~7_cout )))

	.dataa(\u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a [4]),
	.datab(\u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u6|read_fifo1|dcfifo_component|auto_generated|op_2~7_cout ),
	.combout(),
	.cout(\u6|read_fifo1|dcfifo_component|auto_generated|op_2~9_cout ));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|op_2~9 .lut_mask = 16'h002B;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|op_2~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y41_N18
cycloneive_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|op_2~11 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|op_2~11_cout  = CARRY((\u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a [5] & ((!\u6|read_fifo1|dcfifo_component|auto_generated|op_2~9_cout ) # 
// (!\u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a [5]))) # (!\u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a [5] & (!\u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a [5] & 
// !\u6|read_fifo1|dcfifo_component|auto_generated|op_2~9_cout )))

	.dataa(\u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a [5]),
	.datab(\u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u6|read_fifo1|dcfifo_component|auto_generated|op_2~9_cout ),
	.combout(),
	.cout(\u6|read_fifo1|dcfifo_component|auto_generated|op_2~11_cout ));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|op_2~11 .lut_mask = 16'h002B;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|op_2~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y41_N20
cycloneive_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|op_2~13 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|op_2~13_cout  = CARRY((\u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a [6] & (\u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a [6] & 
// !\u6|read_fifo1|dcfifo_component|auto_generated|op_2~11_cout )) # (!\u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a [6] & ((\u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a [6]) # 
// (!\u6|read_fifo1|dcfifo_component|auto_generated|op_2~11_cout ))))

	.dataa(\u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a [6]),
	.datab(\u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u6|read_fifo1|dcfifo_component|auto_generated|op_2~11_cout ),
	.combout(),
	.cout(\u6|read_fifo1|dcfifo_component|auto_generated|op_2~13_cout ));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|op_2~13 .lut_mask = 16'h004D;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|op_2~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y41_N22
cycloneive_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|op_2~15 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|op_2~15_cout  = CARRY((\u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a [7] & (\u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a [7] & 
// !\u6|read_fifo1|dcfifo_component|auto_generated|op_2~13_cout )) # (!\u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a [7] & ((\u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a [7]) # 
// (!\u6|read_fifo1|dcfifo_component|auto_generated|op_2~13_cout ))))

	.dataa(\u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a [7]),
	.datab(\u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u6|read_fifo1|dcfifo_component|auto_generated|op_2~13_cout ),
	.combout(),
	.cout(\u6|read_fifo1|dcfifo_component|auto_generated|op_2~15_cout ));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|op_2~15 .lut_mask = 16'h004D;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|op_2~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y41_N24
cycloneive_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|op_2~16 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout  = \u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a [8] $ (\u6|read_fifo1|dcfifo_component|auto_generated|op_2~15_cout  $ 
// (!\u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a [8]))

	.dataa(\u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a [8]),
	.cin(\u6|read_fifo1|dcfifo_component|auto_generated|op_2~15_cout ),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|op_2~16 .lut_mask = 16'h5AA5;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|op_2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N4
cycloneive_lcell_comb \u6|RD_MASK~0 (
// Equation(s):
// \u6|RD_MASK~0_combout  = (!\u6|mRD_DONE~q  & (!\u6|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout  & (!\u6|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout  & !\u6|write_fifo2|dcfifo_component|auto_generated|op_1~16_combout )))

	.dataa(\u6|mRD_DONE~q ),
	.datab(\u6|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout ),
	.datac(\u6|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout ),
	.datad(\u6|write_fifo2|dcfifo_component|auto_generated|op_1~16_combout ),
	.cin(gnd),
	.combout(\u6|RD_MASK~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|RD_MASK~0 .lut_mask = 16'h0001;
defparam \u6|RD_MASK~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y28_N5
dffeas \u6|RD_MASK[1] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|RD_MASK~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|RD_MASK[1]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|RD_MASK [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|RD_MASK[1] .is_wysiwyg = "true";
defparam \u6|RD_MASK[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y46_N2
cycloneive_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[0]~0 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[0]~0_combout  = !\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.cin(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[0]~0 .lut_mask = 16'h00FF;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y46_N9
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[2] (
	.clk(\CCD_MCLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u6|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[2] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y46_N0
cycloneive_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout  = (!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & (!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  & 
// (\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout )))

	.dataa(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datab(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datac(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datad(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.cin(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5 .lut_mask = 16'h1000;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y46_N4
cycloneive_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout  = \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout  $ (\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q )

	.dataa(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ),
	.datab(gnd),
	.datac(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 .lut_mask = 16'h5A5A;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y46_N5
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 (
	.clk(\CCD_MCLK~clkctrl_outclk ),
	.d(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y46_N18
cycloneive_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[5]~feeder (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[5]~feeder_combout  = \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.cin(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[5]~feeder .lut_mask = 16'hFF00;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y46_N19
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[5] (
	.clk(\CCD_MCLK~clkctrl_outclk ),
	.d(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[5] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y47_N14
cycloneive_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[2]~feeder (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[2]~feeder_combout  = \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.cin(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[2]~feeder .lut_mask = 16'hFF00;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y47_N15
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[2] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[2] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y47_N17
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[2] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [2]),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[2] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y46_N15
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2] (
	.clk(\CCD_MCLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g [2]),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2] .power_up = "low";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X39_Y46_N23
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2] (
	.clk(\CCD_MCLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [2]),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2] .power_up = "low";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X38_Y47_N24
cycloneive_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[5]~feeder (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[5]~feeder_combout  = \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.cin(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[5]~feeder .lut_mask = 16'hFF00;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y47_N25
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[5] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[5] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y46_N18
cycloneive_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout  = \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [5]),
	.cin(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder .lut_mask = 16'hFF00;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y46_N19
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[5] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[5] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y46_N16
cycloneive_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5]~feeder (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5]~feeder_combout  = \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g [5]),
	.cin(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5]~feeder .lut_mask = 16'hFF00;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y46_N17
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5] (
	.clk(\CCD_MCLK~clkctrl_outclk ),
	.d(\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5] .power_up = "low";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X39_Y46_N0
cycloneive_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5]~feeder (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5]~feeder_combout  = \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [5]),
	.cin(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5]~feeder .lut_mask = 16'hFF00;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y46_N1
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5] (
	.clk(\CCD_MCLK~clkctrl_outclk ),
	.d(\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5] .power_up = "low";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X39_Y46_N22
cycloneive_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout  = (\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g [2] & ((\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g [5] $ 
// (\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [5])) # (!\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [2]))) # (!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g [2] & 
// ((\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [2]) # (\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g [5] $ (\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [5]))))

	.dataa(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g [2]),
	.datab(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g [5]),
	.datac(\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [2]),
	.datad(\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [5]),
	.cin(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3 .lut_mask = 16'h7BDE;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y47_N31
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[7] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u6|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[7] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y46_N29
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[7] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [7]),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[7] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y46_N6
cycloneive_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7]~feeder (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7]~feeder_combout  = \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g [7]),
	.cin(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7]~feeder .lut_mask = 16'hFF00;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y46_N7
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7] (
	.clk(\CCD_MCLK~clkctrl_outclk ),
	.d(\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7] .power_up = "low";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X39_Y46_N26
cycloneive_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7]~feeder (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7]~feeder_combout  = \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [7]),
	.cin(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7]~feeder .lut_mask = 16'hFF00;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y46_N27
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7] (
	.clk(\CCD_MCLK~clkctrl_outclk ),
	.d(\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7] .power_up = "low";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X38_Y46_N29
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[4] (
	.clk(\CCD_MCLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u6|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[4] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y47_N26
cycloneive_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[4]~feeder (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[4]~feeder_combout  = \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.cin(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[4]~feeder .lut_mask = 16'hFF00;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y47_N27
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[4] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[4] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y46_N15
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[4] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [4]),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[4] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y46_N9
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4] (
	.clk(\CCD_MCLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g [4]),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4] .power_up = "low";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X39_Y46_N17
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4] (
	.clk(\CCD_MCLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [4]),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4] .power_up = "low";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X36_Y46_N24
cycloneive_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout  = \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  $ (((\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  & 
// (\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout  & !\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ))))

	.dataa(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datab(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout ),
	.datac(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datad(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.cin(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 .lut_mask = 16'hF078;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y46_N25
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 (
	.clk(\CCD_MCLK~clkctrl_outclk ),
	.d(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y46_N12
cycloneive_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[7]~feeder (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[7]~feeder_combout  = \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.cin(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[7]~feeder .lut_mask = 16'hFF00;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y46_N13
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[7] (
	.clk(\CCD_MCLK~clkctrl_outclk ),
	.d(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[7] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y46_N16
cycloneive_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout  = (\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7] & ((\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g [4] $ 
// (\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [4])) # (!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g [7]))) # (!\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7] & 
// ((\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g [7]) # (\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g [4] $ (\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [4]))))

	.dataa(\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7]),
	.datab(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g [4]),
	.datac(\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [4]),
	.datad(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g [7]),
	.cin(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 .lut_mask = 16'h7DBE;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y46_N2
cycloneive_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~7 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout  = (!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  & (!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  & 
// (\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout  & !\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q )))

	.dataa(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datab(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datac(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout ),
	.datad(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.cin(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~7 .lut_mask = 16'h0010;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y46_N18
cycloneive_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0_combout  = \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q  $ (((\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout  & 
// !\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q )))

	.dataa(gnd),
	.datab(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout ),
	.datac(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ),
	.datad(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.cin(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0 .lut_mask = 16'hF03C;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y46_N19
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a10 (
	.clk(\CCD_MCLK~clkctrl_outclk ),
	.d(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a10 .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a10 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y46_N0
cycloneive_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[10]~feeder (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[10]~feeder_combout  = \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ),
	.cin(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[10]~feeder .lut_mask = 16'hFF00;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y46_N1
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[10] (
	.clk(\CCD_MCLK~clkctrl_outclk ),
	.d(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[10] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y47_N25
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[10] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [10]),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[10] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y47_N24
cycloneive_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[10]~feeder (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[10]~feeder_combout  = \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g [10]),
	.cin(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[10]~feeder .lut_mask = 16'hFF00;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y47_N25
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[10] (
	.clk(\CCD_MCLK~clkctrl_outclk ),
	.d(\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[10] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[10] .power_up = "low";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[10] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X40_Y47_N18
cycloneive_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[10]~feeder (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[10]~feeder_combout  = \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [10]),
	.cin(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[10]~feeder .lut_mask = 16'hFF00;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y47_N19
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[10] (
	.clk(\CCD_MCLK~clkctrl_outclk ),
	.d(\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[10] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[10] .power_up = "low";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[10] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X38_Y47_N21
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[8] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u6|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[8] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y47_N28
cycloneive_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder_combout  = \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [8]),
	.cin(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder .lut_mask = 16'hFF00;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y47_N29
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[8] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[8] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y47_N22
cycloneive_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8]~feeder (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8]~feeder_combout  = \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g [8]),
	.cin(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8]~feeder .lut_mask = 16'hFF00;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y47_N23
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8] (
	.clk(\CCD_MCLK~clkctrl_outclk ),
	.d(\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8] .power_up = "low";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X40_Y47_N13
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8] (
	.clk(\CCD_MCLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [8]),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8] .power_up = "low";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X36_Y46_N10
cycloneive_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[8]~feeder (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[8]~feeder_combout  = \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.cin(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[8]~feeder .lut_mask = 16'hFF00;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y46_N11
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[8] (
	.clk(\CCD_MCLK~clkctrl_outclk ),
	.d(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[8] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y47_N12
cycloneive_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout  = (\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g [10] & ((\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [8] $ 
// (\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g [8])) # (!\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [10]))) # (!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g [10] & 
// ((\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [10]) # (\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [8] $ (\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g [8]))))

	.dataa(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g [10]),
	.datab(\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [10]),
	.datac(\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [8]),
	.datad(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g [8]),
	.cin(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 .lut_mask = 16'h6FF6;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y46_N31
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[6] (
	.clk(\CCD_MCLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u6|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[6] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y46_N28
cycloneive_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout  = \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q  $ (((\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout  & 
// \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q )))

	.dataa(gnd),
	.datab(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout ),
	.datac(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.datad(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.cin(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 .lut_mask = 16'h3CF0;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y46_N29
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9 (
	.clk(\CCD_MCLK~clkctrl_outclk ),
	.d(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9 .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y46_N20
cycloneive_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[9]~feeder (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[9]~feeder_combout  = \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.cin(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[9]~feeder .lut_mask = 16'hFF00;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y46_N21
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[9] (
	.clk(\CCD_MCLK~clkctrl_outclk ),
	.d(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[9] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y47_N26
cycloneive_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[6]~feeder (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[6]~feeder_combout  = \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.cin(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[6]~feeder .lut_mask = 16'hFF00;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y47_N27
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[6] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[6] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y46_N12
cycloneive_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout  = \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [6]),
	.cin(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder .lut_mask = 16'hFF00;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y46_N13
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[6] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[6] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y46_N30
cycloneive_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6]~feeder (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6]~feeder_combout  = \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g [6]),
	.cin(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6]~feeder .lut_mask = 16'hFF00;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y46_N31
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6] (
	.clk(\CCD_MCLK~clkctrl_outclk ),
	.d(\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6] .power_up = "low";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X39_Y46_N21
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6] (
	.clk(\CCD_MCLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [6]),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6] .power_up = "low";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X36_Y47_N18
cycloneive_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[9]~feeder (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[9]~feeder_combout  = \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.cin(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[9]~feeder .lut_mask = 16'hFF00;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y47_N19
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[9] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[9] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y46_N2
cycloneive_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder_combout  = \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [9]),
	.cin(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder .lut_mask = 16'hFF00;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y46_N3
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[9] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[9] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y46_N10
cycloneive_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9]~feeder (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9]~feeder_combout  = \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g [9]),
	.cin(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9]~feeder .lut_mask = 16'hFF00;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y46_N11
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9] (
	.clk(\CCD_MCLK~clkctrl_outclk ),
	.d(\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9] .power_up = "low";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X39_Y46_N18
cycloneive_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9]~feeder (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9]~feeder_combout  = \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [9]),
	.cin(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9]~feeder .lut_mask = 16'hFF00;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y46_N19
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9] (
	.clk(\CCD_MCLK~clkctrl_outclk ),
	.d(\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9] .power_up = "low";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X39_Y46_N20
cycloneive_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout  = (\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g [6] & ((\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g [9] $ 
// (\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [9])) # (!\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [6]))) # (!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g [6] & 
// ((\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [6]) # (\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g [9] $ (\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [9]))))

	.dataa(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g [6]),
	.datab(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g [9]),
	.datac(\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [6]),
	.datad(\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [9]),
	.cin(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 .lut_mask = 16'h7BDE;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y46_N24
cycloneive_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout  = (\u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ) # 
// ((\u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ) # ((\u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ) # 
// (\u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout )))

	.dataa(\u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ),
	.datab(\u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ),
	.datac(\u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.datad(\u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ),
	.cin(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4 .lut_mask = 16'hFFFE;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y47_N4
cycloneive_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[1]~feeder (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[1]~feeder_combout  = \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.cin(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[1]~feeder .lut_mask = 16'hFF00;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y47_N5
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[1] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[1] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y48_N25
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[1] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [1]),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[1] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y48_N8
cycloneive_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1]~feeder (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1]~feeder_combout  = \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g [1]),
	.cin(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1]~feeder .lut_mask = 16'hFF00;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y48_N9
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1] (
	.clk(\CCD_MCLK~clkctrl_outclk ),
	.d(\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1] .power_up = "low";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X38_Y48_N29
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1] (
	.clk(\CCD_MCLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [1]),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1] .power_up = "low";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X38_Y48_N16
cycloneive_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout  = \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  $ (((!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity6~q  & 
// (!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & \u6|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~0_combout ))))

	.dataa(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datab(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datac(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datad(\u6|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cin(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 .lut_mask = 16'hE1F0;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y48_N17
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 (
	.clk(\CCD_MCLK~clkctrl_outclk ),
	.d(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y46_N31
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[1] (
	.clk(\CCD_MCLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u6|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[1] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y48_N28
cycloneive_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout  = \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [1] $ (\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [1]),
	.datad(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g [1]),
	.cin(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0 .lut_mask = 16'h0FF0;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y48_N2
cycloneive_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~0 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~0_combout  = (\u1|oRequest~q  & ((\u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout ) # 
// ((\u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout ) # (\u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout ))))

	.dataa(\u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout ),
	.datab(\u1|oRequest~q ),
	.datac(\u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout ),
	.datad(\u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout ),
	.cin(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~0 .lut_mask = 16'hCCC8;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y46_N3
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[0] (
	.clk(\CCD_MCLK~clkctrl_outclk ),
	.d(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[0] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y47_N0
cycloneive_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[0]~0 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[0]~0_combout  = !\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.cin(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[0]~0 .lut_mask = 16'h00FF;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y47_N1
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[0] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[0] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y48_N14
cycloneive_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout  = \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [0]),
	.cin(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder .lut_mask = 16'hFF00;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y48_N15
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[0] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[0] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y48_N23
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0] (
	.clk(\CCD_MCLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g [0]),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0] .power_up = "low";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X38_Y48_N13
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0] (
	.clk(\CCD_MCLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [0]),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0] .power_up = "low";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X38_Y47_N13
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[3] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u6|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[3] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y47_N31
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[3] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [3]),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[3] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y47_N13
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3] (
	.clk(\CCD_MCLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g [3]),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3] .power_up = "low";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X38_Y48_N18
cycloneive_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3]~feeder (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3]~feeder_combout  = \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [3]),
	.cin(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3]~feeder .lut_mask = 16'hFF00;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y48_N19
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3] (
	.clk(\CCD_MCLK~clkctrl_outclk ),
	.d(\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3] .power_up = "low";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X38_Y48_N12
cycloneive_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout  = (\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g [0] & ((\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g [3] $ 
// (\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3])) # (!\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [0]))) # (!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g [0] & 
// ((\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [0]) # (\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g [3] $ (\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3]))))

	.dataa(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g [0]),
	.datab(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g [3]),
	.datac(\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [0]),
	.datad(\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3]),
	.cin(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5 .lut_mask = 16'h7BDE;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y48_N20
cycloneive_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout  = (!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity6~q  & (\u1|oRequest~q  & (\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & 
// !\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q )))

	.dataa(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datab(\u1|oRequest~q ),
	.datac(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datad(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.cin(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3 .lut_mask = 16'h0040;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y48_N26
cycloneive_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~4 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout  = (\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout  & ((\u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout ) # 
// ((\u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout ) # (\u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout ))))

	.dataa(\u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout ),
	.datab(\u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout ),
	.datac(\u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout ),
	.datad(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.cin(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~4 .lut_mask = 16'hFE00;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y46_N14
cycloneive_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout  = \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  $ (((!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & 
// (\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  & \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ))))

	.dataa(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datab(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datac(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datad(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.cin(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 .lut_mask = 16'hB4F0;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y46_N15
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 (
	.clk(\CCD_MCLK~clkctrl_outclk ),
	.d(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y46_N6
cycloneive_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout  = (!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & (!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  & 
// (!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout )))

	.dataa(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datab(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datac(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datad(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.cin(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0 .lut_mask = 16'h0100;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y46_N22
cycloneive_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout  = \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  $ (((\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout  & 
// \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q )))

	.dataa(gnd),
	.datab(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout ),
	.datac(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datad(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.cin(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 .lut_mask = 16'h3CF0;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y46_N23
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 (
	.clk(\CCD_MCLK~clkctrl_outclk ),
	.d(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y46_N16
cycloneive_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~6 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout  = (!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  & (\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  & 
// (\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout  & !\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q )))

	.dataa(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datab(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datac(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout ),
	.datad(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.cin(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~6 .lut_mask = 16'h0040;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y46_N6
cycloneive_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout  = \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  $ (\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.datad(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ),
	.cin(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 .lut_mask = 16'h0FF0;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y46_N7
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 (
	.clk(\CCD_MCLK~clkctrl_outclk ),
	.d(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y46_N8
cycloneive_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~9 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~9_combout  = \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  $ (\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q  $ 
// (\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ))

	.dataa(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.datab(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.datac(gnd),
	.datad(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ),
	.cin(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~9 .lut_mask = 16'h9966;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y46_N9
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2] (
	.clk(\CCD_MCLK~clkctrl_outclk ),
	.d(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~9_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y46_N26
cycloneive_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~10 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~10_combout  = \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  $ (\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  $ 
// (\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  $ (\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q )))

	.dataa(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datab(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datac(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datad(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.cin(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~10 .lut_mask = 16'h6996;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y46_N27
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] (
	.clk(\CCD_MCLK~clkctrl_outclk ),
	.d(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~10_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y46_N20
cycloneive_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~11 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~11_combout  = \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  $ (\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  $ 
// (\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  $ (!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q )))

	.dataa(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datac(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datad(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.cin(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~11_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~11 .lut_mask = 16'h9669;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y46_N21
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] (
	.clk(\CCD_MCLK~clkctrl_outclk ),
	.d(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~11_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y46_N4
cycloneive_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~8 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout  = \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [2] $ (\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [1] $ 
// (!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [0]))

	.dataa(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [2]),
	.datab(gnd),
	.datac(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [1]),
	.datad(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [0]),
	.cin(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~8 .lut_mask = 16'h5AA5;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y46_N5
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity6 (
	.clk(\CCD_MCLK~clkctrl_outclk ),
	.d(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity6 .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y46_N12
cycloneive_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~1 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  = \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity6~q  $ (\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q )

	.dataa(gnd),
	.datab(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datac(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~1 .lut_mask = 16'h3C3C;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y46_N13
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 (
	.clk(\CCD_MCLK~clkctrl_outclk ),
	.d(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y46_N10
cycloneive_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  = (\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & (\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  & 
// (!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity6~q  & \u6|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~0_combout )))

	.dataa(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datac(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datad(\u6|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cin(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2 .lut_mask = 16'h0800;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y46_N22
cycloneive_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout  = \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  $ (\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datad(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.cin(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 .lut_mask = 16'h0FF0;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y46_N23
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 (
	.clk(\CCD_MCLK~clkctrl_outclk ),
	.d(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y46_N16
cycloneive_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout  = \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  $ (((\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & 
// \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout )))

	.dataa(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datab(gnd),
	.datac(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datad(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.cin(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 .lut_mask = 16'h5AF0;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y46_N17
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 (
	.clk(\CCD_MCLK~clkctrl_outclk ),
	.d(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y46_N24
cycloneive_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[3]~feeder (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout  = \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.cin(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[3]~feeder .lut_mask = 16'hFF00;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y46_N25
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[3] (
	.clk(\CCD_MCLK~clkctrl_outclk ),
	.d(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[3] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y47_N2
cycloneive_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3]~feeder (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3]~feeder_combout  = \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g [3]),
	.cin(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3]~feeder .lut_mask = 16'hFF00;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y47_N3
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3] .power_up = "low";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X38_Y47_N10
cycloneive_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3]~feeder (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3]~feeder_combout  = \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [3]),
	.cin(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3]~feeder .lut_mask = 16'hFF00;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y47_N11
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3] .power_up = "low";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X38_Y47_N16
cycloneive_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0]~feeder (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0]~feeder_combout  = \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g [0]),
	.cin(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0]~feeder .lut_mask = 16'hFF00;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y47_N17
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0] .power_up = "low";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X38_Y47_N18
cycloneive_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0]~feeder (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0]~feeder_combout  = \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [0]),
	.cin(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0]~feeder .lut_mask = 16'hFF00;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y47_N19
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0] .power_up = "low";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X38_Y47_N12
cycloneive_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout  = (\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3] & ((\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [0] $ 
// (\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [0])) # (!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [3]))) # (!\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3] & 
// ((\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [3]) # (\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [0] $ (\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [0]))))

	.dataa(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3]),
	.datab(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [0]),
	.datac(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [3]),
	.datad(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [0]),
	.cin(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5 .lut_mask = 16'h7BDE;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y48_N30
cycloneive_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1]~feeder (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1]~feeder_combout  = \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g [1]),
	.cin(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1]~feeder .lut_mask = 16'hFF00;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y48_N31
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1] .power_up = "low";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X38_Y47_N6
cycloneive_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1]~feeder (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1]~feeder_combout  = \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1]~feeder .lut_mask = 16'hF0F0;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y47_N7
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1] .power_up = "low";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X38_Y47_N20
cycloneive_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~0 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout  = (\u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout ) # (\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [1] $ 
// (\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [1]))

	.dataa(\u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout ),
	.datab(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [1]),
	.datac(gnd),
	.datad(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [1]),
	.cin(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~0 .lut_mask = 16'hBBEE;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y47_N14
cycloneive_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6]~feeder (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6]~feeder_combout  = \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g [6]),
	.cin(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6]~feeder .lut_mask = 16'hFF00;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y47_N15
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6] .power_up = "low";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X39_Y47_N23
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [6]),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6] .power_up = "low";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X39_Y47_N29
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g [9]),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9] .power_up = "low";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X39_Y47_N24
cycloneive_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9]~feeder (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9]~feeder_combout  = \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [9]),
	.cin(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9]~feeder .lut_mask = 16'hFF00;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y47_N25
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9] .power_up = "low";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X39_Y47_N22
cycloneive_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout  = (\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [9] & ((\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [9]) # 
// (\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [6] $ (\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [6])))) # (!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [9] & 
// ((\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [6] $ (\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [6])) # (!\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [9])))

	.dataa(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [9]),
	.datab(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [6]),
	.datac(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [6]),
	.datad(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [9]),
	.cin(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 .lut_mask = 16'hBE7D;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y47_N5
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g [4]),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4] .power_up = "low";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X39_Y47_N17
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [4]),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4] .power_up = "low";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X39_Y47_N11
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g [7]),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7] .power_up = "low";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X39_Y47_N20
cycloneive_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7]~feeder (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7]~feeder_combout  = \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [7]),
	.cin(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7]~feeder .lut_mask = 16'hFF00;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y47_N21
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7] .power_up = "low";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X39_Y47_N16
cycloneive_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout  = (\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [4] & ((\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [7] $ 
// (\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [7])) # (!\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [4]))) # (!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [4] & 
// ((\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [4]) # (\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [7] $ (\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [7]))))

	.dataa(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [4]),
	.datab(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [7]),
	.datac(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [4]),
	.datad(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [7]),
	.cin(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 .lut_mask = 16'h7BDE;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y47_N8
cycloneive_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder_combout  = \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g [2]),
	.cin(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder .lut_mask = 16'hFF00;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y47_N9
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2] .power_up = "low";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X39_Y47_N31
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [2]),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2] .power_up = "low";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X39_Y47_N27
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g [5]),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5] .power_up = "low";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X39_Y47_N2
cycloneive_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5]~feeder (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5]~feeder_combout  = \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5]~feeder .lut_mask = 16'hF0F0;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y47_N3
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5] .power_up = "low";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X39_Y47_N30
cycloneive_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout  = (\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [2] & ((\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [5] $ 
// (\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [5])) # (!\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2]))) # (!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [2] & 
// ((\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2]) # (\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [5] $ (\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [5]))))

	.dataa(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [2]),
	.datab(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [5]),
	.datac(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2]),
	.datad(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [5]),
	.cin(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3 .lut_mask = 16'h7BDE;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y47_N30
cycloneive_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8]~feeder (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8]~feeder_combout  = \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g [8]),
	.cin(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8]~feeder .lut_mask = 16'hFF00;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y47_N31
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8] .power_up = "low";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X39_Y47_N13
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [8]),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8] .power_up = "low";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X40_Y47_N21
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[10] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g [10]),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[10] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[10] .power_up = "low";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[10] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X40_Y47_N4
cycloneive_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[10]~feeder (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[10]~feeder_combout  = \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [10]),
	.cin(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[10]~feeder .lut_mask = 16'hFF00;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y47_N5
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[10] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[10] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[10] .power_up = "low";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[10] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X39_Y47_N12
cycloneive_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout  = (\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [8] & ((\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [10] $ 
// (!\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [10])) # (!\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [8]))) # (!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [8] & 
// ((\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [8]) # (\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [10] $ (!\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [10]))))

	.dataa(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [8]),
	.datab(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [10]),
	.datac(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [8]),
	.datad(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [10]),
	.cin(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 .lut_mask = 16'hDE7B;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y47_N6
cycloneive_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout  = (\u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ) # 
// ((\u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ) # ((\u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ) # 
// (\u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout )))

	.dataa(\u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ),
	.datab(\u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ),
	.datac(\u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ),
	.datad(\u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.cin(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4 .lut_mask = 16'hFFFE;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y47_N8
cycloneive_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1_combout  = (\u6|OUT_VALID~q  & (\u6|RD_MASK [1] & ((\u6|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout ) # 
// (\u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout ))))

	.dataa(\u6|OUT_VALID~q ),
	.datab(\u6|RD_MASK [1]),
	.datac(\u6|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.datad(\u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout ),
	.cin(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1 .lut_mask = 16'h8880;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y47_N20
cycloneive_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~4 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout  = (!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & (!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & 
// (\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & \u6|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1_combout )))

	.dataa(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datab(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datac(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datad(\u6|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.cin(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~4 .lut_mask = 16'h1000;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y47_N2
cycloneive_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout  = \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  $ (((\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  & 
// \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout )))

	.dataa(gnd),
	.datab(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datac(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datad(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ),
	.cin(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 .lut_mask = 16'h3CF0;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y47_N3
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y47_N26
cycloneive_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout  = \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  $ (((!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  & 
// (\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ))))

	.dataa(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datab(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datac(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datad(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ),
	.cin(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 .lut_mask = 16'hB4F0;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y47_N27
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y47_N6
cycloneive_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~0 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  = (!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & (!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & 
// (\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & !\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|parity9~q )))

	.dataa(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datab(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datac(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datad(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.cin(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~0 .lut_mask = 16'h0010;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y47_N0
cycloneive_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~1 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  = (!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  & (!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  & 
// (\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & \u6|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1_combout )))

	.dataa(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datab(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datac(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.datad(\u6|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.cin(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~1 .lut_mask = 16'h1000;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y47_N14
cycloneive_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout  = \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  $ (((\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  & 
// (!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ))))

	.dataa(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datab(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datac(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datad(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.cin(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 .lut_mask = 16'hD2F0;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y47_N15
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y47_N16
cycloneive_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~2 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout  = (!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  & (!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & 
// (!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  & \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout )))

	.dataa(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datab(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datac(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datad(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.cin(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~2 .lut_mask = 16'h0100;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y47_N10
cycloneive_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout  = \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q  $ (((\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  & 
// \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout )))

	.dataa(gnd),
	.datab(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.datac(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.datad(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.cin(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 .lut_mask = 16'h3CF0;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y47_N11
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a9 (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a9 .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y47_N20
cycloneive_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~9 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~9_combout  = \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q  $ (\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  $ 
// (\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q ))

	.dataa(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.datab(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.datac(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~9 .lut_mask = 16'h9696;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y47_N21
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[2] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~9_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[2] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y47_N6
cycloneive_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~10 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~10_combout  = \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  $ (\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  $ 
// (\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  $ (\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q )))

	.dataa(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datab(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datac(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datad(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.cin(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~10 .lut_mask = 16'h6996;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y47_N7
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~10_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y47_N22
cycloneive_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~11 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~11_combout  = \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  $ (\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  $ 
// (\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  $ (!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q )))

	.dataa(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datab(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datac(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datad(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.cin(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~11_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~11 .lut_mask = 16'h9669;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y47_N23
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~11_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y47_N30
cycloneive_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~8 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~8_combout  = \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [2] $ (\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1] $ 
// (!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0]))

	.dataa(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [2]),
	.datab(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1]),
	.datac(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~8 .lut_mask = 16'h6969;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y47_N31
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|parity9 (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~8_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|parity9 .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|parity9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y47_N4
cycloneive_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~7 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout  = \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  $ (\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|parity9~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datad(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.cin(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~7 .lut_mask = 16'h0FF0;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y47_N5
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y47_N12
cycloneive_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout  = \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  $ (((!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & 
// (!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & \u6|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1_combout ))))

	.dataa(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datab(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datac(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datad(\u6|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.cin(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 .lut_mask = 16'hE1F0;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y47_N13
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y47_N24
cycloneive_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~6 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout  = (\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & (!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & 
// (\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & \u6|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1_combout )))

	.dataa(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datab(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datac(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datad(\u6|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.cin(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~6 .lut_mask = 16'h2000;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y47_N18
cycloneive_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout  = \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  $ (\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datad(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout ),
	.cin(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 .lut_mask = 16'h0FF0;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y47_N19
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y47_N10
cycloneive_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~5 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout  = (!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  & (!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & 
// (\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  & \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout )))

	.dataa(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datab(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datac(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datad(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ),
	.cin(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~5 .lut_mask = 16'h1000;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y47_N28
cycloneive_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout  = \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  $ (\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datad(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout ),
	.cin(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 .lut_mask = 16'h0FF0;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y47_N29
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y47_N12
cycloneive_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout  = \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  $ (((\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & 
// \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout )))

	.dataa(gnd),
	.datab(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datac(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datad(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.cin(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 .lut_mask = 16'h3CF0;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y47_N13
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y47_N28
cycloneive_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~3 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout  = (!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  & (!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & 
// (\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  & \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout )))

	.dataa(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datab(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datac(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datad(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.cin(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~3 .lut_mask = 16'h1000;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y47_N4
cycloneive_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout  = \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  $ (\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.datad(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ),
	.cin(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 .lut_mask = 16'h0FF0;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y47_N5
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y47_N8
cycloneive_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0_combout  = \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q  $ (((!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  & 
// \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout )))

	.dataa(gnd),
	.datab(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.datac(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q ),
	.datad(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.cin(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0 .lut_mask = 16'hC3F0;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y47_N9
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a10 (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a10 .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a10 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y47_N23
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[10] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q ),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u6|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[10] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y47_N2
cycloneive_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8~combout  = \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [10] $ (\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [9] $ 
// (\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [8]))

	.dataa(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [10]),
	.datab(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [9]),
	.datac(gnd),
	.datad(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [8]),
	.cin(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8~combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8 .lut_mask = 16'h9966;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y47_N3
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[8] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8~combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[8] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y47_N10
cycloneive_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~0 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~0_combout  = \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [9] $ (\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [10] $ 
// (\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [8]))

	.dataa(gnd),
	.datab(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [9]),
	.datac(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [10]),
	.datad(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [8]),
	.cin(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~0 .lut_mask = 16'hC33C;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y47_N11
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[8] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~0_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[8] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y47_N24
cycloneive_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout  = \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [7] $ (\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [9] $ 
// (\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [10] $ (\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [8])))

	.dataa(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [7]),
	.datab(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [9]),
	.datac(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [10]),
	.datad(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [8]),
	.cin(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7 .lut_mask = 16'h6996;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y47_N11
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[7] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout ),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[7] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y47_N18
cycloneive_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout  = \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [10] $ (\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [9] $ 
// (\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [8] $ (\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [7])))

	.dataa(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [10]),
	.datab(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [9]),
	.datac(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [8]),
	.datad(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [7]),
	.cin(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7 .lut_mask = 16'h6996;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y47_N19
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[7] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[7] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y47_N16
cycloneive_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout  = \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [6] $ (\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout )

	.dataa(gnd),
	.datab(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [6]),
	.datac(gnd),
	.datad(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout ),
	.cin(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6 .lut_mask = 16'h33CC;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y47_N17
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[6] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[6] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y47_N2
cycloneive_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout  = \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout  $ (\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [6])

	.dataa(gnd),
	.datab(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout ),
	.datac(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6 .lut_mask = 16'h3C3C;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y47_N3
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[6] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[6] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y47_N26
cycloneive_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5~combout  = \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [6] $ (\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [5] $ 
// (\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout ))

	.dataa(gnd),
	.datab(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [6]),
	.datac(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [5]),
	.datad(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout ),
	.cin(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5~combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5 .lut_mask = 16'hC33C;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y47_N27
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[5] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5~combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[5] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y47_N0
cycloneive_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5~combout  = \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [6] $ (\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout  $ 
// (\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [5]))

	.dataa(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [6]),
	.datab(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout ),
	.datac(gnd),
	.datad(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [5]),
	.cin(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5~combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5 .lut_mask = 16'h9966;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y47_N1
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[5] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5~combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[5] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y47_N0
cycloneive_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout  = \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [4] $ (\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [6] $ 
// (\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [5] $ (\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout )))

	.dataa(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [4]),
	.datab(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [6]),
	.datac(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [5]),
	.datad(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout ),
	.cin(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4 .lut_mask = 16'h6996;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y47_N1
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[4] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[4] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y47_N4
cycloneive_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout  = \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [4] $ (\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout  $ 
// (\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [6] $ (\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [5])))

	.dataa(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [4]),
	.datab(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout ),
	.datac(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [6]),
	.datad(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [5]),
	.cin(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4 .lut_mask = 16'h6996;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y47_N9
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[4] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout ),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[4] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y47_N16
cycloneive_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout  = \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [3] $ (\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [3]),
	.datad(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout ),
	.cin(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3 .lut_mask = 16'h0FF0;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y47_N17
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[3] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[3] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y47_N8
cycloneive_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout  = \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3] $ (\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3]),
	.datad(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout ),
	.cin(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3 .lut_mask = 16'h0FF0;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y47_N9
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[3] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[3] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y47_N14
cycloneive_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2~combout  = \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3] $ (\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2] $ 
// (\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout ))

	.dataa(gnd),
	.datab(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3]),
	.datac(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2]),
	.datad(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout ),
	.cin(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2~combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2 .lut_mask = 16'hC33C;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y47_N15
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[2] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2~combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[2] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y47_N28
cycloneive_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2~combout  = \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [2] $ (\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [3] $ 
// (\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout ))

	.dataa(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [2]),
	.datab(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [3]),
	.datac(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2~combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2 .lut_mask = 16'h9696;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y47_N29
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[2] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2~combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[2] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y47_N26
cycloneive_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1~combout  = \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [2] $ (\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout  $ 
// (\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [3] $ (\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [1])))

	.dataa(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [2]),
	.datab(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout ),
	.datac(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [3]),
	.datad(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [1]),
	.cin(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1~combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1 .lut_mask = 16'h6996;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y47_N27
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[1] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1~combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[1] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y47_N22
cycloneive_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1~combout  = \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3] $ (\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout  $ 
// (\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2] $ (\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [1])))

	.dataa(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3]),
	.datab(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout ),
	.datac(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2]),
	.datad(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [1]),
	.cin(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1~combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1 .lut_mask = 16'h6996;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y47_N23
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[1] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1~combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[1] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y47_N6
cycloneive_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0~combout  = \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [0] $ (\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [0]),
	.datad(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1~combout ),
	.cin(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0~combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0 .lut_mask = 16'h0FF0;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y47_N7
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[0] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0~combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[0] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y47_N28
cycloneive_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0~combout  = \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1~combout  $ (\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1~combout ),
	.datad(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [0]),
	.cin(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0~combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0 .lut_mask = 16'h0FF0;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y47_N29
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[0] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0~combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[0] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y47_N8
cycloneive_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|op_2~2 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|op_2~2_cout  = CARRY((\u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a [0]) # (!\u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a [0]))

	.dataa(\u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a [0]),
	.datab(\u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\u6|read_fifo2|dcfifo_component|auto_generated|op_2~2_cout ));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|op_2~2 .lut_mask = 16'h00BB;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|op_2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y47_N10
cycloneive_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|op_2~4 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|op_2~4_cout  = CARRY((\u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a [1] & (\u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a [1] & 
// !\u6|read_fifo2|dcfifo_component|auto_generated|op_2~2_cout )) # (!\u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a [1] & ((\u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a [1]) # 
// (!\u6|read_fifo2|dcfifo_component|auto_generated|op_2~2_cout ))))

	.dataa(\u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a [1]),
	.datab(\u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u6|read_fifo2|dcfifo_component|auto_generated|op_2~2_cout ),
	.combout(),
	.cout(\u6|read_fifo2|dcfifo_component|auto_generated|op_2~4_cout ));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|op_2~4 .lut_mask = 16'h004D;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|op_2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y47_N12
cycloneive_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|op_2~6 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|op_2~6_cout  = CARRY((\u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a [2] & (\u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a [2] & 
// !\u6|read_fifo2|dcfifo_component|auto_generated|op_2~4_cout )) # (!\u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a [2] & ((\u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a [2]) # 
// (!\u6|read_fifo2|dcfifo_component|auto_generated|op_2~4_cout ))))

	.dataa(\u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a [2]),
	.datab(\u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u6|read_fifo2|dcfifo_component|auto_generated|op_2~4_cout ),
	.combout(),
	.cout(\u6|read_fifo2|dcfifo_component|auto_generated|op_2~6_cout ));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|op_2~6 .lut_mask = 16'h004D;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|op_2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y47_N14
cycloneive_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|op_2~8 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|op_2~8_cout  = CARRY((\u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a [3] & (\u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a [3] & 
// !\u6|read_fifo2|dcfifo_component|auto_generated|op_2~6_cout )) # (!\u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a [3] & ((\u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a [3]) # 
// (!\u6|read_fifo2|dcfifo_component|auto_generated|op_2~6_cout ))))

	.dataa(\u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a [3]),
	.datab(\u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u6|read_fifo2|dcfifo_component|auto_generated|op_2~6_cout ),
	.combout(),
	.cout(\u6|read_fifo2|dcfifo_component|auto_generated|op_2~8_cout ));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|op_2~8 .lut_mask = 16'h004D;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|op_2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y47_N16
cycloneive_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|op_2~10 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|op_2~10_cout  = CARRY((\u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a [4] & (\u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a [4] & 
// !\u6|read_fifo2|dcfifo_component|auto_generated|op_2~8_cout )) # (!\u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a [4] & ((\u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a [4]) # 
// (!\u6|read_fifo2|dcfifo_component|auto_generated|op_2~8_cout ))))

	.dataa(\u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a [4]),
	.datab(\u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u6|read_fifo2|dcfifo_component|auto_generated|op_2~8_cout ),
	.combout(),
	.cout(\u6|read_fifo2|dcfifo_component|auto_generated|op_2~10_cout ));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|op_2~10 .lut_mask = 16'h004D;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|op_2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y47_N18
cycloneive_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|op_2~12 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|op_2~12_cout  = CARRY((\u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a [5] & ((!\u6|read_fifo2|dcfifo_component|auto_generated|op_2~10_cout ) # 
// (!\u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a [5]))) # (!\u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a [5] & (!\u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a [5] & 
// !\u6|read_fifo2|dcfifo_component|auto_generated|op_2~10_cout )))

	.dataa(\u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a [5]),
	.datab(\u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u6|read_fifo2|dcfifo_component|auto_generated|op_2~10_cout ),
	.combout(),
	.cout(\u6|read_fifo2|dcfifo_component|auto_generated|op_2~12_cout ));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|op_2~12 .lut_mask = 16'h002B;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|op_2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y47_N20
cycloneive_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|op_2~14 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|op_2~14_cout  = CARRY((\u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a [6] & (\u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a [6] & 
// !\u6|read_fifo2|dcfifo_component|auto_generated|op_2~12_cout )) # (!\u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a [6] & ((\u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a [6]) # 
// (!\u6|read_fifo2|dcfifo_component|auto_generated|op_2~12_cout ))))

	.dataa(\u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a [6]),
	.datab(\u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u6|read_fifo2|dcfifo_component|auto_generated|op_2~12_cout ),
	.combout(),
	.cout(\u6|read_fifo2|dcfifo_component|auto_generated|op_2~14_cout ));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|op_2~14 .lut_mask = 16'h004D;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|op_2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y47_N22
cycloneive_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|op_2~16 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|op_2~16_cout  = CARRY((\u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a [7] & (\u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a [7] & 
// !\u6|read_fifo2|dcfifo_component|auto_generated|op_2~14_cout )) # (!\u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a [7] & ((\u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a [7]) # 
// (!\u6|read_fifo2|dcfifo_component|auto_generated|op_2~14_cout ))))

	.dataa(\u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a [7]),
	.datab(\u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u6|read_fifo2|dcfifo_component|auto_generated|op_2~14_cout ),
	.combout(),
	.cout(\u6|read_fifo2|dcfifo_component|auto_generated|op_2~16_cout ));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|op_2~16 .lut_mask = 16'h004D;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|op_2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y47_N24
cycloneive_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|op_2~17 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|op_2~17_combout  = \u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a [8] $ (\u6|read_fifo2|dcfifo_component|auto_generated|op_2~16_cout  $ 
// (\u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a [8]))

	.dataa(\u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a [8]),
	.cin(\u6|read_fifo2|dcfifo_component|auto_generated|op_2~16_cout ),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|op_2~17_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|op_2~17 .lut_mask = 16'hA55A;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|op_2~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y39_N4
cycloneive_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|op_2~19 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|op_2~19_combout  = (!\u6|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout  & \u6|read_fifo2|dcfifo_component|auto_generated|op_2~17_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u6|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout ),
	.datad(\u6|read_fifo2|dcfifo_component|auto_generated|op_2~17_combout ),
	.cin(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|op_2~19_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|op_2~19 .lut_mask = 16'h0F00;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|op_2~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N28
cycloneive_lcell_comb \u6|RD_MASK[1]~1 (
// Equation(s):
// \u6|RD_MASK[1]~1_combout  = ((\u6|mWR~q ) # ((\u6|RD_MASK [0]) # (\u6|mRD~q ))) # (!\u2|oRST_0~q )

	.dataa(\u2|oRST_0~q ),
	.datab(\u6|mWR~q ),
	.datac(\u6|RD_MASK [0]),
	.datad(\u6|mRD~q ),
	.cin(gnd),
	.combout(\u6|RD_MASK[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u6|RD_MASK[1]~1 .lut_mask = 16'hFFFD;
defparam \u6|RD_MASK[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N18
cycloneive_lcell_comb \u6|RD_MASK[1]~2 (
// Equation(s):
// \u6|RD_MASK[1]~2_combout  = (\u6|WR_MASK [1]) # ((\u6|WR_MASK [0]) # ((\u6|RD_MASK [1]) # (\u6|RD_MASK[1]~1_combout )))

	.dataa(\u6|WR_MASK [1]),
	.datab(\u6|WR_MASK [0]),
	.datac(\u6|RD_MASK [1]),
	.datad(\u6|RD_MASK[1]~1_combout ),
	.cin(gnd),
	.combout(\u6|RD_MASK[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u6|RD_MASK[1]~2 .lut_mask = 16'hFFFE;
defparam \u6|RD_MASK[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N8
cycloneive_lcell_comb \u6|RD_MASK[1]~3 (
// Equation(s):
// \u6|RD_MASK[1]~3_combout  = (\u6|Equal4~1_combout  & (!\u6|RD_MASK[1]~2_combout  & ((!\u6|read_fifo2|dcfifo_component|auto_generated|op_2~19_combout ) # (!\u6|read_fifo2|dcfifo_component|auto_generated|op_2~0_combout ))))

	.dataa(\u6|Equal4~1_combout ),
	.datab(\u6|read_fifo2|dcfifo_component|auto_generated|op_2~0_combout ),
	.datac(\u6|read_fifo2|dcfifo_component|auto_generated|op_2~19_combout ),
	.datad(\u6|RD_MASK[1]~2_combout ),
	.cin(gnd),
	.combout(\u6|RD_MASK[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u6|RD_MASK[1]~3 .lut_mask = 16'h002A;
defparam \u6|RD_MASK[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N16
cycloneive_lcell_comb \u6|mWR~1 (
// Equation(s):
// \u6|mWR~1_combout  = (\u6|mWR_DONE~q ) # (\u6|RD_MASK[1]~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u6|mWR_DONE~q ),
	.datad(\u6|RD_MASK[1]~3_combout ),
	.cin(gnd),
	.combout(\u6|mWR~1_combout ),
	.cout());
// synopsys translate_off
defparam \u6|mWR~1 .lut_mask = 16'hFFF0;
defparam \u6|mWR~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y28_N7
dffeas \u6|WR_MASK[1] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|WR_MASK~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|mWR~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|WR_MASK [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|WR_MASK[1] .is_wysiwyg = "true";
defparam \u6|WR_MASK[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N20
cycloneive_lcell_comb \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5 (
// Equation(s):
// \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout  = (!\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  & (!\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & 
// (!\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout )))

	.dataa(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datab(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datac(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datad(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.cin(gnd),
	.combout(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5 .lut_mask = 16'h0100;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N12
cycloneive_lcell_comb \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~6 (
// Equation(s):
// \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout  = (!\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  & (!\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & 
// \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ))

	.dataa(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datab(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datac(gnd),
	.datad(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ),
	.cin(gnd),
	.combout(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~6 .lut_mask = 16'h1100;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N8
cycloneive_lcell_comb \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 (
// Equation(s):
// \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout  = \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q  $ (((!\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  & 
// \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout )))

	.dataa(gnd),
	.datab(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datac(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.datad(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ),
	.cin(gnd),
	.combout(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 .lut_mask = 16'hC3F0;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y28_N9
dffeas \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9 (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9 .is_wysiwyg = "true";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y28_N1
dffeas \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g[9] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u6|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g[9] .is_wysiwyg = "true";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N28
cycloneive_lcell_comb \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[8]~feeder (
// Equation(s):
// \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[8]~feeder_combout  = \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.cin(gnd),
	.combout(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[8]~feeder .lut_mask = 16'hFF00;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N8
cycloneive_lcell_comb \u6|write_fifo2|dcfifo_component|auto_generated|valid_wrreq~0 (
// Equation(s):
// \u6|write_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout  = (\u8|mCCD_DVAL~q  & ((\u6|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ) # 
// (\u6|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout )))

	.dataa(gnd),
	.datab(\u8|mCCD_DVAL~q ),
	.datac(\u6|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.datad(\u6|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout ),
	.cin(gnd),
	.combout(\u6|write_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|valid_wrreq~0 .lut_mask = 16'hCCC0;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|valid_wrreq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y27_N29
dffeas \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[8] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|write_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[8] .is_wysiwyg = "true";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N0
cycloneive_lcell_comb \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder (
// Equation(s):
// \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder_combout  = \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g [8]),
	.cin(gnd),
	.combout(\u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder .lut_mask = 16'hFF00;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y27_N1
dffeas \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[8] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[8] .is_wysiwyg = "true";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y28_N15
dffeas \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g [8]),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8] .is_wysiwyg = "true";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8] .power_up = "low";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X36_Y28_N13
dffeas \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [8]),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8] .is_wysiwyg = "true";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8] .power_up = "low";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N4
cycloneive_lcell_comb \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0 (
// Equation(s):
// \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout  = (!\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & (!\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  & 
// (!\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  & \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout )))

	.dataa(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datab(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datac(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datad(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.cin(gnd),
	.combout(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0 .lut_mask = 16'h0100;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N4
cycloneive_lcell_comb \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 (
// Equation(s):
// \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout  = \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  $ (((\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & 
// \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout )))

	.dataa(gnd),
	.datab(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datac(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datad(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout ),
	.cin(gnd),
	.combout(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 .lut_mask = 16'h3CF0;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y27_N5
dffeas \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 .is_wysiwyg = "true";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N18
cycloneive_lcell_comb \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 (
// Equation(s):
// \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout  = \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  $ (((\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout  & 
// (\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  & !\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ))))

	.dataa(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout ),
	.datab(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datac(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datad(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.cin(gnd),
	.combout(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 .lut_mask = 16'hF078;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y27_N19
dffeas \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 .is_wysiwyg = "true";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N10
cycloneive_lcell_comb \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 (
// Equation(s):
// \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout  = \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q  $ (((\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout  & 
// !\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q )))

	.dataa(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ),
	.datab(gnd),
	.datac(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.datad(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.cin(gnd),
	.combout(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 .lut_mask = 16'hF05A;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y27_N11
dffeas \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a9 (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a9 .is_wysiwyg = "true";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N6
cycloneive_lcell_comb \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[9]~feeder (
// Equation(s):
// \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[9]~feeder_combout  = \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.cin(gnd),
	.combout(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[9]~feeder .lut_mask = 16'hFF00;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y27_N7
dffeas \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[9] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|write_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[9] .is_wysiwyg = "true";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N2
cycloneive_lcell_comb \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder (
// Equation(s):
// \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder_combout  = \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g [9]),
	.cin(gnd),
	.combout(\u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder .lut_mask = 16'hFF00;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y27_N3
dffeas \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[9] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[9] .is_wysiwyg = "true";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N6
cycloneive_lcell_comb \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9]~feeder (
// Equation(s):
// \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9]~feeder_combout  = \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g [9]),
	.cin(gnd),
	.combout(\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9]~feeder .lut_mask = 16'hFF00;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y28_N7
dffeas \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9] .is_wysiwyg = "true";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9] .power_up = "low";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N30
cycloneive_lcell_comb \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9]~feeder (
// Equation(s):
// \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9]~feeder_combout  = \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [9]),
	.cin(gnd),
	.combout(\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9]~feeder .lut_mask = 16'hFF00;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y28_N31
dffeas \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9] .is_wysiwyg = "true";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9] .power_up = "low";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N12
cycloneive_lcell_comb \u6|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 (
// Equation(s):
// \u6|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout  = (\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g [9] & ((\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g [8] $ 
// (\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [8])) # (!\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [9]))) # (!\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g [9] & 
// ((\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [9]) # (\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g [8] $ (\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [8]))))

	.dataa(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g [9]),
	.datab(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g [8]),
	.datac(\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [8]),
	.datad(\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [9]),
	.cin(gnd),
	.combout(\u6|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 .lut_mask = 16'h7DBE;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N22
cycloneive_lcell_comb \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g[7]~feeder (
// Equation(s):
// \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g[7]~feeder_combout  = \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.cin(gnd),
	.combout(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g[7]~feeder .lut_mask = 16'hFF00;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y28_N23
dffeas \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g[7] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g[7] .is_wysiwyg = "true";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N6
cycloneive_lcell_comb \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g[6]~feeder (
// Equation(s):
// \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g[6]~feeder_combout  = \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.cin(gnd),
	.combout(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g[6]~feeder .lut_mask = 16'hFF00;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y28_N7
dffeas \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g[6] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g[6] .is_wysiwyg = "true";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y27_N13
dffeas \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[6] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u6|write_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[6] .is_wysiwyg = "true";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y28_N23
dffeas \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[6] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g [6]),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[6] .is_wysiwyg = "true";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N26
cycloneive_lcell_comb \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6]~feeder (
// Equation(s):
// \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6]~feeder_combout  = \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g [6]),
	.cin(gnd),
	.combout(\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6]~feeder .lut_mask = 16'hFF00;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y28_N27
dffeas \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6] .is_wysiwyg = "true";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6] .power_up = "low";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X33_Y28_N11
dffeas \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [6]),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6] .is_wysiwyg = "true";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6] .power_up = "low";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N30
cycloneive_lcell_comb \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[7]~feeder (
// Equation(s):
// \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[7]~feeder_combout  = \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.cin(gnd),
	.combout(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[7]~feeder .lut_mask = 16'hFF00;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y27_N31
dffeas \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[7] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|write_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[7] .is_wysiwyg = "true";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y28_N25
dffeas \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[7] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g [7]),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[7] .is_wysiwyg = "true";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N20
cycloneive_lcell_comb \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7]~feeder (
// Equation(s):
// \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7]~feeder_combout  = \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g [7]),
	.cin(gnd),
	.combout(\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7]~feeder .lut_mask = 16'hFF00;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y28_N21
dffeas \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7] .is_wysiwyg = "true";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7] .power_up = "low";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N24
cycloneive_lcell_comb \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7]~feeder (
// Equation(s):
// \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7]~feeder_combout  = \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [7]),
	.cin(gnd),
	.combout(\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7]~feeder .lut_mask = 16'hFF00;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y28_N25
dffeas \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7] .is_wysiwyg = "true";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7] .power_up = "low";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N10
cycloneive_lcell_comb \u6|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 (
// Equation(s):
// \u6|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout  = (\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g [7] & ((\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g [6] $ 
// (\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [6])) # (!\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7]))) # (!\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g [7] & 
// ((\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7]) # (\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g [6] $ (\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [6]))))

	.dataa(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g [7]),
	.datab(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g [6]),
	.datac(\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [6]),
	.datad(\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7]),
	.cin(gnd),
	.combout(\u6|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 .lut_mask = 16'h7DBE;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y28_N13
dffeas \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g[4] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u6|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g[4] .is_wysiwyg = "true";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N14
cycloneive_lcell_comb \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g[5]~feeder (
// Equation(s):
// \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g[5]~feeder_combout  = \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.cin(gnd),
	.combout(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g[5]~feeder .lut_mask = 16'hFF00;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y28_N15
dffeas \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g[5] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g[5] .is_wysiwyg = "true";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N26
cycloneive_lcell_comb \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder (
// Equation(s):
// \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder_combout  = \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g [4]),
	.cin(gnd),
	.combout(\u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder .lut_mask = 16'hFF00;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y28_N27
dffeas \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[4] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[4] .is_wysiwyg = "true";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N14
cycloneive_lcell_comb \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4]~feeder (
// Equation(s):
// \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4]~feeder_combout  = \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g [4]),
	.cin(gnd),
	.combout(\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4]~feeder .lut_mask = 16'hFF00;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y28_N15
dffeas \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4] .is_wysiwyg = "true";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4] .power_up = "low";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X33_Y28_N23
dffeas \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [4]),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4] .is_wysiwyg = "true";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4] .power_up = "low";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N6
cycloneive_lcell_comb \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[5]~feeder (
// Equation(s):
// \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[5]~feeder_combout  = \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.cin(gnd),
	.combout(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[5]~feeder .lut_mask = 16'hFF00;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y28_N7
dffeas \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[5] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|write_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[5] .is_wysiwyg = "true";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y28_N13
dffeas \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[5] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g [5]),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[5] .is_wysiwyg = "true";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N28
cycloneive_lcell_comb \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5]~feeder (
// Equation(s):
// \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5]~feeder_combout  = \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g [5]),
	.cin(gnd),
	.combout(\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5]~feeder .lut_mask = 16'hFF00;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y28_N29
dffeas \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5] .is_wysiwyg = "true";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5] .power_up = "low";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N0
cycloneive_lcell_comb \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5]~feeder (
// Equation(s):
// \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5]~feeder_combout  = \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [5]),
	.cin(gnd),
	.combout(\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5]~feeder .lut_mask = 16'hFF00;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y28_N1
dffeas \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5] .is_wysiwyg = "true";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5] .power_up = "low";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N22
cycloneive_lcell_comb \u6|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3 (
// Equation(s):
// \u6|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout  = (\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g [4] & ((\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g [5] $ 
// (\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [5])) # (!\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [4]))) # (!\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g [4] & 
// ((\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [4]) # (\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g [5] $ (\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [5]))))

	.dataa(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g [4]),
	.datab(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g [5]),
	.datac(\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [4]),
	.datad(\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [5]),
	.cin(gnd),
	.combout(\u6|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3 .lut_mask = 16'h7BDE;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N2
cycloneive_lcell_comb \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[3]~feeder (
// Equation(s):
// \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[3]~feeder_combout  = \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.cin(gnd),
	.combout(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[3]~feeder .lut_mask = 16'hFF00;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y27_N3
dffeas \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[3] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|write_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[3] .is_wysiwyg = "true";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N0
cycloneive_lcell_comb \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder (
// Equation(s):
// \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout  = \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g [3]),
	.cin(gnd),
	.combout(\u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder .lut_mask = 16'hFF00;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y28_N1
dffeas \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[3] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[3] .is_wysiwyg = "true";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N28
cycloneive_lcell_comb \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3]~feeder (
// Equation(s):
// \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3]~feeder_combout  = \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g [3]),
	.cin(gnd),
	.combout(\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3]~feeder .lut_mask = 16'hFF00;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y28_N29
dffeas \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3] .is_wysiwyg = "true";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3] .power_up = "low";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N10
cycloneive_lcell_comb \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3]~feeder (
// Equation(s):
// \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3]~feeder_combout  = \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [3]),
	.cin(gnd),
	.combout(\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3]~feeder .lut_mask = 16'hFF00;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y28_N11
dffeas \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3] .is_wysiwyg = "true";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3] .power_up = "low";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N28
cycloneive_lcell_comb \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g[2]~feeder (
// Equation(s):
// \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g[2]~feeder_combout  = \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.cin(gnd),
	.combout(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g[2]~feeder .lut_mask = 16'hFF00;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y28_N29
dffeas \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g[2] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g[2] .is_wysiwyg = "true";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y28_N19
dffeas \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g[3] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u6|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g[3] .is_wysiwyg = "true";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N0
cycloneive_lcell_comb \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[2]~feeder (
// Equation(s):
// \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[2]~feeder_combout  = \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.cin(gnd),
	.combout(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[2]~feeder .lut_mask = 16'hFF00;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y27_N1
dffeas \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[2] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|write_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[2] .is_wysiwyg = "true";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N8
cycloneive_lcell_comb \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder (
// Equation(s):
// \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout  = \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g [2]),
	.cin(gnd),
	.combout(\u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder .lut_mask = 16'hFF00;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y28_N9
dffeas \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[2] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[2] .is_wysiwyg = "true";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y28_N25
dffeas \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g [2]),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2] .is_wysiwyg = "true";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2] .power_up = "low";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N16
cycloneive_lcell_comb \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2]~feeder (
// Equation(s):
// \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2]~feeder_combout  = \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [2]),
	.cin(gnd),
	.combout(\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2]~feeder .lut_mask = 16'hFF00;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y28_N17
dffeas \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2] .is_wysiwyg = "true";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2] .power_up = "low";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N18
cycloneive_lcell_comb \u6|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4 (
// Equation(s):
// \u6|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout  = (\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3] & ((\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g [2] $ 
// (\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [2])) # (!\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g [3]))) # (!\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3] & 
// ((\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g [3]) # (\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g [2] $ (\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [2]))))

	.dataa(\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3]),
	.datab(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g [2]),
	.datac(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g [3]),
	.datad(\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [2]),
	.cin(gnd),
	.combout(\u6|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4 .lut_mask = 16'h7BDE;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N22
cycloneive_lcell_comb \u6|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5 (
// Equation(s):
// \u6|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout  = (\u6|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ) # 
// ((\u6|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ) # ((\u6|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ) # 
// (\u6|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout )))

	.dataa(\u6|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ),
	.datab(\u6|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ),
	.datac(\u6|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ),
	.datad(\u6|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout ),
	.cin(gnd),
	.combout(\u6|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5 .lut_mask = 16'hFFFE;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N26
cycloneive_lcell_comb \u6|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~0 (
// Equation(s):
// \u6|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~0_combout  = (\u6|IN_REQ~q  & (\u6|WR_MASK [1] & ((\u6|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout ) # 
// (\u6|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ))))

	.dataa(\u6|IN_REQ~q ),
	.datab(\u6|WR_MASK [1]),
	.datac(\u6|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout ),
	.datad(\u6|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.cin(gnd),
	.combout(\u6|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~0 .lut_mask = 16'h8880;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y28_N17
dffeas \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u6|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 .is_wysiwyg = "true";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N30
cycloneive_lcell_comb \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g[0]~0 (
// Equation(s):
// \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g[0]~0_combout  = !\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q 

	.dataa(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g[0]~0 .lut_mask = 16'h5555;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y28_N3
dffeas \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g[0] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u6|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g[0] .is_wysiwyg = "true";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y28_N7
dffeas \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g [0]),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0] .is_wysiwyg = "true";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0] .power_up = "low";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N16
cycloneive_lcell_comb \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0]~feeder (
// Equation(s):
// \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0]~feeder_combout  = \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [0]),
	.cin(gnd),
	.combout(\u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0]~feeder .lut_mask = 16'hFF00;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y28_N17
dffeas \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0] .is_wysiwyg = "true";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0] .power_up = "low";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N20
cycloneive_lcell_comb \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 (
// Equation(s):
// \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout  = \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  $ (((!\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity6~q  & 
// (!\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & \u6|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~0_combout ))))

	.dataa(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datab(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datac(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datad(\u6|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cin(gnd),
	.combout(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 .lut_mask = 16'hE1F0;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y28_N21
dffeas \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 .is_wysiwyg = "true";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y28_N29
dffeas \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g[1] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u6|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g[1] .is_wysiwyg = "true";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N22
cycloneive_lcell_comb \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1]~feeder (
// Equation(s):
// \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1]~feeder_combout  = \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g [1]),
	.cin(gnd),
	.combout(\u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1]~feeder .lut_mask = 16'hFF00;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y28_N23
dffeas \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1] .is_wysiwyg = "true";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1] .power_up = "low";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X34_Y28_N19
dffeas \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [1]),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1] .is_wysiwyg = "true";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1] .power_up = "low";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N24
cycloneive_lcell_comb \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 (
// Equation(s):
// \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout  = \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  $ (((!\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & 
// (\u6|write_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout  & !\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ))))

	.dataa(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datab(\u6|write_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.datac(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datad(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.cin(gnd),
	.combout(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 .lut_mask = 16'hF0B4;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y27_N25
dffeas \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 .is_wysiwyg = "true";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N0
cycloneive_lcell_comb \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[1]~feeder (
// Equation(s):
// \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[1]~feeder_combout  = \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.cin(gnd),
	.combout(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[1]~feeder .lut_mask = 16'hFF00;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y27_N1
dffeas \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[1] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|write_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[1] .is_wysiwyg = "true";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N18
cycloneive_lcell_comb \u6|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 (
// Equation(s):
// \u6|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout  = (\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g [0] & ((\u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [1] $ 
// (\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g [1])) # (!\u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [0]))) # (!\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g [0] & 
// ((\u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [0]) # (\u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [1] $ (\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g [1]))))

	.dataa(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g [0]),
	.datab(\u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [0]),
	.datac(\u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [1]),
	.datad(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g [1]),
	.cin(gnd),
	.combout(\u6|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 .lut_mask = 16'h6FF6;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N20
cycloneive_lcell_comb \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~1 (
// Equation(s):
// \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  = (!\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & (\u8|mCCD_DVAL~q  & !\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ))

	.dataa(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datab(gnd),
	.datac(\u8|mCCD_DVAL~q ),
	.datad(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.cin(gnd),
	.combout(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~1 .lut_mask = 16'h0050;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N18
cycloneive_lcell_comb \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~2 (
// Equation(s):
// \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout  = (\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & (\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  & 
// ((\u6|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ) # (\u6|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout ))))

	.dataa(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datab(\u6|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.datac(\u6|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout ),
	.datad(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.cin(gnd),
	.combout(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~2 .lut_mask = 16'hA800;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N26
cycloneive_lcell_comb \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 (
// Equation(s):
// \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout  = \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  $ (((\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & 
// (!\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  & \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ))))

	.dataa(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datab(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datac(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datad(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.cin(gnd),
	.combout(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 .lut_mask = 16'hD2F0;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y27_N27
dffeas \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 .is_wysiwyg = "true";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N16
cycloneive_lcell_comb \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[4]~feeder (
// Equation(s):
// \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[4]~feeder_combout  = \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.cin(gnd),
	.combout(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[4]~feeder .lut_mask = 16'hFF00;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y27_N17
dffeas \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[4] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|write_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[4] .is_wysiwyg = "true";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N2
cycloneive_lcell_comb \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4]~feeder (
// Equation(s):
// \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4]~feeder_combout  = \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g [4]),
	.cin(gnd),
	.combout(\u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4]~feeder .lut_mask = 16'hFF00;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y28_N3
dffeas \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4] .is_wysiwyg = "true";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4] .power_up = "low";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N28
cycloneive_lcell_comb \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4]~feeder (
// Equation(s):
// \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4]~feeder_combout  = \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [4]),
	.cin(gnd),
	.combout(\u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4]~feeder .lut_mask = 16'hFF00;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y28_N29
dffeas \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4] .is_wysiwyg = "true";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4] .power_up = "low";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X32_Y28_N9
dffeas \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g [5]),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5] .is_wysiwyg = "true";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5] .power_up = "low";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X31_Y28_N9
dffeas \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [5]),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5] .is_wysiwyg = "true";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5] .power_up = "low";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N8
cycloneive_lcell_comb \u6|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3 (
// Equation(s):
// \u6|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout  = (\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g [4] & ((\u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [5] $ 
// (\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g [5])) # (!\u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [4]))) # (!\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g [4] & 
// ((\u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [4]) # (\u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [5] $ (\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g [5]))))

	.dataa(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g [4]),
	.datab(\u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [4]),
	.datac(\u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [5]),
	.datad(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g [5]),
	.cin(gnd),
	.combout(\u6|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3 .lut_mask = 16'h6FF6;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y27_N25
dffeas \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g [9]),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9] .is_wysiwyg = "true";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9] .power_up = "low";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N26
cycloneive_lcell_comb \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9]~feeder (
// Equation(s):
// \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9]~feeder_combout  = \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [9]),
	.cin(gnd),
	.combout(\u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9]~feeder .lut_mask = 16'hFF00;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y27_N27
dffeas \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9] .is_wysiwyg = "true";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9] .power_up = "low";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N22
cycloneive_lcell_comb \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8]~feeder (
// Equation(s):
// \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8]~feeder_combout  = \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g [8]),
	.cin(gnd),
	.combout(\u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8]~feeder .lut_mask = 16'hFF00;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y27_N23
dffeas \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8] .is_wysiwyg = "true";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8] .power_up = "low";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X32_Y27_N21
dffeas \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [8]),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8] .is_wysiwyg = "true";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8] .power_up = "low";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N20
cycloneive_lcell_comb \u6|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 (
// Equation(s):
// \u6|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout  = (\u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [9] & ((\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g [9]) # 
// (\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g [8] $ (!\u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [8])))) # (!\u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [9] & 
// ((\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g [8] $ (!\u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [8])) # (!\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g [9])))

	.dataa(\u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [9]),
	.datab(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g [8]),
	.datac(\u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [8]),
	.datad(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g [9]),
	.cin(gnd),
	.combout(\u6|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 .lut_mask = 16'hEBD7;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N2
cycloneive_lcell_comb \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder (
// Equation(s):
// \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder_combout  = \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g [2]),
	.cin(gnd),
	.combout(\u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder .lut_mask = 16'hFF00;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y28_N3
dffeas \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2] .is_wysiwyg = "true";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2] .power_up = "low";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N12
cycloneive_lcell_comb \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2]~feeder (
// Equation(s):
// \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2]~feeder_combout  = \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [2]),
	.cin(gnd),
	.combout(\u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2]~feeder .lut_mask = 16'hFF00;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y28_N13
dffeas \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2] .is_wysiwyg = "true";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2] .power_up = "low";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N4
cycloneive_lcell_comb \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3]~feeder (
// Equation(s):
// \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3]~feeder_combout  = \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g [3]),
	.cin(gnd),
	.combout(\u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3]~feeder .lut_mask = 16'hFF00;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y28_N5
dffeas \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3] .is_wysiwyg = "true";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3] .power_up = "low";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X34_Y28_N31
dffeas \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [3]),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3] .is_wysiwyg = "true";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3] .power_up = "low";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N30
cycloneive_lcell_comb \u6|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4 (
// Equation(s):
// \u6|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout  = (\u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2] & ((\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g [3] $ 
// (\u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3])) # (!\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g [2]))) # (!\u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2] & 
// ((\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g [2]) # (\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g [3] $ (\u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3]))))

	.dataa(\u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2]),
	.datab(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g [3]),
	.datac(\u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3]),
	.datad(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g [2]),
	.cin(gnd),
	.combout(\u6|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4 .lut_mask = 16'h7DBE;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y27_N15
dffeas \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g [7]),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7] .is_wysiwyg = "true";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7] .power_up = "low";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X32_Y27_N29
dffeas \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [7]),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7] .is_wysiwyg = "true";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7] .power_up = "low";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N12
cycloneive_lcell_comb \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6]~feeder (
// Equation(s):
// \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6]~feeder_combout  = \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g [6]),
	.cin(gnd),
	.combout(\u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6]~feeder .lut_mask = 16'hFF00;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y27_N13
dffeas \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6] .is_wysiwyg = "true";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6] .power_up = "low";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N18
cycloneive_lcell_comb \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6]~feeder (
// Equation(s):
// \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6]~feeder_combout  = \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [6]),
	.cin(gnd),
	.combout(\u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6]~feeder .lut_mask = 16'hFF00;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y27_N19
dffeas \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6] .is_wysiwyg = "true";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6] .power_up = "low";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N28
cycloneive_lcell_comb \u6|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 (
// Equation(s):
// \u6|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout  = (\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g [7] & ((\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g [6] $ 
// (\u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [6])) # (!\u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [7]))) # (!\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g [7] & 
// ((\u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [7]) # (\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g [6] $ (\u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [6]))))

	.dataa(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g [7]),
	.datab(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g [6]),
	.datac(\u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [7]),
	.datad(\u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [6]),
	.cin(gnd),
	.combout(\u6|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 .lut_mask = 16'h7BDE;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N6
cycloneive_lcell_comb \u6|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5 (
// Equation(s):
// \u6|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout  = (\u6|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ) # 
// ((\u6|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ) # ((\u6|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout ) # 
// (\u6|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout )))

	.dataa(\u6|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ),
	.datab(\u6|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ),
	.datac(\u6|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout ),
	.datad(\u6|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ),
	.cin(gnd),
	.combout(\u6|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5 .lut_mask = 16'hFFFE;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N28
cycloneive_lcell_comb \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~5 (
// Equation(s):
// \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout  = (\u8|mCCD_DVAL~q  & (!\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & 
// ((\u6|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout ) # (\u6|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ))))

	.dataa(\u6|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout ),
	.datab(\u8|mCCD_DVAL~q ),
	.datac(\u6|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.datad(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.cin(gnd),
	.combout(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~5 .lut_mask = 16'h00C8;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N16
cycloneive_lcell_comb \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 (
// Equation(s):
// \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout  = \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  $ (((\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & 
// (\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout  & \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ))))

	.dataa(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datab(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout ),
	.datac(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datad(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.cin(gnd),
	.combout(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 .lut_mask = 16'h78F0;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y27_N17
dffeas \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 .is_wysiwyg = "true";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N10
cycloneive_lcell_comb \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 (
// Equation(s):
// \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout  = \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  $ (((\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  & 
// \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout )))

	.dataa(gnd),
	.datab(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datac(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datad(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.cin(gnd),
	.combout(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 .lut_mask = 16'h3CF0;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y27_N11
dffeas \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 .is_wysiwyg = "true";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N6
cycloneive_lcell_comb \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~4 (
// Equation(s):
// \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout  = (!\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & (!\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  & 
// (\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  & \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout )))

	.dataa(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datab(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datac(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datad(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.cin(gnd),
	.combout(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~4 .lut_mask = 16'h1000;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N24
cycloneive_lcell_comb \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 (
// Equation(s):
// \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout  = \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  $ (\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datad(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ),
	.cin(gnd),
	.combout(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 .lut_mask = 16'h0FF0;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y27_N25
dffeas \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 .is_wysiwyg = "true";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N22
cycloneive_lcell_comb \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~3 (
// Equation(s):
// \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout  = (!\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & (!\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  & 
// \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout ))

	.dataa(gnd),
	.datab(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datac(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datad(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout ),
	.cin(gnd),
	.combout(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~3 .lut_mask = 16'h0300;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N20
cycloneive_lcell_comb \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 (
// Equation(s):
// \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout  = \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  $ (((\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout  & 
// \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q )))

	.dataa(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ),
	.datab(gnd),
	.datac(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.datad(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.cin(gnd),
	.combout(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 .lut_mask = 16'h5AF0;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y27_N21
dffeas \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 .is_wysiwyg = "true";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N8
cycloneive_lcell_comb \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~7 (
// Equation(s):
// \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout  = \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  $ (\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q )

	.dataa(gnd),
	.datab(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.datac(gnd),
	.datad(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.cin(gnd),
	.combout(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~7 .lut_mask = 16'h33CC;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y27_N9
dffeas \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[2] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|write_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[2] .is_wysiwyg = "true";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N30
cycloneive_lcell_comb \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~9 (
// Equation(s):
// \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~9_combout  = \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  $ (\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  $ 
// (\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  $ (!\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q )))

	.dataa(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datab(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datac(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datad(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.cin(gnd),
	.combout(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~9 .lut_mask = 16'h9669;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y27_N31
dffeas \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~9_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|write_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] .is_wysiwyg = "true";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N14
cycloneive_lcell_comb \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~8 (
// Equation(s):
// \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~8_combout  = \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  $ (\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  $ 
// (\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  $ (\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q )))

	.dataa(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datab(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datac(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datad(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.cin(gnd),
	.combout(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~8 .lut_mask = 16'h6996;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y27_N15
dffeas \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~8_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|write_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] .is_wysiwyg = "true";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N12
cycloneive_lcell_comb \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~6 (
// Equation(s):
// \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout  = \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [2] $ (\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0] $ 
// (!\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1]))

	.dataa(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [2]),
	.datab(gnd),
	.datac(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0]),
	.datad(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1]),
	.cin(gnd),
	.combout(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~6 .lut_mask = 16'h5AA5;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y27_N13
dffeas \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|parity9 (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|write_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|parity9 .is_wysiwyg = "true";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|parity9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N22
cycloneive_lcell_comb \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~0 (
// Equation(s):
// \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  = \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  $ (\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|parity9~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datad(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.cin(gnd),
	.combout(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~0 .lut_mask = 16'h0FF0;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y27_N23
dffeas \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|write_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 .is_wysiwyg = "true";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N14
cycloneive_lcell_comb \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[0]~0 (
// Equation(s):
// \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[0]~0_combout  = !\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[0]~0 .lut_mask = 16'h0F0F;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y27_N15
dffeas \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[0] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|write_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[0] .is_wysiwyg = "true";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N26
cycloneive_lcell_comb \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder (
// Equation(s):
// \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout  = \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g [0]),
	.cin(gnd),
	.combout(\u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder .lut_mask = 16'hFF00;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y28_N27
dffeas \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[0] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[0] .is_wysiwyg = "true";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N8
cycloneive_lcell_comb \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0]~feeder (
// Equation(s):
// \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0]~feeder_combout  = \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g [0]),
	.cin(gnd),
	.combout(\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0]~feeder .lut_mask = 16'hFF00;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y28_N9
dffeas \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0] .is_wysiwyg = "true";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0] .power_up = "low";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X36_Y28_N31
dffeas \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [0]),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0] .is_wysiwyg = "true";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0] .power_up = "low";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N14
cycloneive_lcell_comb \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder (
// Equation(s):
// \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout  = \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g [1]),
	.cin(gnd),
	.combout(\u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder .lut_mask = 16'hFF00;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y28_N15
dffeas \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[1] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[1] .is_wysiwyg = "true";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N0
cycloneive_lcell_comb \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1]~feeder (
// Equation(s):
// \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1]~feeder_combout  = \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g [1]),
	.cin(gnd),
	.combout(\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1]~feeder .lut_mask = 16'hFF00;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y28_N1
dffeas \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1] .is_wysiwyg = "true";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1] .power_up = "low";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N10
cycloneive_lcell_comb \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1]~feeder (
// Equation(s):
// \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1]~feeder_combout  = \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [1]),
	.cin(gnd),
	.combout(\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1]~feeder .lut_mask = 16'hFF00;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y28_N11
dffeas \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1] .is_wysiwyg = "true";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1] .power_up = "low";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N2
cycloneive_lcell_comb \u6|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 (
// Equation(s):
// \u6|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout  = (\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [0] & ((\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g [1] $ 
// (\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [1])) # (!\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g [0]))) # (!\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [0] & 
// ((\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g [0]) # (\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g [1] $ (\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [1]))))

	.dataa(\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [0]),
	.datab(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g [1]),
	.datac(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g [0]),
	.datad(\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [1]),
	.cin(gnd),
	.combout(\u6|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 .lut_mask = 16'h7BDE;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N28
cycloneive_lcell_comb \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2 (
// Equation(s):
// \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  = (\u6|IN_REQ~q  & (\u6|WR_MASK [1] & (!\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  & !\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity6~q 
// )))

	.dataa(\u6|IN_REQ~q ),
	.datab(\u6|WR_MASK [1]),
	.datac(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datad(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.cin(gnd),
	.combout(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2 .lut_mask = 16'h0008;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N16
cycloneive_lcell_comb \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3 (
// Equation(s):
// \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout  = (\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  & (\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & 
// ((\u6|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ) # (\u6|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout ))))

	.dataa(\u6|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.datab(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.datac(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datad(\u6|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout ),
	.cin(gnd),
	.combout(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3 .lut_mask = 16'hC080;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N14
cycloneive_lcell_comb \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 (
// Equation(s):
// \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout  = \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  $ (((\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  & 
// (!\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ))))

	.dataa(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datab(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datac(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datad(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.cin(gnd),
	.combout(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 .lut_mask = 16'hD2F0;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y28_N15
dffeas \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 .is_wysiwyg = "true";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N4
cycloneive_lcell_comb \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~8 (
// Equation(s):
// \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout  = \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  $ (\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  $ 
// (\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  $ (\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q )))

	.dataa(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datab(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datac(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datad(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.cin(gnd),
	.combout(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~8 .lut_mask = 16'h6996;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y28_N5
dffeas \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] .is_wysiwyg = "true";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N30
cycloneive_lcell_comb \u6|write_fifo2|dcfifo_component|auto_generated|ram_address_b[8] (
// Equation(s):
// \u6|write_fifo2|dcfifo_component|auto_generated|ram_address_b [8] = \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  $ (\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q )

	.dataa(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.datab(gnd),
	.datac(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u6|write_fifo2|dcfifo_component|auto_generated|ram_address_b [8]),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|ram_address_b[8] .lut_mask = 16'h5A5A;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|ram_address_b[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y28_N31
dffeas \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|write_fifo2|dcfifo_component|auto_generated|ram_address_b [8]),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2] .is_wysiwyg = "true";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N16
cycloneive_lcell_comb \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~9 (
// Equation(s):
// \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~9_combout  = \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  $ (\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  $ 
// (\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  $ (!\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q )))

	.dataa(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datab(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datac(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datad(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.cin(gnd),
	.combout(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~9 .lut_mask = 16'h9669;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y28_N17
dffeas \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~9_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] .is_wysiwyg = "true";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N12
cycloneive_lcell_comb \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~7 (
// Equation(s):
// \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout  = \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [1] $ (\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [2] $ 
// (!\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [0]))

	.dataa(gnd),
	.datab(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [1]),
	.datac(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [2]),
	.datad(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [0]),
	.cin(gnd),
	.combout(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~7 .lut_mask = 16'h3CC3;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y28_N13
dffeas \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity6 (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity6 .is_wysiwyg = "true";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N10
cycloneive_lcell_comb \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~1 (
// Equation(s):
// \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  = (!\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity6~q  & (\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & 
// (\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  & \u6|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~0_combout )))

	.dataa(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datab(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datac(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datad(\u6|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cin(gnd),
	.combout(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~1 .lut_mask = 16'h4000;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N22
cycloneive_lcell_comb \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 (
// Equation(s):
// \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout  = \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  $ (\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datad(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.cin(gnd),
	.combout(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 .lut_mask = 16'h0FF0;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y28_N23
dffeas \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 .is_wysiwyg = "true";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N24
cycloneive_lcell_comb \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 (
// Equation(s):
// \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout  = \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  $ (((\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & 
// \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout )))

	.dataa(gnd),
	.datab(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datac(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datad(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.cin(gnd),
	.combout(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 .lut_mask = 16'h3CF0;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y28_N25
dffeas \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 .is_wysiwyg = "true";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N6
cycloneive_lcell_comb \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~4 (
// Equation(s):
// \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout  = (!\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  & (!\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & 
// (\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout )))

	.dataa(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datab(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datac(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datad(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.cin(gnd),
	.combout(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~4 .lut_mask = 16'h1000;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N4
cycloneive_lcell_comb \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 (
// Equation(s):
// \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout  = \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  $ (\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datad(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.cin(gnd),
	.combout(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 .lut_mask = 16'h0FF0;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y28_N5
dffeas \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 .is_wysiwyg = "true";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N10
cycloneive_lcell_comb \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 (
// Equation(s):
// \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout  = \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  $ (((\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & 
// \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout )))

	.dataa(gnd),
	.datab(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datac(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datad(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ),
	.cin(gnd),
	.combout(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 .lut_mask = 16'h3CF0;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y28_N11
dffeas \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 .is_wysiwyg = "true";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N2
cycloneive_lcell_comb \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 (
// Equation(s):
// \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout  = \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  $ (((\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  & 
// (!\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ))))

	.dataa(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datab(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datac(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datad(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ),
	.cin(gnd),
	.combout(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 .lut_mask = 16'hD2F0;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y28_N3
dffeas \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 .is_wysiwyg = "true";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N26
cycloneive_lcell_comb \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 (
// Equation(s):
// \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout  = \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  $ (((\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  & 
// \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout )))

	.dataa(gnd),
	.datab(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datac(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.datad(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ),
	.cin(gnd),
	.combout(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 .lut_mask = 16'h3CF0;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y28_N27
dffeas \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 .is_wysiwyg = "true";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y28_N19
dffeas \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g[8] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u6|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g[8] .is_wysiwyg = "true";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N0
cycloneive_lcell_comb \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8 (
// Equation(s):
// \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8~combout  = \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g [8] $ (\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g [9])

	.dataa(gnd),
	.datab(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g [8]),
	.datac(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8~combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8 .lut_mask = 16'h3C3C;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y27_N1
dffeas \u6|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[8] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8~combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[8] .is_wysiwyg = "true";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N4
cycloneive_lcell_comb \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8 (
// Equation(s):
// \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8~combout  = \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [8] $ (\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [8]),
	.datad(\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [9]),
	.cin(gnd),
	.combout(\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8~combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8 .lut_mask = 16'h0FF0;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y28_N5
dffeas \u6|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[8] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8~combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[8] .is_wysiwyg = "true";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N16
cycloneive_lcell_comb \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7 (
// Equation(s):
// \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7~combout  = \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7] $ (\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [9] $ 
// (\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [8]))

	.dataa(gnd),
	.datab(\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7]),
	.datac(\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [9]),
	.datad(\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [8]),
	.cin(gnd),
	.combout(\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7~combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7 .lut_mask = 16'hC33C;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y28_N17
dffeas \u6|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[7] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7~combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[7] .is_wysiwyg = "true";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N10
cycloneive_lcell_comb \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7 (
// Equation(s):
// \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7~combout  = \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g [7] $ (\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g [8] $ 
// (\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g [9]))

	.dataa(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g [7]),
	.datab(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g [8]),
	.datac(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7~combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7 .lut_mask = 16'h9696;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y27_N11
dffeas \u6|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[7] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7~combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[7] .is_wysiwyg = "true";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N12
cycloneive_lcell_comb \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6 (
// Equation(s):
// \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout  = \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [6] $ (\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [9] $ 
// (\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [8] $ (\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7])))

	.dataa(\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [6]),
	.datab(\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [9]),
	.datac(\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [8]),
	.datad(\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7]),
	.cin(gnd),
	.combout(\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6 .lut_mask = 16'h6996;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y28_N13
dffeas \u6|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[6] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[6] .is_wysiwyg = "true";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N4
cycloneive_lcell_comb \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6 (
// Equation(s):
// \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout  = \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g [9] $ (\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g [8] $ 
// (\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g [7] $ (\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g [6])))

	.dataa(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g [9]),
	.datab(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g [8]),
	.datac(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g [7]),
	.datad(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g [6]),
	.cin(gnd),
	.combout(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6 .lut_mask = 16'h6996;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y28_N21
dffeas \u6|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[6] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout ),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[6] .is_wysiwyg = "true";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N2
cycloneive_lcell_comb \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5 (
// Equation(s):
// \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5~combout  = \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [5] $ (\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout )

	.dataa(gnd),
	.datab(\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [5]),
	.datac(gnd),
	.datad(\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout ),
	.cin(gnd),
	.combout(\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5~combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5 .lut_mask = 16'h33CC;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y28_N3
dffeas \u6|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[5] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5~combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[5] .is_wysiwyg = "true";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N4
cycloneive_lcell_comb \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5 (
// Equation(s):
// \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5~combout  = \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout  $ (\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g [5])

	.dataa(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g [5]),
	.cin(gnd),
	.combout(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5~combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5 .lut_mask = 16'h55AA;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y28_N5
dffeas \u6|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[5] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5~combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[5] .is_wysiwyg = "true";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N30
cycloneive_lcell_comb \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4 (
// Equation(s):
// \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout  = \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout  $ (\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g [4] $ 
// (\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g [5]))

	.dataa(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout ),
	.datab(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g [4]),
	.datac(gnd),
	.datad(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g [5]),
	.cin(gnd),
	.combout(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4 .lut_mask = 16'h9966;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y28_N31
dffeas \u6|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[4] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[4] .is_wysiwyg = "true";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N18
cycloneive_lcell_comb \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4 (
// Equation(s):
// \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout  = \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [5] $ (\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [4] $ 
// (\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout ))

	.dataa(gnd),
	.datab(\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [5]),
	.datac(\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [4]),
	.datad(\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout ),
	.cin(gnd),
	.combout(\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4 .lut_mask = 16'hC33C;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y28_N19
dffeas \u6|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[4] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[4] .is_wysiwyg = "true";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N8
cycloneive_lcell_comb \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3 (
// Equation(s):
// \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout  = \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout  $ (\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g [3] $ 
// (\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g [5] $ (\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g [4])))

	.dataa(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout ),
	.datab(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g [3]),
	.datac(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g [5]),
	.datad(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g [4]),
	.cin(gnd),
	.combout(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3 .lut_mask = 16'h6996;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y28_N11
dffeas \u6|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[3] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout ),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[3] .is_wysiwyg = "true";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N8
cycloneive_lcell_comb \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3 (
// Equation(s):
// \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout  = \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [5] $ (\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3] $ 
// (\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [4] $ (\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout )))

	.dataa(\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [5]),
	.datab(\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3]),
	.datac(\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [4]),
	.datad(\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout ),
	.cin(gnd),
	.combout(\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3 .lut_mask = 16'h6996;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y28_N9
dffeas \u6|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[3] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[3] .is_wysiwyg = "true";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N20
cycloneive_lcell_comb \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2 (
// Equation(s):
// \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2~combout  = \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout  $ (\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [2])

	.dataa(gnd),
	.datab(\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout ),
	.datac(gnd),
	.datad(\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [2]),
	.cin(gnd),
	.combout(\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2~combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2 .lut_mask = 16'h33CC;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y28_N21
dffeas \u6|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[2] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2~combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[2] .is_wysiwyg = "true";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N0
cycloneive_lcell_comb \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2 (
// Equation(s):
// \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2~combout  = \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout  $ (\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout ),
	.datad(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g [2]),
	.cin(gnd),
	.combout(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2~combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2 .lut_mask = 16'h0FF0;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y28_N1
dffeas \u6|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[2] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2~combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[2] .is_wysiwyg = "true";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N6
cycloneive_lcell_comb \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1 (
// Equation(s):
// \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1~combout  = \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout  $ (\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g [1] $ 
// (\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g [2]))

	.dataa(gnd),
	.datab(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout ),
	.datac(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g [1]),
	.datad(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g [2]),
	.cin(gnd),
	.combout(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1~combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1 .lut_mask = 16'hC33C;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y28_N7
dffeas \u6|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[1] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1~combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[1] .is_wysiwyg = "true";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N24
cycloneive_lcell_comb \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1 (
// Equation(s):
// \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1~combout  = \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [1] $ (\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout  $ 
// (\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [2]))

	.dataa(\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [1]),
	.datab(gnd),
	.datac(\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout ),
	.datad(\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [2]),
	.cin(gnd),
	.combout(\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1~combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1 .lut_mask = 16'hA55A;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y28_N25
dffeas \u6|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[1] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1~combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[1] .is_wysiwyg = "true";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N20
cycloneive_lcell_comb \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0 (
// Equation(s):
// \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0~combout  = \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [0] $ (\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [2] $ 
// (\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [1] $ (\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout )))

	.dataa(\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [0]),
	.datab(\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [2]),
	.datac(\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [1]),
	.datad(\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout ),
	.cin(gnd),
	.combout(\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0~combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0 .lut_mask = 16'h6996;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y28_N21
dffeas \u6|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[0] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0~combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[0] .is_wysiwyg = "true";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N28
cycloneive_lcell_comb \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0 (
// Equation(s):
// \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0~combout  = \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g [0] $ (\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout  $ 
// (\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g [1] $ (\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g [2])))

	.dataa(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g [0]),
	.datab(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout ),
	.datac(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g [1]),
	.datad(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g [2]),
	.cin(gnd),
	.combout(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0~combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0 .lut_mask = 16'h6996;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y28_N29
dffeas \u6|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[0] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0~combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[0] .is_wysiwyg = "true";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N10
cycloneive_lcell_comb \u6|write_fifo2|dcfifo_component|auto_generated|op_1~1 (
// Equation(s):
// \u6|write_fifo2|dcfifo_component|auto_generated|op_1~1_cout  = CARRY((\u6|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a [0]) # (!\u6|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a [0]))

	.dataa(\u6|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a [0]),
	.datab(\u6|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\u6|write_fifo2|dcfifo_component|auto_generated|op_1~1_cout ));
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|op_1~1 .lut_mask = 16'h00BB;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|op_1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N12
cycloneive_lcell_comb \u6|write_fifo2|dcfifo_component|auto_generated|op_1~3 (
// Equation(s):
// \u6|write_fifo2|dcfifo_component|auto_generated|op_1~3_cout  = CARRY((\u6|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a [1] & ((!\u6|write_fifo2|dcfifo_component|auto_generated|op_1~1_cout ) # 
// (!\u6|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a [1]))) # (!\u6|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a [1] & (!\u6|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a [1] & 
// !\u6|write_fifo2|dcfifo_component|auto_generated|op_1~1_cout )))

	.dataa(\u6|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a [1]),
	.datab(\u6|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u6|write_fifo2|dcfifo_component|auto_generated|op_1~1_cout ),
	.combout(),
	.cout(\u6|write_fifo2|dcfifo_component|auto_generated|op_1~3_cout ));
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|op_1~3 .lut_mask = 16'h002B;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|op_1~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N14
cycloneive_lcell_comb \u6|write_fifo2|dcfifo_component|auto_generated|op_1~5 (
// Equation(s):
// \u6|write_fifo2|dcfifo_component|auto_generated|op_1~5_cout  = CARRY((\u6|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a [2] & ((!\u6|write_fifo2|dcfifo_component|auto_generated|op_1~3_cout ) # 
// (!\u6|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a [2]))) # (!\u6|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a [2] & (!\u6|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a [2] & 
// !\u6|write_fifo2|dcfifo_component|auto_generated|op_1~3_cout )))

	.dataa(\u6|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a [2]),
	.datab(\u6|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u6|write_fifo2|dcfifo_component|auto_generated|op_1~3_cout ),
	.combout(),
	.cout(\u6|write_fifo2|dcfifo_component|auto_generated|op_1~5_cout ));
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|op_1~5 .lut_mask = 16'h002B;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|op_1~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N16
cycloneive_lcell_comb \u6|write_fifo2|dcfifo_component|auto_generated|op_1~7 (
// Equation(s):
// \u6|write_fifo2|dcfifo_component|auto_generated|op_1~7_cout  = CARRY((\u6|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a [3] & ((!\u6|write_fifo2|dcfifo_component|auto_generated|op_1~5_cout ) # 
// (!\u6|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a [3]))) # (!\u6|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a [3] & (!\u6|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a [3] & 
// !\u6|write_fifo2|dcfifo_component|auto_generated|op_1~5_cout )))

	.dataa(\u6|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a [3]),
	.datab(\u6|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u6|write_fifo2|dcfifo_component|auto_generated|op_1~5_cout ),
	.combout(),
	.cout(\u6|write_fifo2|dcfifo_component|auto_generated|op_1~7_cout ));
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|op_1~7 .lut_mask = 16'h002B;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|op_1~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N18
cycloneive_lcell_comb \u6|write_fifo2|dcfifo_component|auto_generated|op_1~9 (
// Equation(s):
// \u6|write_fifo2|dcfifo_component|auto_generated|op_1~9_cout  = CARRY((\u6|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a [4] & (\u6|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a [4] & 
// !\u6|write_fifo2|dcfifo_component|auto_generated|op_1~7_cout )) # (!\u6|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a [4] & ((\u6|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a [4]) # 
// (!\u6|write_fifo2|dcfifo_component|auto_generated|op_1~7_cout ))))

	.dataa(\u6|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a [4]),
	.datab(\u6|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u6|write_fifo2|dcfifo_component|auto_generated|op_1~7_cout ),
	.combout(),
	.cout(\u6|write_fifo2|dcfifo_component|auto_generated|op_1~9_cout ));
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|op_1~9 .lut_mask = 16'h004D;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|op_1~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N20
cycloneive_lcell_comb \u6|write_fifo2|dcfifo_component|auto_generated|op_1~11 (
// Equation(s):
// \u6|write_fifo2|dcfifo_component|auto_generated|op_1~11_cout  = CARRY((\u6|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a [5] & (\u6|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a [5] & 
// !\u6|write_fifo2|dcfifo_component|auto_generated|op_1~9_cout )) # (!\u6|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a [5] & ((\u6|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a [5]) # 
// (!\u6|write_fifo2|dcfifo_component|auto_generated|op_1~9_cout ))))

	.dataa(\u6|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a [5]),
	.datab(\u6|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u6|write_fifo2|dcfifo_component|auto_generated|op_1~9_cout ),
	.combout(),
	.cout(\u6|write_fifo2|dcfifo_component|auto_generated|op_1~11_cout ));
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|op_1~11 .lut_mask = 16'h004D;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|op_1~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N22
cycloneive_lcell_comb \u6|write_fifo2|dcfifo_component|auto_generated|op_1~13 (
// Equation(s):
// \u6|write_fifo2|dcfifo_component|auto_generated|op_1~13_cout  = CARRY((\u6|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a [6] & ((!\u6|write_fifo2|dcfifo_component|auto_generated|op_1~11_cout ) # 
// (!\u6|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a [6]))) # (!\u6|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a [6] & (!\u6|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a [6] & 
// !\u6|write_fifo2|dcfifo_component|auto_generated|op_1~11_cout )))

	.dataa(\u6|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a [6]),
	.datab(\u6|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u6|write_fifo2|dcfifo_component|auto_generated|op_1~11_cout ),
	.combout(),
	.cout(\u6|write_fifo2|dcfifo_component|auto_generated|op_1~13_cout ));
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|op_1~13 .lut_mask = 16'h002B;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|op_1~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N24
cycloneive_lcell_comb \u6|write_fifo2|dcfifo_component|auto_generated|op_1~15 (
// Equation(s):
// \u6|write_fifo2|dcfifo_component|auto_generated|op_1~15_cout  = CARRY((\u6|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a [7] & (\u6|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a [7] & 
// !\u6|write_fifo2|dcfifo_component|auto_generated|op_1~13_cout )) # (!\u6|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a [7] & ((\u6|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a [7]) # 
// (!\u6|write_fifo2|dcfifo_component|auto_generated|op_1~13_cout ))))

	.dataa(\u6|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a [7]),
	.datab(\u6|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u6|write_fifo2|dcfifo_component|auto_generated|op_1~13_cout ),
	.combout(),
	.cout(\u6|write_fifo2|dcfifo_component|auto_generated|op_1~15_cout ));
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|op_1~15 .lut_mask = 16'h004D;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|op_1~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N26
cycloneive_lcell_comb \u6|write_fifo2|dcfifo_component|auto_generated|op_1~16 (
// Equation(s):
// \u6|write_fifo2|dcfifo_component|auto_generated|op_1~16_combout  = \u6|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a [8] $ (\u6|write_fifo2|dcfifo_component|auto_generated|op_1~15_cout  $ 
// (\u6|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a [8]))

	.dataa(gnd),
	.datab(\u6|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a [8]),
	.datac(gnd),
	.datad(\u6|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a [8]),
	.cin(\u6|write_fifo2|dcfifo_component|auto_generated|op_1~15_cout ),
	.combout(\u6|write_fifo2|dcfifo_component|auto_generated|op_1~16_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|op_1~16 .lut_mask = 16'hC33C;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|op_1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N20
cycloneive_lcell_comb \u6|mWR~0 (
// Equation(s):
// \u6|mWR~0_combout  = (!\u6|mWR_DONE~q  & ((\u6|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout ) # (\u6|write_fifo2|dcfifo_component|auto_generated|op_1~16_combout )))

	.dataa(\u6|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout ),
	.datab(\u6|write_fifo2|dcfifo_component|auto_generated|op_1~16_combout ),
	.datac(\u6|mWR_DONE~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u6|mWR~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|mWR~0 .lut_mask = 16'h0E0E;
defparam \u6|mWR~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y28_N21
dffeas \u6|mWR (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|mWR~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|mWR~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|mWR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|mWR .is_wysiwyg = "true";
defparam \u6|mWR .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y25_N23
dffeas \u6|Pre_WR (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|mWR~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|Pre_WR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|Pre_WR .is_wysiwyg = "true";
defparam \u6|Pre_WR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y28_N0
cycloneive_lcell_comb \u6|Write~1 (
// Equation(s):
// \u6|Write~1_combout  = (\u6|Equal4~1_combout  & (\u6|mWR~q  & !\u6|Pre_WR~q ))

	.dataa(gnd),
	.datab(\u6|Equal4~1_combout ),
	.datac(\u6|mWR~q ),
	.datad(\u6|Pre_WR~q ),
	.cin(gnd),
	.combout(\u6|Write~1_combout ),
	.cout());
// synopsys translate_off
defparam \u6|Write~1 .lut_mask = 16'h00C0;
defparam \u6|Write~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y28_N4
cycloneive_lcell_comb \u6|Read~2 (
// Equation(s):
// \u6|Read~2_combout  = (\u6|Read~q  & (\u6|Equal3~0_combout  & ((\u6|Read~3_combout ) # (!\u6|Write~1_combout )))) # (!\u6|Read~q  & (\u6|Read~3_combout ))

	.dataa(\u6|Read~3_combout ),
	.datab(\u6|Write~1_combout ),
	.datac(\u6|Read~q ),
	.datad(\u6|Equal3~0_combout ),
	.cin(gnd),
	.combout(\u6|Read~2_combout ),
	.cout());
// synopsys translate_off
defparam \u6|Read~2 .lut_mask = 16'hBA0A;
defparam \u6|Read~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y28_N5
dffeas \u6|Read (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|Read~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|Read~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|Read .is_wysiwyg = "true";
defparam \u6|Read .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y28_N24
cycloneive_lcell_comb \u6|mRD_DONE~0 (
// Equation(s):
// \u6|mRD_DONE~0_combout  = (\u6|Read~q  & ((\u6|mRD_DONE~q ) # ((\u6|OUT_VALID~1_combout  & \u6|ST [8]))))

	.dataa(\u6|OUT_VALID~1_combout ),
	.datab(\u6|Read~q ),
	.datac(\u6|mRD_DONE~q ),
	.datad(\u6|ST [8]),
	.cin(gnd),
	.combout(\u6|mRD_DONE~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|mRD_DONE~0 .lut_mask = 16'hC8C0;
defparam \u6|mRD_DONE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y28_N25
dffeas \u6|mRD_DONE (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|mRD_DONE~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|mRD_DONE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|mRD_DONE .is_wysiwyg = "true";
defparam \u6|mRD_DONE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N2
cycloneive_lcell_comb \u6|RD_MASK~6 (
// Equation(s):
// \u6|RD_MASK~6_combout  = (!\u6|mRD_DONE~q  & (!\u6|write_fifo2|dcfifo_component|auto_generated|op_1~16_combout  & !\u6|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout ))

	.dataa(\u6|mRD_DONE~q ),
	.datab(\u6|write_fifo2|dcfifo_component|auto_generated|op_1~16_combout ),
	.datac(\u6|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u6|RD_MASK~6_combout ),
	.cout());
// synopsys translate_off
defparam \u6|RD_MASK~6 .lut_mask = 16'h0101;
defparam \u6|RD_MASK~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y28_N3
dffeas \u6|mRD (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|RD_MASK~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|RD_MASK[1]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|mRD~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|mRD .is_wysiwyg = "true";
defparam \u6|mRD .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N4
cycloneive_lcell_comb \u6|Pre_RD~feeder (
// Equation(s):
// \u6|Pre_RD~feeder_combout  = \u6|mRD~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|mRD~q ),
	.cin(gnd),
	.combout(\u6|Pre_RD~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|Pre_RD~feeder .lut_mask = 16'hFF00;
defparam \u6|Pre_RD~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y25_N5
dffeas \u6|Pre_RD (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|Pre_RD~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|Pre_RD~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|Pre_RD .is_wysiwyg = "true";
defparam \u6|Pre_RD .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N14
cycloneive_lcell_comb \u6|Selector1~2 (
// Equation(s):
// \u6|Selector1~2_combout  = (!\u6|Equal5~0_combout  & (!\u6|Pre_RD~q  & \u6|mRD~q ))

	.dataa(gnd),
	.datab(\u6|Equal5~0_combout ),
	.datac(\u6|Pre_RD~q ),
	.datad(\u6|mRD~q ),
	.cin(gnd),
	.combout(\u6|Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \u6|Selector1~2 .lut_mask = 16'h0300;
defparam \u6|Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N22
cycloneive_lcell_comb \u6|ST[1]~2 (
// Equation(s):
// \u6|ST[1]~2_combout  = (\u6|mWR~q  & (\u6|Pre_WR~q  & ((\u6|Pre_RD~q ) # (!\u6|mRD~q )))) # (!\u6|mWR~q  & ((\u6|Pre_RD~q ) # ((!\u6|mRD~q ))))

	.dataa(\u6|mWR~q ),
	.datab(\u6|Pre_RD~q ),
	.datac(\u6|Pre_WR~q ),
	.datad(\u6|mRD~q ),
	.cin(gnd),
	.combout(\u6|ST[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u6|ST[1]~2 .lut_mask = 16'hC4F5;
defparam \u6|ST[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N20
cycloneive_lcell_comb \u6|CMD[0]~0 (
// Equation(s):
// \u6|CMD[0]~0_combout  = (\u6|Equal4~1_combout  & (((\u6|control1|CMD_ACK~q  & \u6|Equal5~0_combout )) # (!\u6|ST[1]~2_combout ))) # (!\u6|Equal4~1_combout  & (\u6|control1|CMD_ACK~q  & ((\u6|Equal5~0_combout ))))

	.dataa(\u6|Equal4~1_combout ),
	.datab(\u6|control1|CMD_ACK~q ),
	.datac(\u6|ST[1]~2_combout ),
	.datad(\u6|Equal5~0_combout ),
	.cin(gnd),
	.combout(\u6|CMD[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|CMD[0]~0 .lut_mask = 16'hCE0A;
defparam \u6|CMD[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y25_N15
dffeas \u6|CMD[0] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|Selector1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|CMD[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|CMD [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|CMD[0] .is_wysiwyg = "true";
defparam \u6|CMD[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N24
cycloneive_lcell_comb \u6|Selector0~2 (
// Equation(s):
// \u6|Selector0~2_combout  = (!\u6|Equal5~0_combout  & ((\u6|Pre_RD~q ) # (!\u6|mRD~q )))

	.dataa(gnd),
	.datab(\u6|Equal5~0_combout ),
	.datac(\u6|Pre_RD~q ),
	.datad(\u6|mRD~q ),
	.cin(gnd),
	.combout(\u6|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u6|Selector0~2 .lut_mask = 16'h3033;
defparam \u6|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y25_N25
dffeas \u6|CMD[1] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|Selector0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|CMD[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|CMD [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|CMD[1] .is_wysiwyg = "true";
defparam \u6|CMD[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y25_N20
cycloneive_lcell_comb \u6|control1|Equal2~0 (
// Equation(s):
// \u6|control1|Equal2~0_combout  = (!\u6|CMD [0] & \u6|CMD [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u6|CMD [0]),
	.datad(\u6|CMD [1]),
	.cin(gnd),
	.combout(\u6|control1|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|control1|Equal2~0 .lut_mask = 16'h0F00;
defparam \u6|control1|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y25_N21
dffeas \u6|control1|WRITEA (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|control1|Equal2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|control1|WRITEA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|control1|WRITEA .is_wysiwyg = "true";
defparam \u6|control1|WRITEA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y24_N0
cycloneive_lcell_comb \u6|control1|LessThan1~0 (
// Equation(s):
// \u6|control1|LessThan1~0_combout  = (\u6|control1|init_timer [10] & (\u6|control1|init_timer [11] & \u6|control1|init_timer [12]))

	.dataa(gnd),
	.datab(\u6|control1|init_timer [10]),
	.datac(\u6|control1|init_timer [11]),
	.datad(\u6|control1|init_timer [12]),
	.cin(gnd),
	.combout(\u6|control1|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|control1|LessThan1~0 .lut_mask = 16'hC000;
defparam \u6|control1|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y24_N2
cycloneive_lcell_comb \u6|control1|init_timer[1]~15 (
// Equation(s):
// \u6|control1|init_timer[1]~15_combout  = (\u6|control1|init_timer [0] & (\u6|control1|init_timer [1] $ (VCC))) # (!\u6|control1|init_timer [0] & (\u6|control1|init_timer [1] & VCC))
// \u6|control1|init_timer[1]~16  = CARRY((\u6|control1|init_timer [0] & \u6|control1|init_timer [1]))

	.dataa(\u6|control1|init_timer [0]),
	.datab(\u6|control1|init_timer [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u6|control1|init_timer[1]~15_combout ),
	.cout(\u6|control1|init_timer[1]~16 ));
// synopsys translate_off
defparam \u6|control1|init_timer[1]~15 .lut_mask = 16'h6688;
defparam \u6|control1|init_timer[1]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y24_N22
cycloneive_lcell_comb \u6|control1|LessThan0~3 (
// Equation(s):
// \u6|control1|LessThan0~3_combout  = (!\u6|control1|init_timer [15] & ((\u6|control1|LessThan0~2_combout ) # (!\u6|control1|init_timer [14])))

	.dataa(\u6|control1|init_timer [15]),
	.datab(gnd),
	.datac(\u6|control1|init_timer [14]),
	.datad(\u6|control1|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\u6|control1|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \u6|control1|LessThan0~3 .lut_mask = 16'h5505;
defparam \u6|control1|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y24_N3
dffeas \u6|control1|init_timer[1] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|control1|init_timer[1]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|control1|LessThan0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|control1|init_timer [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|control1|init_timer[1] .is_wysiwyg = "true";
defparam \u6|control1|init_timer[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y24_N2
cycloneive_lcell_comb \u6|control1|LessThan0~0 (
// Equation(s):
// \u6|control1|LessThan0~0_combout  = ((!\u6|control1|init_timer [1] & (!\u6|control1|init_timer [2] & !\u6|control1|init_timer [0]))) # (!\u6|control1|init_timer [3])

	.dataa(\u6|control1|init_timer [1]),
	.datab(\u6|control1|init_timer [3]),
	.datac(\u6|control1|init_timer [2]),
	.datad(\u6|control1|init_timer [0]),
	.cin(gnd),
	.combout(\u6|control1|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|control1|LessThan0~0 .lut_mask = 16'h3337;
defparam \u6|control1|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y24_N16
cycloneive_lcell_comb \u6|control1|LOAD_MODE~2 (
// Equation(s):
// \u6|control1|LOAD_MODE~2_combout  = (!\u6|control1|init_timer [4] & (!\u6|control1|init_timer [6] & !\u6|control1|init_timer [5]))

	.dataa(\u6|control1|init_timer [4]),
	.datab(gnd),
	.datac(\u6|control1|init_timer [6]),
	.datad(\u6|control1|init_timer [5]),
	.cin(gnd),
	.combout(\u6|control1|LOAD_MODE~2_combout ),
	.cout());
// synopsys translate_off
defparam \u6|control1|LOAD_MODE~2 .lut_mask = 16'h0005;
defparam \u6|control1|LOAD_MODE~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y24_N12
cycloneive_lcell_comb \u6|control1|LessThan0~1 (
// Equation(s):
// \u6|control1|LessThan0~1_combout  = (!\u6|control1|init_timer [8] & (((\u6|control1|LessThan0~0_combout  & \u6|control1|LOAD_MODE~2_combout )) # (!\u6|control1|init_timer [7])))

	.dataa(\u6|control1|init_timer [7]),
	.datab(\u6|control1|LessThan0~0_combout ),
	.datac(\u6|control1|init_timer [8]),
	.datad(\u6|control1|LOAD_MODE~2_combout ),
	.cin(gnd),
	.combout(\u6|control1|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u6|control1|LessThan0~1 .lut_mask = 16'h0D05;
defparam \u6|control1|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y24_N10
cycloneive_lcell_comb \u6|control1|LessThan0~2 (
// Equation(s):
// \u6|control1|LessThan0~2_combout  = (!\u6|control1|init_timer [13] & (((\u6|control1|LessThan0~1_combout ) # (!\u6|control1|init_timer [9])) # (!\u6|control1|LessThan1~0_combout )))

	.dataa(\u6|control1|LessThan1~0_combout ),
	.datab(\u6|control1|init_timer [9]),
	.datac(\u6|control1|init_timer [13]),
	.datad(\u6|control1|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\u6|control1|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u6|control1|LessThan0~2 .lut_mask = 16'h0F07;
defparam \u6|control1|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y24_N26
cycloneive_lcell_comb \u6|control1|init_timer[0]~43 (
// Equation(s):
// \u6|control1|init_timer[0]~43_combout  = \u6|control1|init_timer [0] $ (((!\u6|control1|init_timer [15] & ((\u6|control1|LessThan0~2_combout ) # (!\u6|control1|init_timer [14])))))

	.dataa(\u6|control1|init_timer [15]),
	.datab(\u6|control1|init_timer [14]),
	.datac(\u6|control1|init_timer [0]),
	.datad(\u6|control1|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\u6|control1|init_timer[0]~43_combout ),
	.cout());
// synopsys translate_off
defparam \u6|control1|init_timer[0]~43 .lut_mask = 16'hA5E1;
defparam \u6|control1|init_timer[0]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y24_N27
dffeas \u6|control1|init_timer[0] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|control1|init_timer[0]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|control1|init_timer [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|control1|init_timer[0] .is_wysiwyg = "true";
defparam \u6|control1|init_timer[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y24_N4
cycloneive_lcell_comb \u6|control1|init_timer[2]~17 (
// Equation(s):
// \u6|control1|init_timer[2]~17_combout  = (\u6|control1|init_timer [2] & (!\u6|control1|init_timer[1]~16 )) # (!\u6|control1|init_timer [2] & ((\u6|control1|init_timer[1]~16 ) # (GND)))
// \u6|control1|init_timer[2]~18  = CARRY((!\u6|control1|init_timer[1]~16 ) # (!\u6|control1|init_timer [2]))

	.dataa(gnd),
	.datab(\u6|control1|init_timer [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u6|control1|init_timer[1]~16 ),
	.combout(\u6|control1|init_timer[2]~17_combout ),
	.cout(\u6|control1|init_timer[2]~18 ));
// synopsys translate_off
defparam \u6|control1|init_timer[2]~17 .lut_mask = 16'h3C3F;
defparam \u6|control1|init_timer[2]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y24_N5
dffeas \u6|control1|init_timer[2] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|control1|init_timer[2]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|control1|LessThan0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|control1|init_timer [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|control1|init_timer[2] .is_wysiwyg = "true";
defparam \u6|control1|init_timer[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y24_N6
cycloneive_lcell_comb \u6|control1|init_timer[3]~19 (
// Equation(s):
// \u6|control1|init_timer[3]~19_combout  = (\u6|control1|init_timer [3] & (\u6|control1|init_timer[2]~18  $ (GND))) # (!\u6|control1|init_timer [3] & (!\u6|control1|init_timer[2]~18  & VCC))
// \u6|control1|init_timer[3]~20  = CARRY((\u6|control1|init_timer [3] & !\u6|control1|init_timer[2]~18 ))

	.dataa(\u6|control1|init_timer [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u6|control1|init_timer[2]~18 ),
	.combout(\u6|control1|init_timer[3]~19_combout ),
	.cout(\u6|control1|init_timer[3]~20 ));
// synopsys translate_off
defparam \u6|control1|init_timer[3]~19 .lut_mask = 16'hA50A;
defparam \u6|control1|init_timer[3]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y24_N7
dffeas \u6|control1|init_timer[3] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|control1|init_timer[3]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|control1|LessThan0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|control1|init_timer [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|control1|init_timer[3] .is_wysiwyg = "true";
defparam \u6|control1|init_timer[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y24_N8
cycloneive_lcell_comb \u6|control1|init_timer[4]~21 (
// Equation(s):
// \u6|control1|init_timer[4]~21_combout  = (\u6|control1|init_timer [4] & (!\u6|control1|init_timer[3]~20 )) # (!\u6|control1|init_timer [4] & ((\u6|control1|init_timer[3]~20 ) # (GND)))
// \u6|control1|init_timer[4]~22  = CARRY((!\u6|control1|init_timer[3]~20 ) # (!\u6|control1|init_timer [4]))

	.dataa(gnd),
	.datab(\u6|control1|init_timer [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u6|control1|init_timer[3]~20 ),
	.combout(\u6|control1|init_timer[4]~21_combout ),
	.cout(\u6|control1|init_timer[4]~22 ));
// synopsys translate_off
defparam \u6|control1|init_timer[4]~21 .lut_mask = 16'h3C3F;
defparam \u6|control1|init_timer[4]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y24_N9
dffeas \u6|control1|init_timer[4] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|control1|init_timer[4]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|control1|LessThan0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|control1|init_timer [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|control1|init_timer[4] .is_wysiwyg = "true";
defparam \u6|control1|init_timer[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y24_N10
cycloneive_lcell_comb \u6|control1|init_timer[5]~23 (
// Equation(s):
// \u6|control1|init_timer[5]~23_combout  = (\u6|control1|init_timer [5] & (\u6|control1|init_timer[4]~22  $ (GND))) # (!\u6|control1|init_timer [5] & (!\u6|control1|init_timer[4]~22  & VCC))
// \u6|control1|init_timer[5]~24  = CARRY((\u6|control1|init_timer [5] & !\u6|control1|init_timer[4]~22 ))

	.dataa(\u6|control1|init_timer [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u6|control1|init_timer[4]~22 ),
	.combout(\u6|control1|init_timer[5]~23_combout ),
	.cout(\u6|control1|init_timer[5]~24 ));
// synopsys translate_off
defparam \u6|control1|init_timer[5]~23 .lut_mask = 16'hA50A;
defparam \u6|control1|init_timer[5]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y24_N11
dffeas \u6|control1|init_timer[5] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|control1|init_timer[5]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|control1|LessThan0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|control1|init_timer [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|control1|init_timer[5] .is_wysiwyg = "true";
defparam \u6|control1|init_timer[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y24_N12
cycloneive_lcell_comb \u6|control1|init_timer[6]~25 (
// Equation(s):
// \u6|control1|init_timer[6]~25_combout  = (\u6|control1|init_timer [6] & (!\u6|control1|init_timer[5]~24 )) # (!\u6|control1|init_timer [6] & ((\u6|control1|init_timer[5]~24 ) # (GND)))
// \u6|control1|init_timer[6]~26  = CARRY((!\u6|control1|init_timer[5]~24 ) # (!\u6|control1|init_timer [6]))

	.dataa(\u6|control1|init_timer [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u6|control1|init_timer[5]~24 ),
	.combout(\u6|control1|init_timer[6]~25_combout ),
	.cout(\u6|control1|init_timer[6]~26 ));
// synopsys translate_off
defparam \u6|control1|init_timer[6]~25 .lut_mask = 16'h5A5F;
defparam \u6|control1|init_timer[6]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y24_N13
dffeas \u6|control1|init_timer[6] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|control1|init_timer[6]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|control1|LessThan0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|control1|init_timer [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|control1|init_timer[6] .is_wysiwyg = "true";
defparam \u6|control1|init_timer[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y24_N14
cycloneive_lcell_comb \u6|control1|init_timer[7]~27 (
// Equation(s):
// \u6|control1|init_timer[7]~27_combout  = (\u6|control1|init_timer [7] & (\u6|control1|init_timer[6]~26  $ (GND))) # (!\u6|control1|init_timer [7] & (!\u6|control1|init_timer[6]~26  & VCC))
// \u6|control1|init_timer[7]~28  = CARRY((\u6|control1|init_timer [7] & !\u6|control1|init_timer[6]~26 ))

	.dataa(gnd),
	.datab(\u6|control1|init_timer [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u6|control1|init_timer[6]~26 ),
	.combout(\u6|control1|init_timer[7]~27_combout ),
	.cout(\u6|control1|init_timer[7]~28 ));
// synopsys translate_off
defparam \u6|control1|init_timer[7]~27 .lut_mask = 16'hC30C;
defparam \u6|control1|init_timer[7]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y24_N15
dffeas \u6|control1|init_timer[7] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|control1|init_timer[7]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|control1|LessThan0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|control1|init_timer [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|control1|init_timer[7] .is_wysiwyg = "true";
defparam \u6|control1|init_timer[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y24_N16
cycloneive_lcell_comb \u6|control1|init_timer[8]~29 (
// Equation(s):
// \u6|control1|init_timer[8]~29_combout  = (\u6|control1|init_timer [8] & (!\u6|control1|init_timer[7]~28 )) # (!\u6|control1|init_timer [8] & ((\u6|control1|init_timer[7]~28 ) # (GND)))
// \u6|control1|init_timer[8]~30  = CARRY((!\u6|control1|init_timer[7]~28 ) # (!\u6|control1|init_timer [8]))

	.dataa(gnd),
	.datab(\u6|control1|init_timer [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u6|control1|init_timer[7]~28 ),
	.combout(\u6|control1|init_timer[8]~29_combout ),
	.cout(\u6|control1|init_timer[8]~30 ));
// synopsys translate_off
defparam \u6|control1|init_timer[8]~29 .lut_mask = 16'h3C3F;
defparam \u6|control1|init_timer[8]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y24_N17
dffeas \u6|control1|init_timer[8] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|control1|init_timer[8]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|control1|LessThan0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|control1|init_timer [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|control1|init_timer[8] .is_wysiwyg = "true";
defparam \u6|control1|init_timer[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y24_N18
cycloneive_lcell_comb \u6|control1|init_timer[9]~31 (
// Equation(s):
// \u6|control1|init_timer[9]~31_combout  = (\u6|control1|init_timer [9] & (\u6|control1|init_timer[8]~30  $ (GND))) # (!\u6|control1|init_timer [9] & (!\u6|control1|init_timer[8]~30  & VCC))
// \u6|control1|init_timer[9]~32  = CARRY((\u6|control1|init_timer [9] & !\u6|control1|init_timer[8]~30 ))

	.dataa(gnd),
	.datab(\u6|control1|init_timer [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u6|control1|init_timer[8]~30 ),
	.combout(\u6|control1|init_timer[9]~31_combout ),
	.cout(\u6|control1|init_timer[9]~32 ));
// synopsys translate_off
defparam \u6|control1|init_timer[9]~31 .lut_mask = 16'hC30C;
defparam \u6|control1|init_timer[9]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y24_N19
dffeas \u6|control1|init_timer[9] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|control1|init_timer[9]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|control1|LessThan0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|control1|init_timer [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|control1|init_timer[9] .is_wysiwyg = "true";
defparam \u6|control1|init_timer[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y24_N20
cycloneive_lcell_comb \u6|control1|init_timer[10]~33 (
// Equation(s):
// \u6|control1|init_timer[10]~33_combout  = (\u6|control1|init_timer [10] & (!\u6|control1|init_timer[9]~32 )) # (!\u6|control1|init_timer [10] & ((\u6|control1|init_timer[9]~32 ) # (GND)))
// \u6|control1|init_timer[10]~34  = CARRY((!\u6|control1|init_timer[9]~32 ) # (!\u6|control1|init_timer [10]))

	.dataa(gnd),
	.datab(\u6|control1|init_timer [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u6|control1|init_timer[9]~32 ),
	.combout(\u6|control1|init_timer[10]~33_combout ),
	.cout(\u6|control1|init_timer[10]~34 ));
// synopsys translate_off
defparam \u6|control1|init_timer[10]~33 .lut_mask = 16'h3C3F;
defparam \u6|control1|init_timer[10]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y24_N21
dffeas \u6|control1|init_timer[10] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|control1|init_timer[10]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|control1|LessThan0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|control1|init_timer [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|control1|init_timer[10] .is_wysiwyg = "true";
defparam \u6|control1|init_timer[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y24_N22
cycloneive_lcell_comb \u6|control1|init_timer[11]~35 (
// Equation(s):
// \u6|control1|init_timer[11]~35_combout  = (\u6|control1|init_timer [11] & (\u6|control1|init_timer[10]~34  $ (GND))) # (!\u6|control1|init_timer [11] & (!\u6|control1|init_timer[10]~34  & VCC))
// \u6|control1|init_timer[11]~36  = CARRY((\u6|control1|init_timer [11] & !\u6|control1|init_timer[10]~34 ))

	.dataa(\u6|control1|init_timer [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u6|control1|init_timer[10]~34 ),
	.combout(\u6|control1|init_timer[11]~35_combout ),
	.cout(\u6|control1|init_timer[11]~36 ));
// synopsys translate_off
defparam \u6|control1|init_timer[11]~35 .lut_mask = 16'hA50A;
defparam \u6|control1|init_timer[11]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y24_N23
dffeas \u6|control1|init_timer[11] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|control1|init_timer[11]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|control1|LessThan0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|control1|init_timer [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|control1|init_timer[11] .is_wysiwyg = "true";
defparam \u6|control1|init_timer[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y24_N24
cycloneive_lcell_comb \u6|control1|init_timer[12]~37 (
// Equation(s):
// \u6|control1|init_timer[12]~37_combout  = (\u6|control1|init_timer [12] & (!\u6|control1|init_timer[11]~36 )) # (!\u6|control1|init_timer [12] & ((\u6|control1|init_timer[11]~36 ) # (GND)))
// \u6|control1|init_timer[12]~38  = CARRY((!\u6|control1|init_timer[11]~36 ) # (!\u6|control1|init_timer [12]))

	.dataa(gnd),
	.datab(\u6|control1|init_timer [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u6|control1|init_timer[11]~36 ),
	.combout(\u6|control1|init_timer[12]~37_combout ),
	.cout(\u6|control1|init_timer[12]~38 ));
// synopsys translate_off
defparam \u6|control1|init_timer[12]~37 .lut_mask = 16'h3C3F;
defparam \u6|control1|init_timer[12]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y24_N25
dffeas \u6|control1|init_timer[12] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|control1|init_timer[12]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|control1|LessThan0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|control1|init_timer [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|control1|init_timer[12] .is_wysiwyg = "true";
defparam \u6|control1|init_timer[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y24_N26
cycloneive_lcell_comb \u6|control1|init_timer[13]~39 (
// Equation(s):
// \u6|control1|init_timer[13]~39_combout  = (\u6|control1|init_timer [13] & (\u6|control1|init_timer[12]~38  $ (GND))) # (!\u6|control1|init_timer [13] & (!\u6|control1|init_timer[12]~38  & VCC))
// \u6|control1|init_timer[13]~40  = CARRY((\u6|control1|init_timer [13] & !\u6|control1|init_timer[12]~38 ))

	.dataa(\u6|control1|init_timer [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u6|control1|init_timer[12]~38 ),
	.combout(\u6|control1|init_timer[13]~39_combout ),
	.cout(\u6|control1|init_timer[13]~40 ));
// synopsys translate_off
defparam \u6|control1|init_timer[13]~39 .lut_mask = 16'hA50A;
defparam \u6|control1|init_timer[13]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y24_N27
dffeas \u6|control1|init_timer[13] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|control1|init_timer[13]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|control1|LessThan0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|control1|init_timer [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|control1|init_timer[13] .is_wysiwyg = "true";
defparam \u6|control1|init_timer[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y24_N28
cycloneive_lcell_comb \u6|control1|init_timer[14]~41 (
// Equation(s):
// \u6|control1|init_timer[14]~41_combout  = (\u6|control1|init_timer [14] & (!\u6|control1|init_timer[13]~40 )) # (!\u6|control1|init_timer [14] & ((\u6|control1|init_timer[13]~40 ) # (GND)))
// \u6|control1|init_timer[14]~42  = CARRY((!\u6|control1|init_timer[13]~40 ) # (!\u6|control1|init_timer [14]))

	.dataa(gnd),
	.datab(\u6|control1|init_timer [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u6|control1|init_timer[13]~40 ),
	.combout(\u6|control1|init_timer[14]~41_combout ),
	.cout(\u6|control1|init_timer[14]~42 ));
// synopsys translate_off
defparam \u6|control1|init_timer[14]~41 .lut_mask = 16'h3C3F;
defparam \u6|control1|init_timer[14]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y24_N29
dffeas \u6|control1|init_timer[14] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|control1|init_timer[14]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|control1|LessThan0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|control1|init_timer [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|control1|init_timer[14] .is_wysiwyg = "true";
defparam \u6|control1|init_timer[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y24_N30
cycloneive_lcell_comb \u6|control1|init_timer[15]~44 (
// Equation(s):
// \u6|control1|init_timer[15]~44_combout  = \u6|control1|init_timer [15] $ (!\u6|control1|init_timer[14]~42 )

	.dataa(\u6|control1|init_timer [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u6|control1|init_timer[14]~42 ),
	.combout(\u6|control1|init_timer[15]~44_combout ),
	.cout());
// synopsys translate_off
defparam \u6|control1|init_timer[15]~44 .lut_mask = 16'hA5A5;
defparam \u6|control1|init_timer[15]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y24_N31
dffeas \u6|control1|init_timer[15] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|control1|init_timer[15]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|control1|LessThan0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|control1|init_timer [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|control1|init_timer[15] .is_wysiwyg = "true";
defparam \u6|control1|init_timer[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y24_N28
cycloneive_lcell_comb \u6|control1|PRECHARGE~0 (
// Equation(s):
// \u6|control1|PRECHARGE~0_combout  = (\u6|control1|init_timer [7] & (\u6|control1|init_timer [8] & \u6|control1|init_timer [6]))

	.dataa(\u6|control1|init_timer [7]),
	.datab(gnd),
	.datac(\u6|control1|init_timer [8]),
	.datad(\u6|control1|init_timer [6]),
	.cin(gnd),
	.combout(\u6|control1|PRECHARGE~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|control1|PRECHARGE~0 .lut_mask = 16'hA000;
defparam \u6|control1|PRECHARGE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y24_N18
cycloneive_lcell_comb \u6|control1|LessThan1~1 (
// Equation(s):
// \u6|control1|LessThan1~1_combout  = (!\u6|control1|init_timer [13] & (((!\u6|control1|init_timer [9] & !\u6|control1|PRECHARGE~0_combout )) # (!\u6|control1|LessThan1~0_combout )))

	.dataa(\u6|control1|LessThan1~0_combout ),
	.datab(\u6|control1|init_timer [9]),
	.datac(\u6|control1|init_timer [13]),
	.datad(\u6|control1|PRECHARGE~0_combout ),
	.cin(gnd),
	.combout(\u6|control1|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \u6|control1|LessThan1~1 .lut_mask = 16'h0507;
defparam \u6|control1|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y24_N28
cycloneive_lcell_comb \u6|control1|LOAD_MODE~0 (
// Equation(s):
// \u6|control1|LOAD_MODE~0_combout  = (!\u6|control1|init_timer [15] & (!\u6|control1|init_timer [1] & (\u6|control1|init_timer [14] & !\u6|control1|init_timer [0])))

	.dataa(\u6|control1|init_timer [15]),
	.datab(\u6|control1|init_timer [1]),
	.datac(\u6|control1|init_timer [14]),
	.datad(\u6|control1|init_timer [0]),
	.cin(gnd),
	.combout(\u6|control1|LOAD_MODE~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|control1|LOAD_MODE~0 .lut_mask = 16'h0010;
defparam \u6|control1|LOAD_MODE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y24_N6
cycloneive_lcell_comb \u6|control1|LOAD_MODE~1 (
// Equation(s):
// \u6|control1|LOAD_MODE~1_combout  = (\u6|control1|LessThan1~0_combout  & (!\u6|control1|init_timer [13] & \u6|control1|LOAD_MODE~0_combout ))

	.dataa(\u6|control1|LessThan1~0_combout ),
	.datab(gnd),
	.datac(\u6|control1|init_timer [13]),
	.datad(\u6|control1|LOAD_MODE~0_combout ),
	.cin(gnd),
	.combout(\u6|control1|LOAD_MODE~1_combout ),
	.cout());
// synopsys translate_off
defparam \u6|control1|LOAD_MODE~1 .lut_mask = 16'h0A00;
defparam \u6|control1|LOAD_MODE~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y24_N22
cycloneive_lcell_comb \u6|control1|always3~0 (
// Equation(s):
// \u6|control1|always3~0_combout  = (\u6|control1|init_timer [3] & ((\u6|control1|init_timer [4] & (!\u6|control1|init_timer [2] & \u6|control1|init_timer [5])) # (!\u6|control1|init_timer [4] & (\u6|control1|init_timer [2] & !\u6|control1|init_timer 
// [5])))) # (!\u6|control1|init_timer [3] & (\u6|control1|init_timer [5] $ (((\u6|control1|init_timer [4] & !\u6|control1|init_timer [2])))))

	.dataa(\u6|control1|init_timer [4]),
	.datab(\u6|control1|init_timer [3]),
	.datac(\u6|control1|init_timer [2]),
	.datad(\u6|control1|init_timer [5]),
	.cin(gnd),
	.combout(\u6|control1|always3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|control1|always3~0 .lut_mask = 16'h3942;
defparam \u6|control1|always3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y24_N30
cycloneive_lcell_comb \u6|control1|always3~2 (
// Equation(s):
// \u6|control1|always3~2_combout  = (\u6|control1|init_timer [5] & (\u6|control1|init_timer [3] $ (((!\u6|control1|init_timer [4] & \u6|control1|init_timer [2]))))) # (!\u6|control1|init_timer [5] & (\u6|control1|init_timer [4] & (!\u6|control1|init_timer 
// [3] & !\u6|control1|init_timer [2])))

	.dataa(\u6|control1|init_timer [4]),
	.datab(\u6|control1|init_timer [3]),
	.datac(\u6|control1|init_timer [2]),
	.datad(\u6|control1|init_timer [5]),
	.cin(gnd),
	.combout(\u6|control1|always3~2_combout ),
	.cout());
// synopsys translate_off
defparam \u6|control1|always3~2 .lut_mask = 16'h9C02;
defparam \u6|control1|always3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y24_N24
cycloneive_lcell_comb \u6|control1|always3~1 (
// Equation(s):
// \u6|control1|always3~1_combout  = (\u6|control1|init_timer [9] & ((\u6|control1|init_timer [8]) # (\u6|control1|init_timer [7]))) # (!\u6|control1|init_timer [9] & (\u6|control1|init_timer [8] & \u6|control1|init_timer [7]))

	.dataa(gnd),
	.datab(\u6|control1|init_timer [9]),
	.datac(\u6|control1|init_timer [8]),
	.datad(\u6|control1|init_timer [7]),
	.cin(gnd),
	.combout(\u6|control1|always3~1_combout ),
	.cout());
// synopsys translate_off
defparam \u6|control1|always3~1 .lut_mask = 16'hFCC0;
defparam \u6|control1|always3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y24_N20
cycloneive_lcell_comb \u6|control1|always3~3 (
// Equation(s):
// \u6|control1|always3~3_combout  = (\u6|control1|init_timer [9] & (!\u6|control1|always3~1_combout  & (\u6|control1|init_timer [6] $ (\u6|control1|always3~2_combout )))) # (!\u6|control1|init_timer [9] & (\u6|control1|init_timer [6] & 
// (\u6|control1|always3~2_combout  & \u6|control1|always3~1_combout )))

	.dataa(\u6|control1|init_timer [6]),
	.datab(\u6|control1|init_timer [9]),
	.datac(\u6|control1|always3~2_combout ),
	.datad(\u6|control1|always3~1_combout ),
	.cin(gnd),
	.combout(\u6|control1|always3~3_combout ),
	.cout());
// synopsys translate_off
defparam \u6|control1|always3~3 .lut_mask = 16'h2048;
defparam \u6|control1|always3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y24_N14
cycloneive_lcell_comb \u6|control1|always3~4 (
// Equation(s):
// \u6|control1|always3~4_combout  = (\u6|control1|LOAD_MODE~1_combout  & (\u6|control1|always3~3_combout  & (\u6|control1|init_timer [9] $ (!\u6|control1|always3~0_combout ))))

	.dataa(\u6|control1|LOAD_MODE~1_combout ),
	.datab(\u6|control1|init_timer [9]),
	.datac(\u6|control1|always3~0_combout ),
	.datad(\u6|control1|always3~3_combout ),
	.cin(gnd),
	.combout(\u6|control1|always3~4_combout ),
	.cout());
// synopsys translate_off
defparam \u6|control1|always3~4 .lut_mask = 16'h8200;
defparam \u6|control1|always3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y24_N4
cycloneive_lcell_comb \u6|control1|REFRESH~2 (
// Equation(s):
// \u6|control1|REFRESH~2_combout  = (\u6|control1|always3~4_combout  & ((\u6|control1|init_timer [15]) # ((!\u6|control1|LessThan1~1_combout  & \u6|control1|init_timer [14]))))

	.dataa(\u6|control1|init_timer [15]),
	.datab(\u6|control1|LessThan1~1_combout ),
	.datac(\u6|control1|init_timer [14]),
	.datad(\u6|control1|always3~4_combout ),
	.cin(gnd),
	.combout(\u6|control1|REFRESH~2_combout ),
	.cout());
// synopsys translate_off
defparam \u6|control1|REFRESH~2 .lut_mask = 16'hBA00;
defparam \u6|control1|REFRESH~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y24_N5
dffeas \u6|control1|REFRESH (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|control1|REFRESH~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|control1|REFRESH~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|control1|REFRESH .is_wysiwyg = "true";
defparam \u6|control1|REFRESH .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y25_N14
cycloneive_lcell_comb \u6|control1|Equal1~0 (
// Equation(s):
// \u6|control1|Equal1~0_combout  = (\u6|CMD [0] & !\u6|CMD [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u6|CMD [0]),
	.datad(\u6|CMD [1]),
	.cin(gnd),
	.combout(\u6|control1|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|control1|Equal1~0 .lut_mask = 16'h00F0;
defparam \u6|control1|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y25_N15
dffeas \u6|control1|READA (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|control1|Equal1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|control1|READA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|control1|READA .is_wysiwyg = "true";
defparam \u6|control1|READA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y24_N10
cycloneive_lcell_comb \u6|control1|LessThan1~2 (
// Equation(s):
// \u6|control1|LessThan1~2_combout  = (!\u6|control1|init_timer [15] & ((\u6|control1|LessThan1~1_combout ) # (!\u6|control1|init_timer [14])))

	.dataa(\u6|control1|init_timer [15]),
	.datab(gnd),
	.datac(\u6|control1|init_timer [14]),
	.datad(\u6|control1|LessThan1~1_combout ),
	.cin(gnd),
	.combout(\u6|control1|LessThan1~2_combout ),
	.cout());
// synopsys translate_off
defparam \u6|control1|LessThan1~2 .lut_mask = 16'h5505;
defparam \u6|control1|LessThan1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y24_N11
dffeas \u6|control1|INIT_REQ (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|control1|LessThan1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|control1|INIT_REQ~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|control1|INIT_REQ .is_wysiwyg = "true";
defparam \u6|control1|INIT_REQ .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y25_N0
cycloneive_lcell_comb \u6|command1|do_reada~1 (
// Equation(s):
// \u6|command1|do_reada~1_combout  = (!\u6|control1|INIT_REQ~q  & \u6|command1|do_reada~0_combout )

	.dataa(gnd),
	.datab(\u6|control1|INIT_REQ~q ),
	.datac(\u6|command1|do_reada~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u6|command1|do_reada~1_combout ),
	.cout());
// synopsys translate_off
defparam \u6|command1|do_reada~1 .lut_mask = 16'h3030;
defparam \u6|command1|do_reada~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y25_N1
dffeas \u6|command1|do_reada (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|command1|do_reada~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|command1|do_reada~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|command1|do_reada .is_wysiwyg = "true";
defparam \u6|command1|do_reada .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y25_N26
cycloneive_lcell_comb \u6|command1|do_reada~0 (
// Equation(s):
// \u6|command1|do_reada~0_combout  = (\u6|control1|READA~q  & (!\u6|command1|do_reada~q  & (\u6|command1|always0~1_combout  & !\u6|control1|REF_REQ~q )))

	.dataa(\u6|control1|READA~q ),
	.datab(\u6|command1|do_reada~q ),
	.datac(\u6|command1|always0~1_combout ),
	.datad(\u6|control1|REF_REQ~q ),
	.cin(gnd),
	.combout(\u6|command1|do_reada~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|command1|do_reada~0 .lut_mask = 16'h0020;
defparam \u6|command1|do_reada~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y25_N20
cycloneive_lcell_comb \u6|command1|ex_write~0 (
// Equation(s):
// \u6|command1|ex_write~0_combout  = (!\u6|command1|ex_read~0_combout  & ((\u6|command1|do_writea~0_combout ) # (\u6|command1|ex_write~q )))

	.dataa(\u6|command1|do_writea~0_combout ),
	.datab(\u6|command1|ex_read~0_combout ),
	.datac(\u6|command1|ex_write~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u6|command1|ex_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|command1|ex_write~0 .lut_mask = 16'h3232;
defparam \u6|command1|ex_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y25_N21
dffeas \u6|command1|ex_write (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|command1|ex_write~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u6|control1|INIT_REQ~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|command1|ex_write~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|command1|ex_write .is_wysiwyg = "true";
defparam \u6|command1|ex_write .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y28_N28
cycloneive_lcell_comb \u6|Equal0~0 (
// Equation(s):
// \u6|Equal0~0_combout  = (!\u6|ST [3] & (\u6|ST [8] & (\u6|ST [0] & \u6|ST [1])))

	.dataa(\u6|ST [3]),
	.datab(\u6|ST [8]),
	.datac(\u6|ST [0]),
	.datad(\u6|ST [1]),
	.cin(gnd),
	.combout(\u6|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|Equal0~0 .lut_mask = 16'h4000;
defparam \u6|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y28_N16
cycloneive_lcell_comb \u6|Equal0~1 (
// Equation(s):
// \u6|Equal0~1_combout  = (!\u6|ST [4] & (\u6|Equal0~0_combout  & (!\u6|ST [2] & \u6|Equal9~0_combout )))

	.dataa(\u6|ST [4]),
	.datab(\u6|Equal0~0_combout ),
	.datac(\u6|ST [2]),
	.datad(\u6|Equal9~0_combout ),
	.cin(gnd),
	.combout(\u6|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u6|Equal0~1 .lut_mask = 16'h0400;
defparam \u6|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y25_N4
cycloneive_lcell_comb \u6|PM_STOP~feeder (
// Equation(s):
// \u6|PM_STOP~feeder_combout  = \u6|Equal0~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|Equal0~1_combout ),
	.cin(gnd),
	.combout(\u6|PM_STOP~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|PM_STOP~feeder .lut_mask = 16'hFF00;
defparam \u6|PM_STOP~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y25_N5
dffeas \u6|PM_STOP (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|PM_STOP~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|PM_STOP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|PM_STOP .is_wysiwyg = "true";
defparam \u6|PM_STOP .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y25_N28
cycloneive_lcell_comb \u6|command1|always0~5 (
// Equation(s):
// \u6|command1|always0~5_combout  = (\u6|command1|command_done~q  & !\u6|command1|command_delay [0])

	.dataa(\u6|command1|command_done~q ),
	.datab(gnd),
	.datac(\u6|command1|command_delay [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u6|command1|always0~5_combout ),
	.cout());
// synopsys translate_off
defparam \u6|command1|always0~5 .lut_mask = 16'h0A0A;
defparam \u6|command1|always0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y25_N4
cycloneive_lcell_comb \u6|command1|ex_read~0 (
// Equation(s):
// \u6|command1|ex_read~0_combout  = (\u6|PM_STOP~q  & (!\u6|command1|always0~5_combout  & ((\u6|command1|ex_read~q ) # (\u6|command1|ex_write~q ))))

	.dataa(\u6|command1|ex_read~q ),
	.datab(\u6|command1|ex_write~q ),
	.datac(\u6|PM_STOP~q ),
	.datad(\u6|command1|always0~5_combout ),
	.cin(gnd),
	.combout(\u6|command1|ex_read~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|command1|ex_read~0 .lut_mask = 16'h00E0;
defparam \u6|command1|ex_read~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y25_N10
cycloneive_lcell_comb \u6|command1|ex_read~1 (
// Equation(s):
// \u6|command1|ex_read~1_combout  = (!\u6|command1|ex_read~0_combout  & ((\u6|command1|do_reada~0_combout ) # (\u6|command1|ex_read~q )))

	.dataa(\u6|command1|do_reada~0_combout ),
	.datab(\u6|command1|ex_read~0_combout ),
	.datac(\u6|command1|ex_read~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u6|command1|ex_read~1_combout ),
	.cout());
// synopsys translate_off
defparam \u6|command1|ex_read~1 .lut_mask = 16'h3232;
defparam \u6|command1|ex_read~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y25_N11
dffeas \u6|command1|ex_read (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|command1|ex_read~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u6|control1|INIT_REQ~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|command1|ex_read~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|command1|ex_read .is_wysiwyg = "true";
defparam \u6|command1|ex_read .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y25_N30
cycloneive_lcell_comb \u6|command1|rp_shift[0]~4 (
// Equation(s):
// \u6|command1|rp_shift[0]~4_combout  = (!\u6|PM_STOP~q  & ((\u6|command1|ex_read~q ) # (\u6|command1|ex_write~q )))

	.dataa(\u6|command1|ex_read~q ),
	.datab(gnd),
	.datac(\u6|PM_STOP~q ),
	.datad(\u6|command1|ex_write~q ),
	.cin(gnd),
	.combout(\u6|command1|rp_shift[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u6|command1|rp_shift[0]~4 .lut_mask = 16'h0F0A;
defparam \u6|command1|rp_shift[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y25_N14
cycloneive_lcell_comb \u6|command1|rp_shift~9 (
// Equation(s):
// \u6|command1|rp_shift~9_combout  = (\u6|command1|rp_shift[0]~4_combout  & ((\u6|command1|rp_shift [3]) # ((!\u6|command1|command_delay [0] & \u6|command1|command_done~q )))) # (!\u6|command1|rp_shift[0]~4_combout  & (!\u6|command1|command_delay [0] & 
// ((\u6|command1|command_done~q ))))

	.dataa(\u6|command1|rp_shift[0]~4_combout ),
	.datab(\u6|command1|command_delay [0]),
	.datac(\u6|command1|rp_shift [3]),
	.datad(\u6|command1|command_done~q ),
	.cin(gnd),
	.combout(\u6|command1|rp_shift~9_combout ),
	.cout());
// synopsys translate_off
defparam \u6|command1|rp_shift~9 .lut_mask = 16'hB3A0;
defparam \u6|command1|rp_shift~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y25_N15
dffeas \u6|command1|rp_shift[3] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|command1|rp_shift~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u6|control1|INIT_REQ~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|command1|rp_shift [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|command1|rp_shift[3] .is_wysiwyg = "true";
defparam \u6|command1|rp_shift[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y25_N18
cycloneive_lcell_comb \u6|command1|rp_shift~7 (
// Equation(s):
// \u6|command1|rp_shift~7_combout  = (!\u6|control1|INIT_REQ~q  & ((\u6|command1|rp_shift [3]) # ((\u6|command1|command_done~q  & !\u6|command1|command_delay [0]))))

	.dataa(\u6|command1|command_done~q ),
	.datab(\u6|command1|rp_shift [3]),
	.datac(\u6|command1|command_delay [0]),
	.datad(\u6|control1|INIT_REQ~q ),
	.cin(gnd),
	.combout(\u6|command1|rp_shift~7_combout ),
	.cout());
// synopsys translate_off
defparam \u6|command1|rp_shift~7 .lut_mask = 16'h00CE;
defparam \u6|command1|rp_shift~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y25_N24
cycloneive_lcell_comb \u6|command1|rp_shift[0]~8 (
// Equation(s):
// \u6|command1|rp_shift[0]~8_combout  = ((\u6|control1|INIT_REQ~q ) # ((\u6|command1|command_done~q  & !\u6|command1|command_delay [0]))) # (!\u6|command1|rp_shift[0]~4_combout )

	.dataa(\u6|command1|command_done~q ),
	.datab(\u6|command1|command_delay [0]),
	.datac(\u6|command1|rp_shift[0]~4_combout ),
	.datad(\u6|control1|INIT_REQ~q ),
	.cin(gnd),
	.combout(\u6|command1|rp_shift[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u6|command1|rp_shift[0]~8 .lut_mask = 16'hFF2F;
defparam \u6|command1|rp_shift[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y25_N19
dffeas \u6|command1|rp_shift[2] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|command1|rp_shift~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|command1|rp_shift[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|command1|rp_shift [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|command1|rp_shift[2] .is_wysiwyg = "true";
defparam \u6|command1|rp_shift[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y25_N26
cycloneive_lcell_comb \u6|command1|rp_shift~6 (
// Equation(s):
// \u6|command1|rp_shift~6_combout  = (!\u6|control1|INIT_REQ~q  & ((\u6|command1|rp_shift [2]) # ((\u6|command1|command_done~q  & !\u6|command1|command_delay [0]))))

	.dataa(\u6|command1|command_done~q ),
	.datab(\u6|command1|rp_shift [2]),
	.datac(\u6|command1|command_delay [0]),
	.datad(\u6|control1|INIT_REQ~q ),
	.cin(gnd),
	.combout(\u6|command1|rp_shift~6_combout ),
	.cout());
// synopsys translate_off
defparam \u6|command1|rp_shift~6 .lut_mask = 16'h00CE;
defparam \u6|command1|rp_shift~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y25_N27
dffeas \u6|command1|rp_shift[1] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|command1|rp_shift~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|command1|rp_shift[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|command1|rp_shift [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|command1|rp_shift[1] .is_wysiwyg = "true";
defparam \u6|command1|rp_shift[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y25_N16
cycloneive_lcell_comb \u6|command1|rp_shift~5 (
// Equation(s):
// \u6|command1|rp_shift~5_combout  = (!\u6|control1|INIT_REQ~q  & ((\u6|command1|rp_shift [1]) # ((\u6|command1|command_done~q  & !\u6|command1|command_delay [0]))))

	.dataa(\u6|command1|command_done~q ),
	.datab(\u6|command1|command_delay [0]),
	.datac(\u6|command1|rp_shift [1]),
	.datad(\u6|control1|INIT_REQ~q ),
	.cin(gnd),
	.combout(\u6|command1|rp_shift~5_combout ),
	.cout());
// synopsys translate_off
defparam \u6|command1|rp_shift~5 .lut_mask = 16'h00F2;
defparam \u6|command1|rp_shift~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y25_N17
dffeas \u6|command1|rp_shift[0] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|command1|rp_shift~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|command1|rp_shift[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|command1|rp_shift [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|command1|rp_shift[0] .is_wysiwyg = "true";
defparam \u6|command1|rp_shift[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y25_N6
cycloneive_lcell_comb \u6|command1|rp_done~0 (
// Equation(s):
// \u6|command1|rp_done~0_combout  = (!\u6|control1|INIT_REQ~q  & ((\u6|command1|rp_shift [0]) # ((\u6|command1|command_done~q  & !\u6|command1|command_delay [0]))))

	.dataa(\u6|command1|command_done~q ),
	.datab(\u6|command1|rp_shift [0]),
	.datac(\u6|command1|command_delay [0]),
	.datad(\u6|control1|INIT_REQ~q ),
	.cin(gnd),
	.combout(\u6|command1|rp_done~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|command1|rp_done~0 .lut_mask = 16'h00CE;
defparam \u6|command1|rp_done~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y25_N7
dffeas \u6|command1|rp_done (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|command1|rp_done~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|command1|rp_shift[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|command1|rp_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|command1|rp_done .is_wysiwyg = "true";
defparam \u6|command1|rp_done .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y25_N8
cycloneive_lcell_comb \u6|command1|always0~1 (
// Equation(s):
// \u6|command1|always0~1_combout  = (!\u6|command1|command_done~q  & !\u6|command1|rp_done~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u6|command1|command_done~q ),
	.datad(\u6|command1|rp_done~q ),
	.cin(gnd),
	.combout(\u6|command1|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u6|command1|always0~1 .lut_mask = 16'h000F;
defparam \u6|command1|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y25_N10
cycloneive_lcell_comb \u6|command1|always0~4 (
// Equation(s):
// \u6|command1|always0~4_combout  = (\u6|command1|always0~3_combout  & (\u6|command1|always0~1_combout  & ((\u6|control1|REFRESH~q ) # (\u6|control1|REF_REQ~q ))))

	.dataa(\u6|control1|REFRESH~q ),
	.datab(\u6|command1|always0~3_combout ),
	.datac(\u6|command1|always0~1_combout ),
	.datad(\u6|control1|REF_REQ~q ),
	.cin(gnd),
	.combout(\u6|command1|always0~4_combout ),
	.cout());
// synopsys translate_off
defparam \u6|command1|always0~4 .lut_mask = 16'hC080;
defparam \u6|command1|always0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y25_N11
dffeas \u6|command1|do_refresh (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|command1|always0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u6|control1|INIT_REQ~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|command1|do_refresh~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|command1|do_refresh .is_wysiwyg = "true";
defparam \u6|command1|do_refresh .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N10
cycloneive_lcell_comb \u6|command1|REF_ACK~0 (
// Equation(s):
// \u6|command1|REF_ACK~0_combout  = (\u6|command1|always3~0_combout  & ((\u6|command1|REF_ACK~q ) # ((\u6|command1|do_refresh~q  & \u6|control1|REF_REQ~q )))) # (!\u6|command1|always3~0_combout  & (\u6|command1|do_refresh~q  & ((\u6|control1|REF_REQ~q ))))

	.dataa(\u6|command1|always3~0_combout ),
	.datab(\u6|command1|do_refresh~q ),
	.datac(\u6|command1|REF_ACK~q ),
	.datad(\u6|control1|REF_REQ~q ),
	.cin(gnd),
	.combout(\u6|command1|REF_ACK~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|command1|REF_ACK~0 .lut_mask = 16'hECA0;
defparam \u6|command1|REF_ACK~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y25_N11
dffeas \u6|command1|REF_ACK (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|command1|REF_ACK~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|command1|REF_ACK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|command1|REF_ACK .is_wysiwyg = "true";
defparam \u6|command1|REF_ACK .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y24_N0
cycloneive_lcell_comb \u6|control1|timer[0]~16 (
// Equation(s):
// \u6|control1|timer[0]~16_combout  = \u6|control1|timer [0] $ (VCC)
// \u6|control1|timer[0]~17  = CARRY(\u6|control1|timer [0])

	.dataa(gnd),
	.datab(\u6|control1|timer [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u6|control1|timer[0]~16_combout ),
	.cout(\u6|control1|timer[0]~17 ));
// synopsys translate_off
defparam \u6|control1|timer[0]~16 .lut_mask = 16'h33CC;
defparam \u6|control1|timer[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N16
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N30
cycloneive_lcell_comb \u6|control1|REF_REQ~1 (
// Equation(s):
// \u6|control1|REF_REQ~1_combout  = (\u6|control1|INIT_REQ~q ) # (\u6|command1|REF_ACK~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u6|control1|INIT_REQ~q ),
	.datad(\u6|command1|REF_ACK~q ),
	.cin(gnd),
	.combout(\u6|control1|REF_REQ~1_combout ),
	.cout());
// synopsys translate_off
defparam \u6|control1|REF_REQ~1 .lut_mask = 16'hFFF0;
defparam \u6|control1|REF_REQ~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y24_N1
dffeas \u6|control1|timer[0] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|control1|timer[0]~16_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u6|control1|REF_REQ~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|control1|timer [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|control1|timer[0] .is_wysiwyg = "true";
defparam \u6|control1|timer[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y24_N2
cycloneive_lcell_comb \u6|control1|timer[1]~18 (
// Equation(s):
// \u6|control1|timer[1]~18_combout  = (\u6|control1|timer [1] & (\u6|control1|timer[0]~17  & VCC)) # (!\u6|control1|timer [1] & (!\u6|control1|timer[0]~17 ))
// \u6|control1|timer[1]~19  = CARRY((!\u6|control1|timer [1] & !\u6|control1|timer[0]~17 ))

	.dataa(gnd),
	.datab(\u6|control1|timer [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u6|control1|timer[0]~17 ),
	.combout(\u6|control1|timer[1]~18_combout ),
	.cout(\u6|control1|timer[1]~19 ));
// synopsys translate_off
defparam \u6|control1|timer[1]~18 .lut_mask = 16'hC303;
defparam \u6|control1|timer[1]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y24_N3
dffeas \u6|control1|timer[1] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|control1|timer[1]~18_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u6|control1|REF_REQ~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|control1|timer [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|control1|timer[1] .is_wysiwyg = "true";
defparam \u6|control1|timer[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y24_N4
cycloneive_lcell_comb \u6|control1|timer[2]~20 (
// Equation(s):
// \u6|control1|timer[2]~20_combout  = (\u6|control1|timer [2] & ((GND) # (!\u6|control1|timer[1]~19 ))) # (!\u6|control1|timer [2] & (\u6|control1|timer[1]~19  $ (GND)))
// \u6|control1|timer[2]~21  = CARRY((\u6|control1|timer [2]) # (!\u6|control1|timer[1]~19 ))

	.dataa(gnd),
	.datab(\u6|control1|timer [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u6|control1|timer[1]~19 ),
	.combout(\u6|control1|timer[2]~20_combout ),
	.cout(\u6|control1|timer[2]~21 ));
// synopsys translate_off
defparam \u6|control1|timer[2]~20 .lut_mask = 16'h3CCF;
defparam \u6|control1|timer[2]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y24_N5
dffeas \u6|control1|timer[2] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|control1|timer[2]~20_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u6|control1|REF_REQ~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|control1|timer [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|control1|timer[2] .is_wysiwyg = "true";
defparam \u6|control1|timer[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y24_N6
cycloneive_lcell_comb \u6|control1|timer[3]~22 (
// Equation(s):
// \u6|control1|timer[3]~22_combout  = (\u6|control1|timer [3] & (\u6|control1|timer[2]~21  & VCC)) # (!\u6|control1|timer [3] & (!\u6|control1|timer[2]~21 ))
// \u6|control1|timer[3]~23  = CARRY((!\u6|control1|timer [3] & !\u6|control1|timer[2]~21 ))

	.dataa(\u6|control1|timer [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u6|control1|timer[2]~21 ),
	.combout(\u6|control1|timer[3]~22_combout ),
	.cout(\u6|control1|timer[3]~23 ));
// synopsys translate_off
defparam \u6|control1|timer[3]~22 .lut_mask = 16'hA505;
defparam \u6|control1|timer[3]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N18
cycloneive_lcell_comb \u6|command1|REF_ACK~_wirecell (
// Equation(s):
// \u6|command1|REF_ACK~_wirecell_combout  = !\u6|command1|REF_ACK~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|command1|REF_ACK~q ),
	.cin(gnd),
	.combout(\u6|command1|REF_ACK~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \u6|command1|REF_ACK~_wirecell .lut_mask = 16'h00FF;
defparam \u6|command1|REF_ACK~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y24_N7
dffeas \u6|control1|timer[3] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|control1|timer[3]~22_combout ),
	.asdata(\u6|command1|REF_ACK~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u6|control1|REF_REQ~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|control1|timer [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|control1|timer[3] .is_wysiwyg = "true";
defparam \u6|control1|timer[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y24_N8
cycloneive_lcell_comb \u6|control1|timer[4]~24 (
// Equation(s):
// \u6|control1|timer[4]~24_combout  = (\u6|control1|timer [4] & ((GND) # (!\u6|control1|timer[3]~23 ))) # (!\u6|control1|timer [4] & (\u6|control1|timer[3]~23  $ (GND)))
// \u6|control1|timer[4]~25  = CARRY((\u6|control1|timer [4]) # (!\u6|control1|timer[3]~23 ))

	.dataa(gnd),
	.datab(\u6|control1|timer [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u6|control1|timer[3]~23 ),
	.combout(\u6|control1|timer[4]~24_combout ),
	.cout(\u6|control1|timer[4]~25 ));
// synopsys translate_off
defparam \u6|control1|timer[4]~24 .lut_mask = 16'h3CCF;
defparam \u6|control1|timer[4]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y24_N9
dffeas \u6|control1|timer[4] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|control1|timer[4]~24_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u6|control1|REF_REQ~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|control1|timer [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|control1|timer[4] .is_wysiwyg = "true";
defparam \u6|control1|timer[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y24_N10
cycloneive_lcell_comb \u6|control1|timer[5]~26 (
// Equation(s):
// \u6|control1|timer[5]~26_combout  = (\u6|control1|timer [5] & (\u6|control1|timer[4]~25  & VCC)) # (!\u6|control1|timer [5] & (!\u6|control1|timer[4]~25 ))
// \u6|control1|timer[5]~27  = CARRY((!\u6|control1|timer [5] & !\u6|control1|timer[4]~25 ))

	.dataa(\u6|control1|timer [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u6|control1|timer[4]~25 ),
	.combout(\u6|control1|timer[5]~26_combout ),
	.cout(\u6|control1|timer[5]~27 ));
// synopsys translate_off
defparam \u6|control1|timer[5]~26 .lut_mask = 16'hA505;
defparam \u6|control1|timer[5]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y24_N11
dffeas \u6|control1|timer[5] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|control1|timer[5]~26_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u6|control1|REF_REQ~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|control1|timer [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|control1|timer[5] .is_wysiwyg = "true";
defparam \u6|control1|timer[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y24_N12
cycloneive_lcell_comb \u6|control1|timer[6]~28 (
// Equation(s):
// \u6|control1|timer[6]~28_combout  = (\u6|control1|timer [6] & ((GND) # (!\u6|control1|timer[5]~27 ))) # (!\u6|control1|timer [6] & (\u6|control1|timer[5]~27  $ (GND)))
// \u6|control1|timer[6]~29  = CARRY((\u6|control1|timer [6]) # (!\u6|control1|timer[5]~27 ))

	.dataa(\u6|control1|timer [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u6|control1|timer[5]~27 ),
	.combout(\u6|control1|timer[6]~28_combout ),
	.cout(\u6|control1|timer[6]~29 ));
// synopsys translate_off
defparam \u6|control1|timer[6]~28 .lut_mask = 16'h5AAF;
defparam \u6|control1|timer[6]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y24_N13
dffeas \u6|control1|timer[6] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|control1|timer[6]~28_combout ),
	.asdata(\u6|command1|REF_ACK~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u6|control1|REF_REQ~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|control1|timer [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|control1|timer[6] .is_wysiwyg = "true";
defparam \u6|control1|timer[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y24_N14
cycloneive_lcell_comb \u6|control1|timer[7]~30 (
// Equation(s):
// \u6|control1|timer[7]~30_combout  = (\u6|control1|timer [7] & (\u6|control1|timer[6]~29  & VCC)) # (!\u6|control1|timer [7] & (!\u6|control1|timer[6]~29 ))
// \u6|control1|timer[7]~31  = CARRY((!\u6|control1|timer [7] & !\u6|control1|timer[6]~29 ))

	.dataa(gnd),
	.datab(\u6|control1|timer [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u6|control1|timer[6]~29 ),
	.combout(\u6|control1|timer[7]~30_combout ),
	.cout(\u6|control1|timer[7]~31 ));
// synopsys translate_off
defparam \u6|control1|timer[7]~30 .lut_mask = 16'hC303;
defparam \u6|control1|timer[7]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y24_N15
dffeas \u6|control1|timer[7] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|control1|timer[7]~30_combout ),
	.asdata(\u6|command1|REF_ACK~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u6|control1|REF_REQ~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|control1|timer [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|control1|timer[7] .is_wysiwyg = "true";
defparam \u6|control1|timer[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y24_N16
cycloneive_lcell_comb \u6|control1|timer[8]~32 (
// Equation(s):
// \u6|control1|timer[8]~32_combout  = (\u6|control1|timer [8] & ((GND) # (!\u6|control1|timer[7]~31 ))) # (!\u6|control1|timer [8] & (\u6|control1|timer[7]~31  $ (GND)))
// \u6|control1|timer[8]~33  = CARRY((\u6|control1|timer [8]) # (!\u6|control1|timer[7]~31 ))

	.dataa(gnd),
	.datab(\u6|control1|timer [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u6|control1|timer[7]~31 ),
	.combout(\u6|control1|timer[8]~32_combout ),
	.cout(\u6|control1|timer[8]~33 ));
// synopsys translate_off
defparam \u6|control1|timer[8]~32 .lut_mask = 16'h3CCF;
defparam \u6|control1|timer[8]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y24_N17
dffeas \u6|control1|timer[8] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|control1|timer[8]~32_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u6|control1|REF_REQ~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|control1|timer [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|control1|timer[8] .is_wysiwyg = "true";
defparam \u6|control1|timer[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y24_N18
cycloneive_lcell_comb \u6|control1|timer[9]~34 (
// Equation(s):
// \u6|control1|timer[9]~34_combout  = (\u6|control1|timer [9] & (\u6|control1|timer[8]~33  & VCC)) # (!\u6|control1|timer [9] & (!\u6|control1|timer[8]~33 ))
// \u6|control1|timer[9]~35  = CARRY((!\u6|control1|timer [9] & !\u6|control1|timer[8]~33 ))

	.dataa(gnd),
	.datab(\u6|control1|timer [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u6|control1|timer[8]~33 ),
	.combout(\u6|control1|timer[9]~34_combout ),
	.cout(\u6|control1|timer[9]~35 ));
// synopsys translate_off
defparam \u6|control1|timer[9]~34 .lut_mask = 16'hC303;
defparam \u6|control1|timer[9]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y24_N19
dffeas \u6|control1|timer[9] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|control1|timer[9]~34_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u6|control1|REF_REQ~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|control1|timer [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|control1|timer[9] .is_wysiwyg = "true";
defparam \u6|control1|timer[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y24_N20
cycloneive_lcell_comb \u6|control1|timer[10]~36 (
// Equation(s):
// \u6|control1|timer[10]~36_combout  = (\u6|control1|timer [10] & ((GND) # (!\u6|control1|timer[9]~35 ))) # (!\u6|control1|timer [10] & (\u6|control1|timer[9]~35  $ (GND)))
// \u6|control1|timer[10]~37  = CARRY((\u6|control1|timer [10]) # (!\u6|control1|timer[9]~35 ))

	.dataa(gnd),
	.datab(\u6|control1|timer [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u6|control1|timer[9]~35 ),
	.combout(\u6|control1|timer[10]~36_combout ),
	.cout(\u6|control1|timer[10]~37 ));
// synopsys translate_off
defparam \u6|control1|timer[10]~36 .lut_mask = 16'h3CCF;
defparam \u6|control1|timer[10]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y24_N21
dffeas \u6|control1|timer[10] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|control1|timer[10]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u6|control1|REF_REQ~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|control1|timer [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|control1|timer[10] .is_wysiwyg = "true";
defparam \u6|control1|timer[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y24_N22
cycloneive_lcell_comb \u6|control1|timer[11]~38 (
// Equation(s):
// \u6|control1|timer[11]~38_combout  = (\u6|control1|timer [11] & (\u6|control1|timer[10]~37  & VCC)) # (!\u6|control1|timer [11] & (!\u6|control1|timer[10]~37 ))
// \u6|control1|timer[11]~39  = CARRY((!\u6|control1|timer [11] & !\u6|control1|timer[10]~37 ))

	.dataa(\u6|control1|timer [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u6|control1|timer[10]~37 ),
	.combout(\u6|control1|timer[11]~38_combout ),
	.cout(\u6|control1|timer[11]~39 ));
// synopsys translate_off
defparam \u6|control1|timer[11]~38 .lut_mask = 16'hA505;
defparam \u6|control1|timer[11]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y24_N23
dffeas \u6|control1|timer[11] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|control1|timer[11]~38_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u6|control1|REF_REQ~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|control1|timer [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|control1|timer[11] .is_wysiwyg = "true";
defparam \u6|control1|timer[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y24_N12
cycloneive_lcell_comb \u6|control1|Equal3~2 (
// Equation(s):
// \u6|control1|Equal3~2_combout  = (!\u6|control1|timer [10] & (!\u6|control1|timer [9] & (!\u6|control1|timer [8] & !\u6|control1|timer [11])))

	.dataa(\u6|control1|timer [10]),
	.datab(\u6|control1|timer [9]),
	.datac(\u6|control1|timer [8]),
	.datad(\u6|control1|timer [11]),
	.cin(gnd),
	.combout(\u6|control1|Equal3~2_combout ),
	.cout());
// synopsys translate_off
defparam \u6|control1|Equal3~2 .lut_mask = 16'h0001;
defparam \u6|control1|Equal3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y24_N24
cycloneive_lcell_comb \u6|control1|timer[12]~40 (
// Equation(s):
// \u6|control1|timer[12]~40_combout  = (\u6|control1|timer [12] & ((GND) # (!\u6|control1|timer[11]~39 ))) # (!\u6|control1|timer [12] & (\u6|control1|timer[11]~39  $ (GND)))
// \u6|control1|timer[12]~41  = CARRY((\u6|control1|timer [12]) # (!\u6|control1|timer[11]~39 ))

	.dataa(gnd),
	.datab(\u6|control1|timer [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u6|control1|timer[11]~39 ),
	.combout(\u6|control1|timer[12]~40_combout ),
	.cout(\u6|control1|timer[12]~41 ));
// synopsys translate_off
defparam \u6|control1|timer[12]~40 .lut_mask = 16'h3CCF;
defparam \u6|control1|timer[12]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y24_N25
dffeas \u6|control1|timer[12] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|control1|timer[12]~40_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u6|control1|REF_REQ~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|control1|timer [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|control1|timer[12] .is_wysiwyg = "true";
defparam \u6|control1|timer[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y24_N26
cycloneive_lcell_comb \u6|control1|timer[13]~42 (
// Equation(s):
// \u6|control1|timer[13]~42_combout  = (\u6|control1|timer [13] & (\u6|control1|timer[12]~41  & VCC)) # (!\u6|control1|timer [13] & (!\u6|control1|timer[12]~41 ))
// \u6|control1|timer[13]~43  = CARRY((!\u6|control1|timer [13] & !\u6|control1|timer[12]~41 ))

	.dataa(\u6|control1|timer [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u6|control1|timer[12]~41 ),
	.combout(\u6|control1|timer[13]~42_combout ),
	.cout(\u6|control1|timer[13]~43 ));
// synopsys translate_off
defparam \u6|control1|timer[13]~42 .lut_mask = 16'hA505;
defparam \u6|control1|timer[13]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y24_N27
dffeas \u6|control1|timer[13] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|control1|timer[13]~42_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u6|control1|REF_REQ~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|control1|timer [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|control1|timer[13] .is_wysiwyg = "true";
defparam \u6|control1|timer[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y24_N28
cycloneive_lcell_comb \u6|control1|timer[14]~44 (
// Equation(s):
// \u6|control1|timer[14]~44_combout  = (\u6|control1|timer [14] & ((GND) # (!\u6|control1|timer[13]~43 ))) # (!\u6|control1|timer [14] & (\u6|control1|timer[13]~43  $ (GND)))
// \u6|control1|timer[14]~45  = CARRY((\u6|control1|timer [14]) # (!\u6|control1|timer[13]~43 ))

	.dataa(gnd),
	.datab(\u6|control1|timer [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u6|control1|timer[13]~43 ),
	.combout(\u6|control1|timer[14]~44_combout ),
	.cout(\u6|control1|timer[14]~45 ));
// synopsys translate_off
defparam \u6|control1|timer[14]~44 .lut_mask = 16'h3CCF;
defparam \u6|control1|timer[14]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y24_N29
dffeas \u6|control1|timer[14] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|control1|timer[14]~44_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u6|control1|REF_REQ~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|control1|timer [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|control1|timer[14] .is_wysiwyg = "true";
defparam \u6|control1|timer[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y24_N30
cycloneive_lcell_comb \u6|control1|timer[15]~46 (
// Equation(s):
// \u6|control1|timer[15]~46_combout  = \u6|control1|timer [15] $ (!\u6|control1|timer[14]~45 )

	.dataa(\u6|control1|timer [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u6|control1|timer[14]~45 ),
	.combout(\u6|control1|timer[15]~46_combout ),
	.cout());
// synopsys translate_off
defparam \u6|control1|timer[15]~46 .lut_mask = 16'hA5A5;
defparam \u6|control1|timer[15]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y24_N31
dffeas \u6|control1|timer[15] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|control1|timer[15]~46_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u6|control1|REF_REQ~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|control1|timer [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|control1|timer[15] .is_wysiwyg = "true";
defparam \u6|control1|timer[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y24_N18
cycloneive_lcell_comb \u6|control1|Equal3~3 (
// Equation(s):
// \u6|control1|Equal3~3_combout  = (!\u6|control1|timer [14] & (!\u6|control1|timer [15] & (!\u6|control1|timer [13] & !\u6|control1|timer [12])))

	.dataa(\u6|control1|timer [14]),
	.datab(\u6|control1|timer [15]),
	.datac(\u6|control1|timer [13]),
	.datad(\u6|control1|timer [12]),
	.cin(gnd),
	.combout(\u6|control1|Equal3~3_combout ),
	.cout());
// synopsys translate_off
defparam \u6|control1|Equal3~3 .lut_mask = 16'h0001;
defparam \u6|control1|Equal3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y24_N30
cycloneive_lcell_comb \u6|control1|Equal3~1 (
// Equation(s):
// \u6|control1|Equal3~1_combout  = (!\u6|control1|timer [6] & (!\u6|control1|timer [4] & (!\u6|control1|timer [5] & !\u6|control1|timer [7])))

	.dataa(\u6|control1|timer [6]),
	.datab(\u6|control1|timer [4]),
	.datac(\u6|control1|timer [5]),
	.datad(\u6|control1|timer [7]),
	.cin(gnd),
	.combout(\u6|control1|Equal3~1_combout ),
	.cout());
// synopsys translate_off
defparam \u6|control1|Equal3~1 .lut_mask = 16'h0001;
defparam \u6|control1|Equal3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y24_N28
cycloneive_lcell_comb \u6|control1|Equal3~0 (
// Equation(s):
// \u6|control1|Equal3~0_combout  = (!\u6|control1|timer [0] & (!\u6|control1|timer [2] & (!\u6|control1|timer [3] & !\u6|control1|timer [1])))

	.dataa(\u6|control1|timer [0]),
	.datab(\u6|control1|timer [2]),
	.datac(\u6|control1|timer [3]),
	.datad(\u6|control1|timer [1]),
	.cin(gnd),
	.combout(\u6|control1|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|control1|Equal3~0 .lut_mask = 16'h0001;
defparam \u6|control1|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y24_N0
cycloneive_lcell_comb \u6|control1|Equal3~4 (
// Equation(s):
// \u6|control1|Equal3~4_combout  = (\u6|control1|Equal3~2_combout  & (\u6|control1|Equal3~3_combout  & (\u6|control1|Equal3~1_combout  & \u6|control1|Equal3~0_combout )))

	.dataa(\u6|control1|Equal3~2_combout ),
	.datab(\u6|control1|Equal3~3_combout ),
	.datac(\u6|control1|Equal3~1_combout ),
	.datad(\u6|control1|Equal3~0_combout ),
	.cin(gnd),
	.combout(\u6|control1|Equal3~4_combout ),
	.cout());
// synopsys translate_off
defparam \u6|control1|Equal3~4 .lut_mask = 16'h8000;
defparam \u6|control1|Equal3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N2
cycloneive_lcell_comb \u6|control1|REF_REQ~0 (
// Equation(s):
// \u6|control1|REF_REQ~0_combout  = (\u6|control1|Equal3~4_combout ) # ((!\u6|command1|REF_ACK~q  & (!\u6|control1|INIT_REQ~q  & \u6|control1|REF_REQ~q )))

	.dataa(\u6|command1|REF_ACK~q ),
	.datab(\u6|control1|INIT_REQ~q ),
	.datac(\u6|control1|REF_REQ~q ),
	.datad(\u6|control1|Equal3~4_combout ),
	.cin(gnd),
	.combout(\u6|control1|REF_REQ~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|control1|REF_REQ~0 .lut_mask = 16'hFF10;
defparam \u6|control1|REF_REQ~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y25_N3
dffeas \u6|control1|REF_REQ (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|control1|REF_REQ~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|control1|REF_REQ~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|control1|REF_REQ .is_wysiwyg = "true";
defparam \u6|control1|REF_REQ .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y25_N22
cycloneive_lcell_comb \u6|command1|do_writea~0 (
// Equation(s):
// \u6|command1|do_writea~0_combout  = (\u6|control1|WRITEA~q  & (!\u6|command1|do_writea~q  & (!\u6|control1|REF_REQ~q  & \u6|command1|always0~1_combout )))

	.dataa(\u6|control1|WRITEA~q ),
	.datab(\u6|command1|do_writea~q ),
	.datac(\u6|control1|REF_REQ~q ),
	.datad(\u6|command1|always0~1_combout ),
	.cin(gnd),
	.combout(\u6|command1|do_writea~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|command1|do_writea~0 .lut_mask = 16'h0200;
defparam \u6|command1|do_writea~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y25_N0
cycloneive_lcell_comb \u6|command1|do_writea~1 (
// Equation(s):
// \u6|command1|do_writea~1_combout  = (\u6|command1|do_writea~0_combout  & !\u6|control1|INIT_REQ~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u6|command1|do_writea~0_combout ),
	.datad(\u6|control1|INIT_REQ~q ),
	.cin(gnd),
	.combout(\u6|command1|do_writea~1_combout ),
	.cout());
// synopsys translate_off
defparam \u6|command1|do_writea~1 .lut_mask = 16'h00F0;
defparam \u6|command1|do_writea~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y25_N1
dffeas \u6|command1|do_writea (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|command1|do_writea~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|command1|do_writea~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|command1|do_writea .is_wysiwyg = "true";
defparam \u6|command1|do_writea .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y25_N28
cycloneive_lcell_comb \u6|command1|always0~3 (
// Equation(s):
// \u6|command1|always0~3_combout  = (!\u6|command1|do_writea~q  & (!\u6|command1|do_reada~q  & !\u6|command1|do_refresh~q ))

	.dataa(\u6|command1|do_writea~q ),
	.datab(\u6|command1|do_reada~q ),
	.datac(\u6|command1|do_refresh~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u6|command1|always0~3_combout ),
	.cout());
// synopsys translate_off
defparam \u6|command1|always0~3 .lut_mask = 16'h0101;
defparam \u6|command1|always0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y24_N26
cycloneive_lcell_comb \u6|control1|LOAD_MODE~3 (
// Equation(s):
// \u6|control1|LOAD_MODE~3_combout  = (!\u6|control1|init_timer [8] & (\u6|control1|init_timer [9] & (\u6|control1|init_timer [3] & \u6|control1|init_timer [7])))

	.dataa(\u6|control1|init_timer [8]),
	.datab(\u6|control1|init_timer [9]),
	.datac(\u6|control1|init_timer [3]),
	.datad(\u6|control1|init_timer [7]),
	.cin(gnd),
	.combout(\u6|control1|LOAD_MODE~3_combout ),
	.cout());
// synopsys translate_off
defparam \u6|control1|LOAD_MODE~3 .lut_mask = 16'h4000;
defparam \u6|control1|LOAD_MODE~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y24_N4
cycloneive_lcell_comb \u6|control1|LOAD_MODE~4 (
// Equation(s):
// \u6|control1|LOAD_MODE~4_combout  = (\u6|control1|LOAD_MODE~1_combout  & (!\u6|control1|init_timer [2] & (\u6|control1|LOAD_MODE~3_combout  & \u6|control1|LOAD_MODE~2_combout )))

	.dataa(\u6|control1|LOAD_MODE~1_combout ),
	.datab(\u6|control1|init_timer [2]),
	.datac(\u6|control1|LOAD_MODE~3_combout ),
	.datad(\u6|control1|LOAD_MODE~2_combout ),
	.cin(gnd),
	.combout(\u6|control1|LOAD_MODE~4_combout ),
	.cout());
// synopsys translate_off
defparam \u6|control1|LOAD_MODE~4 .lut_mask = 16'h2000;
defparam \u6|control1|LOAD_MODE~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y24_N0
cycloneive_lcell_comb \u6|control1|LOAD_MODE~5 (
// Equation(s):
// \u6|control1|LOAD_MODE~5_combout  = (!\u6|control1|always3~4_combout  & (\u6|control1|LOAD_MODE~4_combout  & !\u6|control1|LessThan1~2_combout ))

	.dataa(\u6|control1|always3~4_combout ),
	.datab(gnd),
	.datac(\u6|control1|LOAD_MODE~4_combout ),
	.datad(\u6|control1|LessThan1~2_combout ),
	.cin(gnd),
	.combout(\u6|control1|LOAD_MODE~5_combout ),
	.cout());
// synopsys translate_off
defparam \u6|control1|LOAD_MODE~5 .lut_mask = 16'h0050;
defparam \u6|control1|LOAD_MODE~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y24_N1
dffeas \u6|control1|LOAD_MODE (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|control1|LOAD_MODE~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|control1|LOAD_MODE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|control1|LOAD_MODE .is_wysiwyg = "true";
defparam \u6|control1|LOAD_MODE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y25_N12
cycloneive_lcell_comb \u6|command1|always0~0 (
// Equation(s):
// \u6|command1|always0~0_combout  = (!\u6|command1|command_done~q  & (!\u6|command1|do_load_mode~q  & \u6|control1|LOAD_MODE~q ))

	.dataa(\u6|command1|command_done~q ),
	.datab(gnd),
	.datac(\u6|command1|do_load_mode~q ),
	.datad(\u6|control1|LOAD_MODE~q ),
	.cin(gnd),
	.combout(\u6|command1|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|command1|always0~0 .lut_mask = 16'h0500;
defparam \u6|command1|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y25_N13
dffeas \u6|command1|do_load_mode (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|command1|always0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u6|control1|INIT_REQ~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|command1|do_load_mode~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|command1|do_load_mode .is_wysiwyg = "true";
defparam \u6|command1|do_load_mode .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y25_N30
cycloneive_lcell_comb \u6|command1|command_delay~9 (
// Equation(s):
// \u6|command1|command_delay~9_combout  = (!\u6|control1|INIT_REQ~q  & ((\u6|command1|do_load_mode~q ) # ((\u6|command1|do_precharge~q ) # (!\u6|command1|always0~3_combout ))))

	.dataa(\u6|command1|do_load_mode~q ),
	.datab(\u6|command1|do_precharge~q ),
	.datac(\u6|control1|INIT_REQ~q ),
	.datad(\u6|command1|always0~3_combout ),
	.cin(gnd),
	.combout(\u6|command1|command_delay~9_combout ),
	.cout());
// synopsys translate_off
defparam \u6|command1|command_delay~9 .lut_mask = 16'h0E0F;
defparam \u6|command1|command_delay~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y25_N31
dffeas \u6|command1|command_delay[7] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|command1|command_delay~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|command1|command_delay [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|command1|command_delay[7] .is_wysiwyg = "true";
defparam \u6|command1|command_delay[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y25_N16
cycloneive_lcell_comb \u6|command1|command_delay~8 (
// Equation(s):
// \u6|command1|command_delay~8_combout  = (!\u6|control1|INIT_REQ~q  & (((\u6|command1|command_delay [7]) # (!\u6|command1|always0~3_combout )) # (!\u6|command1|rw_flag~0_combout )))

	.dataa(\u6|command1|rw_flag~0_combout ),
	.datab(\u6|command1|always0~3_combout ),
	.datac(\u6|control1|INIT_REQ~q ),
	.datad(\u6|command1|command_delay [7]),
	.cin(gnd),
	.combout(\u6|command1|command_delay~8_combout ),
	.cout());
// synopsys translate_off
defparam \u6|command1|command_delay~8 .lut_mask = 16'h0F07;
defparam \u6|command1|command_delay~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y25_N17
dffeas \u6|command1|command_delay[6] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|command1|command_delay~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|command1|command_delay [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|command1|command_delay[6] .is_wysiwyg = "true";
defparam \u6|command1|command_delay[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y25_N2
cycloneive_lcell_comb \u6|command1|command_delay~7 (
// Equation(s):
// \u6|command1|command_delay~7_combout  = (!\u6|control1|INIT_REQ~q  & (((\u6|command1|command_delay [6]) # (!\u6|command1|always0~3_combout )) # (!\u6|command1|rw_flag~0_combout )))

	.dataa(\u6|command1|rw_flag~0_combout ),
	.datab(\u6|command1|always0~3_combout ),
	.datac(\u6|control1|INIT_REQ~q ),
	.datad(\u6|command1|command_delay [6]),
	.cin(gnd),
	.combout(\u6|command1|command_delay~7_combout ),
	.cout());
// synopsys translate_off
defparam \u6|command1|command_delay~7 .lut_mask = 16'h0F07;
defparam \u6|command1|command_delay~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y25_N3
dffeas \u6|command1|command_delay[5] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|command1|command_delay~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|command1|command_delay [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|command1|command_delay[5] .is_wysiwyg = "true";
defparam \u6|command1|command_delay[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y25_N12
cycloneive_lcell_comb \u6|command1|command_delay~6 (
// Equation(s):
// \u6|command1|command_delay~6_combout  = (!\u6|control1|INIT_REQ~q  & (((\u6|command1|command_delay [5]) # (!\u6|command1|always0~3_combout )) # (!\u6|command1|rw_flag~0_combout )))

	.dataa(\u6|command1|rw_flag~0_combout ),
	.datab(\u6|command1|always0~3_combout ),
	.datac(\u6|control1|INIT_REQ~q ),
	.datad(\u6|command1|command_delay [5]),
	.cin(gnd),
	.combout(\u6|command1|command_delay~6_combout ),
	.cout());
// synopsys translate_off
defparam \u6|command1|command_delay~6 .lut_mask = 16'h0F07;
defparam \u6|command1|command_delay~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y25_N13
dffeas \u6|command1|command_delay[4] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|command1|command_delay~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|command1|command_delay [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|command1|command_delay[4] .is_wysiwyg = "true";
defparam \u6|command1|command_delay[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y25_N6
cycloneive_lcell_comb \u6|command1|command_delay~5 (
// Equation(s):
// \u6|command1|command_delay~5_combout  = (!\u6|control1|INIT_REQ~q  & (((\u6|command1|command_delay [4]) # (!\u6|command1|always0~3_combout )) # (!\u6|command1|rw_flag~0_combout )))

	.dataa(\u6|command1|rw_flag~0_combout ),
	.datab(\u6|command1|always0~3_combout ),
	.datac(\u6|control1|INIT_REQ~q ),
	.datad(\u6|command1|command_delay [4]),
	.cin(gnd),
	.combout(\u6|command1|command_delay~5_combout ),
	.cout());
// synopsys translate_off
defparam \u6|command1|command_delay~5 .lut_mask = 16'h0F07;
defparam \u6|command1|command_delay~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y25_N7
dffeas \u6|command1|command_delay[3] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|command1|command_delay~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|command1|command_delay [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|command1|command_delay[3] .is_wysiwyg = "true";
defparam \u6|command1|command_delay[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y25_N20
cycloneive_lcell_comb \u6|command1|command_delay~4 (
// Equation(s):
// \u6|command1|command_delay~4_combout  = (!\u6|control1|INIT_REQ~q  & (((\u6|command1|command_delay [3]) # (!\u6|command1|always0~3_combout )) # (!\u6|command1|rw_flag~0_combout )))

	.dataa(\u6|command1|rw_flag~0_combout ),
	.datab(\u6|command1|always0~3_combout ),
	.datac(\u6|control1|INIT_REQ~q ),
	.datad(\u6|command1|command_delay [3]),
	.cin(gnd),
	.combout(\u6|command1|command_delay~4_combout ),
	.cout());
// synopsys translate_off
defparam \u6|command1|command_delay~4 .lut_mask = 16'h0F07;
defparam \u6|command1|command_delay~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y25_N21
dffeas \u6|command1|command_delay[2] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|command1|command_delay~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|command1|command_delay [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|command1|command_delay[2] .is_wysiwyg = "true";
defparam \u6|command1|command_delay[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y25_N18
cycloneive_lcell_comb \u6|command1|command_delay~3 (
// Equation(s):
// \u6|command1|command_delay~3_combout  = (!\u6|control1|INIT_REQ~q  & (((\u6|command1|command_delay [2]) # (!\u6|command1|always0~3_combout )) # (!\u6|command1|rw_flag~0_combout )))

	.dataa(\u6|command1|rw_flag~0_combout ),
	.datab(\u6|command1|always0~3_combout ),
	.datac(\u6|control1|INIT_REQ~q ),
	.datad(\u6|command1|command_delay [2]),
	.cin(gnd),
	.combout(\u6|command1|command_delay~3_combout ),
	.cout());
// synopsys translate_off
defparam \u6|command1|command_delay~3 .lut_mask = 16'h0F07;
defparam \u6|command1|command_delay~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y25_N19
dffeas \u6|command1|command_delay[1] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|command1|command_delay~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|command1|command_delay [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|command1|command_delay[1] .is_wysiwyg = "true";
defparam \u6|command1|command_delay[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y25_N14
cycloneive_lcell_comb \u6|command1|command_delay~2 (
// Equation(s):
// \u6|command1|command_delay~2_combout  = (!\u6|control1|INIT_REQ~q  & (((\u6|command1|command_delay [1]) # (!\u6|command1|always0~3_combout )) # (!\u6|command1|rw_flag~0_combout )))

	.dataa(\u6|command1|rw_flag~0_combout ),
	.datab(\u6|command1|always0~3_combout ),
	.datac(\u6|control1|INIT_REQ~q ),
	.datad(\u6|command1|command_delay [1]),
	.cin(gnd),
	.combout(\u6|command1|command_delay~2_combout ),
	.cout());
// synopsys translate_off
defparam \u6|command1|command_delay~2 .lut_mask = 16'h0F07;
defparam \u6|command1|command_delay~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y25_N15
dffeas \u6|command1|command_delay[0] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|command1|command_delay~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|command1|command_delay [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|command1|command_delay[0] .is_wysiwyg = "true";
defparam \u6|command1|command_delay[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y25_N24
cycloneive_lcell_comb \u6|command1|command_done~0 (
// Equation(s):
// \u6|command1|command_done~0_combout  = (!\u6|control1|INIT_REQ~q  & (((\u6|command1|command_delay [0]) # (!\u6|command1|always0~3_combout )) # (!\u6|command1|rw_flag~0_combout )))

	.dataa(\u6|command1|rw_flag~0_combout ),
	.datab(\u6|command1|command_delay [0]),
	.datac(\u6|control1|INIT_REQ~q ),
	.datad(\u6|command1|always0~3_combout ),
	.cin(gnd),
	.combout(\u6|command1|command_done~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|command1|command_done~0 .lut_mask = 16'h0D0F;
defparam \u6|command1|command_done~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y25_N25
dffeas \u6|command1|command_done (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|command1|command_done~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|command1|command_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|command1|command_done .is_wysiwyg = "true";
defparam \u6|command1|command_done .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y24_N8
cycloneive_lcell_comb \u6|control1|PRECHARGE~1 (
// Equation(s):
// \u6|control1|PRECHARGE~1_combout  = (\u6|control1|init_timer [4] & (!\u6|control1|init_timer [3] & (\u6|control1|init_timer [2] & !\u6|control1|init_timer [5])))

	.dataa(\u6|control1|init_timer [4]),
	.datab(\u6|control1|init_timer [3]),
	.datac(\u6|control1|init_timer [2]),
	.datad(\u6|control1|init_timer [5]),
	.cin(gnd),
	.combout(\u6|control1|PRECHARGE~1_combout ),
	.cout());
// synopsys translate_off
defparam \u6|control1|PRECHARGE~1 .lut_mask = 16'h0020;
defparam \u6|control1|PRECHARGE~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y24_N0
cycloneive_lcell_comb \u6|control1|PRECHARGE~2 (
// Equation(s):
// \u6|control1|PRECHARGE~2_combout  = (\u6|control1|LOAD_MODE~1_combout  & (!\u6|control1|init_timer [9] & (\u6|control1|PRECHARGE~1_combout  & \u6|control1|PRECHARGE~0_combout )))

	.dataa(\u6|control1|LOAD_MODE~1_combout ),
	.datab(\u6|control1|init_timer [9]),
	.datac(\u6|control1|PRECHARGE~1_combout ),
	.datad(\u6|control1|PRECHARGE~0_combout ),
	.cin(gnd),
	.combout(\u6|control1|PRECHARGE~2_combout ),
	.cout());
// synopsys translate_off
defparam \u6|control1|PRECHARGE~2 .lut_mask = 16'h2000;
defparam \u6|control1|PRECHARGE~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y24_N1
dffeas \u6|control1|PRECHARGE (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|control1|PRECHARGE~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|control1|PRECHARGE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|control1|PRECHARGE .is_wysiwyg = "true";
defparam \u6|control1|PRECHARGE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y25_N8
cycloneive_lcell_comb \u6|command1|always0~2 (
// Equation(s):
// \u6|command1|always0~2_combout  = (!\u6|command1|command_done~q  & (!\u6|command1|do_precharge~q  & \u6|control1|PRECHARGE~q ))

	.dataa(gnd),
	.datab(\u6|command1|command_done~q ),
	.datac(\u6|command1|do_precharge~q ),
	.datad(\u6|control1|PRECHARGE~q ),
	.cin(gnd),
	.combout(\u6|command1|always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u6|command1|always0~2 .lut_mask = 16'h0300;
defparam \u6|command1|always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y25_N9
dffeas \u6|command1|do_precharge (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|command1|always0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u6|control1|INIT_REQ~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|command1|do_precharge~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|command1|do_precharge .is_wysiwyg = "true";
defparam \u6|command1|do_precharge .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y25_N22
cycloneive_lcell_comb \u6|command1|rw_flag~0 (
// Equation(s):
// \u6|command1|rw_flag~0_combout  = (!\u6|command1|do_precharge~q  & !\u6|command1|do_load_mode~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u6|command1|do_precharge~q ),
	.datad(\u6|command1|do_load_mode~q ),
	.cin(gnd),
	.combout(\u6|command1|rw_flag~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|command1|rw_flag~0 .lut_mask = 16'h000F;
defparam \u6|command1|rw_flag~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y25_N4
cycloneive_lcell_comb \u6|command1|always3~0 (
// Equation(s):
// \u6|command1|always3~0_combout  = ((\u6|command1|do_refresh~q ) # ((\u6|command1|do_writea~q ) # (\u6|command1|do_reada~q ))) # (!\u6|command1|rw_flag~0_combout )

	.dataa(\u6|command1|rw_flag~0_combout ),
	.datab(\u6|command1|do_refresh~q ),
	.datac(\u6|command1|do_writea~q ),
	.datad(\u6|command1|do_reada~q ),
	.cin(gnd),
	.combout(\u6|command1|always3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|command1|always3~0 .lut_mask = 16'hFFFD;
defparam \u6|command1|always3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N28
cycloneive_lcell_comb \u6|command1|CM_ACK~0 (
// Equation(s):
// \u6|command1|CM_ACK~0_combout  = (\u6|command1|do_refresh~q  & ((\u6|control1|REF_REQ~q  & ((\u6|command1|CM_ACK~q ))) # (!\u6|control1|REF_REQ~q  & (\u6|command1|always3~0_combout )))) # (!\u6|command1|do_refresh~q  & (\u6|command1|always3~0_combout ))

	.dataa(\u6|command1|always3~0_combout ),
	.datab(\u6|command1|do_refresh~q ),
	.datac(\u6|command1|CM_ACK~q ),
	.datad(\u6|control1|REF_REQ~q ),
	.cin(gnd),
	.combout(\u6|command1|CM_ACK~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|command1|CM_ACK~0 .lut_mask = 16'hE2AA;
defparam \u6|command1|CM_ACK~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y25_N29
dffeas \u6|command1|CM_ACK (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|command1|CM_ACK~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|command1|CM_ACK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|command1|CM_ACK .is_wysiwyg = "true";
defparam \u6|command1|CM_ACK .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N8
cycloneive_lcell_comb \u6|control1|always1~0 (
// Equation(s):
// \u6|control1|always1~0_combout  = (!\u6|control1|CMD_ACK~q  & \u6|command1|CM_ACK~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u6|control1|CMD_ACK~q ),
	.datad(\u6|command1|CM_ACK~q ),
	.cin(gnd),
	.combout(\u6|control1|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|control1|always1~0 .lut_mask = 16'h0F00;
defparam \u6|control1|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y25_N9
dffeas \u6|control1|CMD_ACK (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|control1|always1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|control1|CMD_ACK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|control1|CMD_ACK .is_wysiwyg = "true";
defparam \u6|control1|CMD_ACK .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N26
cycloneive_lcell_comb \u6|ST[1]~3 (
// Equation(s):
// \u6|ST[1]~3_combout  = (\u6|Equal4~1_combout  & ((\u6|ST[1]~2_combout ) # ((!\u6|control1|CMD_ACK~q  & \u6|Equal5~0_combout )))) # (!\u6|Equal4~1_combout  & (!\u6|control1|CMD_ACK~q  & ((\u6|Equal5~0_combout ))))

	.dataa(\u6|Equal4~1_combout ),
	.datab(\u6|control1|CMD_ACK~q ),
	.datac(\u6|ST[1]~2_combout ),
	.datad(\u6|Equal5~0_combout ),
	.cin(gnd),
	.combout(\u6|ST[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u6|ST[1]~3 .lut_mask = 16'hB3A0;
defparam \u6|ST[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y28_N14
cycloneive_lcell_comb \u6|ST[0]~16 (
// Equation(s):
// \u6|ST[0]~16_combout  = (\u6|Equal4~1_combout ) # ((\u6|Add3~0_combout  & ((!\u6|OUT_VALID~1_combout ) # (!\u6|ST [8]))))

	.dataa(\u6|Equal4~1_combout ),
	.datab(\u6|ST [8]),
	.datac(\u6|Add3~0_combout ),
	.datad(\u6|OUT_VALID~1_combout ),
	.cin(gnd),
	.combout(\u6|ST[0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u6|ST[0]~16 .lut_mask = 16'hBAFA;
defparam \u6|ST[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y28_N4
cycloneive_lcell_comb \u6|ST[0]~9 (
// Equation(s):
// \u6|ST[0]~9_combout  = (\u6|ST[1]~3_combout  & (((\u6|ST [0])))) # (!\u6|ST[1]~3_combout  & (\u6|ST[0]~16_combout  & ((!\u6|Equal5~0_combout ))))

	.dataa(\u6|ST[1]~3_combout ),
	.datab(\u6|ST[0]~16_combout ),
	.datac(\u6|ST [0]),
	.datad(\u6|Equal5~0_combout ),
	.cin(gnd),
	.combout(\u6|ST[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u6|ST[0]~9 .lut_mask = 16'hA0E4;
defparam \u6|ST[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y28_N5
dffeas \u6|ST[0] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|ST[0]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|ST [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|ST[0] .is_wysiwyg = "true";
defparam \u6|ST[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y28_N12
cycloneive_lcell_comb \u6|OUT_VALID~0 (
// Equation(s):
// \u6|OUT_VALID~0_combout  = (!\u6|ST [0] & (\u6|ST [3] & !\u6|ST [1]))

	.dataa(gnd),
	.datab(\u6|ST [0]),
	.datac(\u6|ST [3]),
	.datad(\u6|ST [1]),
	.cin(gnd),
	.combout(\u6|OUT_VALID~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|OUT_VALID~0 .lut_mask = 16'h0030;
defparam \u6|OUT_VALID~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y28_N18
cycloneive_lcell_comb \u6|OUT_VALID~1 (
// Equation(s):
// \u6|OUT_VALID~1_combout  = (\u6|OUT_VALID~0_combout  & (\u6|Equal9~0_combout  & (!\u6|ST [2] & !\u6|ST [4])))

	.dataa(\u6|OUT_VALID~0_combout ),
	.datab(\u6|Equal9~0_combout ),
	.datac(\u6|ST [2]),
	.datad(\u6|ST [4]),
	.cin(gnd),
	.combout(\u6|OUT_VALID~1_combout ),
	.cout());
// synopsys translate_off
defparam \u6|OUT_VALID~1 .lut_mask = 16'h0008;
defparam \u6|OUT_VALID~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y28_N24
cycloneive_lcell_comb \u6|Equal3~0 (
// Equation(s):
// \u6|Equal3~0_combout  = (!\u6|ST [8]) # (!\u6|OUT_VALID~1_combout )

	.dataa(gnd),
	.datab(\u6|OUT_VALID~1_combout ),
	.datac(gnd),
	.datad(\u6|ST [8]),
	.cin(gnd),
	.combout(\u6|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|Equal3~0 .lut_mask = 16'h33FF;
defparam \u6|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y28_N30
cycloneive_lcell_comb \u6|ST[2]~4 (
// Equation(s):
// \u6|ST[2]~4_combout  = (\u6|Equal3~0_combout  & (!\u6|Equal4~1_combout  & (!\u6|ST[1]~3_combout  & !\u6|Equal5~0_combout )))

	.dataa(\u6|Equal3~0_combout ),
	.datab(\u6|Equal4~1_combout ),
	.datac(\u6|ST[1]~3_combout ),
	.datad(\u6|Equal5~0_combout ),
	.cin(gnd),
	.combout(\u6|ST[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u6|ST[2]~4 .lut_mask = 16'h0002;
defparam \u6|ST[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y28_N6
cycloneive_lcell_comb \u6|Add3~6 (
// Equation(s):
// \u6|Add3~6_combout  = (\u6|ST [3] & (!\u6|Add3~5 )) # (!\u6|ST [3] & ((\u6|Add3~5 ) # (GND)))
// \u6|Add3~7  = CARRY((!\u6|Add3~5 ) # (!\u6|ST [3]))

	.dataa(gnd),
	.datab(\u6|ST [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u6|Add3~5 ),
	.combout(\u6|Add3~6_combout ),
	.cout(\u6|Add3~7 ));
// synopsys translate_off
defparam \u6|Add3~6 .lut_mask = 16'h3C3F;
defparam \u6|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y28_N22
cycloneive_lcell_comb \u6|ST[3]~13 (
// Equation(s):
// \u6|ST[3]~13_combout  = (\u6|ST[2]~4_combout  & \u6|Add3~6_combout )

	.dataa(gnd),
	.datab(\u6|ST[2]~4_combout ),
	.datac(gnd),
	.datad(\u6|Add3~6_combout ),
	.cin(gnd),
	.combout(\u6|ST[3]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u6|ST[3]~13 .lut_mask = 16'hCC00;
defparam \u6|ST[3]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y28_N23
dffeas \u6|ST[3] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|ST[3]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|ST [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|ST[3] .is_wysiwyg = "true";
defparam \u6|ST[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y28_N2
cycloneive_lcell_comb \u6|ST[4]~15 (
// Equation(s):
// \u6|ST[4]~15_combout  = (\u6|Add3~8_combout  & \u6|ST[2]~4_combout )

	.dataa(\u6|Add3~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|ST[2]~4_combout ),
	.cin(gnd),
	.combout(\u6|ST[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u6|ST[4]~15 .lut_mask = 16'hAA00;
defparam \u6|ST[4]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y28_N3
dffeas \u6|ST[4] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|ST[4]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|ST [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|ST[4] .is_wysiwyg = "true";
defparam \u6|ST[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y28_N8
cycloneive_lcell_comb \u6|Equal9~1 (
// Equation(s):
// \u6|Equal9~1_combout  = (!\u6|ST [3] & (\u6|ST [8] & (\u6|ST [2] & \u6|ST [1])))

	.dataa(\u6|ST [3]),
	.datab(\u6|ST [8]),
	.datac(\u6|ST [2]),
	.datad(\u6|ST [1]),
	.cin(gnd),
	.combout(\u6|Equal9~1_combout ),
	.cout());
// synopsys translate_off
defparam \u6|Equal9~1 .lut_mask = 16'h4000;
defparam \u6|Equal9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y28_N14
cycloneive_lcell_comb \u6|Equal9~2 (
// Equation(s):
// \u6|Equal9~2_combout  = (!\u6|ST [4] & (\u6|Equal9~1_combout  & (!\u6|ST [0] & \u6|Equal9~0_combout )))

	.dataa(\u6|ST [4]),
	.datab(\u6|Equal9~1_combout ),
	.datac(\u6|ST [0]),
	.datad(\u6|Equal9~0_combout ),
	.cin(gnd),
	.combout(\u6|Equal9~2_combout ),
	.cout());
// synopsys translate_off
defparam \u6|Equal9~2 .lut_mask = 16'h0400;
defparam \u6|Equal9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y28_N6
cycloneive_lcell_comb \u6|mWR_DONE~0 (
// Equation(s):
// \u6|mWR_DONE~0_combout  = (\u6|Write~q  & ((\u6|Equal9~2_combout ) # (\u6|mWR_DONE~q )))

	.dataa(gnd),
	.datab(\u6|Equal9~2_combout ),
	.datac(\u6|mWR_DONE~q ),
	.datad(\u6|Write~q ),
	.cin(gnd),
	.combout(\u6|mWR_DONE~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|mWR_DONE~0 .lut_mask = 16'hFC00;
defparam \u6|mWR_DONE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y28_N7
dffeas \u6|mWR_DONE (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|mWR_DONE~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|mWR_DONE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|mWR_DONE .is_wysiwyg = "true";
defparam \u6|mWR_DONE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N24
cycloneive_lcell_comb \u6|WR_MASK~1 (
// Equation(s):
// \u6|WR_MASK~1_combout  = (!\u6|mWR_DONE~q  & \u6|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout )

	.dataa(gnd),
	.datab(\u6|mWR_DONE~q ),
	.datac(\u6|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u6|WR_MASK~1_combout ),
	.cout());
// synopsys translate_off
defparam \u6|WR_MASK~1 .lut_mask = 16'h3030;
defparam \u6|WR_MASK~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y28_N25
dffeas \u6|WR_MASK[0] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|WR_MASK~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|mWR~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|WR_MASK [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|WR_MASK[0] .is_wysiwyg = "true";
defparam \u6|WR_MASK[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y31_N4
cycloneive_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0 (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout  = (\u6|WR_MASK [0] & (\u6|IN_REQ~q  & ((\u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ) # 
// (\u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout ))))

	.dataa(\u6|WR_MASK [0]),
	.datab(\u6|IN_REQ~q ),
	.datac(\u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.datad(\u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout ),
	.cin(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0 .lut_mask = 16'h8880;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N16
cycloneive_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1 (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  = (!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6~q  & (\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  & 
// (\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & \u6|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout )))

	.dataa(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datab(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datac(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datad(\u6|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cin(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1 .lut_mask = 16'h4000;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N2
cycloneive_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout  = \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  $ (\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datad(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.cin(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 .lut_mask = 16'h0FF0;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y31_N3
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y31_N4
cycloneive_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout  = \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  $ (((\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & 
// \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout )))

	.dataa(gnd),
	.datab(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datac(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datad(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.cin(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 .lut_mask = 16'h3CF0;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y31_N5
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y31_N6
cycloneive_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout  = \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  $ (((\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  & 
// (!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ))))

	.dataa(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datab(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datac(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datad(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.cin(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 .lut_mask = 16'hD2F0;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y31_N7
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y31_N10
cycloneive_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~8 (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout  = \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  $ (\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  $ 
// (\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  $ (\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q )))

	.dataa(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datab(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datac(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datad(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.cin(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~8 .lut_mask = 16'h6996;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y31_N11
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y31_N30
cycloneive_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|ram_address_b[8] (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|ram_address_b [8] = \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  $ (\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q )

	.dataa(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.datab(gnd),
	.datac(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|ram_address_b [8]),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ram_address_b[8] .lut_mask = 16'h5A5A;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ram_address_b[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y31_N31
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|write_fifo1|dcfifo_component|auto_generated|ram_address_b [8]),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y31_N24
cycloneive_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~9 (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~9_combout  = \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  $ (\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  $ 
// (\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  $ (!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q )))

	.dataa(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datab(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datac(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datad(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.cin(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~9 .lut_mask = 16'h9669;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y31_N25
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~9_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N10
cycloneive_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~7 (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout  = \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [1] $ (\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [2] $ 
// (!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [0]))

	.dataa(gnd),
	.datab(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [1]),
	.datac(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [2]),
	.datad(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [0]),
	.cin(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~7 .lut_mask = 16'h3CC3;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y31_N11
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6 (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6 .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N26
cycloneive_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0 (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout  = \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  $ (\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datad(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.cin(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0 .lut_mask = 16'h0FF0;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y31_N27
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N24
cycloneive_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout  = \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  $ (((!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & 
// (!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6~q  & \u6|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ))))

	.dataa(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datac(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datad(\u6|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cin(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 .lut_mask = 16'hE1F0;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y31_N25
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y31_N31
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[1] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u6|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[1] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N8
cycloneive_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1]~feeder (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1]~feeder_combout  = \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [1]),
	.cin(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1]~feeder .lut_mask = 16'hFF00;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y31_N9
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1] .power_up = "low";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X38_Y31_N17
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [1]),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1] .power_up = "low";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X38_Y31_N11
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [0]),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0] .power_up = "low";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N18
cycloneive_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0]~feeder (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0]~feeder_combout  = \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [0]),
	.cin(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0]~feeder .lut_mask = 16'hFF00;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y31_N19
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0] .power_up = "low";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N16
cycloneive_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout  = (\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g [0] & ((\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g [1] $ 
// (\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [1])) # (!\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [0]))) # (!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g [0] & 
// ((\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [0]) # (\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g [1] $ (\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [1]))))

	.dataa(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g [0]),
	.datab(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g [1]),
	.datac(\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [1]),
	.datad(\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [0]),
	.cin(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 .lut_mask = 16'h7DBE;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N6
cycloneive_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1 (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  = (!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & (!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & \u8|mCCD_DVAL~q ))

	.dataa(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datab(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datac(gnd),
	.datad(\u8|mCCD_DVAL~q ),
	.cin(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1 .lut_mask = 16'h1100;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N20
cycloneive_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~2 (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout  = (\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & (\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  & 
// ((\u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout ) # (\u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ))))

	.dataa(\u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout ),
	.datab(\u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.datac(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datad(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.cin(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~2 .lut_mask = 16'hE000;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N8
cycloneive_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout  = \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  $ (((\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout  & 
// \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q )))

	.dataa(gnd),
	.datab(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.datac(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datad(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.cin(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 .lut_mask = 16'h3CF0;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y30_N9
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N10
cycloneive_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~4 (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout  = (!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & (\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  & 
// (\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout  & !\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q )))

	.dataa(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datab(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datac(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.datad(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.cin(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~4 .lut_mask = 16'h0040;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N30
cycloneive_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout  = \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  $ (\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datad(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ),
	.cin(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 .lut_mask = 16'h0FF0;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y30_N31
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N4
cycloneive_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout  = \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  $ (((\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & 
// \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout )))

	.dataa(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datab(gnd),
	.datac(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datad(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout ),
	.cin(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 .lut_mask = 16'h5AF0;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y30_N5
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y30_N1
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[6] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u6|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[6] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y31_N4
cycloneive_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7]~feeder (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7]~feeder_combout  = \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [7]),
	.cin(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7]~feeder .lut_mask = 16'hFF00;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y31_N5
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7] .power_up = "low";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X34_Y31_N27
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [7]),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7] .power_up = "low";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X33_Y31_N21
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [6]),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6] .power_up = "low";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X34_Y31_N0
cycloneive_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6]~feeder (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6]~feeder_combout  = \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [6]),
	.cin(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6]~feeder .lut_mask = 16'hFF00;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y31_N1
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6] .power_up = "low";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X34_Y31_N26
cycloneive_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout  = (\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g [6] & ((\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g [7] $ 
// (\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [7])) # (!\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [6]))) # (!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g [6] & 
// ((\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [6]) # (\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g [7] $ (\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [7]))))

	.dataa(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g [6]),
	.datab(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g [7]),
	.datac(\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [7]),
	.datad(\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [6]),
	.cin(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 .lut_mask = 16'h7DBE;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y31_N16
cycloneive_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4]~feeder (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4]~feeder_combout  = \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [4]),
	.cin(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4]~feeder .lut_mask = 16'hFF00;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y31_N17
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4] .power_up = "low";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X34_Y31_N12
cycloneive_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4]~feeder (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4]~feeder_combout  = \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [4]),
	.cin(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4]~feeder .lut_mask = 16'hFF00;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y31_N13
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4] .power_up = "low";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X34_Y31_N8
cycloneive_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5]~feeder (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5]~feeder_combout  = \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [5]),
	.cin(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5]~feeder .lut_mask = 16'hFF00;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y31_N9
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5] .power_up = "low";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X34_Y31_N25
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [5]),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5] .power_up = "low";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X34_Y31_N24
cycloneive_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3 (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout  = (\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [4] & ((\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g [5] $ 
// (\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [5])) # (!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g [4]))) # (!\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [4] & 
// ((\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g [4]) # (\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g [5] $ (\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [5]))))

	.dataa(\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [4]),
	.datab(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g [5]),
	.datac(\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [5]),
	.datad(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g [4]),
	.cin(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3 .lut_mask = 16'h7DBE;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y31_N2
cycloneive_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9]~feeder (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9]~feeder_combout  = \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [9]),
	.cin(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9]~feeder .lut_mask = 16'hFF00;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y31_N3
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9] .power_up = "low";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X34_Y31_N30
cycloneive_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9]~feeder (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9]~feeder_combout  = \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [9]),
	.cin(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9]~feeder .lut_mask = 16'hFF00;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y31_N31
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9] .power_up = "low";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X34_Y30_N22
cycloneive_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8]~feeder (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8]~feeder_combout  = \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [8]),
	.cin(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8]~feeder .lut_mask = 16'hFF00;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y30_N23
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8] .power_up = "low";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X34_Y30_N13
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [8]),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8] .power_up = "low";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X34_Y30_N12
cycloneive_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout  = (\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [9] & ((\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g [9]) # 
// (\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g [8] $ (!\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [8])))) # (!\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [9] & 
// ((\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g [8] $ (!\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [8])) # (!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g [9])))

	.dataa(\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [9]),
	.datab(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g [8]),
	.datac(\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [8]),
	.datad(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g [9]),
	.cin(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 .lut_mask = 16'hEBD7;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y31_N15
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [2]),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2] .power_up = "low";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X34_Y30_N14
cycloneive_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2]~feeder (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2]~feeder_combout  = \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [2]),
	.cin(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2]~feeder .lut_mask = 16'hFF00;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y30_N15
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2] .power_up = "low";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X34_Y31_N20
cycloneive_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3]~feeder (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3]~feeder_combout  = \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [3]),
	.cin(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3]~feeder .lut_mask = 16'hFF00;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y31_N21
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3] .power_up = "low";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X35_Y30_N17
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [3]),
	.clrn(\u2|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3] .power_up = "low";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X35_Y30_N16
cycloneive_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4 (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout  = (\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2] & ((\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a 
// [3] $ (\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g [3])) # (!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g [2]))) # (!\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2] & 
// ((\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g [2]) # (\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3] $ (\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g [3]))))

	.dataa(\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2]),
	.datab(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g [2]),
	.datac(\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3]),
	.datad(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g [3]),
	.cin(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4 .lut_mask = 16'h6FF6;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y31_N6
cycloneive_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5 (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout  = (\u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ) # 
// ((\u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ) # ((\u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ) # 
// (\u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout )))

	.dataa(\u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ),
	.datab(\u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ),
	.datac(\u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ),
	.datad(\u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout ),
	.cin(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5 .lut_mask = 16'hFFFE;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N12
cycloneive_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0 (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout  = (\u8|mCCD_DVAL~q  & ((\u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout ) # 
// (\u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout )))

	.dataa(\u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout ),
	.datab(\u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.datac(gnd),
	.datad(\u8|mCCD_DVAL~q ),
	.cin(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0 .lut_mask = 16'hEE00;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N12
cycloneive_lcell_comb \u3|oDVAL (
// Equation(s):
// \u3|oDVAL~combout  = (\u3|mCCD_FVAL~q  & \u3|mCCD_LVAL~q )

	.dataa(gnd),
	.datab(\u3|mCCD_FVAL~q ),
	.datac(\u3|mCCD_LVAL~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u3|oDVAL~combout ),
	.cout());
// synopsys translate_off
defparam \u3|oDVAL .lut_mask = 16'hC0C0;
defparam \u3|oDVAL .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X107_Y0_N1
cycloneive_io_ibuf \GPIO_1[0]~input (
	.i(GPIO_1[0]),
	.ibar(gnd),
	.o(\GPIO_1[0]~input_o ));
// synopsys translate_off
defparam \GPIO_1[0]~input .bus_hold = "false";
defparam \GPIO_1[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X107_Y0_N3
dffeas \rCCD_DATA[0] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\GPIO_1[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rCCD_DATA[0]),
	.prn(vcc));
// synopsys translate_off
defparam \rCCD_DATA[0] .is_wysiwyg = "true";
defparam \rCCD_DATA[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y7_N12
cycloneive_lcell_comb \u3|mCCD_DATA[0]~feeder (
// Equation(s):
// \u3|mCCD_DATA[0]~feeder_combout  = rCCD_DATA[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(rCCD_DATA[0]),
	.cin(gnd),
	.combout(\u3|mCCD_DATA[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u3|mCCD_DATA[0]~feeder .lut_mask = 16'hFF00;
defparam \u3|mCCD_DATA[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y7_N13
dffeas \u3|mCCD_DATA[0] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u3|mCCD_DATA[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|mCCD_DATA [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|mCCD_DATA[0] .is_wysiwyg = "true";
defparam \u3|mCCD_DATA[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N8
cycloneive_lcell_comb \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita0 (
// Equation(s):
// \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita0~combout  = \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [0] $ (VCC)
// \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita0~COUT  = CARRY(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [0])

	.dataa(gnd),
	.datab(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita0~combout ),
	.cout(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita0 .lut_mask = 16'h33CC;
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N10
cycloneive_lcell_comb \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita1 (
// Equation(s):
// \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita1~combout  = (\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [1] & (!\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita0~COUT )) # 
// (!\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [1] & ((\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita0~COUT ) # (GND)))
// \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita1~COUT  = CARRY((!\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita0~COUT ) # (!\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [1]))

	.dataa(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita0~COUT ),
	.combout(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita1~combout ),
	.cout(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita1 .lut_mask = 16'h5A5F;
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y24_N11
dffeas \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[1] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita1~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|cout_actual~combout ),
	.ena(\u3|oDVAL~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N12
cycloneive_lcell_comb \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita2 (
// Equation(s):
// \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita2~combout  = (\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [2] & (\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita1~COUT  $ (GND))) # 
// (!\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [2] & (!\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita1~COUT  & VCC))
// \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita2~COUT  = CARRY((\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [2] & !\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita1~COUT ))

	.dataa(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita1~COUT ),
	.combout(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita2~combout ),
	.cout(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita2 .lut_mask = 16'hA50A;
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y24_N13
dffeas \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[2] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita2~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|cout_actual~combout ),
	.ena(\u3|oDVAL~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N14
cycloneive_lcell_comb \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita3 (
// Equation(s):
// \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita3~combout  = (\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [3] & (!\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita2~COUT )) # 
// (!\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [3] & ((\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita2~COUT ) # (GND)))
// \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita3~COUT  = CARRY((!\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita2~COUT ) # (!\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [3]))

	.dataa(gnd),
	.datab(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita2~COUT ),
	.combout(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita3~combout ),
	.cout(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita3 .lut_mask = 16'h3C3F;
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y24_N15
dffeas \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[3] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita3~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|cout_actual~combout ),
	.ena(\u3|oDVAL~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N16
cycloneive_lcell_comb \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita4 (
// Equation(s):
// \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita4~combout  = (\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [4] & (\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita3~COUT  $ (GND))) # 
// (!\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [4] & (!\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita3~COUT  & VCC))
// \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita4~COUT  = CARRY((\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [4] & !\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita3~COUT ))

	.dataa(gnd),
	.datab(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita3~COUT ),
	.combout(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita4~combout ),
	.cout(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita4 .lut_mask = 16'hC30C;
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y24_N17
dffeas \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[4] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita4~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|cout_actual~combout ),
	.ena(\u3|oDVAL~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N18
cycloneive_lcell_comb \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita5 (
// Equation(s):
// \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita5~combout  = (\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [5] & (!\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita4~COUT )) # 
// (!\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [5] & ((\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita4~COUT ) # (GND)))
// \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita5~COUT  = CARRY((!\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita4~COUT ) # (!\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [5]))

	.dataa(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita4~COUT ),
	.combout(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita5~combout ),
	.cout(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita5 .lut_mask = 16'h5A5F;
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y24_N19
dffeas \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[5] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita5~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|cout_actual~combout ),
	.ena(\u3|oDVAL~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N20
cycloneive_lcell_comb \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita6 (
// Equation(s):
// \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita6~combout  = (\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [6] & (\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita5~COUT  $ (GND))) # 
// (!\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [6] & (!\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita5~COUT  & VCC))
// \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita6~COUT  = CARRY((\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [6] & !\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita5~COUT ))

	.dataa(gnd),
	.datab(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita5~COUT ),
	.combout(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita6~combout ),
	.cout(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita6~COUT ));
// synopsys translate_off
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita6 .lut_mask = 16'hC30C;
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y24_N21
dffeas \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[6] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita6~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|cout_actual~combout ),
	.ena(\u3|oDVAL~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N6
cycloneive_lcell_comb \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~1 (
// Equation(s):
// \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~1_combout  = (\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [5] & (\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [4] & 
// (\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [3] & \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [6])))

	.dataa(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [5]),
	.datab(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [4]),
	.datac(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [3]),
	.datad(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [6]),
	.cin(gnd),
	.combout(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~1 .lut_mask = 16'h8000;
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N22
cycloneive_lcell_comb \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita7 (
// Equation(s):
// \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita7~combout  = (\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [7] & (!\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita6~COUT )) # 
// (!\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [7] & ((\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita6~COUT ) # (GND)))
// \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita7~COUT  = CARRY((!\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita6~COUT ) # (!\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [7]))

	.dataa(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita6~COUT ),
	.combout(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita7~combout ),
	.cout(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita7~COUT ));
// synopsys translate_off
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita7 .lut_mask = 16'h5A5F;
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y24_N23
dffeas \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[7] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita7~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|cout_actual~combout ),
	.ena(\u3|oDVAL~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N24
cycloneive_lcell_comb \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita8 (
// Equation(s):
// \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita8~combout  = (\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [8] & (\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita7~COUT  $ (GND))) # 
// (!\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [8] & (!\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita7~COUT  & VCC))
// \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita8~COUT  = CARRY((\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [8] & !\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita7~COUT ))

	.dataa(gnd),
	.datab(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita7~COUT ),
	.combout(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita8~combout ),
	.cout(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita8~COUT ));
// synopsys translate_off
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita8 .lut_mask = 16'hC30C;
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y24_N25
dffeas \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[8] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita8~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|cout_actual~combout ),
	.ena(\u3|oDVAL~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N26
cycloneive_lcell_comb \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita9 (
// Equation(s):
// \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita9~combout  = (\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [9] & (!\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita8~COUT )) # 
// (!\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [9] & ((\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita8~COUT ) # (GND)))
// \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita9~COUT  = CARRY((!\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita8~COUT ) # (!\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [9]))

	.dataa(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita8~COUT ),
	.combout(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita9~combout ),
	.cout(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita9~COUT ));
// synopsys translate_off
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita9 .lut_mask = 16'h5A5F;
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y24_N27
dffeas \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[9] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita9~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|cout_actual~combout ),
	.ena(\u3|oDVAL~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[9] .is_wysiwyg = "true";
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N28
cycloneive_lcell_comb \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita10 (
// Equation(s):
// \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita10~combout  = (\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [10] & (\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita9~COUT  $ (GND))) # 
// (!\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [10] & (!\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita9~COUT  & VCC))
// \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita10~COUT  = CARRY((\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [10] & !\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita9~COUT ))

	.dataa(gnd),
	.datab(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita9~COUT ),
	.combout(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita10~combout ),
	.cout(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita10~COUT ));
// synopsys translate_off
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita10 .lut_mask = 16'hC30C;
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y24_N29
dffeas \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[10] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita10~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|cout_actual~combout ),
	.ena(\u3|oDVAL~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[10] .is_wysiwyg = "true";
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N4
cycloneive_lcell_comb \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~0 (
// Equation(s):
// \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~0_combout  = (\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [7] & (\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [10] & 
// (!\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [9] & !\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [8])))

	.dataa(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [7]),
	.datab(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [10]),
	.datac(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [9]),
	.datad(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [8]),
	.cin(gnd),
	.combout(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~0 .lut_mask = 16'h0008;
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N30
cycloneive_lcell_comb \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita10~0 (
// Equation(s):
// \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita10~0_combout  = \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita10~COUT 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita10~COUT ),
	.combout(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita10~0_combout ),
	.cout());
// synopsys translate_off
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita10~0 .lut_mask = 16'hF0F0;
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita10~0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N0
cycloneive_lcell_comb \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~2 (
// Equation(s):
// \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~2_combout  = (\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [2] & (\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [0] & 
// !\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [1]))

	.dataa(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [2]),
	.datab(gnd),
	.datac(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [0]),
	.datad(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [1]),
	.cin(gnd),
	.combout(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~2 .lut_mask = 16'h00A0;
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N2
cycloneive_lcell_comb \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|cout_actual (
// Equation(s):
// \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|cout_actual~combout  = (\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita10~0_combout ) # ((\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~1_combout  & 
// (\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~0_combout  & \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~2_combout )))

	.dataa(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~1_combout ),
	.datab(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~0_combout ),
	.datac(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita10~0_combout ),
	.datad(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~2_combout ),
	.cin(gnd),
	.combout(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|cout_actual~combout ),
	.cout());
// synopsys translate_off
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|cout_actual .lut_mask = 16'hF8F0;
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|cout_actual .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y24_N9
dffeas \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[0] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita0~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|cout_actual~combout ),
	.ena(\u3|oDVAL~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N22
cycloneive_io_ibuf \GPIO_1[1]~input (
	.i(GPIO_1[1]),
	.ibar(gnd),
	.o(\GPIO_1[1]~input_o ));
// synopsys translate_off
defparam \GPIO_1[1]~input .bus_hold = "false";
defparam \GPIO_1[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X60_Y0_N24
dffeas \rCCD_DATA[1] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\GPIO_1[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rCCD_DATA[1]),
	.prn(vcc));
// synopsys translate_off
defparam \rCCD_DATA[1] .is_wysiwyg = "true";
defparam \rCCD_DATA[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y7_N14
cycloneive_lcell_comb \u3|mCCD_DATA[1]~feeder (
// Equation(s):
// \u3|mCCD_DATA[1]~feeder_combout  = rCCD_DATA[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(rCCD_DATA[1]),
	.cin(gnd),
	.combout(\u3|mCCD_DATA[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u3|mCCD_DATA[1]~feeder .lut_mask = 16'hFF00;
defparam \u3|mCCD_DATA[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y7_N15
dffeas \u3|mCCD_DATA[1] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u3|mCCD_DATA[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|mCCD_DATA [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|mCCD_DATA[1] .is_wysiwyg = "true";
defparam \u3|mCCD_DATA[1] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y23_N0
cycloneive_ram_block \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_1[10]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u3|oDVAL~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [1],\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [0],\u3|mCCD_DATA [1],\u3|mCCD_DATA [0]}),
	.portaaddr({\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [10],\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [9],\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [8],
\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [7],\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [6],\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [5],
\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [4],\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [3],\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [2],
\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [1],\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [10],\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [9],\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [8],
\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [7],\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [6],\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [5],
\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [4],\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [3],\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [2],
\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [1],\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0 .clk0_core_clock_enable = "ena0";
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0 .clk0_input_clock_enable = "ena0";
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0 .clk0_output_clock_enable = "ena0";
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0 .data_interleave_offset_in_bits = 1;
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0 .data_interleave_width_in_bits = 1;
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0 .logical_ram_name = "RAW2RGB:u4|my_Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_1uv:auto_generated|altsyncram_jma1:altsyncram2|ALTSYNCRAM";
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0 .mixed_port_feed_through_mode = "old";
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0 .operation_mode = "dual_port";
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0 .port_a_address_clear = "none";
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0 .port_a_address_width = 11;
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0 .port_a_byte_enable_clock = "none";
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0 .port_a_data_out_clear = "none";
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0 .port_a_data_out_clock = "none";
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0 .port_a_data_width = 4;
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0 .port_a_first_address = 0;
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0 .port_a_first_bit_number = 0;
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0 .port_a_last_address = 2047;
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0 .port_a_logical_ram_depth = 1278;
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0 .port_a_logical_ram_width = 20;
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0 .port_b_address_clear = "none";
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0 .port_b_address_clock = "clock0";
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0 .port_b_address_width = 11;
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0 .port_b_data_out_clear = "none";
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0 .port_b_data_out_clock = "clock0";
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0 .port_b_data_width = 4;
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0 .port_b_first_address = 0;
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0 .port_b_first_bit_number = 0;
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0 .port_b_last_address = 2047;
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0 .port_b_logical_ram_depth = 1278;
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0 .port_b_logical_ram_width = 20;
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0 .port_b_read_enable_clock = "clock0";
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X45_Y27_N19
dffeas \u4|mDATAd_1[0] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [0]),
	.clrn(\u2|oRST_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|mDATAd_1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|mDATAd_1[0] .is_wysiwyg = "true";
defparam \u4|mDATAd_1[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y27_N21
dffeas \u4|mDATAd_0[0] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [10]),
	.clrn(\u2|oRST_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|mDATAd_0 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|mDATAd_0[0] .is_wysiwyg = "true";
defparam \u4|mDATAd_0[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N2
cycloneive_lcell_comb \u4|mCCD_R~0 (
// Equation(s):
// \u4|mCCD_R~0_combout  = (\u3|X_Cont [0] & (((\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [10]) # (\u3|Y_Cont [0])))) # (!\u3|X_Cont [0] & (\u4|mDATAd_0 [0] & ((!\u3|Y_Cont [0]))))

	.dataa(\u3|X_Cont [0]),
	.datab(\u4|mDATAd_0 [0]),
	.datac(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [10]),
	.datad(\u3|Y_Cont [0]),
	.cin(gnd),
	.combout(\u4|mCCD_R~0_combout ),
	.cout());
// synopsys translate_off
defparam \u4|mCCD_R~0 .lut_mask = 16'hAAE4;
defparam \u4|mCCD_R~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N24
cycloneive_lcell_comb \u4|mCCD_R~1 (
// Equation(s):
// \u4|mCCD_R~1_combout  = (\u3|Y_Cont [0] & ((\u4|mCCD_R~0_combout  & ((\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [0]))) # (!\u4|mCCD_R~0_combout  & (\u4|mDATAd_1 [0])))) # (!\u3|Y_Cont [0] & (((\u4|mCCD_R~0_combout ))))

	.dataa(\u3|Y_Cont [0]),
	.datab(\u4|mDATAd_1 [0]),
	.datac(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [0]),
	.datad(\u4|mCCD_R~0_combout ),
	.cin(gnd),
	.combout(\u4|mCCD_R~1_combout ),
	.cout());
// synopsys translate_off
defparam \u4|mCCD_R~1 .lut_mask = 16'hF588;
defparam \u4|mCCD_R~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y27_N25
dffeas \u4|mCCD_R[0] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u4|mCCD_R~1_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|mCCD_R [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|mCCD_R[0] .is_wysiwyg = "true";
defparam \u4|mCCD_R[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N6
cycloneive_lcell_comb \u8|Z_Cont[0]~10 (
// Equation(s):
// \u8|Z_Cont[0]~10_combout  = (\u4|mDVAL~q  & (\u8|Z_Cont [0] $ (VCC))) # (!\u4|mDVAL~q  & (\u8|Z_Cont [0] & VCC))
// \u8|Z_Cont[0]~11  = CARRY((\u4|mDVAL~q  & \u8|Z_Cont [0]))

	.dataa(\u4|mDVAL~q ),
	.datab(\u8|Z_Cont [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u8|Z_Cont[0]~10_combout ),
	.cout(\u8|Z_Cont[0]~11 ));
// synopsys translate_off
defparam \u8|Z_Cont[0]~10 .lut_mask = 16'h6688;
defparam \u8|Z_Cont[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N8
cycloneive_lcell_comb \u8|Z_Cont[1]~12 (
// Equation(s):
// \u8|Z_Cont[1]~12_combout  = (\u8|Z_Cont [1] & (!\u8|Z_Cont[0]~11 )) # (!\u8|Z_Cont [1] & ((\u8|Z_Cont[0]~11 ) # (GND)))
// \u8|Z_Cont[1]~13  = CARRY((!\u8|Z_Cont[0]~11 ) # (!\u8|Z_Cont [1]))

	.dataa(gnd),
	.datab(\u8|Z_Cont [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u8|Z_Cont[0]~11 ),
	.combout(\u8|Z_Cont[1]~12_combout ),
	.cout(\u8|Z_Cont[1]~13 ));
// synopsys translate_off
defparam \u8|Z_Cont[1]~12 .lut_mask = 16'h3C3F;
defparam \u8|Z_Cont[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y27_N9
dffeas \u8|Z_Cont[1] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u8|Z_Cont[1]~12_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u8|LessThan0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|Z_Cont [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|Z_Cont[1] .is_wysiwyg = "true";
defparam \u8|Z_Cont[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N10
cycloneive_lcell_comb \u8|Z_Cont[2]~14 (
// Equation(s):
// \u8|Z_Cont[2]~14_combout  = (\u8|Z_Cont [2] & (\u8|Z_Cont[1]~13  $ (GND))) # (!\u8|Z_Cont [2] & (!\u8|Z_Cont[1]~13  & VCC))
// \u8|Z_Cont[2]~15  = CARRY((\u8|Z_Cont [2] & !\u8|Z_Cont[1]~13 ))

	.dataa(\u8|Z_Cont [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u8|Z_Cont[1]~13 ),
	.combout(\u8|Z_Cont[2]~14_combout ),
	.cout(\u8|Z_Cont[2]~15 ));
// synopsys translate_off
defparam \u8|Z_Cont[2]~14 .lut_mask = 16'hA50A;
defparam \u8|Z_Cont[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y27_N11
dffeas \u8|Z_Cont[2] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u8|Z_Cont[2]~14_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u8|LessThan0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|Z_Cont [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|Z_Cont[2] .is_wysiwyg = "true";
defparam \u8|Z_Cont[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N12
cycloneive_lcell_comb \u8|Z_Cont[3]~16 (
// Equation(s):
// \u8|Z_Cont[3]~16_combout  = (\u8|Z_Cont [3] & (!\u8|Z_Cont[2]~15 )) # (!\u8|Z_Cont [3] & ((\u8|Z_Cont[2]~15 ) # (GND)))
// \u8|Z_Cont[3]~17  = CARRY((!\u8|Z_Cont[2]~15 ) # (!\u8|Z_Cont [3]))

	.dataa(\u8|Z_Cont [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u8|Z_Cont[2]~15 ),
	.combout(\u8|Z_Cont[3]~16_combout ),
	.cout(\u8|Z_Cont[3]~17 ));
// synopsys translate_off
defparam \u8|Z_Cont[3]~16 .lut_mask = 16'h5A5F;
defparam \u8|Z_Cont[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y27_N13
dffeas \u8|Z_Cont[3] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u8|Z_Cont[3]~16_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u8|LessThan0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|Z_Cont [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|Z_Cont[3] .is_wysiwyg = "true";
defparam \u8|Z_Cont[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N14
cycloneive_lcell_comb \u8|Z_Cont[4]~18 (
// Equation(s):
// \u8|Z_Cont[4]~18_combout  = (\u8|Z_Cont [4] & (\u8|Z_Cont[3]~17  $ (GND))) # (!\u8|Z_Cont [4] & (!\u8|Z_Cont[3]~17  & VCC))
// \u8|Z_Cont[4]~19  = CARRY((\u8|Z_Cont [4] & !\u8|Z_Cont[3]~17 ))

	.dataa(gnd),
	.datab(\u8|Z_Cont [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u8|Z_Cont[3]~17 ),
	.combout(\u8|Z_Cont[4]~18_combout ),
	.cout(\u8|Z_Cont[4]~19 ));
// synopsys translate_off
defparam \u8|Z_Cont[4]~18 .lut_mask = 16'hC30C;
defparam \u8|Z_Cont[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y27_N15
dffeas \u8|Z_Cont[4] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u8|Z_Cont[4]~18_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u8|LessThan0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|Z_Cont [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|Z_Cont[4] .is_wysiwyg = "true";
defparam \u8|Z_Cont[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N16
cycloneive_lcell_comb \u8|Z_Cont[5]~20 (
// Equation(s):
// \u8|Z_Cont[5]~20_combout  = (\u8|Z_Cont [5] & (!\u8|Z_Cont[4]~19 )) # (!\u8|Z_Cont [5] & ((\u8|Z_Cont[4]~19 ) # (GND)))
// \u8|Z_Cont[5]~21  = CARRY((!\u8|Z_Cont[4]~19 ) # (!\u8|Z_Cont [5]))

	.dataa(gnd),
	.datab(\u8|Z_Cont [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u8|Z_Cont[4]~19 ),
	.combout(\u8|Z_Cont[5]~20_combout ),
	.cout(\u8|Z_Cont[5]~21 ));
// synopsys translate_off
defparam \u8|Z_Cont[5]~20 .lut_mask = 16'h3C3F;
defparam \u8|Z_Cont[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y27_N17
dffeas \u8|Z_Cont[5] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u8|Z_Cont[5]~20_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u8|LessThan0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|Z_Cont [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|Z_Cont[5] .is_wysiwyg = "true";
defparam \u8|Z_Cont[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N18
cycloneive_lcell_comb \u8|Z_Cont[6]~22 (
// Equation(s):
// \u8|Z_Cont[6]~22_combout  = (\u8|Z_Cont [6] & (\u8|Z_Cont[5]~21  $ (GND))) # (!\u8|Z_Cont [6] & (!\u8|Z_Cont[5]~21  & VCC))
// \u8|Z_Cont[6]~23  = CARRY((\u8|Z_Cont [6] & !\u8|Z_Cont[5]~21 ))

	.dataa(gnd),
	.datab(\u8|Z_Cont [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u8|Z_Cont[5]~21 ),
	.combout(\u8|Z_Cont[6]~22_combout ),
	.cout(\u8|Z_Cont[6]~23 ));
// synopsys translate_off
defparam \u8|Z_Cont[6]~22 .lut_mask = 16'hC30C;
defparam \u8|Z_Cont[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y27_N19
dffeas \u8|Z_Cont[6] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u8|Z_Cont[6]~22_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u8|LessThan0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|Z_Cont [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|Z_Cont[6] .is_wysiwyg = "true";
defparam \u8|Z_Cont[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N20
cycloneive_lcell_comb \u8|Z_Cont[7]~24 (
// Equation(s):
// \u8|Z_Cont[7]~24_combout  = (\u8|Z_Cont [7] & (!\u8|Z_Cont[6]~23 )) # (!\u8|Z_Cont [7] & ((\u8|Z_Cont[6]~23 ) # (GND)))
// \u8|Z_Cont[7]~25  = CARRY((!\u8|Z_Cont[6]~23 ) # (!\u8|Z_Cont [7]))

	.dataa(gnd),
	.datab(\u8|Z_Cont [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u8|Z_Cont[6]~23 ),
	.combout(\u8|Z_Cont[7]~24_combout ),
	.cout(\u8|Z_Cont[7]~25 ));
// synopsys translate_off
defparam \u8|Z_Cont[7]~24 .lut_mask = 16'h3C3F;
defparam \u8|Z_Cont[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y27_N21
dffeas \u8|Z_Cont[7] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u8|Z_Cont[7]~24_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u8|LessThan0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|Z_Cont [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|Z_Cont[7] .is_wysiwyg = "true";
defparam \u8|Z_Cont[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N22
cycloneive_lcell_comb \u8|Z_Cont[8]~26 (
// Equation(s):
// \u8|Z_Cont[8]~26_combout  = (\u8|Z_Cont [8] & (\u8|Z_Cont[7]~25  $ (GND))) # (!\u8|Z_Cont [8] & (!\u8|Z_Cont[7]~25  & VCC))
// \u8|Z_Cont[8]~27  = CARRY((\u8|Z_Cont [8] & !\u8|Z_Cont[7]~25 ))

	.dataa(\u8|Z_Cont [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u8|Z_Cont[7]~25 ),
	.combout(\u8|Z_Cont[8]~26_combout ),
	.cout(\u8|Z_Cont[8]~27 ));
// synopsys translate_off
defparam \u8|Z_Cont[8]~26 .lut_mask = 16'hA50A;
defparam \u8|Z_Cont[8]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y27_N23
dffeas \u8|Z_Cont[8] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u8|Z_Cont[8]~26_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u8|LessThan0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|Z_Cont [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|Z_Cont[8] .is_wysiwyg = "true";
defparam \u8|Z_Cont[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N24
cycloneive_lcell_comb \u8|Z_Cont[9]~28 (
// Equation(s):
// \u8|Z_Cont[9]~28_combout  = \u8|Z_Cont[8]~27  $ (\u8|Z_Cont [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u8|Z_Cont [9]),
	.cin(\u8|Z_Cont[8]~27 ),
	.combout(\u8|Z_Cont[9]~28_combout ),
	.cout());
// synopsys translate_off
defparam \u8|Z_Cont[9]~28 .lut_mask = 16'h0FF0;
defparam \u8|Z_Cont[9]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y27_N25
dffeas \u8|Z_Cont[9] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u8|Z_Cont[9]~28_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u8|LessThan0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|Z_Cont [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|Z_Cont[9] .is_wysiwyg = "true";
defparam \u8|Z_Cont[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N28
cycloneive_lcell_comb \u8|LessThan0~0 (
// Equation(s):
// \u8|LessThan0~0_combout  = (\u8|Z_Cont [9] & ((\u8|Z_Cont [8]) # (\u8|Z_Cont [7])))

	.dataa(gnd),
	.datab(\u8|Z_Cont [9]),
	.datac(\u8|Z_Cont [8]),
	.datad(\u8|Z_Cont [7]),
	.cin(gnd),
	.combout(\u8|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u8|LessThan0~0 .lut_mask = 16'hCCC0;
defparam \u8|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y27_N7
dffeas \u8|Z_Cont[0] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u8|Z_Cont[0]~10_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u8|LessThan0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|Z_Cont [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|Z_Cont[0] .is_wysiwyg = "true";
defparam \u8|Z_Cont[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N4
cycloneive_lcell_comb \u8|Z_Cont[0]~_wirecell (
// Equation(s):
// \u8|Z_Cont[0]~_wirecell_combout  = !\u8|Z_Cont [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u8|Z_Cont [0]),
	.cin(gnd),
	.combout(\u8|Z_Cont[0]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \u8|Z_Cont[0]~_wirecell .lut_mask = 16'h00FF;
defparam \u8|Z_Cont[0]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N8
cycloneive_lcell_comb \u8|Z_Cont[1]~_wirecell (
// Equation(s):
// \u8|Z_Cont[1]~_wirecell_combout  = !\u8|Z_Cont [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u8|Z_Cont [1]),
	.cin(gnd),
	.combout(\u8|Z_Cont[1]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \u8|Z_Cont[1]~_wirecell .lut_mask = 16'h00FF;
defparam \u8|Z_Cont[1]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N2
cycloneive_lcell_comb \u8|Z_Cont[2]~_wirecell (
// Equation(s):
// \u8|Z_Cont[2]~_wirecell_combout  = !\u8|Z_Cont [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u8|Z_Cont [2]),
	.cin(gnd),
	.combout(\u8|Z_Cont[2]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \u8|Z_Cont[2]~_wirecell .lut_mask = 16'h00FF;
defparam \u8|Z_Cont[2]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N0
cycloneive_lcell_comb \u8|Z_Cont[3]~_wirecell (
// Equation(s):
// \u8|Z_Cont[3]~_wirecell_combout  = !\u8|Z_Cont [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u8|Z_Cont [3]),
	.cin(gnd),
	.combout(\u8|Z_Cont[3]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \u8|Z_Cont[3]~_wirecell .lut_mask = 16'h00FF;
defparam \u8|Z_Cont[3]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N26
cycloneive_lcell_comb \u8|Z_Cont[4]~_wirecell (
// Equation(s):
// \u8|Z_Cont[4]~_wirecell_combout  = !\u8|Z_Cont [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(\u8|Z_Cont [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u8|Z_Cont[4]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \u8|Z_Cont[4]~_wirecell .lut_mask = 16'h0F0F;
defparam \u8|Z_Cont[4]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N4
cycloneive_lcell_comb \u8|Z_Cont[5]~_wirecell (
// Equation(s):
// \u8|Z_Cont[5]~_wirecell_combout  = !\u8|Z_Cont [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u8|Z_Cont [5]),
	.cin(gnd),
	.combout(\u8|Z_Cont[5]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \u8|Z_Cont[5]~_wirecell .lut_mask = 16'h00FF;
defparam \u8|Z_Cont[5]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N30
cycloneive_lcell_comb \u8|Z_Cont[6]~_wirecell (
// Equation(s):
// \u8|Z_Cont[6]~_wirecell_combout  = !\u8|Z_Cont [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u8|Z_Cont [6]),
	.cin(gnd),
	.combout(\u8|Z_Cont[6]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \u8|Z_Cont[6]~_wirecell .lut_mask = 16'h00FF;
defparam \u8|Z_Cont[6]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N0
cycloneive_lcell_comb \u8|Add1~0 (
// Equation(s):
// \u8|Add1~0_combout  = \u8|Z_Cont [8] $ (\u8|Z_Cont [7])

	.dataa(\u8|Z_Cont [8]),
	.datab(gnd),
	.datac(\u8|Z_Cont [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u8|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u8|Add1~0 .lut_mask = 16'h5A5A;
defparam \u8|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N14
cycloneive_lcell_comb \u8|Add1~1 (
// Equation(s):
// \u8|Add1~1_combout  = \u8|Z_Cont [9] $ (((!\u8|Z_Cont [7] & !\u8|Z_Cont [8])))

	.dataa(\u8|Z_Cont [9]),
	.datab(gnd),
	.datac(\u8|Z_Cont [7]),
	.datad(\u8|Z_Cont [8]),
	.cin(gnd),
	.combout(\u8|Add1~1_combout ),
	.cout());
// synopsys translate_off
defparam \u8|Add1~1 .lut_mask = 16'hAAA5;
defparam \u8|Add1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N12
cycloneive_lcell_comb \u4|mCCD_B~0 (
// Equation(s):
// \u4|mCCD_B~0_combout  = (\u3|X_Cont [0] & ((\u4|mDATAd_1 [0]) # ((\u3|Y_Cont [0])))) # (!\u3|X_Cont [0] & (((\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [0] & !\u3|Y_Cont [0]))))

	.dataa(\u3|X_Cont [0]),
	.datab(\u4|mDATAd_1 [0]),
	.datac(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [0]),
	.datad(\u3|Y_Cont [0]),
	.cin(gnd),
	.combout(\u4|mCCD_B~0_combout ),
	.cout());
// synopsys translate_off
defparam \u4|mCCD_B~0 .lut_mask = 16'hAAD8;
defparam \u4|mCCD_B~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N22
cycloneive_lcell_comb \u4|mCCD_B~1 (
// Equation(s):
// \u4|mCCD_B~1_combout  = (\u4|mCCD_B~0_combout  & ((\u4|mDATAd_0 [0]) # ((!\u3|Y_Cont [0])))) # (!\u4|mCCD_B~0_combout  & (((\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [10] & \u3|Y_Cont [0]))))

	.dataa(\u4|mCCD_B~0_combout ),
	.datab(\u4|mDATAd_0 [0]),
	.datac(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [10]),
	.datad(\u3|Y_Cont [0]),
	.cin(gnd),
	.combout(\u4|mCCD_B~1_combout ),
	.cout());
// synopsys translate_off
defparam \u4|mCCD_B~1 .lut_mask = 16'hD8AA;
defparam \u4|mCCD_B~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y27_N23
dffeas \u4|mCCD_B[0] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u4|mCCD_B~1_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|mCCD_B [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|mCCD_B[0] .is_wysiwyg = "true";
defparam \u4|mCCD_B[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N2
cycloneive_lcell_comb \u4|mCCD_B~2 (
// Equation(s):
// \u4|mCCD_B~2_combout  = (\u3|Y_Cont [0] & ((\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [11]) # ((\u3|X_Cont [0])))) # (!\u3|Y_Cont [0] & (((!\u3|X_Cont [0] & \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [1]))))

	.dataa(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [11]),
	.datab(\u3|Y_Cont [0]),
	.datac(\u3|X_Cont [0]),
	.datad(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [1]),
	.cin(gnd),
	.combout(\u4|mCCD_B~2_combout ),
	.cout());
// synopsys translate_off
defparam \u4|mCCD_B~2 .lut_mask = 16'hCBC8;
defparam \u4|mCCD_B~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y26_N7
dffeas \u4|mDATAd_0[1] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [11]),
	.clrn(\u2|oRST_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|mDATAd_0 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|mDATAd_0[1] .is_wysiwyg = "true";
defparam \u4|mDATAd_0[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N30
cycloneive_lcell_comb \u4|mDATAd_1[1]~feeder (
// Equation(s):
// \u4|mDATAd_1[1]~feeder_combout  = \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [1]),
	.cin(gnd),
	.combout(\u4|mDATAd_1[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u4|mDATAd_1[1]~feeder .lut_mask = 16'hFF00;
defparam \u4|mDATAd_1[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y27_N31
dffeas \u4|mDATAd_1[1] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u4|mDATAd_1[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|mDATAd_1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|mDATAd_1[1] .is_wysiwyg = "true";
defparam \u4|mDATAd_1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N8
cycloneive_lcell_comb \u4|mCCD_B~3 (
// Equation(s):
// \u4|mCCD_B~3_combout  = (\u4|mCCD_B~2_combout  & ((\u4|mDATAd_0 [1]) # ((!\u3|X_Cont [0])))) # (!\u4|mCCD_B~2_combout  & (((\u3|X_Cont [0] & \u4|mDATAd_1 [1]))))

	.dataa(\u4|mCCD_B~2_combout ),
	.datab(\u4|mDATAd_0 [1]),
	.datac(\u3|X_Cont [0]),
	.datad(\u4|mDATAd_1 [1]),
	.cin(gnd),
	.combout(\u4|mCCD_B~3_combout ),
	.cout());
// synopsys translate_off
defparam \u4|mCCD_B~3 .lut_mask = 16'hDA8A;
defparam \u4|mCCD_B~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y26_N9
dffeas \u4|mCCD_B[1] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u4|mCCD_B~3_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|mCCD_B [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|mCCD_B[1] .is_wysiwyg = "true";
defparam \u4|mCCD_B[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X96_Y0_N15
cycloneive_io_ibuf \GPIO_1[5]~input (
	.i(GPIO_1[5]),
	.ibar(gnd),
	.o(\GPIO_1[5]~input_o ));
// synopsys translate_off
defparam \GPIO_1[5]~input .bus_hold = "false";
defparam \GPIO_1[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X96_Y0_N17
dffeas \rCCD_DATA[2] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\GPIO_1[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rCCD_DATA[2]),
	.prn(vcc));
// synopsys translate_off
defparam \rCCD_DATA[2] .is_wysiwyg = "true";
defparam \rCCD_DATA[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y24_N25
dffeas \u3|mCCD_DATA[2] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(rCCD_DATA[2]),
	.clrn(\u2|oRST_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|mCCD_DATA [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|mCCD_DATA[2] .is_wysiwyg = "true";
defparam \u3|mCCD_DATA[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X96_Y0_N22
cycloneive_io_ibuf \GPIO_1[3]~input (
	.i(GPIO_1[3]),
	.ibar(gnd),
	.o(\GPIO_1[3]~input_o ));
// synopsys translate_off
defparam \GPIO_1[3]~input .bus_hold = "false";
defparam \GPIO_1[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X96_Y0_N24
dffeas \rCCD_DATA[3] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\GPIO_1[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rCCD_DATA[3]),
	.prn(vcc));
// synopsys translate_off
defparam \rCCD_DATA[3] .is_wysiwyg = "true";
defparam \rCCD_DATA[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N22
cycloneive_lcell_comb \u3|mCCD_DATA[3]~feeder (
// Equation(s):
// \u3|mCCD_DATA[3]~feeder_combout  = rCCD_DATA[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(rCCD_DATA[3]),
	.cin(gnd),
	.combout(\u3|mCCD_DATA[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u3|mCCD_DATA[3]~feeder .lut_mask = 16'hFF00;
defparam \u3|mCCD_DATA[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y24_N23
dffeas \u3|mCCD_DATA[3] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u3|mCCD_DATA[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|mCCD_DATA [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|mCCD_DATA[3] .is_wysiwyg = "true";
defparam \u3|mCCD_DATA[3] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y24_N0
cycloneive_ram_block \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_1[10]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u3|oDVAL~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [3],\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [2],\u3|mCCD_DATA [3],\u3|mCCD_DATA [2]}),
	.portaaddr({\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [10],\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [9],\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [8],
\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [7],\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [6],\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [5],
\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [4],\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [3],\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [2],
\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [1],\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [10],\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [9],\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [8],
\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [7],\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [6],\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [5],
\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [4],\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [3],\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [2],
\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [1],\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a2 .clk0_core_clock_enable = "ena0";
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a2 .clk0_input_clock_enable = "ena0";
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a2 .clk0_output_clock_enable = "ena0";
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a2 .data_interleave_offset_in_bits = 1;
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a2 .data_interleave_width_in_bits = 1;
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a2 .logical_ram_name = "RAW2RGB:u4|my_Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_1uv:auto_generated|altsyncram_jma1:altsyncram2|ALTSYNCRAM";
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a2 .mixed_port_feed_through_mode = "old";
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a2 .operation_mode = "dual_port";
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a2 .port_a_address_clear = "none";
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a2 .port_a_address_width = 11;
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a2 .port_a_byte_enable_clock = "none";
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a2 .port_a_data_out_clear = "none";
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a2 .port_a_data_out_clock = "none";
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a2 .port_a_data_width = 4;
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a2 .port_a_first_address = 0;
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a2 .port_a_first_bit_number = 2;
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a2 .port_a_last_address = 2047;
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a2 .port_a_logical_ram_depth = 1278;
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a2 .port_a_logical_ram_width = 20;
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a2 .port_b_address_clear = "none";
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a2 .port_b_address_clock = "clock0";
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a2 .port_b_address_width = 11;
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a2 .port_b_data_out_clear = "none";
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a2 .port_b_data_out_clock = "clock0";
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a2 .port_b_data_width = 4;
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a2 .port_b_first_address = 0;
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a2 .port_b_first_bit_number = 2;
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a2 .port_b_last_address = 2047;
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a2 .port_b_logical_ram_depth = 1278;
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a2 .port_b_logical_ram_width = 20;
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a2 .port_b_read_enable_clock = "clock0";
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a2 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N10
cycloneive_lcell_comb \u4|mCCD_B~4 (
// Equation(s):
// \u4|mCCD_B~4_combout  = (\u3|Y_Cont [0] & ((\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [12]) # ((\u3|X_Cont [0])))) # (!\u3|Y_Cont [0] & (((\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [2] & !\u3|X_Cont [0]))))

	.dataa(\u3|Y_Cont [0]),
	.datab(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [12]),
	.datac(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [2]),
	.datad(\u3|X_Cont [0]),
	.cin(gnd),
	.combout(\u4|mCCD_B~4_combout ),
	.cout());
// synopsys translate_off
defparam \u4|mCCD_B~4 .lut_mask = 16'hAAD8;
defparam \u4|mCCD_B~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y27_N29
dffeas \u4|mDATAd_1[2] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [2]),
	.clrn(\u2|oRST_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|mDATAd_1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|mDATAd_1[2] .is_wysiwyg = "true";
defparam \u4|mDATAd_1[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y27_N27
dffeas \u4|mDATAd_0[2] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [12]),
	.clrn(\u2|oRST_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|mDATAd_0 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|mDATAd_0[2] .is_wysiwyg = "true";
defparam \u4|mDATAd_0[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N4
cycloneive_lcell_comb \u4|mCCD_B~5 (
// Equation(s):
// \u4|mCCD_B~5_combout  = (\u4|mCCD_B~4_combout  & (((\u4|mDATAd_0 [2]) # (!\u3|X_Cont [0])))) # (!\u4|mCCD_B~4_combout  & (\u4|mDATAd_1 [2] & ((\u3|X_Cont [0]))))

	.dataa(\u4|mCCD_B~4_combout ),
	.datab(\u4|mDATAd_1 [2]),
	.datac(\u4|mDATAd_0 [2]),
	.datad(\u3|X_Cont [0]),
	.cin(gnd),
	.combout(\u4|mCCD_B~5_combout ),
	.cout());
// synopsys translate_off
defparam \u4|mCCD_B~5 .lut_mask = 16'hE4AA;
defparam \u4|mCCD_B~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y27_N5
dffeas \u4|mCCD_B[2] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u4|mCCD_B~5_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|mCCD_B [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|mCCD_B[2] .is_wysiwyg = "true";
defparam \u4|mCCD_B[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N10
cycloneive_lcell_comb \u4|mDATAd_0[3]~feeder (
// Equation(s):
// \u4|mDATAd_0[3]~feeder_combout  = \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [13]),
	.cin(gnd),
	.combout(\u4|mDATAd_0[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u4|mDATAd_0[3]~feeder .lut_mask = 16'hFF00;
defparam \u4|mDATAd_0[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y24_N11
dffeas \u4|mDATAd_0[3] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u4|mDATAd_0[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|mDATAd_0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|mDATAd_0[3] .is_wysiwyg = "true";
defparam \u4|mDATAd_0[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N18
cycloneive_lcell_comb \u4|mCCD_B~6 (
// Equation(s):
// \u4|mCCD_B~6_combout  = (\u3|X_Cont [0] & (((\u3|Y_Cont [0])))) # (!\u3|X_Cont [0] & ((\u3|Y_Cont [0] & ((\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [13]))) # (!\u3|Y_Cont [0] & 
// (\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [3]))))

	.dataa(\u3|X_Cont [0]),
	.datab(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [3]),
	.datac(\u3|Y_Cont [0]),
	.datad(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [13]),
	.cin(gnd),
	.combout(\u4|mCCD_B~6_combout ),
	.cout());
// synopsys translate_off
defparam \u4|mCCD_B~6 .lut_mask = 16'hF4A4;
defparam \u4|mCCD_B~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y24_N5
dffeas \u4|mDATAd_1[3] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [3]),
	.clrn(\u2|oRST_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|mDATAd_1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|mDATAd_1[3] .is_wysiwyg = "true";
defparam \u4|mDATAd_1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N26
cycloneive_lcell_comb \u4|mCCD_B~7 (
// Equation(s):
// \u4|mCCD_B~7_combout  = (\u4|mCCD_B~6_combout  & ((\u4|mDATAd_0 [3]) # ((!\u3|X_Cont [0])))) # (!\u4|mCCD_B~6_combout  & (((\u4|mDATAd_1 [3] & \u3|X_Cont [0]))))

	.dataa(\u4|mDATAd_0 [3]),
	.datab(\u4|mCCD_B~6_combout ),
	.datac(\u4|mDATAd_1 [3]),
	.datad(\u3|X_Cont [0]),
	.cin(gnd),
	.combout(\u4|mCCD_B~7_combout ),
	.cout());
// synopsys translate_off
defparam \u4|mCCD_B~7 .lut_mask = 16'hB8CC;
defparam \u4|mCCD_B~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y24_N27
dffeas \u4|mCCD_B[3] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u4|mCCD_B~7_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|mCCD_B [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|mCCD_B[3] .is_wysiwyg = "true";
defparam \u4|mCCD_B[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N0
cycloneive_lcell_comb \u4|mCCD_R~2 (
// Equation(s):
// \u4|mCCD_R~2_combout  = (\u3|X_Cont [0] & (((\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [11]) # (\u3|Y_Cont [0])))) # (!\u3|X_Cont [0] & (\u4|mDATAd_0 [1] & ((!\u3|Y_Cont [0]))))

	.dataa(\u3|X_Cont [0]),
	.datab(\u4|mDATAd_0 [1]),
	.datac(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [11]),
	.datad(\u3|Y_Cont [0]),
	.cin(gnd),
	.combout(\u4|mCCD_R~2_combout ),
	.cout());
// synopsys translate_off
defparam \u4|mCCD_R~2 .lut_mask = 16'hAAE4;
defparam \u4|mCCD_R~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N16
cycloneive_lcell_comb \u4|mCCD_R~3 (
// Equation(s):
// \u4|mCCD_R~3_combout  = (\u3|Y_Cont [0] & ((\u4|mCCD_R~2_combout  & ((\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [1]))) # (!\u4|mCCD_R~2_combout  & (\u4|mDATAd_1 [1])))) # (!\u3|Y_Cont [0] & (\u4|mCCD_R~2_combout ))

	.dataa(\u3|Y_Cont [0]),
	.datab(\u4|mCCD_R~2_combout ),
	.datac(\u4|mDATAd_1 [1]),
	.datad(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [1]),
	.cin(gnd),
	.combout(\u4|mCCD_R~3_combout ),
	.cout());
// synopsys translate_off
defparam \u4|mCCD_R~3 .lut_mask = 16'hEC64;
defparam \u4|mCCD_R~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y27_N17
dffeas \u4|mCCD_R[1] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u4|mCCD_R~3_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|mCCD_R [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|mCCD_R[1] .is_wysiwyg = "true";
defparam \u4|mCCD_R[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N0
cycloneive_lcell_comb \u4|mCCD_R~4 (
// Equation(s):
// \u4|mCCD_R~4_combout  = (\u3|X_Cont [0] & ((\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [12]) # ((\u3|Y_Cont [0])))) # (!\u3|X_Cont [0] & (((\u4|mDATAd_0 [2] & !\u3|Y_Cont [0]))))

	.dataa(\u3|X_Cont [0]),
	.datab(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [12]),
	.datac(\u4|mDATAd_0 [2]),
	.datad(\u3|Y_Cont [0]),
	.cin(gnd),
	.combout(\u4|mCCD_R~4_combout ),
	.cout());
// synopsys translate_off
defparam \u4|mCCD_R~4 .lut_mask = 16'hAAD8;
defparam \u4|mCCD_R~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N6
cycloneive_lcell_comb \u4|mCCD_R~5 (
// Equation(s):
// \u4|mCCD_R~5_combout  = (\u3|Y_Cont [0] & ((\u4|mCCD_R~4_combout  & ((\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [2]))) # (!\u4|mCCD_R~4_combout  & (\u4|mDATAd_1 [2])))) # (!\u3|Y_Cont [0] & (((\u4|mCCD_R~4_combout ))))

	.dataa(\u3|Y_Cont [0]),
	.datab(\u4|mDATAd_1 [2]),
	.datac(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [2]),
	.datad(\u4|mCCD_R~4_combout ),
	.cin(gnd),
	.combout(\u4|mCCD_R~5_combout ),
	.cout());
// synopsys translate_off
defparam \u4|mCCD_R~5 .lut_mask = 16'hF588;
defparam \u4|mCCD_R~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y27_N7
dffeas \u4|mCCD_R[2] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u4|mCCD_R~5_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|mCCD_R [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|mCCD_R[2] .is_wysiwyg = "true";
defparam \u4|mCCD_R[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N12
cycloneive_lcell_comb \u4|mCCD_R~6 (
// Equation(s):
// \u4|mCCD_R~6_combout  = (\u3|X_Cont [0] & ((\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [13]) # ((\u3|Y_Cont [0])))) # (!\u3|X_Cont [0] & (((!\u3|Y_Cont [0] & \u4|mDATAd_0 [3]))))

	.dataa(\u3|X_Cont [0]),
	.datab(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [13]),
	.datac(\u3|Y_Cont [0]),
	.datad(\u4|mDATAd_0 [3]),
	.cin(gnd),
	.combout(\u4|mCCD_R~6_combout ),
	.cout());
// synopsys translate_off
defparam \u4|mCCD_R~6 .lut_mask = 16'hADA8;
defparam \u4|mCCD_R~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N0
cycloneive_lcell_comb \u4|mCCD_R~7 (
// Equation(s):
// \u4|mCCD_R~7_combout  = (\u3|Y_Cont [0] & ((\u4|mCCD_R~6_combout  & ((\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [3]))) # (!\u4|mCCD_R~6_combout  & (\u4|mDATAd_1 [3])))) # (!\u3|Y_Cont [0] & (((\u4|mCCD_R~6_combout ))))

	.dataa(\u4|mDATAd_1 [3]),
	.datab(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [3]),
	.datac(\u3|Y_Cont [0]),
	.datad(\u4|mCCD_R~6_combout ),
	.cin(gnd),
	.combout(\u4|mCCD_R~7_combout ),
	.cout());
// synopsys translate_off
defparam \u4|mCCD_R~7 .lut_mask = 16'hCFA0;
defparam \u4|mCCD_R~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y24_N1
dffeas \u4|mCCD_R[3] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u4|mCCD_R~7_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|mCCD_R [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|mCCD_R[3] .is_wysiwyg = "true";
defparam \u4|mCCD_R[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X109_Y0_N8
cycloneive_io_ibuf \GPIO_1[2]~input (
	.i(GPIO_1[2]),
	.ibar(gnd),
	.o(\GPIO_1[2]~input_o ));
// synopsys translate_off
defparam \GPIO_1[2]~input .bus_hold = "false";
defparam \GPIO_1[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X109_Y0_N10
dffeas \rCCD_DATA[4] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\GPIO_1[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rCCD_DATA[4]),
	.prn(vcc));
// synopsys translate_off
defparam \rCCD_DATA[4] .is_wysiwyg = "true";
defparam \rCCD_DATA[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y8_N12
cycloneive_lcell_comb \u3|mCCD_DATA[4]~feeder (
// Equation(s):
// \u3|mCCD_DATA[4]~feeder_combout  = rCCD_DATA[4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(rCCD_DATA[4]),
	.cin(gnd),
	.combout(\u3|mCCD_DATA[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u3|mCCD_DATA[4]~feeder .lut_mask = 16'hFF00;
defparam \u3|mCCD_DATA[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y8_N13
dffeas \u3|mCCD_DATA[4] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u3|mCCD_DATA[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|mCCD_DATA [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|mCCD_DATA[4] .is_wysiwyg = "true";
defparam \u3|mCCD_DATA[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X102_Y0_N22
cycloneive_io_ibuf \GPIO_1[4]~input (
	.i(GPIO_1[4]),
	.ibar(gnd),
	.o(\GPIO_1[4]~input_o ));
// synopsys translate_off
defparam \GPIO_1[4]~input .bus_hold = "false";
defparam \GPIO_1[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X102_Y0_N24
dffeas \rCCD_DATA[5] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\GPIO_1[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rCCD_DATA[5]),
	.prn(vcc));
// synopsys translate_off
defparam \rCCD_DATA[5] .is_wysiwyg = "true";
defparam \rCCD_DATA[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y20_N24
cycloneive_lcell_comb \u3|mCCD_DATA[5]~feeder (
// Equation(s):
// \u3|mCCD_DATA[5]~feeder_combout  = rCCD_DATA[5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(rCCD_DATA[5]),
	.cin(gnd),
	.combout(\u3|mCCD_DATA[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u3|mCCD_DATA[5]~feeder .lut_mask = 16'hFF00;
defparam \u3|mCCD_DATA[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y20_N25
dffeas \u3|mCCD_DATA[5] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u3|mCCD_DATA[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|mCCD_DATA [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|mCCD_DATA[5] .is_wysiwyg = "true";
defparam \u3|mCCD_DATA[5] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y20_N0
cycloneive_ram_block \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_1[10]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u3|oDVAL~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [5],\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [4],\u3|mCCD_DATA [5],\u3|mCCD_DATA [4]}),
	.portaaddr({\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [10],\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [9],\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [8],
\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [7],\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [6],\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [5],
\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [4],\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [3],\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [2],
\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [1],\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [10],\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [9],\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [8],
\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [7],\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [6],\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [5],
\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [4],\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [3],\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [2],
\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [1],\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a4 .clk0_core_clock_enable = "ena0";
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a4 .clk0_input_clock_enable = "ena0";
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a4 .clk0_output_clock_enable = "ena0";
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a4 .data_interleave_offset_in_bits = 1;
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a4 .data_interleave_width_in_bits = 1;
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a4 .logical_ram_name = "RAW2RGB:u4|my_Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_1uv:auto_generated|altsyncram_jma1:altsyncram2|ALTSYNCRAM";
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a4 .mixed_port_feed_through_mode = "old";
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a4 .operation_mode = "dual_port";
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a4 .port_a_address_clear = "none";
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a4 .port_a_address_width = 11;
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a4 .port_a_byte_enable_clock = "none";
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a4 .port_a_data_out_clear = "none";
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a4 .port_a_data_out_clock = "none";
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a4 .port_a_data_width = 4;
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a4 .port_a_first_address = 0;
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a4 .port_a_first_bit_number = 4;
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a4 .port_a_last_address = 2047;
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a4 .port_a_logical_ram_depth = 1278;
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a4 .port_a_logical_ram_width = 20;
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a4 .port_b_address_clear = "none";
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a4 .port_b_address_clock = "clock0";
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a4 .port_b_address_width = 11;
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a4 .port_b_data_out_clear = "none";
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a4 .port_b_data_out_clock = "clock0";
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a4 .port_b_data_width = 4;
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a4 .port_b_first_address = 0;
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a4 .port_b_first_bit_number = 4;
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a4 .port_b_last_address = 2047;
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a4 .port_b_logical_ram_depth = 1278;
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a4 .port_b_logical_ram_width = 20;
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a4 .port_b_read_enable_clock = "clock0";
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a4 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N2
cycloneive_lcell_comb \u4|mDATAd_0[4]~feeder (
// Equation(s):
// \u4|mDATAd_0[4]~feeder_combout  = \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [14]),
	.cin(gnd),
	.combout(\u4|mDATAd_0[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u4|mDATAd_0[4]~feeder .lut_mask = 16'hFF00;
defparam \u4|mDATAd_0[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y24_N3
dffeas \u4|mDATAd_0[4] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u4|mDATAd_0[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|mDATAd_0 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|mDATAd_0[4] .is_wysiwyg = "true";
defparam \u4|mDATAd_0[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N8
cycloneive_lcell_comb \u4|mCCD_R~8 (
// Equation(s):
// \u4|mCCD_R~8_combout  = (\u3|X_Cont [0] & (((\u3|Y_Cont [0]) # (\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [14])))) # (!\u3|X_Cont [0] & (\u4|mDATAd_0 [4] & (!\u3|Y_Cont [0])))

	.dataa(\u3|X_Cont [0]),
	.datab(\u4|mDATAd_0 [4]),
	.datac(\u3|Y_Cont [0]),
	.datad(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [14]),
	.cin(gnd),
	.combout(\u4|mCCD_R~8_combout ),
	.cout());
// synopsys translate_off
defparam \u4|mCCD_R~8 .lut_mask = 16'hAEA4;
defparam \u4|mCCD_R~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N28
cycloneive_lcell_comb \u4|mDATAd_1[4]~feeder (
// Equation(s):
// \u4|mDATAd_1[4]~feeder_combout  = \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [4]),
	.cin(gnd),
	.combout(\u4|mDATAd_1[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u4|mDATAd_1[4]~feeder .lut_mask = 16'hFF00;
defparam \u4|mDATAd_1[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y24_N29
dffeas \u4|mDATAd_1[4] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u4|mDATAd_1[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|mDATAd_1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|mDATAd_1[4] .is_wysiwyg = "true";
defparam \u4|mDATAd_1[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N24
cycloneive_lcell_comb \u4|mCCD_R~9 (
// Equation(s):
// \u4|mCCD_R~9_combout  = (\u4|mCCD_R~8_combout  & (((\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [4]) # (!\u3|Y_Cont [0])))) # (!\u4|mCCD_R~8_combout  & (\u4|mDATAd_1 [4] & (\u3|Y_Cont [0])))

	.dataa(\u4|mCCD_R~8_combout ),
	.datab(\u4|mDATAd_1 [4]),
	.datac(\u3|Y_Cont [0]),
	.datad(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [4]),
	.cin(gnd),
	.combout(\u4|mCCD_R~9_combout ),
	.cout());
// synopsys translate_off
defparam \u4|mCCD_R~9 .lut_mask = 16'hEA4A;
defparam \u4|mCCD_R~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y24_N25
dffeas \u4|mCCD_R[4] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u4|mCCD_R~9_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|mCCD_R [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|mCCD_R[4] .is_wysiwyg = "true";
defparam \u4|mCCD_R[4] .power_up = "low";
// synopsys translate_on

// Location: M9K_X37_Y27_N0
cycloneive_ram_block \u8|comb_62|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\u4|mDVAL~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_1[10]~inputclkctrl_outclk ),
	.clk1(\GPIO_1[10]~inputclkctrl_outclk ),
	.ena0(\u4|mDVAL~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u4|mCCD_R [4],\u4|mCCD_R [3],\u4|mCCD_R [2],\u4|mCCD_R [1],\u4|mCCD_R [0],\u4|mCCD_B [3],\u4|mCCD_B [2],\u4|mCCD_B [1],\u4|mCCD_B [0]}),
	.portaaddr({\u8|Z_Cont [9],\u8|Z_Cont [8],\u8|Z_Cont [7],\u8|Z_Cont [6],\u8|Z_Cont [5],\u8|Z_Cont [4],\u8|Z_Cont [3],\u8|Z_Cont [2],\u8|Z_Cont [1],\u8|Z_Cont [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr({\u8|Add1~1_combout ,\u8|Add1~0_combout ,\u8|Z_Cont [7],\u8|Z_Cont[6]~_wirecell_combout ,\u8|Z_Cont[5]~_wirecell_combout ,\u8|Z_Cont[4]~_wirecell_combout ,\u8|Z_Cont[3]~_wirecell_combout ,\u8|Z_Cont[2]~_wirecell_combout ,\u8|Z_Cont[1]~_wirecell_combout ,
\u8|Z_Cont[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u8|comb_62|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \u8|comb_62|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \u8|comb_62|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \u8|comb_62|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \u8|comb_62|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "Mirror_Col:u8|my_Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_pgp1:auto_generated|ALTSYNCRAM";
defparam \u8|comb_62|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \u8|comb_62|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \u8|comb_62|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \u8|comb_62|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \u8|comb_62|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \u8|comb_62|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \u8|comb_62|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \u8|comb_62|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 9;
defparam \u8|comb_62|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \u8|comb_62|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \u8|comb_62|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \u8|comb_62|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 640;
defparam \u8|comb_62|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 10;
defparam \u8|comb_62|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u8|comb_62|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \u8|comb_62|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \u8|comb_62|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \u8|comb_62|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \u8|comb_62|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \u8|comb_62|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 9;
defparam \u8|comb_62|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \u8|comb_62|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \u8|comb_62|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 1023;
defparam \u8|comb_62|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 640;
defparam \u8|comb_62|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 10;
defparam \u8|comb_62|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \u8|comb_62|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \u8|comb_62|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X34_Y30_N8
cycloneive_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|ram_address_a[8] (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|ram_address_a [8] = \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g [9] $ (\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g [8])

	.dataa(gnd),
	.datab(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g [9]),
	.datac(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|ram_address_a [8]),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ram_address_a[8] .lut_mask = 16'h3C3C;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ram_address_a[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N0
cycloneive_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout  = !\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell .lut_mask = 16'h0F0F;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N18
cycloneive_lcell_comb \u4|mDATAd_0[5]~feeder (
// Equation(s):
// \u4|mDATAd_0[5]~feeder_combout  = \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [15]),
	.cin(gnd),
	.combout(\u4|mDATAd_0[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u4|mDATAd_0[5]~feeder .lut_mask = 16'hFF00;
defparam \u4|mDATAd_0[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y26_N19
dffeas \u4|mDATAd_0[5] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u4|mDATAd_0[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|mDATAd_0 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|mDATAd_0[5] .is_wysiwyg = "true";
defparam \u4|mDATAd_0[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N24
cycloneive_lcell_comb \u4|mCCD_R~10 (
// Equation(s):
// \u4|mCCD_R~10_combout  = (\u3|X_Cont [0] & ((\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [15]) # ((\u3|Y_Cont [0])))) # (!\u3|X_Cont [0] & (((!\u3|Y_Cont [0] & \u4|mDATAd_0 [5]))))

	.dataa(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [15]),
	.datab(\u3|X_Cont [0]),
	.datac(\u3|Y_Cont [0]),
	.datad(\u4|mDATAd_0 [5]),
	.cin(gnd),
	.combout(\u4|mCCD_R~10_combout ),
	.cout());
// synopsys translate_off
defparam \u4|mCCD_R~10 .lut_mask = 16'hCBC8;
defparam \u4|mCCD_R~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y26_N21
dffeas \u4|mDATAd_1[5] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [5]),
	.clrn(\u2|oRST_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|mDATAd_1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|mDATAd_1[5] .is_wysiwyg = "true";
defparam \u4|mDATAd_1[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N12
cycloneive_lcell_comb \u4|mCCD_R~11 (
// Equation(s):
// \u4|mCCD_R~11_combout  = (\u3|Y_Cont [0] & ((\u4|mCCD_R~10_combout  & (\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [5])) # (!\u4|mCCD_R~10_combout  & ((\u4|mDATAd_1 [5]))))) # (!\u3|Y_Cont [0] & (\u4|mCCD_R~10_combout ))

	.dataa(\u3|Y_Cont [0]),
	.datab(\u4|mCCD_R~10_combout ),
	.datac(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [5]),
	.datad(\u4|mDATAd_1 [5]),
	.cin(gnd),
	.combout(\u4|mCCD_R~11_combout ),
	.cout());
// synopsys translate_off
defparam \u4|mCCD_R~11 .lut_mask = 16'hE6C4;
defparam \u4|mCCD_R~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y26_N13
dffeas \u4|mCCD_R[5] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u4|mCCD_R~11_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|mCCD_R [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|mCCD_R[5] .is_wysiwyg = "true";
defparam \u4|mCCD_R[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N22
cycloneive_lcell_comb \u4|mCCD_B~8 (
// Equation(s):
// \u4|mCCD_B~8_combout  = (\u3|X_Cont [0] & (((\u3|Y_Cont [0])))) # (!\u3|X_Cont [0] & ((\u3|Y_Cont [0] & ((\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [14]))) # (!\u3|Y_Cont [0] & 
// (\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [4]))))

	.dataa(\u3|X_Cont [0]),
	.datab(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [4]),
	.datac(\u3|Y_Cont [0]),
	.datad(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [14]),
	.cin(gnd),
	.combout(\u4|mCCD_B~8_combout ),
	.cout());
// synopsys translate_off
defparam \u4|mCCD_B~8 .lut_mask = 16'hF4A4;
defparam \u4|mCCD_B~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N30
cycloneive_lcell_comb \u4|mCCD_B~9 (
// Equation(s):
// \u4|mCCD_B~9_combout  = (\u3|X_Cont [0] & ((\u4|mCCD_B~8_combout  & (\u4|mDATAd_0 [4])) # (!\u4|mCCD_B~8_combout  & ((\u4|mDATAd_1 [4]))))) # (!\u3|X_Cont [0] & (((\u4|mCCD_B~8_combout ))))

	.dataa(\u3|X_Cont [0]),
	.datab(\u4|mDATAd_0 [4]),
	.datac(\u4|mCCD_B~8_combout ),
	.datad(\u4|mDATAd_1 [4]),
	.cin(gnd),
	.combout(\u4|mCCD_B~9_combout ),
	.cout());
// synopsys translate_off
defparam \u4|mCCD_B~9 .lut_mask = 16'hDAD0;
defparam \u4|mCCD_B~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y24_N31
dffeas \u4|mCCD_B[4] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u4|mCCD_B~9_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|mCCD_B [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|mCCD_B[4] .is_wysiwyg = "true";
defparam \u4|mCCD_B[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N22
cycloneive_lcell_comb \u4|mCCD_B~10 (
// Equation(s):
// \u4|mCCD_B~10_combout  = (\u3|Y_Cont [0] & ((\u3|X_Cont [0]) # ((\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [15])))) # (!\u3|Y_Cont [0] & (!\u3|X_Cont [0] & (\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [5])))

	.dataa(\u3|Y_Cont [0]),
	.datab(\u3|X_Cont [0]),
	.datac(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [5]),
	.datad(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [15]),
	.cin(gnd),
	.combout(\u4|mCCD_B~10_combout ),
	.cout());
// synopsys translate_off
defparam \u4|mCCD_B~10 .lut_mask = 16'hBA98;
defparam \u4|mCCD_B~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N30
cycloneive_lcell_comb \u4|mCCD_B~11 (
// Equation(s):
// \u4|mCCD_B~11_combout  = (\u4|mCCD_B~10_combout  & (((\u4|mDATAd_0 [5]) # (!\u3|X_Cont [0])))) # (!\u4|mCCD_B~10_combout  & (\u4|mDATAd_1 [5] & ((\u3|X_Cont [0]))))

	.dataa(\u4|mCCD_B~10_combout ),
	.datab(\u4|mDATAd_1 [5]),
	.datac(\u4|mDATAd_0 [5]),
	.datad(\u3|X_Cont [0]),
	.cin(gnd),
	.combout(\u4|mCCD_B~11_combout ),
	.cout());
// synopsys translate_off
defparam \u4|mCCD_B~11 .lut_mask = 16'hE4AA;
defparam \u4|mCCD_B~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y26_N31
dffeas \u4|mCCD_B[5] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u4|mCCD_B~11_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|mCCD_B [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|mCCD_B[5] .is_wysiwyg = "true";
defparam \u4|mCCD_B[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X102_Y0_N15
cycloneive_io_ibuf \GPIO_1[6]~input (
	.i(GPIO_1[6]),
	.ibar(gnd),
	.o(\GPIO_1[6]~input_o ));
// synopsys translate_off
defparam \GPIO_1[6]~input .bus_hold = "false";
defparam \GPIO_1[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X102_Y0_N17
dffeas \rCCD_DATA[6] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\GPIO_1[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rCCD_DATA[6]),
	.prn(vcc));
// synopsys translate_off
defparam \rCCD_DATA[6] .is_wysiwyg = "true";
defparam \rCCD_DATA[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y20_N1
dffeas \u3|mCCD_DATA[6] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(rCCD_DATA[6]),
	.clrn(\u2|oRST_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|mCCD_DATA [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|mCCD_DATA[6] .is_wysiwyg = "true";
defparam \u3|mCCD_DATA[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X65_Y0_N22
cycloneive_io_ibuf \GPIO_1[7]~input (
	.i(GPIO_1[7]),
	.ibar(gnd),
	.o(\GPIO_1[7]~input_o ));
// synopsys translate_off
defparam \GPIO_1[7]~input .bus_hold = "false";
defparam \GPIO_1[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X65_Y0_N24
dffeas \rCCD_DATA[7] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\GPIO_1[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rCCD_DATA[7]),
	.prn(vcc));
// synopsys translate_off
defparam \rCCD_DATA[7] .is_wysiwyg = "true";
defparam \rCCD_DATA[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y20_N1
dffeas \u3|mCCD_DATA[7] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(rCCD_DATA[7]),
	.clrn(\u2|oRST_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|mCCD_DATA [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|mCCD_DATA[7] .is_wysiwyg = "true";
defparam \u3|mCCD_DATA[7] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y21_N0
cycloneive_ram_block \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_1[10]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u3|oDVAL~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [7],\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [6],\u3|mCCD_DATA [7],\u3|mCCD_DATA [6]}),
	.portaaddr({\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [10],\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [9],\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [8],
\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [7],\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [6],\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [5],
\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [4],\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [3],\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [2],
\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [1],\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [10],\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [9],\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [8],
\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [7],\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [6],\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [5],
\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [4],\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [3],\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [2],
\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [1],\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a6 .clk0_core_clock_enable = "ena0";
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a6 .clk0_input_clock_enable = "ena0";
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a6 .clk0_output_clock_enable = "ena0";
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a6 .data_interleave_offset_in_bits = 1;
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a6 .data_interleave_width_in_bits = 1;
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a6 .logical_ram_name = "RAW2RGB:u4|my_Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_1uv:auto_generated|altsyncram_jma1:altsyncram2|ALTSYNCRAM";
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a6 .mixed_port_feed_through_mode = "old";
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a6 .operation_mode = "dual_port";
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a6 .port_a_address_clear = "none";
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a6 .port_a_address_width = 11;
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a6 .port_a_byte_enable_clock = "none";
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a6 .port_a_data_out_clear = "none";
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a6 .port_a_data_out_clock = "none";
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a6 .port_a_data_width = 4;
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a6 .port_a_first_address = 0;
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a6 .port_a_first_bit_number = 6;
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a6 .port_a_last_address = 2047;
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a6 .port_a_logical_ram_depth = 1278;
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a6 .port_a_logical_ram_width = 20;
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a6 .port_b_address_clear = "none";
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a6 .port_b_address_clock = "clock0";
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a6 .port_b_address_width = 11;
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a6 .port_b_data_out_clear = "none";
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a6 .port_b_data_out_clock = "clock0";
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a6 .port_b_data_width = 4;
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a6 .port_b_first_address = 0;
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a6 .port_b_first_bit_number = 6;
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a6 .port_b_last_address = 2047;
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a6 .port_b_logical_ram_depth = 1278;
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a6 .port_b_logical_ram_width = 20;
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a6 .port_b_read_enable_clock = "clock0";
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a6 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X46_Y25_N2
cycloneive_lcell_comb \u4|mDATAd_0[6]~feeder (
// Equation(s):
// \u4|mDATAd_0[6]~feeder_combout  = \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [16]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [16]),
	.cin(gnd),
	.combout(\u4|mDATAd_0[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u4|mDATAd_0[6]~feeder .lut_mask = 16'hFF00;
defparam \u4|mDATAd_0[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y25_N3
dffeas \u4|mDATAd_0[6] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u4|mDATAd_0[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|mDATAd_0 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|mDATAd_0[6] .is_wysiwyg = "true";
defparam \u4|mDATAd_0[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y25_N30
cycloneive_lcell_comb \u4|mCCD_B~12 (
// Equation(s):
// \u4|mCCD_B~12_combout  = (\u3|X_Cont [0] & (\u3|Y_Cont [0])) # (!\u3|X_Cont [0] & ((\u3|Y_Cont [0] & ((\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [16]))) # (!\u3|Y_Cont [0] & 
// (\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [6]))))

	.dataa(\u3|X_Cont [0]),
	.datab(\u3|Y_Cont [0]),
	.datac(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [6]),
	.datad(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [16]),
	.cin(gnd),
	.combout(\u4|mCCD_B~12_combout ),
	.cout());
// synopsys translate_off
defparam \u4|mCCD_B~12 .lut_mask = 16'hDC98;
defparam \u4|mCCD_B~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y25_N29
dffeas \u4|mDATAd_1[6] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [6]),
	.clrn(\u2|oRST_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|mDATAd_1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|mDATAd_1[6] .is_wysiwyg = "true";
defparam \u4|mDATAd_1[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y25_N22
cycloneive_lcell_comb \u4|mCCD_B~13 (
// Equation(s):
// \u4|mCCD_B~13_combout  = (\u3|X_Cont [0] & ((\u4|mCCD_B~12_combout  & (\u4|mDATAd_0 [6])) # (!\u4|mCCD_B~12_combout  & ((\u4|mDATAd_1 [6]))))) # (!\u3|X_Cont [0] & (((\u4|mCCD_B~12_combout ))))

	.dataa(\u3|X_Cont [0]),
	.datab(\u4|mDATAd_0 [6]),
	.datac(\u4|mCCD_B~12_combout ),
	.datad(\u4|mDATAd_1 [6]),
	.cin(gnd),
	.combout(\u4|mCCD_B~13_combout ),
	.cout());
// synopsys translate_off
defparam \u4|mCCD_B~13 .lut_mask = 16'hDAD0;
defparam \u4|mCCD_B~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y25_N23
dffeas \u4|mCCD_B[6] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u4|mCCD_B~13_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|mCCD_B [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|mCCD_B[6] .is_wysiwyg = "true";
defparam \u4|mCCD_B[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N10
cycloneive_lcell_comb \u4|mCCD_B~14 (
// Equation(s):
// \u4|mCCD_B~14_combout  = (\u3|Y_Cont [0] & (((\u3|X_Cont [0]) # (\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [17])))) # (!\u3|Y_Cont [0] & (\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [7] & (!\u3|X_Cont [0])))

	.dataa(\u3|Y_Cont [0]),
	.datab(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [7]),
	.datac(\u3|X_Cont [0]),
	.datad(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [17]),
	.cin(gnd),
	.combout(\u4|mCCD_B~14_combout ),
	.cout());
// synopsys translate_off
defparam \u4|mCCD_B~14 .lut_mask = 16'hAEA4;
defparam \u4|mCCD_B~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y25_N21
dffeas \u4|mDATAd_1[7] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [7]),
	.clrn(\u2|oRST_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|mDATAd_1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|mDATAd_1[7] .is_wysiwyg = "true";
defparam \u4|mDATAd_1[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N2
cycloneive_lcell_comb \u4|mDATAd_0[7]~feeder (
// Equation(s):
// \u4|mDATAd_0[7]~feeder_combout  = \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [17]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [17]),
	.cin(gnd),
	.combout(\u4|mDATAd_0[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u4|mDATAd_0[7]~feeder .lut_mask = 16'hFF00;
defparam \u4|mDATAd_0[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y25_N3
dffeas \u4|mDATAd_0[7] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u4|mDATAd_0[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|mDATAd_0 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|mDATAd_0[7] .is_wysiwyg = "true";
defparam \u4|mDATAd_0[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N30
cycloneive_lcell_comb \u4|mCCD_B~15 (
// Equation(s):
// \u4|mCCD_B~15_combout  = (\u4|mCCD_B~14_combout  & (((\u4|mDATAd_0 [7]) # (!\u3|X_Cont [0])))) # (!\u4|mCCD_B~14_combout  & (\u4|mDATAd_1 [7] & (\u3|X_Cont [0])))

	.dataa(\u4|mCCD_B~14_combout ),
	.datab(\u4|mDATAd_1 [7]),
	.datac(\u3|X_Cont [0]),
	.datad(\u4|mDATAd_0 [7]),
	.cin(gnd),
	.combout(\u4|mCCD_B~15_combout ),
	.cout());
// synopsys translate_off
defparam \u4|mCCD_B~15 .lut_mask = 16'hEA4A;
defparam \u4|mCCD_B~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y25_N31
dffeas \u4|mCCD_B[7] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u4|mCCD_B~15_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|mCCD_B [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|mCCD_B[7] .is_wysiwyg = "true";
defparam \u4|mCCD_B[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N15
cycloneive_io_ibuf \GPIO_1[8]~input (
	.i(GPIO_1[8]),
	.ibar(gnd),
	.o(\GPIO_1[8]~input_o ));
// synopsys translate_off
defparam \GPIO_1[8]~input .bus_hold = "false";
defparam \GPIO_1[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X60_Y0_N17
dffeas \rCCD_DATA[8] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\GPIO_1[8]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rCCD_DATA[8]),
	.prn(vcc));
// synopsys translate_off
defparam \rCCD_DATA[8] .is_wysiwyg = "true";
defparam \rCCD_DATA[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y4_N24
cycloneive_lcell_comb \u3|mCCD_DATA[8]~feeder (
// Equation(s):
// \u3|mCCD_DATA[8]~feeder_combout  = rCCD_DATA[8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(rCCD_DATA[8]),
	.cin(gnd),
	.combout(\u3|mCCD_DATA[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u3|mCCD_DATA[8]~feeder .lut_mask = 16'hFF00;
defparam \u3|mCCD_DATA[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y4_N25
dffeas \u3|mCCD_DATA[8] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u3|mCCD_DATA[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|mCCD_DATA [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|mCCD_DATA[8] .is_wysiwyg = "true";
defparam \u3|mCCD_DATA[8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N8
cycloneive_io_ibuf \GPIO_1[9]~input (
	.i(GPIO_1[9]),
	.ibar(gnd),
	.o(\GPIO_1[9]~input_o ));
// synopsys translate_off
defparam \GPIO_1[9]~input .bus_hold = "false";
defparam \GPIO_1[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X60_Y0_N10
dffeas \rCCD_DATA[9] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\GPIO_1[9]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rCCD_DATA[9]),
	.prn(vcc));
// synopsys translate_off
defparam \rCCD_DATA[9] .is_wysiwyg = "true";
defparam \rCCD_DATA[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y4_N28
cycloneive_lcell_comb \u3|mCCD_DATA[9]~feeder (
// Equation(s):
// \u3|mCCD_DATA[9]~feeder_combout  = rCCD_DATA[9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(rCCD_DATA[9]),
	.cin(gnd),
	.combout(\u3|mCCD_DATA[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u3|mCCD_DATA[9]~feeder .lut_mask = 16'hFF00;
defparam \u3|mCCD_DATA[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y4_N29
dffeas \u3|mCCD_DATA[9] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u3|mCCD_DATA[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|mCCD_DATA [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|mCCD_DATA[9] .is_wysiwyg = "true";
defparam \u3|mCCD_DATA[9] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y22_N0
cycloneive_ram_block \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_1[10]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u3|oDVAL~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [9],\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [8],\u3|mCCD_DATA [9],\u3|mCCD_DATA [8]}),
	.portaaddr({\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [10],\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [9],\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [8],
\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [7],\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [6],\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [5],
\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [4],\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [3],\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [2],
\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [1],\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [10],\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [9],\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [8],
\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [7],\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [6],\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [5],
\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [4],\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [3],\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [2],
\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [1],\u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a8 .clk0_core_clock_enable = "ena0";
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a8 .clk0_input_clock_enable = "ena0";
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a8 .clk0_output_clock_enable = "ena0";
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a8 .data_interleave_offset_in_bits = 1;
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a8 .data_interleave_width_in_bits = 1;
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a8 .logical_ram_name = "RAW2RGB:u4|my_Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_1uv:auto_generated|altsyncram_jma1:altsyncram2|ALTSYNCRAM";
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a8 .mixed_port_feed_through_mode = "old";
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a8 .operation_mode = "dual_port";
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a8 .port_a_address_clear = "none";
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a8 .port_a_address_width = 11;
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a8 .port_a_byte_enable_clock = "none";
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a8 .port_a_data_out_clear = "none";
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a8 .port_a_data_out_clock = "none";
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a8 .port_a_data_width = 4;
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a8 .port_a_first_address = 0;
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a8 .port_a_first_bit_number = 8;
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a8 .port_a_last_address = 2047;
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a8 .port_a_logical_ram_depth = 1278;
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a8 .port_a_logical_ram_width = 20;
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a8 .port_b_address_clear = "none";
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a8 .port_b_address_clock = "clock0";
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a8 .port_b_address_width = 11;
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a8 .port_b_data_out_clear = "none";
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a8 .port_b_data_out_clock = "clock0";
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a8 .port_b_data_width = 4;
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a8 .port_b_first_address = 0;
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a8 .port_b_first_bit_number = 8;
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a8 .port_b_last_address = 2047;
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a8 .port_b_logical_ram_depth = 1278;
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a8 .port_b_logical_ram_width = 20;
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a8 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a8 .port_b_read_enable_clock = "clock0";
defparam \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a8 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N26
cycloneive_lcell_comb \u4|mCCD_B~16 (
// Equation(s):
// \u4|mCCD_B~16_combout  = (\u3|Y_Cont [0] & (((\u3|X_Cont [0]) # (\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [18])))) # (!\u3|Y_Cont [0] & (\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [8] & (!\u3|X_Cont [0])))

	.dataa(\u3|Y_Cont [0]),
	.datab(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [8]),
	.datac(\u3|X_Cont [0]),
	.datad(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [18]),
	.cin(gnd),
	.combout(\u4|mCCD_B~16_combout ),
	.cout());
// synopsys translate_off
defparam \u4|mCCD_B~16 .lut_mask = 16'hAEA4;
defparam \u4|mCCD_B~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y25_N25
dffeas \u4|mDATAd_1[8] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [8]),
	.clrn(\u2|oRST_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|mDATAd_1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|mDATAd_1[8] .is_wysiwyg = "true";
defparam \u4|mDATAd_1[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N18
cycloneive_lcell_comb \u4|mDATAd_0[8]~feeder (
// Equation(s):
// \u4|mDATAd_0[8]~feeder_combout  = \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [18]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [18]),
	.cin(gnd),
	.combout(\u4|mDATAd_0[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u4|mDATAd_0[8]~feeder .lut_mask = 16'hFF00;
defparam \u4|mDATAd_0[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y25_N19
dffeas \u4|mDATAd_0[8] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u4|mDATAd_0[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|mDATAd_0 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|mDATAd_0[8] .is_wysiwyg = "true";
defparam \u4|mDATAd_0[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N6
cycloneive_lcell_comb \u4|mCCD_B~17 (
// Equation(s):
// \u4|mCCD_B~17_combout  = (\u4|mCCD_B~16_combout  & (((\u4|mDATAd_0 [8]) # (!\u3|X_Cont [0])))) # (!\u4|mCCD_B~16_combout  & (\u4|mDATAd_1 [8] & (\u3|X_Cont [0])))

	.dataa(\u4|mCCD_B~16_combout ),
	.datab(\u4|mDATAd_1 [8]),
	.datac(\u3|X_Cont [0]),
	.datad(\u4|mDATAd_0 [8]),
	.cin(gnd),
	.combout(\u4|mCCD_B~17_combout ),
	.cout());
// synopsys translate_off
defparam \u4|mCCD_B~17 .lut_mask = 16'hEA4A;
defparam \u4|mCCD_B~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y25_N7
dffeas \u4|mCCD_B[8] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u4|mCCD_B~17_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|mCCD_B [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|mCCD_B[8] .is_wysiwyg = "true";
defparam \u4|mCCD_B[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y25_N12
cycloneive_lcell_comb \u4|mCCD_R~12 (
// Equation(s):
// \u4|mCCD_R~12_combout  = (\u3|X_Cont [0] & ((\u3|Y_Cont [0]) # ((\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [16])))) # (!\u3|X_Cont [0] & (!\u3|Y_Cont [0] & ((\u4|mDATAd_0 [6]))))

	.dataa(\u3|X_Cont [0]),
	.datab(\u3|Y_Cont [0]),
	.datac(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [16]),
	.datad(\u4|mDATAd_0 [6]),
	.cin(gnd),
	.combout(\u4|mCCD_R~12_combout ),
	.cout());
// synopsys translate_off
defparam \u4|mCCD_R~12 .lut_mask = 16'hB9A8;
defparam \u4|mCCD_R~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y25_N20
cycloneive_lcell_comb \u4|mCCD_R~13 (
// Equation(s):
// \u4|mCCD_R~13_combout  = (\u4|mCCD_R~12_combout  & (((\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [6]) # (!\u3|Y_Cont [0])))) # (!\u4|mCCD_R~12_combout  & (\u4|mDATAd_1 [6] & ((\u3|Y_Cont [0]))))

	.dataa(\u4|mCCD_R~12_combout ),
	.datab(\u4|mDATAd_1 [6]),
	.datac(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [6]),
	.datad(\u3|Y_Cont [0]),
	.cin(gnd),
	.combout(\u4|mCCD_R~13_combout ),
	.cout());
// synopsys translate_off
defparam \u4|mCCD_R~13 .lut_mask = 16'hE4AA;
defparam \u4|mCCD_R~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y25_N21
dffeas \u4|mCCD_R[6] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u4|mCCD_R~13_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|mCCD_R [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|mCCD_R[6] .is_wysiwyg = "true";
defparam \u4|mCCD_R[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N16
cycloneive_lcell_comb \u4|mCCD_R~14 (
// Equation(s):
// \u4|mCCD_R~14_combout  = (\u3|Y_Cont [0] & (((\u3|X_Cont [0])))) # (!\u3|Y_Cont [0] & ((\u3|X_Cont [0] & ((\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [17]))) # (!\u3|X_Cont [0] & (\u4|mDATAd_0 [7]))))

	.dataa(\u3|Y_Cont [0]),
	.datab(\u4|mDATAd_0 [7]),
	.datac(\u3|X_Cont [0]),
	.datad(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [17]),
	.cin(gnd),
	.combout(\u4|mCCD_R~14_combout ),
	.cout());
// synopsys translate_off
defparam \u4|mCCD_R~14 .lut_mask = 16'hF4A4;
defparam \u4|mCCD_R~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N12
cycloneive_lcell_comb \u4|mCCD_R~15 (
// Equation(s):
// \u4|mCCD_R~15_combout  = (\u3|Y_Cont [0] & ((\u4|mCCD_R~14_combout  & ((\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [7]))) # (!\u4|mCCD_R~14_combout  & (\u4|mDATAd_1 [7])))) # (!\u3|Y_Cont [0] & (((\u4|mCCD_R~14_combout ))))

	.dataa(\u3|Y_Cont [0]),
	.datab(\u4|mDATAd_1 [7]),
	.datac(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [7]),
	.datad(\u4|mCCD_R~14_combout ),
	.cin(gnd),
	.combout(\u4|mCCD_R~15_combout ),
	.cout());
// synopsys translate_off
defparam \u4|mCCD_R~15 .lut_mask = 16'hF588;
defparam \u4|mCCD_R~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y25_N13
dffeas \u4|mCCD_R[7] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u4|mCCD_R~15_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|mCCD_R [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|mCCD_R[7] .is_wysiwyg = "true";
defparam \u4|mCCD_R[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N28
cycloneive_lcell_comb \u4|mCCD_R~16 (
// Equation(s):
// \u4|mCCD_R~16_combout  = (\u3|Y_Cont [0] & (((\u3|X_Cont [0])))) # (!\u3|Y_Cont [0] & ((\u3|X_Cont [0] & ((\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [18]))) # (!\u3|X_Cont [0] & (\u4|mDATAd_0 [8]))))

	.dataa(\u3|Y_Cont [0]),
	.datab(\u4|mDATAd_0 [8]),
	.datac(\u3|X_Cont [0]),
	.datad(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [18]),
	.cin(gnd),
	.combout(\u4|mCCD_R~16_combout ),
	.cout());
// synopsys translate_off
defparam \u4|mCCD_R~16 .lut_mask = 16'hF4A4;
defparam \u4|mCCD_R~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N8
cycloneive_lcell_comb \u4|mCCD_R~17 (
// Equation(s):
// \u4|mCCD_R~17_combout  = (\u3|Y_Cont [0] & ((\u4|mCCD_R~16_combout  & ((\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [8]))) # (!\u4|mCCD_R~16_combout  & (\u4|mDATAd_1 [8])))) # (!\u3|Y_Cont [0] & (((\u4|mCCD_R~16_combout ))))

	.dataa(\u3|Y_Cont [0]),
	.datab(\u4|mDATAd_1 [8]),
	.datac(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [8]),
	.datad(\u4|mCCD_R~16_combout ),
	.cin(gnd),
	.combout(\u4|mCCD_R~17_combout ),
	.cout());
// synopsys translate_off
defparam \u4|mCCD_R~17 .lut_mask = 16'hF588;
defparam \u4|mCCD_R~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y25_N9
dffeas \u4|mCCD_R[8] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u4|mCCD_R~17_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|mCCD_R [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|mCCD_R[8] .is_wysiwyg = "true";
defparam \u4|mCCD_R[8] .power_up = "low";
// synopsys translate_on

// Location: M9K_X37_Y25_N0
cycloneive_ram_block \u8|comb_62|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\u4|mDVAL~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_1[10]~inputclkctrl_outclk ),
	.clk1(\GPIO_1[10]~inputclkctrl_outclk ),
	.ena0(\u4|mDVAL~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u4|mCCD_R [8],\u4|mCCD_R [7],\u4|mCCD_R [6],\u4|mCCD_R [5],\u4|mCCD_B [8],\u4|mCCD_B [7],\u4|mCCD_B [6],\u4|mCCD_B [5],\u4|mCCD_B [4]}),
	.portaaddr({\u8|Z_Cont [9],\u8|Z_Cont [8],\u8|Z_Cont [7],\u8|Z_Cont [6],\u8|Z_Cont [5],\u8|Z_Cont [4],\u8|Z_Cont [3],\u8|Z_Cont [2],\u8|Z_Cont [1],\u8|Z_Cont [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr({\u8|Add1~1_combout ,\u8|Add1~0_combout ,\u8|Z_Cont [7],\u8|Z_Cont[6]~_wirecell_combout ,\u8|Z_Cont[5]~_wirecell_combout ,\u8|Z_Cont[4]~_wirecell_combout ,\u8|Z_Cont[3]~_wirecell_combout ,\u8|Z_Cont[2]~_wirecell_combout ,\u8|Z_Cont[1]~_wirecell_combout ,
\u8|Z_Cont[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u8|comb_62|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \u8|comb_62|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \u8|comb_62|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \u8|comb_62|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \u8|comb_62|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "Mirror_Col:u8|my_Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_pgp1:auto_generated|ALTSYNCRAM";
defparam \u8|comb_62|altsyncram_component|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \u8|comb_62|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \u8|comb_62|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \u8|comb_62|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 10;
defparam \u8|comb_62|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \u8|comb_62|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \u8|comb_62|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \u8|comb_62|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 9;
defparam \u8|comb_62|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \u8|comb_62|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 4;
defparam \u8|comb_62|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 1023;
defparam \u8|comb_62|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 640;
defparam \u8|comb_62|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 10;
defparam \u8|comb_62|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u8|comb_62|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \u8|comb_62|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \u8|comb_62|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 10;
defparam \u8|comb_62|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \u8|comb_62|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clock = "clock1";
defparam \u8|comb_62|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 9;
defparam \u8|comb_62|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \u8|comb_62|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_bit_number = 4;
defparam \u8|comb_62|altsyncram_component|auto_generated|ram_block1a5 .port_b_last_address = 1023;
defparam \u8|comb_62|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 640;
defparam \u8|comb_62|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_width = 10;
defparam \u8|comb_62|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \u8|comb_62|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \u8|comb_62|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N26
cycloneive_lcell_comb \u4|mDATAd_0[9]~feeder (
// Equation(s):
// \u4|mDATAd_0[9]~feeder_combout  = \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [19]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [19]),
	.cin(gnd),
	.combout(\u4|mDATAd_0[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u4|mDATAd_0[9]~feeder .lut_mask = 16'hFF00;
defparam \u4|mDATAd_0[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y26_N27
dffeas \u4|mDATAd_0[9] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u4|mDATAd_0[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|mDATAd_0 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|mDATAd_0[9] .is_wysiwyg = "true";
defparam \u4|mDATAd_0[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N28
cycloneive_lcell_comb \u4|mCCD_R~18 (
// Equation(s):
// \u4|mCCD_R~18_combout  = (\u3|X_Cont [0] & (((\u3|Y_Cont [0]) # (\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [19])))) # (!\u3|X_Cont [0] & (\u4|mDATAd_0 [9] & (!\u3|Y_Cont [0])))

	.dataa(\u4|mDATAd_0 [9]),
	.datab(\u3|X_Cont [0]),
	.datac(\u3|Y_Cont [0]),
	.datad(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [19]),
	.cin(gnd),
	.combout(\u4|mCCD_R~18_combout ),
	.cout());
// synopsys translate_off
defparam \u4|mCCD_R~18 .lut_mask = 16'hCEC2;
defparam \u4|mCCD_R~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y26_N17
dffeas \u4|mDATAd_1[9] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [9]),
	.clrn(\u2|oRST_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|mDATAd_1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|mDATAd_1[9] .is_wysiwyg = "true";
defparam \u4|mDATAd_1[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N8
cycloneive_lcell_comb \u4|mCCD_R~19 (
// Equation(s):
// \u4|mCCD_R~19_combout  = (\u4|mCCD_R~18_combout  & ((\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [9]) # ((!\u3|Y_Cont [0])))) # (!\u4|mCCD_R~18_combout  & (((\u3|Y_Cont [0] & \u4|mDATAd_1 [9]))))

	.dataa(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [9]),
	.datab(\u4|mCCD_R~18_combout ),
	.datac(\u3|Y_Cont [0]),
	.datad(\u4|mDATAd_1 [9]),
	.cin(gnd),
	.combout(\u4|mCCD_R~19_combout ),
	.cout());
// synopsys translate_off
defparam \u4|mCCD_R~19 .lut_mask = 16'hBC8C;
defparam \u4|mCCD_R~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y26_N9
dffeas \u4|mCCD_R[9] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u4|mCCD_R~19_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|mCCD_R [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|mCCD_R[9] .is_wysiwyg = "true";
defparam \u4|mCCD_R[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N14
cycloneive_lcell_comb \u4|mCCD_B~18 (
// Equation(s):
// \u4|mCCD_B~18_combout  = (\u3|X_Cont [0] & (((\u3|Y_Cont [0])))) # (!\u3|X_Cont [0] & ((\u3|Y_Cont [0] & ((\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [19]))) # (!\u3|Y_Cont [0] & 
// (\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [9]))))

	.dataa(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [9]),
	.datab(\u3|X_Cont [0]),
	.datac(\u3|Y_Cont [0]),
	.datad(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [19]),
	.cin(gnd),
	.combout(\u4|mCCD_B~18_combout ),
	.cout());
// synopsys translate_off
defparam \u4|mCCD_B~18 .lut_mask = 16'hF2C2;
defparam \u4|mCCD_B~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N2
cycloneive_lcell_comb \u4|mCCD_B~19 (
// Equation(s):
// \u4|mCCD_B~19_combout  = (\u3|X_Cont [0] & ((\u4|mCCD_B~18_combout  & (\u4|mDATAd_0 [9])) # (!\u4|mCCD_B~18_combout  & ((\u4|mDATAd_1 [9]))))) # (!\u3|X_Cont [0] & (((\u4|mCCD_B~18_combout ))))

	.dataa(\u4|mDATAd_0 [9]),
	.datab(\u3|X_Cont [0]),
	.datac(\u4|mCCD_B~18_combout ),
	.datad(\u4|mDATAd_1 [9]),
	.cin(gnd),
	.combout(\u4|mCCD_B~19_combout ),
	.cout());
// synopsys translate_off
defparam \u4|mCCD_B~19 .lut_mask = 16'hBCB0;
defparam \u4|mCCD_B~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y26_N3
dffeas \u4|mCCD_B[9] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u4|mCCD_B~19_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|mCCD_B [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|mCCD_B[9] .is_wysiwyg = "true";
defparam \u4|mCCD_B[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N6
cycloneive_lcell_comb \u4|Add0~0 (
// Equation(s):
// \u4|Add0~0_combout  = (\u3|X_Cont [0] & ((\u3|Y_Cont [0] & (\u4|mDATAd_1 [1])) # (!\u3|Y_Cont [0] & ((\u4|mDATAd_0 [1]))))) # (!\u3|X_Cont [0] & ((\u3|Y_Cont [0] & ((\u4|mDATAd_0 [1]))) # (!\u3|Y_Cont [0] & (\u4|mDATAd_1 [1]))))

	.dataa(\u3|X_Cont [0]),
	.datab(\u4|mDATAd_1 [1]),
	.datac(\u4|mDATAd_0 [1]),
	.datad(\u3|Y_Cont [0]),
	.cin(gnd),
	.combout(\u4|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u4|Add0~0 .lut_mask = 16'hD8E4;
defparam \u4|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N4
cycloneive_lcell_comb \u4|Add0~1 (
// Equation(s):
// \u4|Add0~1_combout  = (\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [11] & ((\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [1]) # (\u3|Y_Cont [0] $ (!\u3|X_Cont [0])))) # 
// (!\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [11] & (\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [1] & (\u3|Y_Cont [0] $ (\u3|X_Cont [0]))))

	.dataa(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [11]),
	.datab(\u3|Y_Cont [0]),
	.datac(\u3|X_Cont [0]),
	.datad(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [1]),
	.cin(gnd),
	.combout(\u4|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u4|Add0~1 .lut_mask = 16'hBE82;
defparam \u4|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N8
cycloneive_lcell_comb \u4|Add0~3 (
// Equation(s):
// \u4|Add0~3_combout  = (\u3|Y_Cont [0] & ((\u3|X_Cont [0] & ((\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [10]))) # (!\u3|X_Cont [0] & (\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [0])))) # (!\u3|Y_Cont [0] & 
// ((\u3|X_Cont [0] & (\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [0])) # (!\u3|X_Cont [0] & ((\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [10])))))

	.dataa(\u3|Y_Cont [0]),
	.datab(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [0]),
	.datac(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [10]),
	.datad(\u3|X_Cont [0]),
	.cin(gnd),
	.combout(\u4|Add0~3_combout ),
	.cout());
// synopsys translate_off
defparam \u4|Add0~3 .lut_mask = 16'hE4D8;
defparam \u4|Add0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N20
cycloneive_lcell_comb \u4|Add0~2 (
// Equation(s):
// \u4|Add0~2_combout  = (\u3|X_Cont [0] & ((\u3|Y_Cont [0] & (\u4|mDATAd_1 [0])) # (!\u3|Y_Cont [0] & ((\u4|mDATAd_0 [0]))))) # (!\u3|X_Cont [0] & ((\u3|Y_Cont [0] & ((\u4|mDATAd_0 [0]))) # (!\u3|Y_Cont [0] & (\u4|mDATAd_1 [0]))))

	.dataa(\u3|X_Cont [0]),
	.datab(\u4|mDATAd_1 [0]),
	.datac(\u4|mDATAd_0 [0]),
	.datad(\u3|Y_Cont [0]),
	.cin(gnd),
	.combout(\u4|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u4|Add0~2 .lut_mask = 16'hD8E4;
defparam \u4|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N10
cycloneive_lcell_comb \u4|mCCD_G[1]~11 (
// Equation(s):
// \u4|mCCD_G[1]~11_cout  = CARRY((\u4|Add0~3_combout  & \u4|Add0~2_combout ))

	.dataa(\u4|Add0~3_combout ),
	.datab(\u4|Add0~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\u4|mCCD_G[1]~11_cout ));
// synopsys translate_off
defparam \u4|mCCD_G[1]~11 .lut_mask = 16'h0088;
defparam \u4|mCCD_G[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N12
cycloneive_lcell_comb \u4|mCCD_G[1]~12 (
// Equation(s):
// \u4|mCCD_G[1]~12_combout  = (\u4|Add0~0_combout  & ((\u4|Add0~1_combout  & (\u4|mCCD_G[1]~11_cout  & VCC)) # (!\u4|Add0~1_combout  & (!\u4|mCCD_G[1]~11_cout )))) # (!\u4|Add0~0_combout  & ((\u4|Add0~1_combout  & (!\u4|mCCD_G[1]~11_cout )) # 
// (!\u4|Add0~1_combout  & ((\u4|mCCD_G[1]~11_cout ) # (GND)))))
// \u4|mCCD_G[1]~13  = CARRY((\u4|Add0~0_combout  & (!\u4|Add0~1_combout  & !\u4|mCCD_G[1]~11_cout )) # (!\u4|Add0~0_combout  & ((!\u4|mCCD_G[1]~11_cout ) # (!\u4|Add0~1_combout ))))

	.dataa(\u4|Add0~0_combout ),
	.datab(\u4|Add0~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u4|mCCD_G[1]~11_cout ),
	.combout(\u4|mCCD_G[1]~12_combout ),
	.cout(\u4|mCCD_G[1]~13 ));
// synopsys translate_off
defparam \u4|mCCD_G[1]~12 .lut_mask = 16'h9617;
defparam \u4|mCCD_G[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y26_N13
dffeas \u4|mCCD_G[1] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u4|mCCD_G[1]~12_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|mCCD_G [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|mCCD_G[1] .is_wysiwyg = "true";
defparam \u4|mCCD_G[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N26
cycloneive_lcell_comb \u4|Add0~12 (
// Equation(s):
// \u4|Add0~12_combout  = (\u3|X_Cont [0] & ((\u3|Y_Cont [0] & (\u4|mDATAd_1 [2])) # (!\u3|Y_Cont [0] & ((\u4|mDATAd_0 [2]))))) # (!\u3|X_Cont [0] & ((\u3|Y_Cont [0] & ((\u4|mDATAd_0 [2]))) # (!\u3|Y_Cont [0] & (\u4|mDATAd_1 [2]))))

	.dataa(\u3|X_Cont [0]),
	.datab(\u4|mDATAd_1 [2]),
	.datac(\u4|mDATAd_0 [2]),
	.datad(\u3|Y_Cont [0]),
	.cin(gnd),
	.combout(\u4|Add0~12_combout ),
	.cout());
// synopsys translate_off
defparam \u4|Add0~12 .lut_mask = 16'hD8E4;
defparam \u4|Add0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N14
cycloneive_lcell_comb \u4|Add0~13 (
// Equation(s):
// \u4|Add0~13_combout  = (\u3|Y_Cont [0] & ((\u3|X_Cont [0] & (\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [12])) # (!\u3|X_Cont [0] & ((\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [2]))))) # (!\u3|Y_Cont [0] & 
// ((\u3|X_Cont [0] & ((\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [2]))) # (!\u3|X_Cont [0] & (\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [12]))))

	.dataa(\u3|Y_Cont [0]),
	.datab(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [12]),
	.datac(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [2]),
	.datad(\u3|X_Cont [0]),
	.cin(gnd),
	.combout(\u4|Add0~13_combout ),
	.cout());
// synopsys translate_off
defparam \u4|Add0~13 .lut_mask = 16'hD8E4;
defparam \u4|Add0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N14
cycloneive_lcell_comb \u4|mCCD_G[2]~14 (
// Equation(s):
// \u4|mCCD_G[2]~14_combout  = ((\u4|Add0~12_combout  $ (\u4|Add0~13_combout  $ (!\u4|mCCD_G[1]~13 )))) # (GND)
// \u4|mCCD_G[2]~15  = CARRY((\u4|Add0~12_combout  & ((\u4|Add0~13_combout ) # (!\u4|mCCD_G[1]~13 ))) # (!\u4|Add0~12_combout  & (\u4|Add0~13_combout  & !\u4|mCCD_G[1]~13 )))

	.dataa(\u4|Add0~12_combout ),
	.datab(\u4|Add0~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u4|mCCD_G[1]~13 ),
	.combout(\u4|mCCD_G[2]~14_combout ),
	.cout(\u4|mCCD_G[2]~15 ));
// synopsys translate_off
defparam \u4|mCCD_G[2]~14 .lut_mask = 16'h698E;
defparam \u4|mCCD_G[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y26_N15
dffeas \u4|mCCD_G[2] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u4|mCCD_G[2]~14_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|mCCD_G [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|mCCD_G[2] .is_wysiwyg = "true";
defparam \u4|mCCD_G[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N14
cycloneive_lcell_comb \u4|Add0~11 (
// Equation(s):
// \u4|Add0~11_combout  = (\u3|X_Cont [0] & ((\u3|Y_Cont [0] & ((\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [13]))) # (!\u3|Y_Cont [0] & (\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [3])))) # (!\u3|X_Cont [0] & 
// ((\u3|Y_Cont [0] & (\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [3])) # (!\u3|Y_Cont [0] & ((\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [13])))))

	.dataa(\u3|X_Cont [0]),
	.datab(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [3]),
	.datac(\u3|Y_Cont [0]),
	.datad(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [13]),
	.cin(gnd),
	.combout(\u4|Add0~11_combout ),
	.cout());
// synopsys translate_off
defparam \u4|Add0~11 .lut_mask = 16'hED48;
defparam \u4|Add0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N16
cycloneive_lcell_comb \u4|Add0~10 (
// Equation(s):
// \u4|Add0~10_combout  = (\u4|mDATAd_0 [3] & ((\u4|mDATAd_1 [3]) # (\u3|Y_Cont [0] $ (\u3|X_Cont [0])))) # (!\u4|mDATAd_0 [3] & (\u4|mDATAd_1 [3] & (\u3|Y_Cont [0] $ (!\u3|X_Cont [0]))))

	.dataa(\u4|mDATAd_0 [3]),
	.datab(\u4|mDATAd_1 [3]),
	.datac(\u3|Y_Cont [0]),
	.datad(\u3|X_Cont [0]),
	.cin(gnd),
	.combout(\u4|Add0~10_combout ),
	.cout());
// synopsys translate_off
defparam \u4|Add0~10 .lut_mask = 16'hCAAC;
defparam \u4|Add0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N16
cycloneive_lcell_comb \u4|mCCD_G[3]~16 (
// Equation(s):
// \u4|mCCD_G[3]~16_combout  = (\u4|Add0~11_combout  & ((\u4|Add0~10_combout  & (\u4|mCCD_G[2]~15  & VCC)) # (!\u4|Add0~10_combout  & (!\u4|mCCD_G[2]~15 )))) # (!\u4|Add0~11_combout  & ((\u4|Add0~10_combout  & (!\u4|mCCD_G[2]~15 )) # (!\u4|Add0~10_combout  & 
// ((\u4|mCCD_G[2]~15 ) # (GND)))))
// \u4|mCCD_G[3]~17  = CARRY((\u4|Add0~11_combout  & (!\u4|Add0~10_combout  & !\u4|mCCD_G[2]~15 )) # (!\u4|Add0~11_combout  & ((!\u4|mCCD_G[2]~15 ) # (!\u4|Add0~10_combout ))))

	.dataa(\u4|Add0~11_combout ),
	.datab(\u4|Add0~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u4|mCCD_G[2]~15 ),
	.combout(\u4|mCCD_G[3]~16_combout ),
	.cout(\u4|mCCD_G[3]~17 ));
// synopsys translate_off
defparam \u4|mCCD_G[3]~16 .lut_mask = 16'h9617;
defparam \u4|mCCD_G[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y26_N17
dffeas \u4|mCCD_G[3] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u4|mCCD_G[3]~16_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|mCCD_G [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|mCCD_G[3] .is_wysiwyg = "true";
defparam \u4|mCCD_G[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N6
cycloneive_lcell_comb \u4|Add0~9 (
// Equation(s):
// \u4|Add0~9_combout  = (\u3|X_Cont [0] & ((\u3|Y_Cont [0] & ((\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [14]))) # (!\u3|Y_Cont [0] & (\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [4])))) # (!\u3|X_Cont [0] & 
// ((\u3|Y_Cont [0] & (\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [4])) # (!\u3|Y_Cont [0] & ((\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [14])))))

	.dataa(\u3|X_Cont [0]),
	.datab(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [4]),
	.datac(\u3|Y_Cont [0]),
	.datad(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [14]),
	.cin(gnd),
	.combout(\u4|Add0~9_combout ),
	.cout());
// synopsys translate_off
defparam \u4|Add0~9 .lut_mask = 16'hED48;
defparam \u4|Add0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N20
cycloneive_lcell_comb \u4|Add0~8 (
// Equation(s):
// \u4|Add0~8_combout  = (\u3|X_Cont [0] & ((\u3|Y_Cont [0] & (\u4|mDATAd_1 [4])) # (!\u3|Y_Cont [0] & ((\u4|mDATAd_0 [4]))))) # (!\u3|X_Cont [0] & ((\u3|Y_Cont [0] & ((\u4|mDATAd_0 [4]))) # (!\u3|Y_Cont [0] & (\u4|mDATAd_1 [4]))))

	.dataa(\u3|X_Cont [0]),
	.datab(\u4|mDATAd_1 [4]),
	.datac(\u3|Y_Cont [0]),
	.datad(\u4|mDATAd_0 [4]),
	.cin(gnd),
	.combout(\u4|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \u4|Add0~8 .lut_mask = 16'hDE84;
defparam \u4|Add0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N18
cycloneive_lcell_comb \u4|mCCD_G[4]~18 (
// Equation(s):
// \u4|mCCD_G[4]~18_combout  = ((\u4|Add0~9_combout  $ (\u4|Add0~8_combout  $ (!\u4|mCCD_G[3]~17 )))) # (GND)
// \u4|mCCD_G[4]~19  = CARRY((\u4|Add0~9_combout  & ((\u4|Add0~8_combout ) # (!\u4|mCCD_G[3]~17 ))) # (!\u4|Add0~9_combout  & (\u4|Add0~8_combout  & !\u4|mCCD_G[3]~17 )))

	.dataa(\u4|Add0~9_combout ),
	.datab(\u4|Add0~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u4|mCCD_G[3]~17 ),
	.combout(\u4|mCCD_G[4]~18_combout ),
	.cout(\u4|mCCD_G[4]~19 ));
// synopsys translate_off
defparam \u4|mCCD_G[4]~18 .lut_mask = 16'h698E;
defparam \u4|mCCD_G[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y26_N19
dffeas \u4|mCCD_G[4] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u4|mCCD_G[4]~18_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|mCCD_G [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|mCCD_G[4] .is_wysiwyg = "true";
defparam \u4|mCCD_G[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y25_N0
cycloneive_lcell_comb \u4|Add0~4 (
// Equation(s):
// \u4|Add0~4_combout  = (\u3|X_Cont [0] & ((\u3|Y_Cont [0] & ((\u4|mDATAd_1 [6]))) # (!\u3|Y_Cont [0] & (\u4|mDATAd_0 [6])))) # (!\u3|X_Cont [0] & ((\u3|Y_Cont [0] & (\u4|mDATAd_0 [6])) # (!\u3|Y_Cont [0] & ((\u4|mDATAd_1 [6])))))

	.dataa(\u3|X_Cont [0]),
	.datab(\u4|mDATAd_0 [6]),
	.datac(\u4|mDATAd_1 [6]),
	.datad(\u3|Y_Cont [0]),
	.cin(gnd),
	.combout(\u4|Add0~4_combout ),
	.cout());
// synopsys translate_off
defparam \u4|Add0~4 .lut_mask = 16'hE4D8;
defparam \u4|Add0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y25_N10
cycloneive_lcell_comb \u4|Add0~5 (
// Equation(s):
// \u4|Add0~5_combout  = (\u3|X_Cont [0] & ((\u3|Y_Cont [0] & ((\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [16]))) # (!\u3|Y_Cont [0] & (\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [6])))) # (!\u3|X_Cont [0] & 
// ((\u3|Y_Cont [0] & (\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [6])) # (!\u3|Y_Cont [0] & ((\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [16])))))

	.dataa(\u3|X_Cont [0]),
	.datab(\u3|Y_Cont [0]),
	.datac(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [6]),
	.datad(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [16]),
	.cin(gnd),
	.combout(\u4|Add0~5_combout ),
	.cout());
// synopsys translate_off
defparam \u4|Add0~5 .lut_mask = 16'hF960;
defparam \u4|Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N4
cycloneive_lcell_comb \u4|Add0~6 (
// Equation(s):
// \u4|Add0~6_combout  = (\u4|mDATAd_0 [5] & ((\u4|mDATAd_1 [5]) # (\u3|X_Cont [0] $ (\u3|Y_Cont [0])))) # (!\u4|mDATAd_0 [5] & (\u4|mDATAd_1 [5] & (\u3|X_Cont [0] $ (!\u3|Y_Cont [0]))))

	.dataa(\u4|mDATAd_0 [5]),
	.datab(\u3|X_Cont [0]),
	.datac(\u3|Y_Cont [0]),
	.datad(\u4|mDATAd_1 [5]),
	.cin(gnd),
	.combout(\u4|Add0~6_combout ),
	.cout());
// synopsys translate_off
defparam \u4|Add0~6 .lut_mask = 16'hEB28;
defparam \u4|Add0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N10
cycloneive_lcell_comb \u4|Add0~7 (
// Equation(s):
// \u4|Add0~7_combout  = (\u3|Y_Cont [0] & ((\u3|X_Cont [0] & ((\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [15]))) # (!\u3|X_Cont [0] & (\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [5])))) # (!\u3|Y_Cont [0] & 
// ((\u3|X_Cont [0] & (\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [5])) # (!\u3|X_Cont [0] & ((\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [15])))))

	.dataa(\u3|Y_Cont [0]),
	.datab(\u3|X_Cont [0]),
	.datac(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [5]),
	.datad(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [15]),
	.cin(gnd),
	.combout(\u4|Add0~7_combout ),
	.cout());
// synopsys translate_off
defparam \u4|Add0~7 .lut_mask = 16'hF960;
defparam \u4|Add0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N20
cycloneive_lcell_comb \u4|mCCD_G[5]~20 (
// Equation(s):
// \u4|mCCD_G[5]~20_combout  = (\u4|Add0~6_combout  & ((\u4|Add0~7_combout  & (\u4|mCCD_G[4]~19  & VCC)) # (!\u4|Add0~7_combout  & (!\u4|mCCD_G[4]~19 )))) # (!\u4|Add0~6_combout  & ((\u4|Add0~7_combout  & (!\u4|mCCD_G[4]~19 )) # (!\u4|Add0~7_combout  & 
// ((\u4|mCCD_G[4]~19 ) # (GND)))))
// \u4|mCCD_G[5]~21  = CARRY((\u4|Add0~6_combout  & (!\u4|Add0~7_combout  & !\u4|mCCD_G[4]~19 )) # (!\u4|Add0~6_combout  & ((!\u4|mCCD_G[4]~19 ) # (!\u4|Add0~7_combout ))))

	.dataa(\u4|Add0~6_combout ),
	.datab(\u4|Add0~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u4|mCCD_G[4]~19 ),
	.combout(\u4|mCCD_G[5]~20_combout ),
	.cout(\u4|mCCD_G[5]~21 ));
// synopsys translate_off
defparam \u4|mCCD_G[5]~20 .lut_mask = 16'h9617;
defparam \u4|mCCD_G[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N22
cycloneive_lcell_comb \u4|mCCD_G[6]~22 (
// Equation(s):
// \u4|mCCD_G[6]~22_combout  = ((\u4|Add0~4_combout  $ (\u4|Add0~5_combout  $ (!\u4|mCCD_G[5]~21 )))) # (GND)
// \u4|mCCD_G[6]~23  = CARRY((\u4|Add0~4_combout  & ((\u4|Add0~5_combout ) # (!\u4|mCCD_G[5]~21 ))) # (!\u4|Add0~4_combout  & (\u4|Add0~5_combout  & !\u4|mCCD_G[5]~21 )))

	.dataa(\u4|Add0~4_combout ),
	.datab(\u4|Add0~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u4|mCCD_G[5]~21 ),
	.combout(\u4|mCCD_G[6]~22_combout ),
	.cout(\u4|mCCD_G[6]~23 ));
// synopsys translate_off
defparam \u4|mCCD_G[6]~22 .lut_mask = 16'h698E;
defparam \u4|mCCD_G[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y26_N23
dffeas \u4|mCCD_G[6] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u4|mCCD_G[6]~22_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|mCCD_G [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|mCCD_G[6] .is_wysiwyg = "true";
defparam \u4|mCCD_G[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N22
cycloneive_lcell_comb \u4|Add0~15 (
// Equation(s):
// \u4|Add0~15_combout  = (\u3|Y_Cont [0] & ((\u3|X_Cont [0] & ((\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [17]))) # (!\u3|X_Cont [0] & (\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [7])))) # (!\u3|Y_Cont [0] & 
// ((\u3|X_Cont [0] & (\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [7])) # (!\u3|X_Cont [0] & ((\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [17])))))

	.dataa(\u3|Y_Cont [0]),
	.datab(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [7]),
	.datac(\u3|X_Cont [0]),
	.datad(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [17]),
	.cin(gnd),
	.combout(\u4|Add0~15_combout ),
	.cout());
// synopsys translate_off
defparam \u4|Add0~15 .lut_mask = 16'hED48;
defparam \u4|Add0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N0
cycloneive_lcell_comb \u4|Add0~14 (
// Equation(s):
// \u4|Add0~14_combout  = (\u3|Y_Cont [0] & ((\u3|X_Cont [0] & ((\u4|mDATAd_1 [7]))) # (!\u3|X_Cont [0] & (\u4|mDATAd_0 [7])))) # (!\u3|Y_Cont [0] & ((\u3|X_Cont [0] & (\u4|mDATAd_0 [7])) # (!\u3|X_Cont [0] & ((\u4|mDATAd_1 [7])))))

	.dataa(\u3|Y_Cont [0]),
	.datab(\u4|mDATAd_0 [7]),
	.datac(\u3|X_Cont [0]),
	.datad(\u4|mDATAd_1 [7]),
	.cin(gnd),
	.combout(\u4|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \u4|Add0~14 .lut_mask = 16'hED48;
defparam \u4|Add0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N24
cycloneive_lcell_comb \u4|mCCD_G[7]~24 (
// Equation(s):
// \u4|mCCD_G[7]~24_combout  = (\u4|Add0~15_combout  & ((\u4|Add0~14_combout  & (\u4|mCCD_G[6]~23  & VCC)) # (!\u4|Add0~14_combout  & (!\u4|mCCD_G[6]~23 )))) # (!\u4|Add0~15_combout  & ((\u4|Add0~14_combout  & (!\u4|mCCD_G[6]~23 )) # (!\u4|Add0~14_combout  & 
// ((\u4|mCCD_G[6]~23 ) # (GND)))))
// \u4|mCCD_G[7]~25  = CARRY((\u4|Add0~15_combout  & (!\u4|Add0~14_combout  & !\u4|mCCD_G[6]~23 )) # (!\u4|Add0~15_combout  & ((!\u4|mCCD_G[6]~23 ) # (!\u4|Add0~14_combout ))))

	.dataa(\u4|Add0~15_combout ),
	.datab(\u4|Add0~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u4|mCCD_G[6]~23 ),
	.combout(\u4|mCCD_G[7]~24_combout ),
	.cout(\u4|mCCD_G[7]~25 ));
// synopsys translate_off
defparam \u4|mCCD_G[7]~24 .lut_mask = 16'h9617;
defparam \u4|mCCD_G[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y26_N25
dffeas \u4|mCCD_G[7] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u4|mCCD_G[7]~24_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|mCCD_G [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|mCCD_G[7] .is_wysiwyg = "true";
defparam \u4|mCCD_G[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N14
cycloneive_lcell_comb \u4|Add0~17 (
// Equation(s):
// \u4|Add0~17_combout  = (\u3|Y_Cont [0] & ((\u3|X_Cont [0] & ((\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [18]))) # (!\u3|X_Cont [0] & (\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [8])))) # (!\u3|Y_Cont [0] & 
// ((\u3|X_Cont [0] & (\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [8])) # (!\u3|X_Cont [0] & ((\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [18])))))

	.dataa(\u3|Y_Cont [0]),
	.datab(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [8]),
	.datac(\u3|X_Cont [0]),
	.datad(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [18]),
	.cin(gnd),
	.combout(\u4|Add0~17_combout ),
	.cout());
// synopsys translate_off
defparam \u4|Add0~17 .lut_mask = 16'hED48;
defparam \u4|Add0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N4
cycloneive_lcell_comb \u4|Add0~16 (
// Equation(s):
// \u4|Add0~16_combout  = (\u3|Y_Cont [0] & ((\u3|X_Cont [0] & ((\u4|mDATAd_1 [8]))) # (!\u3|X_Cont [0] & (\u4|mDATAd_0 [8])))) # (!\u3|Y_Cont [0] & ((\u3|X_Cont [0] & (\u4|mDATAd_0 [8])) # (!\u3|X_Cont [0] & ((\u4|mDATAd_1 [8])))))

	.dataa(\u3|Y_Cont [0]),
	.datab(\u4|mDATAd_0 [8]),
	.datac(\u3|X_Cont [0]),
	.datad(\u4|mDATAd_1 [8]),
	.cin(gnd),
	.combout(\u4|Add0~16_combout ),
	.cout());
// synopsys translate_off
defparam \u4|Add0~16 .lut_mask = 16'hED48;
defparam \u4|Add0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N26
cycloneive_lcell_comb \u4|mCCD_G[8]~26 (
// Equation(s):
// \u4|mCCD_G[8]~26_combout  = ((\u4|Add0~17_combout  $ (\u4|Add0~16_combout  $ (!\u4|mCCD_G[7]~25 )))) # (GND)
// \u4|mCCD_G[8]~27  = CARRY((\u4|Add0~17_combout  & ((\u4|Add0~16_combout ) # (!\u4|mCCD_G[7]~25 ))) # (!\u4|Add0~17_combout  & (\u4|Add0~16_combout  & !\u4|mCCD_G[7]~25 )))

	.dataa(\u4|Add0~17_combout ),
	.datab(\u4|Add0~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u4|mCCD_G[7]~25 ),
	.combout(\u4|mCCD_G[8]~26_combout ),
	.cout(\u4|mCCD_G[8]~27 ));
// synopsys translate_off
defparam \u4|mCCD_G[8]~26 .lut_mask = 16'h698E;
defparam \u4|mCCD_G[8]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y26_N27
dffeas \u4|mCCD_G[8] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u4|mCCD_G[8]~26_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|mCCD_G [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|mCCD_G[8] .is_wysiwyg = "true";
defparam \u4|mCCD_G[8] .power_up = "low";
// synopsys translate_on

// Location: M9K_X37_Y26_N0
cycloneive_ram_block \u8|comb_62|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(\u4|mDVAL~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_1[10]~inputclkctrl_outclk ),
	.clk1(\GPIO_1[10]~inputclkctrl_outclk ),
	.ena0(\u4|mDVAL~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u4|mCCD_G [8],\u4|mCCD_G [7],\u4|mCCD_G [6],\u4|mCCD_G [4],\u4|mCCD_G [3],\u4|mCCD_G [2],\u4|mCCD_G [1],\u4|mCCD_R [9],\u4|mCCD_B [9]}),
	.portaaddr({\u8|Z_Cont [9],\u8|Z_Cont [8],\u8|Z_Cont [7],\u8|Z_Cont [6],\u8|Z_Cont [5],\u8|Z_Cont [4],\u8|Z_Cont [3],\u8|Z_Cont [2],\u8|Z_Cont [1],\u8|Z_Cont [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr({\u8|Add1~1_combout ,\u8|Add1~0_combout ,\u8|Z_Cont [7],\u8|Z_Cont[6]~_wirecell_combout ,\u8|Z_Cont[5]~_wirecell_combout ,\u8|Z_Cont[4]~_wirecell_combout ,\u8|Z_Cont[3]~_wirecell_combout ,\u8|Z_Cont[2]~_wirecell_combout ,\u8|Z_Cont[1]~_wirecell_combout ,
\u8|Z_Cont[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u8|comb_62|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \u8|comb_62|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \u8|comb_62|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \u8|comb_62|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \u8|comb_62|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "Mirror_Col:u8|my_Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_pgp1:auto_generated|ALTSYNCRAM";
defparam \u8|comb_62|altsyncram_component|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \u8|comb_62|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \u8|comb_62|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \u8|comb_62|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 10;
defparam \u8|comb_62|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \u8|comb_62|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \u8|comb_62|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \u8|comb_62|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 9;
defparam \u8|comb_62|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \u8|comb_62|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 0;
defparam \u8|comb_62|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 1023;
defparam \u8|comb_62|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 640;
defparam \u8|comb_62|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 10;
defparam \u8|comb_62|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u8|comb_62|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \u8|comb_62|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \u8|comb_62|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 10;
defparam \u8|comb_62|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \u8|comb_62|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clock = "clock1";
defparam \u8|comb_62|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 9;
defparam \u8|comb_62|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \u8|comb_62|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_bit_number = 0;
defparam \u8|comb_62|altsyncram_component|auto_generated|ram_block1a9 .port_b_last_address = 1023;
defparam \u8|comb_62|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 640;
defparam \u8|comb_62|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_width = 10;
defparam \u8|comb_62|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \u8|comb_62|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \u8|comb_62|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X45_Y26_N21
dffeas \u4|mCCD_G[5] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u4|mCCD_G[5]~20_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|mCCD_G [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|mCCD_G[5] .is_wysiwyg = "true";
defparam \u4|mCCD_G[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N6
cycloneive_lcell_comb \u4|Add0~19 (
// Equation(s):
// \u4|Add0~19_combout  = (\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [9] & ((\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [19]) # (\u3|X_Cont [0] $ (\u3|Y_Cont [0])))) # 
// (!\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [9] & (\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [19] & (\u3|X_Cont [0] $ (!\u3|Y_Cont [0]))))

	.dataa(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [9]),
	.datab(\u3|X_Cont [0]),
	.datac(\u3|Y_Cont [0]),
	.datad(\u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [19]),
	.cin(gnd),
	.combout(\u4|Add0~19_combout ),
	.cout());
// synopsys translate_off
defparam \u4|Add0~19 .lut_mask = 16'hEB28;
defparam \u4|Add0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N0
cycloneive_lcell_comb \u4|Add0~18 (
// Equation(s):
// \u4|Add0~18_combout  = (\u4|mDATAd_0 [9] & ((\u4|mDATAd_1 [9]) # (\u3|Y_Cont [0] $ (\u3|X_Cont [0])))) # (!\u4|mDATAd_0 [9] & (\u4|mDATAd_1 [9] & (\u3|Y_Cont [0] $ (!\u3|X_Cont [0]))))

	.dataa(\u4|mDATAd_0 [9]),
	.datab(\u4|mDATAd_1 [9]),
	.datac(\u3|Y_Cont [0]),
	.datad(\u3|X_Cont [0]),
	.cin(gnd),
	.combout(\u4|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \u4|Add0~18 .lut_mask = 16'hCAAC;
defparam \u4|Add0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N28
cycloneive_lcell_comb \u4|mCCD_G[9]~28 (
// Equation(s):
// \u4|mCCD_G[9]~28_combout  = (\u4|Add0~19_combout  & ((\u4|Add0~18_combout  & (\u4|mCCD_G[8]~27  & VCC)) # (!\u4|Add0~18_combout  & (!\u4|mCCD_G[8]~27 )))) # (!\u4|Add0~19_combout  & ((\u4|Add0~18_combout  & (!\u4|mCCD_G[8]~27 )) # (!\u4|Add0~18_combout  & 
// ((\u4|mCCD_G[8]~27 ) # (GND)))))
// \u4|mCCD_G[9]~29  = CARRY((\u4|Add0~19_combout  & (!\u4|Add0~18_combout  & !\u4|mCCD_G[8]~27 )) # (!\u4|Add0~19_combout  & ((!\u4|mCCD_G[8]~27 ) # (!\u4|Add0~18_combout ))))

	.dataa(\u4|Add0~19_combout ),
	.datab(\u4|Add0~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u4|mCCD_G[8]~27 ),
	.combout(\u4|mCCD_G[9]~28_combout ),
	.cout(\u4|mCCD_G[9]~29 ));
// synopsys translate_off
defparam \u4|mCCD_G[9]~28 .lut_mask = 16'h9617;
defparam \u4|mCCD_G[9]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y26_N29
dffeas \u4|mCCD_G[9] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u4|mCCD_G[9]~28_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|mCCD_G [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|mCCD_G[9] .is_wysiwyg = "true";
defparam \u4|mCCD_G[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N30
cycloneive_lcell_comb \u4|mCCD_G[10]~30 (
// Equation(s):
// \u4|mCCD_G[10]~30_combout  = !\u4|mCCD_G[9]~29 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u4|mCCD_G[9]~29 ),
	.combout(\u4|mCCD_G[10]~30_combout ),
	.cout());
// synopsys translate_off
defparam \u4|mCCD_G[10]~30 .lut_mask = 16'h0F0F;
defparam \u4|mCCD_G[10]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y26_N31
dffeas \u4|mCCD_G[10] (
	.clk(\GPIO_1[10]~inputclkctrl_outclk ),
	.d(\u4|mCCD_G[10]~30_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|mCCD_G [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|mCCD_G[10] .is_wysiwyg = "true";
defparam \u4|mCCD_G[10] .power_up = "low";
// synopsys translate_on

// Location: M9K_X37_Y30_N0
cycloneive_ram_block \u8|comb_96|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\u4|mDVAL~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_1[10]~inputclkctrl_outclk ),
	.clk1(\GPIO_1[10]~inputclkctrl_outclk ),
	.ena0(\u4|mDVAL~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,\u4|mCCD_G [10],\u4|mCCD_G [9],\u4|mCCD_G [5]}),
	.portaaddr({\u8|Z_Cont [9],\u8|Z_Cont [8],\u8|Z_Cont [7],\u8|Z_Cont [6],\u8|Z_Cont [5],\u8|Z_Cont [4],\u8|Z_Cont [3],\u8|Z_Cont [2],\u8|Z_Cont [1],\u8|Z_Cont [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr({\u8|Add1~1_combout ,\u8|Add1~0_combout ,\u8|Z_Cont [7],\u8|Z_Cont[6]~_wirecell_combout ,\u8|Z_Cont[5]~_wirecell_combout ,\u8|Z_Cont[4]~_wirecell_combout ,\u8|Z_Cont[3]~_wirecell_combout ,\u8|Z_Cont[2]~_wirecell_combout ,\u8|Z_Cont[1]~_wirecell_combout ,
\u8|Z_Cont[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u8|comb_96|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \u8|comb_96|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \u8|comb_96|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \u8|comb_96|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \u8|comb_96|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "Mirror_Col:u8|my_Stack_RAM:comb_96|altsyncram:altsyncram_component|altsyncram_pgp1:auto_generated|ALTSYNCRAM";
defparam \u8|comb_96|altsyncram_component|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \u8|comb_96|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \u8|comb_96|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \u8|comb_96|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 10;
defparam \u8|comb_96|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \u8|comb_96|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \u8|comb_96|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \u8|comb_96|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 9;
defparam \u8|comb_96|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \u8|comb_96|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \u8|comb_96|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 1023;
defparam \u8|comb_96|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 640;
defparam \u8|comb_96|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 10;
defparam \u8|comb_96|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u8|comb_96|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \u8|comb_96|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \u8|comb_96|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 10;
defparam \u8|comb_96|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \u8|comb_96|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clock = "clock1";
defparam \u8|comb_96|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 9;
defparam \u8|comb_96|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \u8|comb_96|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \u8|comb_96|altsyncram_component|auto_generated|ram_block1a4 .port_b_last_address = 1023;
defparam \u8|comb_96|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 640;
defparam \u8|comb_96|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_width = 10;
defparam \u8|comb_96|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \u8|comb_96|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \u8|comb_96|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y31_N0
cycloneive_ram_block \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 (
	.portawe(\u6|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\u6|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\GPIO_1[10]~inputclkctrl_outclk ),
	.clk1(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\u6|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\u6|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\u2|oRST_0~clkctrl_outclk ),
	.portadatain({gnd,gnd,\~GND~combout ,\u8|comb_96|altsyncram_component|auto_generated|q_b [9],\u8|comb_96|altsyncram_component|auto_generated|q_b [8],\u8|comb_96|altsyncram_component|auto_generated|q_b [7],\u8|comb_96|altsyncram_component|auto_generated|q_b [6],
\u8|comb_96|altsyncram_component|auto_generated|q_b [5],\u8|comb_130|altsyncram_component|auto_generated|q_b [9],\u8|comb_130|altsyncram_component|auto_generated|q_b [8],\u8|comb_130|altsyncram_component|auto_generated|q_b [7],
\u8|comb_130|altsyncram_component|auto_generated|q_b [6],\u8|comb_130|altsyncram_component|auto_generated|q_b [5],\u8|comb_130|altsyncram_component|auto_generated|q_b [4],\u8|comb_130|altsyncram_component|auto_generated|q_b [3],
\u8|comb_130|altsyncram_component|auto_generated|q_b [2],\u8|comb_130|altsyncram_component|auto_generated|q_b [1],\u8|comb_130|altsyncram_component|auto_generated|q_b [0]}),
	.portaaddr({\u6|write_fifo1|dcfifo_component|auto_generated|ram_address_a [8],\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g [7],\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g [6],\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g [5],
\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g [4],\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g [3],\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g [2],\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g [1],
\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr({\u6|write_fifo1|dcfifo_component|auto_generated|ram_address_b [8],\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,
\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,
\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .clk0_core_clock_enable = "ena0";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .clk1_output_clock_enable = "ena1";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .data_interleave_offset_in_bits = 1;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .data_interleave_width_in_bits = 1;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .logical_ram_name = "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ALTSYNCRAM";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .mixed_port_feed_through_mode = "dont_care";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .operation_mode = "dual_port";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_address_clear = "none";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_address_width = 9;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_byte_enable_clock = "none";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_data_out_clear = "none";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_data_out_clock = "none";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_data_width = 18;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_first_address = 0;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_first_bit_number = 0;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_last_address = 511;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_logical_ram_depth = 512;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_logical_ram_width = 16;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_address_clear = "clear1";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_address_clock = "clock1";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_address_width = 9;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_data_out_clear = "clear1";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_data_out_clock = "clock1";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_data_width = 18;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_first_address = 0;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_first_bit_number = 0;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_last_address = 511;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_logical_ram_depth = 512;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_logical_ram_width = 16;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_read_enable_clock = "clock1";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y29_N0
cycloneive_ram_block \u6|write_fifo4|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\~GND~combout ),
	.clk0(gnd),
	.clk1(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,
\~GND~combout ,\~GND~combout }),
	.portaaddr({\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u6|write_fifo4|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \u6|write_fifo4|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .clk0_core_clock_enable = "ena0";
defparam \u6|write_fifo4|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .clk1_output_clock_enable = "ena1";
defparam \u6|write_fifo4|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .data_interleave_offset_in_bits = 1;
defparam \u6|write_fifo4|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .data_interleave_width_in_bits = 1;
defparam \u6|write_fifo4|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .logical_ram_name = "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ALTSYNCRAM";
defparam \u6|write_fifo4|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .mixed_port_feed_through_mode = "dont_care";
defparam \u6|write_fifo4|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .operation_mode = "dual_port";
defparam \u6|write_fifo4|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_address_clear = "none";
defparam \u6|write_fifo4|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_address_width = 1;
defparam \u6|write_fifo4|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_byte_enable_clock = "none";
defparam \u6|write_fifo4|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_data_out_clear = "none";
defparam \u6|write_fifo4|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_data_out_clock = "none";
defparam \u6|write_fifo4|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_data_width = 36;
defparam \u6|write_fifo4|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_first_address = 0;
defparam \u6|write_fifo4|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_first_bit_number = 0;
defparam \u6|write_fifo4|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_last_address = 1;
defparam \u6|write_fifo4|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_logical_ram_depth = 512;
defparam \u6|write_fifo4|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_logical_ram_width = 16;
defparam \u6|write_fifo4|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u6|write_fifo4|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_address_clear = "clear1";
defparam \u6|write_fifo4|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_address_clock = "clock1";
defparam \u6|write_fifo4|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_address_width = 1;
defparam \u6|write_fifo4|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_data_out_clear = "clear1";
defparam \u6|write_fifo4|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_data_out_clock = "clock1";
defparam \u6|write_fifo4|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_data_width = 36;
defparam \u6|write_fifo4|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_first_address = 0;
defparam \u6|write_fifo4|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_first_bit_number = 0;
defparam \u6|write_fifo4|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_last_address = 1;
defparam \u6|write_fifo4|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_logical_ram_depth = 512;
defparam \u6|write_fifo4|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_logical_ram_width = 16;
defparam \u6|write_fifo4|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \u6|write_fifo4|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_read_enable_clock = "clock1";
defparam \u6|write_fifo4|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N26
cycloneive_lcell_comb \u6|write_fifo2|dcfifo_component|auto_generated|ram_address_a[8] (
// Equation(s):
// \u6|write_fifo2|dcfifo_component|auto_generated|ram_address_a [8] = \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g [8] $ (\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g [9])

	.dataa(gnd),
	.datab(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g [8]),
	.datac(gnd),
	.datad(\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g [9]),
	.cin(gnd),
	.combout(\u6|write_fifo2|dcfifo_component|auto_generated|ram_address_a [8]),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|ram_address_a[8] .lut_mask = 16'h33CC;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|ram_address_a[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N24
cycloneive_lcell_comb \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell (
// Equation(s):
// \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout  = !\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q 

	.dataa(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell .lut_mask = 16'h5555;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y28_N0
cycloneive_ram_block \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 (
	.portawe(\u6|write_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\u6|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\GPIO_1[10]~inputclkctrl_outclk ),
	.clk1(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\u6|write_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\u6|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\u2|oRST_0~clkctrl_outclk ),
	.portadatain({gnd,gnd,\~GND~combout ,\u8|comb_96|altsyncram_component|auto_generated|q_b [4],\u8|comb_96|altsyncram_component|auto_generated|q_b [3],\u8|comb_96|altsyncram_component|auto_generated|q_b [2],\u8|comb_96|altsyncram_component|auto_generated|q_b [1],
\u8|comb_96|altsyncram_component|auto_generated|q_b [0],\u8|comb_62|altsyncram_component|auto_generated|q_b [9],\u8|comb_62|altsyncram_component|auto_generated|q_b [8],\u8|comb_62|altsyncram_component|auto_generated|q_b [7],
\u8|comb_62|altsyncram_component|auto_generated|q_b [6],\u8|comb_62|altsyncram_component|auto_generated|q_b [5],\u8|comb_62|altsyncram_component|auto_generated|q_b [4],\u8|comb_62|altsyncram_component|auto_generated|q_b [3],
\u8|comb_62|altsyncram_component|auto_generated|q_b [2],\u8|comb_62|altsyncram_component|auto_generated|q_b [1],\u8|comb_62|altsyncram_component|auto_generated|q_b [0]}),
	.portaaddr({\u6|write_fifo2|dcfifo_component|auto_generated|ram_address_a [8],\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g [7],\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g [6],\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g [5],
\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g [4],\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g [3],\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g [2],\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g [1],
\u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr({\u6|write_fifo2|dcfifo_component|auto_generated|ram_address_b [8],\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,
\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,
\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .clk0_core_clock_enable = "ena0";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .clk1_output_clock_enable = "ena1";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .data_interleave_offset_in_bits = 1;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .data_interleave_width_in_bits = 1;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .logical_ram_name = "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ALTSYNCRAM";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .mixed_port_feed_through_mode = "dont_care";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .operation_mode = "dual_port";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_address_clear = "none";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_address_width = 9;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_byte_enable_clock = "none";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_data_out_clear = "none";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_data_out_clock = "none";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_data_width = 18;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_first_address = 0;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_first_bit_number = 0;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_last_address = 511;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_logical_ram_depth = 512;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_logical_ram_width = 16;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_address_clear = "clear1";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_address_clock = "clock1";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_address_width = 9;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_data_out_clear = "clear1";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_data_out_clock = "clock1";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_data_width = 18;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_first_address = 0;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_first_bit_number = 0;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_last_address = 511;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_logical_ram_depth = 512;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_logical_ram_width = 16;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_read_enable_clock = "clock1";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N8
cycloneive_lcell_comb \u6|mDATAIN[0]~0 (
// Equation(s):
// \u6|mDATAIN[0]~0_combout  = (!\u6|WR_MASK [0] & ((\u6|WR_MASK [1] & ((\u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [0]))) # (!\u6|WR_MASK [1] & (\u6|write_fifo4|dcfifo_component|auto_generated|fifo_ram|q_b [0]))))

	.dataa(\u6|WR_MASK [1]),
	.datab(\u6|WR_MASK [0]),
	.datac(\u6|write_fifo4|dcfifo_component|auto_generated|fifo_ram|q_b [0]),
	.datad(\u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [0]),
	.cin(gnd),
	.combout(\u6|mDATAIN[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|mDATAIN[0]~0 .lut_mask = 16'h3210;
defparam \u6|mDATAIN[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N14
cycloneive_lcell_comb \u6|mDATAIN[0]~1 (
// Equation(s):
// \u6|mDATAIN[0]~1_combout  = (\u6|mDATAIN[0]~0_combout ) # ((\u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [0] & \u6|WR_MASK [0]))

	.dataa(\u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [0]),
	.datab(gnd),
	.datac(\u6|mDATAIN[0]~0_combout ),
	.datad(\u6|WR_MASK [0]),
	.cin(gnd),
	.combout(\u6|mDATAIN[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u6|mDATAIN[0]~1 .lut_mask = 16'hFAF0;
defparam \u6|mDATAIN[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y25_N11
dffeas \u6|command1|do_initial (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|control1|INIT_REQ~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|command1|do_initial~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|command1|do_initial .is_wysiwyg = "true";
defparam \u6|command1|do_initial .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y25_N10
cycloneive_lcell_comb \u6|command1|oe4~0 (
// Equation(s):
// \u6|command1|oe4~0_combout  = (!\u6|command1|do_refresh~q  & (!\u6|PM_STOP~q  & (!\u6|command1|do_initial~q  & !\u6|command1|do_reada~q )))

	.dataa(\u6|command1|do_refresh~q ),
	.datab(\u6|PM_STOP~q ),
	.datac(\u6|command1|do_initial~q ),
	.datad(\u6|command1|do_reada~q ),
	.cin(gnd),
	.combout(\u6|command1|oe4~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|command1|oe4~0 .lut_mask = 16'h0001;
defparam \u6|command1|oe4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y25_N10
cycloneive_lcell_comb \u6|command1|oe4~1 (
// Equation(s):
// \u6|command1|oe4~1_combout  = (\u6|command1|do_writea~q ) # ((!\u6|command1|do_precharge~q  & (\u6|command1|oe4~0_combout  & \u6|command1|oe4~q )))

	.dataa(\u6|command1|do_precharge~q ),
	.datab(\u6|command1|oe4~0_combout ),
	.datac(\u6|command1|oe4~q ),
	.datad(\u6|command1|do_writea~q ),
	.cin(gnd),
	.combout(\u6|command1|oe4~1_combout ),
	.cout());
// synopsys translate_off
defparam \u6|command1|oe4~1 .lut_mask = 16'hFF40;
defparam \u6|command1|oe4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y25_N11
dffeas \u6|command1|oe4 (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|command1|oe4~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|command1|oe4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|command1|oe4 .is_wysiwyg = "true";
defparam \u6|command1|oe4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y25_N8
cycloneive_lcell_comb \u6|command1|OE~feeder (
// Equation(s):
// \u6|command1|OE~feeder_combout  = \u6|command1|oe4~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|command1|oe4~q ),
	.cin(gnd),
	.combout(\u6|command1|OE~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|command1|OE~feeder .lut_mask = 16'hFF00;
defparam \u6|command1|OE~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y25_N9
dffeas \u6|command1|OE (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|command1|OE~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|command1|OE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|command1|OE .is_wysiwyg = "true";
defparam \u6|command1|OE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N12
cycloneive_lcell_comb \u6|mDATAIN[1]~2 (
// Equation(s):
// \u6|mDATAIN[1]~2_combout  = (!\u6|WR_MASK [0] & ((\u6|WR_MASK [1] & ((\u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [1]))) # (!\u6|WR_MASK [1] & (\u6|write_fifo4|dcfifo_component|auto_generated|fifo_ram|q_b [1]))))

	.dataa(\u6|WR_MASK [1]),
	.datab(\u6|WR_MASK [0]),
	.datac(\u6|write_fifo4|dcfifo_component|auto_generated|fifo_ram|q_b [1]),
	.datad(\u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [1]),
	.cin(gnd),
	.combout(\u6|mDATAIN[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u6|mDATAIN[1]~2 .lut_mask = 16'h3210;
defparam \u6|mDATAIN[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N12
cycloneive_lcell_comb \u6|mDATAIN[1]~3 (
// Equation(s):
// \u6|mDATAIN[1]~3_combout  = (\u6|mDATAIN[1]~2_combout ) # ((\u6|WR_MASK [0] & \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [1]))

	.dataa(\u6|mDATAIN[1]~2_combout ),
	.datab(gnd),
	.datac(\u6|WR_MASK [0]),
	.datad(\u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [1]),
	.cin(gnd),
	.combout(\u6|mDATAIN[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u6|mDATAIN[1]~3 .lut_mask = 16'hFAAA;
defparam \u6|mDATAIN[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N30
cycloneive_lcell_comb \u6|mDATAIN[2]~4 (
// Equation(s):
// \u6|mDATAIN[2]~4_combout  = (!\u6|WR_MASK [0] & ((\u6|WR_MASK [1] & ((\u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [2]))) # (!\u6|WR_MASK [1] & (\u6|write_fifo4|dcfifo_component|auto_generated|fifo_ram|q_b [2]))))

	.dataa(\u6|WR_MASK [1]),
	.datab(\u6|WR_MASK [0]),
	.datac(\u6|write_fifo4|dcfifo_component|auto_generated|fifo_ram|q_b [2]),
	.datad(\u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [2]),
	.cin(gnd),
	.combout(\u6|mDATAIN[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u6|mDATAIN[2]~4 .lut_mask = 16'h3210;
defparam \u6|mDATAIN[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N28
cycloneive_lcell_comb \u6|mDATAIN[2]~5 (
// Equation(s):
// \u6|mDATAIN[2]~5_combout  = (\u6|mDATAIN[2]~4_combout ) # ((\u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [2] & \u6|WR_MASK [0]))

	.dataa(\u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [2]),
	.datab(gnd),
	.datac(\u6|mDATAIN[2]~4_combout ),
	.datad(\u6|WR_MASK [0]),
	.cin(gnd),
	.combout(\u6|mDATAIN[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u6|mDATAIN[2]~5 .lut_mask = 16'hFAF0;
defparam \u6|mDATAIN[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N22
cycloneive_lcell_comb \u6|mDATAIN[3]~6 (
// Equation(s):
// \u6|mDATAIN[3]~6_combout  = (!\u6|WR_MASK [0] & ((\u6|WR_MASK [1] & ((\u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [3]))) # (!\u6|WR_MASK [1] & (\u6|write_fifo4|dcfifo_component|auto_generated|fifo_ram|q_b [3]))))

	.dataa(\u6|write_fifo4|dcfifo_component|auto_generated|fifo_ram|q_b [3]),
	.datab(\u6|WR_MASK [0]),
	.datac(\u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [3]),
	.datad(\u6|WR_MASK [1]),
	.cin(gnd),
	.combout(\u6|mDATAIN[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u6|mDATAIN[3]~6 .lut_mask = 16'h3022;
defparam \u6|mDATAIN[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N16
cycloneive_lcell_comb \u6|mDATAIN[3]~7 (
// Equation(s):
// \u6|mDATAIN[3]~7_combout  = (\u6|mDATAIN[3]~6_combout ) # ((\u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [3] & \u6|WR_MASK [0]))

	.dataa(\u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [3]),
	.datab(gnd),
	.datac(\u6|mDATAIN[3]~6_combout ),
	.datad(\u6|WR_MASK [0]),
	.cin(gnd),
	.combout(\u6|mDATAIN[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u6|mDATAIN[3]~7 .lut_mask = 16'hFAF0;
defparam \u6|mDATAIN[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N26
cycloneive_lcell_comb \u6|mDATAIN[4]~8 (
// Equation(s):
// \u6|mDATAIN[4]~8_combout  = (!\u6|WR_MASK [0] & ((\u6|WR_MASK [1] & (\u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [4])) # (!\u6|WR_MASK [1] & ((\u6|write_fifo4|dcfifo_component|auto_generated|fifo_ram|q_b [4])))))

	.dataa(\u6|WR_MASK [1]),
	.datab(\u6|WR_MASK [0]),
	.datac(\u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [4]),
	.datad(\u6|write_fifo4|dcfifo_component|auto_generated|fifo_ram|q_b [4]),
	.cin(gnd),
	.combout(\u6|mDATAIN[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u6|mDATAIN[4]~8 .lut_mask = 16'h3120;
defparam \u6|mDATAIN[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N14
cycloneive_lcell_comb \u6|mDATAIN[4]~9 (
// Equation(s):
// \u6|mDATAIN[4]~9_combout  = (\u6|mDATAIN[4]~8_combout ) # ((\u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [4] & \u6|WR_MASK [0]))

	.dataa(\u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [4]),
	.datab(gnd),
	.datac(\u6|WR_MASK [0]),
	.datad(\u6|mDATAIN[4]~8_combout ),
	.cin(gnd),
	.combout(\u6|mDATAIN[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u6|mDATAIN[4]~9 .lut_mask = 16'hFFA0;
defparam \u6|mDATAIN[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N20
cycloneive_lcell_comb \u6|mDATAIN[5]~10 (
// Equation(s):
// \u6|mDATAIN[5]~10_combout  = (!\u6|WR_MASK [0] & ((\u6|WR_MASK [1] & ((\u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [5]))) # (!\u6|WR_MASK [1] & (\u6|write_fifo4|dcfifo_component|auto_generated|fifo_ram|q_b [5]))))

	.dataa(\u6|WR_MASK [1]),
	.datab(\u6|WR_MASK [0]),
	.datac(\u6|write_fifo4|dcfifo_component|auto_generated|fifo_ram|q_b [5]),
	.datad(\u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [5]),
	.cin(gnd),
	.combout(\u6|mDATAIN[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u6|mDATAIN[5]~10 .lut_mask = 16'h3210;
defparam \u6|mDATAIN[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N4
cycloneive_lcell_comb \u6|mDATAIN[5]~11 (
// Equation(s):
// \u6|mDATAIN[5]~11_combout  = (\u6|mDATAIN[5]~10_combout ) # ((\u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [5] & \u6|WR_MASK [0]))

	.dataa(\u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [5]),
	.datab(gnd),
	.datac(\u6|WR_MASK [0]),
	.datad(\u6|mDATAIN[5]~10_combout ),
	.cin(gnd),
	.combout(\u6|mDATAIN[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u6|mDATAIN[5]~11 .lut_mask = 16'hFFA0;
defparam \u6|mDATAIN[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N28
cycloneive_lcell_comb \u6|mDATAIN[6]~12 (
// Equation(s):
// \u6|mDATAIN[6]~12_combout  = (!\u6|WR_MASK [0] & ((\u6|WR_MASK [1] & ((\u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [6]))) # (!\u6|WR_MASK [1] & (\u6|write_fifo4|dcfifo_component|auto_generated|fifo_ram|q_b [6]))))

	.dataa(\u6|write_fifo4|dcfifo_component|auto_generated|fifo_ram|q_b [6]),
	.datab(\u6|WR_MASK [0]),
	.datac(\u6|WR_MASK [1]),
	.datad(\u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [6]),
	.cin(gnd),
	.combout(\u6|mDATAIN[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u6|mDATAIN[6]~12 .lut_mask = 16'h3202;
defparam \u6|mDATAIN[6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N6
cycloneive_lcell_comb \u6|mDATAIN[6]~13 (
// Equation(s):
// \u6|mDATAIN[6]~13_combout  = (\u6|mDATAIN[6]~12_combout ) # ((\u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [6] & \u6|WR_MASK [0]))

	.dataa(gnd),
	.datab(\u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [6]),
	.datac(\u6|WR_MASK [0]),
	.datad(\u6|mDATAIN[6]~12_combout ),
	.cin(gnd),
	.combout(\u6|mDATAIN[6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u6|mDATAIN[6]~13 .lut_mask = 16'hFFC0;
defparam \u6|mDATAIN[6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N24
cycloneive_lcell_comb \u6|mDATAIN[7]~14 (
// Equation(s):
// \u6|mDATAIN[7]~14_combout  = (!\u6|WR_MASK [0] & ((\u6|WR_MASK [1] & ((\u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [7]))) # (!\u6|WR_MASK [1] & (\u6|write_fifo4|dcfifo_component|auto_generated|fifo_ram|q_b [7]))))

	.dataa(\u6|write_fifo4|dcfifo_component|auto_generated|fifo_ram|q_b [7]),
	.datab(\u6|WR_MASK [0]),
	.datac(\u6|WR_MASK [1]),
	.datad(\u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [7]),
	.cin(gnd),
	.combout(\u6|mDATAIN[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u6|mDATAIN[7]~14 .lut_mask = 16'h3202;
defparam \u6|mDATAIN[7]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y31_N28
cycloneive_lcell_comb \u6|mDATAIN[7]~15 (
// Equation(s):
// \u6|mDATAIN[7]~15_combout  = (\u6|mDATAIN[7]~14_combout ) # ((\u6|WR_MASK [0] & \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [7]))

	.dataa(\u6|WR_MASK [0]),
	.datab(\u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [7]),
	.datac(gnd),
	.datad(\u6|mDATAIN[7]~14_combout ),
	.cin(gnd),
	.combout(\u6|mDATAIN[7]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u6|mDATAIN[7]~15 .lut_mask = 16'hFF88;
defparam \u6|mDATAIN[7]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N18
cycloneive_lcell_comb \u6|mDATAIN[8]~16 (
// Equation(s):
// \u6|mDATAIN[8]~16_combout  = (!\u6|WR_MASK [0] & ((\u6|WR_MASK [1] & ((\u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [8]))) # (!\u6|WR_MASK [1] & (\u6|write_fifo4|dcfifo_component|auto_generated|fifo_ram|q_b [8]))))

	.dataa(\u6|WR_MASK [1]),
	.datab(\u6|write_fifo4|dcfifo_component|auto_generated|fifo_ram|q_b [8]),
	.datac(\u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [8]),
	.datad(\u6|WR_MASK [0]),
	.cin(gnd),
	.combout(\u6|mDATAIN[8]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u6|mDATAIN[8]~16 .lut_mask = 16'h00E4;
defparam \u6|mDATAIN[8]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N18
cycloneive_lcell_comb \u6|mDATAIN[8]~17 (
// Equation(s):
// \u6|mDATAIN[8]~17_combout  = (\u6|mDATAIN[8]~16_combout ) # ((\u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [8] & \u6|WR_MASK [0]))

	.dataa(\u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [8]),
	.datab(gnd),
	.datac(\u6|WR_MASK [0]),
	.datad(\u6|mDATAIN[8]~16_combout ),
	.cin(gnd),
	.combout(\u6|mDATAIN[8]~17_combout ),
	.cout());
// synopsys translate_off
defparam \u6|mDATAIN[8]~17 .lut_mask = 16'hFFA0;
defparam \u6|mDATAIN[8]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N18
cycloneive_lcell_comb \u6|mDATAIN[9]~18 (
// Equation(s):
// \u6|mDATAIN[9]~18_combout  = (!\u6|WR_MASK [0] & ((\u6|WR_MASK [1] & ((\u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [9]))) # (!\u6|WR_MASK [1] & (\u6|write_fifo4|dcfifo_component|auto_generated|fifo_ram|q_b [9]))))

	.dataa(\u6|write_fifo4|dcfifo_component|auto_generated|fifo_ram|q_b [9]),
	.datab(\u6|WR_MASK [0]),
	.datac(\u6|WR_MASK [1]),
	.datad(\u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [9]),
	.cin(gnd),
	.combout(\u6|mDATAIN[9]~18_combout ),
	.cout());
// synopsys translate_off
defparam \u6|mDATAIN[9]~18 .lut_mask = 16'h3202;
defparam \u6|mDATAIN[9]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N0
cycloneive_lcell_comb \u6|mDATAIN[9]~19 (
// Equation(s):
// \u6|mDATAIN[9]~19_combout  = (\u6|mDATAIN[9]~18_combout ) # ((\u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [9] & \u6|WR_MASK [0]))

	.dataa(\u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [9]),
	.datab(gnd),
	.datac(\u6|WR_MASK [0]),
	.datad(\u6|mDATAIN[9]~18_combout ),
	.cin(gnd),
	.combout(\u6|mDATAIN[9]~19_combout ),
	.cout());
// synopsys translate_off
defparam \u6|mDATAIN[9]~19 .lut_mask = 16'hFFA0;
defparam \u6|mDATAIN[9]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N24
cycloneive_lcell_comb \u6|mDATAIN[10]~20 (
// Equation(s):
// \u6|mDATAIN[10]~20_combout  = (!\u6|WR_MASK [0] & ((\u6|WR_MASK [1] & (\u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [10])) # (!\u6|WR_MASK [1] & ((\u6|write_fifo4|dcfifo_component|auto_generated|fifo_ram|q_b [10])))))

	.dataa(\u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [10]),
	.datab(\u6|WR_MASK [1]),
	.datac(\u6|write_fifo4|dcfifo_component|auto_generated|fifo_ram|q_b [10]),
	.datad(\u6|WR_MASK [0]),
	.cin(gnd),
	.combout(\u6|mDATAIN[10]~20_combout ),
	.cout());
// synopsys translate_off
defparam \u6|mDATAIN[10]~20 .lut_mask = 16'h00B8;
defparam \u6|mDATAIN[10]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y31_N2
cycloneive_lcell_comb \u6|mDATAIN[10]~21 (
// Equation(s):
// \u6|mDATAIN[10]~21_combout  = (\u6|mDATAIN[10]~20_combout ) # ((\u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [10] & \u6|WR_MASK [0]))

	.dataa(\u6|mDATAIN[10]~20_combout ),
	.datab(\u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [10]),
	.datac(gnd),
	.datad(\u6|WR_MASK [0]),
	.cin(gnd),
	.combout(\u6|mDATAIN[10]~21_combout ),
	.cout());
// synopsys translate_off
defparam \u6|mDATAIN[10]~21 .lut_mask = 16'hEEAA;
defparam \u6|mDATAIN[10]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N10
cycloneive_lcell_comb \u6|mDATAIN[11]~22 (
// Equation(s):
// \u6|mDATAIN[11]~22_combout  = (!\u6|WR_MASK [0] & ((\u6|WR_MASK [1] & ((\u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [11]))) # (!\u6|WR_MASK [1] & (\u6|write_fifo4|dcfifo_component|auto_generated|fifo_ram|q_b [11]))))

	.dataa(\u6|write_fifo4|dcfifo_component|auto_generated|fifo_ram|q_b [11]),
	.datab(\u6|WR_MASK [0]),
	.datac(\u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [11]),
	.datad(\u6|WR_MASK [1]),
	.cin(gnd),
	.combout(\u6|mDATAIN[11]~22_combout ),
	.cout());
// synopsys translate_off
defparam \u6|mDATAIN[11]~22 .lut_mask = 16'h3022;
defparam \u6|mDATAIN[11]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N4
cycloneive_lcell_comb \u6|mDATAIN[11]~23 (
// Equation(s):
// \u6|mDATAIN[11]~23_combout  = (\u6|mDATAIN[11]~22_combout ) # ((\u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [11] & \u6|WR_MASK [0]))

	.dataa(\u6|mDATAIN[11]~22_combout ),
	.datab(\u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [11]),
	.datac(gnd),
	.datad(\u6|WR_MASK [0]),
	.cin(gnd),
	.combout(\u6|mDATAIN[11]~23_combout ),
	.cout());
// synopsys translate_off
defparam \u6|mDATAIN[11]~23 .lut_mask = 16'hEEAA;
defparam \u6|mDATAIN[11]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N2
cycloneive_lcell_comb \u6|mDATAIN[12]~24 (
// Equation(s):
// \u6|mDATAIN[12]~24_combout  = (!\u6|WR_MASK [0] & ((\u6|WR_MASK [1] & (\u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [12])) # (!\u6|WR_MASK [1] & ((\u6|write_fifo4|dcfifo_component|auto_generated|fifo_ram|q_b [12])))))

	.dataa(\u6|WR_MASK [1]),
	.datab(\u6|WR_MASK [0]),
	.datac(\u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [12]),
	.datad(\u6|write_fifo4|dcfifo_component|auto_generated|fifo_ram|q_b [12]),
	.cin(gnd),
	.combout(\u6|mDATAIN[12]~24_combout ),
	.cout());
// synopsys translate_off
defparam \u6|mDATAIN[12]~24 .lut_mask = 16'h3120;
defparam \u6|mDATAIN[12]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N20
cycloneive_lcell_comb \u6|mDATAIN[12]~25 (
// Equation(s):
// \u6|mDATAIN[12]~25_combout  = (\u6|mDATAIN[12]~24_combout ) # ((\u6|WR_MASK [0] & \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [12]))

	.dataa(gnd),
	.datab(\u6|mDATAIN[12]~24_combout ),
	.datac(\u6|WR_MASK [0]),
	.datad(\u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [12]),
	.cin(gnd),
	.combout(\u6|mDATAIN[12]~25_combout ),
	.cout());
// synopsys translate_off
defparam \u6|mDATAIN[12]~25 .lut_mask = 16'hFCCC;
defparam \u6|mDATAIN[12]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N0
cycloneive_lcell_comb \u6|mDATAIN[13]~26 (
// Equation(s):
// \u6|mDATAIN[13]~26_combout  = (!\u6|WR_MASK [0] & ((\u6|WR_MASK [1] & (\u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [13])) # (!\u6|WR_MASK [1] & ((\u6|write_fifo4|dcfifo_component|auto_generated|fifo_ram|q_b [13])))))

	.dataa(\u6|WR_MASK [1]),
	.datab(\u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [13]),
	.datac(\u6|write_fifo4|dcfifo_component|auto_generated|fifo_ram|q_b [13]),
	.datad(\u6|WR_MASK [0]),
	.cin(gnd),
	.combout(\u6|mDATAIN[13]~26_combout ),
	.cout());
// synopsys translate_off
defparam \u6|mDATAIN[13]~26 .lut_mask = 16'h00D8;
defparam \u6|mDATAIN[13]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y31_N12
cycloneive_lcell_comb \u6|mDATAIN[13]~27 (
// Equation(s):
// \u6|mDATAIN[13]~27_combout  = (\u6|mDATAIN[13]~26_combout ) # ((\u6|WR_MASK [0] & \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [13]))

	.dataa(\u6|WR_MASK [0]),
	.datab(\u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [13]),
	.datac(gnd),
	.datad(\u6|mDATAIN[13]~26_combout ),
	.cin(gnd),
	.combout(\u6|mDATAIN[13]~27_combout ),
	.cout());
// synopsys translate_off
defparam \u6|mDATAIN[13]~27 .lut_mask = 16'hFF88;
defparam \u6|mDATAIN[13]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N10
cycloneive_lcell_comb \u6|mDATAIN[14]~28 (
// Equation(s):
// \u6|mDATAIN[14]~28_combout  = (!\u6|WR_MASK [0] & ((\u6|WR_MASK [1] & (\u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [14])) # (!\u6|WR_MASK [1] & ((\u6|write_fifo4|dcfifo_component|auto_generated|fifo_ram|q_b [14])))))

	.dataa(\u6|WR_MASK [0]),
	.datab(\u6|WR_MASK [1]),
	.datac(\u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [14]),
	.datad(\u6|write_fifo4|dcfifo_component|auto_generated|fifo_ram|q_b [14]),
	.cin(gnd),
	.combout(\u6|mDATAIN[14]~28_combout ),
	.cout());
// synopsys translate_off
defparam \u6|mDATAIN[14]~28 .lut_mask = 16'h5140;
defparam \u6|mDATAIN[14]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N8
cycloneive_lcell_comb \u6|mDATAIN[14]~29 (
// Equation(s):
// \u6|mDATAIN[14]~29_combout  = (\u6|mDATAIN[14]~28_combout ) # ((\u6|WR_MASK [0] & \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [14]))

	.dataa(\u6|mDATAIN[14]~28_combout ),
	.datab(gnd),
	.datac(\u6|WR_MASK [0]),
	.datad(\u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [14]),
	.cin(gnd),
	.combout(\u6|mDATAIN[14]~29_combout ),
	.cout());
// synopsys translate_off
defparam \u6|mDATAIN[14]~29 .lut_mask = 16'hFAAA;
defparam \u6|mDATAIN[14]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N6
cycloneive_lcell_comb \u6|mDATAIN[15]~30 (
// Equation(s):
// \u6|mDATAIN[15]~30_combout  = (!\u6|WR_MASK [0] & ((\u6|WR_MASK [1] & (\u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [15])) # (!\u6|WR_MASK [1] & ((\u6|write_fifo4|dcfifo_component|auto_generated|fifo_ram|q_b [15])))))

	.dataa(\u6|WR_MASK [1]),
	.datab(\u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [15]),
	.datac(\u6|write_fifo4|dcfifo_component|auto_generated|fifo_ram|q_b [15]),
	.datad(\u6|WR_MASK [0]),
	.cin(gnd),
	.combout(\u6|mDATAIN[15]~30_combout ),
	.cout());
// synopsys translate_off
defparam \u6|mDATAIN[15]~30 .lut_mask = 16'h00D8;
defparam \u6|mDATAIN[15]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N30
cycloneive_lcell_comb \u6|mDATAIN[15]~31 (
// Equation(s):
// \u6|mDATAIN[15]~31_combout  = (\u6|mDATAIN[15]~30_combout ) # ((\u6|WR_MASK [0] & \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [15]))

	.dataa(gnd),
	.datab(\u6|mDATAIN[15]~30_combout ),
	.datac(\u6|WR_MASK [0]),
	.datad(\u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [15]),
	.cin(gnd),
	.combout(\u6|mDATAIN[15]~31_combout ),
	.cout());
// synopsys translate_off
defparam \u6|mDATAIN[15]~31 .lut_mask = 16'hFCCC;
defparam \u6|mDATAIN[15]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y20_N0
cycloneive_lcell_comb \u7|mI2C_CLK_DIV[0]~16 (
// Equation(s):
// \u7|mI2C_CLK_DIV[0]~16_combout  = \u7|mI2C_CLK_DIV [0] $ (VCC)
// \u7|mI2C_CLK_DIV[0]~17  = CARRY(\u7|mI2C_CLK_DIV [0])

	.dataa(gnd),
	.datab(\u7|mI2C_CLK_DIV [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u7|mI2C_CLK_DIV[0]~16_combout ),
	.cout(\u7|mI2C_CLK_DIV[0]~17 ));
// synopsys translate_off
defparam \u7|mI2C_CLK_DIV[0]~16 .lut_mask = 16'h33CC;
defparam \u7|mI2C_CLK_DIV[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y53_N15
cycloneive_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X58_Y20_N14
cycloneive_lcell_comb \u7|mI2C_CLK_DIV[7]~30 (
// Equation(s):
// \u7|mI2C_CLK_DIV[7]~30_combout  = (\u7|mI2C_CLK_DIV [7] & (!\u7|mI2C_CLK_DIV[6]~29 )) # (!\u7|mI2C_CLK_DIV [7] & ((\u7|mI2C_CLK_DIV[6]~29 ) # (GND)))
// \u7|mI2C_CLK_DIV[7]~31  = CARRY((!\u7|mI2C_CLK_DIV[6]~29 ) # (!\u7|mI2C_CLK_DIV [7]))

	.dataa(gnd),
	.datab(\u7|mI2C_CLK_DIV [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u7|mI2C_CLK_DIV[6]~29 ),
	.combout(\u7|mI2C_CLK_DIV[7]~30_combout ),
	.cout(\u7|mI2C_CLK_DIV[7]~31 ));
// synopsys translate_off
defparam \u7|mI2C_CLK_DIV[7]~30 .lut_mask = 16'h3C3F;
defparam \u7|mI2C_CLK_DIV[7]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y20_N16
cycloneive_lcell_comb \u7|mI2C_CLK_DIV[8]~32 (
// Equation(s):
// \u7|mI2C_CLK_DIV[8]~32_combout  = (\u7|mI2C_CLK_DIV [8] & (\u7|mI2C_CLK_DIV[7]~31  $ (GND))) # (!\u7|mI2C_CLK_DIV [8] & (!\u7|mI2C_CLK_DIV[7]~31  & VCC))
// \u7|mI2C_CLK_DIV[8]~33  = CARRY((\u7|mI2C_CLK_DIV [8] & !\u7|mI2C_CLK_DIV[7]~31 ))

	.dataa(gnd),
	.datab(\u7|mI2C_CLK_DIV [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u7|mI2C_CLK_DIV[7]~31 ),
	.combout(\u7|mI2C_CLK_DIV[8]~32_combout ),
	.cout(\u7|mI2C_CLK_DIV[8]~33 ));
// synopsys translate_off
defparam \u7|mI2C_CLK_DIV[8]~32 .lut_mask = 16'hC30C;
defparam \u7|mI2C_CLK_DIV[8]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y20_N17
dffeas \u7|mI2C_CLK_DIV[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u7|mI2C_CLK_DIV[8]~32_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\u7|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u7|mI2C_CLK_DIV [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u7|mI2C_CLK_DIV[8] .is_wysiwyg = "true";
defparam \u7|mI2C_CLK_DIV[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y20_N18
cycloneive_lcell_comb \u7|mI2C_CLK_DIV[9]~34 (
// Equation(s):
// \u7|mI2C_CLK_DIV[9]~34_combout  = (\u7|mI2C_CLK_DIV [9] & (!\u7|mI2C_CLK_DIV[8]~33 )) # (!\u7|mI2C_CLK_DIV [9] & ((\u7|mI2C_CLK_DIV[8]~33 ) # (GND)))
// \u7|mI2C_CLK_DIV[9]~35  = CARRY((!\u7|mI2C_CLK_DIV[8]~33 ) # (!\u7|mI2C_CLK_DIV [9]))

	.dataa(gnd),
	.datab(\u7|mI2C_CLK_DIV [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u7|mI2C_CLK_DIV[8]~33 ),
	.combout(\u7|mI2C_CLK_DIV[9]~34_combout ),
	.cout(\u7|mI2C_CLK_DIV[9]~35 ));
// synopsys translate_off
defparam \u7|mI2C_CLK_DIV[9]~34 .lut_mask = 16'h3C3F;
defparam \u7|mI2C_CLK_DIV[9]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y20_N19
dffeas \u7|mI2C_CLK_DIV[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u7|mI2C_CLK_DIV[9]~34_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\u7|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u7|mI2C_CLK_DIV [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u7|mI2C_CLK_DIV[9] .is_wysiwyg = "true";
defparam \u7|mI2C_CLK_DIV[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y20_N20
cycloneive_lcell_comb \u7|mI2C_CLK_DIV[10]~36 (
// Equation(s):
// \u7|mI2C_CLK_DIV[10]~36_combout  = (\u7|mI2C_CLK_DIV [10] & (\u7|mI2C_CLK_DIV[9]~35  $ (GND))) # (!\u7|mI2C_CLK_DIV [10] & (!\u7|mI2C_CLK_DIV[9]~35  & VCC))
// \u7|mI2C_CLK_DIV[10]~37  = CARRY((\u7|mI2C_CLK_DIV [10] & !\u7|mI2C_CLK_DIV[9]~35 ))

	.dataa(gnd),
	.datab(\u7|mI2C_CLK_DIV [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u7|mI2C_CLK_DIV[9]~35 ),
	.combout(\u7|mI2C_CLK_DIV[10]~36_combout ),
	.cout(\u7|mI2C_CLK_DIV[10]~37 ));
// synopsys translate_off
defparam \u7|mI2C_CLK_DIV[10]~36 .lut_mask = 16'hC30C;
defparam \u7|mI2C_CLK_DIV[10]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y20_N21
dffeas \u7|mI2C_CLK_DIV[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u7|mI2C_CLK_DIV[10]~36_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\u7|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u7|mI2C_CLK_DIV [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u7|mI2C_CLK_DIV[10] .is_wysiwyg = "true";
defparam \u7|mI2C_CLK_DIV[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y20_N22
cycloneive_lcell_comb \u7|mI2C_CLK_DIV[11]~38 (
// Equation(s):
// \u7|mI2C_CLK_DIV[11]~38_combout  = (\u7|mI2C_CLK_DIV [11] & (!\u7|mI2C_CLK_DIV[10]~37 )) # (!\u7|mI2C_CLK_DIV [11] & ((\u7|mI2C_CLK_DIV[10]~37 ) # (GND)))
// \u7|mI2C_CLK_DIV[11]~39  = CARRY((!\u7|mI2C_CLK_DIV[10]~37 ) # (!\u7|mI2C_CLK_DIV [11]))

	.dataa(\u7|mI2C_CLK_DIV [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u7|mI2C_CLK_DIV[10]~37 ),
	.combout(\u7|mI2C_CLK_DIV[11]~38_combout ),
	.cout(\u7|mI2C_CLK_DIV[11]~39 ));
// synopsys translate_off
defparam \u7|mI2C_CLK_DIV[11]~38 .lut_mask = 16'h5A5F;
defparam \u7|mI2C_CLK_DIV[11]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y20_N23
dffeas \u7|mI2C_CLK_DIV[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u7|mI2C_CLK_DIV[11]~38_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\u7|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u7|mI2C_CLK_DIV [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u7|mI2C_CLK_DIV[11] .is_wysiwyg = "true";
defparam \u7|mI2C_CLK_DIV[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y20_N24
cycloneive_lcell_comb \u7|mI2C_CLK_DIV[12]~40 (
// Equation(s):
// \u7|mI2C_CLK_DIV[12]~40_combout  = (\u7|mI2C_CLK_DIV [12] & (\u7|mI2C_CLK_DIV[11]~39  $ (GND))) # (!\u7|mI2C_CLK_DIV [12] & (!\u7|mI2C_CLK_DIV[11]~39  & VCC))
// \u7|mI2C_CLK_DIV[12]~41  = CARRY((\u7|mI2C_CLK_DIV [12] & !\u7|mI2C_CLK_DIV[11]~39 ))

	.dataa(gnd),
	.datab(\u7|mI2C_CLK_DIV [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u7|mI2C_CLK_DIV[11]~39 ),
	.combout(\u7|mI2C_CLK_DIV[12]~40_combout ),
	.cout(\u7|mI2C_CLK_DIV[12]~41 ));
// synopsys translate_off
defparam \u7|mI2C_CLK_DIV[12]~40 .lut_mask = 16'hC30C;
defparam \u7|mI2C_CLK_DIV[12]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y20_N25
dffeas \u7|mI2C_CLK_DIV[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u7|mI2C_CLK_DIV[12]~40_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\u7|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u7|mI2C_CLK_DIV [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u7|mI2C_CLK_DIV[12] .is_wysiwyg = "true";
defparam \u7|mI2C_CLK_DIV[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y20_N26
cycloneive_lcell_comb \u7|mI2C_CLK_DIV[13]~42 (
// Equation(s):
// \u7|mI2C_CLK_DIV[13]~42_combout  = (\u7|mI2C_CLK_DIV [13] & (!\u7|mI2C_CLK_DIV[12]~41 )) # (!\u7|mI2C_CLK_DIV [13] & ((\u7|mI2C_CLK_DIV[12]~41 ) # (GND)))
// \u7|mI2C_CLK_DIV[13]~43  = CARRY((!\u7|mI2C_CLK_DIV[12]~41 ) # (!\u7|mI2C_CLK_DIV [13]))

	.dataa(\u7|mI2C_CLK_DIV [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u7|mI2C_CLK_DIV[12]~41 ),
	.combout(\u7|mI2C_CLK_DIV[13]~42_combout ),
	.cout(\u7|mI2C_CLK_DIV[13]~43 ));
// synopsys translate_off
defparam \u7|mI2C_CLK_DIV[13]~42 .lut_mask = 16'h5A5F;
defparam \u7|mI2C_CLK_DIV[13]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y20_N27
dffeas \u7|mI2C_CLK_DIV[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u7|mI2C_CLK_DIV[13]~42_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\u7|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u7|mI2C_CLK_DIV [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u7|mI2C_CLK_DIV[13] .is_wysiwyg = "true";
defparam \u7|mI2C_CLK_DIV[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y20_N28
cycloneive_lcell_comb \u7|mI2C_CLK_DIV[14]~44 (
// Equation(s):
// \u7|mI2C_CLK_DIV[14]~44_combout  = (\u7|mI2C_CLK_DIV [14] & (\u7|mI2C_CLK_DIV[13]~43  $ (GND))) # (!\u7|mI2C_CLK_DIV [14] & (!\u7|mI2C_CLK_DIV[13]~43  & VCC))
// \u7|mI2C_CLK_DIV[14]~45  = CARRY((\u7|mI2C_CLK_DIV [14] & !\u7|mI2C_CLK_DIV[13]~43 ))

	.dataa(gnd),
	.datab(\u7|mI2C_CLK_DIV [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u7|mI2C_CLK_DIV[13]~43 ),
	.combout(\u7|mI2C_CLK_DIV[14]~44_combout ),
	.cout(\u7|mI2C_CLK_DIV[14]~45 ));
// synopsys translate_off
defparam \u7|mI2C_CLK_DIV[14]~44 .lut_mask = 16'hC30C;
defparam \u7|mI2C_CLK_DIV[14]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y20_N29
dffeas \u7|mI2C_CLK_DIV[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u7|mI2C_CLK_DIV[14]~44_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\u7|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u7|mI2C_CLK_DIV [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u7|mI2C_CLK_DIV[14] .is_wysiwyg = "true";
defparam \u7|mI2C_CLK_DIV[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y20_N30
cycloneive_lcell_comb \u7|mI2C_CLK_DIV[15]~46 (
// Equation(s):
// \u7|mI2C_CLK_DIV[15]~46_combout  = \u7|mI2C_CLK_DIV [15] $ (\u7|mI2C_CLK_DIV[14]~45 )

	.dataa(\u7|mI2C_CLK_DIV [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u7|mI2C_CLK_DIV[14]~45 ),
	.combout(\u7|mI2C_CLK_DIV[15]~46_combout ),
	.cout());
// synopsys translate_off
defparam \u7|mI2C_CLK_DIV[15]~46 .lut_mask = 16'h5A5A;
defparam \u7|mI2C_CLK_DIV[15]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y20_N31
dffeas \u7|mI2C_CLK_DIV[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u7|mI2C_CLK_DIV[15]~46_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\u7|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u7|mI2C_CLK_DIV [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u7|mI2C_CLK_DIV[15] .is_wysiwyg = "true";
defparam \u7|mI2C_CLK_DIV[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y20_N0
cycloneive_lcell_comb \u7|LessThan0~3 (
// Equation(s):
// \u7|LessThan0~3_combout  = (!\u7|mI2C_CLK_DIV [13] & (!\u7|mI2C_CLK_DIV [14] & (!\u7|mI2C_CLK_DIV [15] & !\u7|mI2C_CLK_DIV [12])))

	.dataa(\u7|mI2C_CLK_DIV [13]),
	.datab(\u7|mI2C_CLK_DIV [14]),
	.datac(\u7|mI2C_CLK_DIV [15]),
	.datad(\u7|mI2C_CLK_DIV [12]),
	.cin(gnd),
	.combout(\u7|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \u7|LessThan0~3 .lut_mask = 16'h0001;
defparam \u7|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y20_N6
cycloneive_lcell_comb \u7|LessThan0~4 (
// Equation(s):
// \u7|LessThan0~4_combout  = ((!\u7|LessThan0~2_combout  & \u7|mI2C_CLK_DIV [11])) # (!\u7|LessThan0~3_combout )

	.dataa(gnd),
	.datab(\u7|LessThan0~3_combout ),
	.datac(\u7|LessThan0~2_combout ),
	.datad(\u7|mI2C_CLK_DIV [11]),
	.cin(gnd),
	.combout(\u7|LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \u7|LessThan0~4 .lut_mask = 16'h3F33;
defparam \u7|LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y20_N1
dffeas \u7|mI2C_CLK_DIV[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u7|mI2C_CLK_DIV[0]~16_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\u7|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u7|mI2C_CLK_DIV [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u7|mI2C_CLK_DIV[0] .is_wysiwyg = "true";
defparam \u7|mI2C_CLK_DIV[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y20_N2
cycloneive_lcell_comb \u7|mI2C_CLK_DIV[1]~18 (
// Equation(s):
// \u7|mI2C_CLK_DIV[1]~18_combout  = (\u7|mI2C_CLK_DIV [1] & (!\u7|mI2C_CLK_DIV[0]~17 )) # (!\u7|mI2C_CLK_DIV [1] & ((\u7|mI2C_CLK_DIV[0]~17 ) # (GND)))
// \u7|mI2C_CLK_DIV[1]~19  = CARRY((!\u7|mI2C_CLK_DIV[0]~17 ) # (!\u7|mI2C_CLK_DIV [1]))

	.dataa(gnd),
	.datab(\u7|mI2C_CLK_DIV [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u7|mI2C_CLK_DIV[0]~17 ),
	.combout(\u7|mI2C_CLK_DIV[1]~18_combout ),
	.cout(\u7|mI2C_CLK_DIV[1]~19 ));
// synopsys translate_off
defparam \u7|mI2C_CLK_DIV[1]~18 .lut_mask = 16'h3C3F;
defparam \u7|mI2C_CLK_DIV[1]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y20_N3
dffeas \u7|mI2C_CLK_DIV[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u7|mI2C_CLK_DIV[1]~18_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\u7|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u7|mI2C_CLK_DIV [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u7|mI2C_CLK_DIV[1] .is_wysiwyg = "true";
defparam \u7|mI2C_CLK_DIV[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y20_N4
cycloneive_lcell_comb \u7|mI2C_CLK_DIV[2]~20 (
// Equation(s):
// \u7|mI2C_CLK_DIV[2]~20_combout  = (\u7|mI2C_CLK_DIV [2] & (\u7|mI2C_CLK_DIV[1]~19  $ (GND))) # (!\u7|mI2C_CLK_DIV [2] & (!\u7|mI2C_CLK_DIV[1]~19  & VCC))
// \u7|mI2C_CLK_DIV[2]~21  = CARRY((\u7|mI2C_CLK_DIV [2] & !\u7|mI2C_CLK_DIV[1]~19 ))

	.dataa(gnd),
	.datab(\u7|mI2C_CLK_DIV [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u7|mI2C_CLK_DIV[1]~19 ),
	.combout(\u7|mI2C_CLK_DIV[2]~20_combout ),
	.cout(\u7|mI2C_CLK_DIV[2]~21 ));
// synopsys translate_off
defparam \u7|mI2C_CLK_DIV[2]~20 .lut_mask = 16'hC30C;
defparam \u7|mI2C_CLK_DIV[2]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y20_N5
dffeas \u7|mI2C_CLK_DIV[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u7|mI2C_CLK_DIV[2]~20_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\u7|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u7|mI2C_CLK_DIV [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u7|mI2C_CLK_DIV[2] .is_wysiwyg = "true";
defparam \u7|mI2C_CLK_DIV[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y20_N6
cycloneive_lcell_comb \u7|mI2C_CLK_DIV[3]~22 (
// Equation(s):
// \u7|mI2C_CLK_DIV[3]~22_combout  = (\u7|mI2C_CLK_DIV [3] & (!\u7|mI2C_CLK_DIV[2]~21 )) # (!\u7|mI2C_CLK_DIV [3] & ((\u7|mI2C_CLK_DIV[2]~21 ) # (GND)))
// \u7|mI2C_CLK_DIV[3]~23  = CARRY((!\u7|mI2C_CLK_DIV[2]~21 ) # (!\u7|mI2C_CLK_DIV [3]))

	.dataa(\u7|mI2C_CLK_DIV [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u7|mI2C_CLK_DIV[2]~21 ),
	.combout(\u7|mI2C_CLK_DIV[3]~22_combout ),
	.cout(\u7|mI2C_CLK_DIV[3]~23 ));
// synopsys translate_off
defparam \u7|mI2C_CLK_DIV[3]~22 .lut_mask = 16'h5A5F;
defparam \u7|mI2C_CLK_DIV[3]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y20_N7
dffeas \u7|mI2C_CLK_DIV[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u7|mI2C_CLK_DIV[3]~22_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\u7|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u7|mI2C_CLK_DIV [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u7|mI2C_CLK_DIV[3] .is_wysiwyg = "true";
defparam \u7|mI2C_CLK_DIV[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y20_N8
cycloneive_lcell_comb \u7|mI2C_CLK_DIV[4]~24 (
// Equation(s):
// \u7|mI2C_CLK_DIV[4]~24_combout  = (\u7|mI2C_CLK_DIV [4] & (\u7|mI2C_CLK_DIV[3]~23  $ (GND))) # (!\u7|mI2C_CLK_DIV [4] & (!\u7|mI2C_CLK_DIV[3]~23  & VCC))
// \u7|mI2C_CLK_DIV[4]~25  = CARRY((\u7|mI2C_CLK_DIV [4] & !\u7|mI2C_CLK_DIV[3]~23 ))

	.dataa(gnd),
	.datab(\u7|mI2C_CLK_DIV [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u7|mI2C_CLK_DIV[3]~23 ),
	.combout(\u7|mI2C_CLK_DIV[4]~24_combout ),
	.cout(\u7|mI2C_CLK_DIV[4]~25 ));
// synopsys translate_off
defparam \u7|mI2C_CLK_DIV[4]~24 .lut_mask = 16'hC30C;
defparam \u7|mI2C_CLK_DIV[4]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y20_N9
dffeas \u7|mI2C_CLK_DIV[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u7|mI2C_CLK_DIV[4]~24_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\u7|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u7|mI2C_CLK_DIV [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u7|mI2C_CLK_DIV[4] .is_wysiwyg = "true";
defparam \u7|mI2C_CLK_DIV[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y20_N10
cycloneive_lcell_comb \u7|mI2C_CLK_DIV[5]~26 (
// Equation(s):
// \u7|mI2C_CLK_DIV[5]~26_combout  = (\u7|mI2C_CLK_DIV [5] & (!\u7|mI2C_CLK_DIV[4]~25 )) # (!\u7|mI2C_CLK_DIV [5] & ((\u7|mI2C_CLK_DIV[4]~25 ) # (GND)))
// \u7|mI2C_CLK_DIV[5]~27  = CARRY((!\u7|mI2C_CLK_DIV[4]~25 ) # (!\u7|mI2C_CLK_DIV [5]))

	.dataa(\u7|mI2C_CLK_DIV [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u7|mI2C_CLK_DIV[4]~25 ),
	.combout(\u7|mI2C_CLK_DIV[5]~26_combout ),
	.cout(\u7|mI2C_CLK_DIV[5]~27 ));
// synopsys translate_off
defparam \u7|mI2C_CLK_DIV[5]~26 .lut_mask = 16'h5A5F;
defparam \u7|mI2C_CLK_DIV[5]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y20_N11
dffeas \u7|mI2C_CLK_DIV[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u7|mI2C_CLK_DIV[5]~26_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\u7|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u7|mI2C_CLK_DIV [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u7|mI2C_CLK_DIV[5] .is_wysiwyg = "true";
defparam \u7|mI2C_CLK_DIV[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y20_N12
cycloneive_lcell_comb \u7|mI2C_CLK_DIV[6]~28 (
// Equation(s):
// \u7|mI2C_CLK_DIV[6]~28_combout  = (\u7|mI2C_CLK_DIV [6] & (\u7|mI2C_CLK_DIV[5]~27  $ (GND))) # (!\u7|mI2C_CLK_DIV [6] & (!\u7|mI2C_CLK_DIV[5]~27  & VCC))
// \u7|mI2C_CLK_DIV[6]~29  = CARRY((\u7|mI2C_CLK_DIV [6] & !\u7|mI2C_CLK_DIV[5]~27 ))

	.dataa(\u7|mI2C_CLK_DIV [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u7|mI2C_CLK_DIV[5]~27 ),
	.combout(\u7|mI2C_CLK_DIV[6]~28_combout ),
	.cout(\u7|mI2C_CLK_DIV[6]~29 ));
// synopsys translate_off
defparam \u7|mI2C_CLK_DIV[6]~28 .lut_mask = 16'hA50A;
defparam \u7|mI2C_CLK_DIV[6]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y20_N13
dffeas \u7|mI2C_CLK_DIV[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u7|mI2C_CLK_DIV[6]~28_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\u7|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u7|mI2C_CLK_DIV [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u7|mI2C_CLK_DIV[6] .is_wysiwyg = "true";
defparam \u7|mI2C_CLK_DIV[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y20_N15
dffeas \u7|mI2C_CLK_DIV[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u7|mI2C_CLK_DIV[7]~30_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\u7|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u7|mI2C_CLK_DIV [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u7|mI2C_CLK_DIV[7] .is_wysiwyg = "true";
defparam \u7|mI2C_CLK_DIV[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y20_N12
cycloneive_lcell_comb \u7|LessThan0~1 (
// Equation(s):
// \u7|LessThan0~1_combout  = ((!\u7|mI2C_CLK_DIV [8]) # (!\u7|mI2C_CLK_DIV [6])) # (!\u7|mI2C_CLK_DIV [7])

	.dataa(gnd),
	.datab(\u7|mI2C_CLK_DIV [7]),
	.datac(\u7|mI2C_CLK_DIV [6]),
	.datad(\u7|mI2C_CLK_DIV [8]),
	.cin(gnd),
	.combout(\u7|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u7|LessThan0~1 .lut_mask = 16'h3FFF;
defparam \u7|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y20_N18
cycloneive_lcell_comb \u7|LessThan0~0 (
// Equation(s):
// \u7|LessThan0~0_combout  = (!\u7|mI2C_CLK_DIV [3] & (!\u7|mI2C_CLK_DIV [5] & (!\u7|mI2C_CLK_DIV [4] & !\u7|mI2C_CLK_DIV [2])))

	.dataa(\u7|mI2C_CLK_DIV [3]),
	.datab(\u7|mI2C_CLK_DIV [5]),
	.datac(\u7|mI2C_CLK_DIV [4]),
	.datad(\u7|mI2C_CLK_DIV [2]),
	.cin(gnd),
	.combout(\u7|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u7|LessThan0~0 .lut_mask = 16'h0001;
defparam \u7|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y20_N22
cycloneive_lcell_comb \u7|LessThan0~2 (
// Equation(s):
// \u7|LessThan0~2_combout  = (!\u7|mI2C_CLK_DIV [10] & (!\u7|mI2C_CLK_DIV [9] & ((\u7|LessThan0~1_combout ) # (\u7|LessThan0~0_combout ))))

	.dataa(\u7|LessThan0~1_combout ),
	.datab(\u7|LessThan0~0_combout ),
	.datac(\u7|mI2C_CLK_DIV [10]),
	.datad(\u7|mI2C_CLK_DIV [9]),
	.cin(gnd),
	.combout(\u7|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u7|LessThan0~2 .lut_mask = 16'h000E;
defparam \u7|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y20_N4
cycloneive_lcell_comb \u7|mI2C_CTRL_CLK~0 (
// Equation(s):
// \u7|mI2C_CTRL_CLK~0_combout  = \u7|mI2C_CTRL_CLK~q  $ ((((!\u7|LessThan0~2_combout  & \u7|mI2C_CLK_DIV [11])) # (!\u7|LessThan0~3_combout )))

	.dataa(\u7|LessThan0~2_combout ),
	.datab(\u7|LessThan0~3_combout ),
	.datac(\u7|mI2C_CTRL_CLK~q ),
	.datad(\u7|mI2C_CLK_DIV [11]),
	.cin(gnd),
	.combout(\u7|mI2C_CTRL_CLK~0_combout ),
	.cout());
// synopsys translate_off
defparam \u7|mI2C_CTRL_CLK~0 .lut_mask = 16'h87C3;
defparam \u7|mI2C_CTRL_CLK~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y20_N5
dffeas \u7|mI2C_CTRL_CLK (
	.clk(\CLOCK_50~input_o ),
	.d(\u7|mI2C_CTRL_CLK~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u7|mI2C_CTRL_CLK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u7|mI2C_CTRL_CLK .is_wysiwyg = "true";
defparam \u7|mI2C_CTRL_CLK .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G18
cycloneive_clkctrl \u7|mI2C_CTRL_CLK~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\u7|mI2C_CTRL_CLK~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\u7|mI2C_CTRL_CLK~clkctrl_outclk ));
// synopsys translate_off
defparam \u7|mI2C_CTRL_CLK~clkctrl .clock_type = "global clock";
defparam \u7|mI2C_CTRL_CLK~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X103_Y13_N4
cycloneive_lcell_comb \u7|u0|SD_COUNTER[0]~6 (
// Equation(s):
// \u7|u0|SD_COUNTER[0]~6_combout  = !\u7|u0|SD_COUNTER [0]
// \u7|u0|SD_COUNTER[0]~7  = CARRY(!\u7|u0|SD_COUNTER [0])

	.dataa(gnd),
	.datab(\u7|u0|SD_COUNTER [0]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u7|u0|SD_COUNTER[0]~6_combout ),
	.cout(\u7|u0|SD_COUNTER[0]~7 ));
// synopsys translate_off
defparam \u7|u0|SD_COUNTER[0]~6 .lut_mask = 16'h3333;
defparam \u7|u0|SD_COUNTER[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y13_N10
cycloneive_lcell_comb \u7|u0|SD_COUNTER[3]~14 (
// Equation(s):
// \u7|u0|SD_COUNTER[3]~14_combout  = (\u7|u0|SD_COUNTER [3] & ((GND) # (!\u7|u0|SD_COUNTER[2]~13 ))) # (!\u7|u0|SD_COUNTER [3] & (\u7|u0|SD_COUNTER[2]~13  $ (GND)))
// \u7|u0|SD_COUNTER[3]~15  = CARRY((\u7|u0|SD_COUNTER [3]) # (!\u7|u0|SD_COUNTER[2]~13 ))

	.dataa(\u7|u0|SD_COUNTER [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u7|u0|SD_COUNTER[2]~13 ),
	.combout(\u7|u0|SD_COUNTER[3]~14_combout ),
	.cout(\u7|u0|SD_COUNTER[3]~15 ));
// synopsys translate_off
defparam \u7|u0|SD_COUNTER[3]~14 .lut_mask = 16'h5AAF;
defparam \u7|u0|SD_COUNTER[3]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X103_Y13_N12
cycloneive_lcell_comb \u7|u0|SD_COUNTER[4]~16 (
// Equation(s):
// \u7|u0|SD_COUNTER[4]~16_combout  = (\u7|u0|SD_COUNTER [4] & (\u7|u0|SD_COUNTER[3]~15  & VCC)) # (!\u7|u0|SD_COUNTER [4] & (!\u7|u0|SD_COUNTER[3]~15 ))
// \u7|u0|SD_COUNTER[4]~17  = CARRY((!\u7|u0|SD_COUNTER [4] & !\u7|u0|SD_COUNTER[3]~15 ))

	.dataa(gnd),
	.datab(\u7|u0|SD_COUNTER [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u7|u0|SD_COUNTER[3]~15 ),
	.combout(\u7|u0|SD_COUNTER[4]~16_combout ),
	.cout(\u7|u0|SD_COUNTER[4]~17 ));
// synopsys translate_off
defparam \u7|u0|SD_COUNTER[4]~16 .lut_mask = 16'hC303;
defparam \u7|u0|SD_COUNTER[4]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X103_Y13_N30
cycloneive_lcell_comb \u7|u0|SD_COUNTER[0]~8 (
// Equation(s):
// \u7|u0|SD_COUNTER[0]~8_combout  = (!\u7|u0|SD_COUNTER [3] & (\u7|mI2C_GO~q  & (!\u7|u0|SD_COUNTER [2] & !\u7|u0|SD_COUNTER [1])))

	.dataa(\u7|u0|SD_COUNTER [3]),
	.datab(\u7|mI2C_GO~q ),
	.datac(\u7|u0|SD_COUNTER [2]),
	.datad(\u7|u0|SD_COUNTER [1]),
	.cin(gnd),
	.combout(\u7|u0|SD_COUNTER[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u7|u0|SD_COUNTER[0]~8 .lut_mask = 16'h0004;
defparam \u7|u0|SD_COUNTER[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y13_N20
cycloneive_lcell_comb \u7|u0|SD_COUNTER[0]~9 (
// Equation(s):
// \u7|u0|SD_COUNTER[0]~9_combout  = ((\u7|u0|SD_COUNTER [0]) # ((\u7|u0|SD_COUNTER [5]) # (\u7|u0|SD_COUNTER [4]))) # (!\u7|u0|SD_COUNTER[0]~8_combout )

	.dataa(\u7|u0|SD_COUNTER[0]~8_combout ),
	.datab(\u7|u0|SD_COUNTER [0]),
	.datac(\u7|u0|SD_COUNTER [5]),
	.datad(\u7|u0|SD_COUNTER [4]),
	.cin(gnd),
	.combout(\u7|u0|SD_COUNTER[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u7|u0|SD_COUNTER[0]~9 .lut_mask = 16'hFFFD;
defparam \u7|u0|SD_COUNTER[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y13_N13
dffeas \u7|u0|SD_COUNTER[4] (
	.clk(\u7|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(\u7|u0|SD_COUNTER[4]~16_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u7|mI2C_GO~q ),
	.ena(\u7|u0|SD_COUNTER[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u7|u0|SD_COUNTER [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u7|u0|SD_COUNTER[4] .is_wysiwyg = "true";
defparam \u7|u0|SD_COUNTER[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y13_N14
cycloneive_lcell_comb \u7|u0|SD_COUNTER[5]~18 (
// Equation(s):
// \u7|u0|SD_COUNTER[5]~18_combout  = \u7|u0|SD_COUNTER [5] $ (\u7|u0|SD_COUNTER[4]~17 )

	.dataa(gnd),
	.datab(\u7|u0|SD_COUNTER [5]),
	.datac(gnd),
	.datad(gnd),
	.cin(\u7|u0|SD_COUNTER[4]~17 ),
	.combout(\u7|u0|SD_COUNTER[5]~18_combout ),
	.cout());
// synopsys translate_off
defparam \u7|u0|SD_COUNTER[5]~18 .lut_mask = 16'h3C3C;
defparam \u7|u0|SD_COUNTER[5]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X103_Y13_N15
dffeas \u7|u0|SD_COUNTER[5] (
	.clk(\u7|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(\u7|u0|SD_COUNTER[5]~18_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u7|mI2C_GO~q ),
	.ena(\u7|u0|SD_COUNTER[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u7|u0|SD_COUNTER [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u7|u0|SD_COUNTER[5] .is_wysiwyg = "true";
defparam \u7|u0|SD_COUNTER[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y14_N10
cycloneive_lcell_comb \u7|u0|Selector1~0 (
// Equation(s):
// \u7|u0|Selector1~0_combout  = (!\u7|u0|SD_COUNTER [3]) # (!\u7|u0|SD_COUNTER [4])

	.dataa(\u7|u0|SD_COUNTER [4]),
	.datab(gnd),
	.datac(\u7|u0|SD_COUNTER [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u7|u0|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u7|u0|Selector1~0 .lut_mask = 16'h5F5F;
defparam \u7|u0|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y14_N8
cycloneive_lcell_comb \u7|u0|END~5 (
// Equation(s):
// \u7|u0|END~5_combout  = (\u7|u0|SD_COUNTER [0] & (\u7|u0|SD_COUNTER [1] & (\u7|u0|SD_COUNTER [2] & !\u7|u0|Selector1~0_combout )))

	.dataa(\u7|u0|SD_COUNTER [0]),
	.datab(\u7|u0|SD_COUNTER [1]),
	.datac(\u7|u0|SD_COUNTER [2]),
	.datad(\u7|u0|Selector1~0_combout ),
	.cin(gnd),
	.combout(\u7|u0|END~5_combout ),
	.cout());
// synopsys translate_off
defparam \u7|u0|END~5 .lut_mask = 16'h0080;
defparam \u7|u0|END~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y13_N26
cycloneive_lcell_comb \u7|u0|END~4 (
// Equation(s):
// \u7|u0|END~4_combout  = (\u7|u0|END~5_combout  & (\u7|u0|SD_COUNTER [5])) # (!\u7|u0|END~5_combout  & ((\u7|u0|END~q )))

	.dataa(gnd),
	.datab(\u7|u0|SD_COUNTER [5]),
	.datac(\u7|u0|END~q ),
	.datad(\u7|u0|END~5_combout ),
	.cin(gnd),
	.combout(\u7|u0|END~4_combout ),
	.cout());
// synopsys translate_off
defparam \u7|u0|END~4 .lut_mask = 16'hCCF0;
defparam \u7|u0|END~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y13_N27
dffeas \u7|u0|END (
	.clk(\u7|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(\u7|u0|END~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u7|u0|END~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u7|u0|END .is_wysiwyg = "true";
defparam \u7|u0|END .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X85_Y0_N1
cycloneive_io_ibuf \GPIO_1[15]~input (
	.i(GPIO_1[15]),
	.ibar(gnd),
	.o(\GPIO_1[15]~input_o ));
// synopsys translate_off
defparam \GPIO_1[15]~input .bus_hold = "false";
defparam \GPIO_1[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X103_Y14_N26
cycloneive_lcell_comb \u7|u0|ACK2~0 (
// Equation(s):
// \u7|u0|ACK2~0_combout  = (\u7|u0|SD_COUNTER [1] & (\u7|u0|SD_COUNTER [3] & \u7|u0|SD_COUNTER [5]))

	.dataa(gnd),
	.datab(\u7|u0|SD_COUNTER [1]),
	.datac(\u7|u0|SD_COUNTER [3]),
	.datad(\u7|u0|SD_COUNTER [5]),
	.cin(gnd),
	.combout(\u7|u0|ACK2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u7|u0|ACK2~0 .lut_mask = 16'hC000;
defparam \u7|u0|ACK2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y13_N2
cycloneive_lcell_comb \u7|u0|ACK2~1 (
// Equation(s):
// \u7|u0|ACK2~1_combout  = (\u7|u0|ACK2~0_combout  & ((\u7|u0|SD_COUNTER [2] & (\u7|u0|SD_COUNTER [0] & \u7|u0|SD_COUNTER [4])) # (!\u7|u0|SD_COUNTER [2] & (!\u7|u0|SD_COUNTER [0] & !\u7|u0|SD_COUNTER [4]))))

	.dataa(\u7|u0|ACK2~0_combout ),
	.datab(\u7|u0|SD_COUNTER [2]),
	.datac(\u7|u0|SD_COUNTER [0]),
	.datad(\u7|u0|SD_COUNTER [4]),
	.cin(gnd),
	.combout(\u7|u0|ACK2~1_combout ),
	.cout());
// synopsys translate_off
defparam \u7|u0|ACK2~1 .lut_mask = 16'h8002;
defparam \u7|u0|ACK2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y13_N18
cycloneive_lcell_comb \u7|u0|ACK2~2 (
// Equation(s):
// \u7|u0|ACK2~2_combout  = (\u7|u0|ACK2~1_combout  & (\GPIO_1[15]~input_o  & (!\u7|u0|SD_COUNTER [4]))) # (!\u7|u0|ACK2~1_combout  & (((\u7|u0|ACK2~q ))))

	.dataa(\GPIO_1[15]~input_o ),
	.datab(\u7|u0|SD_COUNTER [4]),
	.datac(\u7|u0|ACK2~q ),
	.datad(\u7|u0|ACK2~1_combout ),
	.cin(gnd),
	.combout(\u7|u0|ACK2~2_combout ),
	.cout());
// synopsys translate_off
defparam \u7|u0|ACK2~2 .lut_mask = 16'h22F0;
defparam \u7|u0|ACK2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y13_N19
dffeas \u7|u0|ACK2 (
	.clk(\u7|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(\u7|u0|ACK2~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u7|u0|ACK2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u7|u0|ACK2 .is_wysiwyg = "true";
defparam \u7|u0|ACK2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y14_N20
cycloneive_lcell_comb \u7|u0|Selector2~0 (
// Equation(s):
// \u7|u0|Selector2~0_combout  = (\u7|u0|SD_COUNTER [3] & (\u7|u0|SD_COUNTER [1] & (\u7|u0|SD_COUNTER [2] & \u7|u0|SD_COUNTER [4]))) # (!\u7|u0|SD_COUNTER [3] & (!\u7|u0|SD_COUNTER [1] & (!\u7|u0|SD_COUNTER [2] & !\u7|u0|SD_COUNTER [4])))

	.dataa(\u7|u0|SD_COUNTER [3]),
	.datab(\u7|u0|SD_COUNTER [1]),
	.datac(\u7|u0|SD_COUNTER [2]),
	.datad(\u7|u0|SD_COUNTER [4]),
	.cin(gnd),
	.combout(\u7|u0|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u7|u0|Selector2~0 .lut_mask = 16'h8001;
defparam \u7|u0|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y14_N30
cycloneive_lcell_comb \u7|u0|ACK3~0 (
// Equation(s):
// \u7|u0|ACK3~0_combout  = (\u7|u0|SD_COUNTER [5] & (\u7|u0|SD_COUNTER [0] & \u7|u0|Selector2~0_combout ))

	.dataa(\u7|u0|SD_COUNTER [5]),
	.datab(gnd),
	.datac(\u7|u0|SD_COUNTER [0]),
	.datad(\u7|u0|Selector2~0_combout ),
	.cin(gnd),
	.combout(\u7|u0|ACK3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u7|u0|ACK3~0 .lut_mask = 16'hA000;
defparam \u7|u0|ACK3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y13_N28
cycloneive_lcell_comb \u7|u0|ACK3~1 (
// Equation(s):
// \u7|u0|ACK3~1_combout  = (\u7|u0|ACK3~0_combout  & (!\u7|u0|SD_COUNTER [4] & ((\GPIO_1[15]~input_o )))) # (!\u7|u0|ACK3~0_combout  & (((\u7|u0|ACK3~q ))))

	.dataa(\u7|u0|ACK3~0_combout ),
	.datab(\u7|u0|SD_COUNTER [4]),
	.datac(\u7|u0|ACK3~q ),
	.datad(\GPIO_1[15]~input_o ),
	.cin(gnd),
	.combout(\u7|u0|ACK3~1_combout ),
	.cout());
// synopsys translate_off
defparam \u7|u0|ACK3~1 .lut_mask = 16'h7250;
defparam \u7|u0|ACK3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y13_N29
dffeas \u7|u0|ACK3 (
	.clk(\u7|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(\u7|u0|ACK3~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u7|u0|ACK3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u7|u0|ACK3 .is_wysiwyg = "true";
defparam \u7|u0|ACK3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y13_N22
cycloneive_lcell_comb \u7|u0|Selector4~0 (
// Equation(s):
// \u7|u0|Selector4~0_combout  = (\u7|u0|SD_COUNTER [0] & (\GPIO_1[15]~input_o  & (!\u7|u0|SD_COUNTER [2]))) # (!\u7|u0|SD_COUNTER [0] & (((\u7|u0|ACK1~q ))))

	.dataa(\GPIO_1[15]~input_o ),
	.datab(\u7|u0|SD_COUNTER [2]),
	.datac(\u7|u0|SD_COUNTER [0]),
	.datad(\u7|u0|ACK1~q ),
	.cin(gnd),
	.combout(\u7|u0|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \u7|u0|Selector4~0 .lut_mask = 16'h2F20;
defparam \u7|u0|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y13_N16
cycloneive_lcell_comb \u7|u0|ACK1~0 (
// Equation(s):
// \u7|u0|ACK1~0_combout  = (\u7|u0|SD_COUNTER [5] & (\u7|u0|SD_COUNTER [1] & (\u7|u0|SD_COUNTER [3] $ (!\u7|u0|SD_COUNTER [2]))))

	.dataa(\u7|u0|SD_COUNTER [3]),
	.datab(\u7|u0|SD_COUNTER [2]),
	.datac(\u7|u0|SD_COUNTER [5]),
	.datad(\u7|u0|SD_COUNTER [1]),
	.cin(gnd),
	.combout(\u7|u0|ACK1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u7|u0|ACK1~0 .lut_mask = 16'h9000;
defparam \u7|u0|ACK1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y13_N0
cycloneive_lcell_comb \u7|u0|ACK1~1 (
// Equation(s):
// \u7|u0|ACK1~1_combout  = (\u7|u0|SD_COUNTER [4] & ((\u7|u0|ACK1~0_combout  & (\u7|u0|Selector4~0_combout )) # (!\u7|u0|ACK1~0_combout  & ((\u7|u0|ACK1~q ))))) # (!\u7|u0|SD_COUNTER [4] & (((\u7|u0|ACK1~q ))))

	.dataa(\u7|u0|Selector4~0_combout ),
	.datab(\u7|u0|SD_COUNTER [4]),
	.datac(\u7|u0|ACK1~q ),
	.datad(\u7|u0|ACK1~0_combout ),
	.cin(gnd),
	.combout(\u7|u0|ACK1~1_combout ),
	.cout());
// synopsys translate_off
defparam \u7|u0|ACK1~1 .lut_mask = 16'hB8F0;
defparam \u7|u0|ACK1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y13_N1
dffeas \u7|u0|ACK1 (
	.clk(\u7|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(\u7|u0|ACK1~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u7|u0|ACK1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u7|u0|ACK1 .is_wysiwyg = "true";
defparam \u7|u0|ACK1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y14_N24
cycloneive_lcell_comb \u7|mSetup_ST~12 (
// Equation(s):
// \u7|mSetup_ST~12_combout  = (!\u7|u0|ACK2~q  & (!\u7|u0|ACK3~q  & !\u7|u0|ACK1~q ))

	.dataa(gnd),
	.datab(\u7|u0|ACK2~q ),
	.datac(\u7|u0|ACK3~q ),
	.datad(\u7|u0|ACK1~q ),
	.cin(gnd),
	.combout(\u7|mSetup_ST~12_combout ),
	.cout());
// synopsys translate_off
defparam \u7|mSetup_ST~12 .lut_mask = 16'h0003;
defparam \u7|mSetup_ST~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y13_N18
cycloneive_lcell_comb \u7|mSetup_ST~13 (
// Equation(s):
// \u7|mSetup_ST~13_combout  = (\u7|mSetup_ST~12_combout  & (!\u7|u0|END~q  & \u7|mSetup_ST.0001~q ))

	.dataa(gnd),
	.datab(\u7|mSetup_ST~12_combout ),
	.datac(\u7|u0|END~q ),
	.datad(\u7|mSetup_ST.0001~q ),
	.cin(gnd),
	.combout(\u7|mSetup_ST~13_combout ),
	.cout());
// synopsys translate_off
defparam \u7|mSetup_ST~13 .lut_mask = 16'h0C00;
defparam \u7|mSetup_ST~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y13_N14
cycloneive_lcell_comb \u7|LUT_INDEX[1]~7 (
// Equation(s):
// \u7|LUT_INDEX[1]~7_combout  = (\u7|LUT_INDEX [0] & (\u7|LUT_INDEX [1] $ (VCC))) # (!\u7|LUT_INDEX [0] & (\u7|LUT_INDEX [1] & VCC))
// \u7|LUT_INDEX[1]~8  = CARRY((\u7|LUT_INDEX [0] & \u7|LUT_INDEX [1]))

	.dataa(\u7|LUT_INDEX [0]),
	.datab(\u7|LUT_INDEX [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u7|LUT_INDEX[1]~7_combout ),
	.cout(\u7|LUT_INDEX[1]~8 ));
// synopsys translate_off
defparam \u7|LUT_INDEX[1]~7 .lut_mask = 16'h6688;
defparam \u7|LUT_INDEX[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y13_N15
dffeas \u7|LUT_INDEX[1] (
	.clk(\u7|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(\u7|LUT_INDEX[1]~7_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u7|LUT_INDEX[5]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u7|LUT_INDEX [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u7|LUT_INDEX[1] .is_wysiwyg = "true";
defparam \u7|LUT_INDEX[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y13_N26
cycloneive_lcell_comb \u7|WideOr5~0 (
// Equation(s):
// \u7|WideOr5~0_combout  = (!\u7|LUT_INDEX [3] & (!\u7|LUT_INDEX [2] & (!\u7|LUT_INDEX [1] & !\u7|LUT_INDEX [0])))

	.dataa(\u7|LUT_INDEX [3]),
	.datab(\u7|LUT_INDEX [2]),
	.datac(\u7|LUT_INDEX [1]),
	.datad(\u7|LUT_INDEX [0]),
	.cin(gnd),
	.combout(\u7|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \u7|WideOr5~0 .lut_mask = 16'h0001;
defparam \u7|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y13_N20
cycloneive_lcell_comb \u7|LUT_INDEX[4]~13 (
// Equation(s):
// \u7|LUT_INDEX[4]~13_combout  = (\u7|LUT_INDEX [4] & (!\u7|LUT_INDEX[3]~12 )) # (!\u7|LUT_INDEX [4] & ((\u7|LUT_INDEX[3]~12 ) # (GND)))
// \u7|LUT_INDEX[4]~14  = CARRY((!\u7|LUT_INDEX[3]~12 ) # (!\u7|LUT_INDEX [4]))

	.dataa(gnd),
	.datab(\u7|LUT_INDEX [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u7|LUT_INDEX[3]~12 ),
	.combout(\u7|LUT_INDEX[4]~13_combout ),
	.cout(\u7|LUT_INDEX[4]~14 ));
// synopsys translate_off
defparam \u7|LUT_INDEX[4]~13 .lut_mask = 16'h3C3F;
defparam \u7|LUT_INDEX[4]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X107_Y13_N22
cycloneive_lcell_comb \u7|LUT_INDEX[5]~15 (
// Equation(s):
// \u7|LUT_INDEX[5]~15_combout  = \u7|LUT_INDEX [5] $ (!\u7|LUT_INDEX[4]~14 )

	.dataa(\u7|LUT_INDEX [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u7|LUT_INDEX[4]~14 ),
	.combout(\u7|LUT_INDEX[5]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u7|LUT_INDEX[5]~15 .lut_mask = 16'hA5A5;
defparam \u7|LUT_INDEX[5]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X107_Y13_N23
dffeas \u7|LUT_INDEX[5] (
	.clk(\u7|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(\u7|LUT_INDEX[5]~15_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u7|LUT_INDEX[5]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u7|LUT_INDEX [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u7|LUT_INDEX[5] .is_wysiwyg = "true";
defparam \u7|LUT_INDEX[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y13_N24
cycloneive_lcell_comb \u7|LUT_INDEX[5]~5 (
// Equation(s):
// \u7|LUT_INDEX[5]~5_combout  = (!\u7|LUT_INDEX [5] & (\u7|mSetup_ST.0010~q  & ((\u7|WideOr5~0_combout ) # (!\u7|LUT_INDEX [4]))))

	.dataa(\u7|WideOr5~0_combout ),
	.datab(\u7|LUT_INDEX [4]),
	.datac(\u7|LUT_INDEX [5]),
	.datad(\u7|mSetup_ST.0010~q ),
	.cin(gnd),
	.combout(\u7|LUT_INDEX[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u7|LUT_INDEX[5]~5 .lut_mask = 16'h0B00;
defparam \u7|LUT_INDEX[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y13_N12
cycloneive_lcell_comb \u7|LUT_INDEX[0]~6 (
// Equation(s):
// \u7|LUT_INDEX[0]~6_combout  = \u7|LUT_INDEX [0] $ (\u7|LUT_INDEX[5]~5_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u7|LUT_INDEX [0]),
	.datad(\u7|LUT_INDEX[5]~5_combout ),
	.cin(gnd),
	.combout(\u7|LUT_INDEX[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u7|LUT_INDEX[0]~6 .lut_mask = 16'h0FF0;
defparam \u7|LUT_INDEX[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y13_N13
dffeas \u7|LUT_INDEX[0] (
	.clk(\u7|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(\u7|LUT_INDEX[0]~6_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u7|LUT_INDEX [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u7|LUT_INDEX[0] .is_wysiwyg = "true";
defparam \u7|LUT_INDEX[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y13_N16
cycloneive_lcell_comb \u7|LUT_INDEX[2]~9 (
// Equation(s):
// \u7|LUT_INDEX[2]~9_combout  = (\u7|LUT_INDEX [2] & (!\u7|LUT_INDEX[1]~8 )) # (!\u7|LUT_INDEX [2] & ((\u7|LUT_INDEX[1]~8 ) # (GND)))
// \u7|LUT_INDEX[2]~10  = CARRY((!\u7|LUT_INDEX[1]~8 ) # (!\u7|LUT_INDEX [2]))

	.dataa(gnd),
	.datab(\u7|LUT_INDEX [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u7|LUT_INDEX[1]~8 ),
	.combout(\u7|LUT_INDEX[2]~9_combout ),
	.cout(\u7|LUT_INDEX[2]~10 ));
// synopsys translate_off
defparam \u7|LUT_INDEX[2]~9 .lut_mask = 16'h3C3F;
defparam \u7|LUT_INDEX[2]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X107_Y13_N17
dffeas \u7|LUT_INDEX[2] (
	.clk(\u7|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(\u7|LUT_INDEX[2]~9_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u7|LUT_INDEX[5]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u7|LUT_INDEX [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u7|LUT_INDEX[2] .is_wysiwyg = "true";
defparam \u7|LUT_INDEX[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y13_N18
cycloneive_lcell_comb \u7|LUT_INDEX[3]~11 (
// Equation(s):
// \u7|LUT_INDEX[3]~11_combout  = (\u7|LUT_INDEX [3] & (\u7|LUT_INDEX[2]~10  $ (GND))) # (!\u7|LUT_INDEX [3] & (!\u7|LUT_INDEX[2]~10  & VCC))
// \u7|LUT_INDEX[3]~12  = CARRY((\u7|LUT_INDEX [3] & !\u7|LUT_INDEX[2]~10 ))

	.dataa(\u7|LUT_INDEX [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u7|LUT_INDEX[2]~10 ),
	.combout(\u7|LUT_INDEX[3]~11_combout ),
	.cout(\u7|LUT_INDEX[3]~12 ));
// synopsys translate_off
defparam \u7|LUT_INDEX[3]~11 .lut_mask = 16'hA50A;
defparam \u7|LUT_INDEX[3]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X107_Y13_N19
dffeas \u7|LUT_INDEX[3] (
	.clk(\u7|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(\u7|LUT_INDEX[3]~11_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u7|LUT_INDEX[5]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u7|LUT_INDEX [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u7|LUT_INDEX[3] .is_wysiwyg = "true";
defparam \u7|LUT_INDEX[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X107_Y13_N21
dffeas \u7|LUT_INDEX[4] (
	.clk(\u7|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(\u7|LUT_INDEX[4]~13_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u7|LUT_INDEX[5]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u7|LUT_INDEX [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u7|LUT_INDEX[4] .is_wysiwyg = "true";
defparam \u7|LUT_INDEX[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y13_N14
cycloneive_lcell_comb \u7|LessThan1~0 (
// Equation(s):
// \u7|LessThan1~0_combout  = (!\u7|LUT_INDEX [5] & ((\u7|WideOr5~0_combout ) # (!\u7|LUT_INDEX [4])))

	.dataa(\u7|LUT_INDEX [4]),
	.datab(\u7|LUT_INDEX [5]),
	.datac(\u7|WideOr5~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u7|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u7|LessThan1~0 .lut_mask = 16'h3131;
defparam \u7|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y13_N19
dffeas \u7|mSetup_ST.0010 (
	.clk(\u7|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(\u7|mSetup_ST~13_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u7|LessThan1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u7|mSetup_ST.0010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u7|mSetup_ST.0010 .is_wysiwyg = "true";
defparam \u7|mSetup_ST.0010 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y13_N20
cycloneive_lcell_comb \u7|Selector1~0 (
// Equation(s):
// \u7|Selector1~0_combout  = (!\u7|mSetup_ST.0010~q  & ((\u7|u0|END~q ) # ((\u7|mSetup_ST~12_combout ) # (!\u7|mSetup_ST.0001~q ))))

	.dataa(\u7|u0|END~q ),
	.datab(\u7|mSetup_ST.0001~q ),
	.datac(\u7|mSetup_ST~12_combout ),
	.datad(\u7|mSetup_ST.0010~q ),
	.cin(gnd),
	.combout(\u7|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u7|Selector1~0 .lut_mask = 16'h00FB;
defparam \u7|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y13_N21
dffeas \u7|mSetup_ST.0000 (
	.clk(\u7|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(\u7|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u7|LessThan1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u7|mSetup_ST.0000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u7|mSetup_ST.0000 .is_wysiwyg = "true";
defparam \u7|mSetup_ST.0000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y13_N28
cycloneive_lcell_comb \u7|Selector2~0 (
// Equation(s):
// \u7|Selector2~0_combout  = ((\u7|u0|END~q  & \u7|mSetup_ST.0001~q )) # (!\u7|mSetup_ST.0000~q )

	.dataa(\u7|u0|END~q ),
	.datab(gnd),
	.datac(\u7|mSetup_ST.0001~q ),
	.datad(\u7|mSetup_ST.0000~q ),
	.cin(gnd),
	.combout(\u7|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u7|Selector2~0 .lut_mask = 16'hA0FF;
defparam \u7|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y13_N29
dffeas \u7|mSetup_ST.0001 (
	.clk(\u7|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(\u7|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u7|LessThan1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u7|mSetup_ST.0001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u7|mSetup_ST.0001 .is_wysiwyg = "true";
defparam \u7|mSetup_ST.0001 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y13_N12
cycloneive_lcell_comb \u7|Selector0~0 (
// Equation(s):
// \u7|Selector0~0_combout  = (\u7|mSetup_ST.0001~q  & (\u7|u0|END~q  & (\u7|mI2C_GO~q ))) # (!\u7|mSetup_ST.0001~q  & (((\u7|mI2C_GO~q ) # (!\u7|mSetup_ST.0010~q ))))

	.dataa(\u7|u0|END~q ),
	.datab(\u7|mSetup_ST.0001~q ),
	.datac(\u7|mI2C_GO~q ),
	.datad(\u7|mSetup_ST.0010~q ),
	.cin(gnd),
	.combout(\u7|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u7|Selector0~0 .lut_mask = 16'hB0B3;
defparam \u7|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y13_N13
dffeas \u7|mI2C_GO (
	.clk(\u7|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(\u7|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u7|LessThan1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u7|mI2C_GO~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u7|mI2C_GO .is_wysiwyg = "true";
defparam \u7|mI2C_GO .power_up = "low";
// synopsys translate_on

// Location: FF_X103_Y13_N5
dffeas \u7|u0|SD_COUNTER[0] (
	.clk(\u7|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(\u7|u0|SD_COUNTER[0]~6_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u7|mI2C_GO~q ),
	.ena(\u7|u0|SD_COUNTER[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u7|u0|SD_COUNTER [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u7|u0|SD_COUNTER[0] .is_wysiwyg = "true";
defparam \u7|u0|SD_COUNTER[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y13_N6
cycloneive_lcell_comb \u7|u0|SD_COUNTER[1]~10 (
// Equation(s):
// \u7|u0|SD_COUNTER[1]~10_combout  = (\u7|u0|SD_COUNTER [1] & ((GND) # (!\u7|u0|SD_COUNTER[0]~7 ))) # (!\u7|u0|SD_COUNTER [1] & (\u7|u0|SD_COUNTER[0]~7  $ (GND)))
// \u7|u0|SD_COUNTER[1]~11  = CARRY((\u7|u0|SD_COUNTER [1]) # (!\u7|u0|SD_COUNTER[0]~7 ))

	.dataa(\u7|u0|SD_COUNTER [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u7|u0|SD_COUNTER[0]~7 ),
	.combout(\u7|u0|SD_COUNTER[1]~10_combout ),
	.cout(\u7|u0|SD_COUNTER[1]~11 ));
// synopsys translate_off
defparam \u7|u0|SD_COUNTER[1]~10 .lut_mask = 16'h5AAF;
defparam \u7|u0|SD_COUNTER[1]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X103_Y13_N7
dffeas \u7|u0|SD_COUNTER[1] (
	.clk(\u7|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(\u7|u0|SD_COUNTER[1]~10_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u7|mI2C_GO~q ),
	.ena(\u7|u0|SD_COUNTER[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u7|u0|SD_COUNTER [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u7|u0|SD_COUNTER[1] .is_wysiwyg = "true";
defparam \u7|u0|SD_COUNTER[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y13_N8
cycloneive_lcell_comb \u7|u0|SD_COUNTER[2]~12 (
// Equation(s):
// \u7|u0|SD_COUNTER[2]~12_combout  = (\u7|u0|SD_COUNTER [2] & (\u7|u0|SD_COUNTER[1]~11  & VCC)) # (!\u7|u0|SD_COUNTER [2] & (!\u7|u0|SD_COUNTER[1]~11 ))
// \u7|u0|SD_COUNTER[2]~13  = CARRY((!\u7|u0|SD_COUNTER [2] & !\u7|u0|SD_COUNTER[1]~11 ))

	.dataa(gnd),
	.datab(\u7|u0|SD_COUNTER [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u7|u0|SD_COUNTER[1]~11 ),
	.combout(\u7|u0|SD_COUNTER[2]~12_combout ),
	.cout(\u7|u0|SD_COUNTER[2]~13 ));
// synopsys translate_off
defparam \u7|u0|SD_COUNTER[2]~12 .lut_mask = 16'hC303;
defparam \u7|u0|SD_COUNTER[2]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X103_Y13_N9
dffeas \u7|u0|SD_COUNTER[2] (
	.clk(\u7|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(\u7|u0|SD_COUNTER[2]~12_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u7|mI2C_GO~q ),
	.ena(\u7|u0|SD_COUNTER[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u7|u0|SD_COUNTER [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u7|u0|SD_COUNTER[2] .is_wysiwyg = "true";
defparam \u7|u0|SD_COUNTER[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X103_Y13_N11
dffeas \u7|u0|SD_COUNTER[3] (
	.clk(\u7|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(\u7|u0|SD_COUNTER[3]~14_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u7|mI2C_GO~q ),
	.ena(\u7|u0|SD_COUNTER[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u7|u0|SD_COUNTER [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u7|u0|SD_COUNTER[3] .is_wysiwyg = "true";
defparam \u7|u0|SD_COUNTER[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y14_N12
cycloneive_lcell_comb \u7|u0|SCLK~0 (
// Equation(s):
// \u7|u0|SCLK~0_combout  = (\u7|u0|SD_COUNTER [1]) # ((!\u7|u0|SD_COUNTER [2] & ((\u7|u0|SD_COUNTER [3]) # (\u7|u0|SD_COUNTER [4]))))

	.dataa(\u7|u0|SD_COUNTER [3]),
	.datab(\u7|u0|SD_COUNTER [1]),
	.datac(\u7|u0|SD_COUNTER [2]),
	.datad(\u7|u0|SD_COUNTER [4]),
	.cin(gnd),
	.combout(\u7|u0|SCLK~0_combout ),
	.cout());
// synopsys translate_off
defparam \u7|u0|SCLK~0 .lut_mask = 16'hCFCE;
defparam \u7|u0|SCLK~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y14_N18
cycloneive_lcell_comb \u7|u0|SCLK~1 (
// Equation(s):
// \u7|u0|SCLK~1_combout  = (\u7|u0|SCLK~0_combout ) # ((\u7|u0|SD_COUNTER [2] & ((\u7|u0|SCLK~q ) # (\u7|u0|Selector1~0_combout ))))

	.dataa(\u7|u0|SCLK~0_combout ),
	.datab(\u7|u0|SD_COUNTER [2]),
	.datac(\u7|u0|SCLK~q ),
	.datad(\u7|u0|Selector1~0_combout ),
	.cin(gnd),
	.combout(\u7|u0|SCLK~1_combout ),
	.cout());
// synopsys translate_off
defparam \u7|u0|SCLK~1 .lut_mask = 16'hEEEA;
defparam \u7|u0|SCLK~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y14_N28
cycloneive_lcell_comb \u7|u0|SD[12]~0 (
// Equation(s):
// \u7|u0|SD[12]~0_combout  = (\u7|u0|SD_COUNTER [3] & (\u7|u0|SD_COUNTER [1] & (\u7|u0|SD_COUNTER [2] & \u7|u0|SD_COUNTER [4])))

	.dataa(\u7|u0|SD_COUNTER [3]),
	.datab(\u7|u0|SD_COUNTER [1]),
	.datac(\u7|u0|SD_COUNTER [2]),
	.datad(\u7|u0|SD_COUNTER [4]),
	.cin(gnd),
	.combout(\u7|u0|SD[12]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u7|u0|SD[12]~0 .lut_mask = 16'h8000;
defparam \u7|u0|SD[12]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y14_N22
cycloneive_lcell_comb \u7|u0|SCLK~2 (
// Equation(s):
// \u7|u0|SCLK~2_combout  = (\u7|u0|SD_COUNTER [0] & (\u7|u0|SCLK~1_combout  $ (!\u7|u0|SD[12]~0_combout )))

	.dataa(gnd),
	.datab(\u7|u0|SCLK~1_combout ),
	.datac(\u7|u0|SD_COUNTER [0]),
	.datad(\u7|u0|SD[12]~0_combout ),
	.cin(gnd),
	.combout(\u7|u0|SCLK~2_combout ),
	.cout());
// synopsys translate_off
defparam \u7|u0|SCLK~2 .lut_mask = 16'hC030;
defparam \u7|u0|SCLK~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y13_N24
cycloneive_lcell_comb \u7|u0|SCLK~3 (
// Equation(s):
// \u7|u0|SCLK~3_combout  = (\u7|u0|SD_COUNTER [5] & ((\u7|u0|SCLK~1_combout  & (\u7|u0|SCLK~q  & !\u7|u0|SCLK~2_combout )) # (!\u7|u0|SCLK~1_combout  & ((\u7|u0|SCLK~2_combout ))))) # (!\u7|u0|SD_COUNTER [5] & (((\u7|u0|SCLK~q ))))

	.dataa(\u7|u0|SCLK~1_combout ),
	.datab(\u7|u0|SD_COUNTER [5]),
	.datac(\u7|u0|SCLK~q ),
	.datad(\u7|u0|SCLK~2_combout ),
	.cin(gnd),
	.combout(\u7|u0|SCLK~3_combout ),
	.cout());
// synopsys translate_off
defparam \u7|u0|SCLK~3 .lut_mask = 16'h74B0;
defparam \u7|u0|SCLK~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y13_N25
dffeas \u7|u0|SCLK (
	.clk(\u7|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(\u7|u0|SCLK~3_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u7|u0|SCLK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u7|u0|SCLK .is_wysiwyg = "true";
defparam \u7|u0|SCLK .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y14_N16
cycloneive_lcell_comb \u7|u0|I2C_SCLK~0 (
// Equation(s):
// \u7|u0|I2C_SCLK~0_combout  = (\u7|u0|SD_COUNTER [0]) # ((\u7|u0|SD_COUNTER [1]) # ((\u7|u0|SD_COUNTER [2]) # (\u7|u0|SD_COUNTER [3])))

	.dataa(\u7|u0|SD_COUNTER [0]),
	.datab(\u7|u0|SD_COUNTER [1]),
	.datac(\u7|u0|SD_COUNTER [2]),
	.datad(\u7|u0|SD_COUNTER [3]),
	.cin(gnd),
	.combout(\u7|u0|I2C_SCLK~0_combout ),
	.cout());
// synopsys translate_off
defparam \u7|u0|I2C_SCLK~0 .lut_mask = 16'hFFFE;
defparam \u7|u0|I2C_SCLK~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y14_N14
cycloneive_lcell_comb \u7|u0|I2C_SCLK~1 (
// Equation(s):
// \u7|u0|I2C_SCLK~1_combout  = (\u7|u0|SD_COUNTER [4] & (((!\u7|u0|SD_COUNTER [3])) # (!\u7|u0|SD_COUNTER [2]))) # (!\u7|u0|SD_COUNTER [4] & (((\u7|u0|I2C_SCLK~0_combout ))))

	.dataa(\u7|u0|SD_COUNTER [4]),
	.datab(\u7|u0|SD_COUNTER [2]),
	.datac(\u7|u0|SD_COUNTER [3]),
	.datad(\u7|u0|I2C_SCLK~0_combout ),
	.cin(gnd),
	.combout(\u7|u0|I2C_SCLK~1_combout ),
	.cout());
// synopsys translate_off
defparam \u7|u0|I2C_SCLK~1 .lut_mask = 16'h7F2A;
defparam \u7|u0|I2C_SCLK~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y14_N4
cycloneive_lcell_comb \u7|u0|I2C_SCLK~2 (
// Equation(s):
// \u7|u0|I2C_SCLK~2_combout  = ((\u7|u0|I2C_SCLK~1_combout  & (!\u7|mI2C_CTRL_CLK~q  & \u7|u0|SD_COUNTER [5]))) # (!\u7|u0|SCLK~q )

	.dataa(\u7|u0|SCLK~q ),
	.datab(\u7|u0|I2C_SCLK~1_combout ),
	.datac(\u7|mI2C_CTRL_CLK~q ),
	.datad(\u7|u0|SD_COUNTER [5]),
	.cin(gnd),
	.combout(\u7|u0|I2C_SCLK~2_combout ),
	.cout());
// synopsys translate_off
defparam \u7|u0|I2C_SCLK~2 .lut_mask = 16'h5D55;
defparam \u7|u0|I2C_SCLK~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y13_N30
cycloneive_lcell_comb \u7|WideOr1~0 (
// Equation(s):
// \u7|WideOr1~0_combout  = (\u7|LUT_INDEX [3] & (((!\u7|LUT_INDEX [0])) # (!\u7|LUT_INDEX [2]))) # (!\u7|LUT_INDEX [3] & ((\u7|LUT_INDEX [2]) # (\u7|LUT_INDEX [1] $ (\u7|LUT_INDEX [0]))))

	.dataa(\u7|LUT_INDEX [3]),
	.datab(\u7|LUT_INDEX [2]),
	.datac(\u7|LUT_INDEX [1]),
	.datad(\u7|LUT_INDEX [0]),
	.cin(gnd),
	.combout(\u7|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u7|WideOr1~0 .lut_mask = 16'h67FE;
defparam \u7|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y13_N12
cycloneive_lcell_comb \u7|WideOr1~1 (
// Equation(s):
// \u7|WideOr1~1_combout  = (\u7|LUT_INDEX [4] & ((\u7|WideOr5~0_combout ))) # (!\u7|LUT_INDEX [4] & (\u7|WideOr1~0_combout ))

	.dataa(\u7|WideOr1~0_combout ),
	.datab(gnd),
	.datac(\u7|LUT_INDEX [4]),
	.datad(\u7|WideOr5~0_combout ),
	.cin(gnd),
	.combout(\u7|WideOr1~1_combout ),
	.cout());
// synopsys translate_off
defparam \u7|WideOr1~1 .lut_mask = 16'hFA0A;
defparam \u7|WideOr1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y13_N0
cycloneive_lcell_comb \u7|mI2C_DATA[12]~2 (
// Equation(s):
// \u7|mI2C_DATA[12]~2_combout  = (\KEY[1]~input_o  & !\u7|mSetup_ST.0000~q )

	.dataa(gnd),
	.datab(\KEY[1]~input_o ),
	.datac(gnd),
	.datad(\u7|mSetup_ST.0000~q ),
	.cin(gnd),
	.combout(\u7|mI2C_DATA[12]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u7|mI2C_DATA[12]~2 .lut_mask = 16'h00CC;
defparam \u7|mI2C_DATA[12]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y13_N30
cycloneive_lcell_comb \u7|mI2C_DATA[12]~3 (
// Equation(s):
// \u7|mI2C_DATA[12]~3_combout  = (!\u7|LUT_INDEX [5] & (\u7|mI2C_DATA[12]~2_combout  & ((\u7|WideOr5~0_combout ) # (!\u7|LUT_INDEX [4]))))

	.dataa(\u7|LUT_INDEX [4]),
	.datab(\u7|LUT_INDEX [5]),
	.datac(\u7|WideOr5~0_combout ),
	.datad(\u7|mI2C_DATA[12]~2_combout ),
	.cin(gnd),
	.combout(\u7|mI2C_DATA[12]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u7|mI2C_DATA[12]~3 .lut_mask = 16'h3100;
defparam \u7|mI2C_DATA[12]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y13_N13
dffeas \u7|mI2C_DATA[13] (
	.clk(\u7|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(\u7|WideOr1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u7|mI2C_DATA[12]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u7|mI2C_DATA [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u7|mI2C_DATA[13] .is_wysiwyg = "true";
defparam \u7|mI2C_DATA[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y13_N14
cycloneive_lcell_comb \u7|u0|SD[12]~1 (
// Equation(s):
// \u7|u0|SD[12]~1_combout  = (!\u7|u0|SD_COUNTER [0] & (\u7|u0|SD_COUNTER [5] & (\KEY[1]~input_o  & \u7|u0|SD[12]~0_combout )))

	.dataa(\u7|u0|SD_COUNTER [0]),
	.datab(\u7|u0|SD_COUNTER [5]),
	.datac(\KEY[1]~input_o ),
	.datad(\u7|u0|SD[12]~0_combout ),
	.cin(gnd),
	.combout(\u7|u0|SD[12]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u7|u0|SD[12]~1 .lut_mask = 16'h4000;
defparam \u7|u0|SD[12]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y13_N9
dffeas \u7|u0|SD[13] (
	.clk(\u7|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u7|mI2C_DATA [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u7|u0|SD[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u7|u0|SD [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u7|u0|SD[13] .is_wysiwyg = "true";
defparam \u7|u0|SD[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y13_N8
cycloneive_lcell_comb \u7|WideOr0~0 (
// Equation(s):
// \u7|WideOr0~0_combout  = \u7|LUT_INDEX [4] $ (((\u7|LUT_INDEX [3]) # ((\u7|LUT_INDEX [1]) # (\u7|LUT_INDEX [2]))))

	.dataa(\u7|LUT_INDEX [3]),
	.datab(\u7|LUT_INDEX [4]),
	.datac(\u7|LUT_INDEX [1]),
	.datad(\u7|LUT_INDEX [2]),
	.cin(gnd),
	.combout(\u7|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u7|WideOr0~0 .lut_mask = 16'h3336;
defparam \u7|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y13_N10
cycloneive_lcell_comb \u7|WideOr0~1 (
// Equation(s):
// \u7|WideOr0~1_combout  = (!\u7|LUT_INDEX [0] & \u7|WideOr0~0_combout )

	.dataa(gnd),
	.datab(\u7|LUT_INDEX [0]),
	.datac(\u7|WideOr0~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u7|WideOr0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u7|WideOr0~1 .lut_mask = 16'h3030;
defparam \u7|WideOr0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y13_N11
dffeas \u7|mI2C_DATA[12] (
	.clk(\u7|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(\u7|WideOr0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u7|mI2C_DATA[12]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u7|mI2C_DATA [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u7|mI2C_DATA[12] .is_wysiwyg = "true";
defparam \u7|mI2C_DATA[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y13_N28
cycloneive_lcell_comb \u7|u0|SD[12]~feeder (
// Equation(s):
// \u7|u0|SD[12]~feeder_combout  = \u7|mI2C_DATA [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u7|mI2C_DATA [12]),
	.cin(gnd),
	.combout(\u7|u0|SD[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u7|u0|SD[12]~feeder .lut_mask = 16'hFF00;
defparam \u7|u0|SD[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y13_N29
dffeas \u7|u0|SD[12] (
	.clk(\u7|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(\u7|u0|SD[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u7|u0|SD[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u7|u0|SD [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u7|u0|SD[12] .is_wysiwyg = "true";
defparam \u7|u0|SD[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y13_N8
cycloneive_lcell_comb \u7|u0|Mux0~13 (
// Equation(s):
// \u7|u0|Mux0~13_combout  = (\u7|u0|SD_COUNTER [0] & ((\u7|u0|SD_COUNTER [1] & ((\u7|u0|SD [12]))) # (!\u7|u0|SD_COUNTER [1] & (\u7|u0|SD [13])))) # (!\u7|u0|SD_COUNTER [0] & (((\u7|u0|SD [12]))))

	.dataa(\u7|u0|SD_COUNTER [0]),
	.datab(\u7|u0|SD_COUNTER [1]),
	.datac(\u7|u0|SD [13]),
	.datad(\u7|u0|SD [12]),
	.cin(gnd),
	.combout(\u7|u0|Mux0~13_combout ),
	.cout());
// synopsys translate_off
defparam \u7|u0|Mux0~13 .lut_mask = 16'hFD20;
defparam \u7|u0|Mux0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y13_N22
cycloneive_lcell_comb \u7|u0|Mux0~10 (
// Equation(s):
// \u7|u0|Mux0~10_combout  = (\u7|u0|SD_COUNTER [1] & \u7|u0|SD_COUNTER [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u7|u0|SD_COUNTER [1]),
	.datad(\u7|u0|SD_COUNTER [0]),
	.cin(gnd),
	.combout(\u7|u0|Mux0~10_combout ),
	.cout());
// synopsys translate_off
defparam \u7|u0|Mux0~10 .lut_mask = 16'hF000;
defparam \u7|u0|Mux0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y13_N4
cycloneive_lcell_comb \u7|u0|Mux0~11 (
// Equation(s):
// \u7|u0|Mux0~11_combout  = (\u7|u0|SD_COUNTER [0] & ((\u7|u0|SD_COUNTER [1]) # (!\u7|u0|SDO~q ))) # (!\u7|u0|SD_COUNTER [0] & (!\u7|u0|SD_COUNTER [1]))

	.dataa(\u7|u0|SD_COUNTER [0]),
	.datab(gnd),
	.datac(\u7|u0|SD_COUNTER [1]),
	.datad(\u7|u0|SDO~q ),
	.cin(gnd),
	.combout(\u7|u0|Mux0~11_combout ),
	.cout());
// synopsys translate_off
defparam \u7|u0|Mux0~11 .lut_mask = 16'hA5AF;
defparam \u7|u0|Mux0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y13_N2
cycloneive_lcell_comb \u7|u0|Mux0~12 (
// Equation(s):
// \u7|u0|Mux0~12_combout  = (\u7|u0|SD_COUNTER [2] & ((\u7|u0|SD_COUNTER [3] & (\u7|u0|Mux0~11_combout )) # (!\u7|u0|SD_COUNTER [3] & ((!\u7|u0|SD_COUNTER [0]))))) # (!\u7|u0|SD_COUNTER [2] & (!\u7|u0|SD_COUNTER [3]))

	.dataa(\u7|u0|SD_COUNTER [2]),
	.datab(\u7|u0|SD_COUNTER [3]),
	.datac(\u7|u0|Mux0~11_combout ),
	.datad(\u7|u0|SD_COUNTER [0]),
	.cin(gnd),
	.combout(\u7|u0|Mux0~12_combout ),
	.cout());
// synopsys translate_off
defparam \u7|u0|Mux0~12 .lut_mask = 16'h91B3;
defparam \u7|u0|Mux0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y13_N10
cycloneive_lcell_comb \u7|u0|Mux0~14 (
// Equation(s):
// \u7|u0|Mux0~14_combout  = (\u7|u0|SD_COUNTER [2] & (((\u7|u0|Mux0~12_combout )))) # (!\u7|u0|SD_COUNTER [2] & ((\u7|u0|Mux0~12_combout  & (\u7|u0|Mux0~13_combout )) # (!\u7|u0|Mux0~12_combout  & ((!\u7|u0|Mux0~10_combout )))))

	.dataa(\u7|u0|SD_COUNTER [2]),
	.datab(\u7|u0|Mux0~13_combout ),
	.datac(\u7|u0|Mux0~10_combout ),
	.datad(\u7|u0|Mux0~12_combout ),
	.cin(gnd),
	.combout(\u7|u0|Mux0~14_combout ),
	.cout());
// synopsys translate_off
defparam \u7|u0|Mux0~14 .lut_mask = 16'hEE05;
defparam \u7|u0|Mux0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y13_N6
cycloneive_lcell_comb \u7|mI2C_DATA[7]~0 (
// Equation(s):
// \u7|mI2C_DATA[7]~0_combout  = (\u7|LUT_INDEX [5]) # ((\u7|LUT_INDEX [4]) # (\u7|LUT_INDEX [3]))

	.dataa(gnd),
	.datab(\u7|LUT_INDEX [5]),
	.datac(\u7|LUT_INDEX [4]),
	.datad(\u7|LUT_INDEX [3]),
	.cin(gnd),
	.combout(\u7|mI2C_DATA[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u7|mI2C_DATA[7]~0 .lut_mask = 16'hFFFC;
defparam \u7|mI2C_DATA[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y13_N12
cycloneive_lcell_comb \u7|mI2C_DATA[7]~1 (
// Equation(s):
// \u7|mI2C_DATA[7]~1_combout  = (!\u7|mI2C_DATA[7]~0_combout  & (\u7|LUT_INDEX [2] & ((\u7|LUT_INDEX [0]) # (\u7|LUT_INDEX [1]))))

	.dataa(\u7|LUT_INDEX [0]),
	.datab(\u7|mI2C_DATA[7]~0_combout ),
	.datac(\u7|LUT_INDEX [2]),
	.datad(\u7|LUT_INDEX [1]),
	.cin(gnd),
	.combout(\u7|mI2C_DATA[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u7|mI2C_DATA[7]~1 .lut_mask = 16'h3020;
defparam \u7|mI2C_DATA[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y11_N8
cycloneive_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y9_N22
cycloneive_io_ibuf \SW[13]~input (
	.i(SW[13]),
	.ibar(gnd),
	.o(\SW[13]~input_o ));
// synopsys translate_off
defparam \SW[13]~input .bus_hold = "false";
defparam \SW[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X108_Y13_N24
cycloneive_lcell_comb \u7|Mux5~0 (
// Equation(s):
// \u7|Mux5~0_combout  = (\u7|LUT_INDEX [1] & (!\u7|LUT_INDEX [2] & \u7|LUT_INDEX [0]))

	.dataa(\u7|LUT_INDEX [1]),
	.datab(gnd),
	.datac(\u7|LUT_INDEX [2]),
	.datad(\u7|LUT_INDEX [0]),
	.cin(gnd),
	.combout(\u7|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \u7|Mux5~0 .lut_mask = 16'h0A00;
defparam \u7|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y13_N22
cycloneive_lcell_comb \u7|Mux2~0 (
// Equation(s):
// \u7|Mux2~0_combout  = (\SW[5]~input_o  & ((\u7|LUT_INDEX [2]) # ((\SW[13]~input_o  & \u7|Mux5~0_combout )))) # (!\SW[5]~input_o  & (\SW[13]~input_o  & ((\u7|Mux5~0_combout ))))

	.dataa(\SW[5]~input_o ),
	.datab(\SW[13]~input_o ),
	.datac(\u7|LUT_INDEX [2]),
	.datad(\u7|Mux5~0_combout ),
	.cin(gnd),
	.combout(\u7|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u7|Mux2~0 .lut_mask = 16'hECA0;
defparam \u7|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y13_N2
cycloneive_lcell_comb \u7|Mux2~1 (
// Equation(s):
// \u7|Mux2~1_combout  = (!\u7|mI2C_DATA[7]~1_combout  & (\u7|Mux2~0_combout  & !\u7|mI2C_DATA[7]~0_combout ))

	.dataa(\u7|mI2C_DATA[7]~1_combout ),
	.datab(gnd),
	.datac(\u7|Mux2~0_combout ),
	.datad(\u7|mI2C_DATA[7]~0_combout ),
	.cin(gnd),
	.combout(\u7|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \u7|Mux2~1 .lut_mask = 16'h0050;
defparam \u7|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y13_N3
dffeas \u7|mI2C_DATA[5] (
	.clk(\u7|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(\u7|Mux2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u7|mI2C_DATA[12]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u7|mI2C_DATA [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u7|mI2C_DATA[5] .is_wysiwyg = "true";
defparam \u7|mI2C_DATA[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X105_Y13_N17
dffeas \u7|u0|SD[5] (
	.clk(\u7|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u7|mI2C_DATA [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u7|u0|SD[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u7|u0|SD [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u7|u0|SD[5] .is_wysiwyg = "true";
defparam \u7|u0|SD[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N8
cycloneive_io_ibuf \SW[14]~input (
	.i(SW[14]),
	.ibar(gnd),
	.o(\SW[14]~input_o ));
// synopsys translate_off
defparam \SW[14]~input .bus_hold = "false";
defparam \SW[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N1
cycloneive_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X109_Y13_N22
cycloneive_lcell_comb \u7|Mux1~0 (
// Equation(s):
// \u7|Mux1~0_combout  = (\SW[14]~input_o  & ((\u7|Mux5~0_combout ) # ((\u7|LUT_INDEX [2] & \SW[6]~input_o )))) # (!\SW[14]~input_o  & (\u7|LUT_INDEX [2] & (\SW[6]~input_o )))

	.dataa(\SW[14]~input_o ),
	.datab(\u7|LUT_INDEX [2]),
	.datac(\SW[6]~input_o ),
	.datad(\u7|Mux5~0_combout ),
	.cin(gnd),
	.combout(\u7|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u7|Mux1~0 .lut_mask = 16'hEAC0;
defparam \u7|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y13_N6
cycloneive_lcell_comb \u7|Mux1~1 (
// Equation(s):
// \u7|Mux1~1_combout  = (\u7|Mux1~0_combout  & (!\u7|mI2C_DATA[7]~0_combout  & !\u7|mI2C_DATA[7]~1_combout ))

	.dataa(\u7|Mux1~0_combout ),
	.datab(\u7|mI2C_DATA[7]~0_combout ),
	.datac(gnd),
	.datad(\u7|mI2C_DATA[7]~1_combout ),
	.cin(gnd),
	.combout(\u7|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \u7|Mux1~1 .lut_mask = 16'h0022;
defparam \u7|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y13_N7
dffeas \u7|mI2C_DATA[6] (
	.clk(\u7|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(\u7|Mux1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u7|mI2C_DATA[12]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u7|mI2C_DATA [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u7|mI2C_DATA[6] .is_wysiwyg = "true";
defparam \u7|mI2C_DATA[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y13_N6
cycloneive_lcell_comb \u7|u0|SD[6]~feeder (
// Equation(s):
// \u7|u0|SD[6]~feeder_combout  = \u7|mI2C_DATA [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u7|mI2C_DATA [6]),
	.cin(gnd),
	.combout(\u7|u0|SD[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u7|u0|SD[6]~feeder .lut_mask = 16'hFF00;
defparam \u7|u0|SD[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y13_N7
dffeas \u7|u0|SD[6] (
	.clk(\u7|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(\u7|u0|SD[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u7|u0|SD[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u7|u0|SD [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u7|u0|SD[6] .is_wysiwyg = "true";
defparam \u7|u0|SD[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y13_N16
cycloneive_lcell_comb \u7|u0|Mux0~7 (
// Equation(s):
// \u7|u0|Mux0~7_combout  = (\u7|u0|SD_COUNTER [3] & ((\u7|u0|SD_COUNTER [0] & ((\u7|u0|SD [6]))) # (!\u7|u0|SD_COUNTER [0] & (\u7|u0|SD [5]))))

	.dataa(\u7|u0|SD_COUNTER [0]),
	.datab(\u7|u0|SD_COUNTER [3]),
	.datac(\u7|u0|SD [5]),
	.datad(\u7|u0|SD [6]),
	.cin(gnd),
	.combout(\u7|u0|Mux0~7_combout ),
	.cout());
// synopsys translate_off
defparam \u7|u0|Mux0~7 .lut_mask = 16'hC840;
defparam \u7|u0|Mux0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y13_N26
cycloneive_lcell_comb \u7|u0|Mux0~8 (
// Equation(s):
// \u7|u0|Mux0~8_combout  = (\u7|u0|Mux0~7_combout ) # ((!\u7|u0|SD_COUNTER [0] & (!\u7|u0|SD_COUNTER [3] & !\u7|u0|SDO~q )))

	.dataa(\u7|u0|SD_COUNTER [0]),
	.datab(\u7|u0|Mux0~7_combout ),
	.datac(\u7|u0|SD_COUNTER [3]),
	.datad(\u7|u0|SDO~q ),
	.cin(gnd),
	.combout(\u7|u0|Mux0~8_combout ),
	.cout());
// synopsys translate_off
defparam \u7|u0|Mux0~8 .lut_mask = 16'hCCCD;
defparam \u7|u0|Mux0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y13_N26
cycloneive_lcell_comb \u7|Mux7~2 (
// Equation(s):
// \u7|Mux7~2_combout  = (\u7|LUT_INDEX [4] & (!\u7|LUT_INDEX [5] & \u7|WideOr5~0_combout ))

	.dataa(\u7|LUT_INDEX [4]),
	.datab(\u7|LUT_INDEX [5]),
	.datac(\u7|WideOr5~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u7|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \u7|Mux7~2 .lut_mask = 16'h2020;
defparam \u7|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y17_N1
cycloneive_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N22
cycloneive_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X108_Y13_N14
cycloneive_lcell_comb \u7|Mux7~0 (
// Equation(s):
// \u7|Mux7~0_combout  = (\u7|LUT_INDEX [1] & (!\u7|LUT_INDEX [2] & ((\SW[8]~input_o ) # (!\u7|LUT_INDEX [0]))))

	.dataa(\u7|LUT_INDEX [1]),
	.datab(\u7|LUT_INDEX [2]),
	.datac(\SW[8]~input_o ),
	.datad(\u7|LUT_INDEX [0]),
	.cin(gnd),
	.combout(\u7|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \u7|Mux7~0 .lut_mask = 16'h2022;
defparam \u7|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y13_N16
cycloneive_lcell_comb \u7|Mux7~1 (
// Equation(s):
// \u7|Mux7~1_combout  = (!\u7|mI2C_DATA[7]~0_combout  & ((\u7|Mux7~0_combout ) # ((\SW[0]~input_o  & \u7|LUT_INDEX [2]))))

	.dataa(\SW[0]~input_o ),
	.datab(\u7|LUT_INDEX [2]),
	.datac(\u7|mI2C_DATA[7]~0_combout ),
	.datad(\u7|Mux7~0_combout ),
	.cin(gnd),
	.combout(\u7|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \u7|Mux7~1 .lut_mask = 16'h0F08;
defparam \u7|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y13_N2
cycloneive_lcell_comb \u7|Mux7~3 (
// Equation(s):
// \u7|Mux7~3_combout  = (!\u7|mI2C_DATA[7]~1_combout  & ((\u7|Mux7~2_combout ) # (\u7|Mux7~1_combout )))

	.dataa(\u7|Mux7~2_combout ),
	.datab(\u7|Mux7~1_combout ),
	.datac(gnd),
	.datad(\u7|mI2C_DATA[7]~1_combout ),
	.cin(gnd),
	.combout(\u7|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \u7|Mux7~3 .lut_mask = 16'h00EE;
defparam \u7|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y13_N3
dffeas \u7|mI2C_DATA[0] (
	.clk(\u7|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(\u7|Mux7~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u7|mI2C_DATA[12]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u7|mI2C_DATA [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u7|mI2C_DATA[0] .is_wysiwyg = "true";
defparam \u7|mI2C_DATA[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X105_Y13_N31
dffeas \u7|u0|SD[0] (
	.clk(\u7|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u7|mI2C_DATA [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u7|u0|SD[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u7|u0|SD [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u7|u0|SD[0] .is_wysiwyg = "true";
defparam \u7|u0|SD[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y13_N20
cycloneive_lcell_comb \u7|Mux0~0 (
// Equation(s):
// \u7|Mux0~0_combout  = (!\u7|LUT_INDEX [0] & (!\u7|LUT_INDEX [5] & ((\u7|LUT_INDEX [4]) # (\u7|LUT_INDEX [3]))))

	.dataa(\u7|LUT_INDEX [0]),
	.datab(\u7|LUT_INDEX [5]),
	.datac(\u7|LUT_INDEX [4]),
	.datad(\u7|LUT_INDEX [3]),
	.cin(gnd),
	.combout(\u7|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u7|Mux0~0 .lut_mask = 16'h1110;
defparam \u7|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y13_N18
cycloneive_lcell_comb \u7|Mux0~1 (
// Equation(s):
// \u7|Mux0~1_combout  = (\u7|LUT_INDEX [1] & (!\u7|LUT_INDEX [4] & (\u7|LUT_INDEX [2] & \u7|Mux0~0_combout )))

	.dataa(\u7|LUT_INDEX [1]),
	.datab(\u7|LUT_INDEX [4]),
	.datac(\u7|LUT_INDEX [2]),
	.datad(\u7|Mux0~0_combout ),
	.cin(gnd),
	.combout(\u7|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u7|Mux0~1 .lut_mask = 16'h2000;
defparam \u7|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y6_N15
cycloneive_io_ibuf \SW[15]~input (
	.i(SW[15]),
	.ibar(gnd),
	.o(\SW[15]~input_o ));
// synopsys translate_off
defparam \SW[15]~input .bus_hold = "false";
defparam \SW[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N1
cycloneive_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X108_Y13_N4
cycloneive_lcell_comb \u7|Mux0~2 (
// Equation(s):
// \u7|Mux0~2_combout  = (\SW[15]~input_o  & ((\u7|Mux5~0_combout ) # ((\SW[7]~input_o  & \u7|LUT_INDEX [2])))) # (!\SW[15]~input_o  & (\SW[7]~input_o  & (\u7|LUT_INDEX [2])))

	.dataa(\SW[15]~input_o ),
	.datab(\SW[7]~input_o ),
	.datac(\u7|LUT_INDEX [2]),
	.datad(\u7|Mux5~0_combout ),
	.cin(gnd),
	.combout(\u7|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u7|Mux0~2 .lut_mask = 16'hEAC0;
defparam \u7|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y13_N26
cycloneive_lcell_comb \u7|Mux0~3 (
// Equation(s):
// \u7|Mux0~3_combout  = (!\u7|mI2C_DATA[7]~1_combout  & ((\u7|Mux0~1_combout ) # ((\u7|Mux0~2_combout  & !\u7|mI2C_DATA[7]~0_combout ))))

	.dataa(\u7|mI2C_DATA[7]~1_combout ),
	.datab(\u7|Mux0~1_combout ),
	.datac(\u7|Mux0~2_combout ),
	.datad(\u7|mI2C_DATA[7]~0_combout ),
	.cin(gnd),
	.combout(\u7|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \u7|Mux0~3 .lut_mask = 16'h4454;
defparam \u7|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y13_N27
dffeas \u7|mI2C_DATA[7] (
	.clk(\u7|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(\u7|Mux0~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u7|mI2C_DATA[12]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u7|mI2C_DATA [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u7|mI2C_DATA[7] .is_wysiwyg = "true";
defparam \u7|mI2C_DATA[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y13_N28
cycloneive_lcell_comb \u7|u0|SD[7]~feeder (
// Equation(s):
// \u7|u0|SD[7]~feeder_combout  = \u7|mI2C_DATA [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u7|mI2C_DATA [7]),
	.cin(gnd),
	.combout(\u7|u0|SD[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u7|u0|SD[7]~feeder .lut_mask = 16'hFF00;
defparam \u7|u0|SD[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y13_N29
dffeas \u7|u0|SD[7] (
	.clk(\u7|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(\u7|u0|SD[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u7|u0|SD[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u7|u0|SD [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u7|u0|SD[7] .is_wysiwyg = "true";
defparam \u7|u0|SD[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y13_N30
cycloneive_lcell_comb \u7|u0|Mux0~3 (
// Equation(s):
// \u7|u0|Mux0~3_combout  = (\u7|u0|SD_COUNTER [0] & ((\u7|u0|SD_COUNTER [3]) # ((\u7|u0|SD [0])))) # (!\u7|u0|SD_COUNTER [0] & (((\u7|u0|SD [7])) # (!\u7|u0|SD_COUNTER [3])))

	.dataa(\u7|u0|SD_COUNTER [0]),
	.datab(\u7|u0|SD_COUNTER [3]),
	.datac(\u7|u0|SD [0]),
	.datad(\u7|u0|SD [7]),
	.cin(gnd),
	.combout(\u7|u0|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \u7|u0|Mux0~3 .lut_mask = 16'hFDB9;
defparam \u7|u0|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y13_N4
cycloneive_lcell_comb \u7|WideOr2~0 (
// Equation(s):
// \u7|WideOr2~0_combout  = (\u7|LUT_INDEX [0] & ((\u7|LUT_INDEX [3] & (!\u7|LUT_INDEX [2])) # (!\u7|LUT_INDEX [3] & ((\u7|LUT_INDEX [2]) # (\u7|LUT_INDEX [1])))))

	.dataa(\u7|LUT_INDEX [3]),
	.datab(\u7|LUT_INDEX [2]),
	.datac(\u7|LUT_INDEX [1]),
	.datad(\u7|LUT_INDEX [0]),
	.cin(gnd),
	.combout(\u7|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u7|WideOr2~0 .lut_mask = 16'h7600;
defparam \u7|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y13_N4
cycloneive_lcell_comb \u7|WideOr2~1 (
// Equation(s):
// \u7|WideOr2~1_combout  = (!\u7|LUT_INDEX [4] & \u7|WideOr2~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u7|LUT_INDEX [4]),
	.datad(\u7|WideOr2~0_combout ),
	.cin(gnd),
	.combout(\u7|WideOr2~1_combout ),
	.cout());
// synopsys translate_off
defparam \u7|WideOr2~1 .lut_mask = 16'h0F00;
defparam \u7|WideOr2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y13_N5
dffeas \u7|mI2C_DATA[11] (
	.clk(\u7|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(\u7|WideOr2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u7|mI2C_DATA[12]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u7|mI2C_DATA [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u7|mI2C_DATA[11] .is_wysiwyg = "true";
defparam \u7|mI2C_DATA[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X106_Y13_N17
dffeas \u7|u0|SD[11] (
	.clk(\u7|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u7|mI2C_DATA [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u7|u0|SD[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u7|u0|SD [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u7|u0|SD[11] .is_wysiwyg = "true";
defparam \u7|u0|SD[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y13_N10
cycloneive_lcell_comb \u7|WideOr3~0 (
// Equation(s):
// \u7|WideOr3~0_combout  = (\u7|LUT_INDEX [0] & ((\u7|LUT_INDEX [3]) # ((\u7|LUT_INDEX [2] & \u7|LUT_INDEX [1]))))

	.dataa(\u7|LUT_INDEX [3]),
	.datab(\u7|LUT_INDEX [2]),
	.datac(\u7|LUT_INDEX [1]),
	.datad(\u7|LUT_INDEX [0]),
	.cin(gnd),
	.combout(\u7|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u7|WideOr3~0 .lut_mask = 16'hEA00;
defparam \u7|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y13_N6
cycloneive_lcell_comb \u7|WideOr3~1 (
// Equation(s):
// \u7|WideOr3~1_combout  = (\u7|WideOr3~0_combout  & !\u7|LUT_INDEX [4])

	.dataa(gnd),
	.datab(\u7|WideOr3~0_combout ),
	.datac(\u7|LUT_INDEX [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u7|WideOr3~1_combout ),
	.cout());
// synopsys translate_off
defparam \u7|WideOr3~1 .lut_mask = 16'h0C0C;
defparam \u7|WideOr3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y13_N7
dffeas \u7|mI2C_DATA[10] (
	.clk(\u7|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(\u7|WideOr3~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u7|mI2C_DATA[12]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u7|mI2C_DATA [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u7|mI2C_DATA[10] .is_wysiwyg = "true";
defparam \u7|mI2C_DATA[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y13_N2
cycloneive_lcell_comb \u7|u0|SD[10]~feeder (
// Equation(s):
// \u7|u0|SD[10]~feeder_combout  = \u7|mI2C_DATA [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u7|mI2C_DATA [10]),
	.cin(gnd),
	.combout(\u7|u0|SD[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u7|u0|SD[10]~feeder .lut_mask = 16'hFF00;
defparam \u7|u0|SD[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y13_N3
dffeas \u7|u0|SD[10] (
	.clk(\u7|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(\u7|u0|SD[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u7|u0|SD[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u7|u0|SD [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u7|u0|SD[10] .is_wysiwyg = "true";
defparam \u7|u0|SD[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y13_N16
cycloneive_lcell_comb \u7|u0|Mux0~4 (
// Equation(s):
// \u7|u0|Mux0~4_combout  = (\u7|u0|SD_COUNTER [3] & ((\u7|u0|SD_COUNTER [0] & (\u7|u0|SD [11])) # (!\u7|u0|SD_COUNTER [0] & ((\u7|u0|SD [10]))))) # (!\u7|u0|SD_COUNTER [3] & (!\u7|u0|SD_COUNTER [0]))

	.dataa(\u7|u0|SD_COUNTER [3]),
	.datab(\u7|u0|SD_COUNTER [0]),
	.datac(\u7|u0|SD [11]),
	.datad(\u7|u0|SD [10]),
	.cin(gnd),
	.combout(\u7|u0|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \u7|u0|Mux0~4 .lut_mask = 16'hB391;
defparam \u7|u0|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N8
cycloneive_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X108_Y13_N0
cycloneive_lcell_comb \u7|Mux4~0 (
// Equation(s):
// \u7|Mux4~0_combout  = (\u7|LUT_INDEX [2] & \SW[3]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u7|LUT_INDEX [2]),
	.datad(\SW[3]~input_o ),
	.cin(gnd),
	.combout(\u7|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \u7|Mux4~0 .lut_mask = 16'hF000;
defparam \u7|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y5_N15
cycloneive_io_ibuf \SW[11]~input (
	.i(SW[11]),
	.ibar(gnd),
	.o(\SW[11]~input_o ));
// synopsys translate_off
defparam \SW[11]~input .bus_hold = "false";
defparam \SW[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X108_Y13_N10
cycloneive_lcell_comb \u7|Mux4~1 (
// Equation(s):
// \u7|Mux4~1_combout  = (!\u7|mI2C_DATA[7]~0_combout  & ((\u7|Mux4~0_combout ) # ((\SW[11]~input_o  & \u7|Mux5~0_combout ))))

	.dataa(\u7|mI2C_DATA[7]~0_combout ),
	.datab(\u7|Mux4~0_combout ),
	.datac(\SW[11]~input_o ),
	.datad(\u7|Mux5~0_combout ),
	.cin(gnd),
	.combout(\u7|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \u7|Mux4~1 .lut_mask = 16'h5444;
defparam \u7|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y13_N8
cycloneive_lcell_comb \u7|Mux4~2 (
// Equation(s):
// \u7|Mux4~2_combout  = (\u7|LUT_INDEX [1] & (!\u7|LUT_INDEX [4] & (\u7|LUT_INDEX [2]))) # (!\u7|LUT_INDEX [1] & (\u7|LUT_INDEX [4] & (!\u7|LUT_INDEX [2] & !\u7|LUT_INDEX [3])))

	.dataa(\u7|LUT_INDEX [1]),
	.datab(\u7|LUT_INDEX [4]),
	.datac(\u7|LUT_INDEX [2]),
	.datad(\u7|LUT_INDEX [3]),
	.cin(gnd),
	.combout(\u7|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \u7|Mux4~2 .lut_mask = 16'h2024;
defparam \u7|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y13_N28
cycloneive_lcell_comb \u7|Mux4~3 (
// Equation(s):
// \u7|Mux4~3_combout  = (!\u7|mI2C_DATA[7]~1_combout  & ((\u7|Mux4~1_combout ) # ((\u7|Mux0~0_combout  & \u7|Mux4~2_combout ))))

	.dataa(\u7|Mux4~1_combout ),
	.datab(\u7|Mux0~0_combout ),
	.datac(\u7|Mux4~2_combout ),
	.datad(\u7|mI2C_DATA[7]~1_combout ),
	.cin(gnd),
	.combout(\u7|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \u7|Mux4~3 .lut_mask = 16'h00EA;
defparam \u7|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y13_N29
dffeas \u7|mI2C_DATA[3] (
	.clk(\u7|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(\u7|Mux4~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u7|mI2C_DATA[12]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u7|mI2C_DATA [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u7|mI2C_DATA[3] .is_wysiwyg = "true";
defparam \u7|mI2C_DATA[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X106_Y13_N23
dffeas \u7|u0|SD[3] (
	.clk(\u7|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u7|mI2C_DATA [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u7|u0|SD[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u7|u0|SD [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u7|u0|SD[3] .is_wysiwyg = "true";
defparam \u7|u0|SD[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y18_N8
cycloneive_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y7_N15
cycloneive_io_ibuf \SW[12]~input (
	.i(SW[12]),
	.ibar(gnd),
	.o(\SW[12]~input_o ));
// synopsys translate_off
defparam \SW[12]~input .bus_hold = "false";
defparam \SW[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X109_Y13_N24
cycloneive_lcell_comb \u7|Mux3~0 (
// Equation(s):
// \u7|Mux3~0_combout  = (\SW[4]~input_o  & ((\u7|LUT_INDEX [2]) # ((\SW[12]~input_o  & \u7|Mux5~0_combout )))) # (!\SW[4]~input_o  & (((\SW[12]~input_o  & \u7|Mux5~0_combout ))))

	.dataa(\SW[4]~input_o ),
	.datab(\u7|LUT_INDEX [2]),
	.datac(\SW[12]~input_o ),
	.datad(\u7|Mux5~0_combout ),
	.cin(gnd),
	.combout(\u7|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u7|Mux3~0 .lut_mask = 16'hF888;
defparam \u7|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y13_N8
cycloneive_lcell_comb \u7|Mux3~1 (
// Equation(s):
// \u7|Mux3~1_combout  = (!\u7|mI2C_DATA[7]~1_combout  & ((\u7|Mux7~2_combout ) # ((!\u7|mI2C_DATA[7]~0_combout  & \u7|Mux3~0_combout ))))

	.dataa(\u7|mI2C_DATA[7]~1_combout ),
	.datab(\u7|mI2C_DATA[7]~0_combout ),
	.datac(\u7|Mux7~2_combout ),
	.datad(\u7|Mux3~0_combout ),
	.cin(gnd),
	.combout(\u7|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \u7|Mux3~1 .lut_mask = 16'h5150;
defparam \u7|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y13_N9
dffeas \u7|mI2C_DATA[4] (
	.clk(\u7|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(\u7|Mux3~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u7|mI2C_DATA[12]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u7|mI2C_DATA [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u7|mI2C_DATA[4] .is_wysiwyg = "true";
defparam \u7|mI2C_DATA[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y13_N24
cycloneive_lcell_comb \u7|u0|SD[4]~feeder (
// Equation(s):
// \u7|u0|SD[4]~feeder_combout  = \u7|mI2C_DATA [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u7|mI2C_DATA [4]),
	.cin(gnd),
	.combout(\u7|u0|SD[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u7|u0|SD[4]~feeder .lut_mask = 16'hFF00;
defparam \u7|u0|SD[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y13_N25
dffeas \u7|u0|SD[4] (
	.clk(\u7|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(\u7|u0|SD[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u7|u0|SD[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u7|u0|SD [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u7|u0|SD[4] .is_wysiwyg = "true";
defparam \u7|u0|SD[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y13_N22
cycloneive_lcell_comb \u7|u0|Mux0~5 (
// Equation(s):
// \u7|u0|Mux0~5_combout  = (\u7|u0|SD_COUNTER [3] & (\u7|u0|Mux0~4_combout )) # (!\u7|u0|SD_COUNTER [3] & ((\u7|u0|Mux0~4_combout  & (\u7|u0|SD [3])) # (!\u7|u0|Mux0~4_combout  & ((\u7|u0|SD [4])))))

	.dataa(\u7|u0|SD_COUNTER [3]),
	.datab(\u7|u0|Mux0~4_combout ),
	.datac(\u7|u0|SD [3]),
	.datad(\u7|u0|SD [4]),
	.cin(gnd),
	.combout(\u7|u0|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \u7|u0|Mux0~5 .lut_mask = 16'hD9C8;
defparam \u7|u0|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y13_N0
cycloneive_lcell_comb \u7|u0|Mux0~6 (
// Equation(s):
// \u7|u0|Mux0~6_combout  = (\u7|u0|SD_COUNTER [2] & (\u7|u0|SD_COUNTER [1] & ((\u7|u0|Mux0~5_combout )))) # (!\u7|u0|SD_COUNTER [2] & (((\u7|u0|Mux0~3_combout )) # (!\u7|u0|SD_COUNTER [1])))

	.dataa(\u7|u0|SD_COUNTER [2]),
	.datab(\u7|u0|SD_COUNTER [1]),
	.datac(\u7|u0|Mux0~3_combout ),
	.datad(\u7|u0|Mux0~5_combout ),
	.cin(gnd),
	.combout(\u7|u0|Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \u7|u0|Mux0~6 .lut_mask = 16'hD951;
defparam \u7|u0|Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y13_N28
cycloneive_lcell_comb \u7|WideOr4~0 (
// Equation(s):
// \u7|WideOr4~0_combout  = (\u7|LUT_INDEX [0] & ((\u7|LUT_INDEX [3] & ((\u7|LUT_INDEX [1]))) # (!\u7|LUT_INDEX [3] & (\u7|LUT_INDEX [2] & !\u7|LUT_INDEX [1]))))

	.dataa(\u7|LUT_INDEX [3]),
	.datab(\u7|LUT_INDEX [2]),
	.datac(\u7|LUT_INDEX [1]),
	.datad(\u7|LUT_INDEX [0]),
	.cin(gnd),
	.combout(\u7|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \u7|WideOr4~0 .lut_mask = 16'hA400;
defparam \u7|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y13_N8
cycloneive_lcell_comb \u7|WideOr4~1 (
// Equation(s):
// \u7|WideOr4~1_combout  = (!\u7|LUT_INDEX [4] & \u7|WideOr4~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u7|LUT_INDEX [4]),
	.datad(\u7|WideOr4~0_combout ),
	.cin(gnd),
	.combout(\u7|WideOr4~1_combout ),
	.cout());
// synopsys translate_off
defparam \u7|WideOr4~1 .lut_mask = 16'h0F00;
defparam \u7|WideOr4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y13_N9
dffeas \u7|mI2C_DATA[9] (
	.clk(\u7|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(\u7|WideOr4~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u7|mI2C_DATA[12]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u7|mI2C_DATA [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u7|mI2C_DATA[9] .is_wysiwyg = "true";
defparam \u7|mI2C_DATA[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X106_Y13_N21
dffeas \u7|u0|SD[9] (
	.clk(\u7|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u7|mI2C_DATA [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u7|u0|SD[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u7|u0|SD [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u7|u0|SD[9] .is_wysiwyg = "true";
defparam \u7|u0|SD[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y13_N6
cycloneive_lcell_comb \u7|WideOr5~1 (
// Equation(s):
// \u7|WideOr5~1_combout  = (\u7|LUT_INDEX [1] & (((!\u7|LUT_INDEX [3] & !\u7|LUT_INDEX [2])) # (!\u7|LUT_INDEX [0]))) # (!\u7|LUT_INDEX [1] & ((\u7|LUT_INDEX [3]) # ((\u7|LUT_INDEX [2]))))

	.dataa(\u7|LUT_INDEX [3]),
	.datab(\u7|LUT_INDEX [2]),
	.datac(\u7|LUT_INDEX [1]),
	.datad(\u7|LUT_INDEX [0]),
	.cin(gnd),
	.combout(\u7|WideOr5~1_combout ),
	.cout());
// synopsys translate_off
defparam \u7|WideOr5~1 .lut_mask = 16'h1EFE;
defparam \u7|WideOr5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y13_N14
cycloneive_lcell_comb \u7|WideOr5~2 (
// Equation(s):
// \u7|WideOr5~2_combout  = (\u7|LUT_INDEX [4] & ((\u7|WideOr5~0_combout ))) # (!\u7|LUT_INDEX [4] & (\u7|WideOr5~1_combout ))

	.dataa(\u7|WideOr5~1_combout ),
	.datab(gnd),
	.datac(\u7|LUT_INDEX [4]),
	.datad(\u7|WideOr5~0_combout ),
	.cin(gnd),
	.combout(\u7|WideOr5~2_combout ),
	.cout());
// synopsys translate_off
defparam \u7|WideOr5~2 .lut_mask = 16'hFA0A;
defparam \u7|WideOr5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y13_N15
dffeas \u7|mI2C_DATA[8] (
	.clk(\u7|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(\u7|WideOr5~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u7|mI2C_DATA[12]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u7|mI2C_DATA [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u7|mI2C_DATA[8] .is_wysiwyg = "true";
defparam \u7|mI2C_DATA[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X106_Y13_N19
dffeas \u7|u0|SD[8] (
	.clk(\u7|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u7|mI2C_DATA [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u7|u0|SD[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u7|u0|SD [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u7|u0|SD[8] .is_wysiwyg = "true";
defparam \u7|u0|SD[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y13_N20
cycloneive_lcell_comb \u7|u0|Mux0~1 (
// Equation(s):
// \u7|u0|Mux0~1_combout  = (\u7|u0|SD_COUNTER [3] & ((\u7|u0|SD_COUNTER [0] & (\u7|u0|SD [9])) # (!\u7|u0|SD_COUNTER [0] & ((\u7|u0|SD [8]))))) # (!\u7|u0|SD_COUNTER [3] & (!\u7|u0|SD_COUNTER [0]))

	.dataa(\u7|u0|SD_COUNTER [3]),
	.datab(\u7|u0|SD_COUNTER [0]),
	.datac(\u7|u0|SD [9]),
	.datad(\u7|u0|SD [8]),
	.cin(gnd),
	.combout(\u7|u0|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u7|u0|Mux0~1 .lut_mask = 16'hB391;
defparam \u7|u0|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y16_N8
cycloneive_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N1
cycloneive_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X108_Y13_N30
cycloneive_lcell_comb \u7|Mux6~0 (
// Equation(s):
// \u7|Mux6~0_combout  = (\SW[9]~input_o  & ((\u7|Mux5~0_combout ) # ((\SW[1]~input_o  & \u7|LUT_INDEX [2])))) # (!\SW[9]~input_o  & (\SW[1]~input_o  & (\u7|LUT_INDEX [2])))

	.dataa(\SW[9]~input_o ),
	.datab(\SW[1]~input_o ),
	.datac(\u7|LUT_INDEX [2]),
	.datad(\u7|Mux5~0_combout ),
	.cin(gnd),
	.combout(\u7|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \u7|Mux6~0 .lut_mask = 16'hEAC0;
defparam \u7|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y13_N16
cycloneive_lcell_comb \u7|Mux6~1 (
// Equation(s):
// \u7|Mux6~1_combout  = (!\u7|mI2C_DATA[7]~1_combout  & (\u7|Mux6~0_combout  & !\u7|mI2C_DATA[7]~0_combout ))

	.dataa(\u7|mI2C_DATA[7]~1_combout ),
	.datab(gnd),
	.datac(\u7|Mux6~0_combout ),
	.datad(\u7|mI2C_DATA[7]~0_combout ),
	.cin(gnd),
	.combout(\u7|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \u7|Mux6~1 .lut_mask = 16'h0050;
defparam \u7|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y13_N17
dffeas \u7|mI2C_DATA[1] (
	.clk(\u7|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(\u7|Mux6~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u7|mI2C_DATA[12]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u7|mI2C_DATA [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u7|mI2C_DATA[1] .is_wysiwyg = "true";
defparam \u7|mI2C_DATA[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X106_Y13_N27
dffeas \u7|u0|SD[1] (
	.clk(\u7|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u7|mI2C_DATA [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u7|u0|SD[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u7|u0|SD [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u7|u0|SD[1] .is_wysiwyg = "true";
defparam \u7|u0|SD[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N15
cycloneive_io_ibuf \SW[10]~input (
	.i(SW[10]),
	.ibar(gnd),
	.o(\SW[10]~input_o ));
// synopsys translate_off
defparam \SW[10]~input .bus_hold = "false";
defparam \SW[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N8
cycloneive_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X109_Y13_N10
cycloneive_lcell_comb \u7|Mux5~1 (
// Equation(s):
// \u7|Mux5~1_combout  = (\SW[10]~input_o  & ((\u7|Mux5~0_combout ) # ((\SW[2]~input_o  & \u7|LUT_INDEX [2])))) # (!\SW[10]~input_o  & (\SW[2]~input_o  & (\u7|LUT_INDEX [2])))

	.dataa(\SW[10]~input_o ),
	.datab(\SW[2]~input_o ),
	.datac(\u7|LUT_INDEX [2]),
	.datad(\u7|Mux5~0_combout ),
	.cin(gnd),
	.combout(\u7|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \u7|Mux5~1 .lut_mask = 16'hEAC0;
defparam \u7|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y13_N4
cycloneive_lcell_comb \u7|Mux5~2 (
// Equation(s):
// \u7|Mux5~2_combout  = (!\u7|mI2C_DATA[7]~1_combout  & (!\u7|mI2C_DATA[7]~0_combout  & \u7|Mux5~1_combout ))

	.dataa(\u7|mI2C_DATA[7]~1_combout ),
	.datab(\u7|mI2C_DATA[7]~0_combout ),
	.datac(gnd),
	.datad(\u7|Mux5~1_combout ),
	.cin(gnd),
	.combout(\u7|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \u7|Mux5~2 .lut_mask = 16'h1100;
defparam \u7|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y13_N5
dffeas \u7|mI2C_DATA[2] (
	.clk(\u7|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(\u7|Mux5~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u7|mI2C_DATA[12]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u7|mI2C_DATA [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u7|mI2C_DATA[2] .is_wysiwyg = "true";
defparam \u7|mI2C_DATA[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y13_N0
cycloneive_lcell_comb \u7|u0|SD[2]~feeder (
// Equation(s):
// \u7|u0|SD[2]~feeder_combout  = \u7|mI2C_DATA [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u7|mI2C_DATA [2]),
	.cin(gnd),
	.combout(\u7|u0|SD[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u7|u0|SD[2]~feeder .lut_mask = 16'hFF00;
defparam \u7|u0|SD[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y13_N1
dffeas \u7|u0|SD[2] (
	.clk(\u7|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(\u7|u0|SD[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u7|u0|SD[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u7|u0|SD [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u7|u0|SD[2] .is_wysiwyg = "true";
defparam \u7|u0|SD[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y13_N26
cycloneive_lcell_comb \u7|u0|Mux0~2 (
// Equation(s):
// \u7|u0|Mux0~2_combout  = (\u7|u0|SD_COUNTER [3] & (\u7|u0|Mux0~1_combout )) # (!\u7|u0|SD_COUNTER [3] & ((\u7|u0|Mux0~1_combout  & (\u7|u0|SD [1])) # (!\u7|u0|Mux0~1_combout  & ((\u7|u0|SD [2])))))

	.dataa(\u7|u0|SD_COUNTER [3]),
	.datab(\u7|u0|Mux0~1_combout ),
	.datac(\u7|u0|SD [1]),
	.datad(\u7|u0|SD [2]),
	.cin(gnd),
	.combout(\u7|u0|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u7|u0|Mux0~2 .lut_mask = 16'hD9C8;
defparam \u7|u0|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y13_N20
cycloneive_lcell_comb \u7|u0|Mux0~9 (
// Equation(s):
// \u7|u0|Mux0~9_combout  = (\u7|u0|Mux0~6_combout  & ((\u7|u0|Mux0~8_combout ) # ((\u7|u0|SD_COUNTER [1])))) # (!\u7|u0|Mux0~6_combout  & (((!\u7|u0|SD_COUNTER [1] & \u7|u0|Mux0~2_combout ))))

	.dataa(\u7|u0|Mux0~8_combout ),
	.datab(\u7|u0|Mux0~6_combout ),
	.datac(\u7|u0|SD_COUNTER [1]),
	.datad(\u7|u0|Mux0~2_combout ),
	.cin(gnd),
	.combout(\u7|u0|Mux0~9_combout ),
	.cout());
// synopsys translate_off
defparam \u7|u0|Mux0~9 .lut_mask = 16'hCBC8;
defparam \u7|u0|Mux0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y13_N12
cycloneive_lcell_comb \u7|u0|Mux0~15 (
// Equation(s):
// \u7|u0|Mux0~15_combout  = (\u7|u0|SD_COUNTER [5] & ((\u7|u0|SD_COUNTER [4] & (\u7|u0|Mux0~14_combout )) # (!\u7|u0|SD_COUNTER [4] & ((\u7|u0|Mux0~9_combout ))))) # (!\u7|u0|SD_COUNTER [5] & (((!\u7|u0|SD_COUNTER [4]))))

	.dataa(\u7|u0|Mux0~14_combout ),
	.datab(\u7|u0|SD_COUNTER [5]),
	.datac(\u7|u0|SD_COUNTER [4]),
	.datad(\u7|u0|Mux0~9_combout ),
	.cin(gnd),
	.combout(\u7|u0|Mux0~15_combout ),
	.cout());
// synopsys translate_off
defparam \u7|u0|Mux0~15 .lut_mask = 16'h8F83;
defparam \u7|u0|Mux0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y13_N18
cycloneive_lcell_comb \u7|u0|Mux0~0 (
// Equation(s):
// \u7|u0|Mux0~0_combout  = (\u7|u0|SD_COUNTER [2] & (\u7|u0|SD_COUNTER [3] & (\u7|u0|SD_COUNTER [1] & \u7|u0|SD_COUNTER [0])))

	.dataa(\u7|u0|SD_COUNTER [2]),
	.datab(\u7|u0|SD_COUNTER [3]),
	.datac(\u7|u0|SD_COUNTER [1]),
	.datad(\u7|u0|SD_COUNTER [0]),
	.cin(gnd),
	.combout(\u7|u0|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u7|u0|Mux0~0 .lut_mask = 16'h8000;
defparam \u7|u0|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y13_N24
cycloneive_lcell_comb \u7|u0|Mux0~16 (
// Equation(s):
// \u7|u0|Mux0~16_combout  = (\u7|u0|SD_COUNTER [5] & (!\u7|u0|Mux0~15_combout )) # (!\u7|u0|SD_COUNTER [5] & (\u7|u0|SDO~q  & ((\u7|u0|Mux0~15_combout ) # (!\u7|u0|Mux0~0_combout ))))

	.dataa(\u7|u0|Mux0~15_combout ),
	.datab(\u7|u0|SD_COUNTER [5]),
	.datac(\u7|u0|SDO~q ),
	.datad(\u7|u0|Mux0~0_combout ),
	.cin(gnd),
	.combout(\u7|u0|Mux0~16_combout ),
	.cout());
// synopsys translate_off
defparam \u7|u0|Mux0~16 .lut_mask = 16'h6474;
defparam \u7|u0|Mux0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y13_N25
dffeas \u7|u0|SDO (
	.clk(\u7|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(\u7|u0|Mux0~16_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u7|u0|SDO~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u7|u0|SDO .is_wysiwyg = "true";
defparam \u7|u0|SDO .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N1
cycloneive_io_ibuf \SW[16]~input (
	.i(SW[16]),
	.ibar(gnd),
	.o(\SW[16]~input_o ));
// synopsys translate_off
defparam \SW[16]~input .bus_hold = "false";
defparam \SW[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N8
cycloneive_io_ibuf \SW[17]~input (
	.i(SW[17]),
	.ibar(gnd),
	.o(\SW[17]~input_o ));
// synopsys translate_off
defparam \SW[17]~input .bus_hold = "false";
defparam \SW[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X18_Y26_N2
cycloneive_lcell_comb \u6|rRD2_ADDR[8]~15 (
// Equation(s):
// \u6|rRD2_ADDR[8]~15_combout  = \u6|rRD2_ADDR [8] $ (VCC)
// \u6|rRD2_ADDR[8]~16  = CARRY(\u6|rRD2_ADDR [8])

	.dataa(gnd),
	.datab(\u6|rRD2_ADDR [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u6|rRD2_ADDR[8]~15_combout ),
	.cout(\u6|rRD2_ADDR[8]~16 ));
// synopsys translate_off
defparam \u6|rRD2_ADDR[8]~15 .lut_mask = 16'h33CC;
defparam \u6|rRD2_ADDR[8]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y26_N6
cycloneive_lcell_comb \u6|rRD2_ADDR[10]~19 (
// Equation(s):
// \u6|rRD2_ADDR[10]~19_combout  = (\u6|rRD2_ADDR [10] & (\u6|rRD2_ADDR[9]~18  $ (GND))) # (!\u6|rRD2_ADDR [10] & (!\u6|rRD2_ADDR[9]~18  & VCC))
// \u6|rRD2_ADDR[10]~20  = CARRY((\u6|rRD2_ADDR [10] & !\u6|rRD2_ADDR[9]~18 ))

	.dataa(\u6|rRD2_ADDR [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u6|rRD2_ADDR[9]~18 ),
	.combout(\u6|rRD2_ADDR[10]~19_combout ),
	.cout(\u6|rRD2_ADDR[10]~20 ));
// synopsys translate_off
defparam \u6|rRD2_ADDR[10]~19 .lut_mask = 16'hA50A;
defparam \u6|rRD2_ADDR[10]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y26_N8
cycloneive_lcell_comb \u6|rRD2_ADDR[11]~25 (
// Equation(s):
// \u6|rRD2_ADDR[11]~25_combout  = (\u6|rRD2_ADDR [11] & (!\u6|rRD2_ADDR[10]~20 )) # (!\u6|rRD2_ADDR [11] & ((\u6|rRD2_ADDR[10]~20 ) # (GND)))
// \u6|rRD2_ADDR[11]~26  = CARRY((!\u6|rRD2_ADDR[10]~20 ) # (!\u6|rRD2_ADDR [11]))

	.dataa(gnd),
	.datab(\u6|rRD2_ADDR [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u6|rRD2_ADDR[10]~20 ),
	.combout(\u6|rRD2_ADDR[11]~25_combout ),
	.cout(\u6|rRD2_ADDR[11]~26 ));
// synopsys translate_off
defparam \u6|rRD2_ADDR[11]~25 .lut_mask = 16'h3C3F;
defparam \u6|rRD2_ADDR[11]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N12
cycloneive_lcell_comb \u6|rRD2_ADDR[21]~24 (
// Equation(s):
// \u6|rRD2_ADDR[21]~24_combout  = ((\u6|mRD_DONE~q  & \u6|RD_MASK [1])) # (!\u2|oRST_0~q )

	.dataa(\u6|mRD_DONE~q ),
	.datab(gnd),
	.datac(\u6|RD_MASK [1]),
	.datad(\u2|oRST_0~q ),
	.cin(gnd),
	.combout(\u6|rRD2_ADDR[21]~24_combout ),
	.cout());
// synopsys translate_off
defparam \u6|rRD2_ADDR[21]~24 .lut_mask = 16'hA0FF;
defparam \u6|rRD2_ADDR[21]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y26_N9
dffeas \u6|rRD2_ADDR[11] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|rRD2_ADDR[11]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u6|rRD2_ADDR[21]~23_combout ),
	.ena(\u6|rRD2_ADDR[21]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|rRD2_ADDR [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|rRD2_ADDR[11] .is_wysiwyg = "true";
defparam \u6|rRD2_ADDR[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y26_N10
cycloneive_lcell_comb \u6|rRD2_ADDR[12]~27 (
// Equation(s):
// \u6|rRD2_ADDR[12]~27_combout  = (\u6|rRD2_ADDR [12] & (\u6|rRD2_ADDR[11]~26  $ (GND))) # (!\u6|rRD2_ADDR [12] & (!\u6|rRD2_ADDR[11]~26  & VCC))
// \u6|rRD2_ADDR[12]~28  = CARRY((\u6|rRD2_ADDR [12] & !\u6|rRD2_ADDR[11]~26 ))

	.dataa(\u6|rRD2_ADDR [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u6|rRD2_ADDR[11]~26 ),
	.combout(\u6|rRD2_ADDR[12]~27_combout ),
	.cout(\u6|rRD2_ADDR[12]~28 ));
// synopsys translate_off
defparam \u6|rRD2_ADDR[12]~27 .lut_mask = 16'hA50A;
defparam \u6|rRD2_ADDR[12]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y26_N11
dffeas \u6|rRD2_ADDR[12] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|rRD2_ADDR[12]~27_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u6|rRD2_ADDR[21]~23_combout ),
	.ena(\u6|rRD2_ADDR[21]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|rRD2_ADDR [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|rRD2_ADDR[12] .is_wysiwyg = "true";
defparam \u6|rRD2_ADDR[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y26_N12
cycloneive_lcell_comb \u6|rRD2_ADDR[13]~29 (
// Equation(s):
// \u6|rRD2_ADDR[13]~29_combout  = (\u6|rRD2_ADDR [13] & (!\u6|rRD2_ADDR[12]~28 )) # (!\u6|rRD2_ADDR [13] & ((\u6|rRD2_ADDR[12]~28 ) # (GND)))
// \u6|rRD2_ADDR[13]~30  = CARRY((!\u6|rRD2_ADDR[12]~28 ) # (!\u6|rRD2_ADDR [13]))

	.dataa(\u6|rRD2_ADDR [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u6|rRD2_ADDR[12]~28 ),
	.combout(\u6|rRD2_ADDR[13]~29_combout ),
	.cout(\u6|rRD2_ADDR[13]~30 ));
// synopsys translate_off
defparam \u6|rRD2_ADDR[13]~29 .lut_mask = 16'h5A5F;
defparam \u6|rRD2_ADDR[13]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y26_N13
dffeas \u6|rRD2_ADDR[13] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|rRD2_ADDR[13]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u6|rRD2_ADDR[21]~23_combout ),
	.ena(\u6|rRD2_ADDR[21]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|rRD2_ADDR [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|rRD2_ADDR[13] .is_wysiwyg = "true";
defparam \u6|rRD2_ADDR[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y26_N14
cycloneive_lcell_comb \u6|rRD2_ADDR[14]~31 (
// Equation(s):
// \u6|rRD2_ADDR[14]~31_combout  = (\u6|rRD2_ADDR [14] & (\u6|rRD2_ADDR[13]~30  $ (GND))) # (!\u6|rRD2_ADDR [14] & (!\u6|rRD2_ADDR[13]~30  & VCC))
// \u6|rRD2_ADDR[14]~32  = CARRY((\u6|rRD2_ADDR [14] & !\u6|rRD2_ADDR[13]~30 ))

	.dataa(gnd),
	.datab(\u6|rRD2_ADDR [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u6|rRD2_ADDR[13]~30 ),
	.combout(\u6|rRD2_ADDR[14]~31_combout ),
	.cout(\u6|rRD2_ADDR[14]~32 ));
// synopsys translate_off
defparam \u6|rRD2_ADDR[14]~31 .lut_mask = 16'hC30C;
defparam \u6|rRD2_ADDR[14]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y26_N15
dffeas \u6|rRD2_ADDR[14] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|rRD2_ADDR[14]~31_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u6|rRD2_ADDR[21]~23_combout ),
	.ena(\u6|rRD2_ADDR[21]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|rRD2_ADDR [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|rRD2_ADDR[14] .is_wysiwyg = "true";
defparam \u6|rRD2_ADDR[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y26_N16
cycloneive_lcell_comb \u6|rRD2_ADDR[15]~33 (
// Equation(s):
// \u6|rRD2_ADDR[15]~33_combout  = (\u6|rRD2_ADDR [15] & (!\u6|rRD2_ADDR[14]~32 )) # (!\u6|rRD2_ADDR [15] & ((\u6|rRD2_ADDR[14]~32 ) # (GND)))
// \u6|rRD2_ADDR[15]~34  = CARRY((!\u6|rRD2_ADDR[14]~32 ) # (!\u6|rRD2_ADDR [15]))

	.dataa(gnd),
	.datab(\u6|rRD2_ADDR [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u6|rRD2_ADDR[14]~32 ),
	.combout(\u6|rRD2_ADDR[15]~33_combout ),
	.cout(\u6|rRD2_ADDR[15]~34 ));
// synopsys translate_off
defparam \u6|rRD2_ADDR[15]~33 .lut_mask = 16'h3C3F;
defparam \u6|rRD2_ADDR[15]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y26_N17
dffeas \u6|rRD2_ADDR[15] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|rRD2_ADDR[15]~33_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u6|rRD2_ADDR[21]~23_combout ),
	.ena(\u6|rRD2_ADDR[21]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|rRD2_ADDR [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|rRD2_ADDR[15] .is_wysiwyg = "true";
defparam \u6|rRD2_ADDR[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y26_N18
cycloneive_lcell_comb \u6|rRD2_ADDR[16]~35 (
// Equation(s):
// \u6|rRD2_ADDR[16]~35_combout  = (\u6|rRD2_ADDR [16] & (\u6|rRD2_ADDR[15]~34  $ (GND))) # (!\u6|rRD2_ADDR [16] & (!\u6|rRD2_ADDR[15]~34  & VCC))
// \u6|rRD2_ADDR[16]~36  = CARRY((\u6|rRD2_ADDR [16] & !\u6|rRD2_ADDR[15]~34 ))

	.dataa(gnd),
	.datab(\u6|rRD2_ADDR [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u6|rRD2_ADDR[15]~34 ),
	.combout(\u6|rRD2_ADDR[16]~35_combout ),
	.cout(\u6|rRD2_ADDR[16]~36 ));
// synopsys translate_off
defparam \u6|rRD2_ADDR[16]~35 .lut_mask = 16'hC30C;
defparam \u6|rRD2_ADDR[16]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y26_N19
dffeas \u6|rRD2_ADDR[16] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|rRD2_ADDR[16]~35_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u6|rRD2_ADDR[21]~23_combout ),
	.ena(\u6|rRD2_ADDR[21]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|rRD2_ADDR [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|rRD2_ADDR[16] .is_wysiwyg = "true";
defparam \u6|rRD2_ADDR[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y26_N20
cycloneive_lcell_comb \u6|rRD2_ADDR[17]~37 (
// Equation(s):
// \u6|rRD2_ADDR[17]~37_combout  = (\u6|rRD2_ADDR [17] & (!\u6|rRD2_ADDR[16]~36 )) # (!\u6|rRD2_ADDR [17] & ((\u6|rRD2_ADDR[16]~36 ) # (GND)))
// \u6|rRD2_ADDR[17]~38  = CARRY((!\u6|rRD2_ADDR[16]~36 ) # (!\u6|rRD2_ADDR [17]))

	.dataa(gnd),
	.datab(\u6|rRD2_ADDR [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u6|rRD2_ADDR[16]~36 ),
	.combout(\u6|rRD2_ADDR[17]~37_combout ),
	.cout(\u6|rRD2_ADDR[17]~38 ));
// synopsys translate_off
defparam \u6|rRD2_ADDR[17]~37 .lut_mask = 16'h3C3F;
defparam \u6|rRD2_ADDR[17]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y26_N21
dffeas \u6|rRD2_ADDR[17] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|rRD2_ADDR[17]~37_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u6|rRD2_ADDR[21]~23_combout ),
	.ena(\u6|rRD2_ADDR[21]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|rRD2_ADDR [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|rRD2_ADDR[17] .is_wysiwyg = "true";
defparam \u6|rRD2_ADDR[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y26_N22
cycloneive_lcell_comb \u6|rRD2_ADDR[18]~39 (
// Equation(s):
// \u6|rRD2_ADDR[18]~39_combout  = (\u6|rRD2_ADDR [18] & (\u6|rRD2_ADDR[17]~38  $ (GND))) # (!\u6|rRD2_ADDR [18] & (!\u6|rRD2_ADDR[17]~38  & VCC))
// \u6|rRD2_ADDR[18]~40  = CARRY((\u6|rRD2_ADDR [18] & !\u6|rRD2_ADDR[17]~38 ))

	.dataa(\u6|rRD2_ADDR [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u6|rRD2_ADDR[17]~38 ),
	.combout(\u6|rRD2_ADDR[18]~39_combout ),
	.cout(\u6|rRD2_ADDR[18]~40 ));
// synopsys translate_off
defparam \u6|rRD2_ADDR[18]~39 .lut_mask = 16'hA50A;
defparam \u6|rRD2_ADDR[18]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y26_N23
dffeas \u6|rRD2_ADDR[18] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|rRD2_ADDR[18]~39_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u6|rRD2_ADDR[21]~23_combout ),
	.ena(\u6|rRD2_ADDR[21]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|rRD2_ADDR [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|rRD2_ADDR[18] .is_wysiwyg = "true";
defparam \u6|rRD2_ADDR[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y26_N24
cycloneive_lcell_comb \u6|rRD2_ADDR[19]~41 (
// Equation(s):
// \u6|rRD2_ADDR[19]~41_combout  = (\u6|rRD2_ADDR [19] & (!\u6|rRD2_ADDR[18]~40 )) # (!\u6|rRD2_ADDR [19] & ((\u6|rRD2_ADDR[18]~40 ) # (GND)))
// \u6|rRD2_ADDR[19]~42  = CARRY((!\u6|rRD2_ADDR[18]~40 ) # (!\u6|rRD2_ADDR [19]))

	.dataa(gnd),
	.datab(\u6|rRD2_ADDR [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u6|rRD2_ADDR[18]~40 ),
	.combout(\u6|rRD2_ADDR[19]~41_combout ),
	.cout(\u6|rRD2_ADDR[19]~42 ));
// synopsys translate_off
defparam \u6|rRD2_ADDR[19]~41 .lut_mask = 16'h3C3F;
defparam \u6|rRD2_ADDR[19]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y26_N25
dffeas \u6|rRD2_ADDR[19] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|rRD2_ADDR[19]~41_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u6|rRD2_ADDR[21]~23_combout ),
	.ena(\u6|rRD2_ADDR[21]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|rRD2_ADDR [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|rRD2_ADDR[19] .is_wysiwyg = "true";
defparam \u6|rRD2_ADDR[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y26_N26
cycloneive_lcell_comb \u6|rRD2_ADDR[20]~43 (
// Equation(s):
// \u6|rRD2_ADDR[20]~43_combout  = (\u6|rRD2_ADDR [20] & (\u6|rRD2_ADDR[19]~42  $ (GND))) # (!\u6|rRD2_ADDR [20] & (!\u6|rRD2_ADDR[19]~42  & VCC))
// \u6|rRD2_ADDR[20]~44  = CARRY((\u6|rRD2_ADDR [20] & !\u6|rRD2_ADDR[19]~42 ))

	.dataa(\u6|rRD2_ADDR [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u6|rRD2_ADDR[19]~42 ),
	.combout(\u6|rRD2_ADDR[20]~43_combout ),
	.cout(\u6|rRD2_ADDR[20]~44 ));
// synopsys translate_off
defparam \u6|rRD2_ADDR[20]~43 .lut_mask = 16'hA50A;
defparam \u6|rRD2_ADDR[20]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y26_N27
dffeas \u6|rRD2_ADDR[20] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|rRD2_ADDR[20]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u6|rRD2_ADDR[21]~23_combout ),
	.ena(\u6|rRD2_ADDR[21]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|rRD2_ADDR [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|rRD2_ADDR[20] .is_wysiwyg = "true";
defparam \u6|rRD2_ADDR[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y26_N28
cycloneive_lcell_comb \u6|rRD2_ADDR[21]~45 (
// Equation(s):
// \u6|rRD2_ADDR[21]~45_combout  = (\u6|rRD2_ADDR [21] & (!\u6|rRD2_ADDR[20]~44 )) # (!\u6|rRD2_ADDR [21] & ((\u6|rRD2_ADDR[20]~44 ) # (GND)))
// \u6|rRD2_ADDR[21]~46  = CARRY((!\u6|rRD2_ADDR[20]~44 ) # (!\u6|rRD2_ADDR [21]))

	.dataa(gnd),
	.datab(\u6|rRD2_ADDR [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u6|rRD2_ADDR[20]~44 ),
	.combout(\u6|rRD2_ADDR[21]~45_combout ),
	.cout(\u6|rRD2_ADDR[21]~46 ));
// synopsys translate_off
defparam \u6|rRD2_ADDR[21]~45 .lut_mask = 16'h3C3F;
defparam \u6|rRD2_ADDR[21]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y26_N29
dffeas \u6|rRD2_ADDR[21] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|rRD2_ADDR[21]~45_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u6|rRD2_ADDR[21]~23_combout ),
	.ena(\u6|rRD2_ADDR[21]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|rRD2_ADDR [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|rRD2_ADDR[21] .is_wysiwyg = "true";
defparam \u6|rRD2_ADDR[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y26_N30
cycloneive_lcell_comb \u6|rRD2_ADDR[22]~47 (
// Equation(s):
// \u6|rRD2_ADDR[22]~47_combout  = \u6|rRD2_ADDR [22] $ (!\u6|rRD2_ADDR[21]~46 )

	.dataa(\u6|rRD2_ADDR [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u6|rRD2_ADDR[21]~46 ),
	.combout(\u6|rRD2_ADDR[22]~47_combout ),
	.cout());
// synopsys translate_off
defparam \u6|rRD2_ADDR[22]~47 .lut_mask = 16'hA5A5;
defparam \u6|rRD2_ADDR[22]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y26_N31
dffeas \u6|rRD2_ADDR[22] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|rRD2_ADDR[22]~47_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u6|rRD2_ADDR[21]~23_combout ),
	.ena(\u6|rRD2_ADDR[21]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|rRD2_ADDR [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|rRD2_ADDR[22] .is_wysiwyg = "true";
defparam \u6|rRD2_ADDR[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y27_N6
cycloneive_lcell_comb \u6|rRD2_ADDR[21]~21 (
// Equation(s):
// \u6|rRD2_ADDR[21]~21_combout  = (!\u6|rRD2_ADDR [21] & (!\u6|rRD2_ADDR [22] & \u2|oRST_0~q ))

	.dataa(\u6|rRD2_ADDR [21]),
	.datab(gnd),
	.datac(\u6|rRD2_ADDR [22]),
	.datad(\u2|oRST_0~q ),
	.cin(gnd),
	.combout(\u6|rRD2_ADDR[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \u6|rRD2_ADDR[21]~21 .lut_mask = 16'h0500;
defparam \u6|rRD2_ADDR[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N18
cycloneive_lcell_comb \u6|LessThan6~0 (
// Equation(s):
// \u6|LessThan6~0_combout  = (!\u6|rRD2_ADDR [14]) # (!\u6|rRD2_ADDR [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u6|rRD2_ADDR [15]),
	.datad(\u6|rRD2_ADDR [14]),
	.cin(gnd),
	.combout(\u6|LessThan6~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|LessThan6~0 .lut_mask = 16'h0FFF;
defparam \u6|LessThan6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y26_N0
cycloneive_lcell_comb \u6|LessThan6~1 (
// Equation(s):
// \u6|LessThan6~1_combout  = (!\u6|rRD2_ADDR [11] & (((!\u6|rRD2_ADDR [8]) # (!\u6|rRD2_ADDR [9])) # (!\u6|rRD2_ADDR [10])))

	.dataa(\u6|rRD2_ADDR [10]),
	.datab(\u6|rRD2_ADDR [11]),
	.datac(\u6|rRD2_ADDR [9]),
	.datad(\u6|rRD2_ADDR [8]),
	.cin(gnd),
	.combout(\u6|LessThan6~1_combout ),
	.cout());
// synopsys translate_off
defparam \u6|LessThan6~1 .lut_mask = 16'h1333;
defparam \u6|LessThan6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N8
cycloneive_lcell_comb \u6|LessThan6~2 (
// Equation(s):
// \u6|LessThan6~2_combout  = (\u6|LessThan6~0_combout ) # ((!\u6|rRD2_ADDR [13] & ((\u6|LessThan6~1_combout ) # (!\u6|rRD2_ADDR [12]))))

	.dataa(\u6|rRD2_ADDR [12]),
	.datab(\u6|LessThan6~0_combout ),
	.datac(\u6|LessThan6~1_combout ),
	.datad(\u6|rRD2_ADDR [13]),
	.cin(gnd),
	.combout(\u6|LessThan6~2_combout ),
	.cout());
// synopsys translate_off
defparam \u6|LessThan6~2 .lut_mask = 16'hCCFD;
defparam \u6|LessThan6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N2
cycloneive_lcell_comb \u6|rRD2_ADDR[21]~22 (
// Equation(s):
// \u6|rRD2_ADDR[21]~22_combout  = ((!\u6|rRD2_ADDR [17] & (!\u6|rRD2_ADDR [16] & \u6|LessThan6~2_combout ))) # (!\u6|rRD2_ADDR [18])

	.dataa(\u6|rRD2_ADDR [17]),
	.datab(\u6|rRD2_ADDR [16]),
	.datac(\u6|LessThan6~2_combout ),
	.datad(\u6|rRD2_ADDR [18]),
	.cin(gnd),
	.combout(\u6|rRD2_ADDR[21]~22_combout ),
	.cout());
// synopsys translate_off
defparam \u6|rRD2_ADDR[21]~22 .lut_mask = 16'h10FF;
defparam \u6|rRD2_ADDR[21]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y27_N8
cycloneive_lcell_comb \u6|rRD2_ADDR[21]~23 (
// Equation(s):
// \u6|rRD2_ADDR[21]~23_combout  = ((\u6|rRD2_ADDR [20] & ((\u6|rRD2_ADDR [19]) # (!\u6|rRD2_ADDR[21]~22_combout )))) # (!\u6|rRD2_ADDR[21]~21_combout )

	.dataa(\u6|rRD2_ADDR[21]~21_combout ),
	.datab(\u6|rRD2_ADDR[21]~22_combout ),
	.datac(\u6|rRD2_ADDR [20]),
	.datad(\u6|rRD2_ADDR [19]),
	.cin(gnd),
	.combout(\u6|rRD2_ADDR[21]~23_combout ),
	.cout());
// synopsys translate_off
defparam \u6|rRD2_ADDR[21]~23 .lut_mask = 16'hF575;
defparam \u6|rRD2_ADDR[21]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y26_N3
dffeas \u6|rRD2_ADDR[8] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|rRD2_ADDR[8]~15_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u6|rRD2_ADDR[21]~23_combout ),
	.ena(\u6|rRD2_ADDR[21]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|rRD2_ADDR [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|rRD2_ADDR[8] .is_wysiwyg = "true";
defparam \u6|rRD2_ADDR[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y26_N4
cycloneive_lcell_comb \u6|rRD2_ADDR[9]~17 (
// Equation(s):
// \u6|rRD2_ADDR[9]~17_combout  = (\u6|rRD2_ADDR [9] & (!\u6|rRD2_ADDR[8]~16 )) # (!\u6|rRD2_ADDR [9] & ((\u6|rRD2_ADDR[8]~16 ) # (GND)))
// \u6|rRD2_ADDR[9]~18  = CARRY((!\u6|rRD2_ADDR[8]~16 ) # (!\u6|rRD2_ADDR [9]))

	.dataa(gnd),
	.datab(\u6|rRD2_ADDR [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u6|rRD2_ADDR[8]~16 ),
	.combout(\u6|rRD2_ADDR[9]~17_combout ),
	.cout(\u6|rRD2_ADDR[9]~18 ));
// synopsys translate_off
defparam \u6|rRD2_ADDR[9]~17 .lut_mask = 16'h3C3F;
defparam \u6|rRD2_ADDR[9]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y26_N5
dffeas \u6|rRD2_ADDR[9] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|rRD2_ADDR[9]~17_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u6|rRD2_ADDR[21]~23_combout ),
	.ena(\u6|rRD2_ADDR[21]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|rRD2_ADDR [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|rRD2_ADDR[9] .is_wysiwyg = "true";
defparam \u6|rRD2_ADDR[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y26_N7
dffeas \u6|rRD2_ADDR[10] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|rRD2_ADDR[10]~19_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u6|rRD2_ADDR[21]~23_combout ),
	.ena(\u6|rRD2_ADDR[21]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|rRD2_ADDR [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|rRD2_ADDR[10] .is_wysiwyg = "true";
defparam \u6|rRD2_ADDR[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N26
cycloneive_lcell_comb \u6|mADDR[15]~0 (
// Equation(s):
// \u6|mADDR[15]~0_combout  = (\u6|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout ) # ((\u6|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout  & !\u6|write_fifo2|dcfifo_component|auto_generated|op_1~16_combout ))

	.dataa(gnd),
	.datab(\u6|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout ),
	.datac(\u6|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout ),
	.datad(\u6|write_fifo2|dcfifo_component|auto_generated|op_1~16_combout ),
	.cin(gnd),
	.combout(\u6|mADDR[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|mADDR[15]~0 .lut_mask = 16'hF0FC;
defparam \u6|mADDR[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y27_N0
cycloneive_lcell_comb \u6|rWR2_ADDR[8]~15 (
// Equation(s):
// \u6|rWR2_ADDR[8]~15_combout  = \u6|rWR2_ADDR [8] $ (VCC)
// \u6|rWR2_ADDR[8]~16  = CARRY(\u6|rWR2_ADDR [8])

	.dataa(gnd),
	.datab(\u6|rWR2_ADDR [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u6|rWR2_ADDR[8]~15_combout ),
	.cout(\u6|rWR2_ADDR[8]~16 ));
// synopsys translate_off
defparam \u6|rWR2_ADDR[8]~15 .lut_mask = 16'h33CC;
defparam \u6|rWR2_ADDR[8]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y27_N4
cycloneive_lcell_comb \u6|rWR2_ADDR[10]~19 (
// Equation(s):
// \u6|rWR2_ADDR[10]~19_combout  = (\u6|rWR2_ADDR [10] & (\u6|rWR2_ADDR[9]~18  $ (GND))) # (!\u6|rWR2_ADDR [10] & (!\u6|rWR2_ADDR[9]~18  & VCC))
// \u6|rWR2_ADDR[10]~20  = CARRY((\u6|rWR2_ADDR [10] & !\u6|rWR2_ADDR[9]~18 ))

	.dataa(gnd),
	.datab(\u6|rWR2_ADDR [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u6|rWR2_ADDR[9]~18 ),
	.combout(\u6|rWR2_ADDR[10]~19_combout ),
	.cout(\u6|rWR2_ADDR[10]~20 ));
// synopsys translate_off
defparam \u6|rWR2_ADDR[10]~19 .lut_mask = 16'hC30C;
defparam \u6|rWR2_ADDR[10]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y27_N6
cycloneive_lcell_comb \u6|rWR2_ADDR[11]~25 (
// Equation(s):
// \u6|rWR2_ADDR[11]~25_combout  = (\u6|rWR2_ADDR [11] & (!\u6|rWR2_ADDR[10]~20 )) # (!\u6|rWR2_ADDR [11] & ((\u6|rWR2_ADDR[10]~20 ) # (GND)))
// \u6|rWR2_ADDR[11]~26  = CARRY((!\u6|rWR2_ADDR[10]~20 ) # (!\u6|rWR2_ADDR [11]))

	.dataa(\u6|rWR2_ADDR [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u6|rWR2_ADDR[10]~20 ),
	.combout(\u6|rWR2_ADDR[11]~25_combout ),
	.cout(\u6|rWR2_ADDR[11]~26 ));
// synopsys translate_off
defparam \u6|rWR2_ADDR[11]~25 .lut_mask = 16'h5A5F;
defparam \u6|rWR2_ADDR[11]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N30
cycloneive_lcell_comb \u6|rWR2_ADDR[19]~24 (
// Equation(s):
// \u6|rWR2_ADDR[19]~24_combout  = ((\u6|WR_MASK [1] & \u6|mWR_DONE~q )) # (!\u2|oRST_0~q )

	.dataa(\u6|WR_MASK [1]),
	.datab(gnd),
	.datac(\u6|mWR_DONE~q ),
	.datad(\u2|oRST_0~q ),
	.cin(gnd),
	.combout(\u6|rWR2_ADDR[19]~24_combout ),
	.cout());
// synopsys translate_off
defparam \u6|rWR2_ADDR[19]~24 .lut_mask = 16'hA0FF;
defparam \u6|rWR2_ADDR[19]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y27_N7
dffeas \u6|rWR2_ADDR[11] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|rWR2_ADDR[11]~25_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u6|rWR2_ADDR[19]~23_combout ),
	.ena(\u6|rWR2_ADDR[19]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|rWR2_ADDR [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|rWR2_ADDR[11] .is_wysiwyg = "true";
defparam \u6|rWR2_ADDR[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y27_N8
cycloneive_lcell_comb \u6|rWR2_ADDR[12]~27 (
// Equation(s):
// \u6|rWR2_ADDR[12]~27_combout  = (\u6|rWR2_ADDR [12] & (\u6|rWR2_ADDR[11]~26  $ (GND))) # (!\u6|rWR2_ADDR [12] & (!\u6|rWR2_ADDR[11]~26  & VCC))
// \u6|rWR2_ADDR[12]~28  = CARRY((\u6|rWR2_ADDR [12] & !\u6|rWR2_ADDR[11]~26 ))

	.dataa(gnd),
	.datab(\u6|rWR2_ADDR [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u6|rWR2_ADDR[11]~26 ),
	.combout(\u6|rWR2_ADDR[12]~27_combout ),
	.cout(\u6|rWR2_ADDR[12]~28 ));
// synopsys translate_off
defparam \u6|rWR2_ADDR[12]~27 .lut_mask = 16'hC30C;
defparam \u6|rWR2_ADDR[12]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y27_N9
dffeas \u6|rWR2_ADDR[12] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|rWR2_ADDR[12]~27_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u6|rWR2_ADDR[19]~23_combout ),
	.ena(\u6|rWR2_ADDR[19]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|rWR2_ADDR [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|rWR2_ADDR[12] .is_wysiwyg = "true";
defparam \u6|rWR2_ADDR[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y27_N10
cycloneive_lcell_comb \u6|rWR2_ADDR[13]~29 (
// Equation(s):
// \u6|rWR2_ADDR[13]~29_combout  = (\u6|rWR2_ADDR [13] & (!\u6|rWR2_ADDR[12]~28 )) # (!\u6|rWR2_ADDR [13] & ((\u6|rWR2_ADDR[12]~28 ) # (GND)))
// \u6|rWR2_ADDR[13]~30  = CARRY((!\u6|rWR2_ADDR[12]~28 ) # (!\u6|rWR2_ADDR [13]))

	.dataa(\u6|rWR2_ADDR [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u6|rWR2_ADDR[12]~28 ),
	.combout(\u6|rWR2_ADDR[13]~29_combout ),
	.cout(\u6|rWR2_ADDR[13]~30 ));
// synopsys translate_off
defparam \u6|rWR2_ADDR[13]~29 .lut_mask = 16'h5A5F;
defparam \u6|rWR2_ADDR[13]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y27_N11
dffeas \u6|rWR2_ADDR[13] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|rWR2_ADDR[13]~29_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u6|rWR2_ADDR[19]~23_combout ),
	.ena(\u6|rWR2_ADDR[19]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|rWR2_ADDR [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|rWR2_ADDR[13] .is_wysiwyg = "true";
defparam \u6|rWR2_ADDR[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y27_N12
cycloneive_lcell_comb \u6|rWR2_ADDR[14]~31 (
// Equation(s):
// \u6|rWR2_ADDR[14]~31_combout  = (\u6|rWR2_ADDR [14] & (\u6|rWR2_ADDR[13]~30  $ (GND))) # (!\u6|rWR2_ADDR [14] & (!\u6|rWR2_ADDR[13]~30  & VCC))
// \u6|rWR2_ADDR[14]~32  = CARRY((\u6|rWR2_ADDR [14] & !\u6|rWR2_ADDR[13]~30 ))

	.dataa(\u6|rWR2_ADDR [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u6|rWR2_ADDR[13]~30 ),
	.combout(\u6|rWR2_ADDR[14]~31_combout ),
	.cout(\u6|rWR2_ADDR[14]~32 ));
// synopsys translate_off
defparam \u6|rWR2_ADDR[14]~31 .lut_mask = 16'hA50A;
defparam \u6|rWR2_ADDR[14]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y27_N13
dffeas \u6|rWR2_ADDR[14] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|rWR2_ADDR[14]~31_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u6|rWR2_ADDR[19]~23_combout ),
	.ena(\u6|rWR2_ADDR[19]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|rWR2_ADDR [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|rWR2_ADDR[14] .is_wysiwyg = "true";
defparam \u6|rWR2_ADDR[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y27_N14
cycloneive_lcell_comb \u6|rWR2_ADDR[15]~33 (
// Equation(s):
// \u6|rWR2_ADDR[15]~33_combout  = (\u6|rWR2_ADDR [15] & (!\u6|rWR2_ADDR[14]~32 )) # (!\u6|rWR2_ADDR [15] & ((\u6|rWR2_ADDR[14]~32 ) # (GND)))
// \u6|rWR2_ADDR[15]~34  = CARRY((!\u6|rWR2_ADDR[14]~32 ) # (!\u6|rWR2_ADDR [15]))

	.dataa(gnd),
	.datab(\u6|rWR2_ADDR [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u6|rWR2_ADDR[14]~32 ),
	.combout(\u6|rWR2_ADDR[15]~33_combout ),
	.cout(\u6|rWR2_ADDR[15]~34 ));
// synopsys translate_off
defparam \u6|rWR2_ADDR[15]~33 .lut_mask = 16'h3C3F;
defparam \u6|rWR2_ADDR[15]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y27_N15
dffeas \u6|rWR2_ADDR[15] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|rWR2_ADDR[15]~33_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u6|rWR2_ADDR[19]~23_combout ),
	.ena(\u6|rWR2_ADDR[19]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|rWR2_ADDR [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|rWR2_ADDR[15] .is_wysiwyg = "true";
defparam \u6|rWR2_ADDR[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y27_N16
cycloneive_lcell_comb \u6|rWR2_ADDR[16]~35 (
// Equation(s):
// \u6|rWR2_ADDR[16]~35_combout  = (\u6|rWR2_ADDR [16] & (\u6|rWR2_ADDR[15]~34  $ (GND))) # (!\u6|rWR2_ADDR [16] & (!\u6|rWR2_ADDR[15]~34  & VCC))
// \u6|rWR2_ADDR[16]~36  = CARRY((\u6|rWR2_ADDR [16] & !\u6|rWR2_ADDR[15]~34 ))

	.dataa(gnd),
	.datab(\u6|rWR2_ADDR [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u6|rWR2_ADDR[15]~34 ),
	.combout(\u6|rWR2_ADDR[16]~35_combout ),
	.cout(\u6|rWR2_ADDR[16]~36 ));
// synopsys translate_off
defparam \u6|rWR2_ADDR[16]~35 .lut_mask = 16'hC30C;
defparam \u6|rWR2_ADDR[16]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y27_N17
dffeas \u6|rWR2_ADDR[16] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|rWR2_ADDR[16]~35_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u6|rWR2_ADDR[19]~23_combout ),
	.ena(\u6|rWR2_ADDR[19]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|rWR2_ADDR [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|rWR2_ADDR[16] .is_wysiwyg = "true";
defparam \u6|rWR2_ADDR[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y27_N18
cycloneive_lcell_comb \u6|rWR2_ADDR[17]~37 (
// Equation(s):
// \u6|rWR2_ADDR[17]~37_combout  = (\u6|rWR2_ADDR [17] & (!\u6|rWR2_ADDR[16]~36 )) # (!\u6|rWR2_ADDR [17] & ((\u6|rWR2_ADDR[16]~36 ) # (GND)))
// \u6|rWR2_ADDR[17]~38  = CARRY((!\u6|rWR2_ADDR[16]~36 ) # (!\u6|rWR2_ADDR [17]))

	.dataa(gnd),
	.datab(\u6|rWR2_ADDR [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u6|rWR2_ADDR[16]~36 ),
	.combout(\u6|rWR2_ADDR[17]~37_combout ),
	.cout(\u6|rWR2_ADDR[17]~38 ));
// synopsys translate_off
defparam \u6|rWR2_ADDR[17]~37 .lut_mask = 16'h3C3F;
defparam \u6|rWR2_ADDR[17]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y27_N19
dffeas \u6|rWR2_ADDR[17] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|rWR2_ADDR[17]~37_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u6|rWR2_ADDR[19]~23_combout ),
	.ena(\u6|rWR2_ADDR[19]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|rWR2_ADDR [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|rWR2_ADDR[17] .is_wysiwyg = "true";
defparam \u6|rWR2_ADDR[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y27_N20
cycloneive_lcell_comb \u6|rWR2_ADDR[18]~39 (
// Equation(s):
// \u6|rWR2_ADDR[18]~39_combout  = (\u6|rWR2_ADDR [18] & (\u6|rWR2_ADDR[17]~38  $ (GND))) # (!\u6|rWR2_ADDR [18] & (!\u6|rWR2_ADDR[17]~38  & VCC))
// \u6|rWR2_ADDR[18]~40  = CARRY((\u6|rWR2_ADDR [18] & !\u6|rWR2_ADDR[17]~38 ))

	.dataa(gnd),
	.datab(\u6|rWR2_ADDR [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u6|rWR2_ADDR[17]~38 ),
	.combout(\u6|rWR2_ADDR[18]~39_combout ),
	.cout(\u6|rWR2_ADDR[18]~40 ));
// synopsys translate_off
defparam \u6|rWR2_ADDR[18]~39 .lut_mask = 16'hC30C;
defparam \u6|rWR2_ADDR[18]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y27_N21
dffeas \u6|rWR2_ADDR[18] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|rWR2_ADDR[18]~39_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u6|rWR2_ADDR[19]~23_combout ),
	.ena(\u6|rWR2_ADDR[19]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|rWR2_ADDR [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|rWR2_ADDR[18] .is_wysiwyg = "true";
defparam \u6|rWR2_ADDR[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y27_N22
cycloneive_lcell_comb \u6|rWR2_ADDR[19]~41 (
// Equation(s):
// \u6|rWR2_ADDR[19]~41_combout  = (\u6|rWR2_ADDR [19] & (!\u6|rWR2_ADDR[18]~40 )) # (!\u6|rWR2_ADDR [19] & ((\u6|rWR2_ADDR[18]~40 ) # (GND)))
// \u6|rWR2_ADDR[19]~42  = CARRY((!\u6|rWR2_ADDR[18]~40 ) # (!\u6|rWR2_ADDR [19]))

	.dataa(\u6|rWR2_ADDR [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u6|rWR2_ADDR[18]~40 ),
	.combout(\u6|rWR2_ADDR[19]~41_combout ),
	.cout(\u6|rWR2_ADDR[19]~42 ));
// synopsys translate_off
defparam \u6|rWR2_ADDR[19]~41 .lut_mask = 16'h5A5F;
defparam \u6|rWR2_ADDR[19]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y27_N23
dffeas \u6|rWR2_ADDR[19] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|rWR2_ADDR[19]~41_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u6|rWR2_ADDR[19]~23_combout ),
	.ena(\u6|rWR2_ADDR[19]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|rWR2_ADDR [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|rWR2_ADDR[19] .is_wysiwyg = "true";
defparam \u6|rWR2_ADDR[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y27_N24
cycloneive_lcell_comb \u6|rWR2_ADDR[20]~43 (
// Equation(s):
// \u6|rWR2_ADDR[20]~43_combout  = (\u6|rWR2_ADDR [20] & (\u6|rWR2_ADDR[19]~42  $ (GND))) # (!\u6|rWR2_ADDR [20] & (!\u6|rWR2_ADDR[19]~42  & VCC))
// \u6|rWR2_ADDR[20]~44  = CARRY((\u6|rWR2_ADDR [20] & !\u6|rWR2_ADDR[19]~42 ))

	.dataa(gnd),
	.datab(\u6|rWR2_ADDR [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u6|rWR2_ADDR[19]~42 ),
	.combout(\u6|rWR2_ADDR[20]~43_combout ),
	.cout(\u6|rWR2_ADDR[20]~44 ));
// synopsys translate_off
defparam \u6|rWR2_ADDR[20]~43 .lut_mask = 16'hC30C;
defparam \u6|rWR2_ADDR[20]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y27_N25
dffeas \u6|rWR2_ADDR[20] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|rWR2_ADDR[20]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u6|rWR2_ADDR[19]~23_combout ),
	.ena(\u6|rWR2_ADDR[19]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|rWR2_ADDR [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|rWR2_ADDR[20] .is_wysiwyg = "true";
defparam \u6|rWR2_ADDR[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y26_N6
cycloneive_lcell_comb \u6|LessThan2~1 (
// Equation(s):
// \u6|LessThan2~1_combout  = (((!\u6|rWR2_ADDR [9]) # (!\u6|rWR2_ADDR [15])) # (!\u6|rWR2_ADDR [8])) # (!\u6|rWR2_ADDR [14])

	.dataa(\u6|rWR2_ADDR [14]),
	.datab(\u6|rWR2_ADDR [8]),
	.datac(\u6|rWR2_ADDR [15]),
	.datad(\u6|rWR2_ADDR [9]),
	.cin(gnd),
	.combout(\u6|LessThan2~1_combout ),
	.cout());
// synopsys translate_off
defparam \u6|LessThan2~1 .lut_mask = 16'h7FFF;
defparam \u6|LessThan2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y27_N30
cycloneive_lcell_comb \u6|LessThan2~0 (
// Equation(s):
// \u6|LessThan2~0_combout  = (((!\u6|rWR2_ADDR [11]) # (!\u6|rWR2_ADDR [12])) # (!\u6|rWR2_ADDR [10])) # (!\u6|rWR2_ADDR [13])

	.dataa(\u6|rWR2_ADDR [13]),
	.datab(\u6|rWR2_ADDR [10]),
	.datac(\u6|rWR2_ADDR [12]),
	.datad(\u6|rWR2_ADDR [11]),
	.cin(gnd),
	.combout(\u6|LessThan2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|LessThan2~0 .lut_mask = 16'h7FFF;
defparam \u6|LessThan2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y26_N0
cycloneive_lcell_comb \u6|rWR2_ADDR[19]~21 (
// Equation(s):
// \u6|rWR2_ADDR[19]~21_combout  = (!\u6|rWR2_ADDR [16] & (!\u6|rWR2_ADDR [17] & ((\u6|LessThan2~1_combout ) # (\u6|LessThan2~0_combout ))))

	.dataa(\u6|LessThan2~1_combout ),
	.datab(\u6|rWR2_ADDR [16]),
	.datac(\u6|LessThan2~0_combout ),
	.datad(\u6|rWR2_ADDR [17]),
	.cin(gnd),
	.combout(\u6|rWR2_ADDR[19]~21_combout ),
	.cout());
// synopsys translate_off
defparam \u6|rWR2_ADDR[19]~21 .lut_mask = 16'h0032;
defparam \u6|rWR2_ADDR[19]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y27_N10
cycloneive_lcell_comb \u6|rWR2_ADDR[19]~22 (
// Equation(s):
// \u6|rWR2_ADDR[19]~22_combout  = ((!\u6|rWR2_ADDR [19] & ((\u6|rWR2_ADDR[19]~21_combout ) # (!\u6|rWR2_ADDR [18])))) # (!\u6|rWR2_ADDR [20])

	.dataa(\u6|rWR2_ADDR [18]),
	.datab(\u6|rWR2_ADDR [20]),
	.datac(\u6|rWR2_ADDR[19]~21_combout ),
	.datad(\u6|rWR2_ADDR [19]),
	.cin(gnd),
	.combout(\u6|rWR2_ADDR[19]~22_combout ),
	.cout());
// synopsys translate_off
defparam \u6|rWR2_ADDR[19]~22 .lut_mask = 16'h33F7;
defparam \u6|rWR2_ADDR[19]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y27_N26
cycloneive_lcell_comb \u6|rWR2_ADDR[21]~45 (
// Equation(s):
// \u6|rWR2_ADDR[21]~45_combout  = (\u6|rWR2_ADDR [21] & (!\u6|rWR2_ADDR[20]~44 )) # (!\u6|rWR2_ADDR [21] & ((\u6|rWR2_ADDR[20]~44 ) # (GND)))
// \u6|rWR2_ADDR[21]~46  = CARRY((!\u6|rWR2_ADDR[20]~44 ) # (!\u6|rWR2_ADDR [21]))

	.dataa(\u6|rWR2_ADDR [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u6|rWR2_ADDR[20]~44 ),
	.combout(\u6|rWR2_ADDR[21]~45_combout ),
	.cout(\u6|rWR2_ADDR[21]~46 ));
// synopsys translate_off
defparam \u6|rWR2_ADDR[21]~45 .lut_mask = 16'h5A5F;
defparam \u6|rWR2_ADDR[21]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y27_N27
dffeas \u6|rWR2_ADDR[21] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|rWR2_ADDR[21]~45_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u6|rWR2_ADDR[19]~23_combout ),
	.ena(\u6|rWR2_ADDR[19]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|rWR2_ADDR [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|rWR2_ADDR[21] .is_wysiwyg = "true";
defparam \u6|rWR2_ADDR[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y27_N28
cycloneive_lcell_comb \u6|rWR2_ADDR[22]~47 (
// Equation(s):
// \u6|rWR2_ADDR[22]~47_combout  = \u6|rWR2_ADDR[21]~46  $ (!\u6|rWR2_ADDR [22])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|rWR2_ADDR [22]),
	.cin(\u6|rWR2_ADDR[21]~46 ),
	.combout(\u6|rWR2_ADDR[22]~47_combout ),
	.cout());
// synopsys translate_off
defparam \u6|rWR2_ADDR[22]~47 .lut_mask = 16'hF00F;
defparam \u6|rWR2_ADDR[22]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y27_N29
dffeas \u6|rWR2_ADDR[22] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|rWR2_ADDR[22]~47_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u6|rWR2_ADDR[19]~23_combout ),
	.ena(\u6|rWR2_ADDR[19]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|rWR2_ADDR [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|rWR2_ADDR[22] .is_wysiwyg = "true";
defparam \u6|rWR2_ADDR[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y27_N24
cycloneive_lcell_comb \u6|rWR2_ADDR[19]~23 (
// Equation(s):
// \u6|rWR2_ADDR[19]~23_combout  = (((\u6|rWR2_ADDR [21]) # (\u6|rWR2_ADDR [22])) # (!\u2|oRST_0~q )) # (!\u6|rWR2_ADDR[19]~22_combout )

	.dataa(\u6|rWR2_ADDR[19]~22_combout ),
	.datab(\u2|oRST_0~q ),
	.datac(\u6|rWR2_ADDR [21]),
	.datad(\u6|rWR2_ADDR [22]),
	.cin(gnd),
	.combout(\u6|rWR2_ADDR[19]~23_combout ),
	.cout());
// synopsys translate_off
defparam \u6|rWR2_ADDR[19]~23 .lut_mask = 16'hFFF7;
defparam \u6|rWR2_ADDR[19]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y27_N1
dffeas \u6|rWR2_ADDR[8] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|rWR2_ADDR[8]~15_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u6|rWR2_ADDR[19]~23_combout ),
	.ena(\u6|rWR2_ADDR[19]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|rWR2_ADDR [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|rWR2_ADDR[8] .is_wysiwyg = "true";
defparam \u6|rWR2_ADDR[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y27_N2
cycloneive_lcell_comb \u6|rWR2_ADDR[9]~17 (
// Equation(s):
// \u6|rWR2_ADDR[9]~17_combout  = (\u6|rWR2_ADDR [9] & (!\u6|rWR2_ADDR[8]~16 )) # (!\u6|rWR2_ADDR [9] & ((\u6|rWR2_ADDR[8]~16 ) # (GND)))
// \u6|rWR2_ADDR[9]~18  = CARRY((!\u6|rWR2_ADDR[8]~16 ) # (!\u6|rWR2_ADDR [9]))

	.dataa(gnd),
	.datab(\u6|rWR2_ADDR [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u6|rWR2_ADDR[8]~16 ),
	.combout(\u6|rWR2_ADDR[9]~17_combout ),
	.cout(\u6|rWR2_ADDR[9]~18 ));
// synopsys translate_off
defparam \u6|rWR2_ADDR[9]~17 .lut_mask = 16'h3C3F;
defparam \u6|rWR2_ADDR[9]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y27_N3
dffeas \u6|rWR2_ADDR[9] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|rWR2_ADDR[9]~17_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u6|rWR2_ADDR[19]~23_combout ),
	.ena(\u6|rWR2_ADDR[19]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|rWR2_ADDR [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|rWR2_ADDR[9] .is_wysiwyg = "true";
defparam \u6|rWR2_ADDR[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y27_N5
dffeas \u6|rWR2_ADDR[10] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|rWR2_ADDR[10]~19_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u6|rWR2_ADDR[19]~23_combout ),
	.ena(\u6|rWR2_ADDR[19]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|rWR2_ADDR [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|rWR2_ADDR[10] .is_wysiwyg = "true";
defparam \u6|rWR2_ADDR[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y26_N14
cycloneive_lcell_comb \u6|mADDR~1 (
// Equation(s):
// \u6|mADDR~1_combout  = (\u6|mADDR[15]~0_combout  & (((!\u6|read_fifo2|dcfifo_component|auto_generated|op_2~0_combout )))) # (!\u6|mADDR[15]~0_combout  & ((\u6|read_fifo2|dcfifo_component|auto_generated|op_2~0_combout  & (\u6|rRD2_ADDR [10])) # 
// (!\u6|read_fifo2|dcfifo_component|auto_generated|op_2~0_combout  & ((\u6|rWR2_ADDR [10])))))

	.dataa(\u6|rRD2_ADDR [10]),
	.datab(\u6|mADDR[15]~0_combout ),
	.datac(\u6|rWR2_ADDR [10]),
	.datad(\u6|read_fifo2|dcfifo_component|auto_generated|op_2~0_combout ),
	.cin(gnd),
	.combout(\u6|mADDR~1_combout ),
	.cout());
// synopsys translate_off
defparam \u6|mADDR~1 .lut_mask = 16'h22FC;
defparam \u6|mADDR~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y26_N2
cycloneive_lcell_comb \u6|rRD1_ADDR[8]~15 (
// Equation(s):
// \u6|rRD1_ADDR[8]~15_combout  = \u6|rRD1_ADDR [8] $ (VCC)
// \u6|rRD1_ADDR[8]~16  = CARRY(\u6|rRD1_ADDR [8])

	.dataa(gnd),
	.datab(\u6|rRD1_ADDR [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u6|rRD1_ADDR[8]~15_combout ),
	.cout(\u6|rRD1_ADDR[8]~16 ));
// synopsys translate_off
defparam \u6|rRD1_ADDR[8]~15 .lut_mask = 16'h33CC;
defparam \u6|rRD1_ADDR[8]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y26_N6
cycloneive_lcell_comb \u6|rRD1_ADDR[10]~19 (
// Equation(s):
// \u6|rRD1_ADDR[10]~19_combout  = (\u6|rRD1_ADDR [10] & (\u6|rRD1_ADDR[9]~18  $ (GND))) # (!\u6|rRD1_ADDR [10] & (!\u6|rRD1_ADDR[9]~18  & VCC))
// \u6|rRD1_ADDR[10]~20  = CARRY((\u6|rRD1_ADDR [10] & !\u6|rRD1_ADDR[9]~18 ))

	.dataa(\u6|rRD1_ADDR [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u6|rRD1_ADDR[9]~18 ),
	.combout(\u6|rRD1_ADDR[10]~19_combout ),
	.cout(\u6|rRD1_ADDR[10]~20 ));
// synopsys translate_off
defparam \u6|rRD1_ADDR[10]~19 .lut_mask = 16'hA50A;
defparam \u6|rRD1_ADDR[10]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y26_N8
cycloneive_lcell_comb \u6|rRD1_ADDR[11]~26 (
// Equation(s):
// \u6|rRD1_ADDR[11]~26_combout  = (\u6|rRD1_ADDR [11] & (!\u6|rRD1_ADDR[10]~20 )) # (!\u6|rRD1_ADDR [11] & ((\u6|rRD1_ADDR[10]~20 ) # (GND)))
// \u6|rRD1_ADDR[11]~27  = CARRY((!\u6|rRD1_ADDR[10]~20 ) # (!\u6|rRD1_ADDR [11]))

	.dataa(gnd),
	.datab(\u6|rRD1_ADDR [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u6|rRD1_ADDR[10]~20 ),
	.combout(\u6|rRD1_ADDR[11]~26_combout ),
	.cout(\u6|rRD1_ADDR[11]~27 ));
// synopsys translate_off
defparam \u6|rRD1_ADDR[11]~26 .lut_mask = 16'h3C3F;
defparam \u6|rRD1_ADDR[11]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N0
cycloneive_lcell_comb \u6|rRD1_ADDR[20]~25 (
// Equation(s):
// \u6|rRD1_ADDR[20]~25_combout  = ((\u6|mRD_DONE~q  & \u6|RD_MASK [0])) # (!\u2|oRST_0~q )

	.dataa(\u6|mRD_DONE~q ),
	.datab(gnd),
	.datac(\u6|RD_MASK [0]),
	.datad(\u2|oRST_0~q ),
	.cin(gnd),
	.combout(\u6|rRD1_ADDR[20]~25_combout ),
	.cout());
// synopsys translate_off
defparam \u6|rRD1_ADDR[20]~25 .lut_mask = 16'hA0FF;
defparam \u6|rRD1_ADDR[20]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y26_N9
dffeas \u6|rRD1_ADDR[11] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|rRD1_ADDR[11]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u6|rRD1_ADDR[20]~24_combout ),
	.ena(\u6|rRD1_ADDR[20]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|rRD1_ADDR [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|rRD1_ADDR[11] .is_wysiwyg = "true";
defparam \u6|rRD1_ADDR[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y26_N10
cycloneive_lcell_comb \u6|rRD1_ADDR[12]~28 (
// Equation(s):
// \u6|rRD1_ADDR[12]~28_combout  = (\u6|rRD1_ADDR [12] & (\u6|rRD1_ADDR[11]~27  $ (GND))) # (!\u6|rRD1_ADDR [12] & (!\u6|rRD1_ADDR[11]~27  & VCC))
// \u6|rRD1_ADDR[12]~29  = CARRY((\u6|rRD1_ADDR [12] & !\u6|rRD1_ADDR[11]~27 ))

	.dataa(\u6|rRD1_ADDR [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u6|rRD1_ADDR[11]~27 ),
	.combout(\u6|rRD1_ADDR[12]~28_combout ),
	.cout(\u6|rRD1_ADDR[12]~29 ));
// synopsys translate_off
defparam \u6|rRD1_ADDR[12]~28 .lut_mask = 16'hA50A;
defparam \u6|rRD1_ADDR[12]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y26_N11
dffeas \u6|rRD1_ADDR[12] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|rRD1_ADDR[12]~28_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u6|rRD1_ADDR[20]~24_combout ),
	.ena(\u6|rRD1_ADDR[20]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|rRD1_ADDR [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|rRD1_ADDR[12] .is_wysiwyg = "true";
defparam \u6|rRD1_ADDR[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y26_N12
cycloneive_lcell_comb \u6|rRD1_ADDR[13]~30 (
// Equation(s):
// \u6|rRD1_ADDR[13]~30_combout  = (\u6|rRD1_ADDR [13] & (!\u6|rRD1_ADDR[12]~29 )) # (!\u6|rRD1_ADDR [13] & ((\u6|rRD1_ADDR[12]~29 ) # (GND)))
// \u6|rRD1_ADDR[13]~31  = CARRY((!\u6|rRD1_ADDR[12]~29 ) # (!\u6|rRD1_ADDR [13]))

	.dataa(\u6|rRD1_ADDR [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u6|rRD1_ADDR[12]~29 ),
	.combout(\u6|rRD1_ADDR[13]~30_combout ),
	.cout(\u6|rRD1_ADDR[13]~31 ));
// synopsys translate_off
defparam \u6|rRD1_ADDR[13]~30 .lut_mask = 16'h5A5F;
defparam \u6|rRD1_ADDR[13]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y26_N13
dffeas \u6|rRD1_ADDR[13] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|rRD1_ADDR[13]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u6|rRD1_ADDR[20]~24_combout ),
	.ena(\u6|rRD1_ADDR[20]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|rRD1_ADDR [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|rRD1_ADDR[13] .is_wysiwyg = "true";
defparam \u6|rRD1_ADDR[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y26_N14
cycloneive_lcell_comb \u6|rRD1_ADDR[14]~32 (
// Equation(s):
// \u6|rRD1_ADDR[14]~32_combout  = (\u6|rRD1_ADDR [14] & (\u6|rRD1_ADDR[13]~31  $ (GND))) # (!\u6|rRD1_ADDR [14] & (!\u6|rRD1_ADDR[13]~31  & VCC))
// \u6|rRD1_ADDR[14]~33  = CARRY((\u6|rRD1_ADDR [14] & !\u6|rRD1_ADDR[13]~31 ))

	.dataa(gnd),
	.datab(\u6|rRD1_ADDR [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u6|rRD1_ADDR[13]~31 ),
	.combout(\u6|rRD1_ADDR[14]~32_combout ),
	.cout(\u6|rRD1_ADDR[14]~33 ));
// synopsys translate_off
defparam \u6|rRD1_ADDR[14]~32 .lut_mask = 16'hC30C;
defparam \u6|rRD1_ADDR[14]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y26_N15
dffeas \u6|rRD1_ADDR[14] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|rRD1_ADDR[14]~32_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u6|rRD1_ADDR[20]~24_combout ),
	.ena(\u6|rRD1_ADDR[20]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|rRD1_ADDR [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|rRD1_ADDR[14] .is_wysiwyg = "true";
defparam \u6|rRD1_ADDR[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y26_N16
cycloneive_lcell_comb \u6|rRD1_ADDR[15]~34 (
// Equation(s):
// \u6|rRD1_ADDR[15]~34_combout  = (\u6|rRD1_ADDR [15] & (!\u6|rRD1_ADDR[14]~33 )) # (!\u6|rRD1_ADDR [15] & ((\u6|rRD1_ADDR[14]~33 ) # (GND)))
// \u6|rRD1_ADDR[15]~35  = CARRY((!\u6|rRD1_ADDR[14]~33 ) # (!\u6|rRD1_ADDR [15]))

	.dataa(gnd),
	.datab(\u6|rRD1_ADDR [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u6|rRD1_ADDR[14]~33 ),
	.combout(\u6|rRD1_ADDR[15]~34_combout ),
	.cout(\u6|rRD1_ADDR[15]~35 ));
// synopsys translate_off
defparam \u6|rRD1_ADDR[15]~34 .lut_mask = 16'h3C3F;
defparam \u6|rRD1_ADDR[15]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y26_N17
dffeas \u6|rRD1_ADDR[15] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|rRD1_ADDR[15]~34_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u6|rRD1_ADDR[20]~24_combout ),
	.ena(\u6|rRD1_ADDR[20]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|rRD1_ADDR [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|rRD1_ADDR[15] .is_wysiwyg = "true";
defparam \u6|rRD1_ADDR[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y26_N18
cycloneive_lcell_comb \u6|rRD1_ADDR[16]~36 (
// Equation(s):
// \u6|rRD1_ADDR[16]~36_combout  = (\u6|rRD1_ADDR [16] & (\u6|rRD1_ADDR[15]~35  $ (GND))) # (!\u6|rRD1_ADDR [16] & (!\u6|rRD1_ADDR[15]~35  & VCC))
// \u6|rRD1_ADDR[16]~37  = CARRY((\u6|rRD1_ADDR [16] & !\u6|rRD1_ADDR[15]~35 ))

	.dataa(gnd),
	.datab(\u6|rRD1_ADDR [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u6|rRD1_ADDR[15]~35 ),
	.combout(\u6|rRD1_ADDR[16]~36_combout ),
	.cout(\u6|rRD1_ADDR[16]~37 ));
// synopsys translate_off
defparam \u6|rRD1_ADDR[16]~36 .lut_mask = 16'hC30C;
defparam \u6|rRD1_ADDR[16]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y26_N19
dffeas \u6|rRD1_ADDR[16] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|rRD1_ADDR[16]~36_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u6|rRD1_ADDR[20]~24_combout ),
	.ena(\u6|rRD1_ADDR[20]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|rRD1_ADDR [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|rRD1_ADDR[16] .is_wysiwyg = "true";
defparam \u6|rRD1_ADDR[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y26_N20
cycloneive_lcell_comb \u6|rRD1_ADDR[17]~38 (
// Equation(s):
// \u6|rRD1_ADDR[17]~38_combout  = (\u6|rRD1_ADDR [17] & (!\u6|rRD1_ADDR[16]~37 )) # (!\u6|rRD1_ADDR [17] & ((\u6|rRD1_ADDR[16]~37 ) # (GND)))
// \u6|rRD1_ADDR[17]~39  = CARRY((!\u6|rRD1_ADDR[16]~37 ) # (!\u6|rRD1_ADDR [17]))

	.dataa(gnd),
	.datab(\u6|rRD1_ADDR [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u6|rRD1_ADDR[16]~37 ),
	.combout(\u6|rRD1_ADDR[17]~38_combout ),
	.cout(\u6|rRD1_ADDR[17]~39 ));
// synopsys translate_off
defparam \u6|rRD1_ADDR[17]~38 .lut_mask = 16'h3C3F;
defparam \u6|rRD1_ADDR[17]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y26_N21
dffeas \u6|rRD1_ADDR[17] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|rRD1_ADDR[17]~38_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u6|rRD1_ADDR[20]~24_combout ),
	.ena(\u6|rRD1_ADDR[20]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|rRD1_ADDR [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|rRD1_ADDR[17] .is_wysiwyg = "true";
defparam \u6|rRD1_ADDR[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y26_N22
cycloneive_lcell_comb \u6|rRD1_ADDR[18]~40 (
// Equation(s):
// \u6|rRD1_ADDR[18]~40_combout  = (\u6|rRD1_ADDR [18] & (\u6|rRD1_ADDR[17]~39  $ (GND))) # (!\u6|rRD1_ADDR [18] & (!\u6|rRD1_ADDR[17]~39  & VCC))
// \u6|rRD1_ADDR[18]~41  = CARRY((\u6|rRD1_ADDR [18] & !\u6|rRD1_ADDR[17]~39 ))

	.dataa(\u6|rRD1_ADDR [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u6|rRD1_ADDR[17]~39 ),
	.combout(\u6|rRD1_ADDR[18]~40_combout ),
	.cout(\u6|rRD1_ADDR[18]~41 ));
// synopsys translate_off
defparam \u6|rRD1_ADDR[18]~40 .lut_mask = 16'hA50A;
defparam \u6|rRD1_ADDR[18]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y26_N23
dffeas \u6|rRD1_ADDR[18] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|rRD1_ADDR[18]~40_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u6|rRD1_ADDR[20]~24_combout ),
	.ena(\u6|rRD1_ADDR[20]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|rRD1_ADDR [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|rRD1_ADDR[18] .is_wysiwyg = "true";
defparam \u6|rRD1_ADDR[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y26_N24
cycloneive_lcell_comb \u6|rRD1_ADDR[19]~42 (
// Equation(s):
// \u6|rRD1_ADDR[19]~42_combout  = (\u6|rRD1_ADDR [19] & (!\u6|rRD1_ADDR[18]~41 )) # (!\u6|rRD1_ADDR [19] & ((\u6|rRD1_ADDR[18]~41 ) # (GND)))
// \u6|rRD1_ADDR[19]~43  = CARRY((!\u6|rRD1_ADDR[18]~41 ) # (!\u6|rRD1_ADDR [19]))

	.dataa(gnd),
	.datab(\u6|rRD1_ADDR [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u6|rRD1_ADDR[18]~41 ),
	.combout(\u6|rRD1_ADDR[19]~42_combout ),
	.cout(\u6|rRD1_ADDR[19]~43 ));
// synopsys translate_off
defparam \u6|rRD1_ADDR[19]~42 .lut_mask = 16'h3C3F;
defparam \u6|rRD1_ADDR[19]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y26_N25
dffeas \u6|rRD1_ADDR[19] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|rRD1_ADDR[19]~42_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u6|rRD1_ADDR[20]~24_combout ),
	.ena(\u6|rRD1_ADDR[20]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|rRD1_ADDR [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|rRD1_ADDR[19] .is_wysiwyg = "true";
defparam \u6|rRD1_ADDR[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y26_N26
cycloneive_lcell_comb \u6|rRD1_ADDR[20]~44 (
// Equation(s):
// \u6|rRD1_ADDR[20]~44_combout  = (\u6|rRD1_ADDR [20] & (\u6|rRD1_ADDR[19]~43  $ (GND))) # (!\u6|rRD1_ADDR [20] & (!\u6|rRD1_ADDR[19]~43  & VCC))
// \u6|rRD1_ADDR[20]~45  = CARRY((\u6|rRD1_ADDR [20] & !\u6|rRD1_ADDR[19]~43 ))

	.dataa(\u6|rRD1_ADDR [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u6|rRD1_ADDR[19]~43 ),
	.combout(\u6|rRD1_ADDR[20]~44_combout ),
	.cout(\u6|rRD1_ADDR[20]~45 ));
// synopsys translate_off
defparam \u6|rRD1_ADDR[20]~44 .lut_mask = 16'hA50A;
defparam \u6|rRD1_ADDR[20]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y26_N27
dffeas \u6|rRD1_ADDR[20] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|rRD1_ADDR[20]~44_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u6|rRD1_ADDR[20]~24_combout ),
	.ena(\u6|rRD1_ADDR[20]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|rRD1_ADDR [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|rRD1_ADDR[20] .is_wysiwyg = "true";
defparam \u6|rRD1_ADDR[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y26_N28
cycloneive_lcell_comb \u6|rRD1_ADDR[21]~46 (
// Equation(s):
// \u6|rRD1_ADDR[21]~46_combout  = (\u6|rRD1_ADDR [21] & (!\u6|rRD1_ADDR[20]~45 )) # (!\u6|rRD1_ADDR [21] & ((\u6|rRD1_ADDR[20]~45 ) # (GND)))
// \u6|rRD1_ADDR[21]~47  = CARRY((!\u6|rRD1_ADDR[20]~45 ) # (!\u6|rRD1_ADDR [21]))

	.dataa(gnd),
	.datab(\u6|rRD1_ADDR [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u6|rRD1_ADDR[20]~45 ),
	.combout(\u6|rRD1_ADDR[21]~46_combout ),
	.cout(\u6|rRD1_ADDR[21]~47 ));
// synopsys translate_off
defparam \u6|rRD1_ADDR[21]~46 .lut_mask = 16'h3C3F;
defparam \u6|rRD1_ADDR[21]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y26_N29
dffeas \u6|rRD1_ADDR[21] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|rRD1_ADDR[21]~46_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u6|rRD1_ADDR[20]~24_combout ),
	.ena(\u6|rRD1_ADDR[20]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|rRD1_ADDR [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|rRD1_ADDR[21] .is_wysiwyg = "true";
defparam \u6|rRD1_ADDR[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y27_N20
cycloneive_lcell_comb \u6|rRD1_ADDR[20]~21 (
// Equation(s):
// \u6|rRD1_ADDR[20]~21_combout  = (!\u6|rRD1_ADDR [20] & (!\u6|rRD1_ADDR [21] & (!\u6|rRD1_ADDR [19] & \u2|oRST_0~q )))

	.dataa(\u6|rRD1_ADDR [20]),
	.datab(\u6|rRD1_ADDR [21]),
	.datac(\u6|rRD1_ADDR [19]),
	.datad(\u2|oRST_0~q ),
	.cin(gnd),
	.combout(\u6|rRD1_ADDR[20]~21_combout ),
	.cout());
// synopsys translate_off
defparam \u6|rRD1_ADDR[20]~21 .lut_mask = 16'h0100;
defparam \u6|rRD1_ADDR[20]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y26_N0
cycloneive_lcell_comb \u6|LessThan5~0 (
// Equation(s):
// \u6|LessThan5~0_combout  = (!\u6|rRD1_ADDR [11] & (((!\u6|rRD1_ADDR [8]) # (!\u6|rRD1_ADDR [9])) # (!\u6|rRD1_ADDR [10])))

	.dataa(\u6|rRD1_ADDR [10]),
	.datab(\u6|rRD1_ADDR [11]),
	.datac(\u6|rRD1_ADDR [9]),
	.datad(\u6|rRD1_ADDR [8]),
	.cin(gnd),
	.combout(\u6|LessThan5~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|LessThan5~0 .lut_mask = 16'h1333;
defparam \u6|LessThan5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N4
cycloneive_lcell_comb \u6|rRD1_ADDR[20]~22 (
// Equation(s):
// \u6|rRD1_ADDR[20]~22_combout  = (\u6|rRD1_ADDR [14] & ((\u6|rRD1_ADDR [13]) # ((\u6|rRD1_ADDR [12] & !\u6|LessThan5~0_combout ))))

	.dataa(\u6|rRD1_ADDR [14]),
	.datab(\u6|rRD1_ADDR [13]),
	.datac(\u6|rRD1_ADDR [12]),
	.datad(\u6|LessThan5~0_combout ),
	.cin(gnd),
	.combout(\u6|rRD1_ADDR[20]~22_combout ),
	.cout());
// synopsys translate_off
defparam \u6|rRD1_ADDR[20]~22 .lut_mask = 16'h88A8;
defparam \u6|rRD1_ADDR[20]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N14
cycloneive_lcell_comb \u6|rRD1_ADDR[20]~23 (
// Equation(s):
// \u6|rRD1_ADDR[20]~23_combout  = (\u6|rRD1_ADDR [17]) # ((\u6|rRD1_ADDR [16]) # ((\u6|rRD1_ADDR[20]~22_combout  & \u6|rRD1_ADDR [15])))

	.dataa(\u6|rRD1_ADDR [17]),
	.datab(\u6|rRD1_ADDR [16]),
	.datac(\u6|rRD1_ADDR[20]~22_combout ),
	.datad(\u6|rRD1_ADDR [15]),
	.cin(gnd),
	.combout(\u6|rRD1_ADDR[20]~23_combout ),
	.cout());
// synopsys translate_off
defparam \u6|rRD1_ADDR[20]~23 .lut_mask = 16'hFEEE;
defparam \u6|rRD1_ADDR[20]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y26_N30
cycloneive_lcell_comb \u6|rRD1_ADDR[22]~48 (
// Equation(s):
// \u6|rRD1_ADDR[22]~48_combout  = \u6|rRD1_ADDR [22] $ (!\u6|rRD1_ADDR[21]~47 )

	.dataa(\u6|rRD1_ADDR [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u6|rRD1_ADDR[21]~47 ),
	.combout(\u6|rRD1_ADDR[22]~48_combout ),
	.cout());
// synopsys translate_off
defparam \u6|rRD1_ADDR[22]~48 .lut_mask = 16'hA5A5;
defparam \u6|rRD1_ADDR[22]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y26_N31
dffeas \u6|rRD1_ADDR[22] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|rRD1_ADDR[22]~48_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u6|rRD1_ADDR[20]~24_combout ),
	.ena(\u6|rRD1_ADDR[20]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|rRD1_ADDR [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|rRD1_ADDR[22] .is_wysiwyg = "true";
defparam \u6|rRD1_ADDR[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N20
cycloneive_lcell_comb \u6|rRD1_ADDR[20]~24 (
// Equation(s):
// \u6|rRD1_ADDR[20]~24_combout  = ((\u6|rRD1_ADDR [22]) # ((\u6|rRD1_ADDR[20]~23_combout  & \u6|rRD1_ADDR [18]))) # (!\u6|rRD1_ADDR[20]~21_combout )

	.dataa(\u6|rRD1_ADDR[20]~21_combout ),
	.datab(\u6|rRD1_ADDR[20]~23_combout ),
	.datac(\u6|rRD1_ADDR [22]),
	.datad(\u6|rRD1_ADDR [18]),
	.cin(gnd),
	.combout(\u6|rRD1_ADDR[20]~24_combout ),
	.cout());
// synopsys translate_off
defparam \u6|rRD1_ADDR[20]~24 .lut_mask = 16'hFDF5;
defparam \u6|rRD1_ADDR[20]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y26_N3
dffeas \u6|rRD1_ADDR[8] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|rRD1_ADDR[8]~15_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u6|rRD1_ADDR[20]~24_combout ),
	.ena(\u6|rRD1_ADDR[20]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|rRD1_ADDR [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|rRD1_ADDR[8] .is_wysiwyg = "true";
defparam \u6|rRD1_ADDR[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y26_N4
cycloneive_lcell_comb \u6|rRD1_ADDR[9]~17 (
// Equation(s):
// \u6|rRD1_ADDR[9]~17_combout  = (\u6|rRD1_ADDR [9] & (!\u6|rRD1_ADDR[8]~16 )) # (!\u6|rRD1_ADDR [9] & ((\u6|rRD1_ADDR[8]~16 ) # (GND)))
// \u6|rRD1_ADDR[9]~18  = CARRY((!\u6|rRD1_ADDR[8]~16 ) # (!\u6|rRD1_ADDR [9]))

	.dataa(gnd),
	.datab(\u6|rRD1_ADDR [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u6|rRD1_ADDR[8]~16 ),
	.combout(\u6|rRD1_ADDR[9]~17_combout ),
	.cout(\u6|rRD1_ADDR[9]~18 ));
// synopsys translate_off
defparam \u6|rRD1_ADDR[9]~17 .lut_mask = 16'h3C3F;
defparam \u6|rRD1_ADDR[9]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y26_N5
dffeas \u6|rRD1_ADDR[9] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|rRD1_ADDR[9]~17_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u6|rRD1_ADDR[20]~24_combout ),
	.ena(\u6|rRD1_ADDR[20]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|rRD1_ADDR [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|rRD1_ADDR[9] .is_wysiwyg = "true";
defparam \u6|rRD1_ADDR[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y26_N7
dffeas \u6|rRD1_ADDR[10] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|rRD1_ADDR[10]~19_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u6|rRD1_ADDR[20]~24_combout ),
	.ena(\u6|rRD1_ADDR[20]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|rRD1_ADDR [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|rRD1_ADDR[10] .is_wysiwyg = "true";
defparam \u6|rRD1_ADDR[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y26_N2
cycloneive_lcell_comb \u6|rWR1_ADDR[8]~15 (
// Equation(s):
// \u6|rWR1_ADDR[8]~15_combout  = \u6|rWR1_ADDR [8] $ (VCC)
// \u6|rWR1_ADDR[8]~16  = CARRY(\u6|rWR1_ADDR [8])

	.dataa(gnd),
	.datab(\u6|rWR1_ADDR [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u6|rWR1_ADDR[8]~15_combout ),
	.cout(\u6|rWR1_ADDR[8]~16 ));
// synopsys translate_off
defparam \u6|rWR1_ADDR[8]~15 .lut_mask = 16'h33CC;
defparam \u6|rWR1_ADDR[8]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y26_N6
cycloneive_lcell_comb \u6|rWR1_ADDR[10]~19 (
// Equation(s):
// \u6|rWR1_ADDR[10]~19_combout  = (\u6|rWR1_ADDR [10] & (\u6|rWR1_ADDR[9]~18  $ (GND))) # (!\u6|rWR1_ADDR [10] & (!\u6|rWR1_ADDR[9]~18  & VCC))
// \u6|rWR1_ADDR[10]~20  = CARRY((\u6|rWR1_ADDR [10] & !\u6|rWR1_ADDR[9]~18 ))

	.dataa(\u6|rWR1_ADDR [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u6|rWR1_ADDR[9]~18 ),
	.combout(\u6|rWR1_ADDR[10]~19_combout ),
	.cout(\u6|rWR1_ADDR[10]~20 ));
// synopsys translate_off
defparam \u6|rWR1_ADDR[10]~19 .lut_mask = 16'hA50A;
defparam \u6|rWR1_ADDR[10]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y26_N8
cycloneive_lcell_comb \u6|rWR1_ADDR[11]~25 (
// Equation(s):
// \u6|rWR1_ADDR[11]~25_combout  = (\u6|rWR1_ADDR [11] & (!\u6|rWR1_ADDR[10]~20 )) # (!\u6|rWR1_ADDR [11] & ((\u6|rWR1_ADDR[10]~20 ) # (GND)))
// \u6|rWR1_ADDR[11]~26  = CARRY((!\u6|rWR1_ADDR[10]~20 ) # (!\u6|rWR1_ADDR [11]))

	.dataa(gnd),
	.datab(\u6|rWR1_ADDR [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u6|rWR1_ADDR[10]~20 ),
	.combout(\u6|rWR1_ADDR[11]~25_combout ),
	.cout(\u6|rWR1_ADDR[11]~26 ));
// synopsys translate_off
defparam \u6|rWR1_ADDR[11]~25 .lut_mask = 16'h3C3F;
defparam \u6|rWR1_ADDR[11]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N10
cycloneive_lcell_comb \u6|rWR1_ADDR[17]~24 (
// Equation(s):
// \u6|rWR1_ADDR[17]~24_combout  = ((\u6|WR_MASK [0] & \u6|mWR_DONE~q )) # (!\u2|oRST_0~q )

	.dataa(gnd),
	.datab(\u6|WR_MASK [0]),
	.datac(\u6|mWR_DONE~q ),
	.datad(\u2|oRST_0~q ),
	.cin(gnd),
	.combout(\u6|rWR1_ADDR[17]~24_combout ),
	.cout());
// synopsys translate_off
defparam \u6|rWR1_ADDR[17]~24 .lut_mask = 16'hC0FF;
defparam \u6|rWR1_ADDR[17]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y26_N9
dffeas \u6|rWR1_ADDR[11] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|rWR1_ADDR[11]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u6|rWR1_ADDR[17]~23_combout ),
	.sload(gnd),
	.ena(\u6|rWR1_ADDR[17]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|rWR1_ADDR [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|rWR1_ADDR[11] .is_wysiwyg = "true";
defparam \u6|rWR1_ADDR[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y26_N10
cycloneive_lcell_comb \u6|rWR1_ADDR[12]~27 (
// Equation(s):
// \u6|rWR1_ADDR[12]~27_combout  = (\u6|rWR1_ADDR [12] & (\u6|rWR1_ADDR[11]~26  $ (GND))) # (!\u6|rWR1_ADDR [12] & (!\u6|rWR1_ADDR[11]~26  & VCC))
// \u6|rWR1_ADDR[12]~28  = CARRY((\u6|rWR1_ADDR [12] & !\u6|rWR1_ADDR[11]~26 ))

	.dataa(\u6|rWR1_ADDR [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u6|rWR1_ADDR[11]~26 ),
	.combout(\u6|rWR1_ADDR[12]~27_combout ),
	.cout(\u6|rWR1_ADDR[12]~28 ));
// synopsys translate_off
defparam \u6|rWR1_ADDR[12]~27 .lut_mask = 16'hA50A;
defparam \u6|rWR1_ADDR[12]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y26_N11
dffeas \u6|rWR1_ADDR[12] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|rWR1_ADDR[12]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u6|rWR1_ADDR[17]~23_combout ),
	.sload(gnd),
	.ena(\u6|rWR1_ADDR[17]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|rWR1_ADDR [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|rWR1_ADDR[12] .is_wysiwyg = "true";
defparam \u6|rWR1_ADDR[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y26_N12
cycloneive_lcell_comb \u6|rWR1_ADDR[13]~29 (
// Equation(s):
// \u6|rWR1_ADDR[13]~29_combout  = (\u6|rWR1_ADDR [13] & (!\u6|rWR1_ADDR[12]~28 )) # (!\u6|rWR1_ADDR [13] & ((\u6|rWR1_ADDR[12]~28 ) # (GND)))
// \u6|rWR1_ADDR[13]~30  = CARRY((!\u6|rWR1_ADDR[12]~28 ) # (!\u6|rWR1_ADDR [13]))

	.dataa(\u6|rWR1_ADDR [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u6|rWR1_ADDR[12]~28 ),
	.combout(\u6|rWR1_ADDR[13]~29_combout ),
	.cout(\u6|rWR1_ADDR[13]~30 ));
// synopsys translate_off
defparam \u6|rWR1_ADDR[13]~29 .lut_mask = 16'h5A5F;
defparam \u6|rWR1_ADDR[13]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y26_N13
dffeas \u6|rWR1_ADDR[13] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|rWR1_ADDR[13]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u6|rWR1_ADDR[17]~23_combout ),
	.sload(gnd),
	.ena(\u6|rWR1_ADDR[17]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|rWR1_ADDR [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|rWR1_ADDR[13] .is_wysiwyg = "true";
defparam \u6|rWR1_ADDR[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y26_N14
cycloneive_lcell_comb \u6|rWR1_ADDR[14]~31 (
// Equation(s):
// \u6|rWR1_ADDR[14]~31_combout  = (\u6|rWR1_ADDR [14] & (\u6|rWR1_ADDR[13]~30  $ (GND))) # (!\u6|rWR1_ADDR [14] & (!\u6|rWR1_ADDR[13]~30  & VCC))
// \u6|rWR1_ADDR[14]~32  = CARRY((\u6|rWR1_ADDR [14] & !\u6|rWR1_ADDR[13]~30 ))

	.dataa(gnd),
	.datab(\u6|rWR1_ADDR [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u6|rWR1_ADDR[13]~30 ),
	.combout(\u6|rWR1_ADDR[14]~31_combout ),
	.cout(\u6|rWR1_ADDR[14]~32 ));
// synopsys translate_off
defparam \u6|rWR1_ADDR[14]~31 .lut_mask = 16'hC30C;
defparam \u6|rWR1_ADDR[14]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y26_N15
dffeas \u6|rWR1_ADDR[14] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|rWR1_ADDR[14]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u6|rWR1_ADDR[17]~23_combout ),
	.sload(gnd),
	.ena(\u6|rWR1_ADDR[17]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|rWR1_ADDR [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|rWR1_ADDR[14] .is_wysiwyg = "true";
defparam \u6|rWR1_ADDR[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y26_N16
cycloneive_lcell_comb \u6|rWR1_ADDR[15]~33 (
// Equation(s):
// \u6|rWR1_ADDR[15]~33_combout  = (\u6|rWR1_ADDR [15] & (!\u6|rWR1_ADDR[14]~32 )) # (!\u6|rWR1_ADDR [15] & ((\u6|rWR1_ADDR[14]~32 ) # (GND)))
// \u6|rWR1_ADDR[15]~34  = CARRY((!\u6|rWR1_ADDR[14]~32 ) # (!\u6|rWR1_ADDR [15]))

	.dataa(gnd),
	.datab(\u6|rWR1_ADDR [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u6|rWR1_ADDR[14]~32 ),
	.combout(\u6|rWR1_ADDR[15]~33_combout ),
	.cout(\u6|rWR1_ADDR[15]~34 ));
// synopsys translate_off
defparam \u6|rWR1_ADDR[15]~33 .lut_mask = 16'h3C3F;
defparam \u6|rWR1_ADDR[15]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y26_N17
dffeas \u6|rWR1_ADDR[15] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|rWR1_ADDR[15]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u6|rWR1_ADDR[17]~23_combout ),
	.sload(gnd),
	.ena(\u6|rWR1_ADDR[17]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|rWR1_ADDR [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|rWR1_ADDR[15] .is_wysiwyg = "true";
defparam \u6|rWR1_ADDR[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y26_N18
cycloneive_lcell_comb \u6|rWR1_ADDR[16]~35 (
// Equation(s):
// \u6|rWR1_ADDR[16]~35_combout  = (\u6|rWR1_ADDR [16] & (\u6|rWR1_ADDR[15]~34  $ (GND))) # (!\u6|rWR1_ADDR [16] & (!\u6|rWR1_ADDR[15]~34  & VCC))
// \u6|rWR1_ADDR[16]~36  = CARRY((\u6|rWR1_ADDR [16] & !\u6|rWR1_ADDR[15]~34 ))

	.dataa(gnd),
	.datab(\u6|rWR1_ADDR [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u6|rWR1_ADDR[15]~34 ),
	.combout(\u6|rWR1_ADDR[16]~35_combout ),
	.cout(\u6|rWR1_ADDR[16]~36 ));
// synopsys translate_off
defparam \u6|rWR1_ADDR[16]~35 .lut_mask = 16'hC30C;
defparam \u6|rWR1_ADDR[16]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y26_N19
dffeas \u6|rWR1_ADDR[16] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|rWR1_ADDR[16]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u6|rWR1_ADDR[17]~23_combout ),
	.sload(gnd),
	.ena(\u6|rWR1_ADDR[17]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|rWR1_ADDR [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|rWR1_ADDR[16] .is_wysiwyg = "true";
defparam \u6|rWR1_ADDR[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y26_N20
cycloneive_lcell_comb \u6|rWR1_ADDR[17]~37 (
// Equation(s):
// \u6|rWR1_ADDR[17]~37_combout  = (\u6|rWR1_ADDR [17] & (!\u6|rWR1_ADDR[16]~36 )) # (!\u6|rWR1_ADDR [17] & ((\u6|rWR1_ADDR[16]~36 ) # (GND)))
// \u6|rWR1_ADDR[17]~38  = CARRY((!\u6|rWR1_ADDR[16]~36 ) # (!\u6|rWR1_ADDR [17]))

	.dataa(gnd),
	.datab(\u6|rWR1_ADDR [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u6|rWR1_ADDR[16]~36 ),
	.combout(\u6|rWR1_ADDR[17]~37_combout ),
	.cout(\u6|rWR1_ADDR[17]~38 ));
// synopsys translate_off
defparam \u6|rWR1_ADDR[17]~37 .lut_mask = 16'h3C3F;
defparam \u6|rWR1_ADDR[17]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y26_N21
dffeas \u6|rWR1_ADDR[17] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|rWR1_ADDR[17]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u6|rWR1_ADDR[17]~23_combout ),
	.sload(gnd),
	.ena(\u6|rWR1_ADDR[17]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|rWR1_ADDR [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|rWR1_ADDR[17] .is_wysiwyg = "true";
defparam \u6|rWR1_ADDR[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y26_N22
cycloneive_lcell_comb \u6|rWR1_ADDR[18]~39 (
// Equation(s):
// \u6|rWR1_ADDR[18]~39_combout  = (\u6|rWR1_ADDR [18] & (\u6|rWR1_ADDR[17]~38  $ (GND))) # (!\u6|rWR1_ADDR [18] & (!\u6|rWR1_ADDR[17]~38  & VCC))
// \u6|rWR1_ADDR[18]~40  = CARRY((\u6|rWR1_ADDR [18] & !\u6|rWR1_ADDR[17]~38 ))

	.dataa(\u6|rWR1_ADDR [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u6|rWR1_ADDR[17]~38 ),
	.combout(\u6|rWR1_ADDR[18]~39_combout ),
	.cout(\u6|rWR1_ADDR[18]~40 ));
// synopsys translate_off
defparam \u6|rWR1_ADDR[18]~39 .lut_mask = 16'hA50A;
defparam \u6|rWR1_ADDR[18]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y26_N23
dffeas \u6|rWR1_ADDR[18] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|rWR1_ADDR[18]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u6|rWR1_ADDR[17]~23_combout ),
	.sload(gnd),
	.ena(\u6|rWR1_ADDR[17]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|rWR1_ADDR [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|rWR1_ADDR[18] .is_wysiwyg = "true";
defparam \u6|rWR1_ADDR[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y26_N24
cycloneive_lcell_comb \u6|rWR1_ADDR[19]~41 (
// Equation(s):
// \u6|rWR1_ADDR[19]~41_combout  = (\u6|rWR1_ADDR [19] & (!\u6|rWR1_ADDR[18]~40 )) # (!\u6|rWR1_ADDR [19] & ((\u6|rWR1_ADDR[18]~40 ) # (GND)))
// \u6|rWR1_ADDR[19]~42  = CARRY((!\u6|rWR1_ADDR[18]~40 ) # (!\u6|rWR1_ADDR [19]))

	.dataa(gnd),
	.datab(\u6|rWR1_ADDR [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u6|rWR1_ADDR[18]~40 ),
	.combout(\u6|rWR1_ADDR[19]~41_combout ),
	.cout(\u6|rWR1_ADDR[19]~42 ));
// synopsys translate_off
defparam \u6|rWR1_ADDR[19]~41 .lut_mask = 16'h3C3F;
defparam \u6|rWR1_ADDR[19]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y26_N25
dffeas \u6|rWR1_ADDR[19] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|rWR1_ADDR[19]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u6|rWR1_ADDR[17]~23_combout ),
	.sload(gnd),
	.ena(\u6|rWR1_ADDR[17]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|rWR1_ADDR [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|rWR1_ADDR[19] .is_wysiwyg = "true";
defparam \u6|rWR1_ADDR[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y26_N26
cycloneive_lcell_comb \u6|rWR1_ADDR[20]~43 (
// Equation(s):
// \u6|rWR1_ADDR[20]~43_combout  = (\u6|rWR1_ADDR [20] & (\u6|rWR1_ADDR[19]~42  $ (GND))) # (!\u6|rWR1_ADDR [20] & (!\u6|rWR1_ADDR[19]~42  & VCC))
// \u6|rWR1_ADDR[20]~44  = CARRY((\u6|rWR1_ADDR [20] & !\u6|rWR1_ADDR[19]~42 ))

	.dataa(\u6|rWR1_ADDR [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u6|rWR1_ADDR[19]~42 ),
	.combout(\u6|rWR1_ADDR[20]~43_combout ),
	.cout(\u6|rWR1_ADDR[20]~44 ));
// synopsys translate_off
defparam \u6|rWR1_ADDR[20]~43 .lut_mask = 16'hA50A;
defparam \u6|rWR1_ADDR[20]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y26_N27
dffeas \u6|rWR1_ADDR[20] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|rWR1_ADDR[20]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u6|rWR1_ADDR[17]~23_combout ),
	.sload(gnd),
	.ena(\u6|rWR1_ADDR[17]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|rWR1_ADDR [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|rWR1_ADDR[20] .is_wysiwyg = "true";
defparam \u6|rWR1_ADDR[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y26_N28
cycloneive_lcell_comb \u6|rWR1_ADDR[21]~45 (
// Equation(s):
// \u6|rWR1_ADDR[21]~45_combout  = (\u6|rWR1_ADDR [21] & (!\u6|rWR1_ADDR[20]~44 )) # (!\u6|rWR1_ADDR [21] & ((\u6|rWR1_ADDR[20]~44 ) # (GND)))
// \u6|rWR1_ADDR[21]~46  = CARRY((!\u6|rWR1_ADDR[20]~44 ) # (!\u6|rWR1_ADDR [21]))

	.dataa(gnd),
	.datab(\u6|rWR1_ADDR [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u6|rWR1_ADDR[20]~44 ),
	.combout(\u6|rWR1_ADDR[21]~45_combout ),
	.cout(\u6|rWR1_ADDR[21]~46 ));
// synopsys translate_off
defparam \u6|rWR1_ADDR[21]~45 .lut_mask = 16'h3C3F;
defparam \u6|rWR1_ADDR[21]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y26_N29
dffeas \u6|rWR1_ADDR[21] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|rWR1_ADDR[21]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u6|rWR1_ADDR[17]~23_combout ),
	.sload(gnd),
	.ena(\u6|rWR1_ADDR[17]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|rWR1_ADDR [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|rWR1_ADDR[21] .is_wysiwyg = "true";
defparam \u6|rWR1_ADDR[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y26_N30
cycloneive_lcell_comb \u6|rWR1_ADDR[22]~47 (
// Equation(s):
// \u6|rWR1_ADDR[22]~47_combout  = \u6|rWR1_ADDR [22] $ (!\u6|rWR1_ADDR[21]~46 )

	.dataa(\u6|rWR1_ADDR [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u6|rWR1_ADDR[21]~46 ),
	.combout(\u6|rWR1_ADDR[22]~47_combout ),
	.cout());
// synopsys translate_off
defparam \u6|rWR1_ADDR[22]~47 .lut_mask = 16'hA5A5;
defparam \u6|rWR1_ADDR[22]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y26_N31
dffeas \u6|rWR1_ADDR[22] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|rWR1_ADDR[22]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u6|rWR1_ADDR[17]~23_combout ),
	.sload(gnd),
	.ena(\u6|rWR1_ADDR[17]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|rWR1_ADDR [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|rWR1_ADDR[22] .is_wysiwyg = "true";
defparam \u6|rWR1_ADDR[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y26_N10
cycloneive_lcell_comb \u6|LessThan1~1 (
// Equation(s):
// \u6|LessThan1~1_combout  = (((!\u6|rWR1_ADDR [14]) # (!\u6|rWR1_ADDR [15])) # (!\u6|rWR1_ADDR [9])) # (!\u6|rWR1_ADDR [8])

	.dataa(\u6|rWR1_ADDR [8]),
	.datab(\u6|rWR1_ADDR [9]),
	.datac(\u6|rWR1_ADDR [15]),
	.datad(\u6|rWR1_ADDR [14]),
	.cin(gnd),
	.combout(\u6|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \u6|LessThan1~1 .lut_mask = 16'h7FFF;
defparam \u6|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y26_N0
cycloneive_lcell_comb \u6|LessThan1~0 (
// Equation(s):
// \u6|LessThan1~0_combout  = (((!\u6|rWR1_ADDR [13]) # (!\u6|rWR1_ADDR [11])) # (!\u6|rWR1_ADDR [10])) # (!\u6|rWR1_ADDR [12])

	.dataa(\u6|rWR1_ADDR [12]),
	.datab(\u6|rWR1_ADDR [10]),
	.datac(\u6|rWR1_ADDR [11]),
	.datad(\u6|rWR1_ADDR [13]),
	.cin(gnd),
	.combout(\u6|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|LessThan1~0 .lut_mask = 16'h7FFF;
defparam \u6|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y26_N4
cycloneive_lcell_comb \u6|rWR1_ADDR[17]~22 (
// Equation(s):
// \u6|rWR1_ADDR[17]~22_combout  = (!\u6|rWR1_ADDR [17] & (!\u6|rWR1_ADDR [16] & ((\u6|LessThan1~1_combout ) # (\u6|LessThan1~0_combout ))))

	.dataa(\u6|LessThan1~1_combout ),
	.datab(\u6|rWR1_ADDR [17]),
	.datac(\u6|LessThan1~0_combout ),
	.datad(\u6|rWR1_ADDR [16]),
	.cin(gnd),
	.combout(\u6|rWR1_ADDR[17]~22_combout ),
	.cout());
// synopsys translate_off
defparam \u6|rWR1_ADDR[17]~22 .lut_mask = 16'h0032;
defparam \u6|rWR1_ADDR[17]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y27_N14
cycloneive_lcell_comb \u6|rWR1_ADDR[17]~21 (
// Equation(s):
// \u6|rWR1_ADDR[17]~21_combout  = (!\u6|rWR1_ADDR [21] & (!\u6|rWR1_ADDR [20] & (!\u6|rWR1_ADDR [19] & \u2|oRST_0~q )))

	.dataa(\u6|rWR1_ADDR [21]),
	.datab(\u6|rWR1_ADDR [20]),
	.datac(\u6|rWR1_ADDR [19]),
	.datad(\u2|oRST_0~q ),
	.cin(gnd),
	.combout(\u6|rWR1_ADDR[17]~21_combout ),
	.cout());
// synopsys translate_off
defparam \u6|rWR1_ADDR[17]~21 .lut_mask = 16'h0100;
defparam \u6|rWR1_ADDR[17]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y26_N26
cycloneive_lcell_comb \u6|rWR1_ADDR[17]~23 (
// Equation(s):
// \u6|rWR1_ADDR[17]~23_combout  = (\u6|rWR1_ADDR [22]) # (((\u6|rWR1_ADDR [18] & !\u6|rWR1_ADDR[17]~22_combout )) # (!\u6|rWR1_ADDR[17]~21_combout ))

	.dataa(\u6|rWR1_ADDR [22]),
	.datab(\u6|rWR1_ADDR [18]),
	.datac(\u6|rWR1_ADDR[17]~22_combout ),
	.datad(\u6|rWR1_ADDR[17]~21_combout ),
	.cin(gnd),
	.combout(\u6|rWR1_ADDR[17]~23_combout ),
	.cout());
// synopsys translate_off
defparam \u6|rWR1_ADDR[17]~23 .lut_mask = 16'hAEFF;
defparam \u6|rWR1_ADDR[17]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y26_N3
dffeas \u6|rWR1_ADDR[8] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|rWR1_ADDR[8]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u6|rWR1_ADDR[17]~23_combout ),
	.sload(gnd),
	.ena(\u6|rWR1_ADDR[17]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|rWR1_ADDR [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|rWR1_ADDR[8] .is_wysiwyg = "true";
defparam \u6|rWR1_ADDR[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y26_N4
cycloneive_lcell_comb \u6|rWR1_ADDR[9]~17 (
// Equation(s):
// \u6|rWR1_ADDR[9]~17_combout  = (\u6|rWR1_ADDR [9] & (!\u6|rWR1_ADDR[8]~16 )) # (!\u6|rWR1_ADDR [9] & ((\u6|rWR1_ADDR[8]~16 ) # (GND)))
// \u6|rWR1_ADDR[9]~18  = CARRY((!\u6|rWR1_ADDR[8]~16 ) # (!\u6|rWR1_ADDR [9]))

	.dataa(gnd),
	.datab(\u6|rWR1_ADDR [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u6|rWR1_ADDR[8]~16 ),
	.combout(\u6|rWR1_ADDR[9]~17_combout ),
	.cout(\u6|rWR1_ADDR[9]~18 ));
// synopsys translate_off
defparam \u6|rWR1_ADDR[9]~17 .lut_mask = 16'h3C3F;
defparam \u6|rWR1_ADDR[9]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y26_N5
dffeas \u6|rWR1_ADDR[9] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|rWR1_ADDR[9]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u6|rWR1_ADDR[17]~23_combout ),
	.sload(gnd),
	.ena(\u6|rWR1_ADDR[17]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|rWR1_ADDR [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|rWR1_ADDR[9] .is_wysiwyg = "true";
defparam \u6|rWR1_ADDR[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y26_N7
dffeas \u6|rWR1_ADDR[10] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|rWR1_ADDR[10]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u6|rWR1_ADDR[17]~23_combout ),
	.sload(gnd),
	.ena(\u6|rWR1_ADDR[17]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|rWR1_ADDR [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|rWR1_ADDR[10] .is_wysiwyg = "true";
defparam \u6|rWR1_ADDR[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y26_N2
cycloneive_lcell_comb \u6|mADDR~2 (
// Equation(s):
// \u6|mADDR~2_combout  = (\u6|mADDR~1_combout  & (((\u6|rWR1_ADDR [10]) # (!\u6|mADDR[15]~0_combout )))) # (!\u6|mADDR~1_combout  & (\u6|rRD1_ADDR [10] & ((\u6|mADDR[15]~0_combout ))))

	.dataa(\u6|mADDR~1_combout ),
	.datab(\u6|rRD1_ADDR [10]),
	.datac(\u6|rWR1_ADDR [10]),
	.datad(\u6|mADDR[15]~0_combout ),
	.cin(gnd),
	.combout(\u6|mADDR~2_combout ),
	.cout());
// synopsys translate_off
defparam \u6|mADDR~2 .lut_mask = 16'hE4AA;
defparam \u6|mADDR~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y26_N3
dffeas \u6|mADDR[10] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|mADDR~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|RD_MASK[1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|mADDR [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|mADDR[10] .is_wysiwyg = "true";
defparam \u6|mADDR[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y26_N10
cycloneive_lcell_comb \u6|control1|SADDR[10]~feeder (
// Equation(s):
// \u6|control1|SADDR[10]~feeder_combout  = \u6|mADDR [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|mADDR [10]),
	.cin(gnd),
	.combout(\u6|control1|SADDR[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|control1|SADDR[10]~feeder .lut_mask = 16'hFF00;
defparam \u6|control1|SADDR[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y26_N11
dffeas \u6|control1|SADDR[10] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|control1|SADDR[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|control1|SADDR [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|control1|SADDR[10] .is_wysiwyg = "true";
defparam \u6|control1|SADDR[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y26_N0
cycloneive_lcell_comb \u6|command1|SA~0 (
// Equation(s):
// \u6|command1|SA~0_combout  = (\u6|command1|do_load_mode~q ) # ((\u6|control1|SADDR [10] & ((\u6|command1|do_reada~q ) # (\u6|command1|do_writea~q ))))

	.dataa(\u6|control1|SADDR [10]),
	.datab(\u6|command1|do_load_mode~q ),
	.datac(\u6|command1|do_reada~q ),
	.datad(\u6|command1|do_writea~q ),
	.cin(gnd),
	.combout(\u6|command1|SA~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|command1|SA~0 .lut_mask = 16'hEEEC;
defparam \u6|command1|SA~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y26_N1
dffeas \u6|command1|SA[0] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|command1|SA~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|command1|SA [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|command1|SA[0] .is_wysiwyg = "true";
defparam \u6|command1|SA[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y26_N4
cycloneive_lcell_comb \u6|SA~0 (
// Equation(s):
// \u6|SA~0_combout  = (\u6|command1|SA [0] & !\u6|Equal0~1_combout )

	.dataa(gnd),
	.datab(\u6|command1|SA [0]),
	.datac(gnd),
	.datad(\u6|Equal0~1_combout ),
	.cin(gnd),
	.combout(\u6|SA~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|SA~0 .lut_mask = 16'h00CC;
defparam \u6|SA~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y26_N5
dffeas \u6|SA[0] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|SA~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|SA [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|SA[0] .is_wysiwyg = "true";
defparam \u6|SA[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N6
cycloneive_lcell_comb \u6|mADDR~3 (
// Equation(s):
// \u6|mADDR~3_combout  = (\u6|mADDR[15]~0_combout  & (((!\u6|read_fifo2|dcfifo_component|auto_generated|op_2~0_combout )))) # (!\u6|mADDR[15]~0_combout  & ((\u6|read_fifo2|dcfifo_component|auto_generated|op_2~0_combout  & (\u6|rRD2_ADDR [11])) # 
// (!\u6|read_fifo2|dcfifo_component|auto_generated|op_2~0_combout  & ((\u6|rWR2_ADDR [11])))))

	.dataa(\u6|rRD2_ADDR [11]),
	.datab(\u6|mADDR[15]~0_combout ),
	.datac(\u6|rWR2_ADDR [11]),
	.datad(\u6|read_fifo2|dcfifo_component|auto_generated|op_2~0_combout ),
	.cin(gnd),
	.combout(\u6|mADDR~3_combout ),
	.cout());
// synopsys translate_off
defparam \u6|mADDR~3 .lut_mask = 16'h22FC;
defparam \u6|mADDR~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N24
cycloneive_lcell_comb \u6|mADDR~4 (
// Equation(s):
// \u6|mADDR~4_combout  = (\u6|mADDR~3_combout  & ((\u6|rWR1_ADDR [11]) # ((!\u6|mADDR[15]~0_combout )))) # (!\u6|mADDR~3_combout  & (((\u6|mADDR[15]~0_combout  & \u6|rRD1_ADDR [11]))))

	.dataa(\u6|mADDR~3_combout ),
	.datab(\u6|rWR1_ADDR [11]),
	.datac(\u6|mADDR[15]~0_combout ),
	.datad(\u6|rRD1_ADDR [11]),
	.cin(gnd),
	.combout(\u6|mADDR~4_combout ),
	.cout());
// synopsys translate_off
defparam \u6|mADDR~4 .lut_mask = 16'hDA8A;
defparam \u6|mADDR~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y26_N25
dffeas \u6|mADDR[11] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|mADDR~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|RD_MASK[1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|mADDR [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|mADDR[11] .is_wysiwyg = "true";
defparam \u6|mADDR[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y25_N20
cycloneive_lcell_comb \u6|control1|SADDR[11]~feeder (
// Equation(s):
// \u6|control1|SADDR[11]~feeder_combout  = \u6|mADDR [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|mADDR [11]),
	.cin(gnd),
	.combout(\u6|control1|SADDR[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|control1|SADDR[11]~feeder .lut_mask = 16'hFF00;
defparam \u6|control1|SADDR[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y25_N21
dffeas \u6|control1|SADDR[11] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|control1|SADDR[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|control1|SADDR [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|control1|SADDR[11] .is_wysiwyg = "true";
defparam \u6|control1|SADDR[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y25_N6
cycloneive_lcell_comb \u6|command1|SA~1 (
// Equation(s):
// \u6|command1|SA~1_combout  = (\u6|command1|do_load_mode~q ) # ((\u6|control1|SADDR [11] & ((\u6|command1|do_writea~q ) # (\u6|command1|do_reada~q ))))

	.dataa(\u6|command1|do_writea~q ),
	.datab(\u6|command1|do_reada~q ),
	.datac(\u6|control1|SADDR [11]),
	.datad(\u6|command1|do_load_mode~q ),
	.cin(gnd),
	.combout(\u6|command1|SA~1_combout ),
	.cout());
// synopsys translate_off
defparam \u6|command1|SA~1 .lut_mask = 16'hFFE0;
defparam \u6|command1|SA~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y25_N7
dffeas \u6|command1|SA[1] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|command1|SA~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|command1|SA [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|command1|SA[1] .is_wysiwyg = "true";
defparam \u6|command1|SA[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y25_N2
cycloneive_lcell_comb \u6|SA~1 (
// Equation(s):
// \u6|SA~1_combout  = (\u6|command1|SA [1] & !\u6|Equal0~1_combout )

	.dataa(\u6|command1|SA [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|Equal0~1_combout ),
	.cin(gnd),
	.combout(\u6|SA~1_combout ),
	.cout());
// synopsys translate_off
defparam \u6|SA~1 .lut_mask = 16'h00AA;
defparam \u6|SA~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y25_N3
dffeas \u6|SA[1] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|SA~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|SA [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|SA[1] .is_wysiwyg = "true";
defparam \u6|SA[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N12
cycloneive_lcell_comb \u6|mADDR~5 (
// Equation(s):
// \u6|mADDR~5_combout  = (\u6|mADDR[15]~0_combout  & (((\u6|rRD1_ADDR [12]) # (!\u6|read_fifo2|dcfifo_component|auto_generated|op_2~0_combout )))) # (!\u6|mADDR[15]~0_combout  & (\u6|rRD2_ADDR [12] & 
// ((\u6|read_fifo2|dcfifo_component|auto_generated|op_2~0_combout ))))

	.dataa(\u6|rRD2_ADDR [12]),
	.datab(\u6|mADDR[15]~0_combout ),
	.datac(\u6|rRD1_ADDR [12]),
	.datad(\u6|read_fifo2|dcfifo_component|auto_generated|op_2~0_combout ),
	.cin(gnd),
	.combout(\u6|mADDR~5_combout ),
	.cout());
// synopsys translate_off
defparam \u6|mADDR~5 .lut_mask = 16'hE2CC;
defparam \u6|mADDR~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y26_N12
cycloneive_lcell_comb \u6|mADDR~6 (
// Equation(s):
// \u6|mADDR~6_combout  = (\u6|mADDR~5_combout  & ((\u6|rWR1_ADDR [12]) # ((\u6|read_fifo2|dcfifo_component|auto_generated|op_2~0_combout )))) # (!\u6|mADDR~5_combout  & (((\u6|rWR2_ADDR [12] & !\u6|read_fifo2|dcfifo_component|auto_generated|op_2~0_combout 
// ))))

	.dataa(\u6|rWR1_ADDR [12]),
	.datab(\u6|rWR2_ADDR [12]),
	.datac(\u6|mADDR~5_combout ),
	.datad(\u6|read_fifo2|dcfifo_component|auto_generated|op_2~0_combout ),
	.cin(gnd),
	.combout(\u6|mADDR~6_combout ),
	.cout());
// synopsys translate_off
defparam \u6|mADDR~6 .lut_mask = 16'hF0AC;
defparam \u6|mADDR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y26_N13
dffeas \u6|mADDR[12] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|mADDR~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|RD_MASK[1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|mADDR [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|mADDR[12] .is_wysiwyg = "true";
defparam \u6|mADDR[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y26_N12
cycloneive_lcell_comb \u6|control1|SADDR[12]~feeder (
// Equation(s):
// \u6|control1|SADDR[12]~feeder_combout  = \u6|mADDR [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|mADDR [12]),
	.cin(gnd),
	.combout(\u6|control1|SADDR[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|control1|SADDR[12]~feeder .lut_mask = 16'hFF00;
defparam \u6|control1|SADDR[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y26_N13
dffeas \u6|control1|SADDR[12] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|control1|SADDR[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|control1|SADDR [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|control1|SADDR[12] .is_wysiwyg = "true";
defparam \u6|control1|SADDR[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y26_N18
cycloneive_lcell_comb \u6|command1|SA~2 (
// Equation(s):
// \u6|command1|SA~2_combout  = (\u6|command1|do_load_mode~q ) # ((\u6|control1|SADDR [12] & ((\u6|command1|do_reada~q ) # (\u6|command1|do_writea~q ))))

	.dataa(\u6|control1|SADDR [12]),
	.datab(\u6|command1|do_load_mode~q ),
	.datac(\u6|command1|do_reada~q ),
	.datad(\u6|command1|do_writea~q ),
	.cin(gnd),
	.combout(\u6|command1|SA~2_combout ),
	.cout());
// synopsys translate_off
defparam \u6|command1|SA~2 .lut_mask = 16'hEEEC;
defparam \u6|command1|SA~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y26_N19
dffeas \u6|command1|SA[2] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|command1|SA~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|command1|SA [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|command1|SA[2] .is_wysiwyg = "true";
defparam \u6|command1|SA[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y26_N14
cycloneive_lcell_comb \u6|SA~2 (
// Equation(s):
// \u6|SA~2_combout  = (\u6|command1|SA [2] & !\u6|Equal0~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u6|command1|SA [2]),
	.datad(\u6|Equal0~1_combout ),
	.cin(gnd),
	.combout(\u6|SA~2_combout ),
	.cout());
// synopsys translate_off
defparam \u6|SA~2 .lut_mask = 16'h00F0;
defparam \u6|SA~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y26_N15
dffeas \u6|SA[2] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|SA~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|SA [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|SA[2] .is_wysiwyg = "true";
defparam \u6|SA[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N22
cycloneive_lcell_comb \u6|mADDR~7 (
// Equation(s):
// \u6|mADDR~7_combout  = (\u6|mADDR[15]~0_combout  & (((!\u6|read_fifo2|dcfifo_component|auto_generated|op_2~0_combout )))) # (!\u6|mADDR[15]~0_combout  & ((\u6|read_fifo2|dcfifo_component|auto_generated|op_2~0_combout  & (\u6|rRD2_ADDR [13])) # 
// (!\u6|read_fifo2|dcfifo_component|auto_generated|op_2~0_combout  & ((\u6|rWR2_ADDR [13])))))

	.dataa(\u6|rRD2_ADDR [13]),
	.datab(\u6|mADDR[15]~0_combout ),
	.datac(\u6|rWR2_ADDR [13]),
	.datad(\u6|read_fifo2|dcfifo_component|auto_generated|op_2~0_combout ),
	.cin(gnd),
	.combout(\u6|mADDR~7_combout ),
	.cout());
// synopsys translate_off
defparam \u6|mADDR~7 .lut_mask = 16'h22FC;
defparam \u6|mADDR~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N30
cycloneive_lcell_comb \u6|mADDR~8 (
// Equation(s):
// \u6|mADDR~8_combout  = (\u6|mADDR~7_combout  & (((\u6|rWR1_ADDR [13]) # (!\u6|mADDR[15]~0_combout )))) # (!\u6|mADDR~7_combout  & (\u6|rRD1_ADDR [13] & (\u6|mADDR[15]~0_combout )))

	.dataa(\u6|mADDR~7_combout ),
	.datab(\u6|rRD1_ADDR [13]),
	.datac(\u6|mADDR[15]~0_combout ),
	.datad(\u6|rWR1_ADDR [13]),
	.cin(gnd),
	.combout(\u6|mADDR~8_combout ),
	.cout());
// synopsys translate_off
defparam \u6|mADDR~8 .lut_mask = 16'hEA4A;
defparam \u6|mADDR~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y26_N31
dffeas \u6|mADDR[13] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|mADDR~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|RD_MASK[1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|mADDR [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|mADDR[13] .is_wysiwyg = "true";
defparam \u6|mADDR[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y25_N18
cycloneive_lcell_comb \u6|control1|SADDR[13]~feeder (
// Equation(s):
// \u6|control1|SADDR[13]~feeder_combout  = \u6|mADDR [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|mADDR [13]),
	.cin(gnd),
	.combout(\u6|control1|SADDR[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|control1|SADDR[13]~feeder .lut_mask = 16'hFF00;
defparam \u6|control1|SADDR[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y25_N19
dffeas \u6|control1|SADDR[13] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|control1|SADDR[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|control1|SADDR [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|control1|SADDR[13] .is_wysiwyg = "true";
defparam \u6|control1|SADDR[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y25_N30
cycloneive_lcell_comb \u6|command1|SA~3 (
// Equation(s):
// \u6|command1|SA~3_combout  = (\u6|control1|SADDR [13] & (!\u6|command1|do_load_mode~q  & ((\u6|command1|do_reada~q ) # (\u6|command1|do_writea~q ))))

	.dataa(\u6|command1|do_reada~q ),
	.datab(\u6|control1|SADDR [13]),
	.datac(\u6|command1|do_writea~q ),
	.datad(\u6|command1|do_load_mode~q ),
	.cin(gnd),
	.combout(\u6|command1|SA~3_combout ),
	.cout());
// synopsys translate_off
defparam \u6|command1|SA~3 .lut_mask = 16'h00C8;
defparam \u6|command1|SA~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y25_N31
dffeas \u6|command1|SA[3] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|command1|SA~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|command1|SA [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|command1|SA[3] .is_wysiwyg = "true";
defparam \u6|command1|SA[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y25_N0
cycloneive_lcell_comb \u6|SA~3 (
// Equation(s):
// \u6|SA~3_combout  = (\u6|command1|SA [3] & !\u6|Equal0~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u6|command1|SA [3]),
	.datad(\u6|Equal0~1_combout ),
	.cin(gnd),
	.combout(\u6|SA~3_combout ),
	.cout());
// synopsys translate_off
defparam \u6|SA~3 .lut_mask = 16'h00F0;
defparam \u6|SA~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y25_N1
dffeas \u6|SA[3] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|SA~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|SA [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|SA[3] .is_wysiwyg = "true";
defparam \u6|SA[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N0
cycloneive_lcell_comb \u6|mADDR~9 (
// Equation(s):
// \u6|mADDR~9_combout  = (\u6|mADDR[15]~0_combout  & (((\u6|rRD1_ADDR [14]) # (!\u6|read_fifo2|dcfifo_component|auto_generated|op_2~0_combout )))) # (!\u6|mADDR[15]~0_combout  & (\u6|rRD2_ADDR [14] & 
// ((\u6|read_fifo2|dcfifo_component|auto_generated|op_2~0_combout ))))

	.dataa(\u6|rRD2_ADDR [14]),
	.datab(\u6|mADDR[15]~0_combout ),
	.datac(\u6|rRD1_ADDR [14]),
	.datad(\u6|read_fifo2|dcfifo_component|auto_generated|op_2~0_combout ),
	.cin(gnd),
	.combout(\u6|mADDR~9_combout ),
	.cout());
// synopsys translate_off
defparam \u6|mADDR~9 .lut_mask = 16'hE2CC;
defparam \u6|mADDR~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y26_N30
cycloneive_lcell_comb \u6|mADDR~10 (
// Equation(s):
// \u6|mADDR~10_combout  = (\u6|mADDR~9_combout  & ((\u6|rWR1_ADDR [14]) # ((\u6|read_fifo2|dcfifo_component|auto_generated|op_2~0_combout )))) # (!\u6|mADDR~9_combout  & (((\u6|rWR2_ADDR [14] & !\u6|read_fifo2|dcfifo_component|auto_generated|op_2~0_combout 
// ))))

	.dataa(\u6|rWR1_ADDR [14]),
	.datab(\u6|mADDR~9_combout ),
	.datac(\u6|rWR2_ADDR [14]),
	.datad(\u6|read_fifo2|dcfifo_component|auto_generated|op_2~0_combout ),
	.cin(gnd),
	.combout(\u6|mADDR~10_combout ),
	.cout());
// synopsys translate_off
defparam \u6|mADDR~10 .lut_mask = 16'hCCB8;
defparam \u6|mADDR~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y26_N31
dffeas \u6|mADDR[14] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|mADDR~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|RD_MASK[1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|mADDR [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|mADDR[14] .is_wysiwyg = "true";
defparam \u6|mADDR[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y25_N0
cycloneive_lcell_comb \u6|control1|SADDR[14]~feeder (
// Equation(s):
// \u6|control1|SADDR[14]~feeder_combout  = \u6|mADDR [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|mADDR [14]),
	.cin(gnd),
	.combout(\u6|control1|SADDR[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|control1|SADDR[14]~feeder .lut_mask = 16'hFF00;
defparam \u6|control1|SADDR[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y25_N1
dffeas \u6|control1|SADDR[14] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|control1|SADDR[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|control1|SADDR [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|control1|SADDR[14] .is_wysiwyg = "true";
defparam \u6|control1|SADDR[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y25_N28
cycloneive_lcell_comb \u6|command1|SA~4 (
// Equation(s):
// \u6|command1|SA~4_combout  = (\u6|command1|do_load_mode~q ) # ((\u6|control1|SADDR [14] & ((\u6|command1|do_reada~q ) # (\u6|command1|do_writea~q ))))

	.dataa(\u6|command1|do_reada~q ),
	.datab(\u6|control1|SADDR [14]),
	.datac(\u6|command1|do_writea~q ),
	.datad(\u6|command1|do_load_mode~q ),
	.cin(gnd),
	.combout(\u6|command1|SA~4_combout ),
	.cout());
// synopsys translate_off
defparam \u6|command1|SA~4 .lut_mask = 16'hFFC8;
defparam \u6|command1|SA~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y25_N29
dffeas \u6|command1|SA[4] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|command1|SA~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|command1|SA [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|command1|SA[4] .is_wysiwyg = "true";
defparam \u6|command1|SA[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y25_N14
cycloneive_lcell_comb \u6|SA~4 (
// Equation(s):
// \u6|SA~4_combout  = (\u6|command1|SA [4] & !\u6|Equal0~1_combout )

	.dataa(gnd),
	.datab(\u6|command1|SA [4]),
	.datac(gnd),
	.datad(\u6|Equal0~1_combout ),
	.cin(gnd),
	.combout(\u6|SA~4_combout ),
	.cout());
// synopsys translate_off
defparam \u6|SA~4 .lut_mask = 16'h00CC;
defparam \u6|SA~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y25_N15
dffeas \u6|SA[4] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|SA~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|SA [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|SA[4] .is_wysiwyg = "true";
defparam \u6|SA[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N26
cycloneive_lcell_comb \u6|mADDR~11 (
// Equation(s):
// \u6|mADDR~11_combout  = (\u6|mADDR[15]~0_combout  & (((!\u6|read_fifo2|dcfifo_component|auto_generated|op_2~0_combout )))) # (!\u6|mADDR[15]~0_combout  & ((\u6|read_fifo2|dcfifo_component|auto_generated|op_2~0_combout  & (\u6|rRD2_ADDR [15])) # 
// (!\u6|read_fifo2|dcfifo_component|auto_generated|op_2~0_combout  & ((\u6|rWR2_ADDR [15])))))

	.dataa(\u6|rRD2_ADDR [15]),
	.datab(\u6|rWR2_ADDR [15]),
	.datac(\u6|mADDR[15]~0_combout ),
	.datad(\u6|read_fifo2|dcfifo_component|auto_generated|op_2~0_combout ),
	.cin(gnd),
	.combout(\u6|mADDR~11_combout ),
	.cout());
// synopsys translate_off
defparam \u6|mADDR~11 .lut_mask = 16'h0AFC;
defparam \u6|mADDR~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N28
cycloneive_lcell_comb \u6|mADDR~12 (
// Equation(s):
// \u6|mADDR~12_combout  = (\u6|mADDR~11_combout  & (((\u6|rWR1_ADDR [15]) # (!\u6|mADDR[15]~0_combout )))) # (!\u6|mADDR~11_combout  & (\u6|rRD1_ADDR [15] & (\u6|mADDR[15]~0_combout )))

	.dataa(\u6|mADDR~11_combout ),
	.datab(\u6|rRD1_ADDR [15]),
	.datac(\u6|mADDR[15]~0_combout ),
	.datad(\u6|rWR1_ADDR [15]),
	.cin(gnd),
	.combout(\u6|mADDR~12_combout ),
	.cout());
// synopsys translate_off
defparam \u6|mADDR~12 .lut_mask = 16'hEA4A;
defparam \u6|mADDR~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y26_N29
dffeas \u6|mADDR[15] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|mADDR~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|RD_MASK[1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|mADDR [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|mADDR[15] .is_wysiwyg = "true";
defparam \u6|mADDR[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y26_N26
cycloneive_lcell_comb \u6|control1|SADDR[15]~feeder (
// Equation(s):
// \u6|control1|SADDR[15]~feeder_combout  = \u6|mADDR [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|mADDR [15]),
	.cin(gnd),
	.combout(\u6|control1|SADDR[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|control1|SADDR[15]~feeder .lut_mask = 16'hFF00;
defparam \u6|control1|SADDR[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y26_N27
dffeas \u6|control1|SADDR[15] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|control1|SADDR[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|control1|SADDR [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|control1|SADDR[15] .is_wysiwyg = "true";
defparam \u6|control1|SADDR[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y26_N8
cycloneive_lcell_comb \u6|command1|SA~5 (
// Equation(s):
// \u6|command1|SA~5_combout  = (\u6|command1|do_load_mode~q ) # ((\u6|control1|SADDR [15] & ((\u6|command1|do_reada~q ) # (\u6|command1|do_writea~q ))))

	.dataa(\u6|control1|SADDR [15]),
	.datab(\u6|command1|do_load_mode~q ),
	.datac(\u6|command1|do_reada~q ),
	.datad(\u6|command1|do_writea~q ),
	.cin(gnd),
	.combout(\u6|command1|SA~5_combout ),
	.cout());
// synopsys translate_off
defparam \u6|command1|SA~5 .lut_mask = 16'hEEEC;
defparam \u6|command1|SA~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y26_N9
dffeas \u6|command1|SA[5] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|command1|SA~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|command1|SA [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|command1|SA[5] .is_wysiwyg = "true";
defparam \u6|command1|SA[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y26_N6
cycloneive_lcell_comb \u6|SA~5 (
// Equation(s):
// \u6|SA~5_combout  = (\u6|command1|SA [5] & !\u6|Equal0~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u6|command1|SA [5]),
	.datad(\u6|Equal0~1_combout ),
	.cin(gnd),
	.combout(\u6|SA~5_combout ),
	.cout());
// synopsys translate_off
defparam \u6|SA~5 .lut_mask = 16'h00F0;
defparam \u6|SA~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y26_N7
dffeas \u6|SA[5] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|SA~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|SA [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|SA[5] .is_wysiwyg = "true";
defparam \u6|SA[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N16
cycloneive_lcell_comb \u6|mADDR~13 (
// Equation(s):
// \u6|mADDR~13_combout  = (\u6|read_fifo2|dcfifo_component|auto_generated|op_2~0_combout  & ((\u6|mADDR[15]~0_combout  & (\u6|rRD1_ADDR [16])) # (!\u6|mADDR[15]~0_combout  & ((\u6|rRD2_ADDR [16]))))) # 
// (!\u6|read_fifo2|dcfifo_component|auto_generated|op_2~0_combout  & (((\u6|mADDR[15]~0_combout ))))

	.dataa(\u6|read_fifo2|dcfifo_component|auto_generated|op_2~0_combout ),
	.datab(\u6|rRD1_ADDR [16]),
	.datac(\u6|mADDR[15]~0_combout ),
	.datad(\u6|rRD2_ADDR [16]),
	.cin(gnd),
	.combout(\u6|mADDR~13_combout ),
	.cout());
// synopsys translate_off
defparam \u6|mADDR~13 .lut_mask = 16'hDAD0;
defparam \u6|mADDR~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y26_N28
cycloneive_lcell_comb \u6|mADDR~14 (
// Equation(s):
// \u6|mADDR~14_combout  = (\u6|mADDR~13_combout  & ((\u6|rWR1_ADDR [16]) # ((\u6|read_fifo2|dcfifo_component|auto_generated|op_2~0_combout )))) # (!\u6|mADDR~13_combout  & (((\u6|rWR2_ADDR [16] & 
// !\u6|read_fifo2|dcfifo_component|auto_generated|op_2~0_combout ))))

	.dataa(\u6|mADDR~13_combout ),
	.datab(\u6|rWR1_ADDR [16]),
	.datac(\u6|rWR2_ADDR [16]),
	.datad(\u6|read_fifo2|dcfifo_component|auto_generated|op_2~0_combout ),
	.cin(gnd),
	.combout(\u6|mADDR~14_combout ),
	.cout());
// synopsys translate_off
defparam \u6|mADDR~14 .lut_mask = 16'hAAD8;
defparam \u6|mADDR~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y26_N29
dffeas \u6|mADDR[16] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|mADDR~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|RD_MASK[1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|mADDR [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|mADDR[16] .is_wysiwyg = "true";
defparam \u6|mADDR[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y25_N27
dffeas \u6|control1|SADDR[16] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|mADDR [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|control1|SADDR [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|control1|SADDR[16] .is_wysiwyg = "true";
defparam \u6|control1|SADDR[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y25_N22
cycloneive_lcell_comb \u6|command1|SA~6 (
// Equation(s):
// \u6|command1|SA~6_combout  = (\u6|control1|SADDR [16] & (!\u6|command1|do_load_mode~q  & ((\u6|command1|do_reada~q ) # (\u6|command1|do_writea~q ))))

	.dataa(\u6|command1|do_reada~q ),
	.datab(\u6|control1|SADDR [16]),
	.datac(\u6|command1|do_writea~q ),
	.datad(\u6|command1|do_load_mode~q ),
	.cin(gnd),
	.combout(\u6|command1|SA~6_combout ),
	.cout());
// synopsys translate_off
defparam \u6|command1|SA~6 .lut_mask = 16'h00C8;
defparam \u6|command1|SA~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y25_N23
dffeas \u6|command1|SA[6] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|command1|SA~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|command1|SA [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|command1|SA[6] .is_wysiwyg = "true";
defparam \u6|command1|SA[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y25_N16
cycloneive_lcell_comb \u6|SA~6 (
// Equation(s):
// \u6|SA~6_combout  = (\u6|command1|SA [6] & !\u6|Equal0~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u6|command1|SA [6]),
	.datad(\u6|Equal0~1_combout ),
	.cin(gnd),
	.combout(\u6|SA~6_combout ),
	.cout());
// synopsys translate_off
defparam \u6|SA~6 .lut_mask = 16'h00F0;
defparam \u6|SA~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y25_N17
dffeas \u6|SA[6] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|SA~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|SA [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|SA[6] .is_wysiwyg = "true";
defparam \u6|SA[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y26_N24
cycloneive_lcell_comb \u6|mADDR~15 (
// Equation(s):
// \u6|mADDR~15_combout  = (\u6|mADDR[15]~0_combout  & (((!\u6|read_fifo2|dcfifo_component|auto_generated|op_2~0_combout )))) # (!\u6|mADDR[15]~0_combout  & ((\u6|read_fifo2|dcfifo_component|auto_generated|op_2~0_combout  & (\u6|rRD2_ADDR [17])) # 
// (!\u6|read_fifo2|dcfifo_component|auto_generated|op_2~0_combout  & ((\u6|rWR2_ADDR [17])))))

	.dataa(\u6|rRD2_ADDR [17]),
	.datab(\u6|rWR2_ADDR [17]),
	.datac(\u6|mADDR[15]~0_combout ),
	.datad(\u6|read_fifo2|dcfifo_component|auto_generated|op_2~0_combout ),
	.cin(gnd),
	.combout(\u6|mADDR~15_combout ),
	.cout());
// synopsys translate_off
defparam \u6|mADDR~15 .lut_mask = 16'h0AFC;
defparam \u6|mADDR~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y26_N22
cycloneive_lcell_comb \u6|mADDR~16 (
// Equation(s):
// \u6|mADDR~16_combout  = (\u6|mADDR~15_combout  & (((\u6|rWR1_ADDR [17]) # (!\u6|mADDR[15]~0_combout )))) # (!\u6|mADDR~15_combout  & (\u6|rRD1_ADDR [17] & (\u6|mADDR[15]~0_combout )))

	.dataa(\u6|rRD1_ADDR [17]),
	.datab(\u6|mADDR~15_combout ),
	.datac(\u6|mADDR[15]~0_combout ),
	.datad(\u6|rWR1_ADDR [17]),
	.cin(gnd),
	.combout(\u6|mADDR~16_combout ),
	.cout());
// synopsys translate_off
defparam \u6|mADDR~16 .lut_mask = 16'hEC2C;
defparam \u6|mADDR~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y26_N23
dffeas \u6|mADDR[17] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|mADDR~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|RD_MASK[1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|mADDR [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|mADDR[17] .is_wysiwyg = "true";
defparam \u6|mADDR[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y25_N9
dffeas \u6|control1|SADDR[17] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|mADDR [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|control1|SADDR [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|control1|SADDR[17] .is_wysiwyg = "true";
defparam \u6|control1|SADDR[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y25_N12
cycloneive_lcell_comb \u6|command1|SA~7 (
// Equation(s):
// \u6|command1|SA~7_combout  = (\u6|control1|SADDR [17] & (!\u6|command1|do_load_mode~q  & ((\u6|command1|do_reada~q ) # (\u6|command1|do_writea~q ))))

	.dataa(\u6|command1|do_reada~q ),
	.datab(\u6|control1|SADDR [17]),
	.datac(\u6|command1|do_writea~q ),
	.datad(\u6|command1|do_load_mode~q ),
	.cin(gnd),
	.combout(\u6|command1|SA~7_combout ),
	.cout());
// synopsys translate_off
defparam \u6|command1|SA~7 .lut_mask = 16'h00C8;
defparam \u6|command1|SA~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y25_N13
dffeas \u6|command1|SA[7] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|command1|SA~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|command1|SA [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|command1|SA[7] .is_wysiwyg = "true";
defparam \u6|command1|SA[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y25_N24
cycloneive_lcell_comb \u6|SA~7 (
// Equation(s):
// \u6|SA~7_combout  = (\u6|command1|SA [7] & !\u6|Equal0~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u6|command1|SA [7]),
	.datad(\u6|Equal0~1_combout ),
	.cin(gnd),
	.combout(\u6|SA~7_combout ),
	.cout());
// synopsys translate_off
defparam \u6|SA~7 .lut_mask = 16'h00F0;
defparam \u6|SA~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y25_N25
dffeas \u6|SA[7] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|SA~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|SA [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|SA[7] .is_wysiwyg = "true";
defparam \u6|SA[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y26_N8
cycloneive_lcell_comb \u6|mADDR~19 (
// Equation(s):
// \u6|mADDR~19_combout  = (\u6|mADDR[15]~0_combout  & (((\u6|rRD1_ADDR [8]) # (!\u6|read_fifo2|dcfifo_component|auto_generated|op_2~0_combout )))) # (!\u6|mADDR[15]~0_combout  & (\u6|rRD2_ADDR [8] & 
// ((\u6|read_fifo2|dcfifo_component|auto_generated|op_2~0_combout ))))

	.dataa(\u6|rRD2_ADDR [8]),
	.datab(\u6|mADDR[15]~0_combout ),
	.datac(\u6|rRD1_ADDR [8]),
	.datad(\u6|read_fifo2|dcfifo_component|auto_generated|op_2~0_combout ),
	.cin(gnd),
	.combout(\u6|mADDR~19_combout ),
	.cout());
// synopsys translate_off
defparam \u6|mADDR~19 .lut_mask = 16'hE2CC;
defparam \u6|mADDR~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y26_N2
cycloneive_lcell_comb \u6|mADDR~20 (
// Equation(s):
// \u6|mADDR~20_combout  = (\u6|read_fifo2|dcfifo_component|auto_generated|op_2~0_combout  & (((\u6|mADDR~19_combout )))) # (!\u6|read_fifo2|dcfifo_component|auto_generated|op_2~0_combout  & ((\u6|mADDR~19_combout  & ((\u6|rWR1_ADDR [8]))) # 
// (!\u6|mADDR~19_combout  & (\u6|rWR2_ADDR [8]))))

	.dataa(\u6|read_fifo2|dcfifo_component|auto_generated|op_2~0_combout ),
	.datab(\u6|rWR2_ADDR [8]),
	.datac(\u6|mADDR~19_combout ),
	.datad(\u6|rWR1_ADDR [8]),
	.cin(gnd),
	.combout(\u6|mADDR~20_combout ),
	.cout());
// synopsys translate_off
defparam \u6|mADDR~20 .lut_mask = 16'hF4A4;
defparam \u6|mADDR~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y26_N3
dffeas \u6|mADDR[8] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|mADDR~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|RD_MASK[1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|mADDR [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|mADDR[8] .is_wysiwyg = "true";
defparam \u6|mADDR[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y26_N22
cycloneive_lcell_comb \u6|control1|SADDR[8]~feeder (
// Equation(s):
// \u6|control1|SADDR[8]~feeder_combout  = \u6|mADDR [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(\u6|mADDR [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u6|control1|SADDR[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|control1|SADDR[8]~feeder .lut_mask = 16'hF0F0;
defparam \u6|control1|SADDR[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y26_N23
dffeas \u6|control1|SADDR[8] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|control1|SADDR[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|control1|SADDR [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|control1|SADDR[8] .is_wysiwyg = "true";
defparam \u6|control1|SADDR[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y26_N18
cycloneive_lcell_comb \u6|mADDR~17 (
// Equation(s):
// \u6|mADDR~17_combout  = (\u6|mADDR[15]~0_combout  & (((!\u6|read_fifo2|dcfifo_component|auto_generated|op_2~0_combout )))) # (!\u6|mADDR[15]~0_combout  & ((\u6|read_fifo2|dcfifo_component|auto_generated|op_2~0_combout  & ((\u6|rRD2_ADDR [18]))) # 
// (!\u6|read_fifo2|dcfifo_component|auto_generated|op_2~0_combout  & (\u6|rWR2_ADDR [18]))))

	.dataa(\u6|rWR2_ADDR [18]),
	.datab(\u6|rRD2_ADDR [18]),
	.datac(\u6|mADDR[15]~0_combout ),
	.datad(\u6|read_fifo2|dcfifo_component|auto_generated|op_2~0_combout ),
	.cin(gnd),
	.combout(\u6|mADDR~17_combout ),
	.cout());
// synopsys translate_off
defparam \u6|mADDR~17 .lut_mask = 16'h0CFA;
defparam \u6|mADDR~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y26_N20
cycloneive_lcell_comb \u6|mADDR~18 (
// Equation(s):
// \u6|mADDR~18_combout  = (\u6|mADDR[15]~0_combout  & ((\u6|mADDR~17_combout  & ((\u6|rWR1_ADDR [18]))) # (!\u6|mADDR~17_combout  & (\u6|rRD1_ADDR [18])))) # (!\u6|mADDR[15]~0_combout  & (((\u6|mADDR~17_combout ))))

	.dataa(\u6|rRD1_ADDR [18]),
	.datab(\u6|rWR1_ADDR [18]),
	.datac(\u6|mADDR[15]~0_combout ),
	.datad(\u6|mADDR~17_combout ),
	.cin(gnd),
	.combout(\u6|mADDR~18_combout ),
	.cout());
// synopsys translate_off
defparam \u6|mADDR~18 .lut_mask = 16'hCFA0;
defparam \u6|mADDR~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y26_N21
dffeas \u6|mADDR[18] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|mADDR~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|RD_MASK[1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|mADDR [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|mADDR[18] .is_wysiwyg = "true";
defparam \u6|mADDR[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y26_N16
cycloneive_lcell_comb \u6|control1|SADDR[18]~feeder (
// Equation(s):
// \u6|control1|SADDR[18]~feeder_combout  = \u6|mADDR [18]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|mADDR [18]),
	.cin(gnd),
	.combout(\u6|control1|SADDR[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|control1|SADDR[18]~feeder .lut_mask = 16'hFF00;
defparam \u6|control1|SADDR[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y26_N17
dffeas \u6|control1|SADDR[18] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|control1|SADDR[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|control1|SADDR [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|control1|SADDR[18] .is_wysiwyg = "true";
defparam \u6|control1|SADDR[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y26_N20
cycloneive_lcell_comb \u6|command1|SA~8 (
// Equation(s):
// \u6|command1|SA~8_combout  = (\u6|command1|do_reada~q  & (((\u6|control1|SADDR [18])))) # (!\u6|command1|do_reada~q  & ((\u6|command1|do_writea~q  & ((\u6|control1|SADDR [18]))) # (!\u6|command1|do_writea~q  & (\u6|control1|SADDR [8]))))

	.dataa(\u6|control1|SADDR [8]),
	.datab(\u6|control1|SADDR [18]),
	.datac(\u6|command1|do_reada~q ),
	.datad(\u6|command1|do_writea~q ),
	.cin(gnd),
	.combout(\u6|command1|SA~8_combout ),
	.cout());
// synopsys translate_off
defparam \u6|command1|SA~8 .lut_mask = 16'hCCCA;
defparam \u6|command1|SA~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y26_N21
dffeas \u6|command1|SA[8] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|command1|SA~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u6|command1|do_load_mode~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|command1|SA [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|command1|SA[8] .is_wysiwyg = "true";
defparam \u6|command1|SA[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y26_N28
cycloneive_lcell_comb \u6|SA~8 (
// Equation(s):
// \u6|SA~8_combout  = (\u6|command1|SA [8] & !\u6|Equal0~1_combout )

	.dataa(gnd),
	.datab(\u6|command1|SA [8]),
	.datac(gnd),
	.datad(\u6|Equal0~1_combout ),
	.cin(gnd),
	.combout(\u6|SA~8_combout ),
	.cout());
// synopsys translate_off
defparam \u6|SA~8 .lut_mask = 16'h00CC;
defparam \u6|SA~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y26_N29
dffeas \u6|SA[8] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|SA~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|SA [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|SA[8] .is_wysiwyg = "true";
defparam \u6|SA[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y27_N28
cycloneive_lcell_comb \u6|mADDR~21 (
// Equation(s):
// \u6|mADDR~21_combout  = (\u6|mADDR[15]~0_combout  & (((!\u6|read_fifo2|dcfifo_component|auto_generated|op_2~0_combout )))) # (!\u6|mADDR[15]~0_combout  & ((\u6|read_fifo2|dcfifo_component|auto_generated|op_2~0_combout  & ((\u6|rRD2_ADDR [19]))) # 
// (!\u6|read_fifo2|dcfifo_component|auto_generated|op_2~0_combout  & (\u6|rWR2_ADDR [19]))))

	.dataa(\u6|mADDR[15]~0_combout ),
	.datab(\u6|rWR2_ADDR [19]),
	.datac(\u6|read_fifo2|dcfifo_component|auto_generated|op_2~0_combout ),
	.datad(\u6|rRD2_ADDR [19]),
	.cin(gnd),
	.combout(\u6|mADDR~21_combout ),
	.cout());
// synopsys translate_off
defparam \u6|mADDR~21 .lut_mask = 16'h5E0E;
defparam \u6|mADDR~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y27_N16
cycloneive_lcell_comb \u6|mADDR~22 (
// Equation(s):
// \u6|mADDR~22_combout  = (\u6|mADDR~21_combout  & (((\u6|rWR1_ADDR [19]) # (!\u6|mADDR[15]~0_combout )))) # (!\u6|mADDR~21_combout  & (\u6|rRD1_ADDR [19] & ((\u6|mADDR[15]~0_combout ))))

	.dataa(\u6|rRD1_ADDR [19]),
	.datab(\u6|mADDR~21_combout ),
	.datac(\u6|rWR1_ADDR [19]),
	.datad(\u6|mADDR[15]~0_combout ),
	.cin(gnd),
	.combout(\u6|mADDR~22_combout ),
	.cout());
// synopsys translate_off
defparam \u6|mADDR~22 .lut_mask = 16'hE2CC;
defparam \u6|mADDR~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y27_N17
dffeas \u6|mADDR[19] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|mADDR~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|RD_MASK[1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|mADDR [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|mADDR[19] .is_wysiwyg = "true";
defparam \u6|mADDR[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y25_N0
cycloneive_lcell_comb \u6|control1|SADDR[19]~feeder (
// Equation(s):
// \u6|control1|SADDR[19]~feeder_combout  = \u6|mADDR [19]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|mADDR [19]),
	.cin(gnd),
	.combout(\u6|control1|SADDR[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|control1|SADDR[19]~feeder .lut_mask = 16'hFF00;
defparam \u6|control1|SADDR[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y25_N1
dffeas \u6|control1|SADDR[19] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|control1|SADDR[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|control1|SADDR [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|control1|SADDR[19] .is_wysiwyg = "true";
defparam \u6|control1|SADDR[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N10
cycloneive_lcell_comb \u6|mADDR~23 (
// Equation(s):
// \u6|mADDR~23_combout  = (\u6|mADDR[15]~0_combout  & ((\u6|rRD1_ADDR [9]) # ((!\u6|read_fifo2|dcfifo_component|auto_generated|op_2~0_combout )))) # (!\u6|mADDR[15]~0_combout  & (((\u6|rRD2_ADDR [9] & 
// \u6|read_fifo2|dcfifo_component|auto_generated|op_2~0_combout ))))

	.dataa(\u6|rRD1_ADDR [9]),
	.datab(\u6|mADDR[15]~0_combout ),
	.datac(\u6|rRD2_ADDR [9]),
	.datad(\u6|read_fifo2|dcfifo_component|auto_generated|op_2~0_combout ),
	.cin(gnd),
	.combout(\u6|mADDR~23_combout ),
	.cout());
// synopsys translate_off
defparam \u6|mADDR~23 .lut_mask = 16'hB8CC;
defparam \u6|mADDR~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y26_N16
cycloneive_lcell_comb \u6|mADDR~24 (
// Equation(s):
// \u6|mADDR~24_combout  = (\u6|mADDR~23_combout  & (((\u6|rWR1_ADDR [9]) # (\u6|read_fifo2|dcfifo_component|auto_generated|op_2~0_combout )))) # (!\u6|mADDR~23_combout  & (\u6|rWR2_ADDR [9] & ((!\u6|read_fifo2|dcfifo_component|auto_generated|op_2~0_combout 
// ))))

	.dataa(\u6|mADDR~23_combout ),
	.datab(\u6|rWR2_ADDR [9]),
	.datac(\u6|rWR1_ADDR [9]),
	.datad(\u6|read_fifo2|dcfifo_component|auto_generated|op_2~0_combout ),
	.cin(gnd),
	.combout(\u6|mADDR~24_combout ),
	.cout());
// synopsys translate_off
defparam \u6|mADDR~24 .lut_mask = 16'hAAE4;
defparam \u6|mADDR~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y26_N17
dffeas \u6|mADDR[9] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|mADDR~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|RD_MASK[1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|mADDR [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|mADDR[9] .is_wysiwyg = "true";
defparam \u6|mADDR[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y26_N24
cycloneive_lcell_comb \u6|control1|SADDR[9]~feeder (
// Equation(s):
// \u6|control1|SADDR[9]~feeder_combout  = \u6|mADDR [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|mADDR [9]),
	.cin(gnd),
	.combout(\u6|control1|SADDR[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|control1|SADDR[9]~feeder .lut_mask = 16'hFF00;
defparam \u6|control1|SADDR[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y26_N25
dffeas \u6|control1|SADDR[9] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|control1|SADDR[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|control1|SADDR [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|control1|SADDR[9] .is_wysiwyg = "true";
defparam \u6|control1|SADDR[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y26_N14
cycloneive_lcell_comb \u6|command1|SA~9 (
// Equation(s):
// \u6|command1|SA~9_combout  = (\u6|command1|do_reada~q  & (\u6|control1|SADDR [19])) # (!\u6|command1|do_reada~q  & ((\u6|command1|do_writea~q  & (\u6|control1|SADDR [19])) # (!\u6|command1|do_writea~q  & ((\u6|control1|SADDR [9])))))

	.dataa(\u6|control1|SADDR [19]),
	.datab(\u6|control1|SADDR [9]),
	.datac(\u6|command1|do_reada~q ),
	.datad(\u6|command1|do_writea~q ),
	.cin(gnd),
	.combout(\u6|command1|SA~9_combout ),
	.cout());
// synopsys translate_off
defparam \u6|command1|SA~9 .lut_mask = 16'hAAAC;
defparam \u6|command1|SA~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y26_N15
dffeas \u6|command1|SA[9] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|command1|SA~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u6|command1|do_load_mode~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|command1|SA [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|command1|SA[9] .is_wysiwyg = "true";
defparam \u6|command1|SA[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y26_N30
cycloneive_lcell_comb \u6|SA~9 (
// Equation(s):
// \u6|SA~9_combout  = (\u6|command1|SA [9]) # (\u6|Equal0~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u6|command1|SA [9]),
	.datad(\u6|Equal0~1_combout ),
	.cin(gnd),
	.combout(\u6|SA~9_combout ),
	.cout());
// synopsys translate_off
defparam \u6|SA~9 .lut_mask = 16'hFFF0;
defparam \u6|SA~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y26_N31
dffeas \u6|SA[9] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|SA~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|SA [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|SA[9] .is_wysiwyg = "true";
defparam \u6|SA[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y26_N18
cycloneive_lcell_comb \u6|command1|always4~0 (
// Equation(s):
// \u6|command1|always4~0_combout  = (\u6|command1|do_reada~q ) # (\u6|command1|do_writea~q )

	.dataa(gnd),
	.datab(\u6|command1|do_reada~q ),
	.datac(gnd),
	.datad(\u6|command1|do_writea~q ),
	.cin(gnd),
	.combout(\u6|command1|always4~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|command1|always4~0 .lut_mask = 16'hFFCC;
defparam \u6|command1|always4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y26_N26
cycloneive_lcell_comb \u6|command1|rw_shift[1]~feeder (
// Equation(s):
// \u6|command1|rw_shift[1]~feeder_combout  = \u6|command1|always4~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|command1|always4~0_combout ),
	.cin(gnd),
	.combout(\u6|command1|rw_shift[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|command1|rw_shift[1]~feeder .lut_mask = 16'hFF00;
defparam \u6|command1|rw_shift[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y26_N27
dffeas \u6|command1|rw_shift[1] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|command1|rw_shift[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|command1|rw_shift [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|command1|rw_shift[1] .is_wysiwyg = "true";
defparam \u6|command1|rw_shift[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y26_N12
cycloneive_lcell_comb \u6|command1|rw_shift~0 (
// Equation(s):
// \u6|command1|rw_shift~0_combout  = (!\u6|command1|do_reada~q  & (\u6|command1|rw_shift [1] & !\u6|command1|do_writea~q ))

	.dataa(gnd),
	.datab(\u6|command1|do_reada~q ),
	.datac(\u6|command1|rw_shift [1]),
	.datad(\u6|command1|do_writea~q ),
	.cin(gnd),
	.combout(\u6|command1|rw_shift~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|command1|rw_shift~0 .lut_mask = 16'h0030;
defparam \u6|command1|rw_shift~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y26_N13
dffeas \u6|command1|rw_shift[0] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|command1|rw_shift~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|command1|rw_shift [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|command1|rw_shift[0] .is_wysiwyg = "true";
defparam \u6|command1|rw_shift[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y26_N10
cycloneive_lcell_comb \u6|command1|do_rw~0 (
// Equation(s):
// \u6|command1|do_rw~0_combout  = (\u6|command1|do_reada~q  & (((\u6|command1|do_rw~q )))) # (!\u6|command1|do_reada~q  & ((\u6|command1|do_writea~q  & ((\u6|command1|do_rw~q ))) # (!\u6|command1|do_writea~q  & (\u6|command1|rw_shift [0]))))

	.dataa(\u6|command1|rw_shift [0]),
	.datab(\u6|command1|do_reada~q ),
	.datac(\u6|command1|do_rw~q ),
	.datad(\u6|command1|do_writea~q ),
	.cin(gnd),
	.combout(\u6|command1|do_rw~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|command1|do_rw~0 .lut_mask = 16'hF0E2;
defparam \u6|command1|do_rw~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y26_N11
dffeas \u6|command1|do_rw (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|command1|do_rw~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|command1|do_rw~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|command1|do_rw .is_wysiwyg = "true";
defparam \u6|command1|do_rw .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y27_N22
cycloneive_lcell_comb \u6|mADDR~25 (
// Equation(s):
// \u6|mADDR~25_combout  = (\u6|mADDR[15]~0_combout  & (((\u6|rRD1_ADDR [20])) # (!\u6|read_fifo2|dcfifo_component|auto_generated|op_2~0_combout ))) # (!\u6|mADDR[15]~0_combout  & (\u6|read_fifo2|dcfifo_component|auto_generated|op_2~0_combout  & 
// (\u6|rRD2_ADDR [20])))

	.dataa(\u6|mADDR[15]~0_combout ),
	.datab(\u6|read_fifo2|dcfifo_component|auto_generated|op_2~0_combout ),
	.datac(\u6|rRD2_ADDR [20]),
	.datad(\u6|rRD1_ADDR [20]),
	.cin(gnd),
	.combout(\u6|mADDR~25_combout ),
	.cout());
// synopsys translate_off
defparam \u6|mADDR~25 .lut_mask = 16'hEA62;
defparam \u6|mADDR~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y27_N30
cycloneive_lcell_comb \u6|mADDR~26 (
// Equation(s):
// \u6|mADDR~26_combout  = (\u6|mADDR~25_combout  & (((\u6|rWR1_ADDR [20]) # (\u6|read_fifo2|dcfifo_component|auto_generated|op_2~0_combout )))) # (!\u6|mADDR~25_combout  & (\u6|rWR2_ADDR [20] & 
// ((!\u6|read_fifo2|dcfifo_component|auto_generated|op_2~0_combout ))))

	.dataa(\u6|mADDR~25_combout ),
	.datab(\u6|rWR2_ADDR [20]),
	.datac(\u6|rWR1_ADDR [20]),
	.datad(\u6|read_fifo2|dcfifo_component|auto_generated|op_2~0_combout ),
	.cin(gnd),
	.combout(\u6|mADDR~26_combout ),
	.cout());
// synopsys translate_off
defparam \u6|mADDR~26 .lut_mask = 16'hAAE4;
defparam \u6|mADDR~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y27_N31
dffeas \u6|mADDR[20] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|mADDR~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|RD_MASK[1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|mADDR [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|mADDR[20] .is_wysiwyg = "true";
defparam \u6|mADDR[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y26_N24
cycloneive_lcell_comb \u6|control1|SADDR[20]~feeder (
// Equation(s):
// \u6|control1|SADDR[20]~feeder_combout  = \u6|mADDR [20]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|mADDR [20]),
	.cin(gnd),
	.combout(\u6|control1|SADDR[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|control1|SADDR[20]~feeder .lut_mask = 16'hFF00;
defparam \u6|control1|SADDR[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y26_N25
dffeas \u6|control1|SADDR[20] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|control1|SADDR[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|control1|SADDR [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|control1|SADDR[20] .is_wysiwyg = "true";
defparam \u6|control1|SADDR[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y26_N0
cycloneive_lcell_comb \u6|command1|SA~10 (
// Equation(s):
// \u6|command1|SA~10_combout  = (!\u6|command1|do_rw~q  & (\u6|control1|SADDR [20] & (!\u6|command1|do_precharge~q  & \u6|command1|always4~0_combout )))

	.dataa(\u6|command1|do_rw~q ),
	.datab(\u6|control1|SADDR [20]),
	.datac(\u6|command1|do_precharge~q ),
	.datad(\u6|command1|always4~0_combout ),
	.cin(gnd),
	.combout(\u6|command1|SA~10_combout ),
	.cout());
// synopsys translate_off
defparam \u6|command1|SA~10 .lut_mask = 16'h0400;
defparam \u6|command1|SA~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y26_N1
dffeas \u6|command1|SA[10] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|command1|SA~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u6|command1|do_load_mode~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|command1|SA [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|command1|SA[10] .is_wysiwyg = "true";
defparam \u6|command1|SA[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y26_N8
cycloneive_lcell_comb \u6|SA~10 (
// Equation(s):
// \u6|SA~10_combout  = (\u6|command1|SA [10] & !\u6|Equal0~1_combout )

	.dataa(gnd),
	.datab(\u6|command1|SA [10]),
	.datac(gnd),
	.datad(\u6|Equal0~1_combout ),
	.cin(gnd),
	.combout(\u6|SA~10_combout ),
	.cout());
// synopsys translate_off
defparam \u6|SA~10 .lut_mask = 16'h00CC;
defparam \u6|SA~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y26_N9
dffeas \u6|SA[10] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|SA~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|SA [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|SA[10] .is_wysiwyg = "true";
defparam \u6|SA[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y27_N4
cycloneive_lcell_comb \u6|mADDR~27 (
// Equation(s):
// \u6|mADDR~27_combout  = (\u6|mADDR[15]~0_combout  & (!\u6|read_fifo2|dcfifo_component|auto_generated|op_2~0_combout )) # (!\u6|mADDR[15]~0_combout  & ((\u6|read_fifo2|dcfifo_component|auto_generated|op_2~0_combout  & ((\u6|rRD2_ADDR [21]))) # 
// (!\u6|read_fifo2|dcfifo_component|auto_generated|op_2~0_combout  & (\u6|rWR2_ADDR [21]))))

	.dataa(\u6|mADDR[15]~0_combout ),
	.datab(\u6|read_fifo2|dcfifo_component|auto_generated|op_2~0_combout ),
	.datac(\u6|rWR2_ADDR [21]),
	.datad(\u6|rRD2_ADDR [21]),
	.cin(gnd),
	.combout(\u6|mADDR~27_combout ),
	.cout());
// synopsys translate_off
defparam \u6|mADDR~27 .lut_mask = 16'h7632;
defparam \u6|mADDR~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y27_N12
cycloneive_lcell_comb \u6|mADDR~28 (
// Equation(s):
// \u6|mADDR~28_combout  = (\u6|mADDR~27_combout  & ((\u6|rWR1_ADDR [21]) # ((!\u6|mADDR[15]~0_combout )))) # (!\u6|mADDR~27_combout  & (((\u6|rRD1_ADDR [21] & \u6|mADDR[15]~0_combout ))))

	.dataa(\u6|rWR1_ADDR [21]),
	.datab(\u6|rRD1_ADDR [21]),
	.datac(\u6|mADDR~27_combout ),
	.datad(\u6|mADDR[15]~0_combout ),
	.cin(gnd),
	.combout(\u6|mADDR~28_combout ),
	.cout());
// synopsys translate_off
defparam \u6|mADDR~28 .lut_mask = 16'hACF0;
defparam \u6|mADDR~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y27_N13
dffeas \u6|mADDR[21] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|mADDR~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|RD_MASK[1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|mADDR [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|mADDR[21] .is_wysiwyg = "true";
defparam \u6|mADDR[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y26_N16
cycloneive_lcell_comb \u6|control1|SADDR[21]~feeder (
// Equation(s):
// \u6|control1|SADDR[21]~feeder_combout  = \u6|mADDR [21]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|mADDR [21]),
	.cin(gnd),
	.combout(\u6|control1|SADDR[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|control1|SADDR[21]~feeder .lut_mask = 16'hFF00;
defparam \u6|control1|SADDR[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y26_N17
dffeas \u6|control1|SADDR[21] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|control1|SADDR[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|control1|SADDR [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|control1|SADDR[21] .is_wysiwyg = "true";
defparam \u6|control1|SADDR[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y26_N20
cycloneive_lcell_comb \u6|command1|SA~11 (
// Equation(s):
// \u6|command1|SA~11_combout  = (!\u6|command1|do_load_mode~q  & (\u6|control1|SADDR [21] & ((\u6|command1|do_writea~q ) # (\u6|command1|do_reada~q ))))

	.dataa(\u6|command1|do_load_mode~q ),
	.datab(\u6|command1|do_writea~q ),
	.datac(\u6|control1|SADDR [21]),
	.datad(\u6|command1|do_reada~q ),
	.cin(gnd),
	.combout(\u6|command1|SA~11_combout ),
	.cout());
// synopsys translate_off
defparam \u6|command1|SA~11 .lut_mask = 16'h5040;
defparam \u6|command1|SA~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y26_N21
dffeas \u6|command1|SA[11] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|command1|SA~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|command1|SA [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|command1|SA[11] .is_wysiwyg = "true";
defparam \u6|command1|SA[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y26_N2
cycloneive_lcell_comb \u6|SA~11 (
// Equation(s):
// \u6|SA~11_combout  = (\u6|command1|SA [11] & !\u6|Equal0~1_combout )

	.dataa(gnd),
	.datab(\u6|command1|SA [11]),
	.datac(gnd),
	.datad(\u6|Equal0~1_combout ),
	.cin(gnd),
	.combout(\u6|SA~11_combout ),
	.cout());
// synopsys translate_off
defparam \u6|SA~11 .lut_mask = 16'h00CC;
defparam \u6|SA~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y26_N3
dffeas \u6|SA[11] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|SA~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|SA [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|SA[11] .is_wysiwyg = "true";
defparam \u6|SA[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y28_N28
cycloneive_lcell_comb \u6|LessThan0~0 (
// Equation(s):
// \u6|LessThan0~0_combout  = (\u6|Equal4~0_combout  & (!\u6|ST [8] & ((!\u6|ST [1]) # (!\u6|ST [0]))))

	.dataa(\u6|Equal4~0_combout ),
	.datab(\u6|ST [8]),
	.datac(\u6|ST [0]),
	.datad(\u6|ST [1]),
	.cin(gnd),
	.combout(\u6|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|LessThan0~0 .lut_mask = 16'h0222;
defparam \u6|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y28_N26
cycloneive_lcell_comb \u6|DQM~0 (
// Equation(s):
// \u6|DQM~0_combout  = (\u6|LessThan0~0_combout ) # ((\u6|Write~q  & (\u6|Equal0~1_combout )) # (!\u6|Write~q  & ((!\u6|Read~q ))))

	.dataa(\u6|Equal0~1_combout ),
	.datab(\u6|Write~q ),
	.datac(\u6|Read~q ),
	.datad(\u6|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\u6|DQM~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|DQM~0 .lut_mask = 16'hFF8B;
defparam \u6|DQM~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y28_N1
dffeas \u6|DQM[0] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|DQM~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|DQM [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|DQM[0] .is_wysiwyg = "true";
defparam \u6|DQM[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y28_N27
dffeas \u6|DQM[1] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|DQM~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|DQM [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|DQM[1] .is_wysiwyg = "true";
defparam \u6|DQM[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y25_N18
cycloneive_lcell_comb \u6|command1|CS_N~0 (
// Equation(s):
// \u6|command1|CS_N~0_combout  = (!\u6|command1|do_precharge~q  & (!\u6|command1|do_refresh~q  & !\u6|command1|do_load_mode~q ))

	.dataa(\u6|command1|do_precharge~q ),
	.datab(gnd),
	.datac(\u6|command1|do_refresh~q ),
	.datad(\u6|command1|do_load_mode~q ),
	.cin(gnd),
	.combout(\u6|command1|CS_N~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|command1|CS_N~0 .lut_mask = 16'h0005;
defparam \u6|command1|CS_N~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y25_N12
cycloneive_lcell_comb \u6|command1|rw_flag~1 (
// Equation(s):
// \u6|command1|rw_flag~1_combout  = (\u6|command1|do_reada~q ) # ((!\u6|command1|do_writea~q  & (\u6|command1|rw_flag~q  & \u6|command1|CS_N~0_combout )))

	.dataa(\u6|command1|do_writea~q ),
	.datab(\u6|command1|do_reada~q ),
	.datac(\u6|command1|rw_flag~q ),
	.datad(\u6|command1|CS_N~0_combout ),
	.cin(gnd),
	.combout(\u6|command1|rw_flag~1_combout ),
	.cout());
// synopsys translate_off
defparam \u6|command1|rw_flag~1 .lut_mask = 16'hDCCC;
defparam \u6|command1|rw_flag~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y25_N13
dffeas \u6|command1|rw_flag (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|command1|rw_flag~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u6|control1|INIT_REQ~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|command1|rw_flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|command1|rw_flag .is_wysiwyg = "true";
defparam \u6|command1|rw_flag .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y26_N30
cycloneive_lcell_comb \u6|command1|WE_N~0 (
// Equation(s):
// \u6|command1|WE_N~0_combout  = (\u6|command1|do_rw~q  & (!\u6|command1|do_reada~q  & !\u6|command1|do_writea~q ))

	.dataa(\u6|command1|do_rw~q ),
	.datab(\u6|command1|do_reada~q ),
	.datac(gnd),
	.datad(\u6|command1|do_writea~q ),
	.cin(gnd),
	.combout(\u6|command1|WE_N~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|command1|WE_N~0 .lut_mask = 16'h0022;
defparam \u6|command1|WE_N~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y25_N8
cycloneive_lcell_comb \u6|command1|WE_N~1 (
// Equation(s):
// \u6|command1|WE_N~1_combout  = (\u6|command1|do_refresh~q ) # ((\u6|command1|rw_flag~0_combout  & ((\u6|command1|rw_flag~q ) # (!\u6|command1|WE_N~0_combout ))))

	.dataa(\u6|command1|rw_flag~q ),
	.datab(\u6|command1|do_refresh~q ),
	.datac(\u6|command1|WE_N~0_combout ),
	.datad(\u6|command1|rw_flag~0_combout ),
	.cin(gnd),
	.combout(\u6|command1|WE_N~1_combout ),
	.cout());
// synopsys translate_off
defparam \u6|command1|WE_N~1 .lut_mask = 16'hEFCC;
defparam \u6|command1|WE_N~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y25_N9
dffeas \u6|command1|WE_N (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|command1|WE_N~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|command1|WE_N~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|command1|WE_N .is_wysiwyg = "true";
defparam \u6|command1|WE_N .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y25_N30
cycloneive_lcell_comb \u6|WE_N~0 (
// Equation(s):
// \u6|WE_N~0_combout  = (\u6|command1|WE_N~q  & !\u6|Equal0~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u6|command1|WE_N~q ),
	.datad(\u6|Equal0~1_combout ),
	.cin(gnd),
	.combout(\u6|WE_N~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|WE_N~0 .lut_mask = 16'h00F0;
defparam \u6|WE_N~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y25_N31
dffeas \u6|WE_N (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|WE_N~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|WE_N~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|WE_N .is_wysiwyg = "true";
defparam \u6|WE_N .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y25_N26
cycloneive_lcell_comb \u6|command1|CAS_N~0 (
// Equation(s):
// \u6|command1|CAS_N~0_combout  = (!\u6|command1|do_refresh~q  & ((\u6|command1|do_precharge~q ) # ((!\u6|command1|WE_N~0_combout  & !\u6|command1|do_load_mode~q ))))

	.dataa(\u6|command1|do_precharge~q ),
	.datab(\u6|command1|do_refresh~q ),
	.datac(\u6|command1|WE_N~0_combout ),
	.datad(\u6|command1|do_load_mode~q ),
	.cin(gnd),
	.combout(\u6|command1|CAS_N~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|command1|CAS_N~0 .lut_mask = 16'h2223;
defparam \u6|command1|CAS_N~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y25_N27
dffeas \u6|command1|CAS_N (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|command1|CAS_N~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|command1|CAS_N~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|command1|CAS_N .is_wysiwyg = "true";
defparam \u6|command1|CAS_N .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y25_N28
cycloneive_lcell_comb \u6|CAS_N~0 (
// Equation(s):
// \u6|CAS_N~0_combout  = (\u6|command1|CAS_N~q ) # (\u6|Equal0~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u6|command1|CAS_N~q ),
	.datad(\u6|Equal0~1_combout ),
	.cin(gnd),
	.combout(\u6|CAS_N~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|CAS_N~0 .lut_mask = 16'hFFF0;
defparam \u6|CAS_N~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y25_N29
dffeas \u6|CAS_N (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|CAS_N~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|CAS_N~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|CAS_N .is_wysiwyg = "true";
defparam \u6|CAS_N .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y25_N16
cycloneive_lcell_comb \u6|command1|RAS_N~0 (
// Equation(s):
// \u6|command1|RAS_N~0_combout  = (\u6|command1|do_precharge~q  & ((\u6|command1|rw_flag~q ) # (\u6|command1|oe4~q )))

	.dataa(\u6|command1|rw_flag~q ),
	.datab(gnd),
	.datac(\u6|command1|oe4~q ),
	.datad(\u6|command1|do_precharge~q ),
	.cin(gnd),
	.combout(\u6|command1|RAS_N~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|command1|RAS_N~0 .lut_mask = 16'hFA00;
defparam \u6|command1|RAS_N~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y25_N20
cycloneive_lcell_comb \u6|command1|RAS_N~1 (
// Equation(s):
// \u6|command1|RAS_N~1_combout  = (!\u6|command1|do_refresh~q  & ((\u6|command1|RAS_N~0_combout ) # ((!\u6|command1|always4~0_combout  & \u6|command1|rw_flag~0_combout ))))

	.dataa(\u6|command1|always4~0_combout ),
	.datab(\u6|command1|RAS_N~0_combout ),
	.datac(\u6|command1|do_refresh~q ),
	.datad(\u6|command1|rw_flag~0_combout ),
	.cin(gnd),
	.combout(\u6|command1|RAS_N~1_combout ),
	.cout());
// synopsys translate_off
defparam \u6|command1|RAS_N~1 .lut_mask = 16'h0D0C;
defparam \u6|command1|RAS_N~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y25_N21
dffeas \u6|command1|RAS_N (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|command1|RAS_N~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|command1|RAS_N~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|command1|RAS_N .is_wysiwyg = "true";
defparam \u6|command1|RAS_N .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y25_N22
cycloneive_lcell_comb \u6|RAS_N~0 (
// Equation(s):
// \u6|RAS_N~0_combout  = (\u6|command1|RAS_N~q  & !\u6|Equal0~1_combout )

	.dataa(gnd),
	.datab(\u6|command1|RAS_N~q ),
	.datac(gnd),
	.datad(\u6|Equal0~1_combout ),
	.cin(gnd),
	.combout(\u6|RAS_N~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|RAS_N~0 .lut_mask = 16'h00CC;
defparam \u6|RAS_N~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y25_N23
dffeas \u6|RAS_N (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|RAS_N~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|RAS_N~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|RAS_N .is_wysiwyg = "true";
defparam \u6|RAS_N .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y27_N26
cycloneive_lcell_comb \u6|mADDR~29 (
// Equation(s):
// \u6|mADDR~29_combout  = (\u6|mADDR[15]~0_combout  & (((\u6|rRD1_ADDR [22]) # (!\u6|read_fifo2|dcfifo_component|auto_generated|op_2~0_combout )))) # (!\u6|mADDR[15]~0_combout  & (\u6|rRD2_ADDR [22] & 
// ((\u6|read_fifo2|dcfifo_component|auto_generated|op_2~0_combout ))))

	.dataa(\u6|mADDR[15]~0_combout ),
	.datab(\u6|rRD2_ADDR [22]),
	.datac(\u6|rRD1_ADDR [22]),
	.datad(\u6|read_fifo2|dcfifo_component|auto_generated|op_2~0_combout ),
	.cin(gnd),
	.combout(\u6|mADDR~29_combout ),
	.cout());
// synopsys translate_off
defparam \u6|mADDR~29 .lut_mask = 16'hE4AA;
defparam \u6|mADDR~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y27_N18
cycloneive_lcell_comb \u6|mADDR~30 (
// Equation(s):
// \u6|mADDR~30_combout  = (\u6|mADDR~29_combout  & (((\u6|rWR1_ADDR [22]) # (\u6|read_fifo2|dcfifo_component|auto_generated|op_2~0_combout )))) # (!\u6|mADDR~29_combout  & (\u6|rWR2_ADDR [22] & 
// ((!\u6|read_fifo2|dcfifo_component|auto_generated|op_2~0_combout ))))

	.dataa(\u6|mADDR~29_combout ),
	.datab(\u6|rWR2_ADDR [22]),
	.datac(\u6|rWR1_ADDR [22]),
	.datad(\u6|read_fifo2|dcfifo_component|auto_generated|op_2~0_combout ),
	.cin(gnd),
	.combout(\u6|mADDR~30_combout ),
	.cout());
// synopsys translate_off
defparam \u6|mADDR~30 .lut_mask = 16'hAAE4;
defparam \u6|mADDR~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y27_N19
dffeas \u6|mADDR[22] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|mADDR~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|RD_MASK[1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|mADDR [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|mADDR[22] .is_wysiwyg = "true";
defparam \u6|mADDR[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y25_N9
dffeas \u6|control1|SADDR[22] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|mADDR [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|control1|SADDR [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|control1|SADDR[22] .is_wysiwyg = "true";
defparam \u6|control1|SADDR[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y25_N6
cycloneive_lcell_comb \u6|command1|CS_N~1 (
// Equation(s):
// \u6|command1|CS_N~1_combout  = (\u6|command1|CS_N~0_combout  & (\u6|control1|SADDR [22] & !\u6|command1|do_initial~q ))

	.dataa(gnd),
	.datab(\u6|command1|CS_N~0_combout ),
	.datac(\u6|control1|SADDR [22]),
	.datad(\u6|command1|do_initial~q ),
	.cin(gnd),
	.combout(\u6|command1|CS_N~1_combout ),
	.cout());
// synopsys translate_off
defparam \u6|command1|CS_N~1 .lut_mask = 16'h00C0;
defparam \u6|command1|CS_N~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y25_N7
dffeas \u6|command1|CS_N[0] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|command1|CS_N~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|command1|CS_N [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|command1|CS_N[0] .is_wysiwyg = "true";
defparam \u6|command1|CS_N[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y25_N4
cycloneive_lcell_comb \u6|CS_N[0]~feeder (
// Equation(s):
// \u6|CS_N[0]~feeder_combout  = \u6|command1|CS_N [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|command1|CS_N [0]),
	.cin(gnd),
	.combout(\u6|CS_N[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|CS_N[0]~feeder .lut_mask = 16'hFF00;
defparam \u6|CS_N[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y25_N5
dffeas \u6|CS_N[0] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|CS_N[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|CS_N [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|CS_N[0] .is_wysiwyg = "true";
defparam \u6|CS_N[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y26_N6
cycloneive_lcell_comb \u6|command1|BA~0 (
// Equation(s):
// \u6|command1|BA~0_combout  = (\u6|control1|SADDR [20] & (!\u6|command1|do_precharge~q  & !\u6|command1|do_load_mode~q ))

	.dataa(gnd),
	.datab(\u6|control1|SADDR [20]),
	.datac(\u6|command1|do_precharge~q ),
	.datad(\u6|command1|do_load_mode~q ),
	.cin(gnd),
	.combout(\u6|command1|BA~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|command1|BA~0 .lut_mask = 16'h000C;
defparam \u6|command1|BA~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y26_N7
dffeas \u6|command1|BA[0] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|command1|BA~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|command1|BA [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|command1|BA[0] .is_wysiwyg = "true";
defparam \u6|command1|BA[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y26_N4
cycloneive_lcell_comb \u6|BA[0]~feeder (
// Equation(s):
// \u6|BA[0]~feeder_combout  = \u6|command1|BA [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|command1|BA [0]),
	.cin(gnd),
	.combout(\u6|BA[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|BA[0]~feeder .lut_mask = 16'hFF00;
defparam \u6|BA[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y26_N5
dffeas \u6|BA[0] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|BA[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|BA [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|BA[0] .is_wysiwyg = "true";
defparam \u6|BA[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y26_N28
cycloneive_lcell_comb \u6|command1|BA~1 (
// Equation(s):
// \u6|command1|BA~1_combout  = (\u6|control1|SADDR [21] & (!\u6|command1|do_precharge~q  & !\u6|command1|do_load_mode~q ))

	.dataa(gnd),
	.datab(\u6|control1|SADDR [21]),
	.datac(\u6|command1|do_precharge~q ),
	.datad(\u6|command1|do_load_mode~q ),
	.cin(gnd),
	.combout(\u6|command1|BA~1_combout ),
	.cout());
// synopsys translate_off
defparam \u6|command1|BA~1 .lut_mask = 16'h000C;
defparam \u6|command1|BA~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y26_N29
dffeas \u6|command1|BA[1] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|command1|BA~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|command1|BA [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|command1|BA[1] .is_wysiwyg = "true";
defparam \u6|command1|BA[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y26_N22
cycloneive_lcell_comb \u6|BA[1]~feeder (
// Equation(s):
// \u6|BA[1]~feeder_combout  = \u6|command1|BA [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|command1|BA [1]),
	.cin(gnd),
	.combout(\u6|BA[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|BA[1]~feeder .lut_mask = 16'hFF00;
defparam \u6|BA[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y26_N23
dffeas \u6|BA[1] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|BA[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|BA [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|BA[1] .is_wysiwyg = "true";
defparam \u6|BA[1] .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_PLL1E0
cycloneive_clkctrl \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_e_DRAM_CLK (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk [1]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_e_DRAM_CLK_outclk ));
// synopsys translate_off
defparam \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_e_DRAM_CLK .clock_type = "external clock output";
defparam \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_e_DRAM_CLK .ena_register_mode = "double register";
// synopsys translate_on

// Location: LCCOMB_X33_Y54_N8
cycloneive_lcell_comb \u1|LessThan7~0 (
// Equation(s):
// \u1|LessThan7~0_combout  = ((\u1|H_Cont [7]) # ((\u1|H_Cont [5] & \u1|H_Cont [6]))) # (!\u1|Equal0~1_combout )

	.dataa(\u1|Equal0~1_combout ),
	.datab(\u1|H_Cont [5]),
	.datac(\u1|H_Cont [6]),
	.datad(\u1|H_Cont [7]),
	.cin(gnd),
	.combout(\u1|LessThan7~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|LessThan7~0 .lut_mask = 16'hFFD5;
defparam \u1|LessThan7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y54_N9
dffeas \u1|oVGA_H_SYNC (
	.clk(\CCD_MCLK~clkctrl_outclk ),
	.d(\u1|LessThan7~0_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|oVGA_H_SYNC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|oVGA_H_SYNC .is_wysiwyg = "true";
defparam \u1|oVGA_H_SYNC .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y54_N10
cycloneive_lcell_comb \u1|oVGA_V_SYNC~0 (
// Equation(s):
// \u1|oVGA_V_SYNC~0_combout  = (\u1|V_Cont [5]) # ((\u1|V_Cont [9]) # ((!\u1|LessThan8~0_combout ) # (!\u1|LessThan4~0_combout )))

	.dataa(\u1|V_Cont [5]),
	.datab(\u1|V_Cont [9]),
	.datac(\u1|LessThan4~0_combout ),
	.datad(\u1|LessThan8~0_combout ),
	.cin(gnd),
	.combout(\u1|oVGA_V_SYNC~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|oVGA_V_SYNC~0 .lut_mask = 16'hEFFF;
defparam \u1|oVGA_V_SYNC~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y54_N12
cycloneive_lcell_comb \u1|oVGA_V_SYNC~1 (
// Equation(s):
// \u1|oVGA_V_SYNC~1_combout  = (\u1|Equal0~4_combout  & (\u1|oVGA_V_SYNC~0_combout )) # (!\u1|Equal0~4_combout  & ((\u1|oVGA_V_SYNC~q )))

	.dataa(\u1|oVGA_V_SYNC~0_combout ),
	.datab(gnd),
	.datac(\u1|oVGA_V_SYNC~q ),
	.datad(\u1|Equal0~4_combout ),
	.cin(gnd),
	.combout(\u1|oVGA_V_SYNC~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|oVGA_V_SYNC~1 .lut_mask = 16'hAAF0;
defparam \u1|oVGA_V_SYNC~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y54_N13
dffeas \u1|oVGA_V_SYNC (
	.clk(\CCD_MCLK~clkctrl_outclk ),
	.d(\u1|oVGA_V_SYNC~1_combout ),
	.asdata(vcc),
	.clrn(\u2|oRST_2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|oVGA_V_SYNC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|oVGA_V_SYNC .is_wysiwyg = "true";
defparam \u1|oVGA_V_SYNC .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y72_N0
cycloneive_lcell_comb \u1|oVGA_BLANK (
// Equation(s):
// \u1|oVGA_BLANK~combout  = (\u1|oVGA_H_SYNC~q  & \u1|oVGA_V_SYNC~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|oVGA_H_SYNC~q ),
	.datad(\u1|oVGA_V_SYNC~q ),
	.cin(gnd),
	.combout(\u1|oVGA_BLANK~combout ),
	.cout());
// synopsys translate_off
defparam \u1|oVGA_BLANK .lut_mask = 16'hF000;
defparam \u1|oVGA_BLANK .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y54_N16
cycloneive_lcell_comb \u1|oVGA_R~0 (
// Equation(s):
// \u1|oVGA_R~0_combout  = (\u1|LessThan6~0_combout  & (\u1|Equal0~0_combout  & (!\u1|Equal0~1_combout  & !\u1|H_Cont [7]))) # (!\u1|LessThan6~0_combout  & (((!\u1|Equal0~0_combout  & \u1|H_Cont [7])) # (!\u1|Equal0~1_combout )))

	.dataa(\u1|LessThan6~0_combout ),
	.datab(\u1|Equal0~0_combout ),
	.datac(\u1|Equal0~1_combout ),
	.datad(\u1|H_Cont [7]),
	.cin(gnd),
	.combout(\u1|oVGA_R~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|oVGA_R~0 .lut_mask = 16'h150D;
defparam \u1|oVGA_R~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y29_N15
cycloneive_io_ibuf \DRAM_DQ[2]~input (
	.i(DRAM_DQ[2]),
	.ibar(gnd),
	.o(\DRAM_DQ[2]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[2]~input .bus_hold = "false";
defparam \DRAM_DQ[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X31_Y41_N28
cycloneive_lcell_comb \u6|mDATAOUT[2]~feeder (
// Equation(s):
// \u6|mDATAOUT[2]~feeder_combout  = \DRAM_DQ[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\DRAM_DQ[2]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u6|mDATAOUT[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|mDATAOUT[2]~feeder .lut_mask = 16'hF0F0;
defparam \u6|mDATAOUT[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y41_N29
dffeas \u6|mDATAOUT[2] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|mDATAOUT[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|mDATAOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|mDATAOUT[2] .is_wysiwyg = "true";
defparam \u6|mDATAOUT[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y47_N22
cycloneive_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|ram_address_a[9]~0 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|ram_address_a[9]~0_combout  = \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [10] $ (\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [10]),
	.datad(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [9]),
	.cin(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|ram_address_a[9]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ram_address_a[9]~0 .lut_mask = 16'h0FF0;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ram_address_a[9]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y46_N26
cycloneive_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout  = !\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.cin(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell .lut_mask = 16'h00FF;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y46_N4
cycloneive_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~0 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout  = \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q  $ (\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q )

	.dataa(gnd),
	.datab(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.datac(gnd),
	.datad(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ),
	.cin(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~0 .lut_mask = 16'h33CC;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y25_N15
cycloneive_io_ibuf \DRAM_DQ[3]~input (
	.i(DRAM_DQ[3]),
	.ibar(gnd),
	.o(\DRAM_DQ[3]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[3]~input .bus_hold = "false";
defparam \DRAM_DQ[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y25_N12
cycloneive_lcell_comb \u6|mDATAOUT[3]~feeder (
// Equation(s):
// \u6|mDATAOUT[3]~feeder_combout  = \DRAM_DQ[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DRAM_DQ[3]~input_o ),
	.cin(gnd),
	.combout(\u6|mDATAOUT[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|mDATAOUT[3]~feeder .lut_mask = 16'hFF00;
defparam \u6|mDATAOUT[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y25_N13
dffeas \u6|mDATAOUT[3] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|mDATAOUT[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|mDATAOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|mDATAOUT[3] .is_wysiwyg = "true";
defparam \u6|mDATAOUT[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y29_N22
cycloneive_io_ibuf \DRAM_DQ[4]~input (
	.i(DRAM_DQ[4]),
	.ibar(gnd),
	.o(\DRAM_DQ[4]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[4]~input .bus_hold = "false";
defparam \DRAM_DQ[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X28_Y35_N28
cycloneive_lcell_comb \u6|mDATAOUT[4]~feeder (
// Equation(s):
// \u6|mDATAOUT[4]~feeder_combout  = \DRAM_DQ[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DRAM_DQ[4]~input_o ),
	.cin(gnd),
	.combout(\u6|mDATAOUT[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|mDATAOUT[4]~feeder .lut_mask = 16'hFF00;
defparam \u6|mDATAOUT[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y35_N29
dffeas \u6|mDATAOUT[4] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|mDATAOUT[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|mDATAOUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|mDATAOUT[4] .is_wysiwyg = "true";
defparam \u6|mDATAOUT[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y28_N15
cycloneive_io_ibuf \DRAM_DQ[5]~input (
	.i(DRAM_DQ[5]),
	.ibar(gnd),
	.o(\DRAM_DQ[5]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[5]~input .bus_hold = "false";
defparam \DRAM_DQ[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y28_N20
cycloneive_lcell_comb \u6|mDATAOUT[5]~feeder (
// Equation(s):
// \u6|mDATAOUT[5]~feeder_combout  = \DRAM_DQ[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DRAM_DQ[5]~input_o ),
	.cin(gnd),
	.combout(\u6|mDATAOUT[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|mDATAOUT[5]~feeder .lut_mask = 16'hFF00;
defparam \u6|mDATAOUT[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y28_N21
dffeas \u6|mDATAOUT[5] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|mDATAOUT[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|mDATAOUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|mDATAOUT[5] .is_wysiwyg = "true";
defparam \u6|mDATAOUT[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y28_N22
cycloneive_io_ibuf \DRAM_DQ[6]~input (
	.i(DRAM_DQ[6]),
	.ibar(gnd),
	.o(\DRAM_DQ[6]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[6]~input .bus_hold = "false";
defparam \DRAM_DQ[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y28_N22
cycloneive_lcell_comb \u6|mDATAOUT[6]~feeder (
// Equation(s):
// \u6|mDATAOUT[6]~feeder_combout  = \DRAM_DQ[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DRAM_DQ[6]~input_o ),
	.cin(gnd),
	.combout(\u6|mDATAOUT[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|mDATAOUT[6]~feeder .lut_mask = 16'hFF00;
defparam \u6|mDATAOUT[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y28_N23
dffeas \u6|mDATAOUT[6] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|mDATAOUT[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|mDATAOUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|mDATAOUT[6] .is_wysiwyg = "true";
defparam \u6|mDATAOUT[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y34_N8
cycloneive_io_ibuf \DRAM_DQ[7]~input (
	.i(DRAM_DQ[7]),
	.ibar(gnd),
	.o(\DRAM_DQ[7]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[7]~input .bus_hold = "false";
defparam \DRAM_DQ[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X31_Y41_N18
cycloneive_lcell_comb \u6|mDATAOUT[7]~feeder (
// Equation(s):
// \u6|mDATAOUT[7]~feeder_combout  = \DRAM_DQ[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DRAM_DQ[7]~input_o ),
	.cin(gnd),
	.combout(\u6|mDATAOUT[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|mDATAOUT[7]~feeder .lut_mask = 16'hFF00;
defparam \u6|mDATAOUT[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y41_N19
dffeas \u6|mDATAOUT[7] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|mDATAOUT[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|mDATAOUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|mDATAOUT[7] .is_wysiwyg = "true";
defparam \u6|mDATAOUT[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y24_N15
cycloneive_io_ibuf \DRAM_DQ[8]~input (
	.i(DRAM_DQ[8]),
	.ibar(gnd),
	.o(\DRAM_DQ[8]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[8]~input .bus_hold = "false";
defparam \DRAM_DQ[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y24_N20
cycloneive_lcell_comb \u6|mDATAOUT[8]~feeder (
// Equation(s):
// \u6|mDATAOUT[8]~feeder_combout  = \DRAM_DQ[8]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DRAM_DQ[8]~input_o ),
	.cin(gnd),
	.combout(\u6|mDATAOUT[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|mDATAOUT[8]~feeder .lut_mask = 16'hFF00;
defparam \u6|mDATAOUT[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y24_N21
dffeas \u6|mDATAOUT[8] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|mDATAOUT[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|mDATAOUT [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|mDATAOUT[8] .is_wysiwyg = "true";
defparam \u6|mDATAOUT[8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y24_N8
cycloneive_io_ibuf \DRAM_DQ[9]~input (
	.i(DRAM_DQ[9]),
	.ibar(gnd),
	.o(\DRAM_DQ[9]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[9]~input .bus_hold = "false";
defparam \DRAM_DQ[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X4_Y28_N12
cycloneive_lcell_comb \u6|mDATAOUT[9]~feeder (
// Equation(s):
// \u6|mDATAOUT[9]~feeder_combout  = \DRAM_DQ[9]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DRAM_DQ[9]~input_o ),
	.cin(gnd),
	.combout(\u6|mDATAOUT[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|mDATAOUT[9]~feeder .lut_mask = 16'hFF00;
defparam \u6|mDATAOUT[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y28_N13
dffeas \u6|mDATAOUT[9] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|mDATAOUT[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|mDATAOUT [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|mDATAOUT[9] .is_wysiwyg = "true";
defparam \u6|mDATAOUT[9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y27_N15
cycloneive_io_ibuf \DRAM_DQ[12]~input (
	.i(DRAM_DQ[12]),
	.ibar(gnd),
	.o(\DRAM_DQ[12]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[12]~input .bus_hold = "false";
defparam \DRAM_DQ[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y27_N28
cycloneive_lcell_comb \u6|mDATAOUT[12]~feeder (
// Equation(s):
// \u6|mDATAOUT[12]~feeder_combout  = \DRAM_DQ[12]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DRAM_DQ[12]~input_o ),
	.cin(gnd),
	.combout(\u6|mDATAOUT[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|mDATAOUT[12]~feeder .lut_mask = 16'hFF00;
defparam \u6|mDATAOUT[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y27_N29
dffeas \u6|mDATAOUT[12] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|mDATAOUT[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|mDATAOUT [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|mDATAOUT[12] .is_wysiwyg = "true";
defparam \u6|mDATAOUT[12] .power_up = "low";
// synopsys translate_on

// Location: M9K_X37_Y47_N0
cycloneive_ram_block \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 (
	.portawe(\u6|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\u6|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\CCD_MCLK~clkctrl_outclk ),
	.ena0(\u6|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.ena1(\u6|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\u2|oRST_0~clkctrl_outclk ),
	.portadatain({\u6|mDATAOUT [12],\u6|mDATAOUT [9],\u6|mDATAOUT [8],\u6|mDATAOUT [7],\u6|mDATAOUT [6],\u6|mDATAOUT [5],\u6|mDATAOUT [4],\u6|mDATAOUT [3],\u6|mDATAOUT [2]}),
	.portaaddr({\u6|read_fifo2|dcfifo_component|auto_generated|ram_address_a[9]~0_combout ,\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [8],\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [7],\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [6],
\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [5],\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [4],\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [3],\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [2],
\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [1],\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr({\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,
\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,
\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .clk0_core_clock_enable = "ena0";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .clk1_output_clock_enable = "ena1";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .data_interleave_offset_in_bits = 1;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .data_interleave_width_in_bits = 1;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .logical_ram_name = "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|ALTSYNCRAM";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .mixed_port_feed_through_mode = "dont_care";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .operation_mode = "dual_port";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_address_clear = "none";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_address_width = 10;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_byte_enable_clock = "none";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_data_out_clear = "none";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_data_out_clock = "none";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_data_width = 9;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_first_address = 0;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_first_bit_number = 2;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_last_address = 1023;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_logical_ram_depth = 1024;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_logical_ram_width = 16;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_address_clear = "clear1";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_address_clock = "clock1";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_address_width = 10;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_data_out_clear = "clear1";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_data_out_clock = "clock1";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_data_width = 9;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_first_address = 0;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_first_bit_number = 2;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_last_address = 1023;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_logical_ram_depth = 1024;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_logical_ram_width = 16;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_read_enable_clock = "clock1";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X36_Y53_N4
cycloneive_lcell_comb \u1|oVGA_R[0]~1 (
// Equation(s):
// \u1|oVGA_R[0]~1_combout  = (\u1|oVGA_R~0_combout  & (!\u1|LessThan4~2_combout  & (\u1|LessThan5~0_combout  & \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [2])))

	.dataa(\u1|oVGA_R~0_combout ),
	.datab(\u1|LessThan4~2_combout ),
	.datac(\u1|LessThan5~0_combout ),
	.datad(\u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [2]),
	.cin(gnd),
	.combout(\u1|oVGA_R[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|oVGA_R[0]~1 .lut_mask = 16'h2000;
defparam \u1|oVGA_R[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y53_N18
cycloneive_lcell_comb \u1|oVGA_R[1]~2 (
// Equation(s):
// \u1|oVGA_R[1]~2_combout  = (\u1|oVGA_R~0_combout  & (!\u1|LessThan4~2_combout  & (\u1|LessThan5~0_combout  & \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [3])))

	.dataa(\u1|oVGA_R~0_combout ),
	.datab(\u1|LessThan4~2_combout ),
	.datac(\u1|LessThan5~0_combout ),
	.datad(\u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [3]),
	.cin(gnd),
	.combout(\u1|oVGA_R[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|oVGA_R[1]~2 .lut_mask = 16'h2000;
defparam \u1|oVGA_R[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y53_N24
cycloneive_lcell_comb \u1|oVGA_R[2]~3 (
// Equation(s):
// \u1|oVGA_R[2]~3_combout  = (\u1|oVGA_R~0_combout  & (!\u1|LessThan4~2_combout  & (\u1|LessThan5~0_combout  & \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [4])))

	.dataa(\u1|oVGA_R~0_combout ),
	.datab(\u1|LessThan4~2_combout ),
	.datac(\u1|LessThan5~0_combout ),
	.datad(\u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [4]),
	.cin(gnd),
	.combout(\u1|oVGA_R[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|oVGA_R[2]~3 .lut_mask = 16'h2000;
defparam \u1|oVGA_R[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y54_N16
cycloneive_lcell_comb \u1|oVGA_R[3]~4 (
// Equation(s):
// \u1|oVGA_R[3]~4_combout  = (!\u1|LessThan4~2_combout  & (\u1|LessThan5~0_combout  & (\u1|oVGA_R~0_combout  & \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [5])))

	.dataa(\u1|LessThan4~2_combout ),
	.datab(\u1|LessThan5~0_combout ),
	.datac(\u1|oVGA_R~0_combout ),
	.datad(\u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [5]),
	.cin(gnd),
	.combout(\u1|oVGA_R[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|oVGA_R[3]~4 .lut_mask = 16'h4000;
defparam \u1|oVGA_R[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y53_N26
cycloneive_lcell_comb \u1|oVGA_R[4]~5 (
// Equation(s):
// \u1|oVGA_R[4]~5_combout  = (\u1|oVGA_R~0_combout  & (!\u1|LessThan4~2_combout  & (\u1|LessThan5~0_combout  & \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [6])))

	.dataa(\u1|oVGA_R~0_combout ),
	.datab(\u1|LessThan4~2_combout ),
	.datac(\u1|LessThan5~0_combout ),
	.datad(\u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [6]),
	.cin(gnd),
	.combout(\u1|oVGA_R[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|oVGA_R[4]~5 .lut_mask = 16'h2000;
defparam \u1|oVGA_R[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y54_N14
cycloneive_lcell_comb \u1|oVGA_R[5]~6 (
// Equation(s):
// \u1|oVGA_R[5]~6_combout  = (!\u1|LessThan4~2_combout  & (\u1|LessThan5~0_combout  & (\u1|oVGA_R~0_combout  & \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [7])))

	.dataa(\u1|LessThan4~2_combout ),
	.datab(\u1|LessThan5~0_combout ),
	.datac(\u1|oVGA_R~0_combout ),
	.datad(\u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [7]),
	.cin(gnd),
	.combout(\u1|oVGA_R[5]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|oVGA_R[5]~6 .lut_mask = 16'h4000;
defparam \u1|oVGA_R[5]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y54_N4
cycloneive_lcell_comb \u1|oVGA_R[6]~7 (
// Equation(s):
// \u1|oVGA_R[6]~7_combout  = (!\u1|LessThan4~2_combout  & (\u1|LessThan5~0_combout  & (\u1|oVGA_R~0_combout  & \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [8])))

	.dataa(\u1|LessThan4~2_combout ),
	.datab(\u1|LessThan5~0_combout ),
	.datac(\u1|oVGA_R~0_combout ),
	.datad(\u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [8]),
	.cin(gnd),
	.combout(\u1|oVGA_R[6]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|oVGA_R[6]~7 .lut_mask = 16'h4000;
defparam \u1|oVGA_R[6]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y53_N16
cycloneive_lcell_comb \u1|oVGA_R[7]~8 (
// Equation(s):
// \u1|oVGA_R[7]~8_combout  = (\u1|oVGA_R~0_combout  & (!\u1|LessThan4~2_combout  & (\u1|LessThan5~0_combout  & \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [9])))

	.dataa(\u1|oVGA_R~0_combout ),
	.datab(\u1|LessThan4~2_combout ),
	.datac(\u1|LessThan5~0_combout ),
	.datad(\u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [9]),
	.cin(gnd),
	.combout(\u1|oVGA_R[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|oVGA_R[7]~8 .lut_mask = 16'h2000;
defparam \u1|oVGA_R[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y53_N22
cycloneive_lcell_comb \u1|oVGA_G[0]~0 (
// Equation(s):
// \u1|oVGA_G[0]~0_combout  = (\u1|oVGA_R~0_combout  & (!\u1|LessThan4~2_combout  & (\u1|LessThan5~0_combout  & \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [12])))

	.dataa(\u1|oVGA_R~0_combout ),
	.datab(\u1|LessThan4~2_combout ),
	.datac(\u1|LessThan5~0_combout ),
	.datad(\u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [12]),
	.cin(gnd),
	.combout(\u1|oVGA_G[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|oVGA_G[0]~0 .lut_mask = 16'h2000;
defparam \u1|oVGA_G[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N15
cycloneive_io_ibuf \DRAM_DQ[13]~input (
	.i(DRAM_DQ[13]),
	.ibar(gnd),
	.o(\DRAM_DQ[13]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[13]~input .bus_hold = "false";
defparam \DRAM_DQ[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X31_Y41_N0
cycloneive_lcell_comb \u6|mDATAOUT[13]~feeder (
// Equation(s):
// \u6|mDATAOUT[13]~feeder_combout  = \DRAM_DQ[13]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DRAM_DQ[13]~input_o ),
	.cin(gnd),
	.combout(\u6|mDATAOUT[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|mDATAOUT[13]~feeder .lut_mask = 16'hFF00;
defparam \u6|mDATAOUT[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y41_N1
dffeas \u6|mDATAOUT[13] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|mDATAOUT[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|mDATAOUT [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|mDATAOUT[13] .is_wysiwyg = "true";
defparam \u6|mDATAOUT[13] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y21_N22
cycloneive_io_ibuf \DRAM_DQ[14]~input (
	.i(DRAM_DQ[14]),
	.ibar(gnd),
	.o(\DRAM_DQ[14]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[14]~input .bus_hold = "false";
defparam \DRAM_DQ[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X8_Y25_N24
cycloneive_lcell_comb \u6|mDATAOUT[14]~feeder (
// Equation(s):
// \u6|mDATAOUT[14]~feeder_combout  = \DRAM_DQ[14]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DRAM_DQ[14]~input_o ),
	.cin(gnd),
	.combout(\u6|mDATAOUT[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|mDATAOUT[14]~feeder .lut_mask = 16'hFF00;
defparam \u6|mDATAOUT[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y25_N25
dffeas \u6|mDATAOUT[14] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|mDATAOUT[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|mDATAOUT [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|mDATAOUT[14] .is_wysiwyg = "true";
defparam \u6|mDATAOUT[14] .power_up = "low";
// synopsys translate_on

// Location: M9K_X37_Y46_N0
cycloneive_ram_block \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 (
	.portawe(\u6|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\u6|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\CCD_MCLK~clkctrl_outclk ),
	.ena0(\u6|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.ena1(\u6|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\u2|oRST_0~clkctrl_outclk ),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,\u6|mDATAOUT [14],\u6|mDATAOUT [13]}),
	.portaaddr({\u6|read_fifo2|dcfifo_component|auto_generated|ram_address_a[9]~0_combout ,\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [8],\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [7],\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [6],
\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [5],\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [4],\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [3],\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [2],
\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [1],\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr({\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,
\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,
\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a13_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .clk0_core_clock_enable = "ena0";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .clk1_output_clock_enable = "ena1";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .data_interleave_offset_in_bits = 1;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .data_interleave_width_in_bits = 1;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .logical_ram_name = "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|ALTSYNCRAM";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .mixed_port_feed_through_mode = "dont_care";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .operation_mode = "dual_port";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .port_a_address_clear = "none";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .port_a_address_width = 10;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .port_a_byte_enable_clock = "none";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .port_a_data_out_clear = "none";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .port_a_data_out_clock = "none";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .port_a_data_width = 9;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .port_a_first_address = 0;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .port_a_first_bit_number = 13;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .port_a_last_address = 1023;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .port_a_logical_ram_depth = 1024;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .port_a_logical_ram_width = 16;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .port_b_address_clear = "clear1";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .port_b_address_clock = "clock1";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .port_b_address_width = 10;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .port_b_data_out_clear = "clear1";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .port_b_data_out_clock = "clock1";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .port_b_data_width = 9;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .port_b_first_address = 0;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .port_b_first_bit_number = 13;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .port_b_last_address = 1023;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .port_b_logical_ram_depth = 1024;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .port_b_logical_ram_width = 16;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .port_b_read_enable_clock = "clock1";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X36_Y53_N12
cycloneive_lcell_comb \u1|oVGA_G[1]~1 (
// Equation(s):
// \u1|oVGA_G[1]~1_combout  = (\u1|oVGA_R~0_combout  & (!\u1|LessThan4~2_combout  & (\u1|LessThan5~0_combout  & \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [13])))

	.dataa(\u1|oVGA_R~0_combout ),
	.datab(\u1|LessThan4~2_combout ),
	.datac(\u1|LessThan5~0_combout ),
	.datad(\u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [13]),
	.cin(gnd),
	.combout(\u1|oVGA_G[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|oVGA_G[1]~1 .lut_mask = 16'h2000;
defparam \u1|oVGA_G[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y53_N10
cycloneive_lcell_comb \u1|oVGA_G[2]~2 (
// Equation(s):
// \u1|oVGA_G[2]~2_combout  = (\u1|oVGA_R~0_combout  & (!\u1|LessThan4~2_combout  & (\u1|LessThan5~0_combout  & \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [14])))

	.dataa(\u1|oVGA_R~0_combout ),
	.datab(\u1|LessThan4~2_combout ),
	.datac(\u1|LessThan5~0_combout ),
	.datad(\u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [14]),
	.cin(gnd),
	.combout(\u1|oVGA_G[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|oVGA_G[2]~2 .lut_mask = 16'h2000;
defparam \u1|oVGA_G[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y41_N14
cycloneive_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|ram_address_a[9]~0 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|ram_address_a[9]~0_combout  = \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [9] $ (\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [10])

	.dataa(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [10]),
	.cin(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|ram_address_a[9]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ram_address_a[9]~0 .lut_mask = 16'h55AA;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ram_address_a[9]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y40_N16
cycloneive_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout  = !\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.cin(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell .lut_mask = 16'h00FF;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y40_N8
cycloneive_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout  = \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q  $ (\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q )

	.dataa(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ),
	.cin(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0 .lut_mask = 16'h55AA;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y27_N22
cycloneive_io_ibuf \DRAM_DQ[10]~input (
	.i(DRAM_DQ[10]),
	.ibar(gnd),
	.o(\DRAM_DQ[10]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[10]~input .bus_hold = "false";
defparam \DRAM_DQ[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X27_Y35_N24
cycloneive_lcell_comb \u6|mDATAOUT[10]~feeder (
// Equation(s):
// \u6|mDATAOUT[10]~feeder_combout  = \DRAM_DQ[10]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DRAM_DQ[10]~input_o ),
	.cin(gnd),
	.combout(\u6|mDATAOUT[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|mDATAOUT[10]~feeder .lut_mask = 16'hFF00;
defparam \u6|mDATAOUT[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y35_N25
dffeas \u6|mDATAOUT[10] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|mDATAOUT[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|mDATAOUT [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|mDATAOUT[10] .is_wysiwyg = "true";
defparam \u6|mDATAOUT[10] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y19_N8
cycloneive_io_ibuf \DRAM_DQ[11]~input (
	.i(DRAM_DQ[11]),
	.ibar(gnd),
	.o(\DRAM_DQ[11]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[11]~input .bus_hold = "false";
defparam \DRAM_DQ[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X27_Y35_N26
cycloneive_lcell_comb \u6|mDATAOUT[11]~feeder (
// Equation(s):
// \u6|mDATAOUT[11]~feeder_combout  = \DRAM_DQ[11]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DRAM_DQ[11]~input_o ),
	.cin(gnd),
	.combout(\u6|mDATAOUT[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|mDATAOUT[11]~feeder .lut_mask = 16'hFF00;
defparam \u6|mDATAOUT[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y35_N27
dffeas \u6|mDATAOUT[11] (
	.clk(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u6|mDATAOUT[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|mDATAOUT [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|mDATAOUT[11] .is_wysiwyg = "true";
defparam \u6|mDATAOUT[11] .power_up = "low";
// synopsys translate_on

// Location: M9K_X37_Y41_N0
cycloneive_ram_block \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 (
	.portawe(\u6|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\u6|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\CCD_MCLK~clkctrl_outclk ),
	.ena0(\u6|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.ena1(\u6|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\u2|oRST_0~clkctrl_outclk ),
	.portadatain({\u6|mDATAOUT [14],\u6|mDATAOUT [13],\u6|mDATAOUT [12],\u6|mDATAOUT [11],\u6|mDATAOUT [10],\u6|mDATAOUT [5],\u6|mDATAOUT [4],\u6|mDATAOUT [3],\u6|mDATAOUT [2]}),
	.portaaddr({\u6|read_fifo1|dcfifo_component|auto_generated|ram_address_a[9]~0_combout ,\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [8],\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [7],\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [6],
\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [5],\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [4],\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [3],\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [2],
\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [1],\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr({\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,
\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,
\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .clk0_core_clock_enable = "ena0";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .clk1_output_clock_enable = "ena1";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .data_interleave_offset_in_bits = 1;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .data_interleave_width_in_bits = 1;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .logical_ram_name = "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|ALTSYNCRAM";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .mixed_port_feed_through_mode = "dont_care";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .operation_mode = "dual_port";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_address_clear = "none";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_address_width = 10;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_byte_enable_clock = "none";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_data_out_clear = "none";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_data_out_clock = "none";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_data_width = 9;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_first_address = 0;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_first_bit_number = 2;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_last_address = 1023;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_logical_ram_depth = 1024;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_logical_ram_width = 16;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_address_clear = "clear1";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_address_clock = "clock1";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_address_width = 10;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_data_out_clear = "clear1";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_data_out_clock = "clock1";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_data_width = 9;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_first_address = 0;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_first_bit_number = 2;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_last_address = 1023;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_logical_ram_depth = 1024;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_logical_ram_width = 16;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_read_enable_clock = "clock1";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X36_Y53_N28
cycloneive_lcell_comb \u1|oVGA_G[3]~3 (
// Equation(s):
// \u1|oVGA_G[3]~3_combout  = (\u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [10] & (!\u1|LessThan4~2_combout  & (\u1|LessThan5~0_combout  & \u1|oVGA_R~0_combout )))

	.dataa(\u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [10]),
	.datab(\u1|LessThan4~2_combout ),
	.datac(\u1|LessThan5~0_combout ),
	.datad(\u1|oVGA_R~0_combout ),
	.cin(gnd),
	.combout(\u1|oVGA_G[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|oVGA_G[3]~3 .lut_mask = 16'h2000;
defparam \u1|oVGA_G[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y53_N30
cycloneive_lcell_comb \u1|oVGA_G[4]~4 (
// Equation(s):
// \u1|oVGA_G[4]~4_combout  = (\u1|oVGA_R~0_combout  & (!\u1|LessThan4~2_combout  & (\u1|LessThan5~0_combout  & \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [11])))

	.dataa(\u1|oVGA_R~0_combout ),
	.datab(\u1|LessThan4~2_combout ),
	.datac(\u1|LessThan5~0_combout ),
	.datad(\u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [11]),
	.cin(gnd),
	.combout(\u1|oVGA_G[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|oVGA_G[4]~4 .lut_mask = 16'h2000;
defparam \u1|oVGA_G[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y53_N0
cycloneive_lcell_comb \u1|oVGA_G[5]~5 (
// Equation(s):
// \u1|oVGA_G[5]~5_combout  = (\u1|oVGA_R~0_combout  & (\u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [12] & (\u1|LessThan5~0_combout  & !\u1|LessThan4~2_combout )))

	.dataa(\u1|oVGA_R~0_combout ),
	.datab(\u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [12]),
	.datac(\u1|LessThan5~0_combout ),
	.datad(\u1|LessThan4~2_combout ),
	.cin(gnd),
	.combout(\u1|oVGA_G[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|oVGA_G[5]~5 .lut_mask = 16'h0080;
defparam \u1|oVGA_G[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y53_N2
cycloneive_lcell_comb \u1|oVGA_G[6]~6 (
// Equation(s):
// \u1|oVGA_G[6]~6_combout  = (\u1|oVGA_R~0_combout  & (\u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [13] & (\u1|LessThan5~0_combout  & !\u1|LessThan4~2_combout )))

	.dataa(\u1|oVGA_R~0_combout ),
	.datab(\u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [13]),
	.datac(\u1|LessThan5~0_combout ),
	.datad(\u1|LessThan4~2_combout ),
	.cin(gnd),
	.combout(\u1|oVGA_G[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|oVGA_G[6]~6 .lut_mask = 16'h0080;
defparam \u1|oVGA_G[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y53_N8
cycloneive_lcell_comb \u1|oVGA_G[7]~7 (
// Equation(s):
// \u1|oVGA_G[7]~7_combout  = (\u1|oVGA_R~0_combout  & (\u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [14] & (\u1|LessThan5~0_combout  & !\u1|LessThan4~2_combout )))

	.dataa(\u1|oVGA_R~0_combout ),
	.datab(\u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [14]),
	.datac(\u1|LessThan5~0_combout ),
	.datad(\u1|LessThan4~2_combout ),
	.cin(gnd),
	.combout(\u1|oVGA_G[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|oVGA_G[7]~7 .lut_mask = 16'h0080;
defparam \u1|oVGA_G[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y54_N10
cycloneive_lcell_comb \u1|oVGA_B[0]~0 (
// Equation(s):
// \u1|oVGA_B[0]~0_combout  = (!\u1|LessThan4~2_combout  & (\u1|LessThan5~0_combout  & (\u1|oVGA_R~0_combout  & \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [2])))

	.dataa(\u1|LessThan4~2_combout ),
	.datab(\u1|LessThan5~0_combout ),
	.datac(\u1|oVGA_R~0_combout ),
	.datad(\u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [2]),
	.cin(gnd),
	.combout(\u1|oVGA_B[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|oVGA_B[0]~0 .lut_mask = 16'h4000;
defparam \u1|oVGA_B[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y54_N0
cycloneive_lcell_comb \u1|oVGA_B[1]~1 (
// Equation(s):
// \u1|oVGA_B[1]~1_combout  = (\u1|oVGA_R~0_combout  & (\u1|LessThan5~0_combout  & (\u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [3] & !\u1|LessThan4~2_combout )))

	.dataa(\u1|oVGA_R~0_combout ),
	.datab(\u1|LessThan5~0_combout ),
	.datac(\u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [3]),
	.datad(\u1|LessThan4~2_combout ),
	.cin(gnd),
	.combout(\u1|oVGA_B[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|oVGA_B[1]~1 .lut_mask = 16'h0080;
defparam \u1|oVGA_B[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y53_N14
cycloneive_lcell_comb \u1|oVGA_B[2]~2 (
// Equation(s):
// \u1|oVGA_B[2]~2_combout  = (\u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [4] & (!\u1|LessThan4~2_combout  & (\u1|LessThan5~0_combout  & \u1|oVGA_R~0_combout )))

	.dataa(\u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [4]),
	.datab(\u1|LessThan4~2_combout ),
	.datac(\u1|LessThan5~0_combout ),
	.datad(\u1|oVGA_R~0_combout ),
	.cin(gnd),
	.combout(\u1|oVGA_B[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|oVGA_B[2]~2 .lut_mask = 16'h2000;
defparam \u1|oVGA_B[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y53_N20
cycloneive_lcell_comb \u1|oVGA_B[3]~3 (
// Equation(s):
// \u1|oVGA_B[3]~3_combout  = (\u1|oVGA_R~0_combout  & (\u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [5] & (\u1|LessThan5~0_combout  & !\u1|LessThan4~2_combout )))

	.dataa(\u1|oVGA_R~0_combout ),
	.datab(\u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [5]),
	.datac(\u1|LessThan5~0_combout ),
	.datad(\u1|LessThan4~2_combout ),
	.cin(gnd),
	.combout(\u1|oVGA_B[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|oVGA_B[3]~3 .lut_mask = 16'h0080;
defparam \u1|oVGA_B[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y42_N0
cycloneive_ram_block \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 (
	.portawe(\u6|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\u6|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\CCD_MCLK~clkctrl_outclk ),
	.ena0(\u6|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.ena1(\u6|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\u2|oRST_0~clkctrl_outclk ),
	.portadatain({gnd,gnd,gnd,gnd,gnd,\u6|mDATAOUT [9],\u6|mDATAOUT [8],\u6|mDATAOUT [7],\u6|mDATAOUT [6]}),
	.portaaddr({\u6|read_fifo1|dcfifo_component|auto_generated|ram_address_a[9]~0_combout ,\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [8],\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [7],\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [6],
\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [5],\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [4],\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [3],\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [2],
\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [1],\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr({\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,
\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,
\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .clk0_core_clock_enable = "ena0";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .clk1_output_clock_enable = "ena1";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .data_interleave_offset_in_bits = 1;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .data_interleave_width_in_bits = 1;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .logical_ram_name = "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|ALTSYNCRAM";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .mixed_port_feed_through_mode = "dont_care";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .operation_mode = "dual_port";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_a_address_clear = "none";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_a_address_width = 10;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_a_byte_enable_clock = "none";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_a_data_out_clear = "none";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_a_data_out_clock = "none";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_a_data_width = 9;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_a_first_address = 0;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_a_first_bit_number = 6;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_a_last_address = 1023;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_a_logical_ram_depth = 1024;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_a_logical_ram_width = 16;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_address_clear = "clear1";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_address_clock = "clock1";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_address_width = 10;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_data_out_clear = "clear1";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_data_out_clock = "clock1";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_data_width = 9;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_first_address = 0;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_first_bit_number = 6;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_last_address = 1023;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_logical_ram_depth = 1024;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_logical_ram_width = 16;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_read_enable_clock = "clock1";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X38_Y54_N26
cycloneive_lcell_comb \u1|oVGA_B[4]~4 (
// Equation(s):
// \u1|oVGA_B[4]~4_combout  = (\u1|oVGA_R~0_combout  & (\u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [6] & (\u1|LessThan5~0_combout  & !\u1|LessThan4~2_combout )))

	.dataa(\u1|oVGA_R~0_combout ),
	.datab(\u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [6]),
	.datac(\u1|LessThan5~0_combout ),
	.datad(\u1|LessThan4~2_combout ),
	.cin(gnd),
	.combout(\u1|oVGA_B[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|oVGA_B[4]~4 .lut_mask = 16'h0080;
defparam \u1|oVGA_B[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y54_N12
cycloneive_lcell_comb \u1|oVGA_B[5]~5 (
// Equation(s):
// \u1|oVGA_B[5]~5_combout  = (\u1|oVGA_R~0_combout  & (\u1|LessThan5~0_combout  & (\u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [7] & !\u1|LessThan4~2_combout )))

	.dataa(\u1|oVGA_R~0_combout ),
	.datab(\u1|LessThan5~0_combout ),
	.datac(\u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [7]),
	.datad(\u1|LessThan4~2_combout ),
	.cin(gnd),
	.combout(\u1|oVGA_B[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|oVGA_B[5]~5 .lut_mask = 16'h0080;
defparam \u1|oVGA_B[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y53_N6
cycloneive_lcell_comb \u1|oVGA_B[6]~6 (
// Equation(s):
// \u1|oVGA_B[6]~6_combout  = (\u1|oVGA_R~0_combout  & (\u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [8] & (\u1|LessThan5~0_combout  & !\u1|LessThan4~2_combout )))

	.dataa(\u1|oVGA_R~0_combout ),
	.datab(\u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [8]),
	.datac(\u1|LessThan5~0_combout ),
	.datad(\u1|LessThan4~2_combout ),
	.cin(gnd),
	.combout(\u1|oVGA_B[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|oVGA_B[6]~6 .lut_mask = 16'h0080;
defparam \u1|oVGA_B[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y54_N22
cycloneive_lcell_comb \u1|oVGA_B[7]~7 (
// Equation(s):
// \u1|oVGA_B[7]~7_combout  = (\u1|oVGA_R~0_combout  & (\u1|LessThan5~0_combout  & (\u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [9] & !\u1|LessThan4~2_combout )))

	.dataa(\u1|oVGA_R~0_combout ),
	.datab(\u1|LessThan5~0_combout ),
	.datac(\u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [9]),
	.datad(\u1|LessThan4~2_combout ),
	.cin(gnd),
	.combout(\u1|oVGA_B[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|oVGA_B[7]~7 .lut_mask = 16'h0080;
defparam \u1|oVGA_B[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N8
cycloneive_io_ibuf \CLOCK_27~input (
	.i(CLOCK_27),
	.ibar(gnd),
	.o(\CLOCK_27~input_o ));
// synopsys translate_off
defparam \CLOCK_27~input .bus_hold = "false";
defparam \CLOCK_27~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y73_N1
cycloneive_io_ibuf \OTG_INT~input (
	.i(OTG_INT),
	.ibar(gnd),
	.o(\OTG_INT~input_o ));
// synopsys translate_off
defparam \OTG_INT~input .bus_hold = "false";
defparam \OTG_INT~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y50_N15
cycloneive_io_ibuf \OTG_DATA[0]~input (
	.i(OTG_DATA[0]),
	.ibar(gnd),
	.o(\OTG_DATA[0]~input_o ));
// synopsys translate_off
defparam \OTG_DATA[0]~input .bus_hold = "false";
defparam \OTG_DATA[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y53_N1
cycloneive_io_ibuf \OTG_DATA[1]~input (
	.i(OTG_DATA[1]),
	.ibar(gnd),
	.o(\OTG_DATA[1]~input_o ));
// synopsys translate_off
defparam \OTG_DATA[1]~input .bus_hold = "false";
defparam \OTG_DATA[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y50_N22
cycloneive_io_ibuf \OTG_DATA[2]~input (
	.i(OTG_DATA[2]),
	.ibar(gnd),
	.o(\OTG_DATA[2]~input_o ));
// synopsys translate_off
defparam \OTG_DATA[2]~input .bus_hold = "false";
defparam \OTG_DATA[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y53_N8
cycloneive_io_ibuf \OTG_DATA[3]~input (
	.i(OTG_DATA[3]),
	.ibar(gnd),
	.o(\OTG_DATA[3]~input_o ));
// synopsys translate_off
defparam \OTG_DATA[3]~input .bus_hold = "false";
defparam \OTG_DATA[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y57_N15
cycloneive_io_ibuf \OTG_DATA[4]~input (
	.i(OTG_DATA[4]),
	.ibar(gnd),
	.o(\OTG_DATA[4]~input_o ));
// synopsys translate_off
defparam \OTG_DATA[4]~input .bus_hold = "false";
defparam \OTG_DATA[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y57_N22
cycloneive_io_ibuf \OTG_DATA[5]~input (
	.i(OTG_DATA[5]),
	.ibar(gnd),
	.o(\OTG_DATA[5]~input_o ));
// synopsys translate_off
defparam \OTG_DATA[5]~input .bus_hold = "false";
defparam \OTG_DATA[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y49_N1
cycloneive_io_ibuf \OTG_DATA[6]~input (
	.i(OTG_DATA[6]),
	.ibar(gnd),
	.o(\OTG_DATA[6]~input_o ));
// synopsys translate_off
defparam \OTG_DATA[6]~input .bus_hold = "false";
defparam \OTG_DATA[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y64_N1
cycloneive_io_ibuf \OTG_DATA[7]~input (
	.i(OTG_DATA[7]),
	.ibar(gnd),
	.o(\OTG_DATA[7]~input_o ));
// synopsys translate_off
defparam \OTG_DATA[7]~input .bus_hold = "false";
defparam \OTG_DATA[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y62_N22
cycloneive_io_ibuf \OTG_DATA[8]~input (
	.i(OTG_DATA[8]),
	.ibar(gnd),
	.o(\OTG_DATA[8]~input_o ));
// synopsys translate_off
defparam \OTG_DATA[8]~input .bus_hold = "false";
defparam \OTG_DATA[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y62_N15
cycloneive_io_ibuf \OTG_DATA[9]~input (
	.i(OTG_DATA[9]),
	.ibar(gnd),
	.o(\OTG_DATA[9]~input_o ));
// synopsys translate_off
defparam \OTG_DATA[9]~input .bus_hold = "false";
defparam \OTG_DATA[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y55_N15
cycloneive_io_ibuf \OTG_DATA[10]~input (
	.i(OTG_DATA[10]),
	.ibar(gnd),
	.o(\OTG_DATA[10]~input_o ));
// synopsys translate_off
defparam \OTG_DATA[10]~input .bus_hold = "false";
defparam \OTG_DATA[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y55_N8
cycloneive_io_ibuf \OTG_DATA[11]~input (
	.i(OTG_DATA[11]),
	.ibar(gnd),
	.o(\OTG_DATA[11]~input_o ));
// synopsys translate_off
defparam \OTG_DATA[11]~input .bus_hold = "false";
defparam \OTG_DATA[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y63_N22
cycloneive_io_ibuf \OTG_DATA[12]~input (
	.i(OTG_DATA[12]),
	.ibar(gnd),
	.o(\OTG_DATA[12]~input_o ));
// synopsys translate_off
defparam \OTG_DATA[12]~input .bus_hold = "false";
defparam \OTG_DATA[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y59_N15
cycloneive_io_ibuf \OTG_DATA[13]~input (
	.i(OTG_DATA[13]),
	.ibar(gnd),
	.o(\OTG_DATA[13]~input_o ));
// synopsys translate_off
defparam \OTG_DATA[13]~input .bus_hold = "false";
defparam \OTG_DATA[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y66_N22
cycloneive_io_ibuf \OTG_DATA[14]~input (
	.i(OTG_DATA[14]),
	.ibar(gnd),
	.o(\OTG_DATA[14]~input_o ));
// synopsys translate_off
defparam \OTG_DATA[14]~input .bus_hold = "false";
defparam \OTG_DATA[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y63_N15
cycloneive_io_ibuf \OTG_DATA[15]~input (
	.i(OTG_DATA[15]),
	.ibar(gnd),
	.o(\OTG_DATA[15]~input_o ));
// synopsys translate_off
defparam \OTG_DATA[15]~input .bus_hold = "false";
defparam \OTG_DATA[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X83_Y0_N1
cycloneive_io_ibuf \GPIO_1[16]~input (
	.i(GPIO_1[16]),
	.ibar(gnd),
	.o(\GPIO_1[16]~input_o ));
// synopsys translate_off
defparam \GPIO_1[16]~input .bus_hold = "false";
defparam \GPIO_1[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X109_Y0_N1
cycloneive_io_ibuf \GPIO_1[17]~input (
	.i(GPIO_1[17]),
	.ibar(gnd),
	.o(\GPIO_1[17]~input_o ));
// synopsys translate_off
defparam \GPIO_1[17]~input .bus_hold = "false";
defparam \GPIO_1[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X96_Y0_N8
cycloneive_io_ibuf \GPIO_1[18]~input (
	.i(GPIO_1[18]),
	.ibar(gnd),
	.o(\GPIO_1[18]~input_o ));
// synopsys translate_off
defparam \GPIO_1[18]~input .bus_hold = "false";
defparam \GPIO_1[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X87_Y0_N22
cycloneive_io_ibuf \GPIO_1[19]~input (
	.i(GPIO_1[19]),
	.ibar(gnd),
	.o(\GPIO_1[19]~input_o ));
// synopsys translate_off
defparam \GPIO_1[19]~input .bus_hold = "false";
defparam \GPIO_1[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X96_Y0_N1
cycloneive_io_ibuf \GPIO_1[20]~input (
	.i(GPIO_1[20]),
	.ibar(gnd),
	.o(\GPIO_1[20]~input_o ));
// synopsys translate_off
defparam \GPIO_1[20]~input .bus_hold = "false";
defparam \GPIO_1[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X111_Y0_N8
cycloneive_io_ibuf \GPIO_1[21]~input (
	.i(GPIO_1[21]),
	.ibar(gnd),
	.o(\GPIO_1[21]~input_o ));
// synopsys translate_off
defparam \GPIO_1[21]~input .bus_hold = "false";
defparam \GPIO_1[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X91_Y0_N22
cycloneive_io_ibuf \GPIO_1[22]~input (
	.i(GPIO_1[22]),
	.ibar(gnd),
	.o(\GPIO_1[22]~input_o ));
// synopsys translate_off
defparam \GPIO_1[22]~input .bus_hold = "false";
defparam \GPIO_1[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X100_Y0_N22
cycloneive_io_ibuf \GPIO_1[23]~input (
	.i(GPIO_1[23]),
	.ibar(gnd),
	.o(\GPIO_1[23]~input_o ));
// synopsys translate_off
defparam \GPIO_1[23]~input .bus_hold = "false";
defparam \GPIO_1[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X91_Y0_N15
cycloneive_io_ibuf \GPIO_1[24]~input (
	.i(GPIO_1[24]),
	.ibar(gnd),
	.o(\GPIO_1[24]~input_o ));
// synopsys translate_off
defparam \GPIO_1[24]~input .bus_hold = "false";
defparam \GPIO_1[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y0_N8
cycloneive_io_ibuf \GPIO_1[25]~input (
	.i(GPIO_1[25]),
	.ibar(gnd),
	.o(\GPIO_1[25]~input_o ));
// synopsys translate_off
defparam \GPIO_1[25]~input .bus_hold = "false";
defparam \GPIO_1[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X79_Y0_N8
cycloneive_io_ibuf \GPIO_1[26]~input (
	.i(GPIO_1[26]),
	.ibar(gnd),
	.o(\GPIO_1[26]~input_o ));
// synopsys translate_off
defparam \GPIO_1[26]~input .bus_hold = "false";
defparam \GPIO_1[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X100_Y0_N15
cycloneive_io_ibuf \GPIO_1[27]~input (
	.i(GPIO_1[27]),
	.ibar(gnd),
	.o(\GPIO_1[27]~input_o ));
// synopsys translate_off
defparam \GPIO_1[27]~input .bus_hold = "false";
defparam \GPIO_1[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X79_Y0_N1
cycloneive_io_ibuf \GPIO_1[28]~input (
	.i(GPIO_1[28]),
	.ibar(gnd),
	.o(\GPIO_1[28]~input_o ));
// synopsys translate_off
defparam \GPIO_1[28]~input .bus_hold = "false";
defparam \GPIO_1[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y0_N1
cycloneive_io_ibuf \GPIO_1[29]~input (
	.i(GPIO_1[29]),
	.ibar(gnd),
	.o(\GPIO_1[29]~input_o ));
// synopsys translate_off
defparam \GPIO_1[29]~input .bus_hold = "false";
defparam \GPIO_1[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X85_Y0_N22
cycloneive_io_ibuf \GPIO_1[30]~input (
	.i(GPIO_1[30]),
	.ibar(gnd),
	.o(\GPIO_1[30]~input_o ));
// synopsys translate_off
defparam \GPIO_1[30]~input .bus_hold = "false";
defparam \GPIO_1[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X81_Y0_N22
cycloneive_io_ibuf \GPIO_1[31]~input (
	.i(GPIO_1[31]),
	.ibar(gnd),
	.o(\GPIO_1[31]~input_o ));
// synopsys translate_off
defparam \GPIO_1[31]~input .bus_hold = "false";
defparam \GPIO_1[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X85_Y0_N15
cycloneive_io_ibuf \GPIO_1[32]~input (
	.i(GPIO_1[32]),
	.ibar(gnd),
	.o(\GPIO_1[32]~input_o ));
// synopsys translate_off
defparam \GPIO_1[32]~input .bus_hold = "false";
defparam \GPIO_1[32]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X113_Y0_N1
cycloneive_io_ibuf \GPIO_1[33]~input (
	.i(GPIO_1[33]),
	.ibar(gnd),
	.o(\GPIO_1[33]~input_o ));
// synopsys translate_off
defparam \GPIO_1[33]~input .bus_hold = "false";
defparam \GPIO_1[33]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X81_Y0_N15
cycloneive_io_ibuf \GPIO_1[34]~input (
	.i(GPIO_1[34]),
	.ibar(gnd),
	.o(\GPIO_1[34]~input_o ));
// synopsys translate_off
defparam \GPIO_1[34]~input .bus_hold = "false";
defparam \GPIO_1[34]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X113_Y0_N8
cycloneive_io_ibuf \GPIO_1[35]~input (
	.i(GPIO_1[35]),
	.ibar(gnd),
	.o(\GPIO_1[35]~input_o ));
// synopsys translate_off
defparam \GPIO_1[35]~input .bus_hold = "false";
defparam \GPIO_1[35]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y13_N1
cycloneive_io_ibuf \DRAM_DQ[0]~input (
	.i(DRAM_DQ[0]),
	.ibar(gnd),
	.o(\DRAM_DQ[0]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[0]~input .bus_hold = "false";
defparam \DRAM_DQ[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y26_N15
cycloneive_io_ibuf \DRAM_DQ[1]~input (
	.i(DRAM_DQ[1]),
	.ibar(gnd),
	.o(\DRAM_DQ[1]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[1]~input .bus_hold = "false";
defparam \DRAM_DQ[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y24_N22
cycloneive_io_ibuf \DRAM_DQ[15]~input (
	.i(DRAM_DQ[15]),
	.ibar(gnd),
	.o(\DRAM_DQ[15]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[15]~input .bus_hold = "false";
defparam \DRAM_DQ[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y73_N22
cycloneive_io_ibuf \I2C_SDAT~input (
	.i(I2C_SDAT),
	.ibar(gnd),
	.o(\I2C_SDAT~input_o ));
// synopsys translate_off
defparam \I2C_SDAT~input .bus_hold = "false";
defparam \I2C_SDAT~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X65_Y0_N15
cycloneive_io_ibuf \GPIO_1[11]~input (
	.i(GPIO_1[11]),
	.ibar(gnd),
	.o(\GPIO_1[11]~input_o ));
// synopsys translate_off
defparam \GPIO_1[11]~input .bus_hold = "false";
defparam \GPIO_1[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X83_Y0_N8
cycloneive_io_ibuf \GPIO_1[14]~input (
	.i(GPIO_1[14]),
	.ibar(gnd),
	.o(\GPIO_1[14]~input_o ));
// synopsys translate_off
defparam \GPIO_1[14]~input .bus_hold = "false";
defparam \GPIO_1[14]~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
