// Generated by CIRCT firtool-1.114.1
module PC(
  input         clock,
                reset,
                io_jump_en,
  input  [31:0] io_jump_addr,
  output [31:0] io_pc
);

  reg [31:0] pc_reg;
  always @(posedge clock) begin
    if (reset)
      pc_reg <= 32'h80000000;
    else
      pc_reg <= io_jump_en ? io_jump_addr : pc_reg + 32'h4;
  end // always @(posedge)
  assign io_pc = pc_reg;
endmodule

