0.7
2020.2
Jun 10 2021
20:04:57
D:/sanggong/verilog/FPGA/src/03.btn_debounce/03.btn_debounce.sim/sim_1/behav/xsim/glbl.v,1623370582,verilog,,,,glbl,,,,,,,,
D:/sanggong/verilog/FPGA/src/03.btn_debounce/03.btn_debounce.srcs/sim_1/new/tb_my_btn_debounce.v,1751456705,verilog,,,,tb_my_btn_debounce,,,,,,,,
D:/sanggong/verilog/FPGA/src/03.btn_debounce/03.btn_debounce.srcs/sources_1/new/my_btn_debounce.v,1751456590,verilog,,D:/sanggong/verilog/FPGA/src/03.btn_debounce/03.btn_debounce.srcs/sources_1/new/tick_generator.v,,my_btn_debounce,,,,,,,,
D:/sanggong/verilog/FPGA/src/03.btn_debounce/03.btn_debounce.srcs/sources_1/new/tick_generator.v,1751457911,verilog,,D:/sanggong/verilog/FPGA/src/03.btn_debounce/03.btn_debounce.srcs/sim_1/new/tb_my_btn_debounce.v,,tick_generator,,,,,,,,
