Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2.2 (lin64) Build 3118627 Tue Feb  9 05:13:49 MST 2021
| Date         : Fri Mar 11 17:43:28 2022
| Host         : SnowLion7520 running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file zturn_wrapper_timing_summary_routed.rpt -pb zturn_wrapper_timing_summary_routed.pb -rpx zturn_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : zturn_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.717      -11.659                     40                17265        0.020        0.000                      0                17265        2.353        0.000                       0                  8648  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_fpga_0  {0.000 3.333}        6.666           150.015         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -0.717      -11.659                     40                17265        0.020        0.000                      0                17265        2.353        0.000                       0                  8648  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           40  Failing Endpoints,  Worst Slack       -0.717ns,  Total Violation      -11.659ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.353ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.717ns  (required time - arrival time)
  Source:                 zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_0 rise@6.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.279ns  (logic 4.669ns (64.142%)  route 2.610ns (35.858%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=1 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.823ns = ( 9.489 - 6.666 ) 
    Source Clock Delay      (SCD):    3.130ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zturn_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zturn_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zturn_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8653, routed)        1.836     3.130    zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/aclk
    SLICE_X33Y116        FDRE                                         r  zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y116        FDRE (Prop_fdre_C_Q)         0.456     3.586 r  zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]/Q
                         net (fo=1, routed)           0.574     4.160    zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/part_norm_mant_ext[3]
    SLICE_X33Y114        LUT3 (Prop_lut3_I0_O)        0.124     4.284 r  zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_3/O
                         net (fo=1, routed)           0.339     4.623    zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/i_no_versal_es1_workaround.DSP
    SLICE_X34Y115        CARRY4 (Prop_carry4_CYINIT_CO[0])
                                                      0.561     5.184 r  zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[0]
                         net (fo=1, routed)           0.381     5.565    zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/B[0]
    DSP48_X2Y46          DSP48E1 (Prop_dsp48e1_B[1]_P[47])
                                                      2.300     7.865 r  zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[47]
                         net (fo=7, routed)           0.768     8.633    zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/P[0]
    SLICE_X33Y117        LUT3 (Prop_lut3_I1_O)        0.124     8.757 r  zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/RESULT_REG.NORMAL.exp_op[3]_i_7/O
                         net (fo=1, routed)           0.548     9.305    zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]
    SLICE_X35Y116        LUT5 (Prop_lut5_I3_O)        0.124     9.429 r  zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[3]_i_6/O
                         net (fo=1, routed)           0.000     9.429    zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[3]_i_6_n_0
    SLICE_X35Y116        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.961 r  zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.961    zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]_i_1_n_0
    SLICE_X35Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.075 r  zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.075    zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[7]_i_1_n_0
    SLICE_X35Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.409 r  zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[10]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.409    zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/exp_pre_op[9]
    SLICE_X35Y118        FDRE                                         r  zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  zturn_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.754    zturn_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.845 r  zturn_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8653, routed)        1.644     9.489    zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/aclk
    SLICE_X35Y118        FDRE                                         r  zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[9]/C
                         clock pessimism              0.247     9.736    
                         clock uncertainty           -0.106     9.630    
    SLICE_X35Y118        FDRE (Setup_fdre_C_D)        0.062     9.692    zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[9]
  -------------------------------------------------------------------
                         required time                          9.692    
                         arrival time                         -10.409    
  -------------------------------------------------------------------
                         slack                                 -0.717    

Slack (VIOLATED) :        -0.622ns  (required time - arrival time)
  Source:                 zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_0 rise@6.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.184ns  (logic 4.574ns (63.668%)  route 2.610ns (36.332%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=1 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.823ns = ( 9.489 - 6.666 ) 
    Source Clock Delay      (SCD):    3.130ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zturn_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zturn_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zturn_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8653, routed)        1.836     3.130    zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/aclk
    SLICE_X33Y116        FDRE                                         r  zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y116        FDRE (Prop_fdre_C_Q)         0.456     3.586 r  zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]/Q
                         net (fo=1, routed)           0.574     4.160    zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/part_norm_mant_ext[3]
    SLICE_X33Y114        LUT3 (Prop_lut3_I0_O)        0.124     4.284 r  zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_3/O
                         net (fo=1, routed)           0.339     4.623    zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/i_no_versal_es1_workaround.DSP
    SLICE_X34Y115        CARRY4 (Prop_carry4_CYINIT_CO[0])
                                                      0.561     5.184 r  zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[0]
                         net (fo=1, routed)           0.381     5.565    zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/B[0]
    DSP48_X2Y46          DSP48E1 (Prop_dsp48e1_B[1]_P[47])
                                                      2.300     7.865 r  zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[47]
                         net (fo=7, routed)           0.768     8.633    zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/P[0]
    SLICE_X33Y117        LUT3 (Prop_lut3_I1_O)        0.124     8.757 r  zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/RESULT_REG.NORMAL.exp_op[3]_i_7/O
                         net (fo=1, routed)           0.548     9.305    zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]
    SLICE_X35Y116        LUT5 (Prop_lut5_I3_O)        0.124     9.429 r  zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[3]_i_6/O
                         net (fo=1, routed)           0.000     9.429    zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[3]_i_6_n_0
    SLICE_X35Y116        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.961 r  zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.961    zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]_i_1_n_0
    SLICE_X35Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.075 r  zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.075    zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[7]_i_1_n_0
    SLICE_X35Y118        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.314 r  zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[10]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.314    zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/exp_pre_op[10]
    SLICE_X35Y118        FDRE                                         r  zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  zturn_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.754    zturn_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.845 r  zturn_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8653, routed)        1.644     9.489    zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/aclk
    SLICE_X35Y118        FDRE                                         r  zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[10]/C
                         clock pessimism              0.247     9.736    
                         clock uncertainty           -0.106     9.630    
    SLICE_X35Y118        FDRE (Setup_fdre_C_D)        0.062     9.692    zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[10]
  -------------------------------------------------------------------
                         required time                          9.692    
                         arrival time                         -10.314    
  -------------------------------------------------------------------
                         slack                                 -0.622    

Slack (VIOLATED) :        -0.606ns  (required time - arrival time)
  Source:                 zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_0 rise@6.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.168ns  (logic 4.558ns (63.587%)  route 2.610ns (36.413%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=1 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.823ns = ( 9.489 - 6.666 ) 
    Source Clock Delay      (SCD):    3.130ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zturn_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zturn_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zturn_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8653, routed)        1.836     3.130    zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/aclk
    SLICE_X33Y116        FDRE                                         r  zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y116        FDRE (Prop_fdre_C_Q)         0.456     3.586 r  zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]/Q
                         net (fo=1, routed)           0.574     4.160    zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/part_norm_mant_ext[3]
    SLICE_X33Y114        LUT3 (Prop_lut3_I0_O)        0.124     4.284 r  zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_3/O
                         net (fo=1, routed)           0.339     4.623    zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/i_no_versal_es1_workaround.DSP
    SLICE_X34Y115        CARRY4 (Prop_carry4_CYINIT_CO[0])
                                                      0.561     5.184 r  zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[0]
                         net (fo=1, routed)           0.381     5.565    zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/B[0]
    DSP48_X2Y46          DSP48E1 (Prop_dsp48e1_B[1]_P[47])
                                                      2.300     7.865 r  zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[47]
                         net (fo=7, routed)           0.768     8.633    zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/P[0]
    SLICE_X33Y117        LUT3 (Prop_lut3_I1_O)        0.124     8.757 r  zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/RESULT_REG.NORMAL.exp_op[3]_i_7/O
                         net (fo=1, routed)           0.548     9.305    zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]
    SLICE_X35Y116        LUT5 (Prop_lut5_I3_O)        0.124     9.429 r  zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[3]_i_6/O
                         net (fo=1, routed)           0.000     9.429    zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[3]_i_6_n_0
    SLICE_X35Y116        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.961 r  zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.961    zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]_i_1_n_0
    SLICE_X35Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.075 r  zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.075    zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[7]_i_1_n_0
    SLICE_X35Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.298 r  zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[10]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.298    zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/exp_pre_op[8]
    SLICE_X35Y118        FDRE                                         r  zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  zturn_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.754    zturn_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.845 r  zturn_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8653, routed)        1.644     9.489    zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/aclk
    SLICE_X35Y118        FDRE                                         r  zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[8]/C
                         clock pessimism              0.247     9.736    
                         clock uncertainty           -0.106     9.630    
    SLICE_X35Y118        FDRE (Setup_fdre_C_D)        0.062     9.692    zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[8]
  -------------------------------------------------------------------
                         required time                          9.692    
                         arrival time                         -10.298    
  -------------------------------------------------------------------
                         slack                                 -0.606    

Slack (VIOLATED) :        -0.601ns  (required time - arrival time)
  Source:                 zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_0 rise@6.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.165ns  (logic 4.555ns (63.572%)  route 2.610ns (36.428%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.825ns = ( 9.491 - 6.666 ) 
    Source Clock Delay      (SCD):    3.130ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zturn_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zturn_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zturn_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8653, routed)        1.836     3.130    zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/aclk
    SLICE_X33Y116        FDRE                                         r  zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y116        FDRE (Prop_fdre_C_Q)         0.456     3.586 r  zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]/Q
                         net (fo=1, routed)           0.574     4.160    zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/part_norm_mant_ext[3]
    SLICE_X33Y114        LUT3 (Prop_lut3_I0_O)        0.124     4.284 r  zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_3/O
                         net (fo=1, routed)           0.339     4.623    zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/i_no_versal_es1_workaround.DSP
    SLICE_X34Y115        CARRY4 (Prop_carry4_CYINIT_CO[0])
                                                      0.561     5.184 r  zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[0]
                         net (fo=1, routed)           0.381     5.565    zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/B[0]
    DSP48_X2Y46          DSP48E1 (Prop_dsp48e1_B[1]_P[47])
                                                      2.300     7.865 r  zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[47]
                         net (fo=7, routed)           0.768     8.633    zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/P[0]
    SLICE_X33Y117        LUT3 (Prop_lut3_I1_O)        0.124     8.757 r  zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/RESULT_REG.NORMAL.exp_op[3]_i_7/O
                         net (fo=1, routed)           0.548     9.305    zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]
    SLICE_X35Y116        LUT5 (Prop_lut5_I3_O)        0.124     9.429 r  zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[3]_i_6/O
                         net (fo=1, routed)           0.000     9.429    zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[3]_i_6_n_0
    SLICE_X35Y116        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.961 r  zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.961    zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]_i_1_n_0
    SLICE_X35Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.295 r  zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.295    zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/exp_pre_op[5]
    SLICE_X35Y117        FDRE                                         r  zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  zturn_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.754    zturn_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.845 r  zturn_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8653, routed)        1.646     9.491    zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/aclk
    SLICE_X35Y117        FDRE                                         r  zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[5]/C
                         clock pessimism              0.247     9.738    
                         clock uncertainty           -0.106     9.632    
    SLICE_X35Y117        FDRE (Setup_fdre_C_D)        0.062     9.694    zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[5]
  -------------------------------------------------------------------
                         required time                          9.694    
                         arrival time                         -10.295    
  -------------------------------------------------------------------
                         slack                                 -0.601    

Slack (VIOLATED) :        -0.580ns  (required time - arrival time)
  Source:                 zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_0 rise@6.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.144ns  (logic 4.534ns (63.465%)  route 2.610ns (36.535%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.825ns = ( 9.491 - 6.666 ) 
    Source Clock Delay      (SCD):    3.130ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zturn_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zturn_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zturn_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8653, routed)        1.836     3.130    zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/aclk
    SLICE_X33Y116        FDRE                                         r  zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y116        FDRE (Prop_fdre_C_Q)         0.456     3.586 r  zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]/Q
                         net (fo=1, routed)           0.574     4.160    zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/part_norm_mant_ext[3]
    SLICE_X33Y114        LUT3 (Prop_lut3_I0_O)        0.124     4.284 r  zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_3/O
                         net (fo=1, routed)           0.339     4.623    zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/i_no_versal_es1_workaround.DSP
    SLICE_X34Y115        CARRY4 (Prop_carry4_CYINIT_CO[0])
                                                      0.561     5.184 r  zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[0]
                         net (fo=1, routed)           0.381     5.565    zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/B[0]
    DSP48_X2Y46          DSP48E1 (Prop_dsp48e1_B[1]_P[47])
                                                      2.300     7.865 r  zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[47]
                         net (fo=7, routed)           0.768     8.633    zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/P[0]
    SLICE_X33Y117        LUT3 (Prop_lut3_I1_O)        0.124     8.757 r  zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/RESULT_REG.NORMAL.exp_op[3]_i_7/O
                         net (fo=1, routed)           0.548     9.305    zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]
    SLICE_X35Y116        LUT5 (Prop_lut5_I3_O)        0.124     9.429 r  zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[3]_i_6/O
                         net (fo=1, routed)           0.000     9.429    zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[3]_i_6_n_0
    SLICE_X35Y116        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.961 r  zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.961    zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]_i_1_n_0
    SLICE_X35Y117        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.274 r  zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.274    zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/exp_pre_op[7]
    SLICE_X35Y117        FDRE                                         r  zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  zturn_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.754    zturn_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.845 r  zturn_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8653, routed)        1.646     9.491    zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/aclk
    SLICE_X35Y117        FDRE                                         r  zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[7]/C
                         clock pessimism              0.247     9.738    
                         clock uncertainty           -0.106     9.632    
    SLICE_X35Y117        FDRE (Setup_fdre_C_D)        0.062     9.694    zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[7]
  -------------------------------------------------------------------
                         required time                          9.694    
                         arrival time                         -10.274    
  -------------------------------------------------------------------
                         slack                                 -0.580    

Slack (VIOLATED) :        -0.519ns  (required time - arrival time)
  Source:                 zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/tmp_4_reg_2440_pp0_iter35_reg_reg[44]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_82ns_6ns_88_5_1_U7/pnq_mul_82ns_6ns_88_5_1_Multiplier_6_U/buff1_reg/B[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_0 rise@6.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.337ns  (logic 4.075ns (64.302%)  route 2.262ns (35.698%))
  Logic Levels:           22  (CARRY4=20 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.736ns = ( 9.402 - 6.666 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zturn_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zturn_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zturn_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8653, routed)        1.670     2.964    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/ap_clk
    SLICE_X34Y49         FDRE                                         r  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/tmp_4_reg_2440_pp0_iter35_reg_reg[44]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.478     3.442 r  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/tmp_4_reg_2440_pp0_iter35_reg_reg[44]__0/Q
                         net (fo=6, routed)           0.884     4.326    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_82ns_6ns_88_5_1_U7/pnq_mul_82ns_6ns_88_5_1_Multiplier_6_U/zext_ln1146_4_fu_1173_p1[44]
    SLICE_X35Y54         LUT3 (Prop_lut3_I1_O)        0.321     4.647 r  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_82ns_6ns_88_5_1_U7/pnq_mul_82ns_6ns_88_5_1_Multiplier_6_U/buff0_reg_i_44__0/O
                         net (fo=2, routed)           0.668     5.315    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_82ns_6ns_88_5_1_U7/pnq_mul_82ns_6ns_88_5_1_Multiplier_6_U/buff0_reg_i_44__0_n_0
    SLICE_X35Y54         LUT4 (Prop_lut4_I3_O)        0.326     5.641 r  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_82ns_6ns_88_5_1_U7/pnq_mul_82ns_6ns_88_5_1_Multiplier_6_U/buff0_reg_i_48__0/O
                         net (fo=1, routed)           0.000     5.641    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_82ns_6ns_88_5_1_U7/pnq_mul_82ns_6ns_88_5_1_Multiplier_6_U/buff0_reg_i_48__0_n_0
    SLICE_X35Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.191 r  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_82ns_6ns_88_5_1_U7/pnq_mul_82ns_6ns_88_5_1_Multiplier_6_U/buff0_reg_i_8__1/CO[3]
                         net (fo=1, routed)           0.000     6.191    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_82ns_6ns_88_5_1_U7/pnq_mul_82ns_6ns_88_5_1_Multiplier_6_U/buff0_reg_i_8__1_n_0
    SLICE_X35Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.305 r  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_82ns_6ns_88_5_1_U7/pnq_mul_82ns_6ns_88_5_1_Multiplier_6_U/buff0_reg_i_7__1/CO[3]
                         net (fo=1, routed)           0.000     6.305    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_82ns_6ns_88_5_1_U7/pnq_mul_82ns_6ns_88_5_1_Multiplier_6_U/buff0_reg_i_7__1_n_0
    SLICE_X35Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.419 r  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_82ns_6ns_88_5_1_U7/pnq_mul_82ns_6ns_88_5_1_Multiplier_6_U/buff0_reg_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     6.419    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_82ns_6ns_88_5_1_U7/pnq_mul_82ns_6ns_88_5_1_Multiplier_6_U/buff0_reg_i_6__1_n_0
    SLICE_X35Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.533 r  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_82ns_6ns_88_5_1_U7/pnq_mul_82ns_6ns_88_5_1_Multiplier_6_U/buff0_reg_i_5__1/CO[3]
                         net (fo=1, routed)           0.000     6.533    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_82ns_6ns_88_5_1_U7/pnq_mul_82ns_6ns_88_5_1_Multiplier_6_U/buff0_reg_i_5__1_n_0
    SLICE_X35Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.647 r  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_82ns_6ns_88_5_1_U7/pnq_mul_82ns_6ns_88_5_1_Multiplier_6_U/buff0_reg_i_4__1/CO[3]
                         net (fo=1, routed)           0.000     6.647    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_82ns_6ns_88_5_1_U7/pnq_mul_82ns_6ns_88_5_1_Multiplier_6_U/buff0_reg_i_4__1_n_0
    SLICE_X35Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.761 r  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_82ns_6ns_88_5_1_U7/pnq_mul_82ns_6ns_88_5_1_Multiplier_6_U/tmp_product_i_4__1/CO[3]
                         net (fo=1, routed)           0.000     6.761    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_82ns_6ns_88_5_1_U7/pnq_mul_82ns_6ns_88_5_1_Multiplier_6_U/tmp_product_i_4__1_n_0
    SLICE_X35Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.875 r  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_82ns_6ns_88_5_1_U7/pnq_mul_82ns_6ns_88_5_1_Multiplier_6_U/tmp_product_i_3__1/CO[3]
                         net (fo=1, routed)           0.000     6.875    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_82ns_6ns_88_5_1_U7/pnq_mul_82ns_6ns_88_5_1_Multiplier_6_U/tmp_product_i_3__1_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.989 r  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_82ns_6ns_88_5_1_U7/pnq_mul_82ns_6ns_88_5_1_Multiplier_6_U/tmp_product_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     6.989    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_82ns_6ns_88_5_1_U7/pnq_mul_82ns_6ns_88_5_1_Multiplier_6_U/tmp_product_i_2__1_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.103 r  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_82ns_6ns_88_5_1_U7/pnq_mul_82ns_6ns_88_5_1_Multiplier_6_U/tmp_product_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     7.103    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_82ns_6ns_88_5_1_U7/pnq_mul_82ns_6ns_88_5_1_Multiplier_6_U/tmp_product_i_1__1_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.217 r  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_82ns_6ns_88_5_1_U7/pnq_mul_82ns_6ns_88_5_1_Multiplier_6_U/buff1_reg_i_4__1/CO[3]
                         net (fo=1, routed)           0.000     7.217    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_82ns_6ns_88_5_1_U7/pnq_mul_82ns_6ns_88_5_1_Multiplier_6_U/buff1_reg_i_4__1_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.331 r  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_82ns_6ns_88_5_1_U7/pnq_mul_82ns_6ns_88_5_1_Multiplier_6_U/buff1_reg_i_3__1/CO[3]
                         net (fo=1, routed)           0.000     7.331    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_82ns_6ns_88_5_1_U7/pnq_mul_82ns_6ns_88_5_1_Multiplier_6_U/buff1_reg_i_3__1_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.445 r  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_82ns_6ns_88_5_1_U7/pnq_mul_82ns_6ns_88_5_1_Multiplier_6_U/buff1_reg_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     7.445    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_82ns_6ns_88_5_1_U7/pnq_mul_82ns_6ns_88_5_1_Multiplier_6_U/buff1_reg_i_2__1_n_0
    SLICE_X35Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.559 r  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_82ns_6ns_88_5_1_U7/pnq_mul_82ns_6ns_88_5_1_Multiplier_6_U/buff1_reg_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     7.559    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_82ns_6ns_88_5_1_U7/pnq_mul_82ns_6ns_88_5_1_Multiplier_6_U/buff1_reg_i_1__1_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.673 r  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_82ns_6ns_88_5_1_U7/pnq_mul_82ns_6ns_88_5_1_Multiplier_6_U/tmp_6_reg_2466_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.673    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_82ns_6ns_88_5_1_U7/pnq_mul_82ns_6ns_88_5_1_Multiplier_6_U/tmp_6_reg_2466_reg[52]_i_1_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.787 r  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_82ns_6ns_88_5_1_U7/pnq_mul_82ns_6ns_88_5_1_Multiplier_6_U/tmp_6_reg_2466_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.787    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_82ns_6ns_88_5_1_U7/pnq_mul_82ns_6ns_88_5_1_Multiplier_6_U/tmp_6_reg_2466_reg[56]_i_1_n_0
    SLICE_X35Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.901 r  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_82ns_6ns_88_5_1_U7/pnq_mul_82ns_6ns_88_5_1_Multiplier_6_U/tmp_6_reg_2466_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.901    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_82ns_6ns_88_5_1_U7/pnq_mul_82ns_6ns_88_5_1_Multiplier_6_U/tmp_6_reg_2466_reg[60]_i_1_n_0
    SLICE_X35Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.015 r  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_82ns_6ns_88_5_1_U7/pnq_mul_82ns_6ns_88_5_1_Multiplier_6_U/tmp_6_reg_2466_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.015    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_82ns_6ns_88_5_1_U7/pnq_mul_82ns_6ns_88_5_1_Multiplier_6_U/tmp_6_reg_2466_reg[64]_i_1_n_0
    SLICE_X35Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.129 r  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_82ns_6ns_88_5_1_U7/pnq_mul_82ns_6ns_88_5_1_Multiplier_6_U/tmp_6_reg_2466_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.129    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_82ns_6ns_88_5_1_U7/pnq_mul_82ns_6ns_88_5_1_Multiplier_6_U/tmp_6_reg_2466_reg[68]_i_1_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.243 r  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_82ns_6ns_88_5_1_U7/pnq_mul_82ns_6ns_88_5_1_Multiplier_6_U/tmp_6_reg_2466_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.243    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_82ns_6ns_88_5_1_U7/pnq_mul_82ns_6ns_88_5_1_Multiplier_6_U/tmp_6_reg_2466_reg[72]_i_1_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     8.591 r  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_82ns_6ns_88_5_1_U7/pnq_mul_82ns_6ns_88_5_1_Multiplier_6_U/buff0_reg_i_3__1/O[1]
                         net (fo=4, routed)           0.711     9.301    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_82ns_6ns_88_5_1_U7/pnq_mul_82ns_6ns_88_5_1_Multiplier_6_U/ret_V_10_fu_1198_p2[77]
    DSP48_X2Y28          DSP48E1                                      r  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_82ns_6ns_88_5_1_U7/pnq_mul_82ns_6ns_88_5_1_Multiplier_6_U/buff1_reg/B[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  zturn_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.754    zturn_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.845 r  zturn_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8653, routed)        1.557     9.402    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_82ns_6ns_88_5_1_U7/pnq_mul_82ns_6ns_88_5_1_Multiplier_6_U/ap_clk
    DSP48_X2Y28          DSP48E1                                      r  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_82ns_6ns_88_5_1_U7/pnq_mul_82ns_6ns_88_5_1_Multiplier_6_U/buff1_reg/CLK
                         clock pessimism              0.115     9.517    
                         clock uncertainty           -0.106     9.411    
    DSP48_X2Y28          DSP48E1 (Setup_dsp48e1_CLK_B[1])
                                                     -0.629     8.782    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_82ns_6ns_88_5_1_U7/pnq_mul_82ns_6ns_88_5_1_Multiplier_6_U/buff1_reg
  -------------------------------------------------------------------
                         required time                          8.782    
                         arrival time                          -9.301    
  -------------------------------------------------------------------
                         slack                                 -0.519    

Slack (VIOLATED) :        -0.508ns  (required time - arrival time)
  Source:                 zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/tmp_s_reg_2408_pp0_iter29_reg_reg[37]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_87ns_6ns_93_5_1_U6/pnq_mul_87ns_6ns_93_5_1_Multiplier_5_U/buff1_reg/B[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_0 rise@6.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.344ns  (logic 4.075ns (64.233%)  route 2.269ns (35.767%))
  Logic Levels:           23  (CARRY4=21 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.748ns = ( 9.414 - 6.666 ) 
    Source Clock Delay      (SCD):    2.955ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zturn_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zturn_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zturn_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8653, routed)        1.661     2.955    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/ap_clk
    SLICE_X42Y34         FDRE                                         r  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/tmp_s_reg_2408_pp0_iter29_reg_reg[37]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y34         FDRE (Prop_fdre_C_Q)         0.478     3.433 r  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/tmp_s_reg_2408_pp0_iter29_reg_reg[37]__0/Q
                         net (fo=4, routed)           0.876     4.309    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_87ns_6ns_93_5_1_U6/pnq_mul_87ns_6ns_93_5_1_Multiplier_5_U/zext_ln1146_3_fu_1086_p1[37]
    SLICE_X36Y37         LUT3 (Prop_lut3_I1_O)        0.330     4.639 r  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_87ns_6ns_93_5_1_U6/pnq_mul_87ns_6ns_93_5_1_Multiplier_5_U/buff0_reg_i_33__0/O
                         net (fo=2, routed)           0.679     5.319    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_87ns_6ns_93_5_1_U6/pnq_mul_87ns_6ns_93_5_1_Multiplier_5_U/buff0_reg_i_33__0_n_0
    SLICE_X36Y37         LUT4 (Prop_lut4_I3_O)        0.331     5.650 r  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_87ns_6ns_93_5_1_U6/pnq_mul_87ns_6ns_93_5_1_Multiplier_5_U/buff0_reg_i_37/O
                         net (fo=1, routed)           0.000     5.650    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_87ns_6ns_93_5_1_U6/pnq_mul_87ns_6ns_93_5_1_Multiplier_5_U/buff0_reg_i_37_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.026 r  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_87ns_6ns_93_5_1_U6/pnq_mul_87ns_6ns_93_5_1_Multiplier_5_U/buff0_reg_i_7__0/CO[3]
                         net (fo=1, routed)           0.000     6.026    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_87ns_6ns_93_5_1_U6/pnq_mul_87ns_6ns_93_5_1_Multiplier_5_U/buff0_reg_i_7__0_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.143 r  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_87ns_6ns_93_5_1_U6/pnq_mul_87ns_6ns_93_5_1_Multiplier_5_U/buff0_reg_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     6.143    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_87ns_6ns_93_5_1_U6/pnq_mul_87ns_6ns_93_5_1_Multiplier_5_U/buff0_reg_i_6__0_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.260 r  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_87ns_6ns_93_5_1_U6/pnq_mul_87ns_6ns_93_5_1_Multiplier_5_U/buff0_reg_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     6.260    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_87ns_6ns_93_5_1_U6/pnq_mul_87ns_6ns_93_5_1_Multiplier_5_U/buff0_reg_i_5__0_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.377 r  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_87ns_6ns_93_5_1_U6/pnq_mul_87ns_6ns_93_5_1_Multiplier_5_U/buff0_reg_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     6.377    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_87ns_6ns_93_5_1_U6/pnq_mul_87ns_6ns_93_5_1_Multiplier_5_U/buff0_reg_i_4__0_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.494 r  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_87ns_6ns_93_5_1_U6/pnq_mul_87ns_6ns_93_5_1_Multiplier_5_U/tmp_product_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     6.494    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_87ns_6ns_93_5_1_U6/pnq_mul_87ns_6ns_93_5_1_Multiplier_5_U/tmp_product_i_5__0_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.611 r  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_87ns_6ns_93_5_1_U6/pnq_mul_87ns_6ns_93_5_1_Multiplier_5_U/tmp_product_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     6.611    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_87ns_6ns_93_5_1_U6/pnq_mul_87ns_6ns_93_5_1_Multiplier_5_U/tmp_product_i_4__0_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.728 r  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_87ns_6ns_93_5_1_U6/pnq_mul_87ns_6ns_93_5_1_Multiplier_5_U/tmp_product_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     6.728    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_87ns_6ns_93_5_1_U6/pnq_mul_87ns_6ns_93_5_1_Multiplier_5_U/tmp_product_i_3__0_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.845 r  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_87ns_6ns_93_5_1_U6/pnq_mul_87ns_6ns_93_5_1_Multiplier_5_U/tmp_product_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.845    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_87ns_6ns_93_5_1_U6/pnq_mul_87ns_6ns_93_5_1_Multiplier_5_U/tmp_product_i_2__0_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.962 r  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_87ns_6ns_93_5_1_U6/pnq_mul_87ns_6ns_93_5_1_Multiplier_5_U/tmp_product_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.962    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_87ns_6ns_93_5_1_U6/pnq_mul_87ns_6ns_93_5_1_Multiplier_5_U/tmp_product_i_1__0_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.079 r  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_87ns_6ns_93_5_1_U6/pnq_mul_87ns_6ns_93_5_1_Multiplier_5_U/buff1_reg_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     7.079    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_87ns_6ns_93_5_1_U6/pnq_mul_87ns_6ns_93_5_1_Multiplier_5_U/buff1_reg_i_4__0_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.196 r  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_87ns_6ns_93_5_1_U6/pnq_mul_87ns_6ns_93_5_1_Multiplier_5_U/buff1_reg_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     7.196    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_87ns_6ns_93_5_1_U6/pnq_mul_87ns_6ns_93_5_1_Multiplier_5_U/buff1_reg_i_3__0_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.313 r  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_87ns_6ns_93_5_1_U6/pnq_mul_87ns_6ns_93_5_1_Multiplier_5_U/buff1_reg_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.313    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_87ns_6ns_93_5_1_U6/pnq_mul_87ns_6ns_93_5_1_Multiplier_5_U/buff1_reg_i_2__0_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.430 r  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_87ns_6ns_93_5_1_U6/pnq_mul_87ns_6ns_93_5_1_Multiplier_5_U/buff1_reg_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     7.431    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_87ns_6ns_93_5_1_U6/pnq_mul_87ns_6ns_93_5_1_Multiplier_5_U/buff1_reg_i_1__0_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.548 r  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_87ns_6ns_93_5_1_U6/pnq_mul_87ns_6ns_93_5_1_Multiplier_5_U/tmp_3_reg_2434_reg[53]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.548    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_87ns_6ns_93_5_1_U6/pnq_mul_87ns_6ns_93_5_1_Multiplier_5_U/tmp_3_reg_2434_reg[53]_i_1_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.665 r  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_87ns_6ns_93_5_1_U6/pnq_mul_87ns_6ns_93_5_1_Multiplier_5_U/tmp_3_reg_2434_reg[57]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.665    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_87ns_6ns_93_5_1_U6/pnq_mul_87ns_6ns_93_5_1_Multiplier_5_U/tmp_3_reg_2434_reg[57]_i_1_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.782 r  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_87ns_6ns_93_5_1_U6/pnq_mul_87ns_6ns_93_5_1_Multiplier_5_U/tmp_3_reg_2434_reg[61]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.782    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_87ns_6ns_93_5_1_U6/pnq_mul_87ns_6ns_93_5_1_Multiplier_5_U/tmp_3_reg_2434_reg[61]_i_1_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.899 r  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_87ns_6ns_93_5_1_U6/pnq_mul_87ns_6ns_93_5_1_Multiplier_5_U/tmp_3_reg_2434_reg[65]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.899    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_87ns_6ns_93_5_1_U6/pnq_mul_87ns_6ns_93_5_1_Multiplier_5_U/tmp_3_reg_2434_reg[65]_i_1_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.016 r  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_87ns_6ns_93_5_1_U6/pnq_mul_87ns_6ns_93_5_1_Multiplier_5_U/tmp_3_reg_2434_reg[69]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.016    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_87ns_6ns_93_5_1_U6/pnq_mul_87ns_6ns_93_5_1_Multiplier_5_U/tmp_3_reg_2434_reg[69]_i_1_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.133 r  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_87ns_6ns_93_5_1_U6/pnq_mul_87ns_6ns_93_5_1_Multiplier_5_U/tmp_3_reg_2434_reg[73]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.133    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_87ns_6ns_93_5_1_U6/pnq_mul_87ns_6ns_93_5_1_Multiplier_5_U/tmp_3_reg_2434_reg[73]_i_1_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.250 r  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_87ns_6ns_93_5_1_U6/pnq_mul_87ns_6ns_93_5_1_Multiplier_5_U/tmp_3_reg_2434_reg[77]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.250    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_87ns_6ns_93_5_1_U6/pnq_mul_87ns_6ns_93_5_1_Multiplier_5_U/tmp_3_reg_2434_reg[77]_i_1_n_0
    SLICE_X36Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     8.587 r  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_87ns_6ns_93_5_1_U6/pnq_mul_87ns_6ns_93_5_1_Multiplier_5_U/buff0_reg_i_3__0/O[1]
                         net (fo=4, routed)           0.713     9.299    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_87ns_6ns_93_5_1_U6/pnq_mul_87ns_6ns_93_5_1_Multiplier_5_U/ret_V_8_fu_1111_p2[82]
    DSP48_X2Y22          DSP48E1                                      r  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_87ns_6ns_93_5_1_U6/pnq_mul_87ns_6ns_93_5_1_Multiplier_5_U/buff1_reg/B[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  zturn_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.754    zturn_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.845 r  zturn_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8653, routed)        1.569     9.414    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_87ns_6ns_93_5_1_U6/pnq_mul_87ns_6ns_93_5_1_Multiplier_5_U/ap_clk
    DSP48_X2Y22          DSP48E1                                      r  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_87ns_6ns_93_5_1_U6/pnq_mul_87ns_6ns_93_5_1_Multiplier_5_U/buff1_reg/CLK
                         clock pessimism              0.115     9.529    
                         clock uncertainty           -0.106     9.423    
    DSP48_X2Y22          DSP48E1 (Setup_dsp48e1_CLK_B[1])
                                                     -0.632     8.791    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_87ns_6ns_93_5_1_U6/pnq_mul_87ns_6ns_93_5_1_Multiplier_5_U/buff1_reg
  -------------------------------------------------------------------
                         required time                          8.791    
                         arrival time                          -9.299    
  -------------------------------------------------------------------
                         slack                                 -0.508    

Slack (VIOLATED) :        -0.506ns  (required time - arrival time)
  Source:                 zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_0 rise@6.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.070ns  (logic 4.460ns (63.082%)  route 2.610ns (36.918%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.825ns = ( 9.491 - 6.666 ) 
    Source Clock Delay      (SCD):    3.130ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zturn_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zturn_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zturn_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8653, routed)        1.836     3.130    zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/aclk
    SLICE_X33Y116        FDRE                                         r  zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y116        FDRE (Prop_fdre_C_Q)         0.456     3.586 r  zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]/Q
                         net (fo=1, routed)           0.574     4.160    zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/part_norm_mant_ext[3]
    SLICE_X33Y114        LUT3 (Prop_lut3_I0_O)        0.124     4.284 r  zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_3/O
                         net (fo=1, routed)           0.339     4.623    zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/i_no_versal_es1_workaround.DSP
    SLICE_X34Y115        CARRY4 (Prop_carry4_CYINIT_CO[0])
                                                      0.561     5.184 r  zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[0]
                         net (fo=1, routed)           0.381     5.565    zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/B[0]
    DSP48_X2Y46          DSP48E1 (Prop_dsp48e1_B[1]_P[47])
                                                      2.300     7.865 r  zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[47]
                         net (fo=7, routed)           0.768     8.633    zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/P[0]
    SLICE_X33Y117        LUT3 (Prop_lut3_I1_O)        0.124     8.757 r  zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/RESULT_REG.NORMAL.exp_op[3]_i_7/O
                         net (fo=1, routed)           0.548     9.305    zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]
    SLICE_X35Y116        LUT5 (Prop_lut5_I3_O)        0.124     9.429 r  zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[3]_i_6/O
                         net (fo=1, routed)           0.000     9.429    zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[3]_i_6_n_0
    SLICE_X35Y116        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.961 r  zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.961    zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]_i_1_n_0
    SLICE_X35Y117        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.200 r  zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.200    zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/exp_pre_op[6]
    SLICE_X35Y117        FDRE                                         r  zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  zturn_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.754    zturn_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.845 r  zturn_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8653, routed)        1.646     9.491    zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/aclk
    SLICE_X35Y117        FDRE                                         r  zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[6]/C
                         clock pessimism              0.247     9.738    
                         clock uncertainty           -0.106     9.632    
    SLICE_X35Y117        FDRE (Setup_fdre_C_D)        0.062     9.694    zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[6]
  -------------------------------------------------------------------
                         required time                          9.694    
                         arrival time                         -10.200    
  -------------------------------------------------------------------
                         slack                                 -0.506    

Slack (VIOLATED) :        -0.503ns  (required time - arrival time)
  Source:                 zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/tmp_s_reg_2408_pp0_iter29_reg_reg[37]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_87ns_6ns_93_5_1_U6/pnq_mul_87ns_6ns_93_5_1_Multiplier_5_U/buff1_reg/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_0 rise@6.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.313ns  (logic 4.034ns (63.901%)  route 2.279ns (36.099%))
  Logic Levels:           24  (CARRY4=22 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.748ns = ( 9.414 - 6.666 ) 
    Source Clock Delay      (SCD):    2.955ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zturn_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zturn_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zturn_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8653, routed)        1.661     2.955    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/ap_clk
    SLICE_X42Y34         FDRE                                         r  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/tmp_s_reg_2408_pp0_iter29_reg_reg[37]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y34         FDRE (Prop_fdre_C_Q)         0.478     3.433 r  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/tmp_s_reg_2408_pp0_iter29_reg_reg[37]__0/Q
                         net (fo=4, routed)           0.876     4.309    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_87ns_6ns_93_5_1_U6/pnq_mul_87ns_6ns_93_5_1_Multiplier_5_U/zext_ln1146_3_fu_1086_p1[37]
    SLICE_X36Y37         LUT3 (Prop_lut3_I1_O)        0.330     4.639 r  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_87ns_6ns_93_5_1_U6/pnq_mul_87ns_6ns_93_5_1_Multiplier_5_U/buff0_reg_i_33__0/O
                         net (fo=2, routed)           0.679     5.319    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_87ns_6ns_93_5_1_U6/pnq_mul_87ns_6ns_93_5_1_Multiplier_5_U/buff0_reg_i_33__0_n_0
    SLICE_X36Y37         LUT4 (Prop_lut4_I3_O)        0.331     5.650 r  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_87ns_6ns_93_5_1_U6/pnq_mul_87ns_6ns_93_5_1_Multiplier_5_U/buff0_reg_i_37/O
                         net (fo=1, routed)           0.000     5.650    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_87ns_6ns_93_5_1_U6/pnq_mul_87ns_6ns_93_5_1_Multiplier_5_U/buff0_reg_i_37_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.026 r  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_87ns_6ns_93_5_1_U6/pnq_mul_87ns_6ns_93_5_1_Multiplier_5_U/buff0_reg_i_7__0/CO[3]
                         net (fo=1, routed)           0.000     6.026    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_87ns_6ns_93_5_1_U6/pnq_mul_87ns_6ns_93_5_1_Multiplier_5_U/buff0_reg_i_7__0_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.143 r  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_87ns_6ns_93_5_1_U6/pnq_mul_87ns_6ns_93_5_1_Multiplier_5_U/buff0_reg_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     6.143    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_87ns_6ns_93_5_1_U6/pnq_mul_87ns_6ns_93_5_1_Multiplier_5_U/buff0_reg_i_6__0_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.260 r  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_87ns_6ns_93_5_1_U6/pnq_mul_87ns_6ns_93_5_1_Multiplier_5_U/buff0_reg_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     6.260    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_87ns_6ns_93_5_1_U6/pnq_mul_87ns_6ns_93_5_1_Multiplier_5_U/buff0_reg_i_5__0_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.377 r  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_87ns_6ns_93_5_1_U6/pnq_mul_87ns_6ns_93_5_1_Multiplier_5_U/buff0_reg_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     6.377    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_87ns_6ns_93_5_1_U6/pnq_mul_87ns_6ns_93_5_1_Multiplier_5_U/buff0_reg_i_4__0_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.494 r  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_87ns_6ns_93_5_1_U6/pnq_mul_87ns_6ns_93_5_1_Multiplier_5_U/tmp_product_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     6.494    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_87ns_6ns_93_5_1_U6/pnq_mul_87ns_6ns_93_5_1_Multiplier_5_U/tmp_product_i_5__0_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.611 r  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_87ns_6ns_93_5_1_U6/pnq_mul_87ns_6ns_93_5_1_Multiplier_5_U/tmp_product_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     6.611    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_87ns_6ns_93_5_1_U6/pnq_mul_87ns_6ns_93_5_1_Multiplier_5_U/tmp_product_i_4__0_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.728 r  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_87ns_6ns_93_5_1_U6/pnq_mul_87ns_6ns_93_5_1_Multiplier_5_U/tmp_product_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     6.728    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_87ns_6ns_93_5_1_U6/pnq_mul_87ns_6ns_93_5_1_Multiplier_5_U/tmp_product_i_3__0_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.845 r  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_87ns_6ns_93_5_1_U6/pnq_mul_87ns_6ns_93_5_1_Multiplier_5_U/tmp_product_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.845    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_87ns_6ns_93_5_1_U6/pnq_mul_87ns_6ns_93_5_1_Multiplier_5_U/tmp_product_i_2__0_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.962 r  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_87ns_6ns_93_5_1_U6/pnq_mul_87ns_6ns_93_5_1_Multiplier_5_U/tmp_product_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.962    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_87ns_6ns_93_5_1_U6/pnq_mul_87ns_6ns_93_5_1_Multiplier_5_U/tmp_product_i_1__0_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.079 r  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_87ns_6ns_93_5_1_U6/pnq_mul_87ns_6ns_93_5_1_Multiplier_5_U/buff1_reg_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     7.079    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_87ns_6ns_93_5_1_U6/pnq_mul_87ns_6ns_93_5_1_Multiplier_5_U/buff1_reg_i_4__0_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.196 r  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_87ns_6ns_93_5_1_U6/pnq_mul_87ns_6ns_93_5_1_Multiplier_5_U/buff1_reg_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     7.196    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_87ns_6ns_93_5_1_U6/pnq_mul_87ns_6ns_93_5_1_Multiplier_5_U/buff1_reg_i_3__0_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.313 r  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_87ns_6ns_93_5_1_U6/pnq_mul_87ns_6ns_93_5_1_Multiplier_5_U/buff1_reg_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.313    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_87ns_6ns_93_5_1_U6/pnq_mul_87ns_6ns_93_5_1_Multiplier_5_U/buff1_reg_i_2__0_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.430 r  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_87ns_6ns_93_5_1_U6/pnq_mul_87ns_6ns_93_5_1_Multiplier_5_U/buff1_reg_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     7.431    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_87ns_6ns_93_5_1_U6/pnq_mul_87ns_6ns_93_5_1_Multiplier_5_U/buff1_reg_i_1__0_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.548 r  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_87ns_6ns_93_5_1_U6/pnq_mul_87ns_6ns_93_5_1_Multiplier_5_U/tmp_3_reg_2434_reg[53]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.548    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_87ns_6ns_93_5_1_U6/pnq_mul_87ns_6ns_93_5_1_Multiplier_5_U/tmp_3_reg_2434_reg[53]_i_1_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.665 r  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_87ns_6ns_93_5_1_U6/pnq_mul_87ns_6ns_93_5_1_Multiplier_5_U/tmp_3_reg_2434_reg[57]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.665    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_87ns_6ns_93_5_1_U6/pnq_mul_87ns_6ns_93_5_1_Multiplier_5_U/tmp_3_reg_2434_reg[57]_i_1_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.782 r  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_87ns_6ns_93_5_1_U6/pnq_mul_87ns_6ns_93_5_1_Multiplier_5_U/tmp_3_reg_2434_reg[61]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.782    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_87ns_6ns_93_5_1_U6/pnq_mul_87ns_6ns_93_5_1_Multiplier_5_U/tmp_3_reg_2434_reg[61]_i_1_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.899 r  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_87ns_6ns_93_5_1_U6/pnq_mul_87ns_6ns_93_5_1_Multiplier_5_U/tmp_3_reg_2434_reg[65]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.899    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_87ns_6ns_93_5_1_U6/pnq_mul_87ns_6ns_93_5_1_Multiplier_5_U/tmp_3_reg_2434_reg[65]_i_1_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.016 r  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_87ns_6ns_93_5_1_U6/pnq_mul_87ns_6ns_93_5_1_Multiplier_5_U/tmp_3_reg_2434_reg[69]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.016    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_87ns_6ns_93_5_1_U6/pnq_mul_87ns_6ns_93_5_1_Multiplier_5_U/tmp_3_reg_2434_reg[69]_i_1_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.133 r  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_87ns_6ns_93_5_1_U6/pnq_mul_87ns_6ns_93_5_1_Multiplier_5_U/tmp_3_reg_2434_reg[73]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.133    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_87ns_6ns_93_5_1_U6/pnq_mul_87ns_6ns_93_5_1_Multiplier_5_U/tmp_3_reg_2434_reg[73]_i_1_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.250 r  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_87ns_6ns_93_5_1_U6/pnq_mul_87ns_6ns_93_5_1_Multiplier_5_U/tmp_3_reg_2434_reg[77]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.250    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_87ns_6ns_93_5_1_U6/pnq_mul_87ns_6ns_93_5_1_Multiplier_5_U/tmp_3_reg_2434_reg[77]_i_1_n_0
    SLICE_X36Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.367 r  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_87ns_6ns_93_5_1_U6/pnq_mul_87ns_6ns_93_5_1_Multiplier_5_U/buff0_reg_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     8.367    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_87ns_6ns_93_5_1_U6/pnq_mul_87ns_6ns_93_5_1_Multiplier_5_U/buff0_reg_i_3__0_n_0
    SLICE_X36Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     8.546 r  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_87ns_6ns_93_5_1_U6/pnq_mul_87ns_6ns_93_5_1_Multiplier_5_U/buff0_reg_i_2__0/CO[1]
                         net (fo=4, routed)           0.722     9.268    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_87ns_6ns_93_5_1_U6/pnq_mul_87ns_6ns_93_5_1_Multiplier_5_U/ret_V_8_fu_1111_p2[86]
    DSP48_X2Y22          DSP48E1                                      r  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_87ns_6ns_93_5_1_U6/pnq_mul_87ns_6ns_93_5_1_Multiplier_5_U/buff1_reg/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  zturn_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.754    zturn_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.845 r  zturn_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8653, routed)        1.569     9.414    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_87ns_6ns_93_5_1_U6/pnq_mul_87ns_6ns_93_5_1_Multiplier_5_U/ap_clk
    DSP48_X2Y22          DSP48E1                                      r  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_87ns_6ns_93_5_1_U6/pnq_mul_87ns_6ns_93_5_1_Multiplier_5_U/buff1_reg/CLK
                         clock pessimism              0.115     9.529    
                         clock uncertainty           -0.106     9.423    
    DSP48_X2Y22          DSP48E1 (Setup_dsp48e1_CLK_B[5])
                                                     -0.658     8.765    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_87ns_6ns_93_5_1_U6/pnq_mul_87ns_6ns_93_5_1_Multiplier_5_U/buff1_reg
  -------------------------------------------------------------------
                         required time                          8.765    
                         arrival time                          -9.268    
  -------------------------------------------------------------------
                         slack                                 -0.503    

Slack (VIOLATED) :        -0.493ns  (required time - arrival time)
  Source:                 zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/tmp_4_reg_2440_pp0_iter35_reg_reg[44]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_82ns_6ns_88_5_1_U7/pnq_mul_82ns_6ns_88_5_1_Multiplier_6_U/buff1_reg/B[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_0 rise@6.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.315ns  (logic 4.076ns (64.548%)  route 2.239ns (35.452%))
  Logic Levels:           23  (CARRY4=21 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.736ns = ( 9.402 - 6.666 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zturn_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zturn_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zturn_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8653, routed)        1.670     2.964    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/ap_clk
    SLICE_X34Y49         FDRE                                         r  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/tmp_4_reg_2440_pp0_iter35_reg_reg[44]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.478     3.442 r  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/tmp_4_reg_2440_pp0_iter35_reg_reg[44]__0/Q
                         net (fo=6, routed)           0.884     4.326    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_82ns_6ns_88_5_1_U7/pnq_mul_82ns_6ns_88_5_1_Multiplier_6_U/zext_ln1146_4_fu_1173_p1[44]
    SLICE_X35Y54         LUT3 (Prop_lut3_I1_O)        0.321     4.647 r  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_82ns_6ns_88_5_1_U7/pnq_mul_82ns_6ns_88_5_1_Multiplier_6_U/buff0_reg_i_44__0/O
                         net (fo=2, routed)           0.668     5.315    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_82ns_6ns_88_5_1_U7/pnq_mul_82ns_6ns_88_5_1_Multiplier_6_U/buff0_reg_i_44__0_n_0
    SLICE_X35Y54         LUT4 (Prop_lut4_I3_O)        0.326     5.641 r  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_82ns_6ns_88_5_1_U7/pnq_mul_82ns_6ns_88_5_1_Multiplier_6_U/buff0_reg_i_48__0/O
                         net (fo=1, routed)           0.000     5.641    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_82ns_6ns_88_5_1_U7/pnq_mul_82ns_6ns_88_5_1_Multiplier_6_U/buff0_reg_i_48__0_n_0
    SLICE_X35Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.191 r  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_82ns_6ns_88_5_1_U7/pnq_mul_82ns_6ns_88_5_1_Multiplier_6_U/buff0_reg_i_8__1/CO[3]
                         net (fo=1, routed)           0.000     6.191    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_82ns_6ns_88_5_1_U7/pnq_mul_82ns_6ns_88_5_1_Multiplier_6_U/buff0_reg_i_8__1_n_0
    SLICE_X35Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.305 r  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_82ns_6ns_88_5_1_U7/pnq_mul_82ns_6ns_88_5_1_Multiplier_6_U/buff0_reg_i_7__1/CO[3]
                         net (fo=1, routed)           0.000     6.305    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_82ns_6ns_88_5_1_U7/pnq_mul_82ns_6ns_88_5_1_Multiplier_6_U/buff0_reg_i_7__1_n_0
    SLICE_X35Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.419 r  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_82ns_6ns_88_5_1_U7/pnq_mul_82ns_6ns_88_5_1_Multiplier_6_U/buff0_reg_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     6.419    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_82ns_6ns_88_5_1_U7/pnq_mul_82ns_6ns_88_5_1_Multiplier_6_U/buff0_reg_i_6__1_n_0
    SLICE_X35Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.533 r  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_82ns_6ns_88_5_1_U7/pnq_mul_82ns_6ns_88_5_1_Multiplier_6_U/buff0_reg_i_5__1/CO[3]
                         net (fo=1, routed)           0.000     6.533    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_82ns_6ns_88_5_1_U7/pnq_mul_82ns_6ns_88_5_1_Multiplier_6_U/buff0_reg_i_5__1_n_0
    SLICE_X35Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.647 r  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_82ns_6ns_88_5_1_U7/pnq_mul_82ns_6ns_88_5_1_Multiplier_6_U/buff0_reg_i_4__1/CO[3]
                         net (fo=1, routed)           0.000     6.647    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_82ns_6ns_88_5_1_U7/pnq_mul_82ns_6ns_88_5_1_Multiplier_6_U/buff0_reg_i_4__1_n_0
    SLICE_X35Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.761 r  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_82ns_6ns_88_5_1_U7/pnq_mul_82ns_6ns_88_5_1_Multiplier_6_U/tmp_product_i_4__1/CO[3]
                         net (fo=1, routed)           0.000     6.761    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_82ns_6ns_88_5_1_U7/pnq_mul_82ns_6ns_88_5_1_Multiplier_6_U/tmp_product_i_4__1_n_0
    SLICE_X35Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.875 r  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_82ns_6ns_88_5_1_U7/pnq_mul_82ns_6ns_88_5_1_Multiplier_6_U/tmp_product_i_3__1/CO[3]
                         net (fo=1, routed)           0.000     6.875    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_82ns_6ns_88_5_1_U7/pnq_mul_82ns_6ns_88_5_1_Multiplier_6_U/tmp_product_i_3__1_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.989 r  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_82ns_6ns_88_5_1_U7/pnq_mul_82ns_6ns_88_5_1_Multiplier_6_U/tmp_product_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     6.989    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_82ns_6ns_88_5_1_U7/pnq_mul_82ns_6ns_88_5_1_Multiplier_6_U/tmp_product_i_2__1_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.103 r  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_82ns_6ns_88_5_1_U7/pnq_mul_82ns_6ns_88_5_1_Multiplier_6_U/tmp_product_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     7.103    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_82ns_6ns_88_5_1_U7/pnq_mul_82ns_6ns_88_5_1_Multiplier_6_U/tmp_product_i_1__1_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.217 r  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_82ns_6ns_88_5_1_U7/pnq_mul_82ns_6ns_88_5_1_Multiplier_6_U/buff1_reg_i_4__1/CO[3]
                         net (fo=1, routed)           0.000     7.217    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_82ns_6ns_88_5_1_U7/pnq_mul_82ns_6ns_88_5_1_Multiplier_6_U/buff1_reg_i_4__1_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.331 r  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_82ns_6ns_88_5_1_U7/pnq_mul_82ns_6ns_88_5_1_Multiplier_6_U/buff1_reg_i_3__1/CO[3]
                         net (fo=1, routed)           0.000     7.331    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_82ns_6ns_88_5_1_U7/pnq_mul_82ns_6ns_88_5_1_Multiplier_6_U/buff1_reg_i_3__1_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.445 r  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_82ns_6ns_88_5_1_U7/pnq_mul_82ns_6ns_88_5_1_Multiplier_6_U/buff1_reg_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     7.445    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_82ns_6ns_88_5_1_U7/pnq_mul_82ns_6ns_88_5_1_Multiplier_6_U/buff1_reg_i_2__1_n_0
    SLICE_X35Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.559 r  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_82ns_6ns_88_5_1_U7/pnq_mul_82ns_6ns_88_5_1_Multiplier_6_U/buff1_reg_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     7.559    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_82ns_6ns_88_5_1_U7/pnq_mul_82ns_6ns_88_5_1_Multiplier_6_U/buff1_reg_i_1__1_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.673 r  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_82ns_6ns_88_5_1_U7/pnq_mul_82ns_6ns_88_5_1_Multiplier_6_U/tmp_6_reg_2466_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.673    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_82ns_6ns_88_5_1_U7/pnq_mul_82ns_6ns_88_5_1_Multiplier_6_U/tmp_6_reg_2466_reg[52]_i_1_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.787 r  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_82ns_6ns_88_5_1_U7/pnq_mul_82ns_6ns_88_5_1_Multiplier_6_U/tmp_6_reg_2466_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.787    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_82ns_6ns_88_5_1_U7/pnq_mul_82ns_6ns_88_5_1_Multiplier_6_U/tmp_6_reg_2466_reg[56]_i_1_n_0
    SLICE_X35Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.901 r  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_82ns_6ns_88_5_1_U7/pnq_mul_82ns_6ns_88_5_1_Multiplier_6_U/tmp_6_reg_2466_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.901    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_82ns_6ns_88_5_1_U7/pnq_mul_82ns_6ns_88_5_1_Multiplier_6_U/tmp_6_reg_2466_reg[60]_i_1_n_0
    SLICE_X35Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.015 r  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_82ns_6ns_88_5_1_U7/pnq_mul_82ns_6ns_88_5_1_Multiplier_6_U/tmp_6_reg_2466_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.015    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_82ns_6ns_88_5_1_U7/pnq_mul_82ns_6ns_88_5_1_Multiplier_6_U/tmp_6_reg_2466_reg[64]_i_1_n_0
    SLICE_X35Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.129 r  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_82ns_6ns_88_5_1_U7/pnq_mul_82ns_6ns_88_5_1_Multiplier_6_U/tmp_6_reg_2466_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.129    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_82ns_6ns_88_5_1_U7/pnq_mul_82ns_6ns_88_5_1_Multiplier_6_U/tmp_6_reg_2466_reg[68]_i_1_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.243 r  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_82ns_6ns_88_5_1_U7/pnq_mul_82ns_6ns_88_5_1_Multiplier_6_U/tmp_6_reg_2466_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.243    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_82ns_6ns_88_5_1_U7/pnq_mul_82ns_6ns_88_5_1_Multiplier_6_U/tmp_6_reg_2466_reg[72]_i_1_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.357 r  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_82ns_6ns_88_5_1_U7/pnq_mul_82ns_6ns_88_5_1_Multiplier_6_U/buff0_reg_i_3__1/CO[3]
                         net (fo=1, routed)           0.000     8.357    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_82ns_6ns_88_5_1_U7/pnq_mul_82ns_6ns_88_5_1_Multiplier_6_U/buff0_reg_i_3__1_n_0
    SLICE_X35Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     8.592 r  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_82ns_6ns_88_5_1_U7/pnq_mul_82ns_6ns_88_5_1_Multiplier_6_U/buff0_reg_i_2__1/O[0]
                         net (fo=4, routed)           0.687     9.279    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_82ns_6ns_88_5_1_U7/pnq_mul_82ns_6ns_88_5_1_Multiplier_6_U/ret_V_10_fu_1198_p2[80]
    DSP48_X2Y28          DSP48E1                                      r  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_82ns_6ns_88_5_1_U7/pnq_mul_82ns_6ns_88_5_1_Multiplier_6_U/buff1_reg/B[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  zturn_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.754    zturn_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.845 r  zturn_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8653, routed)        1.557     9.402    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_82ns_6ns_88_5_1_U7/pnq_mul_82ns_6ns_88_5_1_Multiplier_6_U/ap_clk
    DSP48_X2Y28          DSP48E1                                      r  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_82ns_6ns_88_5_1_U7/pnq_mul_82ns_6ns_88_5_1_Multiplier_6_U/buff1_reg/CLK
                         clock pessimism              0.115     9.517    
                         clock uncertainty           -0.106     9.411    
    DSP48_X2Y28          DSP48E1 (Setup_dsp48e1_CLK_B[4])
                                                     -0.625     8.786    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_82ns_6ns_88_5_1_U7/pnq_mul_82ns_6ns_88_5_1_Multiplier_6_U/buff1_reg
  -------------------------------------------------------------------
                         required time                          8.786    
                         arrival time                          -9.279    
  -------------------------------------------------------------------
                         slack                                 -0.493    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/z4_V_reg_2402_pp0_iter29_reg_reg[88]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/tmp_1_reg_2413_pp0_iter46_reg_reg[2]_srl17/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.164ns (41.108%)  route 0.235ns (58.892%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zturn_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zturn_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zturn_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8653, routed)        0.563     0.899    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/ap_clk
    SLICE_X38Y49         FDRE                                         r  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/z4_V_reg_2402_pp0_iter29_reg_reg[88]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.063 r  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/z4_V_reg_2402_pp0_iter29_reg_reg[88]__0/Q
                         net (fo=3, routed)           0.235     1.297    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/zext_ln657_2_fu_1090_p1[88]
    SLICE_X38Y50         SRLC32E                                      r  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/tmp_1_reg_2413_pp0_iter46_reg_reg[2]_srl17/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zturn_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zturn_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zturn_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8653, routed)        0.825     1.191    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/ap_clk
    SLICE_X38Y50         SRLC32E                                      r  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/tmp_1_reg_2413_pp0_iter46_reg_reg[2]_srl17/CLK
                         clock pessimism             -0.030     1.161    
    SLICE_X38Y50         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.278    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/tmp_1_reg_2413_pp0_iter46_reg_reg[2]_srl17
  -------------------------------------------------------------------
                         required time                         -1.278    
                         arrival time                           1.297    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_12s_80ns_90_5_1_U9/pnq_mul_12s_80ns_90_5_1_Multiplier_8_U/buff2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/Elog2_V_reg_2646_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.586%)  route 0.215ns (60.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zturn_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zturn_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zturn_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8653, routed)        0.548     0.884    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_12s_80ns_90_5_1_U9/pnq_mul_12s_80ns_90_5_1_Multiplier_8_U/ap_clk
    SLICE_X51Y85         FDRE                                         r  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_12s_80ns_90_5_1_U9/pnq_mul_12s_80ns_90_5_1_Multiplier_8_U/buff2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y85         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_12s_80ns_90_5_1_U9/pnq_mul_12s_80ns_90_5_1_Multiplier_8_U/buff2_reg[8]/Q
                         net (fo=1, routed)           0.215     1.240    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/pnq_mul_12s_80ns_90_5_1_Multiplier_8_U/buff2_reg__0[8]
    SLICE_X49Y88         FDRE                                         r  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/Elog2_V_reg_2646_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zturn_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zturn_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zturn_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8653, routed)        0.822     1.188    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/ap_clk
    SLICE_X49Y88         FDRE                                         r  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/Elog2_V_reg_2646_reg[8]/C
                         clock pessimism             -0.035     1.153    
    SLICE_X49Y88         FDRE (Hold_fdre_C_D)         0.066     1.219    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/Elog2_V_reg_2646_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.219    
                         arrival time                           1.240    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/din0_buf1_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.927%)  route 0.212ns (60.073%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.270ns
    Source Clock Delay      (SCD):    0.966ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zturn_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zturn_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zturn_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8653, routed)        0.630     0.966    zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/ap_clk
    SLICE_X52Y114        FDRE                                         r  zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/din0_buf1_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y114        FDRE (Prop_fdre_C_Q)         0.141     1.107 r  zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/din0_buf1_reg[47]/Q
                         net (fo=4, routed)           0.212     1.319    zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/A_IP_DELAY/i_pipe/s_axis_a_tdata[47]
    SLICE_X49Y115        FDRE                                         r  zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zturn_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zturn_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zturn_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8653, routed)        0.904     1.270    zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/A_IP_DELAY/i_pipe/aclk
    SLICE_X49Y115        FDRE                                         r  zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[47]/C
                         clock pessimism             -0.039     1.231    
    SLICE_X49Y115        FDRE (Hold_fdre_C_D)         0.066     1.297    zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[47]
  -------------------------------------------------------------------
                         required time                         -1.297    
                         arrival time                           1.319    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/trunc_ln657_1_reg_2703_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/Z3_V_reg_2720_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.433ns (89.348%)  route 0.052ns (10.652%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zturn_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zturn_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zturn_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8653, routed)        0.553     0.889    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/ap_clk
    SLICE_X52Y97         FDRE                                         r  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/trunc_ln657_1_reg_2703_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/trunc_ln657_1_reg_2703_reg[30]/Q
                         net (fo=1, routed)           0.051     1.081    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_U/pnq_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0lbW_rom_U/Q[30]
    SLICE_X53Y97         LUT2 (Prop_lut2_I1_O)        0.045     1.126 r  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_U/pnq_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0lbW_rom_U/q1_reg_i_9/O
                         net (fo=1, routed)           0.000     1.126    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_U/pnq_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0lbW_rom_U/q1_reg_i_9_n_0
    SLICE_X53Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     1.241 r  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_U/pnq_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0lbW_rom_U/q1_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.241    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_U/pnq_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0lbW_rom_U/q1_reg_i_2_n_0
    SLICE_X53Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.280 r  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_U/pnq_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0lbW_rom_U/q1_reg_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.280    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_U/pnq_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0lbW_rom_U/q1_reg_i_1_n_0
    SLICE_X53Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.319 r  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_U/pnq_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0lbW_rom_U/q0_reg_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.319    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_U/pnq_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0lbW_rom_U/q0_reg_i_2_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.373 r  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_U/pnq_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0lbW_rom_U/q0_reg_i_1/O[0]
                         net (fo=3, routed)           0.000     1.373    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/sel[5]
    SLICE_X53Y100        FDRE                                         r  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/Z3_V_reg_2720_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zturn_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zturn_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zturn_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8653, routed)        0.907     1.273    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/ap_clk
    SLICE_X53Y100        FDRE                                         r  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/Z3_V_reg_2720_reg[5]/C
                         clock pessimism             -0.035     1.238    
    SLICE_X53Y100        FDRE (Hold_fdre_C_D)         0.102     1.340    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/Z3_V_reg_2720_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.340    
                         arrival time                           1.373    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 zturn_i/axi_intc_0/U0/INTC_CORE_I/INTR_DETECT_GEN[1].ASYNC_GEN.intr_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            zturn_i/axi_intc_0/U0/INTC_CORE_I/INTR_DETECT_GEN[1].EDGE_DETECT_GEN.intr_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.128ns (42.777%)  route 0.171ns (57.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zturn_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zturn_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zturn_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8653, routed)        0.551     0.887    zturn_i/axi_intc_0/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X48Y85         FDRE                                         r  zturn_i/axi_intc_0/U0/INTC_CORE_I/INTR_DETECT_GEN[1].ASYNC_GEN.intr_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDRE (Prop_fdre_C_Q)         0.128     1.015 r  zturn_i/axi_intc_0/U0/INTC_CORE_I/INTR_DETECT_GEN[1].ASYNC_GEN.intr_ff_reg[1]/Q
                         net (fo=2, routed)           0.171     1.186    zturn_i/axi_intc_0/U0/INTC_CORE_I/intr_ff__0[1]
    SLICE_X50Y86         FDRE                                         r  zturn_i/axi_intc_0/U0/INTC_CORE_I/INTR_DETECT_GEN[1].EDGE_DETECT_GEN.intr_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zturn_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zturn_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zturn_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8653, routed)        0.815     1.181    zturn_i/axi_intc_0/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X50Y86         FDRE                                         r  zturn_i/axi_intc_0/U0/INTC_CORE_I/INTR_DETECT_GEN[1].EDGE_DETECT_GEN.intr_d1_reg/C
                         clock pessimism             -0.035     1.146    
    SLICE_X50Y86         FDRE (Hold_fdre_C_D)        -0.002     1.144    zturn_i/axi_intc_0/U0/INTC_CORE_I/INTR_DETECT_GEN[1].EDGE_DETECT_GEN.intr_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.144    
                         arrival time                           1.186    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/ret_V_33_reg_2740_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/ret_V_33_reg_2740_pp0_iter65_reg_reg[31]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.447%)  route 0.100ns (41.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.243ns
    Source Clock Delay      (SCD):    0.943ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zturn_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zturn_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zturn_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8653, routed)        0.607     0.943    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/ap_clk
    SLICE_X95Y93         FDRE                                         r  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/ret_V_33_reg_2740_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y93         FDRE (Prop_fdre_C_Q)         0.141     1.084 r  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/ret_V_33_reg_2740_reg[31]/Q
                         net (fo=1, routed)           0.100     1.184    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/ret_V_33_reg_2740[31]
    SLICE_X96Y94         SRL16E                                       r  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/ret_V_33_reg_2740_pp0_iter65_reg_reg[31]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zturn_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zturn_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zturn_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8653, routed)        0.877     1.243    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/ap_clk
    SLICE_X96Y94         SRL16E                                       r  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/ret_V_33_reg_2740_pp0_iter65_reg_reg[31]_srl2/CLK
                         clock pessimism             -0.284     0.959    
    SLICE_X96Y94         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.142    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/ret_V_33_reg_2740_pp0_iter65_reg_reg[31]_srl2
  -------------------------------------------------------------------
                         required time                         -1.142    
                         arrival time                           1.184    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/trunc_ln657_1_reg_2703_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/Z3_V_reg_2720_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.444ns (89.584%)  route 0.052ns (10.416%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zturn_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zturn_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zturn_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8653, routed)        0.553     0.889    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/ap_clk
    SLICE_X52Y97         FDRE                                         r  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/trunc_ln657_1_reg_2703_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/trunc_ln657_1_reg_2703_reg[30]/Q
                         net (fo=1, routed)           0.051     1.081    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_U/pnq_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0lbW_rom_U/Q[30]
    SLICE_X53Y97         LUT2 (Prop_lut2_I1_O)        0.045     1.126 r  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_U/pnq_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0lbW_rom_U/q1_reg_i_9/O
                         net (fo=1, routed)           0.000     1.126    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_U/pnq_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0lbW_rom_U/q1_reg_i_9_n_0
    SLICE_X53Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     1.241 r  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_U/pnq_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0lbW_rom_U/q1_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.241    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_U/pnq_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0lbW_rom_U/q1_reg_i_2_n_0
    SLICE_X53Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.280 r  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_U/pnq_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0lbW_rom_U/q1_reg_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.280    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_U/pnq_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0lbW_rom_U/q1_reg_i_1_n_0
    SLICE_X53Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.319 r  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_U/pnq_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0lbW_rom_U/q0_reg_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.319    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_U/pnq_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0lbW_rom_U/q0_reg_i_2_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.384 r  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_U/pnq_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0lbW_rom_U/q0_reg_i_1/O[2]
                         net (fo=3, routed)           0.000     1.384    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/sel[7]
    SLICE_X53Y100        FDRE                                         r  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/Z3_V_reg_2720_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zturn_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zturn_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zturn_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8653, routed)        0.907     1.273    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/ap_clk
    SLICE_X53Y100        FDRE                                         r  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/Z3_V_reg_2720_reg[7]/C
                         clock pessimism             -0.035     1.238    
    SLICE_X53Y100        FDRE (Hold_fdre_C_D)         0.102     1.340    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/Z3_V_reg_2720_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.340    
                         arrival time                           1.384    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/tmp_15_reg_2575_reg[67]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/tmp_15_reg_2575_pp0_iter49_reg_reg[67]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.753%)  route 0.161ns (53.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zturn_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zturn_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zturn_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8653, routed)        0.639     0.975    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/ap_clk
    SLICE_X40Y102        FDRE                                         r  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/tmp_15_reg_2575_reg[67]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y102        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/tmp_15_reg_2575_reg[67]/Q
                         net (fo=1, routed)           0.161     1.277    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/tmp_15_reg_2575[67]
    SLICE_X42Y99         FDRE                                         r  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/tmp_15_reg_2575_pp0_iter49_reg_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zturn_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zturn_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zturn_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8653, routed)        0.825     1.191    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/ap_clk
    SLICE_X42Y99         FDRE                                         r  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/tmp_15_reg_2575_pp0_iter49_reg_reg[67]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X42Y99         FDRE (Hold_fdre_C_D)         0.076     1.232    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/tmp_15_reg_2575_pp0_iter49_reg_reg[67]
  -------------------------------------------------------------------
                         required time                         -1.232    
                         arrival time                           1.277    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_87ns_6ns_93_5_1_U6/pnq_mul_87ns_6ns_93_5_1_Multiplier_5_U/buff2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/r_V_26_reg_2461_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.128ns (39.177%)  route 0.199ns (60.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zturn_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zturn_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zturn_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8653, routed)        0.557     0.893    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_87ns_6ns_93_5_1_U6/pnq_mul_87ns_6ns_93_5_1_Multiplier_5_U/ap_clk
    SLICE_X37Y50         FDRE                                         r  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_87ns_6ns_93_5_1_U6/pnq_mul_87ns_6ns_93_5_1_Multiplier_5_U/buff2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.128     1.021 r  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_87ns_6ns_93_5_1_U6/pnq_mul_87ns_6ns_93_5_1_Multiplier_5_U/buff2_reg[2]/Q
                         net (fo=1, routed)           0.199     1.219    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/pnq_mul_87ns_6ns_93_5_1_Multiplier_5_U/buff2_reg__0[2]
    SLICE_X34Y48         FDRE                                         r  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/r_V_26_reg_2461_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zturn_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zturn_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zturn_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8653, routed)        0.831     1.197    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/ap_clk
    SLICE_X34Y48         FDRE                                         r  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/r_V_26_reg_2461_reg[2]/C
                         clock pessimism             -0.030     1.167    
    SLICE_X34Y48         FDRE (Hold_fdre_C_D)         0.006     1.173    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/r_V_26_reg_2461_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.173    
                         arrival time                           1.219    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 zturn_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            zturn_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.128ns (32.477%)  route 0.266ns (67.523%))
  Logic Levels:           0  
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zturn_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zturn_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zturn_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8653, routed)        0.572     0.908    zturn_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X27Y92         FDRE                                         r  zturn_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y92         FDRE (Prop_fdre_C_Q)         0.128     1.036 r  zturn_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[55]/Q
                         net (fo=1, routed)           0.266     1.302    zturn_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[11]_1[24]
    SLICE_X29Y103        FDRE                                         r  zturn_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zturn_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zturn_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zturn_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8653, routed)        0.930     1.296    zturn_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X29Y103        FDRE                                         r  zturn_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[5]/C
                         clock pessimism             -0.035     1.261    
    SLICE_X29Y103        FDRE (Hold_fdre_C_D)        -0.006     1.255    zturn_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.255    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  0.047    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.666
Sources:            { zturn_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         6.666       2.782      DSP48_X3Y33    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_43ns_36ns_79_3_1_U12/pnq_mul_43ns_36ns_79_3_1_Multiplier_11_U/buff0_reg__1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         6.666       2.782      DSP48_X4Y36    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_49ns_44ns_93_5_1_U13/pnq_mul_49ns_44ns_93_5_1_Multiplier_12_U/buff0_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         6.666       2.782      DSP48_X4Y43    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_50ns_50ns_100_5_1_U14/pnq_mul_50ns_50ns_100_5_1_Multiplier_13_U/buff0_reg__1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         6.666       2.782      DSP48_X0Y12    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_71ns_4ns_75_5_1_U2/pnq_mul_71ns_4ns_75_5_1_Multiplier_1_U/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         6.666       2.782      DSP48_X3Y37    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_49ns_44ns_93_5_1_U13/pnq_mul_49ns_44ns_93_5_1_Multiplier_12_U/buff0_reg__1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         6.666       2.782      DSP48_X0Y16    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_54s_6ns_54_5_1_U1/pnq_mul_54s_6ns_54_5_1_Multiplier_0_U/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         6.666       2.782      DSP48_X3Y43    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_50ns_50ns_100_5_1_U14/pnq_mul_50ns_50ns_100_5_1_Multiplier_13_U/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         6.666       2.782      DSP48_X1Y11    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_73ns_6ns_79_5_1_U3/pnq_mul_73ns_6ns_79_5_1_Multiplier_2_U/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         6.666       2.782      DSP48_X2Y26    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_82ns_6ns_88_5_1_U7/pnq_mul_82ns_6ns_88_5_1_Multiplier_6_U/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         6.666       2.782      DSP48_X1Y15    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_83ns_6ns_89_5_1_U4/pnq_mul_83ns_6ns_89_5_1_Multiplier_3_U/buff0_reg/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         3.333       2.353      SLICE_X42Y110  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/ret_V_32_reg_2691_pp0_iter77_reg_reg[0]_srl21/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         3.333       2.353      SLICE_X46Y114  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/ret_V_32_reg_2691_pp0_iter77_reg_reg[12]_srl21/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         3.333       2.353      SLICE_X42Y110  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/ret_V_32_reg_2691_pp0_iter77_reg_reg[1]_srl21/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         3.333       2.353      SLICE_X34Y111  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/ret_V_32_reg_2691_pp0_iter77_reg_reg[5]_srl21/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         3.333       2.353      SLICE_X34Y111  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/ret_V_32_reg_2691_pp0_iter77_reg_reg[6]_srl21/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         3.333       2.353      SLICE_X42Y110  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/ret_V_32_reg_2691_pp0_iter77_reg_reg[7]_srl21/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         3.333       2.353      SLICE_X42Y110  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/ret_V_32_reg_2691_pp0_iter77_reg_reg[9]_srl21/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         3.333       2.353      SLICE_X100Y88  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/ret_V_33_reg_2740_pp0_iter65_reg_reg[0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         3.333       2.353      SLICE_X100Y89  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/ret_V_33_reg_2740_pp0_iter65_reg_reg[10]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         3.333       2.353      SLICE_X100Y89  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/ret_V_33_reg_2740_pp0_iter65_reg_reg[11]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         3.333       2.353      SLICE_X18Y40   zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_ln682_reg_2300_pp0_iter10_reg_reg[50]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         3.333       2.353      SLICE_X18Y40   zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_ln682_reg_2300_pp0_iter10_reg_reg[51]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         3.333       2.353      SLICE_X18Y40   zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_ln682_reg_2300_pp0_iter10_reg_reg[52]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         3.333       2.353      SLICE_X42Y117  zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         3.333       2.353      SLICE_X42Y117  zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         3.333       2.353      SLICE_X42Y117  zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         3.333       2.353      SLICE_X42Y117  zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         3.333       2.353      SLICE_X42Y117  zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         3.333       2.353      SLICE_X42Y117  zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         3.333       2.353      SLICE_X42Y117  zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]_srl2/CLK



