// Seed: 2646265511
module module_0 (
    input  tri   id_0,
    input  tri   id_1
    , id_5,
    output uwire id_2,
    input  uwire id_3
);
  assign id_2 = ~id_0;
  logic id_6;
  assign id_2 = 1;
endmodule
module module_1 (
    output tri0 id_0,
    input tri id_1,
    output supply0 id_2,
    output tri id_3#(
        .id_6(1 - 1),
        .id_7(-1)
    ),
    output wand id_4
);
  wire id_8;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_4,
      id_1
  );
endmodule
module module_2 #(
    parameter id_5 = 32'd99
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5
);
  inout wire _id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  inout supply0 id_1;
  wire [1  |  id_5 : 1] id_6, id_7;
  assign id_1 = -1;
  wire id_8;
  ;
  assign (highz1, supply0) id_1 = -1;
  assign id_5 = id_8;
  assign id_5 = id_2;
endmodule
module module_3 #(
    parameter id_0 = 32'd29,
    parameter id_1 = 32'd46,
    parameter id_4 = 32'd90,
    parameter id_6 = 32'd47
) (
    input wor  _id_0,
    input tri1 _id_1,
    input tri0 id_2
);
  logic [7:0][-1] _id_4[id_0 : ""];
  tri id_5[id_1 : id_0], _id_6;
  assign id_5 = 1 < id_1;
  assign id_6 = id_6;
  parameter id_7 = 1;
  wire id_8;
  module_2 modCall_1 (
      id_7,
      id_7,
      id_8,
      id_7,
      id_6
  );
  always @(1) $signed(id_6);
  ;
  wire [id_6 : id_4] id_9, id_10, id_11;
  assign id_5 = id_8;
endmodule
