{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1523288533322 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1523288533338 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 09 10:42:12 2018 " "Processing started: Mon Apr 09 10:42:12 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1523288533338 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1523288533338 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh --archive -revision Lab4_Sohail_M -output C:/intelFPGA/17.1/Lab4_RNGandROm_Sohail_M/syn3/Lab4_Sohail_M_Bonus.qar Lab4_Sohail_M " "Command: quartus_sh --archive -revision Lab4_Sohail_M -output C:/intelFPGA/17.1/Lab4_RNGandROm_Sohail_M/syn3/Lab4_Sohail_M_Bonus.qar Lab4_Sohail_M" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1523288533338 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "-qar -revision Lab4_Sohail_M -output C:/intelFPGA/17.1/Lab4_RNGandROm_Sohail_M/syn3/Lab4_Sohail_M_Bonus.qar Lab4_Sohail_M " "Quartus(args): -qar -revision Lab4_Sohail_M -output C:/intelFPGA/17.1/Lab4_RNGandROm_Sohail_M/syn3/Lab4_Sohail_M_Bonus.qar Lab4_Sohail_M" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1523288533338 ""}
{ "Info" "0" "" "qar.tcl version #1" {  } {  } 0 0 "qar.tcl version #1" 0 0 "Shell" 0 0 1523288533664 ""}
{ "Info" "0" "" "Including '-use_file_set basic' by default" {  } {  } 0 0 "Including '-use_file_set basic' by default" 0 0 "Shell" 0 0 1523288534348 ""}
{ "Info" "0" "" "File Set 'Source control' contains:" { { "Info" "0" "" "Project source and settings files" {  } {  } 0 0 "Project source and settings files" 0 0 "0" 0 0 1523288534622 ""} { "Info" "0" "" "Automatically detected source files" {  } {  } 0 0 "Automatically detected source files" 0 0 "0" 0 0 1523288534622 ""}  } {  } 0 0 "File Set 'Source control' contains:" 0 0 "Shell" 0 0 1523288534622 ""}
{ "Warning" "0" "" "Hierarchical Platform Designer systems and custom IP components(_hw.tcl and associated files) are not archived by the Quartus Archiver" {  } {  } 0 0 "Hierarchical Platform Designer systems and custom IP components(_hw.tcl and associated files) are not archived by the Quartus Archiver" 0 0 "Shell" 0 0 1523288535217 ""}
{ "Info" "0" "" "Archive will store files relative to the closest common parent directory" {  } {  } 0 0 "Archive will store files relative to the closest common parent directory" 0 0 "Shell" 0 0 1523288535350 ""}
{ "Info" "IPRJ_ARC_TCL_TCL_USING_COMMON_DIR" "C:/intelFPGA/17.1/Lab4_RNGandROm_Sohail_M/ " "Using common directory C:/intelFPGA/17.1/Lab4_RNGandROm_Sohail_M/" {  } {  } 0 13213 "Using common directory %1!s!" 0 0 "Shell" 0 -1 1523288535429 ""}
{ "Info" "0" "" "----------------------------------------------------------" {  } {  } 0 0 "----------------------------------------------------------" 0 0 "Shell" 0 0 1523288535632 ""}
{ "Info" "0" "" "----------------------------------------------------------" {  } {  } 0 0 "----------------------------------------------------------" 0 0 "Shell" 0 0 1523288535632 ""}
{ "Info" "0" "" "Generated archive 'C:/intelFPGA/17.1/Lab4_RNGandROm_Sohail_M/syn3/Lab4_Sohail_M_Bonus.qar'" {  } {  } 0 0 "Generated archive 'C:/intelFPGA/17.1/Lab4_RNGandROm_Sohail_M/syn3/Lab4_Sohail_M_Bonus.qar'" 0 0 "Shell" 0 0 1523288535632 ""}
{ "Info" "0" "" "----------------------------------------------------------" {  } {  } 0 0 "----------------------------------------------------------" 0 0 "Shell" 0 0 1523288535632 ""}
{ "Info" "0" "" "----------------------------------------------------------" {  } {  } 0 0 "----------------------------------------------------------" 0 0 "Shell" 0 0 1523288535632 ""}
{ "Info" "0" "" "Generated report 'Lab4_Sohail_M.archive.rpt'" {  } {  } 0 0 "Generated report 'Lab4_Sohail_M.archive.rpt'" 0 0 "Shell" 0 0 1523288535647 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/17.1/quartus/common/tcl/apps/qpm/qar.tcl " "Evaluation of Tcl script c:/intelfpga_lite/17.1/quartus/common/tcl/apps/qpm/qar.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1523288535678 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 1  Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "774 " "Peak virtual memory: 774 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1523288535678 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 09 10:42:15 2018 " "Processing ended: Mon Apr 09 10:42:15 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1523288535678 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1523288535678 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1523288535678 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1523288535678 ""}
