
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000355                       # Number of seconds simulated
sim_ticks                                   354513500                       # Number of ticks simulated
final_tick                               2261608856500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               35092687                       # Simulator instruction rate (inst/s)
host_op_rate                                 35091863                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              105540748                       # Simulator tick rate (ticks/s)
host_mem_usage                                 757144                       # Number of bytes of host memory used
host_seconds                                     3.36                       # Real time elapsed on the host
sim_insts                                   117871637                       # Number of instructions simulated
sim_ops                                     117871637                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.bytes_read::switch_cpus0.inst        81088                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus0.data        25600                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus1.inst        23808                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus1.data        10176                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus3.inst       106752                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus3.data        52480                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total            299904                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus0.inst        81088                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus1.inst        23808                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus3.inst       106752                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total       211648                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::writebacks        19648                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total          19648                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::switch_cpus0.inst         1267                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus0.data          400                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus1.inst          372                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus1.data          159                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus3.inst         1668                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus3.data          820                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total               4686                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::writebacks          307                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total               307                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::switch_cpus0.inst    228730359                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus0.data     72211637                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus1.inst     67156822                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus1.data     28704126                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus3.inst    301122524                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus3.data    148033855                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            845959322                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus0.inst    228730359                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus1.inst     67156822                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus3.inst    301122524                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total       597009705                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::writebacks       55422431                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            55422431                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::writebacks       55422431                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus0.inst    228730359                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus0.data     72211637                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus1.inst     67156822                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus1.data     28704126                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus3.inst    301122524                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus3.data    148033855                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           901381753                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                            0                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                          nan                       # Average gap between requests
system.mem_ctrls0.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.bytes_read::switch_cpus0.inst        35648                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus0.data       153600                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus1.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus1.data        67648                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus3.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus3.data       553728                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total            816256                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus0.inst        35648                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus1.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus3.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total        41280                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::writebacks       568768                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total         568768                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::switch_cpus0.inst          557                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus0.data         2400                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus1.inst           48                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus1.data         1057                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus3.inst           40                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus3.data         8652                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total              12754                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::writebacks         8887                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total              8887                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::switch_cpus0.inst    100554704                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus0.data    433269819                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus1.inst      8665396                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus1.data    190819249                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus3.inst      7221164                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus3.data   1561937698                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total           2302468030                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus0.inst    100554704                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus1.inst      8665396                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus3.inst      7221164                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total       116441264                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::writebacks     1604362034                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total          1604362034                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::writebacks     1604362034                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus0.inst    100554704                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus0.data    433269819                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus1.inst      8665396                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus1.data    190819249                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus3.inst      7221164                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus3.data   1561937698                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total          3906830064                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                            0                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                          nan                       # Average gap between requests
system.mem_ctrls1.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                       576                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     164     47.67%     47.67% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.29%     47.97% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    179     52.03%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                 344                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      164     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.30%     50.30% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     163     49.70%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                  328                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0               138920000     91.89%     91.89% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 164500      0.11%     92.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31               12095000      8.00%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total           151179500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.910615                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.953488                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu0.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu0.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                     3                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    1      0.27%      0.27% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   12      3.25%      3.52% # number of callpals executed
system.cpu0.kern.callpal::tbi                       2      0.54%      4.07% # number of callpals executed
system.cpu0.kern.callpal::swpipl                  325     88.08%     92.14% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.27%     92.41% # number of callpals executed
system.cpu0.kern.callpal::rti                      18      4.88%     97.29% # number of callpals executed
system.cpu0.kern.callpal::callsys                   9      2.44%     99.73% # number of callpals executed
system.cpu0.kern.callpal::imb                       1      0.27%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                   369                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel               31                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 17                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                 18                      
system.cpu0.kern.mode_good::user                   17                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.580645                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.729167                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel          61937500     75.50%     75.50% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user            20102000     24.50%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      12                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements             5022                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          496.413271                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs              64943                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             5022                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.931701                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data    24.610197                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   471.803074                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.048067                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.921490                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.969557                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          488                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          488                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           130013                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          130013                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        30559                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          30559                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        25661                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         25661                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          514                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          514                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          583                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          583                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data        56220                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           56220                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data        56220                       # number of overall hits
system.cpu0.dcache.overall_hits::total          56220                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         2866                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         2866                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         2175                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2175                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data           98                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           98                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           28                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           28                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         5041                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          5041                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         5041                       # number of overall misses
system.cpu0.dcache.overall_misses::total         5041                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        33425                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        33425                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        27836                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        27836                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          612                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          612                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          611                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          611                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data        61261                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        61261                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data        61261                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        61261                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.085744                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.085744                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.078136                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.078136                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.160131                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.160131                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.045827                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.045827                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.082287                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.082287                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.082287                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.082287                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         3145                       # number of writebacks
system.cpu0.dcache.writebacks::total             3145                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements             2482                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.971959                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             338072                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             2482                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           136.209508                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst    26.614630                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   485.357329                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.051982                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.947964                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999945                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           334575                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          334575                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       163563                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         163563                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       163563                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          163563                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       163563                       # number of overall hits
system.cpu0.icache.overall_hits::total         163563                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst         2483                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         2483                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst         2483                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          2483                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst         2483                       # number of overall misses
system.cpu0.icache.overall_misses::total         2483                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       166046                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       166046                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       166046                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       166046                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       166046                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       166046                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.014954                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.014954                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.014954                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.014954                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.014954                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.014954                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks         2482                       # number of writebacks
system.cpu0.icache.writebacks::total             2482                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                       794                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                      98     47.12%     47.12% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      3      1.44%     48.56% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    107     51.44%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 208                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                       98     49.49%     49.49% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       3      1.52%     51.01% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                      97     48.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  198                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0               351563000     98.38%     98.38% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 361000      0.10%     98.48% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31                5425000      1.52%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total           357349000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.906542                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.951923                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.35%      0.35% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   58     20.57%     20.92% # number of callpals executed
system.cpu1.kern.callpal::tbi                       5      1.77%     22.70% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  137     48.58%     71.28% # number of callpals executed
system.cpu1.kern.callpal::rdps                      1      0.35%     71.63% # number of callpals executed
system.cpu1.kern.callpal::rti                      69     24.47%     96.10% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      3.19%     99.29% # number of callpals executed
system.cpu1.kern.callpal::imb                       2      0.71%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   282                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              123                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  4                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 68                      
system.cpu1.kern.mode_good::user                   67                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.552846                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.250000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.701031                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel          59104500      5.44%      5.44% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user             8186500      0.75%      6.19% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle          1018964500     93.81%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements             2111                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          457.285254                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              49019                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             2111                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            23.220748                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data    87.228818                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   370.056437                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.170369                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.722766                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.893135                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          457                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          457                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.892578                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses            78630                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses           78630                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        22219                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          22219                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        12769                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         12769                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          438                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          438                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          454                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          454                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data        34988                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           34988                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data        34988                       # number of overall hits
system.cpu1.dcache.overall_hits::total          34988                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         1571                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         1571                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          680                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          680                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data           39                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           39                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           22                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           22                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         2251                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          2251                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         2251                       # number of overall misses
system.cpu1.dcache.overall_misses::total         2251                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        23790                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        23790                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        13449                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        13449                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          477                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          477                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          476                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          476                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data        37239                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        37239                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data        37239                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        37239                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.066036                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.066036                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.050561                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.050561                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.081761                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.081761                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.046218                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.046218                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.060447                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.060447                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.060447                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.060447                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          957                       # number of writebacks
system.cpu1.dcache.writebacks::total              957                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             1268                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.804020                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs              99894                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             1268                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            78.780757                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   192.369423                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   319.434597                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.375722                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.623896                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999617                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          434                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           78                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           273001                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          273001                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       134597                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         134597                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       134597                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          134597                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       134597                       # number of overall hits
system.cpu1.icache.overall_hits::total         134597                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         1269                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         1269                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         1269                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          1269                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         1269                       # number of overall misses
system.cpu1.icache.overall_misses::total         1269                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       135866                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       135866                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       135866                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       135866                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       135866                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       135866                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.009340                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.009340                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.009340                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.009340                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.009340                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.009340                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks         1268                       # number of writebacks
system.cpu1.icache.writebacks::total             1268                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0               357085500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total           357250000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                     1                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel                1                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                  0                      
system.cpu2.kern.mode_good::user                    0                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu2.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements                1                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          273.195308                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  7                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                1                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                    7                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   272.045918                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data     1.149391                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.531340                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.002245                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.533585                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          265                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          265                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.517578                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses              284                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses             284                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data           75                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total             75                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data           52                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total            52                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data            3                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data            1                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data          127                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total             127                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data          127                       # number of overall hits
system.cpu2.dcache.overall_hits::total            127                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data            3                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data            2                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total            2                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data            1                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data            3                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data            5                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total             5                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data            5                       # number of overall misses
system.cpu2.dcache.overall_misses::total            5                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data          132                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data          132                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.038462                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.037037                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.037037                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.750000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.750000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.037879                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.037879                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.037879                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.037879                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu2.dcache.writebacks::total                1                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements                0                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses              740                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses             740                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst          370                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total            370                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst          370                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total             370                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst          370                       # number of overall hits
system.cpu2.icache.overall_hits::total            370                       # number of overall hits
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst          370                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst          370                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                      1204                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     248     50.20%     50.20% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      1      0.20%     50.40% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    245     49.60%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                 494                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      246     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       1      0.20%     50.20% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     245     49.80%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  492                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0               551034500     98.32%     98.32% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 112000      0.02%     98.34% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31                9321000      1.66%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total           560467500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                 0.991935                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.995951                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu3.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu3.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu3.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu3.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu3.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu3.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                    12                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                    3      0.53%      0.53% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   53      9.33%      9.86% # number of callpals executed
system.cpu3.kern.callpal::swpipl                  393     69.19%     79.05% # number of callpals executed
system.cpu3.kern.callpal::rdps                      1      0.18%     79.23% # number of callpals executed
system.cpu3.kern.callpal::wrusp                     1      0.18%     79.40% # number of callpals executed
system.cpu3.kern.callpal::rti                     100     17.61%     97.01% # number of callpals executed
system.cpu3.kern.callpal::callsys                  15      2.64%     99.65% # number of callpals executed
system.cpu3.kern.callpal::imb                       2      0.35%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                   568                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              152                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                 97                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                 96                      
system.cpu3.kern.mode_good::user                   97                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.631579                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.775100                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel         509942500     87.10%     87.10% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user            75503500     12.90%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements            12775                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          489.438198                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs             159032                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            12775                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            12.448689                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   171.290605                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   318.147593                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.334552                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.621382                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.955934                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          455                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           56                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           355487                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          355487                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        75991                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          75991                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        79926                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         79926                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1158                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1158                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1200                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1200                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       155917                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          155917                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       155917                       # number of overall hits
system.cpu3.dcache.overall_hits::total         155917                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         5868                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         5868                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         6949                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         6949                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data          132                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          132                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data           84                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           84                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        12817                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         12817                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        12817                       # number of overall misses
system.cpu3.dcache.overall_misses::total        12817                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        81859                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        81859                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        86875                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        86875                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1290                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1290                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1284                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1284                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       168734                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       168734                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       168734                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       168734                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.071684                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.071684                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.079988                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.079988                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.102326                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.102326                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.065421                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.065421                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.075960                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.075960                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.075960                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.075960                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         8258                       # number of writebacks
system.cpu3.dcache.writebacks::total             8258                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             4270                       # number of replacements
system.cpu3.icache.tags.tagsinuse          511.871187                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             253769                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             4270                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            59.430679                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   205.381416                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   306.489770                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.401136                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.598613                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999748                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1          150                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          313                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           906533                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          906533                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       446860                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         446860                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       446860                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          446860                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       446860                       # number of overall hits
system.cpu3.icache.overall_hits::total         446860                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         4271                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         4271                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         4271                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          4271                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         4271                       # number of overall misses
system.cpu3.icache.overall_misses::total         4271                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       451131                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       451131                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       451131                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       451131                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       451131                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       451131                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.009467                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.009467                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.009467                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.009467                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.009467                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.009467                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks         4270                       # number of writebacks
system.cpu3.icache.writebacks::total             4270                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                  10                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 10                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                      20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                       80                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2bus0.snoop_filter.tot_requests         22114                       # Total number of requests made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_requests        11289                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_requests         1305                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.snoop_filter.tot_snoops            6502                       # Total number of snoops made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_snoops         6204                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_snoops          298                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.trans_dist::ReadResp               8326                       # Transaction distribution
system.l2bus0.trans_dist::WriteReq                  5                       # Transaction distribution
system.l2bus0.trans_dist::WriteResp                 5                       # Transaction distribution
system.l2bus0.trans_dist::WritebackDirty         4102                       # Transaction distribution
system.l2bus0.trans_dist::WritebackClean         3045                       # Transaction distribution
system.l2bus0.trans_dist::CleanEvict             2500                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeReq              138                       # Transaction distribution
system.l2bus0.trans_dist::SCUpgradeReq             50                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeResp             188                       # Transaction distribution
system.l2bus0.trans_dist::ReadExReq              2717                       # Transaction distribution
system.l2bus0.trans_dist::ReadExResp             2717                       # Transaction distribution
system.l2bus0.trans_dist::ReadCleanReq           3752                       # Transaction distribution
system.l2bus0.trans_dist::ReadSharedReq          4574                       # Transaction distribution
system.l2bus0.pkt_count_system.cpu0.icache.mem_side::system.l2cache0.cpu_side         7102                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side        14992                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu1.icache.mem_side::system.l2cache0.cpu_side         3447                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side         6578                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count::total                  32119                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.icache.mem_side::system.l2cache0.cpu_side       295616                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side       524176                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu1.icache.mem_side::system.l2cache0.cpu_side       139392                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side       205016                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size::total                 1164200                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.snoops                            44537                       # Total snoops (count)
system.l2bus0.snoop_fanout::samples             66530                       # Request fanout histogram
system.l2bus0.snoop_fanout::mean             0.144777                       # Request fanout histogram
system.l2bus0.snoop_fanout::stdev            0.364715                       # Request fanout histogram
system.l2bus0.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus0.snoop_fanout::0                   57204     85.98%     85.98% # Request fanout histogram
system.l2bus0.snoop_fanout::1                    9020     13.56%     99.54% # Request fanout histogram
system.l2bus0.snoop_fanout::2                     306      0.46%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus0.snoop_fanout::max_value               2                       # Request fanout histogram
system.l2bus0.snoop_fanout::total               66530                       # Request fanout histogram
system.l2bus1.snoop_filter.tot_requests         34359                       # Total number of requests made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_requests        17046                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_requests         1281                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.snoop_filter.tot_snoops            7667                       # Total number of snoops made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_snoops         6798                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_snoops          869                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.trans_dist::ReadResp              10275                       # Transaction distribution
system.l2bus1.trans_dist::WriteReq                  5                       # Transaction distribution
system.l2bus1.trans_dist::WriteResp                 5                       # Transaction distribution
system.l2bus1.trans_dist::WritebackDirty         8259                       # Transaction distribution
system.l2bus1.trans_dist::WritebackClean         3421                       # Transaction distribution
system.l2bus1.trans_dist::CleanEvict             4092                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeReq               80                       # Transaction distribution
system.l2bus1.trans_dist::SCUpgradeReq             87                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeResp             167                       # Transaction distribution
system.l2bus1.trans_dist::ReadExReq              6871                       # Transaction distribution
system.l2bus1.trans_dist::ReadExResp             6871                       # Transaction distribution
system.l2bus1.trans_dist::ReadCleanReq           4271                       # Transaction distribution
system.l2bus1.trans_dist::ReadSharedReq          6004                       # Transaction distribution
system.l2bus1.pkt_count_system.cpu2.dcache.mem_side::system.l2cache1.cpu_side           21                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu3.icache.mem_side::system.l2cache1.cpu_side        11963                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu3.dcache.mem_side::system.l2cache1.cpu_side        38424                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count::total                  50408                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu2.dcache.mem_side::system.l2cache1.cpu_side          328                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu3.icache.mem_side::system.l2cache1.cpu_side       492288                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu3.dcache.mem_side::system.l2cache1.cpu_side      1352288                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size::total                 1844904                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.snoops                            31537                       # Total snoops (count)
system.l2bus1.snoop_fanout::samples             65550                       # Request fanout histogram
system.l2bus1.snoop_fanout::mean             0.166758                       # Request fanout histogram
system.l2bus1.snoop_fanout::stdev            0.406776                       # Request fanout histogram
system.l2bus1.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus1.snoop_fanout::0                   55488     84.65%     84.65% # Request fanout histogram
system.l2bus1.snoop_fanout::1                    9193     14.02%     98.67% # Request fanout histogram
system.l2bus1.snoop_fanout::2                     869      1.33%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus1.snoop_fanout::max_value               2                       # Request fanout histogram
system.l2bus1.snoop_fanout::total               65550                       # Request fanout histogram
system.l2cache0.tags.replacements                8205                       # number of replacements
system.l2cache0.tags.tagsinuse            3858.373688                       # Cycle average of tags in use
system.l2cache0.tags.total_refs                  6609                       # Total number of references to valid blocks.
system.l2cache0.tags.sampled_refs                8205                       # Sample count of references to valid blocks.
system.l2cache0.tags.avg_refs                0.805484                       # Average number of references to valid blocks.
system.l2cache0.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache0.tags.occ_blocks::writebacks  1847.791574                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu0.inst    24.248359                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu0.data    40.583703                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu1.inst     1.040022                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu1.data     3.307327                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.inst   506.151136                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.data   698.602840                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus1.inst   267.923235                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus1.data   468.725492                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_percent::writebacks     0.451121                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu0.inst     0.005920                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu0.data     0.009908                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu1.inst     0.000254                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu1.data     0.000807                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.inst     0.123572                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.data     0.170557                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus1.inst     0.065411                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus1.data     0.114435                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::total      0.941986                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_task_id_blocks::1024         3744                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::2         3735                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.l2cache0.tags.occ_task_id_percent::1024     0.914062                       # Percentage of cache occupancy per task id
system.l2cache0.tags.tag_accesses              177047                       # Number of tag accesses
system.l2cache0.tags.data_accesses             177047                       # Number of data accesses
system.l2cache0.WritebackDirty_hits::writebacks         4102                       # number of WritebackDirty hits
system.l2cache0.WritebackDirty_hits::total         4102                       # number of WritebackDirty hits
system.l2cache0.WritebackClean_hits::writebacks         3045                       # number of WritebackClean hits
system.l2cache0.WritebackClean_hits::total         3045                       # number of WritebackClean hits
system.l2cache0.UpgradeReq_hits::switch_cpus1.data            3                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::total              3                       # number of UpgradeReq hits
system.l2cache0.ReadExReq_hits::switch_cpus0.data          208                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus1.data           81                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::total             289                       # number of ReadExReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus0.inst          659                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus1.inst          848                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::total         1507                       # number of ReadCleanReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus0.data         1156                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus1.data          777                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::total         1933                       # number of ReadSharedReq hits
system.l2cache0.demand_hits::switch_cpus0.inst          659                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus0.data         1364                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus1.inst          848                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus1.data          858                       # number of demand (read+write) hits
system.l2cache0.demand_hits::total               3729                       # number of demand (read+write) hits
system.l2cache0.overall_hits::switch_cpus0.inst          659                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus0.data         1364                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus1.inst          848                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus1.data          858                       # number of overall hits
system.l2cache0.overall_hits::total              3729                       # number of overall hits
system.l2cache0.UpgradeReq_misses::switch_cpus0.data           91                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus1.data           25                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::total          116                       # number of UpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus0.data           23                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus1.data           13                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::total           36                       # number of SCUpgradeReq misses
system.l2cache0.ReadExReq_misses::switch_cpus0.data         1873                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus1.data          554                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::total          2427                       # number of ReadExReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus0.inst         1824                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus1.inst          421                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::total         2245                       # number of ReadCleanReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus0.data         1764                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus1.data          781                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::total         2545                       # number of ReadSharedReq misses
system.l2cache0.demand_misses::switch_cpus0.inst         1824                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus0.data         3637                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus1.inst          421                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus1.data         1335                       # number of demand (read+write) misses
system.l2cache0.demand_misses::total             7217                       # number of demand (read+write) misses
system.l2cache0.overall_misses::switch_cpus0.inst         1824                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus0.data         3637                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus1.inst          421                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus1.data         1335                       # number of overall misses
system.l2cache0.overall_misses::total            7217                       # number of overall misses
system.l2cache0.WritebackDirty_accesses::writebacks         4102                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackDirty_accesses::total         4102                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::writebacks         3045                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::total         3045                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus0.data           91                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus1.data           28                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::total          119                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus0.data           23                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus1.data           13                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::total           36                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus0.data         2081                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus1.data          635                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::total         2716                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus0.inst         2483                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus1.inst         1269                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::total         3752                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus0.data         2920                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus1.data         1558                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::total         4478                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.demand_accesses::switch_cpus0.inst         2483                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus0.data         5001                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus1.inst         1269                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus1.data         2193                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::total          10946                       # number of demand (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.inst         2483                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.data         5001                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus1.inst         1269                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus1.data         2193                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::total         10946                       # number of overall (read+write) accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus1.data     0.892857                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::total     0.974790                       # miss rate for UpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus0.data     0.900048                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus1.data     0.872441                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::total     0.893594                       # miss rate for ReadExReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus0.inst     0.734595                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus1.inst     0.331757                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::total     0.598348                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus0.data     0.604110                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus1.data     0.501284                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::total     0.568334                       # miss rate for ReadSharedReq accesses
system.l2cache0.demand_miss_rate::switch_cpus0.inst     0.734595                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus0.data     0.727255                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus1.inst     0.331757                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus1.data     0.608755                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::total      0.659328                       # miss rate for demand accesses
system.l2cache0.overall_miss_rate::switch_cpus0.inst     0.734595                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus0.data     0.727255                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus1.inst     0.331757                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus1.data     0.608755                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::total     0.659328                       # miss rate for overall accesses
system.l2cache0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache0.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache0.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache0.fast_writes                         0                       # number of fast writes performed
system.l2cache0.cache_copies                        0                       # number of cache copies performed
system.l2cache0.writebacks::writebacks           5074                       # number of writebacks
system.l2cache0.writebacks::total                5074                       # number of writebacks
system.l2cache0.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.l2cache1.tags.replacements               10743                       # number of replacements
system.l2cache1.tags.tagsinuse            3736.535192                       # Cycle average of tags in use
system.l2cache1.tags.total_refs                 20331                       # Total number of references to valid blocks.
system.l2cache1.tags.sampled_refs               10743                       # Sample count of references to valid blocks.
system.l2cache1.tags.avg_refs                1.892488                       # Average number of references to valid blocks.
system.l2cache1.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache1.tags.occ_blocks::writebacks  1589.994723                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu2.inst   209.365386                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu2.data   156.875796                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu3.inst   272.454299                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu3.data   313.237543                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus2.data     0.080138                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus3.inst   447.995033                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus3.data   746.532275                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_percent::writebacks     0.388182                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu2.inst     0.051115                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu2.data     0.038300                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu3.inst     0.066517                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu3.data     0.076474                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus2.data     0.000020                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus3.inst     0.109374                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus3.data     0.182259                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::total      0.912240                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_task_id_blocks::1024         4042                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::0          969                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::1         2936                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::2          130                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.l2cache1.tags.occ_task_id_percent::1024     0.986816                       # Percentage of cache occupancy per task id
system.l2cache1.tags.tag_accesses              283168                       # Number of tag accesses
system.l2cache1.tags.data_accesses             283168                       # Number of data accesses
system.l2cache1.WritebackDirty_hits::writebacks         8259                       # number of WritebackDirty hits
system.l2cache1.WritebackDirty_hits::total         8259                       # number of WritebackDirty hits
system.l2cache1.WritebackClean_hits::writebacks         3421                       # number of WritebackClean hits
system.l2cache1.WritebackClean_hits::total         3421                       # number of WritebackClean hits
system.l2cache1.UpgradeReq_hits::switch_cpus3.data            1                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::total              1                       # number of UpgradeReq hits
system.l2cache1.ReadExReq_hits::switch_cpus3.data          416                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::total             416                       # number of ReadExReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus3.inst         2563                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::total         2563                       # number of ReadCleanReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus2.data            1                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus3.data         2609                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::total         2610                       # number of ReadSharedReq hits
system.l2cache1.demand_hits::switch_cpus2.data            1                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus3.inst         2563                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus3.data         3025                       # number of demand (read+write) hits
system.l2cache1.demand_hits::total               5589                       # number of demand (read+write) hits
system.l2cache1.overall_hits::switch_cpus2.data            1                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus3.inst         2563                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus3.data         3025                       # number of overall hits
system.l2cache1.overall_hits::total              5589                       # number of overall hits
system.l2cache1.UpgradeReq_misses::switch_cpus2.data            2                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus3.data           77                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::total           79                       # number of UpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus2.data            2                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus3.data           83                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::total           85                       # number of SCUpgradeReq misses
system.l2cache1.ReadExReq_misses::switch_cpus3.data         6455                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::total          6455                       # number of ReadExReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus3.inst         1708                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::total         1708                       # number of ReadCleanReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus2.data            1                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus3.data         3386                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::total         3387                       # number of ReadSharedReq misses
system.l2cache1.demand_misses::switch_cpus2.data            1                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus3.inst         1708                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus3.data         9841                       # number of demand (read+write) misses
system.l2cache1.demand_misses::total            11550                       # number of demand (read+write) misses
system.l2cache1.overall_misses::switch_cpus2.data            1                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus3.inst         1708                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus3.data         9841                       # number of overall misses
system.l2cache1.overall_misses::total           11550                       # number of overall misses
system.l2cache1.WritebackDirty_accesses::writebacks         8259                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackDirty_accesses::total         8259                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::writebacks         3421                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::total         3421                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus2.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus3.data           78                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::total           80                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus2.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus3.data           83                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::total           85                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus3.data         6871                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::total         6871                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus3.inst         4271                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::total         4271                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus2.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus3.data         5995                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::total         5997                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.demand_accesses::switch_cpus2.data            2                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus3.inst         4271                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus3.data        12866                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::total          17139                       # number of demand (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus2.data            2                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus3.inst         4271                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus3.data        12866                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::total         17139                       # number of overall (read+write) accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus3.data     0.987179                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::total     0.987500                       # miss rate for UpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus3.data     0.939456                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::total     0.939456                       # miss rate for ReadExReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus3.inst     0.399906                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::total     0.399906                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus2.data     0.500000                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus3.data     0.564804                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::total     0.564782                       # miss rate for ReadSharedReq accesses
system.l2cache1.demand_miss_rate::switch_cpus2.data     0.500000                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus3.inst     0.399906                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus3.data     0.764884                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::total      0.673902                       # miss rate for demand accesses
system.l2cache1.overall_miss_rate::switch_cpus2.data     0.500000                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus3.inst     0.399906                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus3.data     0.764884                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::total     0.673902                       # miss rate for overall accesses
system.l2cache1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache1.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache1.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache1.fast_writes                         0                       # number of fast writes performed
system.l2cache1.cache_copies                        0                       # number of cache copies performed
system.l2cache1.writebacks::writebacks           4141                       # number of writebacks
system.l2cache1.writebacks::total                4141                       # number of writebacks
system.l2cache1.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.membus0.trans_dist::ReadResp              7317                       # Transaction distribution
system.membus0.trans_dist::WriteReq                10                       # Transaction distribution
system.membus0.trans_dist::WriteResp               10                       # Transaction distribution
system.membus0.trans_dist::WritebackDirty         5231                       # Transaction distribution
system.membus0.trans_dist::CleanEvict            4088                       # Transaction distribution
system.membus0.trans_dist::UpgradeReq             148                       # Transaction distribution
system.membus0.trans_dist::SCUpgradeReq           114                       # Transaction distribution
system.membus0.trans_dist::UpgradeResp            227                       # Transaction distribution
system.membus0.trans_dist::ReadExReq             2453                       # Transaction distribution
system.membus0.trans_dist::ReadExResp            2452                       # Transaction distribution
system.membus0.trans_dist::ReadSharedReq         7317                       # Transaction distribution
system.membus0.pkt_count_system.l2cache0.mem_side::system.mem_ctrls0.port         5735                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side        16427                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.bridge.slave           10                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::total        22172                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port         7185                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.bridge.slave           10                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::total         7195                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count::total                 29367                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.mem_ctrls0.port       152704                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side       633472                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.bridge.slave           40                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::total       786216                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port       173824                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.bridge.slave           40                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::total       173864                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size::total                 960080                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.snoops                           31140                       # Total snoops (count)
system.membus0.snoop_fanout::samples            51416                       # Request fanout histogram
system.membus0.snoop_fanout::mean            2.598569                       # Request fanout histogram
system.membus0.snoop_fanout::stdev           0.490193                       # Request fanout histogram
system.membus0.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::2                  20640     40.14%     40.14% # Request fanout histogram
system.membus0.snoop_fanout::3                  30776     59.86%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::min_value              2                       # Request fanout histogram
system.membus0.snoop_fanout::max_value              3                       # Request fanout histogram
system.membus0.snoop_fanout::total              51416                       # Request fanout histogram
system.membus1.trans_dist::ReadResp              7679                       # Transaction distribution
system.membus1.trans_dist::WriteReq                 5                       # Transaction distribution
system.membus1.trans_dist::WriteResp                5                       # Transaction distribution
system.membus1.trans_dist::WritebackDirty         9052                       # Transaction distribution
system.membus1.trans_dist::CleanEvict            5885                       # Transaction distribution
system.membus1.trans_dist::UpgradeReq             224                       # Transaction distribution
system.membus1.trans_dist::SCUpgradeReq           107                       # Transaction distribution
system.membus1.trans_dist::UpgradeResp            314                       # Transaction distribution
system.membus1.trans_dist::ReadExReq             8821                       # Transaction distribution
system.membus1.trans_dist::ReadExResp            8820                       # Transaction distribution
system.membus1.trans_dist::ReadSharedReq         7679                       # Transaction distribution
system.membus1.pkt_count_system.l2cache1.mem_side::system.mem_ctrls1.port        24357                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side         8086                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::total        32443                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port        16148                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::total        16148                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count::total                 48591                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.mem_ctrls1.port       827968                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side       174888                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::total      1002856                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port       632448                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::total       632448                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size::total                1635304                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.snoops                            9198                       # Total snoops (count)
system.membus1.snoop_fanout::samples            41764                       # Request fanout histogram
system.membus1.snoop_fanout::mean            1.218729                       # Request fanout histogram
system.membus1.snoop_fanout::stdev           0.413389                       # Request fanout histogram
system.membus1.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::1                  32629     78.13%     78.13% # Request fanout histogram
system.membus1.snoop_fanout::2                   9135     21.87%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::min_value              1                       # Request fanout histogram
system.membus1.snoop_fanout::max_value              2                       # Request fanout histogram
system.membus1.snoop_fanout::total              41764                       # Request fanout histogram
system.numa_caches_downward0.tags.replacements         7454                       # number of replacements
system.numa_caches_downward0.tags.tagsinuse    13.701267                       # Cycle average of tags in use
system.numa_caches_downward0.tags.total_refs           50                       # Total number of references to valid blocks.
system.numa_caches_downward0.tags.sampled_refs         7454                       # Sample count of references to valid blocks.
system.numa_caches_downward0.tags.avg_refs     0.006708                       # Average number of references to valid blocks.
system.numa_caches_downward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward0.tags.occ_blocks::writebacks    11.560328                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::cpu0.inst     0.000855                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::cpu0.data     0.000353                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus0.inst     0.324809                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus0.data     0.639087                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus1.inst     0.178684                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus1.data     0.997151                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_percent::writebacks     0.722521                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::cpu0.inst     0.000053                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::cpu0.data     0.000022                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus0.inst     0.020301                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus0.data     0.039943                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus1.inst     0.011168                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus1.data     0.062322                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::total     0.856329                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_task_id_blocks::1024           12                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.numa_caches_downward0.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.numa_caches_downward0.tags.tag_accesses       100368                       # Number of tag accesses
system.numa_caches_downward0.tags.data_accesses       100368                       # Number of data accesses
system.numa_caches_downward0.WritebackDirty_hits::writebacks         4924                       # number of WritebackDirty hits
system.numa_caches_downward0.WritebackDirty_hits::total         4924                       # number of WritebackDirty hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus1.data            2                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::total            2                       # number of ReadSharedReq hits
system.numa_caches_downward0.demand_hits::switch_cpus1.data            2                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::total            2                       # number of demand (read+write) hits
system.numa_caches_downward0.overall_hits::switch_cpus1.data            2                       # number of overall hits
system.numa_caches_downward0.overall_hits::total            2                       # number of overall hits
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus0.data           90                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus1.data           21                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::total          111                       # number of UpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus0.data            8                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus1.data            9                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::total           17                       # number of SCUpgradeReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus0.data         1844                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus1.data          543                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::total         2387                       # number of ReadExReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus0.inst          557                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus0.data         1360                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus1.inst           49                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus1.data          619                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::total         2585                       # number of ReadSharedReq misses
system.numa_caches_downward0.demand_misses::switch_cpus0.inst          557                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus0.data         3204                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus1.inst           49                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus1.data         1162                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::total         4972                       # number of demand (read+write) misses
system.numa_caches_downward0.overall_misses::switch_cpus0.inst          557                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus0.data         3204                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus1.inst           49                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus1.data         1162                       # number of overall misses
system.numa_caches_downward0.overall_misses::total         4972                       # number of overall misses
system.numa_caches_downward0.WritebackDirty_accesses::writebacks         4924                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.WritebackDirty_accesses::total         4924                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus0.data           90                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus1.data           21                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::total          111                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus0.data            8                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus1.data            9                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::total           17                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus0.data         1844                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus1.data          543                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::total         2387                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus0.inst          557                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus0.data         1360                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus1.inst           49                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus1.data          621                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::total         2587                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.demand_accesses::switch_cpus0.inst          557                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus0.data         3204                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus1.inst           49                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus1.data         1164                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::total         4974                       # number of demand (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus0.inst          557                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus0.data         3204                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus1.inst           49                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus1.data         1164                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::total         4974                       # number of overall (read+write) accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus1.data     0.996779                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::total     0.999227                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus0.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus1.data     0.998282                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::total     0.999598                       # miss rate for demand accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus0.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus1.data     0.998282                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::total     0.999598                       # miss rate for overall accesses
system.numa_caches_downward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward0.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward0.writebacks::writebacks         4916                       # number of writebacks
system.numa_caches_downward0.writebacks::total         4916                       # number of writebacks
system.numa_caches_downward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_downward1.tags.replacements         2628                       # number of replacements
system.numa_caches_downward1.tags.tagsinuse    15.900890                       # Cycle average of tags in use
system.numa_caches_downward1.tags.total_refs           70                       # Total number of references to valid blocks.
system.numa_caches_downward1.tags.sampled_refs         2628                       # Sample count of references to valid blocks.
system.numa_caches_downward1.tags.avg_refs     0.026636                       # Average number of references to valid blocks.
system.numa_caches_downward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward1.tags.occ_blocks::writebacks     2.566709                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::cpu2.inst     1.456375                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::cpu2.data     0.364656                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::cpu3.inst     3.645987                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::cpu3.data     0.364715                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus3.inst     3.964769                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus3.data     3.537679                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_percent::writebacks     0.160419                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::cpu2.inst     0.091023                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::cpu2.data     0.022791                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::cpu3.inst     0.227874                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::cpu3.data     0.022795                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus3.inst     0.247798                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus3.data     0.221105                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::total     0.993806                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_downward1.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_downward1.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_downward1.tags.tag_accesses        46241                       # Number of tag accesses
system.numa_caches_downward1.tags.data_accesses        46241                       # Number of data accesses
system.numa_caches_downward1.WritebackDirty_hits::writebacks          165                       # number of WritebackDirty hits
system.numa_caches_downward1.WritebackDirty_hits::total          165                       # number of WritebackDirty hits
system.numa_caches_downward1.ReadExReq_hits::switch_cpus3.data            2                       # number of ReadExReq hits
system.numa_caches_downward1.ReadExReq_hits::total            2                       # number of ReadExReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus3.data            1                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::total            1                       # number of ReadSharedReq hits
system.numa_caches_downward1.demand_hits::switch_cpus3.data            3                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::total            3                       # number of demand (read+write) hits
system.numa_caches_downward1.overall_hits::switch_cpus3.data            3                       # number of overall hits
system.numa_caches_downward1.overall_hits::total            3                       # number of overall hits
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus3.data            6                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::total            6                       # number of UpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus3.data           62                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::total           62                       # number of SCUpgradeReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus3.data           33                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::total           33                       # number of ReadExReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus3.inst         1668                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus3.data          863                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::total         2531                       # number of ReadSharedReq misses
system.numa_caches_downward1.demand_misses::switch_cpus3.inst         1668                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus3.data          896                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::total         2564                       # number of demand (read+write) misses
system.numa_caches_downward1.overall_misses::switch_cpus3.inst         1668                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus3.data          896                       # number of overall misses
system.numa_caches_downward1.overall_misses::total         2564                       # number of overall misses
system.numa_caches_downward1.WritebackDirty_accesses::writebacks          165                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.WritebackDirty_accesses::total          165                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus3.data            6                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::total            6                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus3.data           62                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::total           62                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus3.data           35                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::total           35                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus3.inst         1668                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus3.data          864                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::total         2532                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.demand_accesses::switch_cpus3.inst         1668                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus3.data          899                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::total         2567                       # number of demand (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus3.inst         1668                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus3.data          899                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::total         2567                       # number of overall (read+write) accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus3.data     0.942857                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::total     0.942857                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus3.data     0.998843                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::total     0.999605                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus3.data     0.996663                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::total     0.998831                       # miss rate for demand accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus3.data     0.996663                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::total     0.998831                       # miss rate for overall accesses
system.numa_caches_downward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward1.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward1.writebacks::writebacks          162                       # number of writebacks
system.numa_caches_downward1.writebacks::total          162                       # number of writebacks
system.numa_caches_downward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward0.tags.replacements         2622                       # number of replacements
system.numa_caches_upward0.tags.tagsinuse    15.905229                       # Cycle average of tags in use
system.numa_caches_upward0.tags.total_refs           72                       # Total number of references to valid blocks.
system.numa_caches_upward0.tags.sampled_refs         2622                       # Sample count of references to valid blocks.
system.numa_caches_upward0.tags.avg_refs     0.027460                       # Average number of references to valid blocks.
system.numa_caches_upward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward0.tags.occ_blocks::writebacks     2.025250                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::cpu2.inst     1.456375                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::cpu2.data     0.364656                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::cpu3.inst     3.645987                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::cpu3.data     0.364715                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus3.inst     4.411578                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus3.data     3.636668                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_percent::writebacks     0.126578                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::cpu2.inst     0.091023                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::cpu2.data     0.022791                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::cpu3.inst     0.227874                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::cpu3.data     0.022795                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus3.inst     0.275724                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus3.data     0.227292                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::total     0.994077                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_upward0.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_upward0.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_upward0.tags.tag_accesses        46185                       # Number of tag accesses
system.numa_caches_upward0.tags.data_accesses        46185                       # Number of data accesses
system.numa_caches_upward0.WritebackDirty_hits::writebacks          162                       # number of WritebackDirty hits
system.numa_caches_upward0.WritebackDirty_hits::total          162                       # number of WritebackDirty hits
system.numa_caches_upward0.ReadExReq_hits::switch_cpus3.data            1                       # number of ReadExReq hits
system.numa_caches_upward0.ReadExReq_hits::total            1                       # number of ReadExReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus3.data            4                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::total            4                       # number of ReadSharedReq hits
system.numa_caches_upward0.demand_hits::switch_cpus3.data            5                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::total            5                       # number of demand (read+write) hits
system.numa_caches_upward0.overall_hits::switch_cpus3.data            5                       # number of overall hits
system.numa_caches_upward0.overall_hits::total            5                       # number of overall hits
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus3.data            6                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::total            6                       # number of UpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus3.data           62                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::total           62                       # number of SCUpgradeReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus3.data           32                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::total           32                       # number of ReadExReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus3.inst         1668                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus3.data          859                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::total         2527                       # number of ReadSharedReq misses
system.numa_caches_upward0.demand_misses::switch_cpus3.inst         1668                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus3.data          891                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::total         2559                       # number of demand (read+write) misses
system.numa_caches_upward0.overall_misses::switch_cpus3.inst         1668                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus3.data          891                       # number of overall misses
system.numa_caches_upward0.overall_misses::total         2559                       # number of overall misses
system.numa_caches_upward0.WritebackDirty_accesses::writebacks          162                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.WritebackDirty_accesses::total          162                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus3.data            6                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::total            6                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus3.data           62                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::total           62                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus3.data           33                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::total           33                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus3.inst         1668                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus3.data          863                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::total         2531                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.demand_accesses::switch_cpus3.inst         1668                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus3.data          896                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::total         2564                       # number of demand (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus3.inst         1668                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus3.data          896                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::total         2564                       # number of overall (read+write) accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus3.data     0.969697                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::total     0.969697                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus3.data     0.995365                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::total     0.998420                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus3.data     0.994420                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::total     0.998050                       # miss rate for demand accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus3.data     0.994420                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::total     0.998050                       # miss rate for overall accesses
system.numa_caches_upward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward0.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward0.writebacks::writebacks          157                       # number of writebacks
system.numa_caches_upward0.writebacks::total          157                       # number of writebacks
system.numa_caches_upward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward1.tags.replacements         7447                       # number of replacements
system.numa_caches_upward1.tags.tagsinuse    14.788624                       # Cycle average of tags in use
system.numa_caches_upward1.tags.total_refs           48                       # Total number of references to valid blocks.
system.numa_caches_upward1.tags.sampled_refs         7447                       # Sample count of references to valid blocks.
system.numa_caches_upward1.tags.avg_refs     0.006446                       # Average number of references to valid blocks.
system.numa_caches_upward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward1.tags.occ_blocks::writebacks    12.623457                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::cpu0.inst     0.000925                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::cpu0.data     0.000353                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus0.inst     0.322385                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus0.data     0.652754                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus1.inst     0.174079                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus1.data     1.014671                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_percent::writebacks     0.788966                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::cpu0.inst     0.000058                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::cpu0.data     0.000022                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus0.inst     0.020149                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus0.data     0.040797                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus1.inst     0.010880                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus1.data     0.063417                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::total     0.924289                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_task_id_blocks::1024           14                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.numa_caches_upward1.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.numa_caches_upward1.tags.tag_accesses       100271                       # Number of tag accesses
system.numa_caches_upward1.tags.data_accesses       100271                       # Number of data accesses
system.numa_caches_upward1.WritebackDirty_hits::writebacks         4916                       # number of WritebackDirty hits
system.numa_caches_upward1.WritebackDirty_hits::total         4916                       # number of WritebackDirty hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus0.data            1                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::total            1                       # number of ReadSharedReq hits
system.numa_caches_upward1.demand_hits::switch_cpus0.data            1                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::total            1                       # number of demand (read+write) hits
system.numa_caches_upward1.overall_hits::switch_cpus0.data            1                       # number of overall hits
system.numa_caches_upward1.overall_hits::total            1                       # number of overall hits
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus0.data           90                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus1.data           21                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::total          111                       # number of UpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus0.data            8                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus1.data            9                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::total           17                       # number of SCUpgradeReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus0.data         1844                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus1.data          543                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::total         2387                       # number of ReadExReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus0.inst          557                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus0.data         1359                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus1.inst           49                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus1.data          619                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::total         2584                       # number of ReadSharedReq misses
system.numa_caches_upward1.demand_misses::switch_cpus0.inst          557                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus0.data         3203                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus1.inst           49                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus1.data         1162                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::total         4971                       # number of demand (read+write) misses
system.numa_caches_upward1.overall_misses::switch_cpus0.inst          557                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus0.data         3203                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus1.inst           49                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus1.data         1162                       # number of overall misses
system.numa_caches_upward1.overall_misses::total         4971                       # number of overall misses
system.numa_caches_upward1.WritebackDirty_accesses::writebacks         4916                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.WritebackDirty_accesses::total         4916                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus0.data           90                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus1.data           21                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::total          111                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus0.data            8                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus1.data            9                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::total           17                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus0.data         1844                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus1.data          543                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::total         2387                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus0.inst          557                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus0.data         1360                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus1.inst           49                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus1.data          619                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::total         2585                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.demand_accesses::switch_cpus0.inst          557                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus0.data         3204                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus1.inst           49                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus1.data         1162                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::total         4972                       # number of demand (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus0.inst          557                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus0.data         3204                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus1.inst           49                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus1.data         1162                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::total         4972                       # number of overall (read+write) accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus0.data     0.999265                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::total     0.999613                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus0.data     0.999688                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus1.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::total     0.999799                       # miss rate for demand accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus0.data     0.999688                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus1.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::total     0.999799                       # miss rate for overall accesses
system.numa_caches_upward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward1.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward1.writebacks::writebacks         4911                       # number of writebacks
system.numa_caches_upward1.writebacks::total         4911                       # number of writebacks
system.numa_caches_upward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits               33923                       # DTB read hits
system.switch_cpus0.dtb.read_misses                90                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses            8139                       # DTB read accesses
system.switch_cpus0.dtb.write_hits              28429                       # DTB write hits
system.switch_cpus0.dtb.write_misses               15                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   7                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses           4585                       # DTB write accesses
system.switch_cpus0.dtb.data_hits               62352                       # DTB hits
system.switch_cpus0.dtb.data_misses               105                       # DTB misses
system.switch_cpus0.dtb.data_acv                    7                       # DTB access violations
system.switch_cpus0.dtb.data_accesses           12724                       # DTB accesses
system.switch_cpus0.itb.fetch_hits              43649                       # ITB hits
system.switch_cpus0.itb.fetch_misses               94                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses          43743                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                  301665                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts             165934                       # Number of instructions committed
system.switch_cpus0.committedOps               165934                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses       160127                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses           246                       # Number of float alu accesses
system.switch_cpus0.num_func_calls               4115                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts        17154                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts              160127                       # number of integer instructions
system.switch_cpus0.num_fp_insts                  246                       # number of float instructions
system.switch_cpus0.num_int_register_reads       220826                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes       112900                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads          119                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes          102                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs                62616                       # number of memory refs
system.switch_cpus0.num_load_insts              34127                       # Number of load instructions
system.switch_cpus0.num_store_insts             28489                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      230978.945317                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      70686.054683                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.234320                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.765680                       # Percentage of idle cycles
system.switch_cpus0.Branches                    22552                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass         2862      1.72%      1.72% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu            95904     57.76%     59.48% # Class of executed instruction
system.switch_cpus0.op_class::IntMult             157      0.09%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd             31      0.02%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::MemRead           35087     21.13%     80.73% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite          28769     17.33%     98.05% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess          3236      1.95%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total            166046                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits               23721                       # DTB read hits
system.switch_cpus1.dtb.read_misses               326                       # DTB read misses
system.switch_cpus1.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses            1824                       # DTB read accesses
system.switch_cpus1.dtb.write_hits              13820                       # DTB write hits
system.switch_cpus1.dtb.write_misses               38                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses            875                       # DTB write accesses
system.switch_cpus1.dtb.data_hits               37541                       # DTB hits
system.switch_cpus1.dtb.data_misses               364                       # DTB misses
system.switch_cpus1.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus1.dtb.data_accesses            2699                       # DTB accesses
system.switch_cpus1.itb.fetch_hits              23252                       # ITB hits
system.switch_cpus1.itb.fetch_misses              125                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses          23377                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles              4522810635                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts             135481                       # Number of instructions committed
system.switch_cpus1.committedOps               135481                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses       130166                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses           297                       # Number of float alu accesses
system.switch_cpus1.num_func_calls               2695                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts        16016                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts              130166                       # number of integer instructions
system.switch_cpus1.num_fp_insts                  297                       # number of float instructions
system.switch_cpus1.num_int_register_reads       172842                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes        99144                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads          153                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs                38649                       # number of memory refs
system.switch_cpus1.num_load_insts              24605                       # Number of load instructions
system.switch_cpus1.num_store_insts             14044                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      3655350730.499755                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      867459904.500245                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.191797                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.808203                       # Percentage of idle cycles
system.switch_cpus1.Branches                    19745                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass         2816      2.07%      2.07% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu            86816     63.90%     65.97% # Class of executed instruction
system.switch_cpus1.op_class::IntMult              87      0.06%     66.03% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     66.03% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd             25      0.02%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              3      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::MemRead           25655     18.88%     84.94% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite          14054     10.34%     95.28% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess          6410      4.72%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            135866                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits                  82                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_hits                 59                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.data_hits                 141                       # DTB hits
system.switch_cpus2.dtb.data_misses                 0                       # DTB misses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus2.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus2.itb.fetch_misses                0                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles              4522810521                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts                370                       # Number of instructions committed
system.switch_cpus2.committedOps                  370                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus2.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts                 351                       # number of integer instructions
system.switch_cpus2.num_fp_insts                    0                       # number of float instructions
system.switch_cpus2.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs                  142                       # number of memory refs
system.switch_cpus2.num_load_insts                 82                       # Number of load instructions
system.switch_cpus2.num_store_insts                60                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      4520456707.848256                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      2353813.151744                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.000520                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.999480                       # Percentage of idle cycles
system.switch_cpus2.Branches                       48                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu              200     54.05%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::IntMult               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::MemRead              91     24.59%     79.19% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite             60     16.22%     95.41% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess            17      4.59%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total               370                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits               82681                       # DTB read hits
system.switch_cpus3.dtb.read_misses               372                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses           34074                       # DTB read accesses
system.switch_cpus3.dtb.write_hits              88100                       # DTB write hits
system.switch_cpus3.dtb.write_misses              106                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   5                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses          15516                       # DTB write accesses
system.switch_cpus3.dtb.data_hits              170781                       # DTB hits
system.switch_cpus3.dtb.data_misses               478                       # DTB misses
system.switch_cpus3.dtb.data_acv                    5                       # DTB access violations
system.switch_cpus3.dtb.data_accesses           49590                       # DTB accesses
system.switch_cpus3.itb.fetch_hits             161857                       # ITB hits
system.switch_cpus3.itb.fetch_misses              152                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses         162009                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles              4523217714                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts             450648                       # Number of instructions committed
system.switch_cpus3.committedOps               450648                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses       433704                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses          3618                       # Number of float alu accesses
system.switch_cpus3.num_func_calls               8515                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts        46908                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts              433704                       # number of integer instructions
system.switch_cpus3.num_fp_insts                 3618                       # number of float instructions
system.switch_cpus3.num_int_register_reads       624037                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes       294555                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads         2367                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes         2352                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs               171895                       # number of memory refs
system.switch_cpus3.num_load_insts              83521                       # Number of load instructions
system.switch_cpus3.num_store_insts             88374                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      1644276940.661465                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      2878940773.338535                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.636481                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.363519                       # Percentage of idle cycles
system.switch_cpus3.Branches                    58289                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass         9711      2.15%      2.15% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu           256300     56.81%     58.97% # Class of executed instruction
system.switch_cpus3.op_class::IntMult             512      0.11%     59.08% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     59.08% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd           1172      0.26%     59.34% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     59.34% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     59.34% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     59.34% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv            227      0.05%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::MemRead           85781     19.01%     78.40% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite          88441     19.60%     98.01% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess          8987      1.99%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total            451131                       # Class of executed instruction
system.system_bus.trans_dist::ReadResp           5116                       # Transaction distribution
system.system_bus.trans_dist::WriteReq              5                       # Transaction distribution
system.system_bus.trans_dist::WriteResp             5                       # Transaction distribution
system.system_bus.trans_dist::WritebackDirty         5078                       # Transaction distribution
system.system_bus.trans_dist::CleanEvict         3921                       # Transaction distribution
system.system_bus.trans_dist::UpgradeReq          129                       # Transaction distribution
system.system_bus.trans_dist::SCUpgradeReq           84                       # Transaction distribution
system.system_bus.trans_dist::UpgradeResp          196                       # Transaction distribution
system.system_bus.trans_dist::ReadExReq          2421                       # Transaction distribution
system.system_bus.trans_dist::ReadExResp         2420                       # Transaction distribution
system.system_bus.trans_dist::ReadSharedReq         5116                       # Transaction distribution
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side        16414                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::total        16414                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side         8077                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::total         8077                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count::total              24491                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side       632832                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::total       632832                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side       174504                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::total       174504                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size::total              807336                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.snoops                        30263                       # Total snoops (count)
system.system_bus.snoop_fanout::samples         46583                       # Request fanout histogram
system.system_bus.snoop_fanout::mean         1.640341                       # Request fanout histogram
system.system_bus.snoop_fanout::stdev        0.479906                       # Request fanout histogram
system.system_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::0                   0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::1               16754     35.97%     35.97% # Request fanout histogram
system.system_bus.snoop_fanout::2               29829     64.03%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::min_value            1                       # Request fanout histogram
system.system_bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.system_bus.snoop_fanout::total           46583                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000733                       # Number of seconds simulated
sim_ticks                                   733119500                       # Number of ticks simulated
final_tick                               2262698479500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               18895674                       # Simulator instruction rate (inst/s)
host_op_rate                                 18895440                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              115359567                       # Simulator tick rate (ticks/s)
host_mem_usage                                 763288                       # Number of bytes of host memory used
host_seconds                                     6.36                       # Real time elapsed on the host
sim_insts                                   120080647                       # Number of instructions simulated
sim_ops                                     120080647                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.bytes_read::switch_cpus0.inst         7232                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus0.data         4352                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus1.inst        94400                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus1.data        27136                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus2.inst       323520                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus2.data       244800                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus3.inst        17088                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus3.data         7808                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total            726336                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus0.inst         7232                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus1.inst        94400                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus2.inst       323520                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus3.inst        17088                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total       442240                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::writebacks       944000                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total         944000                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::switch_cpus0.inst          113                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus0.data           68                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus1.inst         1475                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus1.data          424                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus2.inst         5055                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus2.data         3825                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus3.inst          267                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus3.data          122                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total              11349                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::writebacks        14750                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total             14750                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::switch_cpus0.inst      9864695                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus0.data      5936276                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus1.inst    128764819                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus1.data     37014429                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus2.inst    441292313                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus2.data    333915549                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus3.inst     23308615                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus3.data     10650378                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            990747075                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus0.inst      9864695                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus1.inst    128764819                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus2.inst    441292313                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus3.inst     23308615                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total       603230442                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::writebacks     1287648194                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total          1287648194                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::writebacks     1287648194                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus0.inst      9864695                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus0.data      5936276                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus1.inst    128764819                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus1.data     37014429                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus2.inst    441292313                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus2.data    333915549                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus3.inst     23308615                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus3.data     10650378                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total          2278395268                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                            0                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                          nan                       # Average gap between requests
system.mem_ctrls0.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.bytes_read::switch_cpus0.data          320                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus1.inst        36032                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus1.data       147712                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus2.inst        19072                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus2.data       269248                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus3.data        12992                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::tsunami.ide       344512                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total            829888                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus1.inst        36032                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus2.inst        19072                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total        55104                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::writebacks       860672                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total         860672                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::switch_cpus0.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus1.inst          563                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus1.data         2308                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus2.inst          298                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus2.data         4207                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus3.data          203                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::tsunami.ide         5383                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total              12967                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::writebacks        13448                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total             13448                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::switch_cpus0.data       436491                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus1.inst     49148877                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus1.data    201484206                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus2.inst     26014858                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus2.data    367263454                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus3.data     17721531                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::tsunami.ide      469926117                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total           1131995534                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus1.inst     49148877                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus2.inst     26014858                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total        75163735                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::writebacks     1173985960                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total          1173985960                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::writebacks     1173985960                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus0.data       436491                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus1.inst     49148877                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus1.data    201484206                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus2.inst     26014858                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus2.data    367263454                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus3.data     17721531                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::tsunami.ide     469926117                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total          2305981494                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                            0                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                          nan                       # Average gap between requests
system.mem_ctrls1.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                       546                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     227     41.73%     41.73% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     74     13.60%     55.33% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                      1      0.18%     55.51% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.18%     55.70% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    241     44.30%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                 544                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      227     42.91%     42.91% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      74     13.99%     56.90% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                       1      0.19%     57.09% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.19%     57.28% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     226     42.72%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                  529                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0               900748000     95.82%     95.82% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                5550000      0.59%     96.41% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                  49000      0.01%     96.42% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 164500      0.02%     96.44% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31               33509500      3.56%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total           940021000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.937759                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.972426                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.callpal::swpipl                  394     83.83%     83.83% # number of callpals executed
system.cpu0.kern.callpal::rdps                      2      0.43%     84.26% # number of callpals executed
system.cpu0.kern.callpal::rti                      74     15.74%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                   470                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel               76                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                  0                      
system.cpu0.kern.mode_good::user                    0                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu0.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements               85                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          441.599274                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs               1986                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs               85                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            23.364706                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   441.599274                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.862499                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.862499                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          457                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          387                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.892578                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses            61706                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses           61706                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        18926                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          18926                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        10743                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         10743                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          520                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          520                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          446                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          446                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data        29669                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           29669                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data        29669                       # number of overall hits
system.cpu0.dcache.overall_hits::total          29669                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data          103                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          103                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           29                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           29                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data           12                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           12                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           11                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           11                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data          132                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total           132                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data          132                       # number of overall misses
system.cpu0.dcache.overall_misses::total          132                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        19029                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        19029                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        10772                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        10772                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          532                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          532                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          457                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          457                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data        29801                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        29801                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data        29801                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        29801                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.005413                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.005413                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.002692                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.002692                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.022556                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.022556                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.024070                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.024070                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.004429                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.004429                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.004429                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.004429                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks           35                       # number of writebacks
system.cpu0.dcache.writebacks::total               35                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements              195                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs              31318                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              195                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           160.605128                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           81                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          350                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           63                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           203087                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          203087                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       101251                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         101251                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       101251                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          101251                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       101251                       # number of overall hits
system.cpu0.icache.overall_hits::total         101251                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst          195                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          195                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst          195                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           195                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst          195                       # number of overall misses
system.cpu0.icache.overall_misses::total          195                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       101446                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       101446                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       101446                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       101446                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       101446                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       101446                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.001922                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.001922                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.001922                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.001922                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.001922                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.001922                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks          195                       # number of writebacks
system.cpu0.icache.writebacks::total              195                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       3                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                       681                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     174     46.65%     46.65% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                      1      0.27%     46.92% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1      0.27%     47.18% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    197     52.82%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 373                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      174     49.86%     49.86% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                       1      0.29%     50.14% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1      0.29%     50.43% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     173     49.57%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  349                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0               718014500     98.22%     98.22% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                  49000      0.01%     98.23% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 164500      0.02%     98.25% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31               12808500      1.75%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total           731036500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.878173                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.935657                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.25%      0.25% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   14      3.49%      3.74% # number of callpals executed
system.cpu1.kern.callpal::tbi                       2      0.50%      4.24% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  349     87.03%     91.27% # number of callpals executed
system.cpu1.kern.callpal::rdps                      2      0.50%     91.77% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     1      0.25%     92.02% # number of callpals executed
system.cpu1.kern.callpal::rti                      22      5.49%     97.51% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      2.24%     99.75% # number of callpals executed
system.cpu1.kern.callpal::imb                       1      0.25%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   401                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel               34                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 20                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  3                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 21                      
system.cpu1.kern.mode_good::user                   20                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.617647                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.333333                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.736842                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel          65229000     60.94%     60.94% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user            41803000     39.06%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      14                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements             5167                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          500.331222                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              75525                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             5167                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.616799                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   500.331222                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.977209                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.977209                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          497                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          444                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.970703                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           165282                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          165282                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        41621                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          41621                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        31946                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         31946                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          529                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          529                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          596                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          596                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data        73567                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           73567                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data        73567                       # number of overall hits
system.cpu1.dcache.overall_hits::total          73567                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         3007                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         3007                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         2206                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2206                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data          102                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          102                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           34                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           34                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         5213                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          5213                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         5213                       # number of overall misses
system.cpu1.dcache.overall_misses::total         5213                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        44628                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        44628                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        34152                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        34152                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          631                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          631                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          630                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          630                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data        78780                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        78780                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data        78780                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        78780                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.067379                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.067379                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.064594                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.064594                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.161648                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.161648                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.053968                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.053968                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.066172                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.066172                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.066172                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.066172                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         3124                       # number of writebacks
system.cpu1.dcache.writebacks::total             3124                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             2768                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.983807                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             395955                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2768                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           143.047327                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst     0.075617                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   511.908190                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.000148                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.999821                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999968                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0          102                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          410                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           434278                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          434278                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       212984                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         212984                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       212984                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          212984                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       212984                       # number of overall hits
system.cpu1.icache.overall_hits::total         212984                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         2770                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2770                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         2770                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2770                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         2770                       # number of overall misses
system.cpu1.icache.overall_misses::total         2770                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       215754                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       215754                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       215754                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       215754                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       215754                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       215754                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.012839                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.012839                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.012839                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.012839                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.012839                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.012839                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks         2768                       # number of writebacks
system.cpu1.icache.writebacks::total             2768                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                      69                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                      4695                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                    1062     39.54%     39.54% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                     18      0.67%     40.21% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                      1      0.04%     40.25% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      0.04%     40.28% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                   1604     59.72%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                2686                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                     1061     49.56%     49.56% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                      18      0.84%     50.40% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                       1      0.05%     50.44% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      0.05%     50.49% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                    1060     49.51%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                 2141                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0               760794500     80.93%     80.93% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21                1287000      0.14%     81.07% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                  49000      0.01%     81.07% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 112000      0.01%     81.08% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31              177821000     18.92%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total           940063500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.999058                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.660848                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.797096                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::4                         3     12.00%     12.00% # number of syscalls executed
system.cpu2.kern.syscall::6                         1      4.00%     16.00% # number of syscalls executed
system.cpu2.kern.syscall::17                        4     16.00%     32.00% # number of syscalls executed
system.cpu2.kern.syscall::45                        1      4.00%     36.00% # number of syscalls executed
system.cpu2.kern.syscall::48                        1      4.00%     40.00% # number of syscalls executed
system.cpu2.kern.syscall::54                        1      4.00%     44.00% # number of syscalls executed
system.cpu2.kern.syscall::59                        1      4.00%     48.00% # number of syscalls executed
system.cpu2.kern.syscall::71                       10     40.00%     88.00% # number of syscalls executed
system.cpu2.kern.syscall::144                       1      4.00%     92.00% # number of syscalls executed
system.cpu2.kern.syscall::256                       1      4.00%     96.00% # number of syscalls executed
system.cpu2.kern.syscall::257                       1      4.00%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                    25                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                    4      0.12%      0.12% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  167      5.17%      5.30% # number of callpals executed
system.cpu2.kern.callpal::tbi                       5      0.15%      5.45% # number of callpals executed
system.cpu2.kern.callpal::swpipl                 2449     75.87%     81.32% # number of callpals executed
system.cpu2.kern.callpal::rdps                     97      3.00%     84.32% # number of callpals executed
system.cpu2.kern.callpal::wrusp                     1      0.03%     84.36% # number of callpals executed
system.cpu2.kern.callpal::rti                     217      6.72%     91.08% # number of callpals executed
system.cpu2.kern.callpal::callsys                  42      1.30%     92.38% # number of callpals executed
system.cpu2.kern.callpal::imb                       2      0.06%     92.44% # number of callpals executed
system.cpu2.kern.callpal::rdunique                243      7.53%     99.97% # number of callpals executed
system.cpu2.kern.callpal::wrunique                  1      0.03%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                  3228                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel              383                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                196                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                195                      
system.cpu2.kern.mode_good::user                  196                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.509138                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.675302                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel        1661859500     96.70%     96.70% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user            56771500      3.30%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     167                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements            18446                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          485.223154                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs             332571                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            18446                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            18.029437                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data    35.828655                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   449.394498                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.069978                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.877724                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.947701                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          508                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          406                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          100                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses           730376                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses          730376                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       189809                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         189809                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       138354                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        138354                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         4113                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         4113                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         4529                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         4529                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       328163                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          328163                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       328163                       # number of overall hits
system.cpu2.dcache.overall_hits::total         328163                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        10978                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        10978                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data         7388                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         7388                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data          546                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          546                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data           94                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           94                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        18366                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         18366                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        18366                       # number of overall misses
system.cpu2.dcache.overall_misses::total        18366                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       200787                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       200787                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       145742                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       145742                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         4659                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         4659                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         4623                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         4623                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       346529                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       346529                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       346529                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       346529                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.054675                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.054675                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.050692                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.050692                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.117193                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.117193                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.020333                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.020333                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.053000                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.053000                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.053000                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.053000                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        11211                       # number of writebacks
system.cpu2.dcache.writebacks::total            11211                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements            25537                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            1109909                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            25537                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            43.462779                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst    70.241842                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   441.758158                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.137191                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.862809                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0          346                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1          161                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          2248815                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         2248815                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1086102                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1086102                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1086102                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1086102                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1086102                       # number of overall hits
system.cpu2.icache.overall_hits::total        1086102                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst        25537                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        25537                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst        25537                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         25537                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst        25537                       # number of overall misses
system.cpu2.icache.overall_misses::total        25537                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1111639                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1111639                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1111639                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1111639                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1111639                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1111639                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.022972                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.022972                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.022972                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.022972                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.022972                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.022972                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks        25537                       # number of writebacks
system.cpu2.icache.writebacks::total            25537                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       6                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                        82                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                      26     36.62%     36.62% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                      1      1.41%     38.03% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      3      4.23%     42.25% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                     41     57.75%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                  71                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                       26     47.27%     47.27% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                       1      1.82%     49.09% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       3      5.45%     54.55% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                      25     45.45%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                   55                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0               932947000     99.51%     99.51% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                  49000      0.01%     99.51% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 351500      0.04%     99.55% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31                4228000      0.45%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total           937575500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.609756                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.774648                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.callpal::swpctx                    3      3.95%      3.95% # number of callpals executed
system.cpu3.kern.callpal::swpipl                   65     85.53%     89.47% # number of callpals executed
system.cpu3.kern.callpal::rdps                      5      6.58%     96.05% # number of callpals executed
system.cpu3.kern.callpal::rti                       3      3.95%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                    76                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel                6                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                  0                      
system.cpu3.kern.mode_good::user                    0                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu3.kern.swap_context                       3                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements              535                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          419.650999                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs               3508                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs              535                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             6.557009                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   419.650999                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.819631                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.819631                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          423                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          300                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           91                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.826172                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses            15000                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses           15000                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data         3285                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total           3285                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data         3104                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total          3104                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data           34                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total           34                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data           39                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total           39                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data         6389                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total            6389                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data         6389                       # number of overall hits
system.cpu3.dcache.overall_hits::total           6389                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data          422                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total          422                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          253                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          253                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data           21                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           21                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data           14                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           14                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data          675                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total           675                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data          675                       # number of overall misses
system.cpu3.dcache.overall_misses::total          675                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data         3707                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total         3707                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data         3357                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total         3357                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data           55                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total           55                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data           53                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total           53                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data         7064                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total         7064                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data         7064                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total         7064                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.113839                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.113839                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.075365                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.075365                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.381818                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.381818                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.264151                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.264151                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.095555                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.095555                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.095555                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.095555                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          287                       # number of writebacks
system.cpu3.dcache.writebacks::total              287                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements              981                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs              59381                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              981                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            60.531091                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           80                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          400                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           32                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses            41103                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses           41103                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst        19080                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total          19080                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst        19080                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total           19080                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst        19080                       # number of overall hits
system.cpu3.icache.overall_hits::total          19080                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst          981                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          981                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst          981                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           981                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst          981                       # number of overall misses
system.cpu3.icache.overall_misses::total          981                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst        20061                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total        20061                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst        20061                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total        20061                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst        20061                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total        20061                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.048901                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.048901                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.048901                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.048901                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.048901                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.048901                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks          981                       # number of writebacks
system.cpu3.icache.writebacks::total              981                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 143                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  1196032                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        149                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  675                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 675                       # Transaction distribution
system.iobus.trans_dist::WriteReq               19313                       # Transaction distribution
system.iobus.trans_dist::WriteResp              19313                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          284                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           24                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          590                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          754                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          864                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2516                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        37460                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        37460                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   39976                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         1136                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           96                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          813                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          377                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          486                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2908                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1196368                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1196368                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1199276                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                18730                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                18730                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::1           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               168570                       # Number of tag accesses
system.iocache.tags.data_accesses              168570                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide           42                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               42                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide        18688                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        18688                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide           42                       # number of demand (read+write) misses
system.iocache.demand_misses::total                42                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           42                       # number of overall misses
system.iocache.overall_misses::total               42                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide           42                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             42                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide        18688                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        18688                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           42                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              42                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           42                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             42                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks           18688                       # number of writebacks
system.iocache.writebacks::total                18688                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2bus0.snoop_filter.tot_requests         16684                       # Total number of requests made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_requests         8597                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_requests          685                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.snoop_filter.tot_snoops            6899                       # Total number of snoops made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_snoops         6227                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_snoops          672                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.trans_dist::ReadReq                 447                       # Transaction distribution
system.l2bus0.trans_dist::ReadResp               6636                       # Transaction distribution
system.l2bus0.trans_dist::WriteReq                302                       # Transaction distribution
system.l2bus0.trans_dist::WriteResp               302                       # Transaction distribution
system.l2bus0.trans_dist::WritebackDirty         3159                       # Transaction distribution
system.l2bus0.trans_dist::WritebackClean         2538                       # Transaction distribution
system.l2bus0.trans_dist::CleanEvict             1853                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeReq              133                       # Transaction distribution
system.l2bus0.trans_dist::SCUpgradeReq             45                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeResp             178                       # Transaction distribution
system.l2bus0.trans_dist::ReadExReq              2102                       # Transaction distribution
system.l2bus0.trans_dist::ReadExResp             2102                       # Transaction distribution
system.l2bus0.trans_dist::ReadCleanReq           2965                       # Transaction distribution
system.l2bus0.trans_dist::ReadSharedReq          3224                       # Transaction distribution
system.l2bus0.pkt_count_system.cpu0.icache.mem_side::system.l2cache0.cpu_side          537                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side         1878                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu1.icache.mem_side::system.l2cache0.cpu_side         7931                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side        15640                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count::total                  25986                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.icache.mem_side::system.l2cache0.cpu_side        21888                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side        12100                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu1.icache.mem_side::system.l2cache0.cpu_side       330304                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side       532760                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size::total                  897052                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.snoops                            96271                       # Total snoops (count)
system.l2bus0.snoop_fanout::samples            113559                       # Request fanout histogram
system.l2bus0.snoop_fanout::mean             0.080531                       # Request fanout histogram
system.l2bus0.snoop_fanout::stdev            0.293086                       # Request fanout histogram
system.l2bus0.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus0.snoop_fanout::0                  105087     92.54%     92.54% # Request fanout histogram
system.l2bus0.snoop_fanout::1                    7799      6.87%     99.41% # Request fanout histogram
system.l2bus0.snoop_fanout::2                     673      0.59%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus0.snoop_fanout::max_value               2                       # Request fanout histogram
system.l2bus0.snoop_fanout::total              113559                       # Request fanout histogram
system.l2bus1.snoop_filter.tot_requests         91733                       # Total number of requests made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_requests        45467                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_requests        11279                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.snoop_filter.tot_snoops           16256                       # Total number of snoops made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_snoops        13999                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_snoops         2257                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.trans_dist::ReadReq                 186                       # Transaction distribution
system.l2bus1.trans_dist::ReadResp              38671                       # Transaction distribution
system.l2bus1.trans_dist::WriteReq                323                       # Transaction distribution
system.l2bus1.trans_dist::WriteResp               323                       # Transaction distribution
system.l2bus1.trans_dist::WritebackDirty        11498                       # Transaction distribution
system.l2bus1.trans_dist::WritebackClean        18245                       # Transaction distribution
system.l2bus1.trans_dist::CleanEvict             4618                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeReq              198                       # Transaction distribution
system.l2bus1.trans_dist::SCUpgradeReq            108                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeResp             306                       # Transaction distribution
system.l2bus1.trans_dist::ReadExReq              7443                       # Transaction distribution
system.l2bus1.trans_dist::ReadExResp             7443                       # Transaction distribution
system.l2bus1.trans_dist::ReadCleanReq          26518                       # Transaction distribution
system.l2bus1.trans_dist::ReadSharedReq         11967                       # Transaction distribution
system.l2bus1.pkt_count_system.cpu2.icache.mem_side::system.l2cache1.cpu_side        68475                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu2.dcache.mem_side::system.l2cache1.cpu_side        54619                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu3.icache.mem_side::system.l2cache1.cpu_side         2806                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu3.dcache.mem_side::system.l2cache1.cpu_side         1947                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count::total                 127847                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu2.icache.mem_side::system.l2cache1.cpu_side      2748032                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu2.dcache.mem_side::system.l2cache1.cpu_side      1918804                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu3.icache.mem_side::system.l2cache1.cpu_side       116800                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu3.dcache.mem_side::system.l2cache1.cpu_side        60396                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size::total                 4844032                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.snoops                            82160                       # Total snoops (count)
system.l2bus1.snoop_fanout::samples            173941                       # Request fanout histogram
system.l2bus1.snoop_fanout::mean             0.234194                       # Request fanout histogram
system.l2bus1.snoop_fanout::stdev            0.453176                       # Request fanout histogram
system.l2bus1.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus1.snoop_fanout::0                  135467     77.88%     77.88% # Request fanout histogram
system.l2bus1.snoop_fanout::1                   36213     20.82%     98.70% # Request fanout histogram
system.l2bus1.snoop_fanout::2                    2260      1.30%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::3                       1      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus1.snoop_fanout::max_value               3                       # Request fanout histogram
system.l2bus1.snoop_fanout::total              173941                       # Request fanout histogram
system.l2cache0.tags.replacements                6632                       # number of replacements
system.l2cache0.tags.tagsinuse            3791.822456                       # Cycle average of tags in use
system.l2cache0.tags.total_refs                  4220                       # Total number of references to valid blocks.
system.l2cache0.tags.sampled_refs                6632                       # Sample count of references to valid blocks.
system.l2cache0.tags.avg_refs                0.636309                       # Average number of references to valid blocks.
system.l2cache0.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache0.tags.occ_blocks::writebacks  1753.304796                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu0.inst     1.173472                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu0.data            4                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.inst    12.782669                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.data     7.973719                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus1.inst   876.308225                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus1.data  1136.279575                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_percent::writebacks     0.428053                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu0.inst     0.000286                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu0.data     0.000977                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.inst     0.003121                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.data     0.001947                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus1.inst     0.213942                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus1.data     0.277412                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::total      0.925738                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_task_id_blocks::1024         3678                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::0          268                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::1           40                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::2         3361                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.l2cache0.tags.occ_task_id_percent::1024     0.897949                       # Percentage of cache occupancy per task id
system.l2cache0.tags.tag_accesses              137181                       # Number of tag accesses
system.l2cache0.tags.data_accesses             137181                       # Number of data accesses
system.l2cache0.WritebackDirty_hits::writebacks         3159                       # number of WritebackDirty hits
system.l2cache0.WritebackDirty_hits::total         3159                       # number of WritebackDirty hits
system.l2cache0.WritebackClean_hits::writebacks         2538                       # number of WritebackClean hits
system.l2cache0.WritebackClean_hits::total         2538                       # number of WritebackClean hits
system.l2cache0.ReadExReq_hits::switch_cpus1.data          183                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::total             183                       # number of ReadExReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus0.inst           82                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus1.inst          732                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::total          814                       # number of ReadCleanReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus0.data           27                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus1.data         1129                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::total         1156                       # number of ReadSharedReq hits
system.l2cache0.demand_hits::switch_cpus0.inst           82                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus0.data           27                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus1.inst          732                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus1.data         1312                       # number of demand (read+write) hits
system.l2cache0.demand_hits::total               2153                       # number of demand (read+write) hits
system.l2cache0.overall_hits::switch_cpus0.inst           82                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus0.data           27                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus1.inst          732                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus1.data         1312                       # number of overall hits
system.l2cache0.overall_hits::total              2153                       # number of overall hits
system.l2cache0.UpgradeReq_misses::switch_cpus0.data           18                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus1.data          112                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::total          130                       # number of UpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus0.data           11                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus1.data           32                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::total           43                       # number of SCUpgradeReq misses
system.l2cache0.ReadExReq_misses::switch_cpus0.data           11                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus1.data         1908                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::total          1919                       # number of ReadExReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus0.inst          113                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus1.inst         2038                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::total         2151                       # number of ReadCleanReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus0.data           88                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus1.data         1965                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::total         2053                       # number of ReadSharedReq misses
system.l2cache0.demand_misses::switch_cpus0.inst          113                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus0.data           99                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus1.inst         2038                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus1.data         3873                       # number of demand (read+write) misses
system.l2cache0.demand_misses::total             6123                       # number of demand (read+write) misses
system.l2cache0.overall_misses::switch_cpus0.inst          113                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus0.data           99                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus1.inst         2038                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus1.data         3873                       # number of overall misses
system.l2cache0.overall_misses::total            6123                       # number of overall misses
system.l2cache0.WritebackDirty_accesses::writebacks         3159                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackDirty_accesses::total         3159                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::writebacks         2538                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::total         2538                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus0.data           18                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus1.data          112                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::total          130                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus0.data           11                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus1.data           32                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::total           43                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus0.data           11                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus1.data         2091                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::total         2102                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus0.inst          195                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus1.inst         2770                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::total         2965                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus0.data          115                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus1.data         3094                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::total         3209                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.demand_accesses::switch_cpus0.inst          195                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus0.data          126                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus1.inst         2770                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus1.data         5185                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::total           8276                       # number of demand (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.inst          195                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.data          126                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus1.inst         2770                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus1.data         5185                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::total          8276                       # number of overall (read+write) accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus1.data     0.912482                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::total     0.912940                       # miss rate for ReadExReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus0.inst     0.579487                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus1.inst     0.735740                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::total     0.725464                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus0.data     0.765217                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus1.data     0.635100                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::total     0.639763                       # miss rate for ReadSharedReq accesses
system.l2cache0.demand_miss_rate::switch_cpus0.inst     0.579487                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus0.data     0.785714                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus1.inst     0.735740                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus1.data     0.746962                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::total      0.739850                       # miss rate for demand accesses
system.l2cache0.overall_miss_rate::switch_cpus0.inst     0.579487                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus0.data     0.785714                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus1.inst     0.735740                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus1.data     0.746962                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::total     0.739850                       # miss rate for overall accesses
system.l2cache0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache0.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache0.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache0.fast_writes                         0                       # number of fast writes performed
system.l2cache0.cache_copies                        0                       # number of cache copies performed
system.l2cache0.writebacks::writebacks           4402                       # number of writebacks
system.l2cache0.writebacks::total                4402                       # number of writebacks
system.l2cache0.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.l2cache1.tags.replacements               14632                       # number of replacements
system.l2cache1.tags.tagsinuse            3899.398604                       # Cycle average of tags in use
system.l2cache1.tags.total_refs                 43916                       # Total number of references to valid blocks.
system.l2cache1.tags.sampled_refs               14632                       # Sample count of references to valid blocks.
system.l2cache1.tags.avg_refs                3.001367                       # Average number of references to valid blocks.
system.l2cache1.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache1.tags.occ_blocks::writebacks  1333.147724                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu2.inst     2.325103                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu2.data     2.723203                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu3.inst            1                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu3.data     0.486230                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus2.inst  1286.791022                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus2.data   623.936828                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus3.inst   338.580007                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus3.data   310.408488                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_percent::writebacks     0.325476                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu2.inst     0.000568                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu2.data     0.000665                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu3.inst     0.000244                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu3.data     0.000119                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus2.inst     0.314158                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus2.data     0.152328                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus3.inst     0.082661                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus3.data     0.075783                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::total      0.952002                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_task_id_blocks::1024         4062                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::0         1202                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::1         2195                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::2          588                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::3           76                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.l2cache1.tags.occ_task_id_percent::1024     0.991699                       # Percentage of cache occupancy per task id
system.l2cache1.tags.tag_accesses              664991                       # Number of tag accesses
system.l2cache1.tags.data_accesses             664991                       # Number of data accesses
system.l2cache1.WritebackDirty_hits::writebacks        11498                       # number of WritebackDirty hits
system.l2cache1.WritebackDirty_hits::total        11498                       # number of WritebackDirty hits
system.l2cache1.WritebackClean_hits::writebacks        18245                       # number of WritebackClean hits
system.l2cache1.WritebackClean_hits::total        18245                       # number of WritebackClean hits
system.l2cache1.UpgradeReq_hits::switch_cpus2.data            1                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::total              1                       # number of UpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus2.data            1                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::total            1                       # number of SCUpgradeReq hits
system.l2cache1.ReadExReq_hits::switch_cpus2.data         1384                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus3.data           23                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::total            1407                       # number of ReadExReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus2.inst        20184                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus3.inst          714                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::total        20898                       # number of ReadCleanReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus2.data         8296                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus3.data          227                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::total         8523                       # number of ReadSharedReq hits
system.l2cache1.demand_hits::switch_cpus2.inst        20184                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus2.data         9680                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus3.inst          714                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus3.data          250                       # number of demand (read+write) hits
system.l2cache1.demand_hits::total              30828                       # number of demand (read+write) hits
system.l2cache1.overall_hits::switch_cpus2.inst        20184                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus2.data         9680                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus3.inst          714                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus3.data          250                       # number of overall hits
system.l2cache1.overall_hits::total             30828                       # number of overall hits
system.l2cache1.UpgradeReq_misses::switch_cpus2.data          109                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus3.data           11                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::total          120                       # number of UpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus2.data           83                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus3.data            4                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::total           87                       # number of SCUpgradeReq misses
system.l2cache1.ReadExReq_misses::switch_cpus2.data         5809                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus3.data          174                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::total          5983                       # number of ReadExReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus2.inst         5353                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus3.inst          267                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::total         5620                       # number of ReadCleanReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus2.data         3064                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus3.data          163                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::total         3227                       # number of ReadSharedReq misses
system.l2cache1.demand_misses::switch_cpus2.inst         5353                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus2.data         8873                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus3.inst          267                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus3.data          337                       # number of demand (read+write) misses
system.l2cache1.demand_misses::total            14830                       # number of demand (read+write) misses
system.l2cache1.overall_misses::switch_cpus2.inst         5353                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus2.data         8873                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus3.inst          267                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus3.data          337                       # number of overall misses
system.l2cache1.overall_misses::total           14830                       # number of overall misses
system.l2cache1.WritebackDirty_accesses::writebacks        11498                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackDirty_accesses::total        11498                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::writebacks        18245                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::total        18245                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus2.data          110                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus3.data           11                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::total          121                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus2.data           84                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus3.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::total           88                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus2.data         7193                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus3.data          197                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::total         7390                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus2.inst        25537                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus3.inst          981                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::total        26518                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus2.data        11360                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus3.data          390                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::total        11750                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.demand_accesses::switch_cpus2.inst        25537                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus2.data        18553                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus3.inst          981                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus3.data          587                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::total          45658                       # number of demand (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus2.inst        25537                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus2.data        18553                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus3.inst          981                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus3.data          587                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::total         45658                       # number of overall (read+write) accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus2.data     0.990909                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::total     0.991736                       # miss rate for UpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus2.data     0.988095                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::total     0.988636                       # miss rate for SCUpgradeReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus2.data     0.807591                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus3.data     0.883249                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::total     0.809608                       # miss rate for ReadExReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus2.inst     0.209617                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus3.inst     0.272171                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::total     0.211932                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus2.data     0.269718                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus3.data     0.417949                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::total     0.274638                       # miss rate for ReadSharedReq accesses
system.l2cache1.demand_miss_rate::switch_cpus2.inst     0.209617                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus2.data     0.478251                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus3.inst     0.272171                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus3.data     0.574106                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::total      0.324806                       # miss rate for demand accesses
system.l2cache1.overall_miss_rate::switch_cpus2.inst     0.209617                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus2.data     0.478251                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus3.inst     0.272171                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus3.data     0.574106                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::total     0.324806                       # miss rate for overall accesses
system.l2cache1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache1.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache1.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache1.fast_writes                         0                       # number of fast writes performed
system.l2cache1.cache_copies                        0                       # number of cache copies performed
system.l2cache1.writebacks::writebacks           5138                       # number of writebacks
system.l2cache1.writebacks::total                5138                       # number of writebacks
system.l2cache1.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.membus0.trans_dist::ReadReq                633                       # Transaction distribution
system.membus0.trans_dist::ReadResp             11635                       # Transaction distribution
system.membus0.trans_dist::WriteReq               625                       # Transaction distribution
system.membus0.trans_dist::WriteResp              625                       # Transaction distribution
system.membus0.trans_dist::WritebackDirty        24579                       # Transaction distribution
system.membus0.trans_dist::CleanEvict            5279                       # Transaction distribution
system.membus0.trans_dist::UpgradeReq             172                       # Transaction distribution
system.membus0.trans_dist::SCUpgradeReq           113                       # Transaction distribution
system.membus0.trans_dist::UpgradeResp            257                       # Transaction distribution
system.membus0.trans_dist::ReadExReq             4527                       # Transaction distribution
system.membus0.trans_dist::ReadExResp            4524                       # Transaction distribution
system.membus0.trans_dist::ReadSharedReq        11002                       # Transaction distribution
system.membus0.trans_dist::InvalidateReq        18688                       # Transaction distribution
system.membus0.trans_dist::InvalidateResp        18688                       # Transaction distribution
system.membus0.pkt_count_system.l2cache0.mem_side::system.mem_ctrls0.port         5335                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side        13279                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.bridge.slave         1498                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::total        20112                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port        24027                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.bridge.slave         1018                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::total        25045                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::system.mem_ctrls0.port        39536                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::system.numa_caches_downward0.cpu_side        16654                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::total        56190                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count::total                101347                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.mem_ctrls0.port       142720                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side       530496                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.bridge.slave         1820                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::total       675036                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port       694784                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.bridge.slave         1088                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::total       695872                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::system.mem_ctrls0.port       842752                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::system.numa_caches_downward0.cpu_side       355968                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::total      1198720                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size::total                2569628                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.snoops                           36535                       # Total snoops (count)
system.membus0.snoop_fanout::samples           102758                       # Request fanout histogram
system.membus0.snoop_fanout::mean            2.347535                       # Request fanout histogram
system.membus0.snoop_fanout::stdev           0.476190                       # Request fanout histogram
system.membus0.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::2                  67046     65.25%     65.25% # Request fanout histogram
system.membus0.snoop_fanout::3                  35712     34.75%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::min_value              2                       # Request fanout histogram
system.membus0.snoop_fanout::max_value              3                       # Request fanout histogram
system.membus0.snoop_fanout::total             102758                       # Request fanout histogram
system.membus1.trans_dist::ReadReq                186                       # Transaction distribution
system.membus1.trans_dist::ReadResp             11164                       # Transaction distribution
system.membus1.trans_dist::WriteReq               323                       # Transaction distribution
system.membus1.trans_dist::WriteResp              323                       # Transaction distribution
system.membus1.trans_dist::WritebackDirty        14954                       # Transaction distribution
system.membus1.trans_dist::CleanEvict            7427                       # Transaction distribution
system.membus1.trans_dist::UpgradeReq             333                       # Transaction distribution
system.membus1.trans_dist::SCUpgradeReq           120                       # Transaction distribution
system.membus1.trans_dist::UpgradeResp            353                       # Transaction distribution
system.membus1.trans_dist::ReadExReq            13397                       # Transaction distribution
system.membus1.trans_dist::ReadExResp           13344                       # Transaction distribution
system.membus1.trans_dist::ReadSharedReq        10978                       # Transaction distribution
system.membus1.pkt_count_system.l2cache1.mem_side::system.mem_ctrls1.port        16868                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side        26313                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::total        43181                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port        29721                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::total        29721                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count::total                 72902                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.mem_ctrls1.port       580224                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side       697600                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::total      1277824                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port      1236928                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::total      1236928                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size::total                2514752                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.snoops                           46932                       # Total snoops (count)
system.membus1.snoop_fanout::samples            95356                       # Request fanout histogram
system.membus1.snoop_fanout::mean            1.491222                       # Request fanout histogram
system.membus1.snoop_fanout::stdev           0.499926                       # Request fanout histogram
system.membus1.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::1                  48515     50.88%     50.88% # Request fanout histogram
system.membus1.snoop_fanout::2                  46841     49.12%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::min_value              1                       # Request fanout histogram
system.membus1.snoop_fanout::max_value              2                       # Request fanout histogram
system.membus1.snoop_fanout::total              95356                       # Request fanout histogram
system.numa_caches_downward0.tags.replacements        11890                       # number of replacements
system.numa_caches_downward0.tags.tagsinuse    15.746539                       # Cycle average of tags in use
system.numa_caches_downward0.tags.total_refs           97                       # Total number of references to valid blocks.
system.numa_caches_downward0.tags.sampled_refs        11890                       # Sample count of references to valid blocks.
system.numa_caches_downward0.tags.avg_refs     0.008158                       # Average number of references to valid blocks.
system.numa_caches_downward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward0.tags.occ_blocks::writebacks    13.506856                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus0.data     0.352948                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus1.inst     0.341914                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus1.data     0.993109                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::tsunami.ide     0.551712                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_percent::writebacks     0.844178                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus0.data     0.022059                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus1.inst     0.021370                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus1.data     0.062069                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::tsunami.ide     0.034482                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::total     0.984159                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_downward0.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_downward0.tags.tag_accesses       176052                       # Number of tag accesses
system.numa_caches_downward0.tags.data_accesses       176052                       # Number of data accesses
system.numa_caches_downward0.WritebackDirty_hits::writebacks         9829                       # number of WritebackDirty hits
system.numa_caches_downward0.WritebackDirty_hits::total         9829                       # number of WritebackDirty hits
system.numa_caches_downward0.ReadSharedReq_hits::tsunami.ide           15                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::total           15                       # number of ReadSharedReq hits
system.numa_caches_downward0.demand_hits::tsunami.ide           15                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::total           15                       # number of demand (read+write) hits
system.numa_caches_downward0.overall_hits::tsunami.ide           15                       # number of overall hits
system.numa_caches_downward0.overall_hits::total           15                       # number of overall hits
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus0.data            7                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus1.data          108                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::total          115                       # number of UpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus0.data            3                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus1.data            9                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::total           12                       # number of SCUpgradeReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus1.data         1876                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::total         1876                       # number of ReadExReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus0.data           16                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus1.inst          563                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus1.data         1525                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::tsunami.ide           27                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::total         2131                       # number of ReadSharedReq misses
system.numa_caches_downward0.InvalidateReq_misses::tsunami.ide         5504                       # number of InvalidateReq misses
system.numa_caches_downward0.InvalidateReq_misses::total         5504                       # number of InvalidateReq misses
system.numa_caches_downward0.demand_misses::switch_cpus0.data           16                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus1.inst          563                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus1.data         3401                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::tsunami.ide           27                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::total         4007                       # number of demand (read+write) misses
system.numa_caches_downward0.overall_misses::switch_cpus0.data           16                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus1.inst          563                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus1.data         3401                       # number of overall misses
system.numa_caches_downward0.overall_misses::tsunami.ide           27                       # number of overall misses
system.numa_caches_downward0.overall_misses::total         4007                       # number of overall misses
system.numa_caches_downward0.WritebackDirty_accesses::writebacks         9829                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.WritebackDirty_accesses::total         9829                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus0.data            7                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus1.data          108                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::total          115                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus0.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus1.data            9                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::total           12                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus1.data         1876                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::total         1876                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus0.data           16                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus1.inst          563                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus1.data         1525                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::tsunami.ide           42                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::total         2146                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.InvalidateReq_accesses::tsunami.ide         5504                       # number of InvalidateReq accesses(hits+misses)
system.numa_caches_downward0.InvalidateReq_accesses::total         5504                       # number of InvalidateReq accesses(hits+misses)
system.numa_caches_downward0.demand_accesses::switch_cpus0.data           16                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus1.inst          563                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus1.data         3401                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::tsunami.ide           42                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::total         4022                       # number of demand (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus0.data           16                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus1.inst          563                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus1.data         3401                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::tsunami.ide           42                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::total         4022                       # number of overall (read+write) accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::tsunami.ide     0.642857                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::total     0.993010                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.InvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for InvalidateReq accesses
system.numa_caches_downward0.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus0.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus1.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::tsunami.ide     0.642857                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::total     0.996271                       # miss rate for demand accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus0.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus1.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::tsunami.ide     0.642857                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::total     0.996271                       # miss rate for overall accesses
system.numa_caches_downward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward0.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward0.writebacks::writebacks         9823                       # number of writebacks
system.numa_caches_downward0.writebacks::total         9823                       # number of writebacks
system.numa_caches_downward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_downward1.tags.replacements         8205                       # number of replacements
system.numa_caches_downward1.tags.tagsinuse    15.838794                       # Cycle average of tags in use
system.numa_caches_downward1.tags.total_refs           64                       # Total number of references to valid blocks.
system.numa_caches_downward1.tags.sampled_refs         8205                       # Sample count of references to valid blocks.
system.numa_caches_downward1.tags.avg_refs     0.007800                       # Average number of references to valid blocks.
system.numa_caches_downward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward1.tags.occ_blocks::writebacks     2.563905                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus2.inst     7.925581                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus2.data     3.321454                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus3.inst     1.714513                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus3.data     0.313341                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_percent::writebacks     0.160244                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus2.inst     0.495349                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus2.data     0.207591                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus3.inst     0.107157                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus3.data     0.019584                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::total     0.989925                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_downward1.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_downward1.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_downward1.tags.tag_accesses       137390                       # Number of tag accesses
system.numa_caches_downward1.tags.data_accesses       137390                       # Number of data accesses
system.numa_caches_downward1.WritebackDirty_hits::writebacks         1506                       # number of WritebackDirty hits
system.numa_caches_downward1.WritebackDirty_hits::total         1506                       # number of WritebackDirty hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus2.data            5                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::total            5                       # number of ReadSharedReq hits
system.numa_caches_downward1.demand_hits::switch_cpus2.data            5                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::total            5                       # number of demand (read+write) hits
system.numa_caches_downward1.overall_hits::switch_cpus2.data            5                       # number of overall hits
system.numa_caches_downward1.overall_hits::total            5                       # number of overall hits
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus2.data           17                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus3.data            5                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::total           22                       # number of UpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus2.data           55                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus3.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::total           56                       # number of SCUpgradeReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus2.data         2609                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus3.data            4                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::total         2613                       # number of ReadExReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus2.inst         5055                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus2.data         1314                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus3.inst          267                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus3.data          123                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::total         6759                       # number of ReadSharedReq misses
system.numa_caches_downward1.demand_misses::switch_cpus2.inst         5055                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus2.data         3923                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus3.inst          267                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus3.data          127                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::total         9372                       # number of demand (read+write) misses
system.numa_caches_downward1.overall_misses::switch_cpus2.inst         5055                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus2.data         3923                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus3.inst          267                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus3.data          127                       # number of overall misses
system.numa_caches_downward1.overall_misses::total         9372                       # number of overall misses
system.numa_caches_downward1.WritebackDirty_accesses::writebacks         1506                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.WritebackDirty_accesses::total         1506                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus2.data           17                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus3.data            5                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::total           22                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus2.data           55                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus3.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::total           56                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus2.data         2609                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus3.data            4                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::total         2613                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus2.inst         5055                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus2.data         1319                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus3.inst          267                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus3.data          123                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::total         6764                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.demand_accesses::switch_cpus2.inst         5055                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus2.data         3928                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus3.inst          267                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus3.data          127                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::total         9377                       # number of demand (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus2.inst         5055                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus2.data         3928                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus3.inst          267                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus3.data          127                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::total         9377                       # number of overall (read+write) accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus2.data     0.996209                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::total     0.999261                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus2.data     0.998727                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus3.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::total     0.999467                       # miss rate for demand accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus2.data     0.998727                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus3.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::total     0.999467                       # miss rate for overall accesses
system.numa_caches_downward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward1.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward1.writebacks::writebacks         1497                       # number of writebacks
system.numa_caches_downward1.writebacks::total         1497                       # number of writebacks
system.numa_caches_downward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward0.tags.replacements         8192                       # number of replacements
system.numa_caches_upward0.tags.tagsinuse    15.817398                       # Cycle average of tags in use
system.numa_caches_upward0.tags.total_refs           62                       # Total number of references to valid blocks.
system.numa_caches_upward0.tags.sampled_refs         8192                       # Sample count of references to valid blocks.
system.numa_caches_upward0.tags.avg_refs     0.007568                       # Average number of references to valid blocks.
system.numa_caches_upward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward0.tags.occ_blocks::writebacks     2.441305                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus2.inst     7.911015                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus2.data     3.304674                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus3.inst     1.846656                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus3.data     0.313748                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_percent::writebacks     0.152582                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus2.inst     0.494438                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus2.data     0.206542                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus3.inst     0.115416                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus3.data     0.019609                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::total     0.988587                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_upward0.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_upward0.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_upward0.tags.tag_accesses       137264                       # Number of tag accesses
system.numa_caches_upward0.tags.data_accesses       137264                       # Number of data accesses
system.numa_caches_upward0.WritebackDirty_hits::writebacks         1497                       # number of WritebackDirty hits
system.numa_caches_upward0.WritebackDirty_hits::total         1497                       # number of WritebackDirty hits
system.numa_caches_upward0.ReadExReq_hits::switch_cpus2.data            2                       # number of ReadExReq hits
system.numa_caches_upward0.ReadExReq_hits::total            2                       # number of ReadExReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus2.data            2                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus3.data            1                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::total            3                       # number of ReadSharedReq hits
system.numa_caches_upward0.demand_hits::switch_cpus2.data            4                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus3.data            1                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::total            5                       # number of demand (read+write) hits
system.numa_caches_upward0.overall_hits::switch_cpus2.data            4                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus3.data            1                       # number of overall hits
system.numa_caches_upward0.overall_hits::total            5                       # number of overall hits
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus2.data           17                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus3.data            5                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::total           22                       # number of UpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus2.data           55                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus3.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::total           56                       # number of SCUpgradeReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus2.data         2607                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus3.data            4                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::total         2611                       # number of ReadExReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus2.inst         5055                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus2.data         1312                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus3.inst          267                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus3.data          122                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::total         6756                       # number of ReadSharedReq misses
system.numa_caches_upward0.demand_misses::switch_cpus2.inst         5055                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus2.data         3919                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus3.inst          267                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus3.data          126                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::total         9367                       # number of demand (read+write) misses
system.numa_caches_upward0.overall_misses::switch_cpus2.inst         5055                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus2.data         3919                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus3.inst          267                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus3.data          126                       # number of overall misses
system.numa_caches_upward0.overall_misses::total         9367                       # number of overall misses
system.numa_caches_upward0.WritebackDirty_accesses::writebacks         1497                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.WritebackDirty_accesses::total         1497                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus2.data           17                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus3.data            5                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::total           22                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus2.data           55                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus3.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::total           56                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus2.data         2609                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus3.data            4                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::total         2613                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus2.inst         5055                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus2.data         1314                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus3.inst          267                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus3.data          123                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::total         6759                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.demand_accesses::switch_cpus2.inst         5055                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus2.data         3923                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus3.inst          267                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus3.data          127                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::total         9372                       # number of demand (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus2.inst         5055                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus2.data         3923                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus3.inst          267                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus3.data          127                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::total         9372                       # number of overall (read+write) accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus2.data     0.999233                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::total     0.999235                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus2.data     0.998478                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus3.data     0.991870                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::total     0.999556                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus2.data     0.998980                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus3.data     0.992126                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::total     0.999466                       # miss rate for demand accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus2.data     0.998980                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus3.data     0.992126                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::total     0.999466                       # miss rate for overall accesses
system.numa_caches_upward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward0.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward0.writebacks::writebacks         1489                       # number of writebacks
system.numa_caches_upward0.writebacks::total         1489                       # number of writebacks
system.numa_caches_upward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward1.tags.replacements        11882                       # number of replacements
system.numa_caches_upward1.tags.tagsinuse    15.557868                       # Cycle average of tags in use
system.numa_caches_upward1.tags.total_refs           57                       # Total number of references to valid blocks.
system.numa_caches_upward1.tags.sampled_refs        11882                       # Sample count of references to valid blocks.
system.numa_caches_upward1.tags.avg_refs     0.004797                       # Average number of references to valid blocks.
system.numa_caches_upward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward1.tags.occ_blocks::writebacks    13.466650                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus0.data     0.353091                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus1.inst     0.334266                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus1.data     0.851296                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::tsunami.ide     0.552565                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_percent::writebacks     0.841666                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus0.data     0.022068                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus1.inst     0.020892                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus1.data     0.053206                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::tsunami.ide     0.034535                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::total     0.972367                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_upward1.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_upward1.tags.tag_accesses       181174                       # Number of tag accesses
system.numa_caches_upward1.tags.data_accesses       181174                       # Number of data accesses
system.numa_caches_upward1.WritebackDirty_hits::writebacks         9823                       # number of WritebackDirty hits
system.numa_caches_upward1.WritebackDirty_hits::total         9823                       # number of WritebackDirty hits
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus0.data            7                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus1.data          108                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::total          115                       # number of UpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus0.data            3                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus1.data            9                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::total           12                       # number of SCUpgradeReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus1.data         1876                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::tsunami.ide         5504                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::total         7380                       # number of ReadExReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus0.data           16                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus1.inst          563                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus1.data         1525                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::tsunami.ide           27                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::total         2131                       # number of ReadSharedReq misses
system.numa_caches_upward1.demand_misses::switch_cpus0.data           16                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus1.inst          563                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus1.data         3401                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::tsunami.ide         5531                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::total         9511                       # number of demand (read+write) misses
system.numa_caches_upward1.overall_misses::switch_cpus0.data           16                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus1.inst          563                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus1.data         3401                       # number of overall misses
system.numa_caches_upward1.overall_misses::tsunami.ide         5531                       # number of overall misses
system.numa_caches_upward1.overall_misses::total         9511                       # number of overall misses
system.numa_caches_upward1.WritebackDirty_accesses::writebacks         9823                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.WritebackDirty_accesses::total         9823                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus0.data            7                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus1.data          108                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::total          115                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus0.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus1.data            9                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::total           12                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus1.data         1876                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::tsunami.ide         5504                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::total         7380                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus0.data           16                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus1.inst          563                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus1.data         1525                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::tsunami.ide           27                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::total         2131                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.demand_accesses::switch_cpus0.data           16                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus1.inst          563                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus1.data         3401                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::tsunami.ide         5531                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::total         9511                       # number of demand (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus0.data           16                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus1.inst          563                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus1.data         3401                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::tsunami.ide         5531                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::total         9511                       # number of overall (read+write) accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::tsunami.ide            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::tsunami.ide            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus0.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus1.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus0.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus1.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_upward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward1.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward1.writebacks::writebacks         9816                       # number of writebacks
system.numa_caches_upward1.writebacks::total         9816                       # number of writebacks
system.numa_caches_upward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits               19860                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_hits              11600                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.data_hits               31460                       # DTB hits
system.switch_cpus0.dtb.data_misses                 0                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus0.itb.fetch_hits              10994                       # ITB hits
system.switch_cpus0.itb.fetch_misses                0                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses          10994                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                 1880117                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts             101446                       # Number of instructions committed
system.switch_cpus0.committedOps               101446                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses        97471                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus0.num_func_calls               9323                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts         6713                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts               97471                       # number of integer instructions
system.switch_cpus0.num_fp_insts                    0                       # number of float instructions
system.switch_cpus0.num_int_register_reads       123962                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes        75498                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs                31610                       # number of memory refs
system.switch_cpus0.num_load_insts              20008                       # Number of load instructions
system.switch_cpus0.num_store_insts             11602                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      1750039.493992                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      130077.506008                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.069186                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.930814                       # Percentage of idle cycles
system.switch_cpus0.Branches                    17347                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass          457      0.45%      0.45% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu            64781     63.86%     64.31% # Class of executed instruction
system.switch_cpus0.op_class::IntMult              81      0.08%     64.39% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     64.39% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd              0      0.00%     64.39% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     64.39% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     64.39% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     64.39% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     64.39% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     64.39% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     64.39% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     64.39% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     64.39% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     64.39% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     64.39% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     64.39% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     64.39% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     64.39% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     64.39% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     64.39% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     64.39% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     64.39% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     64.39% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     64.39% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     64.39% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     64.39% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     64.39% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     64.39% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     64.39% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     64.39% # Class of executed instruction
system.switch_cpus0.op_class::MemRead           21665     21.36%     85.74% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite          11604     11.44%     97.18% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess          2858      2.82%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total            101446                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits               45129                       # DTB read hits
system.switch_cpus1.dtb.read_misses               129                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses           18319                       # DTB read accesses
system.switch_cpus1.dtb.write_hits              34762                       # DTB write hits
system.switch_cpus1.dtb.write_misses               18                       # DTB write misses
system.switch_cpus1.dtb.write_acv                  10                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses          10411                       # DTB write accesses
system.switch_cpus1.dtb.data_hits               79891                       # DTB hits
system.switch_cpus1.dtb.data_misses               147                       # DTB misses
system.switch_cpus1.dtb.data_acv                   10                       # DTB access violations
system.switch_cpus1.dtb.data_accesses           28730                       # DTB accesses
system.switch_cpus1.itb.fetch_hits              87734                       # ITB hits
system.switch_cpus1.itb.fetch_misses              121                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses          87855                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                 1461628                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts             215597                       # Number of instructions committed
system.switch_cpus1.committedOps               215597                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses       208317                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses           343                       # Number of float alu accesses
system.switch_cpus1.num_func_calls               5461                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts        22911                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts              208317                       # number of integer instructions
system.switch_cpus1.num_fp_insts                  343                       # number of float instructions
system.switch_cpus1.num_int_register_reads       285826                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes       148278                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads          178                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs                80223                       # number of memory refs
system.switch_cpus1.num_load_insts              45388                       # Number of load instructions
system.switch_cpus1.num_store_insts             34835                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      1246433.873522                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      215194.126478                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.147229                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.852771                       # Percentage of idle cycles
system.switch_cpus1.Branches                    30027                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass         3850      1.78%      1.78% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu           126204     58.49%     60.28% # Class of executed instruction
system.switch_cpus1.op_class::IntMult             165      0.08%     60.36% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     60.36% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd             46      0.02%     60.38% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     60.38% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     60.38% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     60.38% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              3      0.00%     60.38% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     60.38% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     60.38% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     60.38% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     60.38% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     60.38% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     60.38% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     60.38% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     60.38% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     60.38% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     60.38% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     60.38% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     60.38% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     60.38% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     60.38% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     60.38% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     60.38% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     60.38% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     60.38% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     60.38% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     60.38% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     60.38% # Class of executed instruction
system.switch_cpus1.op_class::MemRead           46396     21.50%     81.88% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite          35116     16.28%     98.16% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess          3974      1.84%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            215754                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits              203955                       # DTB read hits
system.switch_cpus2.dtb.read_misses               752                       # DTB read misses
system.switch_cpus2.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses           18285                       # DTB read accesses
system.switch_cpus2.dtb.write_hits             150381                       # DTB write hits
system.switch_cpus2.dtb.write_misses              182                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   8                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses          11052                       # DTB write accesses
system.switch_cpus2.dtb.data_hits              354336                       # DTB hits
system.switch_cpus2.dtb.data_misses               934                       # DTB misses
system.switch_cpus2.dtb.data_acv                   20                       # DTB access violations
system.switch_cpus2.dtb.data_accesses           29337                       # DTB accesses
system.switch_cpus2.itb.fetch_hits             152549                       # ITB hits
system.switch_cpus2.itb.fetch_misses              493                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses         153042                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles                 1880207                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts            1110685                       # Number of instructions committed
system.switch_cpus2.committedOps              1110685                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses      1066996                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses          3104                       # Number of float alu accesses
system.switch_cpus2.num_func_calls              36695                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts       112439                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts             1066996                       # number of integer instructions
system.switch_cpus2.num_fp_insts                 3104                       # number of float instructions
system.switch_cpus2.num_int_register_reads      1461665                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes       789004                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads         1374                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes         1399                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs               357471                       # number of memory refs
system.switch_cpus2.num_load_insts             206392                       # Number of load instructions
system.switch_cpus2.num_store_insts            151079                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      454155.892743                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      1426051.107257                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.758454                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.241546                       # Percentage of idle cycles
system.switch_cpus2.Branches                   160490                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass        19688      1.77%      1.77% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu           696338     62.64%     64.41% # Class of executed instruction
system.switch_cpus2.op_class::IntMult            2295      0.21%     64.62% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     64.62% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd            490      0.04%     64.66% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     64.66% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt             11      0.00%     64.66% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             2      0.00%     64.66% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              6      0.00%     64.66% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     64.66% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     64.66% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     64.66% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     64.66% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     64.66% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     64.66% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     64.66% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     64.66% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     64.66% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     64.66% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     64.66% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     64.66% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     64.66% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     64.66% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     64.66% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     64.66% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     64.66% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     64.66% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     64.66% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     64.66% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     64.66% # Class of executed instruction
system.switch_cpus2.op_class::MemRead          214724     19.32%     83.98% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite         151504     13.63%     97.61% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess         26581      2.39%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total           1111639                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits                3749                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 3                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses              19                       # DTB read accesses
system.switch_cpus3.dtb.write_hits               3417                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.data_hits                7166                       # DTB hits
system.switch_cpus3.dtb.data_misses                 3                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses              19                       # DTB accesses
system.switch_cpus3.itb.fetch_hits               1021                       # ITB hits
system.switch_cpus3.itb.fetch_misses                0                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses           1021                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles                 1875157                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts              20058                       # Number of instructions committed
system.switch_cpus3.committedOps                20058                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses        19403                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses           141                       # Number of float alu accesses
system.switch_cpus3.num_func_calls                862                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts         1953                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts               19403                       # number of integer instructions
system.switch_cpus3.num_fp_insts                  141                       # number of float instructions
system.switch_cpus3.num_int_register_reads        26759                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes        13586                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads           66                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes           68                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs                 7198                       # number of memory refs
system.switch_cpus3.num_load_insts               3769                       # Number of load instructions
system.switch_cpus3.num_store_insts              3429                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      1849508.880162                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      25648.119838                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.013678                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.986322                       # Percentage of idle cycles
system.switch_cpus3.Branches                     3054                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass          216      1.08%      1.08% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu            12114     60.39%     61.46% # Class of executed instruction
system.switch_cpus3.op_class::IntMult              43      0.21%     61.68% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     61.68% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd             11      0.05%     61.73% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     61.73% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     61.73% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     61.73% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0      0.00%     61.73% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     61.73% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     61.73% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     61.73% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     61.73% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     61.73% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     61.73% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     61.73% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     61.73% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     61.73% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     61.73% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     61.73% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     61.73% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     61.73% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     61.73% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     61.73% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     61.73% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     61.73% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     61.73% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     61.73% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     61.73% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     61.73% # Class of executed instruction
system.switch_cpus3.op_class::MemRead            3872     19.30%     81.03% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite           3434     17.12%     98.15% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess           371      1.85%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total             20061                       # Class of executed instruction
system.system_bus.trans_dist::ReadReq             186                       # Transaction distribution
system.system_bus.trans_dist::ReadResp           9076                       # Transaction distribution
system.system_bus.trans_dist::WriteReq            323                       # Transaction distribution
system.system_bus.trans_dist::WriteResp           323                       # Transaction distribution
system.system_bus.trans_dist::WritebackDirty        11320                       # Transaction distribution
system.system_bus.trans_dist::CleanEvict         5622                       # Transaction distribution
system.system_bus.trans_dist::UpgradeReq          150                       # Transaction distribution
system.system_bus.trans_dist::SCUpgradeReq           81                       # Transaction distribution
system.system_bus.trans_dist::UpgradeResp          205                       # Transaction distribution
system.system_bus.trans_dist::ReadExReq          9996                       # Transaction distribution
system.system_bus.trans_dist::ReadExResp         9993                       # Transaction distribution
system.system_bus.trans_dist::ReadSharedReq         8890                       # Transaction distribution
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side        29871                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::total        29871                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side        26294                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::total        26294                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count::total              56165                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side      1237376                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::total      1237376                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side       696704                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::total       696704                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size::total             1934080                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.snoops                        63376                       # Total snoops (count)
system.system_bus.snoop_fanout::samples         99026                       # Request fanout histogram
system.system_bus.snoop_fanout::mean         1.630723                       # Request fanout histogram
system.system_bus.snoop_fanout::stdev        0.482611                       # Request fanout histogram
system.system_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::0                   0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::1               36568     36.93%     36.93% # Request fanout histogram
system.system_bus.snoop_fanout::2               62458     63.07%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::min_value            1                       # Request fanout histogram
system.system_bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.system_bus.snoop_fanout::total           99026                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                 34.150457                       # Number of seconds simulated
sim_ticks                                34150457162000                       # Number of ticks simulated
final_tick                               36413155641500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 575646                       # Simulator instruction rate (inst/s)
host_op_rate                                   575646                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               75847190                       # Simulator tick rate (ticks/s)
host_mem_usage                                 765336                       # Number of bytes of host memory used
host_seconds                                450253.43                       # Real time elapsed on the host
sim_insts                                259186761443                       # Number of instructions simulated
sim_ops                                  259186761443                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.bytes_read::switch_cpus0.inst      5820544                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus0.data     10326080                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus1.inst      4952768                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus1.data     10929344                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus2.inst     17829376                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus2.data     16273408                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus3.inst      5472576                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus3.data     11919168                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::tsunami.ide        22592                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total          83545856                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus0.inst      5820544                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus1.inst      4952768                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus2.inst     17829376                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus3.inst      5472576                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total     34075264                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::writebacks     26587968                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       26587968                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::switch_cpus0.inst        90946                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus0.data       161345                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus1.inst        77387                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus1.data       170771                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus2.inst       278584                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus2.data       254272                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus3.inst        85509                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus3.data       186237                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::tsunami.ide          353                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            1305404                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::writebacks       415437                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            415437                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::switch_cpus0.inst       170438                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus0.data       302370                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus1.inst       145028                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus1.data       320035                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus2.inst       522083                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus2.data       476521                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus3.inst       160249                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus3.data       349019                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::tsunami.ide            662                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total              2446405                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus0.inst       170438                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus1.inst       145028                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus2.inst       522083                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus3.inst       160249                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total          997798                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::writebacks         778554                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total              778554                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::writebacks         778554                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus0.inst       170438                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus0.data       302370                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus1.inst       145028                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus1.data       320035                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus2.inst       522083                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus2.data       476521                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus3.inst       160249                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus3.data       349019                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::tsunami.ide           662                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total             3224959                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                            0                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                          nan                       # Average gap between requests
system.mem_ctrls0.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.bytes_read::switch_cpus0.inst       447488                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus0.data    293520704                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus1.inst       439424                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus1.data    479137472                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus2.inst       563776                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus2.data    588829504                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus3.inst       553152                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus3.data    435419648                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::tsunami.ide     31649600                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total        1830560768                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus0.inst       447488                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus1.inst       439424                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus2.inst       563776                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus3.inst       553152                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total      2003840                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::writebacks    525613120                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total      525613120                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::switch_cpus0.inst         6992                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus0.data      4586261                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus1.inst         6866                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus1.data      7486523                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus2.inst         8809                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus2.data      9200461                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus3.inst         8643                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus3.data      6803432                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::tsunami.ide       494525                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total           28602512                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::writebacks      8212705                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total           8212705                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::switch_cpus0.inst        13103                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus0.data      8594928                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus1.inst        12867                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus1.data     14030192                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus2.inst        16509                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus2.data     17242214                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus3.inst        16197                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus3.data     12750039                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::tsunami.ide         926769                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total             53602819                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus0.inst        13103                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus1.inst        12867                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus2.inst        16509                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus3.inst        16197                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total           58677                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::writebacks       15391101                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            15391101                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::writebacks       15391101                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus0.inst        13103                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus0.data      8594928                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus1.inst        12867                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus1.data     14030192                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus2.inst        16509                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus2.data     17242214                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus3.inst        16197                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus3.data     12750039                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::tsunami.ide        926769                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total            68993919                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                            0                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                          nan                       # Average gap between requests
system.mem_ctrls1.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                    1868                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                 674918050                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0               224051391     49.96%     49.96% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     47      0.00%     49.96% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                  34970      0.01%     49.97% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                     98      0.00%     49.97% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31              224343763     50.03%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total           448430269                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                224051352     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      47      0.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                   34970      0.01%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                      98      0.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31               224051324     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total            448137791                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            28409200258500     83.19%     83.19% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                3525000      0.00%     83.19% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22             1713530000      0.01%     83.19% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30               17023500      0.00%     83.19% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31           5739522825000     16.81%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        34150457162000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 1.000000                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.998696                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.999348                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::6                         1      2.17%      2.17% # number of syscalls executed
system.cpu0.kern.syscall::17                       11     23.91%     26.09% # number of syscalls executed
system.cpu0.kern.syscall::71                        3      6.52%     32.61% # number of syscalls executed
system.cpu0.kern.syscall::73                       31     67.39%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                    46                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                  173      0.00%      0.00% # number of callpals executed
system.cpu0.kern.callpal::swpctx                  269      0.00%      0.00% # number of callpals executed
system.cpu0.kern.callpal::tbi                       1      0.00%      0.00% # number of callpals executed
system.cpu0.kern.callpal::swpipl            224461500     50.05%     50.05% # number of callpals executed
system.cpu0.kern.callpal::rdps                  69987      0.02%     50.07% # number of callpals executed
system.cpu0.kern.callpal::rti               223933656     49.93%    100.00% # number of callpals executed
system.cpu0.kern.callpal::callsys                  79      0.00%    100.00% # number of callpals executed
system.cpu0.kern.callpal::imb                       1      0.00%    100.00% # number of callpals executed
system.cpu0.kern.callpal::rdunique                404      0.00%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total             448466070                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel        223933922                       # number of protection mode switches
system.cpu0.kern.mode_switch::user          223909479                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel          223909478                      
system.cpu0.kern.mode_good::user            223909479                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.999891                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.999945                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel      28332922007000     82.96%     82.96% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user        5818498792500     17.04%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                     269                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements         88223831                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          507.597305                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs        27278554988                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         88223831                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           309.197126                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   507.597305                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.991401                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.991401                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          494                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          148                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          307                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.964844                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses      56457876490                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses     56457876490                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data  14585125158                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total    14585125158                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data  12266398413                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total   12266398413                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data       213055                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       213055                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data       254441                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       254441                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data  26851523571                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total     26851523571                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data  26851523571                       # number of overall hits
system.cpu0.dcache.overall_hits::total    26851523571                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data    533121990                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total    533121990                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data    528964307                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total    528964307                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data        51934                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        51934                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data        10375                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        10375                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data   1062086297                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total    1062086297                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data   1062086297                       # number of overall misses
system.cpu0.dcache.overall_misses::total   1062086297                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data  15118247148                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total  15118247148                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data  12795362720                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total  12795362720                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data       264989                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       264989                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data       264816                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       264816                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data  27913609868                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total  27913609868                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data  27913609868                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total  27913609868                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.035263                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.035263                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.041340                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.041340                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.195985                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.195985                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.039178                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.039178                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.038049                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.038049                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.038049                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.038049                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks     45883175                       # number of writebacks
system.cpu0.dcache.writebacks::total         45883175                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements         87319830                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs        61053582030                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         87319830                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           699.194925                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0          246                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          237                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses     129510185186                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses    129510185186                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst  64624112848                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total    64624112848                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst  64624112848                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total     64624112848                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst  64624112848                       # number of overall hits
system.cpu0.icache.overall_hits::total    64624112848                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst     87319830                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     87319830                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst     87319830                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      87319830                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst     87319830                       # number of overall misses
system.cpu0.icache.overall_misses::total     87319830                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst  64711432678                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total  64711432678                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst  64711432678                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total  64711432678                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst  64711432678                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total  64711432678                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.001349                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.001349                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.001349                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.001349                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.001349                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.001349                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks     87319830                       # number of writebacks
system.cpu0.icache.writebacks::total         87319830                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                    2300                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                 601013999                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0               199086839     49.97%     49.97% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                  34970      0.01%     49.98% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                    118      0.00%     49.98% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31              199311393     50.02%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total           398433320                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                199086838     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                   34970      0.01%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                     118      0.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31               199086790     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total            398208716                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            29055218215500     85.08%     85.08% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22             1713530000      0.01%     85.09% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30               21267000      0.00%     85.09% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31           5093506200500     14.91%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        34150459213000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                 1.000000                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.998873                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.999436                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::71                        2      7.69%      7.69% # number of syscalls executed
system.cpu1.kern.syscall::73                       24     92.31%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                    26                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                   84      0.00%      0.00% # number of callpals executed
system.cpu1.kern.callpal::swpctx                  264      0.00%      0.00% # number of callpals executed
system.cpu1.kern.callpal::tbi                       1      0.00%      0.00% # number of callpals executed
system.cpu1.kern.callpal::swpipl            199423713     50.05%     50.05% # number of callpals executed
system.cpu1.kern.callpal::rdps                  69968      0.02%     50.07% # number of callpals executed
system.cpu1.kern.callpal::rti               198974519     49.93%    100.00% # number of callpals executed
system.cpu1.kern.callpal::callsys                  54      0.00%    100.00% # number of callpals executed
system.cpu1.kern.callpal::imb                       1      0.00%    100.00% # number of callpals executed
system.cpu1.kern.callpal::rdunique                642      0.00%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total             398469246                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel        198972432                       # number of protection mode switches
system.cpu1.kern.mode_switch::user          198952541                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle               2351                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel          198952564                      
system.cpu1.kern.mode_good::user            198952541                      
system.cpu1.kern.mode_good::idle                   22                      
system.cpu1.kern.mode_switch_good::kernel     0.999900                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.009358                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.999944                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel      23524282576000     68.88%     68.88% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user        8424164847000     24.67%     93.55% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle        2202635450000      6.45%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                     264                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements         55949372                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          508.239632                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs        26595718828                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         55949372                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           475.353304                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   508.239632                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.992656                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.992656                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          491                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          446                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.958984                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses      54840102084                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses     54840102084                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data  14565373820                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total    14565373820                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data  11640789023                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total   11640789023                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data       128257                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       128257                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data       141524                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       141524                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data  26206162843                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total     26206162843                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data  26206162843                       # number of overall hits
system.cpu1.dcache.overall_hits::total    26206162843                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data    446533293                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total    446533293                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data    492657454                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total    492657454                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data        25505                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        25505                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data        12090                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total        12090                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data    939190747                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total     939190747                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data    939190747                       # number of overall misses
system.cpu1.dcache.overall_misses::total    939190747                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data  15011907113                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total  15011907113                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data  12133446477                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total  12133446477                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data       153762                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       153762                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data       153614                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       153614                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data  27145353590                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total  27145353590                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data  27145353590                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total  27145353590                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.029745                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.029745                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.040603                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.040603                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.165873                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.165873                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.078704                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.078704                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.034599                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.034599                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.034599                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.034599                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks     41417055                       # number of writebacks
system.cpu1.dcache.writebacks::total         41417055                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements        137727776                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs        46748051693                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs        137727776                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           339.423557                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0          107                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          134                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          270                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses     127938663720                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses    127938663720                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst  63762740196                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total    63762740196                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst  63762740196                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total     63762740196                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst  63762740196                       # number of overall hits
system.cpu1.icache.overall_hits::total    63762740196                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst    137727776                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total    137727776                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst    137727776                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total     137727776                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst    137727776                       # number of overall misses
system.cpu1.icache.overall_misses::total    137727776                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst  63900467972                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total  63900467972                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst  63900467972                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total  63900467972                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst  63900467972                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total  63900467972                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.002155                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002155                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.002155                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002155                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.002155                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002155                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks    137727776                       # number of writebacks
system.cpu1.icache.writebacks::total        137727776                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                    1751                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                 671763137                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0               209589725     49.97%     49.97% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                    330      0.00%     49.97% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                  34970      0.01%     49.98% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                    136      0.00%     49.98% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31              209822684     50.02%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total           419447845                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                209589724     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                     330      0.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                   34970      0.01%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                     136      0.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31               209589706     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total            419214866                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            28783808868500     84.29%     84.29% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21               23595000      0.00%     84.29% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22             1713530000      0.01%     84.29% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30               21113500      0.00%     84.29% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31           5364888091500     15.71%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        34150455198500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 1.000000                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.998890                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.999445                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::3                      7821     98.33%     98.33% # number of syscalls executed
system.cpu2.kern.syscall::4                         1      0.01%     98.34% # number of syscalls executed
system.cpu2.kern.syscall::17                        2      0.03%     98.37% # number of syscalls executed
system.cpu2.kern.syscall::19                        1      0.01%     98.38% # number of syscalls executed
system.cpu2.kern.syscall::71                      102      1.28%     99.66% # number of syscalls executed
system.cpu2.kern.syscall::73                       24      0.30%     99.96% # number of syscalls executed
system.cpu2.kern.syscall::74                        3      0.04%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                  7954                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                   94      0.00%      0.00% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  305      0.00%      0.00% # number of callpals executed
system.cpu2.kern.callpal::tbi                       1      0.00%      0.00% # number of callpals executed
system.cpu2.kern.callpal::swpipl            209952466     45.79%     45.79% # number of callpals executed
system.cpu2.kern.callpal::rdps                  71782      0.02%     45.80% # number of callpals executed
system.cpu2.kern.callpal::rti               209459968     45.68%     91.48% # number of callpals executed
system.cpu2.kern.callpal::callsys                7978      0.00%     91.48% # number of callpals executed
system.cpu2.kern.callpal::imb                       1      0.00%     91.48% # number of callpals executed
system.cpu2.kern.callpal::rdunique           39059261      8.52%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total             458551856                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel        209460274                       # number of protection mode switches
system.cpu2.kern.mode_switch::user          209438427                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel          209438428                      
system.cpu2.kern.mode_good::user            209438427                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.999896                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.999948                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel      25225366586000     73.87%     73.87% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user        8925087095000     26.13%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     305                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements         55211262                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          508.844276                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs        27913990103                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs         55211262                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           505.585076                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   508.844276                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.993836                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.993836                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          493                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3          463                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.962891                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses      57548650825                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses     57548650825                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data  15180423474                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total    15180423474                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data  12168488363                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total   12168488363                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data     78357006                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total     78357006                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data     78391645                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total     78391645                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data  27348911837                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total     27348911837                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data  27348911837                       # number of overall hits
system.cpu2.dcache.overall_hits::total    27348911837                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data    471734235                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total    471734235                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data    510967760                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total    510967760                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data        46564                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        46564                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data        11547                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total        11547                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data    982701995                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total     982701995                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data    982701995                       # number of overall misses
system.cpu2.dcache.overall_misses::total    982701995                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data  15652157709                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total  15652157709                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data  12679456123                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total  12679456123                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data     78403570                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total     78403570                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data     78403192                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total     78403192                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data  28331613832                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total  28331613832                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data  28331613832                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total  28331613832                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.030139                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.030139                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.040299                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.040299                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.000594                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.000594                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.000147                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.000147                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.034686                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.034686                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.034686                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.034686                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks     32707463                       # number of writebacks
system.cpu2.dcache.writebacks::total         32707463                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements        106186518                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs        61137657270                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs        106186518                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           575.757247                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          144                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          303                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses     134838489028                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses    134838489028                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst  67259964737                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total    67259964737                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst  67259964737                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total     67259964737                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst  67259964737                       # number of overall hits
system.cpu2.icache.overall_hits::total    67259964737                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst    106186518                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total    106186518                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst    106186518                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total     106186518                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst    106186518                       # number of overall misses
system.cpu2.icache.overall_misses::total    106186518                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst  67366151255                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total  67366151255                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst  67366151255                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total  67366151255                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst  67366151255                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total  67366151255                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.001576                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.001576                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.001576                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.001576                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.001576                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.001576                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks    106186518                       # number of writebacks
system.cpu2.icache.writebacks::total        106186518                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                    2354                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                 634666253                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0               210656263     49.97%     49.97% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                  34970      0.01%     49.98% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                    215      0.00%     49.98% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31              210879980     50.02%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total           421571428                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                210656263     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                   34970      0.01%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                     215      0.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31               210656310     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total            421347758                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            28760003978000     84.22%     84.22% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22             1713530000      0.01%     84.22% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30               24460000      0.00%     84.22% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31           5388716203500     15.78%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        34150458171500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.998939                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.999469                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::71                        1      3.85%      3.85% # number of syscalls executed
system.cpu3.kern.syscall::73                       25     96.15%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                    26                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                   93      0.00%      0.00% # number of callpals executed
system.cpu3.kern.callpal::swpctx                  283      0.00%      0.00% # number of callpals executed
system.cpu3.kern.callpal::tbi                       1      0.00%      0.00% # number of callpals executed
system.cpu3.kern.callpal::swpipl            210993203     50.04%     50.05% # number of callpals executed
system.cpu3.kern.callpal::rdps                  69990      0.02%     50.06% # number of callpals executed
system.cpu3.kern.callpal::rti               210543136     49.94%    100.00% # number of callpals executed
system.cpu3.kern.callpal::callsys                  59      0.00%    100.00% # number of callpals executed
system.cpu3.kern.callpal::imb                       1      0.00%    100.00% # number of callpals executed
system.cpu3.kern.callpal::rdunique                518      0.00%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total             421607284                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel        210543419                       # number of protection mode switches
system.cpu3.kern.mode_switch::user          210520002                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel          210520002                      
system.cpu3.kern.mode_good::user            210520002                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.999889                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.999944                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel      27037415895000     79.17%     79.17% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user        7114046453500     20.83%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                     283                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements         46543586                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          507.738380                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs        26761877903                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs         46543586                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           574.985303                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   507.738380                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.991677                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.991677                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          495                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3          461                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.966797                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses      55223660365                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses     55223660365                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data  14458809826                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total    14458809826                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data  11891837559                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total   11891837559                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data       128362                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total       128362                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data       141953                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total       141953                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data  26350647385                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total     26350647385                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data  26350647385                       # number of overall hits
system.cpu3.dcache.overall_hits::total    26350647385                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data    470269548                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total    470269548                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data    507911821                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total    507911821                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data        26310                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total        26310                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data        12550                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total        12550                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data    978181369                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total     978181369                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data    978181369                       # number of overall misses
system.cpu3.dcache.overall_misses::total    978181369                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data  14929079374                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total  14929079374                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data  12399749380                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total  12399749380                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data       154672                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total       154672                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data       154503                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total       154503                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data  27328828754                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total  27328828754                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data  27328828754                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total  27328828754                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.031500                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.031500                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.040961                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.040961                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.170102                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.170102                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.081228                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.081228                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.035793                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.035793                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.035793                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.035793                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks     30844301                       # number of writebacks
system.cpu3.dcache.writebacks::total         30844301                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements        110712512                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs        56136704977                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs        110712512                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           507.049330                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           63                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          147                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          301                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses     127998218510                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses    127998218510                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst  63833040487                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total    63833040487                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst  63833040487                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total     63833040487                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst  63833040487                       # number of overall hits
system.cpu3.icache.overall_hits::total    63833040487                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst    110712512                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total    110712512                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst    110712512                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total     110712512                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst    110712512                       # number of overall misses
system.cpu3.icache.overall_misses::total    110712512                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst  63943752999                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total  63943752999                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst  63943752999                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total  63943752999                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst  63943752999                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total  63943752999                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.001731                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.001731                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.001731                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.001731                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.001731                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.001731                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks    110712512                       # number of writebacks
system.cpu3.icache.writebacks::total        110712512                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                     28672                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           7                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                3928                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                 32223232                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                       3939                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 5464                       # Transaction distribution
system.iobus.trans_dist::ReadResp                5464                       # Transaction distribution
system.iobus.trans_dist::WriteReq              650444                       # Transaction distribution
system.iobus.trans_dist::WriteResp             650444                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio       283610                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          316                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          378                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1704                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio        15840                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total       301848                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side      1009968                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total      1009968                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                 1311816                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio      1134440                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio         1264                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          518                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          852                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         8910                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total      1145984                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side     32260288                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total     32260288                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                 33406272                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements               504984                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               504984                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              4544856                       # Number of tag accesses
system.iocache.tags.data_accesses             4544856                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide         1496                       # number of ReadReq misses
system.iocache.ReadReq_misses::total             1496                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide       503488                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       503488                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide         1496                       # number of demand (read+write) misses
system.iocache.demand_misses::total              1496                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide         1496                       # number of overall misses
system.iocache.overall_misses::total             1496                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide         1496                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total           1496                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide       503488                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       503488                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide         1496                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total            1496                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide         1496                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total           1496                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks          503504                       # number of writebacks
system.iocache.writebacks::total               503504                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2bus0.snoop_filter.tot_requests    2595645363                       # Total number of requests made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_requests   1263792823                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_requests    448327480                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.snoop_filter.tot_snoops      1260456721                       # Total number of snoops made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_snoops   1230394788                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_snoops     30061933                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.trans_dist::ReadReq                 282                       # Transaction distribution
system.l2bus0.trans_dist::ReadResp         1204780610                       # Transaction distribution
system.l2bus0.trans_dist::WriteReq              70602                       # Transaction distribution
system.l2bus0.trans_dist::WriteResp             70602                       # Transaction distribution
system.l2bus0.trans_dist::WritebackDirty     87300230                       # Transaction distribution
system.l2bus0.trans_dist::WritebackClean     97916435                       # Transaction distribution
system.l2bus0.trans_dist::CleanEvict         23122452                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeReq        822977187                       # Transaction distribution
system.l2bus0.trans_dist::SCUpgradeReq          22465                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeResp       822999652                       # Transaction distribution
system.l2bus0.trans_dist::ReadExReq         198644574                       # Transaction distribution
system.l2bus0.trans_dist::ReadExResp        198644574                       # Transaction distribution
system.l2bus0.trans_dist::ReadCleanReq      225047606                       # Transaction distribution
system.l2bus0.trans_dist::ReadSharedReq     979732722                       # Transaction distribution
system.l2bus0.pkt_count_system.cpu0.icache.mem_side::system.l2cache0.cpu_side    212476887                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side   2183243361                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu1.icache.mem_side::system.l2cache0.cpu_side    335534760                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side   1930074985                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count::total             4661329993                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.icache.mem_side::system.l2cache0.cpu_side   8010051648                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side  43231023459                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu1.icache.mem_side::system.l2cache0.cpu_side  12659646976                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side  37772902624                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size::total            101673624707                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.snoops                       2828789755                       # Total snoops (count)
system.l2bus0.snoop_fanout::samples        4224700600                       # Request fanout histogram
system.l2bus0.snoop_fanout::mean             0.534653                       # Request fanout histogram
system.l2bus0.snoop_fanout::stdev            0.512867                       # Request fanout histogram
system.l2bus0.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus0.snoop_fanout::0              1996018330     47.25%     47.25% # Request fanout histogram
system.l2bus0.snoop_fanout::1              2198616791     52.04%     99.29% # Request fanout histogram
system.l2bus0.snoop_fanout::2                30065231      0.71%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::3                     247      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::4                       1      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus0.snoop_fanout::max_value               4                       # Request fanout histogram
system.l2bus0.snoop_fanout::total          4224700600                       # Request fanout histogram
system.l2bus1.snoop_filter.tot_requests    2496533243                       # Total number of requests made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_requests   1214465071                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_requests    428885873                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.snoop_filter.tot_snoops      1243388888                       # Total number of snoops made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_snoops   1212673447                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_snoops     30715441                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.trans_dist::ReadReq                3686                       # Transaction distribution
system.l2bus1.trans_dist::ReadResp         1158979373                       # Transaction distribution
system.l2bus1.trans_dist::WriteReq              76354                       # Transaction distribution
system.l2bus1.trans_dist::WriteResp             76354                       # Transaction distribution
system.l2bus1.trans_dist::WritebackDirty     63551764                       # Transaction distribution
system.l2bus1.trans_dist::WritebackClean     93695125                       # Transaction distribution
system.l2bus1.trans_dist::CleanEvict         20862820                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeReq        823762094                       # Transaction distribution
system.l2bus1.trans_dist::SCUpgradeReq          24097                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeResp       823786191                       # Transaction distribution
system.l2bus1.trans_dist::ReadExReq         195117487                       # Transaction distribution
system.l2bus1.trans_dist::ReadExResp        195117487                       # Transaction distribution
system.l2bus1.trans_dist::ReadCleanReq      216899030                       # Transaction distribution
system.l2bus1.trans_dist::ReadSharedReq     942076657                       # Transaction distribution
system.l2bus1.pkt_count_system.cpu2.icache.mem_side::system.l2cache1.cpu_side    258408807                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu2.dcache.mem_side::system.l2cache1.cpu_side   2009487045                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu3.icache.mem_side::system.l2cache1.cpu_side    269084378                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu3.dcache.mem_side::system.l2cache1.cpu_side   1997048289                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count::total             4534028519                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu2.icache.mem_side::system.l2cache1.cpu_side   9742226496                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu2.dcache.mem_side::system.l2cache1.cpu_side  38689394337                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu3.icache.mem_side::system.l2cache1.cpu_side  10135799424                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu3.dcache.mem_side::system.l2cache1.cpu_side  38158925340                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size::total             96726345597                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.snoops                       2799176584                       # Total snoops (count)
system.l2bus1.snoop_fanout::samples        4095889480                       # Request fanout histogram
system.l2bus1.snoop_fanout::mean             0.538078                       # Request fanout histogram
system.l2bus1.snoop_fanout::stdev            0.513375                       # Request fanout histogram
system.l2bus1.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus1.snoop_fanout::0              1922707778     46.94%     46.94% # Request fanout histogram
system.l2bus1.snoop_fanout::1              2142458393     52.31%     99.25% # Request fanout histogram
system.l2bus1.snoop_fanout::2                30721887      0.75%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::3                    1415      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::4                       7      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus1.snoop_fanout::max_value               4                       # Request fanout histogram
system.l2bus1.snoop_fanout::total          4095889480                       # Request fanout histogram
system.l2cache0.tags.replacements            12812570                       # number of replacements
system.l2cache0.tags.tagsinuse            3738.745117                       # Cycle average of tags in use
system.l2cache0.tags.total_refs            1070346465                       # Total number of references to valid blocks.
system.l2cache0.tags.sampled_refs            12812570                       # Sample count of references to valid blocks.
system.l2cache0.tags.avg_refs               83.538780                       # Average number of references to valid blocks.
system.l2cache0.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache0.tags.occ_blocks::writebacks  1684.165310                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu0.inst     0.052282                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu0.data     0.155276                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.inst   212.428271                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.data   524.187367                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus1.inst   221.708523                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus1.data  1096.048078                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_percent::writebacks     0.411173                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu0.inst     0.000013                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu0.data     0.000038                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.inst     0.051862                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.data     0.127975                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus1.inst     0.054128                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus1.data     0.267590                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::total      0.912780                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_task_id_blocks::1024         3983                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::0          425                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::3         3131                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::4          391                       # Occupied blocks per task id
system.l2cache0.tags.occ_task_id_percent::1024     0.972412                       # Percentage of cache occupancy per task id
system.l2cache0.tags.tag_accesses         15373634482                       # Number of tag accesses
system.l2cache0.tags.data_accesses        15373634482                       # Number of data accesses
system.l2cache0.WritebackDirty_hits::writebacks     87300230                       # number of WritebackDirty hits
system.l2cache0.WritebackDirty_hits::total     87300230                       # number of WritebackDirty hits
system.l2cache0.WritebackClean_hits::writebacks     97916435                       # number of WritebackClean hits
system.l2cache0.WritebackClean_hits::total     97916435                       # number of WritebackClean hits
system.l2cache0.UpgradeReq_hits::switch_cpus0.data          129                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus1.data          147                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::total            276                       # number of UpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus0.data          124                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus1.data          100                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::total          224                       # number of SCUpgradeReq hits
system.l2cache0.ReadExReq_hits::switch_cpus0.data     10054109                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus1.data     20841288                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::total        30895397                       # number of ReadExReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus0.inst     87221892                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus1.inst    137643523                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::total    224865415                       # number of ReadCleanReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus0.data     80826151                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus1.data     34839749                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::total    115665900                       # number of ReadSharedReq hits
system.l2cache0.demand_hits::switch_cpus0.inst     87221892                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus0.data     90880260                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus1.inst    137643523                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus1.data     55681037                       # number of demand (read+write) hits
system.l2cache0.demand_hits::total          371426712                       # number of demand (read+write) hits
system.l2cache0.overall_hits::switch_cpus0.inst     87221892                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus0.data     90880260                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus1.inst    137643523                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus1.data     55681037                       # number of overall hits
system.l2cache0.overall_hits::total         371426712                       # number of overall hits
system.l2cache0.UpgradeReq_misses::switch_cpus0.data    302546113                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus1.data    260456504                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::total    563002617                       # number of UpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus0.data         8188                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus1.data         9936                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::total        18124                       # number of SCUpgradeReq misses
system.l2cache0.ReadExReq_misses::switch_cpus0.data     58942066                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus1.data     53900703                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::total     112842769                       # number of ReadExReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus0.inst        97938                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus1.inst        84253                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::total       182191                       # number of ReadCleanReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus0.data    308220338                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus1.data    267477439                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::total    575697777                       # number of ReadSharedReq misses
system.l2cache0.demand_misses::switch_cpus0.inst        97938                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus0.data    367162404                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus1.inst        84253                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus1.data    321378142                       # number of demand (read+write) misses
system.l2cache0.demand_misses::total        688722737                       # number of demand (read+write) misses
system.l2cache0.overall_misses::switch_cpus0.inst        97938                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus0.data    367162404                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus1.inst        84253                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus1.data    321378142                       # number of overall misses
system.l2cache0.overall_misses::total       688722737                       # number of overall misses
system.l2cache0.WritebackDirty_accesses::writebacks     87300230                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackDirty_accesses::total     87300230                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::writebacks     97916435                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::total     97916435                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus0.data    302546242                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus1.data    260456651                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::total    563002893                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus0.data         8312                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus1.data        10036                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::total        18348                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus0.data     68996175                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus1.data     74741991                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::total    143738166                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus0.inst     87319830                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus1.inst    137727776                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::total    225047606                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus0.data    389046489                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus1.data    302317188                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::total    691363677                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.demand_accesses::switch_cpus0.inst     87319830                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus0.data    458042664                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus1.inst    137727776                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus1.data    377059179                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::total     1060149449                       # number of demand (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.inst     87319830                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.data    458042664                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus1.inst    137727776                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus1.data    377059179                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::total    1060149449                       # number of overall (read+write) accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus0.data     1.000000                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus1.data     0.999999                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::total     1.000000                       # miss rate for UpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus0.data     0.985082                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus1.data     0.990036                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::total     0.987792                       # miss rate for SCUpgradeReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus0.data     0.854280                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus1.data     0.721157                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::total     0.785058                       # miss rate for ReadExReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus0.inst     0.001122                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus1.inst     0.000612                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::total     0.000810                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus0.data     0.792246                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus1.data     0.884758                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::total     0.832699                       # miss rate for ReadSharedReq accesses
system.l2cache0.demand_miss_rate::switch_cpus0.inst     0.001122                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus0.data     0.801590                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus1.inst     0.000612                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus1.data     0.852328                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::total      0.649647                       # miss rate for demand accesses
system.l2cache0.overall_miss_rate::switch_cpus0.inst     0.001122                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus0.data     0.801590                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus1.inst     0.000612                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus1.data     0.852328                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::total     0.649647                       # miss rate for overall accesses
system.l2cache0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache0.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache0.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache0.fast_writes                         0                       # number of fast writes performed
system.l2cache0.cache_copies                        0                       # number of cache copies performed
system.l2cache0.writebacks::writebacks        3448732                       # number of writebacks
system.l2cache0.writebacks::total             3448732                       # number of writebacks
system.l2cache0.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.l2cache1.tags.replacements            17185465                       # number of replacements
system.l2cache1.tags.tagsinuse            3762.792822                       # Cycle average of tags in use
system.l2cache1.tags.total_refs             989104476                       # Total number of references to valid blocks.
system.l2cache1.tags.sampled_refs            17185465                       # Sample count of references to valid blocks.
system.l2cache1.tags.avg_refs               57.554711                       # Average number of references to valid blocks.
system.l2cache1.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache1.tags.occ_blocks::writebacks  1626.364728                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu2.inst     0.081483                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu2.data     0.000695                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu3.inst     0.051433                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus2.inst   153.979695                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus2.data   844.188531                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus3.inst   226.981758                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus3.data   911.144489                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_percent::writebacks     0.397062                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu2.inst     0.000020                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu2.data     0.000000                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu3.inst     0.000013                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus2.inst     0.037593                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus2.data     0.206101                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus3.inst     0.055415                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus3.data     0.222447                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::total      0.918651                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_task_id_blocks::1024         3983                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::0           49                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::3         3697                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::4          237                       # Occupied blocks per task id
system.l2cache1.tags.occ_task_id_percent::1024     0.972412                       # Percentage of cache occupancy per task id
system.l2cache1.tags.tag_accesses         14728284417                       # Number of tag accesses
system.l2cache1.tags.data_accesses        14728284417                       # Number of data accesses
system.l2cache1.WritebackDirty_hits::writebacks     63551764                       # number of WritebackDirty hits
system.l2cache1.WritebackDirty_hits::total     63551764                       # number of WritebackDirty hits
system.l2cache1.WritebackClean_hits::writebacks     93695125                       # number of WritebackClean hits
system.l2cache1.WritebackClean_hits::total     93695125                       # number of WritebackClean hits
system.l2cache1.UpgradeReq_hits::switch_cpus2.data          133                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus3.data           96                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::total            229                       # number of UpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus2.data           21                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus3.data           46                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::total           67                       # number of SCUpgradeReq hits
system.l2cache1.ReadExReq_hits::switch_cpus2.data     15411430                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus3.data     10700202                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::total        26111632                       # number of ReadExReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus2.inst    105898893                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus3.inst    110618135                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::total    216517028                       # number of ReadCleanReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus2.data     37808110                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus3.data     36301504                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::total     74109614                       # number of ReadSharedReq hits
system.l2cache1.demand_hits::switch_cpus2.inst    105898893                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus2.data     53219540                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus3.inst    110618135                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus3.data     47001706                       # number of demand (read+write) hits
system.l2cache1.demand_hits::total          316738274                       # number of demand (read+write) hits
system.l2cache1.overall_hits::switch_cpus2.inst    105898893                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus2.data     53219540                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus3.inst    110618135                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus3.data     47001706                       # number of overall hits
system.l2cache1.overall_hits::total         316738274                       # number of overall hits
system.l2cache1.UpgradeReq_misses::switch_cpus2.data    280577679                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus3.data    282463513                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::total    563041192                       # number of UpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus2.data         7974                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus3.data         8961                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::total        16935                       # number of SCUpgradeReq misses
system.l2cache1.ReadExReq_misses::switch_cpus2.data     57032158                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus3.data     56751750                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::total     113783908                       # number of ReadExReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus2.inst       287625                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus3.inst        94377                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::total       382002                       # number of ReadCleanReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus2.data    289363352                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus3.data    289351806                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::total    578715158                       # number of ReadSharedReq misses
system.l2cache1.demand_misses::switch_cpus2.inst       287625                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus2.data    346395510                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus3.inst        94377                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus3.data    346103556                       # number of demand (read+write) misses
system.l2cache1.demand_misses::total        692881068                       # number of demand (read+write) misses
system.l2cache1.overall_misses::switch_cpus2.inst       287625                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus2.data    346395510                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus3.inst        94377                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus3.data    346103556                       # number of overall misses
system.l2cache1.overall_misses::total       692881068                       # number of overall misses
system.l2cache1.WritebackDirty_accesses::writebacks     63551764                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackDirty_accesses::total     63551764                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::writebacks     93695125                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::total     93695125                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus2.data    280577812                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus3.data    282463609                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::total    563041421                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus2.data         7995                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus3.data         9007                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::total        17002                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus2.data     72443588                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus3.data     67451952                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::total    139895540                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus2.inst    106186518                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus3.inst    110712512                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::total    216899030                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus2.data    327171462                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus3.data    325653310                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::total    652824772                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.demand_accesses::switch_cpus2.inst    106186518                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus2.data    399615050                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus3.inst    110712512                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus3.data    393105262                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::total     1009619342                       # number of demand (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus2.inst    106186518                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus2.data    399615050                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus3.inst    110712512                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus3.data    393105262                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::total    1009619342                       # number of overall (read+write) accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus2.data     1.000000                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus3.data     1.000000                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::total     1.000000                       # miss rate for UpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus2.data     0.997373                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus3.data     0.994893                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::total     0.996059                       # miss rate for SCUpgradeReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus2.data     0.787263                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus3.data     0.841366                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::total     0.813349                       # miss rate for ReadExReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus2.inst     0.002709                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus3.inst     0.000852                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::total     0.001761                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus2.data     0.884439                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus3.data     0.888527                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::total     0.886479                       # miss rate for ReadSharedReq accesses
system.l2cache1.demand_miss_rate::switch_cpus2.inst     0.002709                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus2.data     0.866823                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus3.inst     0.000852                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus3.data     0.880435                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::total      0.686280                       # miss rate for demand accesses
system.l2cache1.overall_miss_rate::switch_cpus2.inst     0.002709                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus2.data     0.866823                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus3.inst     0.000852                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus3.data     0.880435                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::total     0.686280                       # miss rate for overall accesses
system.l2cache1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache1.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache1.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache1.fast_writes                         0                       # number of fast writes performed
system.l2cache1.cache_copies                        0                       # number of cache copies performed
system.l2cache1.writebacks::writebacks        4729978                       # number of writebacks
system.l2cache1.writebacks::total             4729978                       # number of writebacks
system.l2cache1.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.membus0.trans_dist::ReadReq               3968                       # Transaction distribution
system.membus0.trans_dist::ReadResp        1142380771                       # Transaction distribution
system.membus0.trans_dist::WriteReq            146956                       # Transaction distribution
system.membus0.trans_dist::WriteResp           146956                       # Transaction distribution
system.membus0.trans_dist::WritebackDirty      4178006                       # Transaction distribution
system.membus0.trans_dist::CleanEvict         9220884                       # Transaction distribution
system.membus0.trans_dist::UpgradeReq      1648574369                       # Transaction distribution
system.membus0.trans_dist::SCUpgradeReq         29291                       # Transaction distribution
system.membus0.trans_dist::UpgradeResp     1127903857                       # Transaction distribution
system.membus0.trans_dist::ReadExReq        331434962                       # Transaction distribution
system.membus0.trans_dist::ReadExResp       221306764                       # Transaction distribution
system.membus0.trans_dist::ReadSharedReq   1142376803                       # Transaction distribution
system.membus0.trans_dist::InvalidateReq       503488                       # Transaction distribution
system.membus0.trans_dist::InvalidateResp       503488                       # Transaction distribution
system.membus0.pkt_count_system.l2cache0.mem_side::system.mem_ctrls0.port   2794400846                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side     36357871                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.bridge.slave       141768                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::total   2830900485                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port   2796135077                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.bridge.slave       160080                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::total   2796295157                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::system.mem_ctrls0.port        28193                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::system.numa_caches_downward0.cpu_side      1486728                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::total      1514921                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count::total            5628710563                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.mem_ctrls0.port  43255314304                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side    984806912                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.bridge.slave       564419                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::total  44240685635                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port  43270699456                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.bridge.slave       581565                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::total  43271281021                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::system.mem_ctrls0.port       603136                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::system.numa_caches_downward0.cpu_side     31716864                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::total     32320000                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size::total            87544286656                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.snoops                        58694224                       # Total snoops (count)
system.membus0.snoop_fanout::samples       3195334735                       # Request fanout histogram
system.membus0.snoop_fanout::mean            2.018359                       # Request fanout histogram
system.membus0.snoop_fanout::stdev           0.134246                       # Request fanout histogram
system.membus0.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::2             3136671318     98.16%     98.16% # Request fanout histogram
system.membus0.snoop_fanout::3               58663417      1.84%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::min_value              2                       # Request fanout histogram
system.membus0.snoop_fanout::max_value              3                       # Request fanout histogram
system.membus0.snoop_fanout::total         3195334735                       # Request fanout histogram
system.membus1.trans_dist::ReadReq               3686                       # Transaction distribution
system.membus1.trans_dist::ReadResp         588659406                       # Transaction distribution
system.membus1.trans_dist::WriteReq             76354                       # Transaction distribution
system.membus1.trans_dist::WriteResp            76354                       # Transaction distribution
system.membus1.trans_dist::WritebackDirty      8478664                       # Transaction distribution
system.membus1.trans_dist::CleanEvict        19966534                       # Transaction distribution
system.membus1.trans_dist::UpgradeReq       824689588                       # Transaction distribution
system.membus1.trans_dist::SCUpgradeReq         38609                       # Transaction distribution
system.membus1.trans_dist::UpgradeResp      563996071                       # Transaction distribution
system.membus1.trans_dist::ReadExReq        171126375                       # Transaction distribution
system.membus1.trans_dist::ReadExResp       115904187                       # Transaction distribution
system.membus1.trans_dist::ReadSharedReq    588655720                       # Transaction distribution
system.membus1.pkt_count_system.l2cache1.mem_side::system.mem_ctrls1.port     47693518                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side   2796544497                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::total   2844238015                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port     37433533                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::total     37433533                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count::total            2881671548                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.mem_ctrls1.port   1312172416                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side  43276489981                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::total  44588662397                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port   1046387712                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::total   1046387712                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size::total            45635050109                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.snoops                      2756798576                       # Total snoops (count)
system.membus1.snoop_fanout::samples       3170729475                       # Request fanout histogram
system.membus1.snoop_fanout::mean            1.491024                       # Request fanout histogram
system.membus1.snoop_fanout::stdev           0.499919                       # Request fanout histogram
system.membus1.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::1             1613824639     50.90%     50.90% # Request fanout histogram
system.membus1.snoop_fanout::2             1556904836     49.10%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::min_value              1                       # Request fanout histogram
system.membus1.snoop_fanout::max_value              2                       # Request fanout histogram
system.membus1.snoop_fanout::total         3170729475                       # Request fanout histogram
system.numa_caches_downward0.tags.replacements     13308218                       # number of replacements
system.numa_caches_downward0.tags.tagsinuse    15.522274                       # Cycle average of tags in use
system.numa_caches_downward0.tags.total_refs        20477                       # Total number of references to valid blocks.
system.numa_caches_downward0.tags.sampled_refs     13308218                       # Sample count of references to valid blocks.
system.numa_caches_downward0.tags.avg_refs     0.001539                       # Average number of references to valid blocks.
system.numa_caches_downward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward0.tags.occ_blocks::writebacks     8.770576                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus0.inst     0.030361                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus0.data     3.078172                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus1.inst     0.008167                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus1.data     3.628656                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::tsunami.ide     0.006343                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_percent::writebacks     0.548161                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus0.inst     0.001898                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus0.data     0.192386                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus1.inst     0.000510                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus1.data     0.226791                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::tsunami.ide     0.000396                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::total     0.970142                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_downward0.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_downward0.tags.tag_accesses    217549858                       # Number of tag accesses
system.numa_caches_downward0.tags.data_accesses    217549858                       # Number of data accesses
system.numa_caches_downward0.WritebackDirty_hits::writebacks      3762569                       # number of WritebackDirty hits
system.numa_caches_downward0.WritebackDirty_hits::total      3762569                       # number of WritebackDirty hits
system.numa_caches_downward0.UpgradeReq_hits::switch_cpus1.data            1                       # number of UpgradeReq hits
system.numa_caches_downward0.UpgradeReq_hits::total            1                       # number of UpgradeReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus0.data         1222                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus1.data         1665                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::total         2887                       # number of ReadExReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus0.data         1846                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus1.data         2632                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::tsunami.ide           10                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::total         4488                       # number of ReadSharedReq hits
system.numa_caches_downward0.demand_hits::switch_cpus0.data         3068                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus1.data         4297                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::tsunami.ide           10                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::total         7375                       # number of demand (read+write) hits
system.numa_caches_downward0.overall_hits::switch_cpus0.data         3068                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus1.data         4297                       # number of overall hits
system.numa_caches_downward0.overall_hits::tsunami.ide           10                       # number of overall hits
system.numa_caches_downward0.overall_hits::total         7375                       # number of overall hits
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus0.data         2398                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus1.data         2120                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::total         4518                       # number of UpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus0.data         4316                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus1.data         6824                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::total        11140                       # number of SCUpgradeReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus0.data      1054676                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus1.data      1496060                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::total      2550736                       # number of ReadExReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus0.inst         6992                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus0.data      3542294                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus1.inst         6866                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus1.data      6005250                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::tsunami.ide         1102                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::total      9562504                       # number of ReadSharedReq misses
system.numa_caches_downward0.InvalidateReq_misses::tsunami.ide       494464                       # number of InvalidateReq misses
system.numa_caches_downward0.InvalidateReq_misses::total       494464                       # number of InvalidateReq misses
system.numa_caches_downward0.demand_misses::switch_cpus0.inst         6992                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus0.data      4596970                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus1.inst         6866                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus1.data      7501310                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::tsunami.ide         1102                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::total     12113240                       # number of demand (read+write) misses
system.numa_caches_downward0.overall_misses::switch_cpus0.inst         6992                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus0.data      4596970                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus1.inst         6866                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus1.data      7501310                       # number of overall misses
system.numa_caches_downward0.overall_misses::tsunami.ide         1102                       # number of overall misses
system.numa_caches_downward0.overall_misses::total     12113240                       # number of overall misses
system.numa_caches_downward0.WritebackDirty_accesses::writebacks      3762569                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.WritebackDirty_accesses::total      3762569                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus0.data         2398                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus1.data         2121                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::total         4519                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus0.data         4316                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus1.data         6824                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::total        11140                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus0.data      1055898                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus1.data      1497725                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::total      2553623                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus0.inst         6992                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus0.data      3544140                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus1.inst         6866                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus1.data      6007882                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::tsunami.ide         1112                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::total      9566992                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.InvalidateReq_accesses::tsunami.ide       494464                       # number of InvalidateReq accesses(hits+misses)
system.numa_caches_downward0.InvalidateReq_accesses::total       494464                       # number of InvalidateReq accesses(hits+misses)
system.numa_caches_downward0.demand_accesses::switch_cpus0.inst         6992                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus0.data      4600038                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus1.inst         6866                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus1.data      7505607                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::tsunami.ide         1112                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::total     12120615                       # number of demand (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus0.inst         6992                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus0.data      4600038                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus1.inst         6866                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus1.data      7505607                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::tsunami.ide         1112                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::total     12120615                       # number of overall (read+write) accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus1.data     0.999529                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::total     0.999779                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus0.data     0.998843                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus1.data     0.998888                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::total     0.998869                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus0.data     0.999479                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus1.data     0.999562                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::tsunami.ide     0.991007                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::total     0.999531                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.InvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for InvalidateReq accesses
system.numa_caches_downward0.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus0.data     0.999333                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus1.data     0.999427                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::tsunami.ide     0.991007                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::total     0.999392                       # miss rate for demand accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus0.data     0.999333                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus1.data     0.999427                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::tsunami.ide     0.991007                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::total     0.999392                       # miss rate for overall accesses
system.numa_caches_downward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward0.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward0.writebacks::writebacks      3755240                       # number of writebacks
system.numa_caches_downward0.writebacks::total      3755240                       # number of writebacks
system.numa_caches_downward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_downward1.tags.replacements       991053                       # number of replacements
system.numa_caches_downward1.tags.tagsinuse    10.872524                       # Cycle average of tags in use
system.numa_caches_downward1.tags.total_refs    524747395                       # Total number of references to valid blocks.
system.numa_caches_downward1.tags.sampled_refs       991053                       # Sample count of references to valid blocks.
system.numa_caches_downward1.tags.avg_refs   529.484695                       # Average number of references to valid blocks.
system.numa_caches_downward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward1.tags.occ_blocks::writebacks     2.102462                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus2.inst     3.023694                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus2.data     1.449251                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus3.inst     1.883977                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus3.data     2.413139                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_percent::writebacks     0.131404                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus2.inst     0.188981                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus2.data     0.090578                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus3.inst     0.117749                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus3.data     0.150821                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::total     0.679533                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_task_id_blocks::1024           11                       # Occupied blocks per task id
system.numa_caches_downward1.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.numa_caches_downward1.tags.occ_task_id_percent::1024     0.687500                       # Percentage of cache occupancy per task id
system.numa_caches_downward1.tags.tag_accesses  10600621350                       # Number of tag accesses
system.numa_caches_downward1.tags.data_accesses  10600621350                       # Number of data accesses
system.numa_caches_downward1.WritebackDirty_hits::writebacks       265959                       # number of WritebackDirty hits
system.numa_caches_downward1.WritebackDirty_hits::total       265959                       # number of WritebackDirty hits
system.numa_caches_downward1.UpgradeReq_hits::switch_cpus2.data            3                       # number of UpgradeReq hits
system.numa_caches_downward1.UpgradeReq_hits::switch_cpus3.data            2                       # number of UpgradeReq hits
system.numa_caches_downward1.UpgradeReq_hits::total            5                       # number of UpgradeReq hits
system.numa_caches_downward1.SCUpgradeReq_hits::switch_cpus2.data            1                       # number of SCUpgradeReq hits
system.numa_caches_downward1.SCUpgradeReq_hits::switch_cpus3.data            3                       # number of SCUpgradeReq hits
system.numa_caches_downward1.SCUpgradeReq_hits::total            4                       # number of SCUpgradeReq hits
system.numa_caches_downward1.ReadExReq_hits::switch_cpus2.data         1992                       # number of ReadExReq hits
system.numa_caches_downward1.ReadExReq_hits::switch_cpus3.data         2283                       # number of ReadExReq hits
system.numa_caches_downward1.ReadExReq_hits::total         4275                       # number of ReadExReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus2.inst          137                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus2.data         9798                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus3.inst          131                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus3.data        10359                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::total        20425                       # number of ReadSharedReq hits
system.numa_caches_downward1.demand_hits::switch_cpus2.inst          137                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus2.data        11790                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus3.inst          131                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus3.data        12642                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::total        24700                       # number of demand (read+write) hits
system.numa_caches_downward1.overall_hits::switch_cpus2.inst          137                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus2.data        11790                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus3.inst          131                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus3.data        12642                       # number of overall hits
system.numa_caches_downward1.overall_hits::total        24700                       # number of overall hits
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus2.data    281056859                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus3.data    282901192                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::total    563958051                       # number of UpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus2.data         2514                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus3.data         2980                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::total         5494                       # number of SCUpgradeReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus2.data     54560979                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus3.data     54825099                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::total    109386078                       # number of ReadExReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus2.inst       278679                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus2.data    282132286                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus3.inst        85603                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus3.data    284012764                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::total    566509332                       # number of ReadSharedReq misses
system.numa_caches_downward1.demand_misses::switch_cpus2.inst       278679                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus2.data    336693265                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus3.inst        85603                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus3.data    338837863                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::total    675895410                       # number of demand (read+write) misses
system.numa_caches_downward1.overall_misses::switch_cpus2.inst       278679                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus2.data    336693265                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus3.inst        85603                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus3.data    338837863                       # number of overall misses
system.numa_caches_downward1.overall_misses::total    675895410                       # number of overall misses
system.numa_caches_downward1.WritebackDirty_accesses::writebacks       265959                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.WritebackDirty_accesses::total       265959                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus2.data    281056862                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus3.data    282901194                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::total    563958056                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus2.data         2515                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus3.data         2983                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::total         5498                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus2.data     54562971                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus3.data     54827382                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::total    109390353                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus2.inst       278816                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus2.data    282142084                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus3.inst        85734                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus3.data    284023123                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::total    566529757                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.demand_accesses::switch_cpus2.inst       278816                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus2.data    336705055                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus3.inst        85734                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus3.data    338850505                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::total    675920110                       # number of demand (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus2.inst       278816                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus2.data    336705055                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus3.inst        85734                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus3.data    338850505                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::total    675920110                       # number of overall (read+write) accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus2.data     1.000000                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus3.data     1.000000                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::total     1.000000                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus2.data     0.999602                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus3.data     0.998994                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::total     0.999272                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus2.data     0.999963                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus3.data     0.999958                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::total     0.999961                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus2.inst     0.999509                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus2.data     0.999965                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus3.inst     0.998472                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus3.data     0.999964                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::total     0.999964                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus2.inst     0.999509                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus2.data     0.999965                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus3.inst     0.998472                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus3.data     0.999963                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::total     0.999963                       # miss rate for demand accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus2.inst     0.999509                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus2.data     0.999965                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus3.inst     0.998472                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus3.data     0.999963                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::total     0.999963                       # miss rate for overall accesses
system.numa_caches_downward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward1.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward1.writebacks::writebacks       241895                       # number of writebacks
system.numa_caches_downward1.writebacks::total       241895                       # number of writebacks
system.numa_caches_downward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward0.tags.replacements       954724                       # number of replacements
system.numa_caches_upward0.tags.tagsinuse    10.752787                       # Cycle average of tags in use
system.numa_caches_upward0.tags.total_refs    524738702                       # Total number of references to valid blocks.
system.numa_caches_upward0.tags.sampled_refs       954724                       # Sample count of references to valid blocks.
system.numa_caches_upward0.tags.avg_refs   549.623453                       # Average number of references to valid blocks.
system.numa_caches_upward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward0.tags.occ_blocks::writebacks     1.315278                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus2.inst     3.222693                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus2.data     1.538650                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus3.inst     2.132608                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus3.data     2.543558                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_percent::writebacks     0.082205                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus2.inst     0.201418                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus2.data     0.096166                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus3.inst     0.133288                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus3.data     0.158972                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::total     0.672049                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_task_id_blocks::1024           11                       # Occupied blocks per task id
system.numa_caches_upward0.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.numa_caches_upward0.tags.occ_task_id_percent::1024     0.687500                       # Percentage of cache occupancy per task id
system.numa_caches_upward0.tags.tag_accesses  10600186083                       # Number of tag accesses
system.numa_caches_upward0.tags.data_accesses  10600186083                       # Number of data accesses
system.numa_caches_upward0.WritebackDirty_hits::writebacks       241895                       # number of WritebackDirty hits
system.numa_caches_upward0.WritebackDirty_hits::total       241895                       # number of WritebackDirty hits
system.numa_caches_upward0.UpgradeReq_hits::switch_cpus2.data            1                       # number of UpgradeReq hits
system.numa_caches_upward0.UpgradeReq_hits::switch_cpus3.data            3                       # number of UpgradeReq hits
system.numa_caches_upward0.UpgradeReq_hits::total            4                       # number of UpgradeReq hits
system.numa_caches_upward0.ReadExReq_hits::switch_cpus2.data         1248                       # number of ReadExReq hits
system.numa_caches_upward0.ReadExReq_hits::switch_cpus3.data         1260                       # number of ReadExReq hits
system.numa_caches_upward0.ReadExReq_hits::total         2508                       # number of ReadExReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus2.inst           95                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus2.data         6840                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus3.inst           94                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus3.data         6964                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::total        13993                       # number of ReadSharedReq hits
system.numa_caches_upward0.demand_hits::switch_cpus2.inst           95                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus2.data         8088                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus3.inst           94                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus3.data         8224                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::total        16501                       # number of demand (read+write) hits
system.numa_caches_upward0.overall_hits::switch_cpus2.inst           95                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus2.data         8088                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus3.inst           94                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus3.data         8224                       # number of overall hits
system.numa_caches_upward0.overall_hits::total        16501                       # number of overall hits
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus2.data    281056858                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus3.data    282901189                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::total    563958047                       # number of UpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus2.data         2514                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus3.data         2980                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::total         5494                       # number of SCUpgradeReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus2.data     54559731                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus3.data     54823839                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::total    109383570                       # number of ReadExReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus2.inst       278584                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus2.data    282125446                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus3.inst        85509                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus3.data    284005800                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::total    566495339                       # number of ReadSharedReq misses
system.numa_caches_upward0.demand_misses::switch_cpus2.inst       278584                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus2.data    336685177                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus3.inst        85509                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus3.data    338829639                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::total    675878909                       # number of demand (read+write) misses
system.numa_caches_upward0.overall_misses::switch_cpus2.inst       278584                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus2.data    336685177                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus3.inst        85509                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus3.data    338829639                       # number of overall misses
system.numa_caches_upward0.overall_misses::total    675878909                       # number of overall misses
system.numa_caches_upward0.WritebackDirty_accesses::writebacks       241895                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.WritebackDirty_accesses::total       241895                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus2.data    281056859                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus3.data    282901192                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::total    563958051                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus2.data         2514                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus3.data         2980                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::total         5494                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus2.data     54560979                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus3.data     54825099                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::total    109386078                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus2.inst       278679                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus2.data    282132286                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus3.inst        85603                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus3.data    284012764                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::total    566509332                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.demand_accesses::switch_cpus2.inst       278679                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus2.data    336693265                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus3.inst        85603                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus3.data    338837863                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::total    675895410                       # number of demand (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus2.inst       278679                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus2.data    336693265                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus3.inst        85603                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus3.data    338837863                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::total    675895410                       # number of overall (read+write) accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus2.data     1.000000                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus3.data     1.000000                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::total     1.000000                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus2.data     0.999977                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus3.data     0.999977                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::total     0.999977                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus2.inst     0.999659                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus2.data     0.999976                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus3.inst     0.998902                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus3.data     0.999975                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::total     0.999975                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus2.inst     0.999659                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus2.data     0.999976                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus3.inst     0.998902                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus3.data     0.999976                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::total     0.999976                       # miss rate for demand accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus2.inst     0.999659                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus2.data     0.999976                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus3.inst     0.998902                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus3.data     0.999976                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::total     0.999976                       # miss rate for overall accesses
system.numa_caches_upward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward0.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward0.writebacks::writebacks       225770                       # number of writebacks
system.numa_caches_upward0.writebacks::total       225770                       # number of writebacks
system.numa_caches_upward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward1.tags.replacements     13297249                       # number of replacements
system.numa_caches_upward1.tags.tagsinuse    15.501000                       # Cycle average of tags in use
system.numa_caches_upward1.tags.total_refs        19497                       # Total number of references to valid blocks.
system.numa_caches_upward1.tags.sampled_refs     13297249                       # Sample count of references to valid blocks.
system.numa_caches_upward1.tags.avg_refs     0.001466                       # Average number of references to valid blocks.
system.numa_caches_upward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward1.tags.occ_blocks::writebacks     8.314584                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus0.inst     0.031464                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus0.data     3.346741                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus1.inst     0.008210                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus1.data     3.792721                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::tsunami.ide     0.007281                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_percent::writebacks     0.519662                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus0.inst     0.001966                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus0.data     0.209171                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus1.inst     0.000513                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus1.data     0.237045                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::tsunami.ide     0.000455                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::total     0.968813                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_upward1.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_upward1.tags.tag_accesses    217911946                       # Number of tag accesses
system.numa_caches_upward1.tags.data_accesses    217911946                       # Number of data accesses
system.numa_caches_upward1.WritebackDirty_hits::writebacks      3755240                       # number of WritebackDirty hits
system.numa_caches_upward1.WritebackDirty_hits::total      3755240                       # number of WritebackDirty hits
system.numa_caches_upward1.UpgradeReq_hits::switch_cpus1.data            1                       # number of UpgradeReq hits
system.numa_caches_upward1.UpgradeReq_hits::total            1                       # number of UpgradeReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus0.data         1100                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus1.data         1534                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::total         2634                       # number of ReadExReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus0.data         1570                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus1.data         2374                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::total         3944                       # number of ReadSharedReq hits
system.numa_caches_upward1.demand_hits::switch_cpus0.data         2670                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus1.data         3908                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::total         6578                       # number of demand (read+write) hits
system.numa_caches_upward1.overall_hits::switch_cpus0.data         2670                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus1.data         3908                       # number of overall hits
system.numa_caches_upward1.overall_hits::total         6578                       # number of overall hits
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus0.data         2399                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus1.data         2121                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::total         4520                       # number of UpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus0.data         4316                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus1.data         6824                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::total        11140                       # number of SCUpgradeReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus0.data      1053575                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus1.data      1494524                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::tsunami.ide       494464                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::total      3042563                       # number of ReadExReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus0.inst         6992                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus0.data      3540724                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus1.inst         6866                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus1.data      6002876                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::tsunami.ide         1102                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::total      9558560                       # number of ReadSharedReq misses
system.numa_caches_upward1.demand_misses::switch_cpus0.inst         6992                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus0.data      4594299                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus1.inst         6866                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus1.data      7497400                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::tsunami.ide       495566                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::total     12601123                       # number of demand (read+write) misses
system.numa_caches_upward1.overall_misses::switch_cpus0.inst         6992                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus0.data      4594299                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus1.inst         6866                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus1.data      7497400                       # number of overall misses
system.numa_caches_upward1.overall_misses::tsunami.ide       495566                       # number of overall misses
system.numa_caches_upward1.overall_misses::total     12601123                       # number of overall misses
system.numa_caches_upward1.WritebackDirty_accesses::writebacks      3755240                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.WritebackDirty_accesses::total      3755240                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus0.data         2399                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus1.data         2122                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::total         4521                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus0.data         4316                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus1.data         6824                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::total        11140                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus0.data      1054675                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus1.data      1496058                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::tsunami.ide       494464                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::total      3045197                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus0.inst         6992                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus0.data      3542294                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus1.inst         6866                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus1.data      6005250                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::tsunami.ide         1102                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::total      9562504                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.demand_accesses::switch_cpus0.inst         6992                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus0.data      4596969                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus1.inst         6866                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus1.data      7501308                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::tsunami.ide       495566                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::total     12607701                       # number of demand (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus0.inst         6992                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus0.data      4596969                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus1.inst         6866                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus1.data      7501308                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::tsunami.ide       495566                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::total     12607701                       # number of overall (read+write) accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus1.data     0.999529                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::total     0.999779                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus0.data     0.998957                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus1.data     0.998975                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::tsunami.ide            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::total     0.999135                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus0.data     0.999557                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus1.data     0.999605                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::tsunami.ide            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::total     0.999588                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus0.data     0.999419                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus1.data     0.999479                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::total     0.999478                       # miss rate for demand accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus0.data     0.999419                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus1.data     0.999479                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::total     0.999478                       # miss rate for overall accesses
system.numa_caches_upward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward1.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward1.writebacks::writebacks      3748686                       # number of writebacks
system.numa_caches_upward1.writebacks::total      3748686                       # number of writebacks
system.numa_caches_upward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits         15118115924                       # DTB read hits
system.switch_cpus0.dtb.read_misses           1778559                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses      2079912712                       # DTB read accesses
system.switch_cpus0.dtb.write_hits        13019560658                       # DTB write hits
system.switch_cpus0.dtb.write_misses           743331                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses      952643328                       # DTB write accesses
system.switch_cpus0.dtb.data_hits         28137676582                       # DTB hits
system.switch_cpus0.dtb.data_misses           2521890                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses      3032556040                       # DTB accesses
system.switch_cpus0.itb.fetch_hits        22617522728                       # ITB hits
system.switch_cpus0.itb.fetch_misses              591                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses    22617523319                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles             68300916192                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts        64485016402                       # Number of instructions committed
system.switch_cpus0.committedOps          64485016402                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses  61796894739                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses      35310751                       # Number of float alu accesses
system.switch_cpus0.num_func_calls          546292464                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts   5887312774                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts         61796894739                       # number of integer instructions
system.switch_cpus0.num_fp_insts             35310751                       # number of float instructions
system.switch_cpus0.num_int_register_reads  83986317231                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes  43269220881                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads     20665853                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes     20665383                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs          28352050383                       # number of memory refs
system.switch_cpus0.num_load_insts        15294945240                       # Number of load instructions
system.switch_cpus0.num_store_insts       13057105143                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      3589483021.170673                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      64711433170.829323                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.947446                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.052554                       # Percentage of idle cycles
system.switch_cpus0.Branches               8046412081                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass    613839993      0.95%      0.95% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu      30523422312     47.17%     48.12% # Class of executed instruction
system.switch_cpus0.op_class::IntMult        20881527      0.03%     48.15% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     48.15% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd       14641378      0.02%     48.17% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp            618      0.00%     48.17% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt        6197523      0.01%     48.18% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             8      0.00%     48.18% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv        2065841      0.00%     48.18% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     48.18% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     48.18% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     48.18% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     48.18% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     48.18% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     48.18% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     48.18% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     48.18% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     48.18% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     48.18% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     48.18% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     48.18% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     48.18% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     48.18% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     48.18% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     48.18% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     48.18% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     48.18% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     48.18% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     48.18% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     48.18% # Class of executed instruction
system.switch_cpus0.op_class::MemRead     15295444764     23.64%     71.82% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite    13057179577     20.18%     92.00% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess    5177759137      8.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total       64711432678                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits         15011465541                       # DTB read hits
system.switch_cpus1.dtb.read_misses           2600530                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses      3439857492                       # DTB read accesses
system.switch_cpus1.dtb.write_hits        12332573907                       # DTB write hits
system.switch_cpus1.dtb.write_misses           974101                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses     1602192821                       # DTB write accesses
system.switch_cpus1.dtb.data_hits         27344039448                       # DTB hits
system.switch_cpus1.dtb.data_misses           3574631                       # DTB misses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_accesses      5042050313                       # DTB accesses
system.switch_cpus1.itb.fetch_hits        26603944562                       # ITB hits
system.switch_cpus1.itb.fetch_misses              478                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses    26603945040                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles             68300921238                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts        63697958785                       # Number of instructions committed
system.switch_cpus1.committedOps          63697958785                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses  60771329224                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses      41258938                       # Number of float alu accesses
system.switch_cpus1.num_func_calls          562316633                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts   5786064371                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts         60771329224                       # number of integer instructions
system.switch_cpus1.num_fp_insts             41258938                       # number of float instructions
system.switch_cpus1.num_int_register_reads  82965261243                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes  42936539701                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads     22796002                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes     22796146                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs          27460314666                       # number of memory refs
system.switch_cpus1.num_load_insts        15103696591                       # Number of load instructions
system.switch_cpus1.num_store_insts       12356618075                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      4400448620.450693                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      63900472617.549309                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.935573                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.064427                       # Percentage of idle cycles
system.switch_cpus1.Branches               7824549865                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass   1038001134      1.62%      1.62% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu      30725784891     48.08%     49.71% # Class of executed instruction
system.switch_cpus1.op_class::IntMult        34599214      0.05%     49.76% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     49.76% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd       18458328      0.03%     49.79% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     49.79% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt        6837375      0.01%     49.80% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     49.80% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv        2279125      0.00%     49.81% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     49.81% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     49.81% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     49.81% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     49.81% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     49.81% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     49.81% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     49.81% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     49.81% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     49.81% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     49.81% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     49.81% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     49.81% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     49.81% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     49.81% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     49.81% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     49.81% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     49.81% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     49.81% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     49.81% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     49.81% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     49.81% # Class of executed instruction
system.switch_cpus1.op_class::MemRead     15103968954     23.64%     73.44% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite    12356623130     19.34%     92.78% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess    4613915821      7.22%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total       63900467972                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits         15690895199                       # DTB read hits
system.switch_cpus2.dtb.read_misses           2988755                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses      3508370200                       # DTB read accesses
system.switch_cpus2.dtb.write_hits        12967324545                       # DTB write hits
system.switch_cpus2.dtb.write_misses           778806                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses     1658141172                       # DTB write accesses
system.switch_cpus2.dtb.data_hits         28658219744                       # DTB hits
system.switch_cpus2.dtb.data_misses           3767561                       # DTB misses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_accesses      5166511372                       # DTB accesses
system.switch_cpus2.itb.fetch_hits        28120253727                       # ITB hits
system.switch_cpus2.itb.fetch_misses              596                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses    28120254323                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles             68300912179                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts        67152975981                       # Number of instructions committed
system.switch_cpus2.committedOps          67152975981                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses  64047020054                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses      31780109                       # Number of float alu accesses
system.switch_cpus2.num_func_calls          624604133                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts   6264190745                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts         64047020054                       # number of integer instructions
system.switch_cpus2.num_fp_insts             31780109                       # number of float instructions
system.switch_cpus2.num_int_register_reads  87050475235                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes  45222859855                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads     17579137                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes     17579302                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs          28901596388                       # number of memory refs
system.switch_cpus2.num_load_insts        15915912740                       # Number of load instructions
system.switch_cpus2.num_store_insts       12985683648                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      934764183.195569                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      67366147995.804428                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.986314                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.013686                       # Percentage of idle cycles
system.switch_cpus2.Branches               8460187648                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass    986762727      1.46%      1.46% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu      32455105301     48.18%     49.64% # Class of executed instruction
system.switch_cpus2.op_class::IntMult        26607110      0.04%     49.68% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     49.68% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd       14195436      0.02%     49.70% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     49.70% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt        5272026      0.01%     49.71% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     49.71% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv        1757342      0.00%     49.71% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     49.71% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     49.71% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     49.71% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     49.71% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     49.71% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     49.71% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     49.71% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     49.71% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     49.71% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     49.71% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     49.71% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     49.71% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     49.71% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     49.71% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     49.71% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     49.71% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     49.71% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     49.71% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     49.71% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     49.71% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     49.71% # Class of executed instruction
system.switch_cpus2.op_class::MemRead     15994560149     23.74%     73.46% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite    12985701447     19.28%     92.73% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess    4896189717      7.27%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total       67366151255                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits         14928758629                       # DTB read hits
system.switch_cpus3.dtb.read_misses           1637783                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses      2690677365                       # DTB read accesses
system.switch_cpus3.dtb.write_hits        12610446299                       # DTB write hits
system.switch_cpus3.dtb.write_misses           882486                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses     1249544372                       # DTB write accesses
system.switch_cpus3.dtb.data_hits         27539204928                       # DTB hits
system.switch_cpus3.dtb.data_misses           2520269                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses      3940221737                       # DTB accesses
system.switch_cpus3.itb.fetch_hits        24550807324                       # ITB hits
system.switch_cpus3.itb.fetch_misses              509                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses    24550807833                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles             68300918739                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts        63730729628                       # Number of instructions committed
system.switch_cpus3.committedOps          63730729628                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses  60945791672                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses      40070320                       # Number of float alu accesses
system.switch_cpus3.num_func_calls          549852404                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts   5807847885                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts         60945791672                       # number of integer instructions
system.switch_cpus3.num_fp_insts             40070320                       # number of float instructions
system.switch_cpus3.num_int_register_reads  82998376654                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes  42857431483                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads     23194534                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes     23194670                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs          27743135135                       # number of memory refs
system.switch_cpus3.num_load_insts        15114162140                       # Number of load instructions
system.switch_cpus3.num_store_insts       12628972995                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      4357163451.650746                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      63943755287.349251                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.936206                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.063794                       # Percentage of idle cycles
system.switch_cpus3.Branches               7896536049                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass    810263922      1.27%      1.27% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu      30467204744     47.65%     48.91% # Class of executed instruction
system.switch_cpus3.op_class::IntMult        27274660      0.04%     48.96% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     48.96% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd       16870666      0.03%     48.98% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     48.98% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt        6956769      0.01%     48.99% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     48.99% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv        2318923      0.00%     49.00% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     49.00% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     49.00% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     49.00% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     49.00% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     49.00% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     49.00% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     49.00% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     49.00% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     49.00% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     49.00% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     49.00% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     49.00% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     49.00% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     49.00% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     49.00% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     49.00% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     49.00% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     49.00% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     49.00% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     49.00% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     49.00% # Class of executed instruction
system.switch_cpus3.op_class::MemRead     15114435939     23.64%     72.63% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite    12628978303     19.75%     92.38% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess    4869449073      7.62%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total       63943752999                       # Class of executed instruction
system.system_bus.trans_dist::ReadReq            3686                       # Transaction distribution
system.system_bus.trans_dist::ReadResp      576075522                       # Transaction distribution
system.system_bus.trans_dist::WriteReq          76354                       # Transaction distribution
system.system_bus.trans_dist::WriteResp         76354                       # Transaction distribution
system.system_bus.trans_dist::WritebackDirty      3997135                       # Transaction distribution
system.system_bus.trans_dist::CleanEvict      9223167                       # Transaction distribution
system.system_bus.trans_dist::UpgradeReq    824683327                       # Transaction distribution
system.system_bus.trans_dist::SCUpgradeReq        21629                       # Transaction distribution
system.system_bus.trans_dist::UpgradeResp    563979206                       # Transaction distribution
system.system_bus.trans_dist::ReadExReq     167653306                       # Transaction distribution
system.system_bus.trans_dist::ReadExResp    112431275                       # Transaction distribution
system.system_bus.trans_dist::ReadSharedReq    576071836                       # Transaction distribution
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side     37822409                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::total     37822409                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side   2796470388                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::total   2796470388                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count::total         2834292797                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side   1047228224                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::total   1047228224                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side  43273369085                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::total  43273369085                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size::total         44320597309                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.snoops                   2801194055                       # Total snoops (count)
system.system_bus.snoop_fanout::samples    3182999422                       # Request fanout histogram
system.system_bus.snoop_fanout::mean         1.503069                       # Request fanout histogram
system.system_bus.snoop_fanout::stdev        0.499991                       # Request fanout histogram
system.system_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::0                   0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::1          1581730440     49.69%     49.69% # Request fanout histogram
system.system_bus.snoop_fanout::2          1601268982     50.31%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::min_value            1                       # Request fanout histogram
system.system_bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.system_bus.snoop_fanout::total      3182999422                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.004887                       # Number of seconds simulated
sim_ticks                                  4887397500                       # Number of ticks simulated
final_tick                               36418043039000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                            10283327683                       # Simulator instruction rate (inst/s)
host_op_rate                              10283316435                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              193901421                       # Simulator tick rate (ticks/s)
host_mem_usage                                 765336                       # Number of bytes of host memory used
host_seconds                                    25.21                       # Real time elapsed on the host
sim_insts                                259196682046                       # Number of instructions simulated
sim_ops                                  259196682046                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.bytes_read::switch_cpus0.inst       218176                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus0.data       763328                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus1.inst        15360                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus1.data         3008                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus2.inst       122304                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus2.data       378176                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus3.inst        53568                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus3.data        19456                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total           1573376                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus0.inst       218176                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus1.inst        15360                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus2.inst       122304                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus3.inst        53568                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total       409408                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::writebacks      1011136                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total        1011136                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::switch_cpus0.inst         3409                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus0.data        11927                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus1.inst          240                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus1.data           47                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus2.inst         1911                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus2.data         5909                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus3.inst          837                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus3.data          304                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total              24584                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::writebacks        15799                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total             15799                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::switch_cpus0.inst     44640527                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus0.data    156182917                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus1.inst      3142777                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus1.data       615460                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus2.inst     25024361                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus2.data     77377786                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus3.inst     10960434                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus3.data      3980851                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            321925115                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus0.inst     44640527                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus1.inst      3142777                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus2.inst     25024361                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus3.inst     10960434                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total        83768099                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::writebacks      206886385                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total           206886385                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::writebacks      206886385                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus0.inst     44640527                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus0.data    156182917                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus1.inst      3142777                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus1.data       615460                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus2.inst     25024361                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus2.data     77377786                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus3.inst     10960434                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus3.data      3980851                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           528811499                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                            0                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                          nan                       # Average gap between requests
system.mem_ctrls0.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.bytes_read::switch_cpus0.inst        19072                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus0.data       671616                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus1.data         1984                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus2.inst        46336                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus2.data       285056                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus3.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus3.data        80192                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total           1107584                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus0.inst        19072                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus2.inst        46336                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus3.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total        68736                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::writebacks       574400                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total         574400                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::switch_cpus0.inst          298                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus0.data        10494                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus1.data           31                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus2.inst          724                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus2.data         4454                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus3.inst           52                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus3.data         1253                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total              17306                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::writebacks         8975                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total              8975                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::switch_cpus0.inst      3902281                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus0.data    137417920                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus1.data       405942                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus2.inst      9480710                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus2.data     58324701                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus3.inst       680935                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus3.data     16407914                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            226620405                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus0.inst      3902281                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus2.inst      9480710                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus3.inst       680935                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total        14063927                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::writebacks      117526761                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           117526761                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::writebacks      117526761                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus0.inst      3902281                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus0.data    137417920                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus1.data       405942                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus2.inst      9480710                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus2.data     58324701                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus3.inst       680935                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus3.data     16407914                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           344147166                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                            0                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                          nan                       # Average gap between requests
system.mem_ctrls1.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       3                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                     23972                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                   10836     48.23%     48.23% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                    343      1.53%     49.76% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                      5      0.02%     49.78% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.00%     49.78% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                  11282     50.22%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total               22467                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                    10834     49.21%     49.21% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                     343      1.56%     50.77% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                       5      0.02%     50.79% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.00%     50.79% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                   10833     49.21%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                22016                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0              2722232000     55.70%     55.70% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21               25725000      0.53%     56.23% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                 245000      0.01%     56.23% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 112000      0.00%     56.23% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31             2138923500     43.77%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total          4887237500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.999815                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.960202                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.979926                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::3                         1      2.08%      2.08% # number of syscalls executed
system.cpu0.kern.syscall::4                        26     54.17%     56.25% # number of syscalls executed
system.cpu0.kern.syscall::6                         1      2.08%     58.33% # number of syscalls executed
system.cpu0.kern.syscall::17                        1      2.08%     60.42% # number of syscalls executed
system.cpu0.kern.syscall::33                        1      2.08%     62.50% # number of syscalls executed
system.cpu0.kern.syscall::45                        3      6.25%     68.75% # number of syscalls executed
system.cpu0.kern.syscall::71                        4      8.33%     77.08% # number of syscalls executed
system.cpu0.kern.syscall::73                       10     20.83%     97.92% # number of syscalls executed
system.cpu0.kern.syscall::74                        1      2.08%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                    48                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                   96      0.42%      0.42% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   84      0.37%      0.79% # number of callpals executed
system.cpu0.kern.callpal::tbi                       1      0.00%      0.80% # number of callpals executed
system.cpu0.kern.callpal::swpipl                21599     95.37%     96.17% # number of callpals executed
system.cpu0.kern.callpal::rdps                     94      0.42%     96.59% # number of callpals executed
system.cpu0.kern.callpal::wrusp                     1      0.00%     96.59% # number of callpals executed
system.cpu0.kern.callpal::rti                     519      2.29%     98.88% # number of callpals executed
system.cpu0.kern.callpal::callsys                  54      0.24%     99.12% # number of callpals executed
system.cpu0.kern.callpal::imb                       3      0.01%     99.13% # number of callpals executed
system.cpu0.kern.callpal::rdunique                196      0.87%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                 22647                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              603                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                169                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                169                      
system.cpu0.kern.mode_good::user                  169                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.280265                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.437824                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel        4750581500     97.20%     97.20% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user           136656000      2.80%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      84                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements            45483                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          494.953614                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            7855650                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            45995                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           170.793565                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   494.953614                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.966706                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.966706                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          442                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           65                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          3789246                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         3789246                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1160610                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1160610                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       615213                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        615213                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        23975                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        23975                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        24893                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        24893                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1775823                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1775823                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1775823                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1775823                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        29985                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        29985                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data        15083                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        15083                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data         1476                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1476                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data          259                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          259                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        45068                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         45068                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        45068                       # number of overall misses
system.cpu0.dcache.overall_misses::total        45068                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1190595                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1190595                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       630296                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       630296                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        25451                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        25451                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        25152                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        25152                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1820891                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1820891                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1820891                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1820891                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.025185                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.025185                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.023930                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.023930                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.057994                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.057994                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.010297                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.010297                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.024751                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.024751                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.024751                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.024751                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        36109                       # number of writebacks
system.cpu0.dcache.writebacks::total            36109                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements            12609                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.999892                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs         3577736347                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            13121                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         272672.536163                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   511.999892                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          230                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          236                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         14200627                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        14200627                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      7081397                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        7081397                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      7081397                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         7081397                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      7081397                       # number of overall hits
system.cpu0.icache.overall_hits::total        7081397                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst        12611                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        12611                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst        12611                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         12611                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst        12611                       # number of overall misses
system.cpu0.icache.overall_misses::total        12611                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      7094008                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      7094008                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      7094008                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      7094008                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      7094008                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      7094008                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.001778                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.001778                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.001778                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.001778                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.001778                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.001778                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks        12609                       # number of writebacks
system.cpu0.icache.writebacks::total            12609                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      38                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                       214                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                      61     36.09%     36.09% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                      5      2.96%     39.05% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                     32     18.93%     57.99% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                     71     42.01%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 169                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                       61     48.41%     48.41% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                       5      3.97%     52.38% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                      32     25.40%     77.78% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                      28     22.22%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  126                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0              4800915000     99.73%     99.73% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                 245000      0.01%     99.73% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                6577500      0.14%     99.87% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31                6387000      0.13%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total          4814124500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.394366                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.745562                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.callpal::swpctx                   33     18.64%     18.64% # number of callpals executed
system.cpu1.kern.callpal::tbi                       1      0.56%     19.21% # number of callpals executed
system.cpu1.kern.callpal::swpipl                   95     53.67%     72.88% # number of callpals executed
system.cpu1.kern.callpal::rdps                     10      5.65%     78.53% # number of callpals executed
system.cpu1.kern.callpal::rti                      37     20.90%     99.44% # number of callpals executed
system.cpu1.kern.callpal::imb                       1      0.56%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   177                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel                1                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                 69                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                  1                      
system.cpu1.kern.mode_good::user                    0                      
system.cpu1.kern.mode_good::idle                    2                      
system.cpu1.kern.mode_switch_good::kernel            1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.028986                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.042857                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel           4398500      0.13%      0.13% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user                   0      0.00%      0.13% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle          3303196000     99.87%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      33                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements              197                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          467.069872                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            1163939                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs              631                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs          1844.594295                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   467.069872                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.912246                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.912246                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          434                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          337                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           92                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.847656                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses            21754                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses           21754                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data         6423                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total           6423                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data         3476                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total          3476                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          129                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          129                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data           57                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total           57                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data         9899                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total            9899                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data         9899                       # number of overall hits
system.cpu1.dcache.overall_hits::total           9899                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data          279                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total          279                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          141                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          141                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data           55                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           55                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data          123                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          123                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data          420                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total           420                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data          420                       # number of overall misses
system.cpu1.dcache.overall_misses::total          420                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data         6702                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total         6702                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data         3617                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total         3617                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          184                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          184                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          180                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          180                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data        10319                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        10319                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data        10319                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        10319                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.041629                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.041629                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.038983                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.038983                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.298913                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.298913                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.683333                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.683333                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.040702                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.040702                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.040702                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.040702                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks           89                       # number of writebacks
system.cpu1.dcache.writebacks::total               89                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements              448                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs        17014771744                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              960                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         17723720.566667                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          346                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          159                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses            60994                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses           60994                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst        29825                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total          29825                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst        29825                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total           29825                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst        29825                       # number of overall hits
system.cpu1.icache.overall_hits::total          29825                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst          448                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          448                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst          448                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           448                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst          448                       # number of overall misses
system.cpu1.icache.overall_misses::total          448                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst        30273                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total        30273                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst        30273                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total        30273                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst        30273                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total        30273                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.014799                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.014799                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.014799                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.014799                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.014799                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.014799                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks          448                       # number of writebacks
system.cpu1.icache.writebacks::total              448                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                      36                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                      8029                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                    3724     49.56%     49.56% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                      5      0.07%     49.63% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                     32      0.43%     50.05% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                   3753     49.95%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                7514                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                     3724     49.97%     49.97% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                       5      0.07%     50.03% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                      32      0.43%     50.46% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                    3692     49.54%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                 7453                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0              4010220000     83.27%     83.27% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                 245000      0.01%     83.28% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                6547000      0.14%     83.41% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31              798848000     16.59%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total          4815860000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.983746                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.991882                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::2                         1     16.67%     16.67% # number of syscalls executed
system.cpu2.kern.syscall::3                         1     16.67%     33.33% # number of syscalls executed
system.cpu2.kern.syscall::4                         1     16.67%     50.00% # number of syscalls executed
system.cpu2.kern.syscall::19                        1     16.67%     66.67% # number of syscalls executed
system.cpu2.kern.syscall::54                        1     16.67%     83.33% # number of syscalls executed
system.cpu2.kern.syscall::71                        1     16.67%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                     6                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                    1      0.01%      0.01% # number of callpals executed
system.cpu2.kern.callpal::swpctx                   55      0.73%      0.74% # number of callpals executed
system.cpu2.kern.callpal::tbi                       3      0.04%      0.78% # number of callpals executed
system.cpu2.kern.callpal::swpipl                 7413     97.98%     98.76% # number of callpals executed
system.cpu2.kern.callpal::rdps                     10      0.13%     98.89% # number of callpals executed
system.cpu2.kern.callpal::rdusp                     1      0.01%     98.90% # number of callpals executed
system.cpu2.kern.callpal::rti                      64      0.85%     99.75% # number of callpals executed
system.cpu2.kern.callpal::callsys                  13      0.17%     99.92% # number of callpals executed
system.cpu2.kern.callpal::imb                       6      0.08%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                  7566                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel              119                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                 27                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                 27                      
system.cpu2.kern.mode_good::user                   27                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.226891                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.369863                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel        4566312000     99.13%     99.13% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user            40157000      0.87%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                      55                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements            33019                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          470.162652                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            3275514                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            33441                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            97.949045                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   470.162652                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.918286                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.918286                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          422                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          377                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.824219                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          1390581                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         1390581                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       417192                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         417192                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       211182                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        211182                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         7668                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         7668                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         8740                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         8740                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       628374                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          628374                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       628374                       # number of overall hits
system.cpu2.dcache.overall_hits::total         628374                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        18516                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        18516                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data        13875                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        13875                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data         1266                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         1266                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data          191                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          191                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        32391                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         32391                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        32391                       # number of overall misses
system.cpu2.dcache.overall_misses::total        32391                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       435708                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       435708                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       225057                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       225057                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         8934                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         8934                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         8931                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         8931                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       660765                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       660765                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       660765                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       660765                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.042496                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.042496                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.061651                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.061651                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.141706                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.141706                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.021386                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.021386                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.049020                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.049020                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.049020                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.049020                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        28293                       # number of writebacks
system.cpu2.dcache.writebacks::total            28293                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements             4303                       # number of replacements
system.cpu2.icache.tags.tagsinuse          511.990299                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs         6124949520                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             4815                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         1272055.975078                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   511.990299                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.999981                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999981                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           95                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          417                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          5244374                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         5244374                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      2615725                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        2615725                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      2615725                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         2615725                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      2615725                       # number of overall hits
system.cpu2.icache.overall_hits::total        2615725                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst         4308                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         4308                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst         4308                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          4308                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst         4308                       # number of overall misses
system.cpu2.icache.overall_misses::total         4308                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      2620033                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      2620033                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      2620033                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      2620033                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      2620033                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      2620033                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.001644                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.001644                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.001644                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.001644                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.001644                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.001644                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks         4303                       # number of writebacks
system.cpu2.icache.writebacks::total             4303                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                      38                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                      1098                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     175     37.23%     37.23% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                      5      1.06%     38.30% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                     64     13.62%     51.91% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    226     48.09%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                 470                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      175     41.97%     41.97% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                       5      1.20%     43.17% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                      64     15.35%     58.51% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     173     41.49%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  417                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0              4792149500     99.50%     99.50% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                 245000      0.01%     99.51% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                7644500      0.16%     99.67% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31               16082000      0.33%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total          4816121000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.765487                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.887234                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu3.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu3.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                     3                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                    1      0.18%      0.18% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   90     16.36%     16.55% # number of callpals executed
system.cpu3.kern.callpal::tbi                       5      0.91%     17.45% # number of callpals executed
system.cpu3.kern.callpal::swpipl                  327     59.45%     76.91% # number of callpals executed
system.cpu3.kern.callpal::rdps                     11      2.00%     78.91% # number of callpals executed
system.cpu3.kern.callpal::rti                     105     19.09%     98.00% # number of callpals executed
system.cpu3.kern.callpal::callsys                   9      1.64%     99.64% # number of callpals executed
system.cpu3.kern.callpal::imb                       2      0.36%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                   550                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              195                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                 67                      
system.cpu3.kern.mode_good::user                   67                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.343590                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.511450                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel        4644090000     99.82%     99.82% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user             8186500      0.18%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      90                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements             2219                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          456.276468                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            1926797                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs             2597                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           741.931844                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   456.276468                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.891165                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.891165                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          378                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           77                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          298                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.738281                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           106880                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          106880                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        30579                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          30579                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        17222                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         17222                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          582                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          582                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          580                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          580                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data        47801                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total           47801                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data        47801                       # number of overall hits
system.cpu3.dcache.overall_hits::total          47801                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         1821                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         1821                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          980                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          980                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data          158                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          158                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data          158                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          158                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         2801                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          2801                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         2801                       # number of overall misses
system.cpu3.dcache.overall_misses::total         2801                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        32400                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        32400                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        18202                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        18202                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          740                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          740                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          738                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          738                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data        50602                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total        50602                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data        50602                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total        50602                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.056204                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.056204                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.053840                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.053840                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.213514                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.213514                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.214092                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.214092                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.055354                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.055354                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.055354                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.055354                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         1176                       # number of writebacks
system.cpu3.dcache.writebacks::total             1176                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             1897                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs         7696521012                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             2409                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         3194902.869240                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1          131                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          341                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           22                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           18                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           357085                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          357085                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       175697                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         175697                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       175697                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          175697                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       175697                       # number of overall hits
system.cpu3.icache.overall_hits::total         175697                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         1897                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         1897                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         1897                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          1897                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         1897                       # number of overall misses
system.cpu3.icache.overall_misses::total         1897                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       177594                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       177594                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       177594                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       177594                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       177594                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       177594                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.010682                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.010682                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.010682                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.010682                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.010682                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.010682                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks         1897                       # number of writebacks
system.cpu3.icache.writebacks::total             1897                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 2058                       # Transaction distribution
system.iobus.trans_dist::ReadResp                2058                       # Transaction distribution
system.iobus.trans_dist::WriteReq                1694                       # Transaction distribution
system.iobus.trans_dist::WriteResp               1694                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1118                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio         2744                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         3642                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         7504                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    7504                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         4472                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio         3773                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         1821                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        10066                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    10066                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2bus0.snoop_filter.tot_requests        119197                       # Total number of requests made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_requests        59198                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_requests         3904                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.snoop_filter.tot_snoops           14483                       # Total number of snoops made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_snoops        13585                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_snoops          898                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.trans_dist::ReadReq                2058                       # Transaction distribution
system.l2bus0.trans_dist::ReadResp              46912                       # Transaction distribution
system.l2bus0.trans_dist::WriteReq               1616                       # Transaction distribution
system.l2bus0.trans_dist::WriteResp              1616                       # Transaction distribution
system.l2bus0.trans_dist::WritebackDirty        36198                       # Transaction distribution
system.l2bus0.trans_dist::WritebackClean        10525                       # Transaction distribution
system.l2bus0.trans_dist::CleanEvict             8399                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeReq              373                       # Transaction distribution
system.l2bus0.trans_dist::SCUpgradeReq            382                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeResp             755                       # Transaction distribution
system.l2bus0.trans_dist::ReadExReq             14851                       # Transaction distribution
system.l2bus0.trans_dist::ReadExResp            14851                       # Transaction distribution
system.l2bus0.trans_dist::ReadCleanReq          13059                       # Transaction distribution
system.l2bus0.trans_dist::ReadSharedReq         31795                       # Transaction distribution
system.l2bus0.pkt_count_system.cpu0.icache.mem_side::system.l2cache0.cpu_side        35428                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side       145298                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu1.icache.mem_side::system.l2cache0.cpu_side         1215                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side         1449                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count::total                 183390                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.icache.mem_side::system.l2cache0.cpu_side      1460288                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side      5280641                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu1.icache.mem_side::system.l2cache0.cpu_side        49088                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side        30824                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size::total                 6820841                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.snoops                            81412                       # Total snoops (count)
system.l2bus0.snoop_fanout::samples            203660                       # Request fanout histogram
system.l2bus0.snoop_fanout::mean             0.112418                       # Request fanout histogram
system.l2bus0.snoop_fanout::stdev            0.329544                       # Request fanout histogram
system.l2bus0.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus0.snoop_fanout::0                  181663     89.20%     89.20% # Request fanout histogram
system.l2bus0.snoop_fanout::1                   21099     10.36%     99.56% # Request fanout histogram
system.l2bus0.snoop_fanout::2                     898      0.44%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus0.snoop_fanout::max_value               2                       # Request fanout histogram
system.l2bus0.snoop_fanout::total              203660                       # Request fanout histogram
system.l2bus1.snoop_filter.tot_requests         84608                       # Total number of requests made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_requests        42192                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_requests         2547                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.snoop_filter.tot_snoops           18271                       # Total number of snoops made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_snoops        16134                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_snoops         2137                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.trans_dist::ReadResp              27966                       # Transaction distribution
system.l2bus1.trans_dist::WriteReq                 78                       # Transaction distribution
system.l2bus1.trans_dist::WriteResp                78                       # Transaction distribution
system.l2bus1.trans_dist::WritebackDirty        29469                       # Transaction distribution
system.l2bus1.trans_dist::WritebackClean         4698                       # Transaction distribution
system.l2bus1.trans_dist::CleanEvict             5019                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeReq              575                       # Transaction distribution
system.l2bus1.trans_dist::SCUpgradeReq            349                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeResp             924                       # Transaction distribution
system.l2bus1.trans_dist::ReadExReq             14280                       # Transaction distribution
system.l2bus1.trans_dist::ReadExResp            14280                       # Transaction distribution
system.l2bus1.trans_dist::ReadCleanReq           6205                       # Transaction distribution
system.l2bus1.trans_dist::ReadSharedReq         21761                       # Transaction distribution
system.l2bus1.pkt_count_system.cpu2.icache.mem_side::system.l2cache1.cpu_side        12051                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu2.dcache.mem_side::system.l2cache1.cpu_side       100203                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu3.icache.mem_side::system.l2cache1.cpu_side         5057                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu3.dcache.mem_side::system.l2cache1.cpu_side         8371                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count::total                 125682                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu2.icache.mem_side::system.l2cache1.cpu_side       495552                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu2.dcache.mem_side::system.l2cache1.cpu_side      3943601                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu3.icache.mem_side::system.l2cache1.cpu_side       202240                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu3.dcache.mem_side::system.l2cache1.cpu_side       249656                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size::total                 4891049                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.snoops                           100398                       # Total snoops (count)
system.l2bus1.snoop_fanout::samples            184117                       # Request fanout histogram
system.l2bus1.snoop_fanout::mean             0.137624                       # Request fanout histogram
system.l2bus1.snoop_fanout::stdev            0.376896                       # Request fanout histogram
system.l2bus1.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus1.snoop_fanout::0                  160927     87.40%     87.40% # Request fanout histogram
system.l2bus1.snoop_fanout::1                   21043     11.43%     98.83% # Request fanout histogram
system.l2bus1.snoop_fanout::2                    2145      1.17%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::3                       2      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus1.snoop_fanout::max_value               3                       # Request fanout histogram
system.l2bus1.snoop_fanout::total              184117                       # Request fanout histogram
system.l2cache0.tags.replacements               27778                       # number of replacements
system.l2cache0.tags.tagsinuse            3954.281706                       # Cycle average of tags in use
system.l2cache0.tags.total_refs                254991                       # Total number of references to valid blocks.
system.l2cache0.tags.sampled_refs               31813                       # Sample count of references to valid blocks.
system.l2cache0.tags.avg_refs                8.015308                       # Average number of references to valid blocks.
system.l2cache0.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache0.tags.occ_blocks::writebacks  1359.782119                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.inst   477.460393                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.data  1901.553392                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus1.inst    95.617826                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus1.data   119.867976                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_percent::writebacks     0.331978                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.inst     0.116567                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.data     0.464246                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus1.inst     0.023344                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus1.data     0.029265                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::total      0.965401                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_task_id_blocks::1024         4035                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::0          983                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::1         2974                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::2           67                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.l2cache0.tags.occ_task_id_percent::1024     0.985107                       # Percentage of cache occupancy per task id
system.l2cache0.tags.tag_accesses              964609                       # Number of tag accesses
system.l2cache0.tags.data_accesses             964609                       # Number of data accesses
system.l2cache0.WritebackDirty_hits::writebacks        36198                       # number of WritebackDirty hits
system.l2cache0.WritebackDirty_hits::total        36198                       # number of WritebackDirty hits
system.l2cache0.WritebackClean_hits::writebacks        10525                       # number of WritebackClean hits
system.l2cache0.WritebackClean_hits::total        10525                       # number of WritebackClean hits
system.l2cache0.UpgradeReq_hits::switch_cpus0.data            2                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus1.data            1                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::total              3                       # number of UpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus0.data            1                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::total            1                       # number of SCUpgradeReq hits
system.l2cache0.ReadExReq_hits::switch_cpus0.data         6520                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus1.data            8                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::total            6528                       # number of ReadExReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus0.inst         8904                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus1.inst          208                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::total         9112                       # number of ReadCleanReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus0.data        15723                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus1.data           91                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::total        15814                       # number of ReadSharedReq hits
system.l2cache0.demand_hits::switch_cpus0.inst         8904                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus0.data        22243                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus1.inst          208                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus1.data           99                       # number of demand (read+write) hits
system.l2cache0.demand_hits::total              31454                       # number of demand (read+write) hits
system.l2cache0.overall_hits::switch_cpus0.inst         8904                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus0.data        22243                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus1.inst          208                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus1.data           99                       # number of overall hits
system.l2cache0.overall_hits::total             31454                       # number of overall hits
system.l2cache0.UpgradeReq_misses::switch_cpus0.data          274                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus1.data           76                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::total          350                       # number of UpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus0.data          214                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus1.data           54                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::total          268                       # number of SCUpgradeReq misses
system.l2cache0.ReadExReq_misses::switch_cpus0.data         8276                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus1.data           15                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::total          8291                       # number of ReadExReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus0.inst         3707                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus1.inst          240                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::total         3947                       # number of ReadCleanReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus0.data        15552                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus1.data          104                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::total        15656                       # number of ReadSharedReq misses
system.l2cache0.demand_misses::switch_cpus0.inst         3707                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus0.data        23828                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus1.inst          240                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus1.data          119                       # number of demand (read+write) misses
system.l2cache0.demand_misses::total            27894                       # number of demand (read+write) misses
system.l2cache0.overall_misses::switch_cpus0.inst         3707                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus0.data        23828                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus1.inst          240                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus1.data          119                       # number of overall misses
system.l2cache0.overall_misses::total           27894                       # number of overall misses
system.l2cache0.WritebackDirty_accesses::writebacks        36198                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackDirty_accesses::total        36198                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::writebacks        10525                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::total        10525                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus0.data          276                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus1.data           77                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::total          353                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus0.data          215                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus1.data           54                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::total          269                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus0.data        14796                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus1.data           23                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::total        14819                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus0.inst        12611                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus1.inst          448                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::total        13059                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus0.data        31275                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus1.data          195                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::total        31470                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.demand_accesses::switch_cpus0.inst        12611                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus0.data        46071                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus1.inst          448                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus1.data          218                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::total          59348                       # number of demand (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.inst        12611                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.data        46071                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus1.inst          448                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus1.data          218                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::total         59348                       # number of overall (read+write) accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus0.data     0.992754                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus1.data     0.987013                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::total     0.991501                       # miss rate for UpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus0.data     0.995349                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::total     0.996283                       # miss rate for SCUpgradeReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus0.data     0.559340                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus1.data     0.652174                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::total     0.559484                       # miss rate for ReadExReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus0.inst     0.293950                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus1.inst     0.535714                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::total     0.302244                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus0.data     0.497266                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus1.data     0.533333                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::total     0.497490                       # miss rate for ReadSharedReq accesses
system.l2cache0.demand_miss_rate::switch_cpus0.inst     0.293950                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus0.data     0.517202                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus1.inst     0.535714                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus1.data     0.545872                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::total      0.470007                       # miss rate for demand accesses
system.l2cache0.overall_miss_rate::switch_cpus0.inst     0.293950                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus0.data     0.517202                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus1.inst     0.535714                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus1.data     0.545872                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::total     0.470007                       # miss rate for overall accesses
system.l2cache0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache0.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache0.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache0.fast_writes                         0                       # number of fast writes performed
system.l2cache0.cache_copies                        0                       # number of cache copies performed
system.l2cache0.writebacks::writebacks          15618                       # number of writebacks
system.l2cache0.writebacks::total               15618                       # number of writebacks
system.l2cache0.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.l2cache1.tags.replacements               16598                       # number of replacements
system.l2cache1.tags.tagsinuse            3893.758874                       # Cycle average of tags in use
system.l2cache1.tags.total_refs                218933                       # Total number of references to valid blocks.
system.l2cache1.tags.sampled_refs               19700                       # Sample count of references to valid blocks.
system.l2cache1.tags.avg_refs               11.113350                       # Average number of references to valid blocks.
system.l2cache1.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache1.tags.occ_blocks::writebacks  1731.342684                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus2.inst   222.659390                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus2.data  1115.339494                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus3.inst   166.688758                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus3.data   657.728548                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_percent::writebacks     0.422691                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus2.inst     0.054360                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus2.data     0.272300                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus3.inst     0.040695                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus3.data     0.160578                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::total      0.950625                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_task_id_blocks::1024         3102                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::1          188                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::2         2903                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.l2cache1.tags.occ_task_id_percent::1024     0.757324                       # Percentage of cache occupancy per task id
system.l2cache1.tags.tag_accesses              688212                       # Number of tag accesses
system.l2cache1.tags.data_accesses             688212                       # Number of data accesses
system.l2cache1.WritebackDirty_hits::writebacks        29469                       # number of WritebackDirty hits
system.l2cache1.WritebackDirty_hits::total        29469                       # number of WritebackDirty hits
system.l2cache1.WritebackClean_hits::writebacks         4698                       # number of WritebackClean hits
system.l2cache1.WritebackClean_hits::total         4698                       # number of WritebackClean hits
system.l2cache1.UpgradeReq_hits::switch_cpus2.data           80                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus3.data            4                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::total             84                       # number of UpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus2.data            1                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus3.data            1                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::total            2                       # number of SCUpgradeReq hits
system.l2cache1.ReadExReq_hits::switch_cpus2.data         9532                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus3.data           78                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::total            9610                       # number of ReadExReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus2.inst         1673                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus3.inst         1008                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::total         2681                       # number of ReadCleanReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus2.data        12763                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus3.data          808                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::total        13571                       # number of ReadSharedReq hits
system.l2cache1.demand_hits::switch_cpus2.inst         1673                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus2.data        22295                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus3.inst         1008                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus3.data          886                       # number of demand (read+write) hits
system.l2cache1.demand_hits::total              25862                       # number of demand (read+write) hits
system.l2cache1.overall_hits::switch_cpus2.inst         1673                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus2.data        22295                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus3.inst         1008                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus3.data          886                       # number of overall hits
system.l2cache1.overall_hits::total             25862                       # number of overall hits
system.l2cache1.UpgradeReq_misses::switch_cpus2.data          212                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus3.data          219                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::total          431                       # number of UpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus2.data          184                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus3.data          112                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::total          296                       # number of SCUpgradeReq misses
system.l2cache1.ReadExReq_misses::switch_cpus2.data         4003                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus3.data          631                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::total          4634                       # number of ReadExReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus2.inst         2635                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus3.inst          889                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::total         3524                       # number of ReadCleanReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus2.data         6951                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus3.data         1076                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::total         8027                       # number of ReadSharedReq misses
system.l2cache1.demand_misses::switch_cpus2.inst         2635                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus2.data        10954                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus3.inst          889                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus3.data         1707                       # number of demand (read+write) misses
system.l2cache1.demand_misses::total            16185                       # number of demand (read+write) misses
system.l2cache1.overall_misses::switch_cpus2.inst         2635                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus2.data        10954                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus3.inst          889                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus3.data         1707                       # number of overall misses
system.l2cache1.overall_misses::total           16185                       # number of overall misses
system.l2cache1.WritebackDirty_accesses::writebacks        29469                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackDirty_accesses::total        29469                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::writebacks         4698                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::total         4698                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus2.data          292                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus3.data          223                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::total          515                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus2.data          185                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus3.data          113                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::total          298                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus2.data        13535                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus3.data          709                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::total        14244                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus2.inst         4308                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus3.inst         1897                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::total         6205                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus2.data        19714                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus3.data         1884                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::total        21598                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.demand_accesses::switch_cpus2.inst         4308                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus2.data        33249                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus3.inst         1897                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus3.data         2593                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::total          42047                       # number of demand (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus2.inst         4308                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus2.data        33249                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus3.inst         1897                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus3.data         2593                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::total         42047                       # number of overall (read+write) accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus2.data     0.726027                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus3.data     0.982063                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::total     0.836893                       # miss rate for UpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus2.data     0.994595                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus3.data     0.991150                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::total     0.993289                       # miss rate for SCUpgradeReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus2.data     0.295752                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus3.data     0.889986                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::total     0.325330                       # miss rate for ReadExReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus2.inst     0.611653                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus3.inst     0.468635                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::total     0.567929                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus2.data     0.352592                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus3.data     0.571125                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::total     0.371655                       # miss rate for ReadSharedReq accesses
system.l2cache1.demand_miss_rate::switch_cpus2.inst     0.611653                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus2.data     0.329454                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus3.inst     0.468635                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus3.data     0.658311                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::total      0.384926                       # miss rate for demand accesses
system.l2cache1.overall_miss_rate::switch_cpus2.inst     0.611653                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus2.data     0.329454                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus3.inst     0.468635                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus3.data     0.658311                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::total     0.384926                       # miss rate for overall accesses
system.l2cache1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache1.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache1.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache1.fast_writes                         0                       # number of fast writes performed
system.l2cache1.cache_copies                        0                       # number of cache copies performed
system.l2cache1.writebacks::writebacks           9196                       # number of writebacks
system.l2cache1.writebacks::total                9196                       # number of writebacks
system.l2cache1.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.membus0.trans_dist::ReadReq               2058                       # Transaction distribution
system.membus0.trans_dist::ReadResp             29117                       # Transaction distribution
system.membus0.trans_dist::WriteReq              1694                       # Transaction distribution
system.membus0.trans_dist::WriteResp             1694                       # Transaction distribution
system.membus0.trans_dist::WritebackDirty        21249                       # Transaction distribution
system.membus0.trans_dist::CleanEvict            9786                       # Transaction distribution
system.membus0.trans_dist::UpgradeReq             570                       # Transaction distribution
system.membus0.trans_dist::SCUpgradeReq           568                       # Transaction distribution
system.membus0.trans_dist::UpgradeResp            984                       # Transaction distribution
system.membus0.trans_dist::ReadExReq            10325                       # Transaction distribution
system.membus0.trans_dist::ReadExResp           10291                       # Transaction distribution
system.membus0.trans_dist::ReadSharedReq        27059                       # Transaction distribution
system.membus0.pkt_count_system.l2cache0.mem_side::system.mem_ctrls0.port        46196                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side        34971                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.bridge.slave         7348                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::total        88515                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port        26724                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.bridge.slave          156                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::total        26880                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count::total                115395                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.mem_ctrls0.port      1669120                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side      1114688                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.bridge.slave         9449                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::total      2793257                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port       966528                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.bridge.slave          617                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::total       967145                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size::total                3760402                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.snoops                           35385                       # Total snoops (count)
system.membus0.snoop_fanout::samples           110306                       # Request fanout histogram
system.membus0.snoop_fanout::mean            2.318278                       # Request fanout histogram
system.membus0.snoop_fanout::stdev           0.465810                       # Request fanout histogram
system.membus0.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::2                  75198     68.17%     68.17% # Request fanout histogram
system.membus0.snoop_fanout::3                  35108     31.83%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::min_value              2                       # Request fanout histogram
system.membus0.snoop_fanout::max_value              3                       # Request fanout histogram
system.membus0.snoop_fanout::total             110306                       # Request fanout histogram
system.membus1.trans_dist::ReadResp             16962                       # Transaction distribution
system.membus1.trans_dist::WriteReq                78                       # Transaction distribution
system.membus1.trans_dist::WriteResp               78                       # Transaction distribution
system.membus1.trans_dist::WritebackDirty        14627                       # Transaction distribution
system.membus1.trans_dist::CleanEvict           10359                       # Transaction distribution
system.membus1.trans_dist::UpgradeReq             775                       # Transaction distribution
system.membus1.trans_dist::SCUpgradeReq           480                       # Transaction distribution
system.membus1.trans_dist::UpgradeResp           1094                       # Transaction distribution
system.membus1.trans_dist::ReadExReq            11225                       # Transaction distribution
system.membus1.trans_dist::ReadExResp           11159                       # Transaction distribution
system.membus1.trans_dist::ReadSharedReq        16962                       # Transaction distribution
system.membus1.pkt_count_system.l2cache1.mem_side::system.mem_ctrls1.port        21325                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side        27860                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::total        49185                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port        34614                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::total        34614                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count::total                 83799                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.mem_ctrls1.port       654144                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side       969641                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::total      1623785                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port      1112704                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::total      1112704                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size::total                2736489                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.snoops                           60736                       # Total snoops (count)
system.membus1.snoop_fanout::samples           115098                       # Request fanout histogram
system.membus1.snoop_fanout::mean            1.523102                       # Request fanout histogram
system.membus1.snoop_fanout::stdev           0.499468                       # Request fanout histogram
system.membus1.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::1                  54890     47.69%     47.69% # Request fanout histogram
system.membus1.snoop_fanout::2                  60208     52.31%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::min_value              1                       # Request fanout histogram
system.membus1.snoop_fanout::max_value              2                       # Request fanout histogram
system.membus1.snoop_fanout::total             115098                       # Request fanout histogram
system.numa_caches_downward0.tags.replacements        10399                       # number of replacements
system.numa_caches_downward0.tags.tagsinuse    15.424216                       # Cycle average of tags in use
system.numa_caches_downward0.tags.total_refs          183                       # Total number of references to valid blocks.
system.numa_caches_downward0.tags.sampled_refs        10415                       # Sample count of references to valid blocks.
system.numa_caches_downward0.tags.avg_refs     0.017571                       # Average number of references to valid blocks.
system.numa_caches_downward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward0.tags.occ_blocks::writebacks    10.106590                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus0.inst     0.491339                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus0.data     3.439894                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus1.data     1.386393                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_percent::writebacks     0.631662                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus0.inst     0.030709                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus0.data     0.214993                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus1.data     0.086650                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::total     0.964014                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_downward0.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_downward0.tags.tag_accesses       198020                       # Number of tag accesses
system.numa_caches_downward0.tags.data_accesses       198020                       # Number of data accesses
system.numa_caches_downward0.WritebackDirty_hits::writebacks         5450                       # number of WritebackDirty hits
system.numa_caches_downward0.WritebackDirty_hits::total         5450                       # number of WritebackDirty hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus0.data            1                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::total            1                       # number of ReadExReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus0.data            4                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::total            4                       # number of ReadSharedReq hits
system.numa_caches_downward0.demand_hits::switch_cpus0.data            5                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::total            5                       # number of demand (read+write) hits
system.numa_caches_downward0.overall_hits::switch_cpus0.data            5                       # number of overall hits
system.numa_caches_downward0.overall_hits::total            5                       # number of overall hits
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus0.data          191                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus1.data           67                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::total          258                       # number of UpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus0.data           48                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus1.data           42                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::total           90                       # number of SCUpgradeReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus0.data         6534                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus1.data           12                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::total         6546                       # number of ReadExReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus0.inst          298                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus0.data         5076                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus1.data           42                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::total         5416                       # number of ReadSharedReq misses
system.numa_caches_downward0.demand_misses::switch_cpus0.inst          298                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus0.data        11610                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus1.data           54                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::total        11962                       # number of demand (read+write) misses
system.numa_caches_downward0.overall_misses::switch_cpus0.inst          298                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus0.data        11610                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus1.data           54                       # number of overall misses
system.numa_caches_downward0.overall_misses::total        11962                       # number of overall misses
system.numa_caches_downward0.WritebackDirty_accesses::writebacks         5450                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.WritebackDirty_accesses::total         5450                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus0.data          191                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus1.data           67                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::total          258                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus0.data           48                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus1.data           42                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::total           90                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus0.data         6535                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus1.data           12                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::total         6547                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus0.inst          298                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus0.data         5080                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus1.data           42                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::total         5420                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.demand_accesses::switch_cpus0.inst          298                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus0.data        11615                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus1.data           54                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::total        11967                       # number of demand (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus0.inst          298                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus0.data        11615                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus1.data           54                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::total        11967                       # number of overall (read+write) accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus0.data     0.999847                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::total     0.999847                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus0.data     0.999213                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::total     0.999262                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus0.data     0.999570                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus1.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::total     0.999582                       # miss rate for demand accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus0.data     0.999570                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus1.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::total     0.999582                       # miss rate for overall accesses
system.numa_caches_downward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward0.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward0.writebacks::writebacks         5442                       # number of writebacks
system.numa_caches_downward0.writebacks::total         5442                       # number of writebacks
system.numa_caches_downward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_downward1.tags.replacements        12791                       # number of replacements
system.numa_caches_downward1.tags.tagsinuse    13.710677                       # Cycle average of tags in use
system.numa_caches_downward1.tags.total_refs          309                       # Total number of references to valid blocks.
system.numa_caches_downward1.tags.sampled_refs        12807                       # Sample count of references to valid blocks.
system.numa_caches_downward1.tags.avg_refs     0.024127                       # Average number of references to valid blocks.
system.numa_caches_downward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward1.tags.occ_blocks::writebacks     1.847754                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus2.inst     1.342231                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus2.data     2.620864                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus3.inst     5.066968                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus3.data     2.832861                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_percent::writebacks     0.115485                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus2.inst     0.083889                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus2.data     0.163804                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus3.inst     0.316685                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus3.data     0.177054                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::total     0.856917                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_downward1.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.numa_caches_downward1.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_downward1.tags.tag_accesses       157861                       # Number of tag accesses
system.numa_caches_downward1.tags.data_accesses       157861                       # Number of data accesses
system.numa_caches_downward1.WritebackDirty_hits::writebacks         5652                       # number of WritebackDirty hits
system.numa_caches_downward1.WritebackDirty_hits::total         5652                       # number of WritebackDirty hits
system.numa_caches_downward1.ReadExReq_hits::switch_cpus2.data            5                       # number of ReadExReq hits
system.numa_caches_downward1.ReadExReq_hits::total            5                       # number of ReadExReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus2.data            3                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::total            3                       # number of ReadSharedReq hits
system.numa_caches_downward1.demand_hits::switch_cpus2.data            8                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::total            8                       # number of demand (read+write) hits
system.numa_caches_downward1.overall_hits::switch_cpus2.data            8                       # number of overall hits
system.numa_caches_downward1.overall_hits::total            8                       # number of overall hits
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus2.data          126                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus3.data           52                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::total          178                       # number of UpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus2.data          100                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus3.data           73                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::total          173                       # number of SCUpgradeReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus2.data         1988                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus3.data           32                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::total         2020                       # number of ReadExReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus2.inst         1911                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus2.data         4343                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus3.inst          837                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus3.data          370                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::total         7461                       # number of ReadSharedReq misses
system.numa_caches_downward1.demand_misses::switch_cpus2.inst         1911                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus2.data         6331                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus3.inst          837                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus3.data          402                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::total         9481                       # number of demand (read+write) misses
system.numa_caches_downward1.overall_misses::switch_cpus2.inst         1911                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus2.data         6331                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus3.inst          837                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus3.data          402                       # number of overall misses
system.numa_caches_downward1.overall_misses::total         9481                       # number of overall misses
system.numa_caches_downward1.WritebackDirty_accesses::writebacks         5652                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.WritebackDirty_accesses::total         5652                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus2.data          126                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus3.data           52                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::total          178                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus2.data          100                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus3.data           73                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::total          173                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus2.data         1993                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus3.data           32                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::total         2025                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus2.inst         1911                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus2.data         4346                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus3.inst          837                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus3.data          370                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::total         7464                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.demand_accesses::switch_cpus2.inst         1911                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus2.data         6339                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus3.inst          837                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus3.data          402                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::total         9489                       # number of demand (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus2.inst         1911                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus2.data         6339                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus3.inst          837                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus3.data          402                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::total         9489                       # number of overall (read+write) accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus2.data     0.997491                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::total     0.997531                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus2.data     0.999310                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::total     0.999598                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus2.data     0.998738                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus3.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::total     0.999157                       # miss rate for demand accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus2.data     0.998738                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus3.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::total     0.999157                       # miss rate for overall accesses
system.numa_caches_downward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward1.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward1.writebacks::writebacks         5642                       # number of writebacks
system.numa_caches_downward1.writebacks::total         5642                       # number of writebacks
system.numa_caches_downward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward0.tags.replacements        12778                       # number of replacements
system.numa_caches_upward0.tags.tagsinuse    13.696885                       # Cycle average of tags in use
system.numa_caches_upward0.tags.total_refs          311                       # Total number of references to valid blocks.
system.numa_caches_upward0.tags.sampled_refs        12794                       # Sample count of references to valid blocks.
system.numa_caches_upward0.tags.avg_refs     0.024308                       # Average number of references to valid blocks.
system.numa_caches_upward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward0.tags.occ_blocks::writebacks     1.802083                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus2.inst     1.354323                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus2.data     2.626227                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus3.inst     5.079713                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus3.data     2.834539                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_percent::writebacks     0.112630                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus2.inst     0.084645                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus2.data     0.164139                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus3.inst     0.317482                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus3.data     0.177159                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::total     0.856055                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_upward0.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.numa_caches_upward0.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_upward0.tags.tag_accesses       157697                       # Number of tag accesses
system.numa_caches_upward0.tags.data_accesses       157697                       # Number of data accesses
system.numa_caches_upward0.WritebackDirty_hits::writebacks         5642                       # number of WritebackDirty hits
system.numa_caches_upward0.WritebackDirty_hits::total         5642                       # number of WritebackDirty hits
system.numa_caches_upward0.ReadExReq_hits::switch_cpus2.data            5                       # number of ReadExReq hits
system.numa_caches_upward0.ReadExReq_hits::total            5                       # number of ReadExReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus2.data            4                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus3.data            1                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::total            5                       # number of ReadSharedReq hits
system.numa_caches_upward0.demand_hits::switch_cpus2.data            9                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus3.data            1                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::total           10                       # number of demand (read+write) hits
system.numa_caches_upward0.overall_hits::switch_cpus2.data            9                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus3.data            1                       # number of overall hits
system.numa_caches_upward0.overall_hits::total           10                       # number of overall hits
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus2.data          126                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus3.data           52                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::total          178                       # number of UpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus2.data          100                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus3.data           73                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::total          173                       # number of SCUpgradeReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus2.data         1983                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus3.data           32                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::total         2015                       # number of ReadExReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus2.inst         1911                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus2.data         4339                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus3.inst          837                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus3.data          369                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::total         7456                       # number of ReadSharedReq misses
system.numa_caches_upward0.demand_misses::switch_cpus2.inst         1911                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus2.data         6322                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus3.inst          837                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus3.data          401                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::total         9471                       # number of demand (read+write) misses
system.numa_caches_upward0.overall_misses::switch_cpus2.inst         1911                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus2.data         6322                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus3.inst          837                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus3.data          401                       # number of overall misses
system.numa_caches_upward0.overall_misses::total         9471                       # number of overall misses
system.numa_caches_upward0.WritebackDirty_accesses::writebacks         5642                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.WritebackDirty_accesses::total         5642                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus2.data          126                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus3.data           52                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::total          178                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus2.data          100                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus3.data           73                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::total          173                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus2.data         1988                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus3.data           32                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::total         2020                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus2.inst         1911                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus2.data         4343                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus3.inst          837                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus3.data          370                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::total         7461                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.demand_accesses::switch_cpus2.inst         1911                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus2.data         6331                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus3.inst          837                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus3.data          402                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::total         9481                       # number of demand (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus2.inst         1911                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus2.data         6331                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus3.inst          837                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus3.data          402                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::total         9481                       # number of overall (read+write) accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus2.data     0.997485                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::total     0.997525                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus2.data     0.999079                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus3.data     0.997297                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::total     0.999330                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus2.data     0.998578                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus3.data     0.997512                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::total     0.998945                       # miss rate for demand accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus2.data     0.998578                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus3.data     0.997512                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::total     0.998945                       # miss rate for overall accesses
system.numa_caches_upward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward0.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward0.writebacks::writebacks         5631                       # number of writebacks
system.numa_caches_upward0.writebacks::total         5631                       # number of writebacks
system.numa_caches_upward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward1.tags.replacements        10386                       # number of replacements
system.numa_caches_upward1.tags.tagsinuse    15.495965                       # Cycle average of tags in use
system.numa_caches_upward1.tags.total_refs          183                       # Total number of references to valid blocks.
system.numa_caches_upward1.tags.sampled_refs        10402                       # Sample count of references to valid blocks.
system.numa_caches_upward1.tags.avg_refs     0.017593                       # Average number of references to valid blocks.
system.numa_caches_upward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward1.tags.occ_blocks::writebacks     8.843100                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus0.inst     0.408855                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus0.data     4.690000                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus1.data     1.554011                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_percent::writebacks     0.552694                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus0.inst     0.025553                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus0.data     0.293125                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus1.data     0.097126                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::total     0.968498                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_upward1.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_upward1.tags.tag_accesses       197901                       # Number of tag accesses
system.numa_caches_upward1.tags.data_accesses       197901                       # Number of data accesses
system.numa_caches_upward1.WritebackDirty_hits::writebacks         5442                       # number of WritebackDirty hits
system.numa_caches_upward1.WritebackDirty_hits::total         5442                       # number of WritebackDirty hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus0.data            2                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::total            2                       # number of ReadExReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus0.data            5                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::total            5                       # number of ReadSharedReq hits
system.numa_caches_upward1.demand_hits::switch_cpus0.data            7                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::total            7                       # number of demand (read+write) hits
system.numa_caches_upward1.overall_hits::switch_cpus0.data            7                       # number of overall hits
system.numa_caches_upward1.overall_hits::total            7                       # number of overall hits
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus0.data          191                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus1.data           67                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::total          258                       # number of UpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus0.data           48                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus1.data           42                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::total           90                       # number of SCUpgradeReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus0.data         6532                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus1.data           12                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::total         6544                       # number of ReadExReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus0.inst          298                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus0.data         5071                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus1.data           42                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::total         5411                       # number of ReadSharedReq misses
system.numa_caches_upward1.demand_misses::switch_cpus0.inst          298                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus0.data        11603                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus1.data           54                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::total        11955                       # number of demand (read+write) misses
system.numa_caches_upward1.overall_misses::switch_cpus0.inst          298                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus0.data        11603                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus1.data           54                       # number of overall misses
system.numa_caches_upward1.overall_misses::total        11955                       # number of overall misses
system.numa_caches_upward1.WritebackDirty_accesses::writebacks         5442                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.WritebackDirty_accesses::total         5442                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus0.data          191                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus1.data           67                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::total          258                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus0.data           48                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus1.data           42                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::total           90                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus0.data         6534                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus1.data           12                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::total         6546                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus0.inst          298                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus0.data         5076                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus1.data           42                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::total         5416                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.demand_accesses::switch_cpus0.inst          298                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus0.data        11610                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus1.data           54                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::total        11962                       # number of demand (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus0.inst          298                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus0.data        11610                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus1.data           54                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::total        11962                       # number of overall (read+write) accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus0.data     0.999694                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::total     0.999694                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus0.data     0.999015                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::total     0.999077                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus0.data     0.999397                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus1.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::total     0.999415                       # miss rate for demand accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus0.data     0.999397                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus1.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::total     0.999415                       # miss rate for overall accesses
system.numa_caches_upward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward1.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward1.writebacks::writebacks         5431                       # number of writebacks
system.numa_caches_upward1.writebacks::total         5431                       # number of writebacks
system.numa_caches_upward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits             1216511                       # DTB read hits
system.switch_cpus0.dtb.read_misses               535                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses           59747                       # DTB read accesses
system.switch_cpus0.dtb.write_hits             657192                       # DTB write hits
system.switch_cpus0.dtb.write_misses              117                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   5                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses          26791                       # DTB write accesses
system.switch_cpus0.dtb.data_hits             1873703                       # DTB hits
system.switch_cpus0.dtb.data_misses               652                       # DTB misses
system.switch_cpus0.dtb.data_acv                    5                       # DTB access violations
system.switch_cpus0.dtb.data_accesses           86538                       # DTB accesses
system.switch_cpus0.itb.fetch_hits             514310                       # ITB hits
system.switch_cpus0.itb.fetch_misses              290                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses         514600                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                 9774798                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts            7093322                       # Number of instructions committed
system.switch_cpus0.committedOps              7093322                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses      6945311                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses          3974                       # Number of float alu accesses
system.switch_cpus0.num_func_calls             201707                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts       594096                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts             6945311                       # number of integer instructions
system.switch_cpus0.num_fp_insts                 3974                       # number of float instructions
system.switch_cpus0.num_int_register_reads      9807860                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes      5638800                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads         2645                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes         2426                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs              1876336                       # number of memory refs
system.switch_cpus0.num_load_insts            1218668                       # Number of load instructions
system.switch_cpus0.num_store_insts            657668                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      2680500.822129                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      7094297.177871                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.725774                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.274226                       # Percentage of idle cycles
system.switch_cpus0.Branches                   849103                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass        18841      0.27%      0.27% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu          5016309     70.71%     70.98% # Class of executed instruction
system.switch_cpus0.op_class::IntMult           25932      0.37%     71.34% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     71.34% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd           1231      0.02%     71.36% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              3      0.00%     71.36% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              6      0.00%     71.36% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             2      0.00%     71.36% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv            227      0.00%     71.36% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     71.36% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     71.36% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     71.36% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     71.36% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     71.36% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     71.36% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     71.36% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     71.36% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     71.36% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     71.36% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     71.36% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     71.36% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     71.36% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     71.36% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     71.36% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     71.36% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     71.36% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     71.36% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     71.36% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     71.36% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     71.36% # Class of executed instruction
system.switch_cpus0.op_class::MemRead         1269679     17.90%     89.26% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite         657926      9.27%     98.54% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess        103852      1.46%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total           7094008                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits                6721                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_hits               3737                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.data_hits               10458                       # DTB hits
system.switch_cpus1.dtb.data_misses                 0                       # DTB misses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus1.itb.fetch_hits               5203                       # ITB hits
system.switch_cpus1.itb.fetch_misses                0                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses           5203                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                 9627775                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts              30273                       # Number of instructions committed
system.switch_cpus1.committedOps                30273                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses        28900                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses           235                       # Number of float alu accesses
system.switch_cpus1.num_func_calls               1055                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts         2899                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts               28900                       # number of integer instructions
system.switch_cpus1.num_fp_insts                  235                       # number of float instructions
system.switch_cpus1.num_int_register_reads        38755                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes        21835                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads          131                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes          104                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs                10759                       # number of memory refs
system.switch_cpus1.num_load_insts               6886                       # Number of load instructions
system.switch_cpus1.num_store_insts              3873                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      9597993.771356                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      29781.228644                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.003093                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.996907                       # Percentage of idle cycles
system.switch_cpus1.Branches                     4487                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass          197      0.65%      0.65% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu            17531     57.91%     58.56% # Class of executed instruction
system.switch_cpus1.op_class::IntMult              49      0.16%     58.72% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     58.72% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd              7      0.02%     58.75% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     58.75% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     58.75% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     58.75% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0      0.00%     58.75% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     58.75% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     58.75% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     58.75% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     58.75% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     58.75% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     58.75% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     58.75% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     58.75% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     58.75% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     58.75% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     58.75% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     58.75% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     58.75% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     58.75% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     58.75% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     58.75% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     58.75% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     58.75% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     58.75% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     58.75% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     58.75% # Class of executed instruction
system.switch_cpus1.op_class::MemRead            7272     24.02%     82.77% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite           3874     12.80%     95.56% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess          1343      4.44%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total             30273                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits              444297                       # DTB read hits
system.switch_cpus2.dtb.read_misses               202                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses           16610                       # DTB read accesses
system.switch_cpus2.dtb.write_hits             233889                       # DTB write hits
system.switch_cpus2.dtb.write_misses               20                       # DTB write misses
system.switch_cpus2.dtb.write_acv                  12                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses           9221                       # DTB write accesses
system.switch_cpus2.dtb.data_hits              678186                       # DTB hits
system.switch_cpus2.dtb.data_misses               222                       # DTB misses
system.switch_cpus2.dtb.data_acv                   12                       # DTB access violations
system.switch_cpus2.dtb.data_accesses           25831                       # DTB accesses
system.switch_cpus2.itb.fetch_hits             153145                       # ITB hits
system.switch_cpus2.itb.fetch_misses              192                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses         153337                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles                 9631714                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts            2619799                       # Number of instructions committed
system.switch_cpus2.committedOps              2619799                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses      2571204                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses           830                       # Number of float alu accesses
system.switch_cpus2.num_func_calls              61548                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts       227605                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts             2571204                       # number of integer instructions
system.switch_cpus2.num_fp_insts                  830                       # number of float instructions
system.switch_cpus2.num_int_register_reads      3643059                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes      2094443                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads          478                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes          403                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs               678968                       # number of memory refs
system.switch_cpus2.num_load_insts             444844                       # Number of load instructions
system.switch_cpus2.num_store_insts            234124                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      7049878.670586                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      2581835.329414                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.268056                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.731944                       # Percentage of idle cycles
system.switch_cpus2.Branches                   307771                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass         6406      0.24%      0.24% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu          1874274     71.54%     71.78% # Class of executed instruction
system.switch_cpus2.op_class::IntMult           10046      0.38%     72.16% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     72.16% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd            108      0.00%     72.17% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     72.17% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt              0      0.00%     72.17% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     72.17% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv             15      0.00%     72.17% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     72.17% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     72.17% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     72.17% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     72.17% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     72.17% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     72.17% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     72.17% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     72.17% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     72.17% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     72.17% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     72.17% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     72.17% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     72.17% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     72.17% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     72.17% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     72.17% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     72.17% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     72.17% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     72.17% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     72.17% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     72.17% # Class of executed instruction
system.switch_cpus2.op_class::MemRead          460321     17.57%     89.74% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite         234410      8.95%     98.69% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess         34453      1.31%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total           2620033                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits               32434                       # DTB read hits
system.switch_cpus3.dtb.read_misses               326                       # DTB read misses
system.switch_cpus3.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses            1824                       # DTB read accesses
system.switch_cpus3.dtb.write_hits              18775                       # DTB write hits
system.switch_cpus3.dtb.write_misses               38                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses            875                       # DTB write accesses
system.switch_cpus3.dtb.data_hits               51209                       # DTB hits
system.switch_cpus3.dtb.data_misses               364                       # DTB misses
system.switch_cpus3.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus3.dtb.data_accesses            2699                       # DTB accesses
system.switch_cpus3.itb.fetch_hits              29126                       # ITB hits
system.switch_cpus3.itb.fetch_misses              125                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses          29251                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles                 9632238                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts             177209                       # Number of instructions committed
system.switch_cpus3.committedOps               177209                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses       170197                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses           465                       # Number of float alu accesses
system.switch_cpus3.num_func_calls               4053                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts        19780                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts              170197                       # number of integer instructions
system.switch_cpus3.num_fp_insts                  465                       # number of float instructions
system.switch_cpus3.num_int_register_reads       227129                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes       130073                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads          251                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes          225                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs                52609                       # number of memory refs
system.switch_cpus3.num_load_insts              33478                       # Number of load instructions
system.switch_cpus3.num_store_insts             19131                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      9457148.325001                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      175089.674999                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.018177                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.981823                       # Percentage of idle cycles
system.switch_cpus3.Branches                    25518                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass         2990      1.68%      1.68% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu           112053     63.10%     64.78% # Class of executed instruction
system.switch_cpus3.op_class::IntMult             219      0.12%     64.90% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     64.90% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd             30      0.02%     64.92% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     64.92% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     64.92% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     64.92% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              3      0.00%     64.92% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     64.92% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     64.92% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     64.92% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     64.92% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     64.92% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     64.92% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     64.92% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     64.92% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     64.92% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus3.op_class::MemRead           35024     19.72%     84.64% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite          19173     10.80%     95.44% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess          8102      4.56%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total            177594                       # Class of executed instruction
system.system_bus.trans_dist::ReadResp          12877                       # Transaction distribution
system.system_bus.trans_dist::WriteReq             78                       # Transaction distribution
system.system_bus.trans_dist::WriteResp            78                       # Transaction distribution
system.system_bus.trans_dist::WritebackDirty        11084                       # Transaction distribution
system.system_bus.trans_dist::CleanEvict         7160                       # Transaction distribution
system.system_bus.trans_dist::UpgradeReq          450                       # Transaction distribution
system.system_bus.trans_dist::SCUpgradeReq          320                       # Transaction distribution
system.system_bus.trans_dist::UpgradeResp          699                       # Transaction distribution
system.system_bus.trans_dist::ReadExReq          8598                       # Transaction distribution
system.system_bus.trans_dist::ReadExResp         8566                       # Transaction distribution
system.system_bus.trans_dist::ReadSharedReq        12877                       # Transaction distribution
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side        34953                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::total        34953                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side        27834                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::total        27834                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count::total              62787                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side      1113856                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::total      1113856                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side       968489                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::total       968489                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size::total             2082345                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.snoops                        72938                       # Total snoops (count)
system.system_bus.snoop_fanout::samples        112693                       # Request fanout histogram
system.system_bus.snoop_fanout::mean         1.640022                       # Request fanout histogram
system.system_bus.snoop_fanout::stdev        0.479996                       # Request fanout histogram
system.system_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::0                   0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::1               40567     36.00%     36.00% # Request fanout histogram
system.system_bus.snoop_fanout::2               72126     64.00%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::min_value            1                       # Request fanout histogram
system.system_bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.system_bus.snoop_fanout::total          112693                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------
