module InstructionMemory(
input [7:0] A,
output reg [31:0] RD
);

always @(*)
begin
	case(A)
		0: RD = 32'b00100000000000010000000000000011
		1: RD = 32'b00100000000000100000000000001001
		2: RD = 32'b00000000001000100001000000100000
		3: RD = 32'b00000000001000100001100000100100
		4: RD = 32'b_000000_00001_00010_00100_00000_100101
		5: RD = 32'b_000000_00001_00010_00101_00000_100111
		6: RD = 32'b_000000_00101_00100_00110_00000_101010
		default: RD = 0;
	endcase

end
endmodule
