// Seed: 920033011
module module_0 (
    input uwire id_0,
    output supply0 id_1,
    input supply0 id_2,
    output wand id_3
);
  assign id_1 = -1'h0;
  logic id_5;
endmodule
module module_1 (
    input uwire id_0,
    input wand id_1,
    input wire id_2,
    input uwire id_3,
    output tri1 id_4,
    input wand id_5,
    output supply1 id_6,
    output wor id_7
);
  always @(-1'b0);
  wire id_9;
  module_0 modCall_1 (
      id_3,
      id_6,
      id_1,
      id_7
  );
  assign modCall_1.id_2 = 0;
  assign id_4 = -1;
  parameter id_10 = 1;
  logic id_11;
  logic [-1 : 1] id_12 = id_5 !== -1;
endmodule
